
BGT-Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000092b0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011b0  08009440  08009440  0000a440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a5f0  0800a5f0  0000c1e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a5f0  0800a5f0  0000b5f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a5f8  0800a5f8  0000c1e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a5f8  0800a5f8  0000b5f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a5fc  0800a5fc  0000b5fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800a600  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000022f4  200001e4  0800a7e4  0000c1e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200024d8  0800a7e4  0000c4d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c1e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a255  00000000  00000000  0000c214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031fd  00000000  00000000  00026469  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001248  00000000  00000000  00029668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000dc6  00000000  00000000  0002a8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022666  00000000  00000000  0002b676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000166ff  00000000  00000000  0004dcdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d065f  00000000  00000000  000643db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  00134a3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d34  00000000  00000000  00134af4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  0013a828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00001eeb  00000000  00000000  0013a881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000048  00000000  00000000  0013c76c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009428 	.word	0x08009428

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	08009428 	.word	0x08009428

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b96a 	b.w	8000e94 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	460c      	mov	r4, r1
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d14e      	bne.n	8000c82 <__udivmoddi4+0xaa>
 8000be4:	4694      	mov	ip, r2
 8000be6:	458c      	cmp	ip, r1
 8000be8:	4686      	mov	lr, r0
 8000bea:	fab2 f282 	clz	r2, r2
 8000bee:	d962      	bls.n	8000cb6 <__udivmoddi4+0xde>
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0320 	rsb	r3, r2, #32
 8000bf6:	4091      	lsls	r1, r2
 8000bf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bfc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c00:	4319      	orrs	r1, r3
 8000c02:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c06:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0a:	fa1f f68c 	uxth.w	r6, ip
 8000c0e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c12:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c16:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1e:	fb04 f106 	mul.w	r1, r4, r6
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d90a      	bls.n	8000c3c <__udivmoddi4+0x64>
 8000c26:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c2e:	f080 8112 	bcs.w	8000e56 <__udivmoddi4+0x27e>
 8000c32:	4299      	cmp	r1, r3
 8000c34:	f240 810f 	bls.w	8000e56 <__udivmoddi4+0x27e>
 8000c38:	3c02      	subs	r4, #2
 8000c3a:	4463      	add	r3, ip
 8000c3c:	1a59      	subs	r1, r3, r1
 8000c3e:	fa1f f38e 	uxth.w	r3, lr
 8000c42:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c46:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb00 f606 	mul.w	r6, r0, r6
 8000c52:	429e      	cmp	r6, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x94>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c5e:	f080 80fc 	bcs.w	8000e5a <__udivmoddi4+0x282>
 8000c62:	429e      	cmp	r6, r3
 8000c64:	f240 80f9 	bls.w	8000e5a <__udivmoddi4+0x282>
 8000c68:	4463      	add	r3, ip
 8000c6a:	3802      	subs	r0, #2
 8000c6c:	1b9b      	subs	r3, r3, r6
 8000c6e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c72:	2100      	movs	r1, #0
 8000c74:	b11d      	cbz	r5, 8000c7e <__udivmoddi4+0xa6>
 8000c76:	40d3      	lsrs	r3, r2
 8000c78:	2200      	movs	r2, #0
 8000c7a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c82:	428b      	cmp	r3, r1
 8000c84:	d905      	bls.n	8000c92 <__udivmoddi4+0xba>
 8000c86:	b10d      	cbz	r5, 8000c8c <__udivmoddi4+0xb4>
 8000c88:	e9c5 0100 	strd	r0, r1, [r5]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4608      	mov	r0, r1
 8000c90:	e7f5      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000c92:	fab3 f183 	clz	r1, r3
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d146      	bne.n	8000d28 <__udivmoddi4+0x150>
 8000c9a:	42a3      	cmp	r3, r4
 8000c9c:	d302      	bcc.n	8000ca4 <__udivmoddi4+0xcc>
 8000c9e:	4290      	cmp	r0, r2
 8000ca0:	f0c0 80f0 	bcc.w	8000e84 <__udivmoddi4+0x2ac>
 8000ca4:	1a86      	subs	r6, r0, r2
 8000ca6:	eb64 0303 	sbc.w	r3, r4, r3
 8000caa:	2001      	movs	r0, #1
 8000cac:	2d00      	cmp	r5, #0
 8000cae:	d0e6      	beq.n	8000c7e <__udivmoddi4+0xa6>
 8000cb0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb4:	e7e3      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000cb6:	2a00      	cmp	r2, #0
 8000cb8:	f040 8090 	bne.w	8000ddc <__udivmoddi4+0x204>
 8000cbc:	eba1 040c 	sub.w	r4, r1, ip
 8000cc0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc4:	fa1f f78c 	uxth.w	r7, ip
 8000cc8:	2101      	movs	r1, #1
 8000cca:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd2:	fb08 4416 	mls	r4, r8, r6, r4
 8000cd6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cda:	fb07 f006 	mul.w	r0, r7, r6
 8000cde:	4298      	cmp	r0, r3
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x11c>
 8000ce2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ce6:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x11a>
 8000cec:	4298      	cmp	r0, r3
 8000cee:	f200 80cd 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cf2:	4626      	mov	r6, r4
 8000cf4:	1a1c      	subs	r4, r3, r0
 8000cf6:	fa1f f38e 	uxth.w	r3, lr
 8000cfa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cfe:	fb08 4410 	mls	r4, r8, r0, r4
 8000d02:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d06:	fb00 f707 	mul.w	r7, r0, r7
 8000d0a:	429f      	cmp	r7, r3
 8000d0c:	d908      	bls.n	8000d20 <__udivmoddi4+0x148>
 8000d0e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d12:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d16:	d202      	bcs.n	8000d1e <__udivmoddi4+0x146>
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	f200 80b0 	bhi.w	8000e7e <__udivmoddi4+0x2a6>
 8000d1e:	4620      	mov	r0, r4
 8000d20:	1bdb      	subs	r3, r3, r7
 8000d22:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d26:	e7a5      	b.n	8000c74 <__udivmoddi4+0x9c>
 8000d28:	f1c1 0620 	rsb	r6, r1, #32
 8000d2c:	408b      	lsls	r3, r1
 8000d2e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d32:	431f      	orrs	r7, r3
 8000d34:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d38:	fa04 f301 	lsl.w	r3, r4, r1
 8000d3c:	ea43 030c 	orr.w	r3, r3, ip
 8000d40:	40f4      	lsrs	r4, r6
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	0c38      	lsrs	r0, r7, #16
 8000d48:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d4c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d50:	fa1f fc87 	uxth.w	ip, r7
 8000d54:	fb00 441e 	mls	r4, r0, lr, r4
 8000d58:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d5c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d60:	45a1      	cmp	r9, r4
 8000d62:	fa02 f201 	lsl.w	r2, r2, r1
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x1a6>
 8000d68:	193c      	adds	r4, r7, r4
 8000d6a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d6e:	f080 8084 	bcs.w	8000e7a <__udivmoddi4+0x2a2>
 8000d72:	45a1      	cmp	r9, r4
 8000d74:	f240 8081 	bls.w	8000e7a <__udivmoddi4+0x2a2>
 8000d78:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d7c:	443c      	add	r4, r7
 8000d7e:	eba4 0409 	sub.w	r4, r4, r9
 8000d82:	fa1f f983 	uxth.w	r9, r3
 8000d86:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d8e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d92:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d96:	45a4      	cmp	ip, r4
 8000d98:	d907      	bls.n	8000daa <__udivmoddi4+0x1d2>
 8000d9a:	193c      	adds	r4, r7, r4
 8000d9c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000da0:	d267      	bcs.n	8000e72 <__udivmoddi4+0x29a>
 8000da2:	45a4      	cmp	ip, r4
 8000da4:	d965      	bls.n	8000e72 <__udivmoddi4+0x29a>
 8000da6:	3b02      	subs	r3, #2
 8000da8:	443c      	add	r4, r7
 8000daa:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dae:	fba0 9302 	umull	r9, r3, r0, r2
 8000db2:	eba4 040c 	sub.w	r4, r4, ip
 8000db6:	429c      	cmp	r4, r3
 8000db8:	46ce      	mov	lr, r9
 8000dba:	469c      	mov	ip, r3
 8000dbc:	d351      	bcc.n	8000e62 <__udivmoddi4+0x28a>
 8000dbe:	d04e      	beq.n	8000e5e <__udivmoddi4+0x286>
 8000dc0:	b155      	cbz	r5, 8000dd8 <__udivmoddi4+0x200>
 8000dc2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dc6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dca:	fa04 f606 	lsl.w	r6, r4, r6
 8000dce:	40cb      	lsrs	r3, r1
 8000dd0:	431e      	orrs	r6, r3
 8000dd2:	40cc      	lsrs	r4, r1
 8000dd4:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	e750      	b.n	8000c7e <__udivmoddi4+0xa6>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f103 	lsr.w	r1, r0, r3
 8000de4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000de8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dec:	4094      	lsls	r4, r2
 8000dee:	430c      	orrs	r4, r1
 8000df0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000df8:	fa1f f78c 	uxth.w	r7, ip
 8000dfc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e00:	fb08 3110 	mls	r1, r8, r0, r3
 8000e04:	0c23      	lsrs	r3, r4, #16
 8000e06:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0a:	fb00 f107 	mul.w	r1, r0, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d908      	bls.n	8000e24 <__udivmoddi4+0x24c>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e1a:	d22c      	bcs.n	8000e76 <__udivmoddi4+0x29e>
 8000e1c:	4299      	cmp	r1, r3
 8000e1e:	d92a      	bls.n	8000e76 <__udivmoddi4+0x29e>
 8000e20:	3802      	subs	r0, #2
 8000e22:	4463      	add	r3, ip
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b2a4      	uxth	r4, r4
 8000e28:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e2c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e30:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e34:	fb01 f307 	mul.w	r3, r1, r7
 8000e38:	42a3      	cmp	r3, r4
 8000e3a:	d908      	bls.n	8000e4e <__udivmoddi4+0x276>
 8000e3c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e40:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e44:	d213      	bcs.n	8000e6e <__udivmoddi4+0x296>
 8000e46:	42a3      	cmp	r3, r4
 8000e48:	d911      	bls.n	8000e6e <__udivmoddi4+0x296>
 8000e4a:	3902      	subs	r1, #2
 8000e4c:	4464      	add	r4, ip
 8000e4e:	1ae4      	subs	r4, r4, r3
 8000e50:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e54:	e739      	b.n	8000cca <__udivmoddi4+0xf2>
 8000e56:	4604      	mov	r4, r0
 8000e58:	e6f0      	b.n	8000c3c <__udivmoddi4+0x64>
 8000e5a:	4608      	mov	r0, r1
 8000e5c:	e706      	b.n	8000c6c <__udivmoddi4+0x94>
 8000e5e:	45c8      	cmp	r8, r9
 8000e60:	d2ae      	bcs.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e62:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e66:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6a:	3801      	subs	r0, #1
 8000e6c:	e7a8      	b.n	8000dc0 <__udivmoddi4+0x1e8>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e7ed      	b.n	8000e4e <__udivmoddi4+0x276>
 8000e72:	4603      	mov	r3, r0
 8000e74:	e799      	b.n	8000daa <__udivmoddi4+0x1d2>
 8000e76:	4630      	mov	r0, r6
 8000e78:	e7d4      	b.n	8000e24 <__udivmoddi4+0x24c>
 8000e7a:	46d6      	mov	lr, sl
 8000e7c:	e77f      	b.n	8000d7e <__udivmoddi4+0x1a6>
 8000e7e:	4463      	add	r3, ip
 8000e80:	3802      	subs	r0, #2
 8000e82:	e74d      	b.n	8000d20 <__udivmoddi4+0x148>
 8000e84:	4606      	mov	r6, r0
 8000e86:	4623      	mov	r3, r4
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e70f      	b.n	8000cac <__udivmoddi4+0xd4>
 8000e8c:	3e02      	subs	r6, #2
 8000e8e:	4463      	add	r3, ip
 8000e90:	e730      	b.n	8000cf4 <__udivmoddi4+0x11c>
 8000e92:	bf00      	nop

08000e94 <__aeabi_idiv0>:
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop

08000e98 <bgt60ltr11_spi_read>:
    * Check SPIDO again - if high, restart from step 1
    * Perform the data transmission
    * Drive SPICSN high to release the bus
 *
 */
uint8_t bgt60ltr11_spi_read(RadarId_t radar_id, uint8_t reg_addr, uint16_t *data) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08c      	sub	sp, #48	@ 0x30
 8000e9c:	af02      	add	r7, sp, #8
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	603a      	str	r2, [r7, #0]
 8000ea2:	71fb      	strb	r3, [r7, #7]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	71bb      	strb	r3, [r7, #6]
    uint8_t tx_data[3];
    uint8_t rx_data[3] = {0, 0, 0};
 8000ea8:	4a54      	ldr	r2, [pc, #336]	@ (8000ffc <bgt60ltr11_spi_read+0x164>)
 8000eaa:	f107 0310 	add.w	r3, r7, #16
 8000eae:	6812      	ldr	r2, [r2, #0]
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	8019      	strh	r1, [r3, #0]
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	0c12      	lsrs	r2, r2, #16
 8000eb8:	701a      	strb	r2, [r3, #0]

    /* We send the register address from where we want to read
     * and then we read 2 bytes with dummy data
     */
    tx_data[0] = (uint8_t)((reg_addr << 1) & 0xFE); //  shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (0)
 8000eba:	79bb      	ldrb	r3, [r7, #6]
 8000ebc:	005b      	lsls	r3, r3, #1
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	f023 0301 	bic.w	r3, r3, #1
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	753b      	strb	r3, [r7, #20]
    tx_data[1] = 0; 								// Dummy byte (ignored by radar)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	757b      	strb	r3, [r7, #21]
    tx_data[2] = 0; 								// Dummy byte (ignored by radar)
 8000ecc:	2300      	movs	r3, #0
 8000ece:	75bb      	strb	r3, [r7, #22]

    uint8_t retry_count = 0;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    const uint8_t MAX_RETRIES = 5;
 8000ed6:	2305      	movs	r3, #5
 8000ed8:	777b      	strb	r3, [r7, #29]

    GPIO_TypeDef* cs_port;
    uint16_t cs_pin;

    if (radar_id == RADAR_1) {
 8000eda:	79fb      	ldrb	r3, [r7, #7]
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d105      	bne.n	8000eec <bgt60ltr11_spi_read+0x54>
		cs_port = RADAR1_CS_PORT;
 8000ee0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ee4:	623b      	str	r3, [r7, #32]
		cs_pin = RADAR1_CS_PIN;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	83fb      	strh	r3, [r7, #30]
 8000eea:	e07d      	b.n	8000fe8 <bgt60ltr11_spi_read+0x150>
	} else {
		cs_port = RADAR2_CS_PORT;
 8000eec:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000ef0:	623b      	str	r3, [r7, #32]
		cs_pin = RADAR2_CS_PIN;
 8000ef2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ef6:	83fb      	strh	r3, [r7, #30]
	}

    // Arbitration protocol (Page 18 of https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f)
    // Note: If you block the SPI interface for too long (by keeping CS low), you disrupt the sequencer's timing

    while (retry_count < MAX_RETRIES) {
 8000ef8:	e076      	b.n	8000fe8 <bgt60ltr11_spi_read+0x150>
    	// 1. Initially SPICSN is driven high. Minimum for 100 ns
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000efa:	8bfb      	ldrh	r3, [r7, #30]
 8000efc:	2201      	movs	r2, #1
 8000efe:	4619      	mov	r1, r3
 8000f00:	6a38      	ldr	r0, [r7, #32]
 8000f02:	f001 fe5d 	bl	8002bc0 <HAL_GPIO_WritePin>
		// Small delay to ensure we meet the 100 ns requirement
		for(volatile uint8_t i = 0; i < 10; i++);
 8000f06:	2300      	movs	r3, #0
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	e004      	b.n	8000f16 <bgt60ltr11_spi_read+0x7e>
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	3301      	adds	r3, #1
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	73fb      	strb	r3, [r7, #15]
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b09      	cmp	r3, #9
 8000f1c:	d9f6      	bls.n	8000f0c <bgt60ltr11_spi_read+0x74>
		// 2. Wait until SPIDO is low (high means the internal sequencer is using the SPI)
		//     - That should not take long. However, if something is completely broken a timeout may help
		//       in detecting such issues. Skip this step if miso_drv=0!
		// In a multi-radar setup, this checks if the internal sequencer is using SPI
		// Could implement a timeout here for robustness
		uint32_t timeout = HAL_GetTick() + 5; // 5ms timeout
 8000f1e:	f001 fb8b 	bl	8002638 <HAL_GetTick>
 8000f22:	4603      	mov	r3, r0
 8000f24:	3305      	adds	r3, #5
 8000f26:	61bb      	str	r3, [r7, #24]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) { // Assuming MISO is on PA6
 8000f28:	e00b      	b.n	8000f42 <bgt60ltr11_spi_read+0xaa>
			if(HAL_GetTick() > timeout) {
 8000f2a:	f001 fb85 	bl	8002638 <HAL_GetTick>
 8000f2e:	4602      	mov	r2, r0
 8000f30:	69bb      	ldr	r3, [r7, #24]
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d205      	bcs.n	8000f42 <bgt60ltr11_spi_read+0xaa>
				retry_count++;
 8000f36:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				continue; // Go back to step 1
 8000f40:	bf00      	nop
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) { // Assuming MISO is on PA6
 8000f42:	2140      	movs	r1, #64	@ 0x40
 8000f44:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f48:	f001 fe22 	bl	8002b90 <HAL_GPIO_ReadPin>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b01      	cmp	r3, #1
 8000f50:	d0eb      	beq.n	8000f2a <bgt60ltr11_spi_read+0x92>
			}
		}

		// 3. Drive SPICSN low (try to reserve the bus)
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 8000f52:	8bfb      	ldrh	r3, [r7, #30]
 8000f54:	2200      	movs	r2, #0
 8000f56:	4619      	mov	r1, r3
 8000f58:	6a38      	ldr	r0, [r7, #32]
 8000f5a:	f001 fe31 	bl	8002bc0 <HAL_GPIO_WritePin>

		// 4. Wait for 100 ns (the time needed for synchronization of SPICSN)
		for(volatile uint8_t i = 0; i < 10; i++);
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73bb      	strb	r3, [r7, #14]
 8000f62:	e004      	b.n	8000f6e <bgt60ltr11_spi_read+0xd6>
 8000f64:	7bbb      	ldrb	r3, [r7, #14]
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	3301      	adds	r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	73bb      	strb	r3, [r7, #14]
 8000f6e:	7bbb      	ldrb	r3, [r7, #14]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	2b09      	cmp	r3, #9
 8000f74:	d9f6      	bls.n	8000f64 <bgt60ltr11_spi_read+0xcc>

		// 5. Check SPIDO again. If it is high now (sequencer has just started SPI also), go to step 1
		//		- Otherwise, continue to step 6
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 8000f76:	2140      	movs	r1, #64	@ 0x40
 8000f78:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f7c:	f001 fe08 	bl	8002b90 <HAL_GPIO_ReadPin>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d10b      	bne.n	8000f9e <bgt60ltr11_spi_read+0x106>
			HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000f86:	8bfb      	ldrh	r3, [r7, #30]
 8000f88:	2201      	movs	r2, #1
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	6a38      	ldr	r0, [r7, #32]
 8000f8e:	f001 fe17 	bl	8002bc0 <HAL_GPIO_WritePin>
			retry_count++;
 8000f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000f96:	3301      	adds	r3, #1
 8000f98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue; // Go back to start of the loop (step 1)
 8000f9c:	e024      	b.n	8000fe8 <bgt60ltr11_spi_read+0x150>
		}

		// 6. Perform the data transmission
		if(HAL_SPI_TransmitReceive(&hspi1, tx_data, rx_data, sizeof(tx_data), 100) != HAL_OK) {
 8000f9e:	f107 0210 	add.w	r2, r7, #16
 8000fa2:	f107 0114 	add.w	r1, r7, #20
 8000fa6:	2364      	movs	r3, #100	@ 0x64
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2303      	movs	r3, #3
 8000fac:	4814      	ldr	r0, [pc, #80]	@ (8001000 <bgt60ltr11_spi_read+0x168>)
 8000fae:	f003 f9d6 	bl	800435e <HAL_SPI_TransmitReceive>
 8000fb2:	4603      	mov	r3, r0
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d007      	beq.n	8000fc8 <bgt60ltr11_spi_read+0x130>
			HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000fb8:	8bfb      	ldrh	r3, [r7, #30]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	4619      	mov	r1, r3
 8000fbe:	6a38      	ldr	r0, [r7, #32]
 8000fc0:	f001 fdfe 	bl	8002bc0 <HAL_GPIO_WritePin>
			return HAL_ERROR;
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	e015      	b.n	8000ff4 <bgt60ltr11_spi_read+0x15c>
		}

		// 7. Drive SPICSN high to release the bus
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8000fc8:	8bfb      	ldrh	r3, [r7, #30]
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4619      	mov	r1, r3
 8000fce:	6a38      	ldr	r0, [r7, #32]
 8000fd0:	f001 fdf6 	bl	8002bc0 <HAL_GPIO_WritePin>

		// Success! Process the data and return
		// After transmission, the 16-bit register value is reconstructed from the received bytes:
		*data = ((uint16_t)(rx_data[1] << 8) | (uint16_t)(rx_data[2]));
 8000fd4:	7c7b      	ldrb	r3, [r7, #17]
 8000fd6:	021b      	lsls	r3, r3, #8
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	7cba      	ldrb	r2, [r7, #18]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	b29a      	uxth	r2, r3
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	801a      	strh	r2, [r3, #0]
		return HAL_OK;
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	e005      	b.n	8000ff4 <bgt60ltr11_spi_read+0x15c>
    while (retry_count < MAX_RETRIES) {
 8000fe8:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000fec:	7f7b      	ldrb	r3, [r7, #29]
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d383      	bcc.n	8000efa <bgt60ltr11_spi_read+0x62>
    }
    // If we reach here, exceeded the retry limit currently set as 5
    return HAL_ERROR;
 8000ff2:	2301      	movs	r3, #1
}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3728      	adds	r7, #40	@ 0x28
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	08009440 	.word	0x08009440
 8001000:	20000200 	.word	0x20000200

08001004 <bgt60ltr11_spi_write>:
 *
 * Page 19 of BGT60LTR11AIP User guide
 * https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 *
 */
uint8_t bgt60ltr11_spi_write(RadarId_t radar_id, uint8_t reg_addr, uint16_t data){
 8001004:	b580      	push	{r7, lr}
 8001006:	b08a      	sub	sp, #40	@ 0x28
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	71fb      	strb	r3, [r7, #7]
 800100e:	460b      	mov	r3, r1
 8001010:	71bb      	strb	r3, [r7, #6]
 8001012:	4613      	mov	r3, r2
 8001014:	80bb      	strh	r3, [r7, #4]
	uint8_t tx_data[3];
	uint8_t retry_count = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	const uint8_t MAX_RETRIES = 5;
 800101c:	2305      	movs	r3, #5
 800101e:	777b      	strb	r3, [r7, #29]
	uint16_t wrdata = data;
 8001020:	88bb      	ldrh	r3, [r7, #4]
 8001022:	837b      	strh	r3, [r7, #26]

	GPIO_TypeDef* cs_port;
	uint16_t cs_pin;

	if (radar_id == RADAR_1) {
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d105      	bne.n	8001036 <bgt60ltr11_spi_write+0x32>
		cs_port = RADAR1_CS_PORT;
 800102a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800102e:	623b      	str	r3, [r7, #32]
		cs_pin = RADAR1_CS_PIN;
 8001030:	2310      	movs	r3, #16
 8001032:	83fb      	strh	r3, [r7, #30]
 8001034:	e005      	b.n	8001042 <bgt60ltr11_spi_write+0x3e>
	} else {
		cs_port = RADAR2_CS_PORT;
 8001036:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800103a:	623b      	str	r3, [r7, #32]
		cs_pin = RADAR2_CS_PIN;
 800103c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001040:	83fb      	strh	r3, [r7, #30]
	}

	tx_data[0] = (uint8_t)((reg_addr << 1) | 0x01); // Shifts the 7-bit address to make room for the RW bit. Address (7 bits) + RW bit (1)
 8001042:	79bb      	ldrb	r3, [r7, #6]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b25b      	sxtb	r3, r3
 8001048:	f043 0301 	orr.w	r3, r3, #1
 800104c:	b25b      	sxtb	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	743b      	strb	r3, [r7, #16]
	tx_data[1] = (uint8_t)((wrdata >> 8) & 0xFF);   // Upper 8 bits of data (MSB first)
 8001052:	8b7b      	ldrh	r3, [r7, #26]
 8001054:	0a1b      	lsrs	r3, r3, #8
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	747b      	strb	r3, [r7, #17]
	tx_data[2] = (uint8_t)(wrdata & 0xFF);			// Lower 8 bits of data
 800105c:	8b7b      	ldrh	r3, [r7, #26]
 800105e:	b2db      	uxtb	r3, r3
 8001060:	74bb      	strb	r3, [r7, #18]


	// Arbitration protocol
	while (retry_count < MAX_RETRIES) {
 8001062:	e06b      	b.n	800113c <bgt60ltr11_spi_write+0x138>
		// 1. Initially SPICSN is high
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 8001064:	8bfb      	ldrh	r3, [r7, #30]
 8001066:	2201      	movs	r2, #1
 8001068:	4619      	mov	r1, r3
 800106a:	6a38      	ldr	r0, [r7, #32]
 800106c:	f001 fda8 	bl	8002bc0 <HAL_GPIO_WritePin>

		// Delay for 100 ns
		for(volatile uint8_t i = 0; i < 10; i++);
 8001070:	2300      	movs	r3, #0
 8001072:	73fb      	strb	r3, [r7, #15]
 8001074:	e004      	b.n	8001080 <bgt60ltr11_spi_write+0x7c>
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	b2db      	uxtb	r3, r3
 800107a:	3301      	adds	r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	73fb      	strb	r3, [r7, #15]
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	b2db      	uxtb	r3, r3
 8001084:	2b09      	cmp	r3, #9
 8001086:	d9f6      	bls.n	8001076 <bgt60ltr11_spi_write+0x72>

		// 2. Wait until SPIDO is low (when miso_drv=1)
		// Assuming MISO is on PA6 - adjust to your actual pin
		uint32_t timeout = HAL_GetTick() + 5; // 5ms timeout
 8001088:	f001 fad6 	bl	8002638 <HAL_GetTick>
 800108c:	4603      	mov	r3, r0
 800108e:	3305      	adds	r3, #5
 8001090:	617b      	str	r3, [r7, #20]
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 8001092:	e00b      	b.n	80010ac <bgt60ltr11_spi_write+0xa8>
			if(HAL_GetTick() > timeout) {
 8001094:	f001 fad0 	bl	8002638 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	4293      	cmp	r3, r2
 800109e:	d205      	bcs.n	80010ac <bgt60ltr11_spi_write+0xa8>
				retry_count++;
 80010a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80010a4:	3301      	adds	r3, #1
 80010a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				continue; // Go back to step 1
 80010aa:	bf00      	nop
		while(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 80010ac:	2140      	movs	r1, #64	@ 0x40
 80010ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b2:	f001 fd6d 	bl	8002b90 <HAL_GPIO_ReadPin>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d0eb      	beq.n	8001094 <bgt60ltr11_spi_write+0x90>
			}
		}

		// 3. Drive SPICSN low to reserve the bus
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 80010bc:	8bfb      	ldrh	r3, [r7, #30]
 80010be:	2200      	movs	r2, #0
 80010c0:	4619      	mov	r1, r3
 80010c2:	6a38      	ldr	r0, [r7, #32]
 80010c4:	f001 fd7c 	bl	8002bc0 <HAL_GPIO_WritePin>

		// 4. Wait for 100 ns for SPICSN synchronization
		for(volatile uint8_t i = 0; i < 10; i++);
 80010c8:	2300      	movs	r3, #0
 80010ca:	73bb      	strb	r3, [r7, #14]
 80010cc:	e004      	b.n	80010d8 <bgt60ltr11_spi_write+0xd4>
 80010ce:	7bbb      	ldrb	r3, [r7, #14]
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	3301      	adds	r3, #1
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	73bb      	strb	r3, [r7, #14]
 80010d8:	7bbb      	ldrb	r3, [r7, #14]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b09      	cmp	r3, #9
 80010de:	d9f6      	bls.n	80010ce <bgt60ltr11_spi_write+0xca>

		// 5. Check SPIDO again - if high, go back to step 1
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == GPIO_PIN_SET) {
 80010e0:	2140      	movs	r1, #64	@ 0x40
 80010e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010e6:	f001 fd53 	bl	8002b90 <HAL_GPIO_ReadPin>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d10b      	bne.n	8001108 <bgt60ltr11_spi_write+0x104>
			// Release the bus and try again
			HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 80010f0:	8bfb      	ldrh	r3, [r7, #30]
 80010f2:	2201      	movs	r2, #1
 80010f4:	4619      	mov	r1, r3
 80010f6:	6a38      	ldr	r0, [r7, #32]
 80010f8:	f001 fd62 	bl	8002bc0 <HAL_GPIO_WritePin>
			retry_count++;
 80010fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001100:	3301      	adds	r3, #1
 8001102:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue; // Go back to start of the loop (step 1)
 8001106:	e019      	b.n	800113c <bgt60ltr11_spi_write+0x138>
		}

		// 6. Perform the data transmission
		if(HAL_SPI_Transmit(&hspi1, tx_data, sizeof(tx_data)/sizeof(uint8_t), 100) != HAL_OK) {
 8001108:	f107 0110 	add.w	r1, r7, #16
 800110c:	2364      	movs	r3, #100	@ 0x64
 800110e:	2203      	movs	r2, #3
 8001110:	480f      	ldr	r0, [pc, #60]	@ (8001150 <bgt60ltr11_spi_write+0x14c>)
 8001112:	f002 ffae 	bl	8004072 <HAL_SPI_Transmit>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d007      	beq.n	800112c <bgt60ltr11_spi_write+0x128>
			HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800111c:	8bfb      	ldrh	r3, [r7, #30]
 800111e:	2201      	movs	r2, #1
 8001120:	4619      	mov	r1, r3
 8001122:	6a38      	ldr	r0, [r7, #32]
 8001124:	f001 fd4c 	bl	8002bc0 <HAL_GPIO_WritePin>
			return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e00d      	b.n	8001148 <bgt60ltr11_spi_write+0x144>
		}

		// 7. Drive SPICSN high to release the bus
		HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800112c:	8bfb      	ldrh	r3, [r7, #30]
 800112e:	2201      	movs	r2, #1
 8001130:	4619      	mov	r1, r3
 8001132:	6a38      	ldr	r0, [r7, #32]
 8001134:	f001 fd44 	bl	8002bc0 <HAL_GPIO_WritePin>

		// Success!
		return HAL_OK;
 8001138:	2300      	movs	r3, #0
 800113a:	e005      	b.n	8001148 <bgt60ltr11_spi_write+0x144>
	while (retry_count < MAX_RETRIES) {
 800113c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001140:	7f7b      	ldrb	r3, [r7, #29]
 8001142:	429a      	cmp	r2, r3
 8001144:	d38e      	bcc.n	8001064 <bgt60ltr11_spi_write+0x60>
	}

	// If we reach here, we've exceeded our retry limit
	return HAL_ERROR;
 8001146:	2301      	movs	r3, #1

}
 8001148:	4618      	mov	r0, r3
 800114a:	3728      	adds	r7, #40	@ 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	20000200 	.word	0x20000200

08001154 <bgt60ltr11_HW_reset>:

uint8_t bgt60ltr11_HW_reset(RadarId_t radar_id){
 8001154:	b580      	push	{r7, lr}
 8001156:	b084      	sub	sp, #16
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	71fb      	strb	r3, [r7, #7]
	GPIO_TypeDef* cs_port;
	uint16_t cs_pin;

	if (radar_id == RADAR_1) {
 800115e:	79fb      	ldrb	r3, [r7, #7]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d105      	bne.n	8001170 <bgt60ltr11_HW_reset+0x1c>
		cs_port = RADAR1_CS_PORT;
 8001164:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001168:	60fb      	str	r3, [r7, #12]
		cs_pin = RADAR1_CS_PIN;
 800116a:	2310      	movs	r3, #16
 800116c:	817b      	strh	r3, [r7, #10]
 800116e:	e005      	b.n	800117c <bgt60ltr11_HW_reset+0x28>
	} else {
		cs_port = RADAR2_CS_PORT;
 8001170:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8001174:	60fb      	str	r3, [r7, #12]
		cs_pin = RADAR2_CS_PIN;
 8001176:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800117a:	817b      	strh	r3, [r7, #10]
	}
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_RESET);
 800117c:	897b      	ldrh	r3, [r7, #10]
 800117e:	2200      	movs	r2, #0
 8001180:	4619      	mov	r1, r3
 8001182:	68f8      	ldr	r0, [r7, #12]
 8001184:	f001 fd1c 	bl	8002bc0 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8001188:	200a      	movs	r0, #10
 800118a:	f001 fa61 	bl	8002650 <HAL_Delay>
	HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800118e:	897b      	ldrh	r3, [r7, #10]
 8001190:	2201      	movs	r2, #1
 8001192:	4619      	mov	r1, r3
 8001194:	68f8      	ldr	r0, [r7, #12]
 8001196:	f001 fd13 	bl	8002bc0 <HAL_GPIO_WritePin>
	return HAL_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <bgt60ltr11_soft_reset>:
 *  Resampling can be triggered by setting the reset pin or activating the soft reset by writing the soft_reset
 *  bit (Reg15[15]).
 *  There are 56 Registers according to register overview on page 21
 *  Page 6 https://www.infineon.com/dgdl/Infineon-UG124434_User_guide_to_BGT60LTR11AIP-UserManual-v01_80-EN.pdf?fileId=8ac78c8c8823155701885724e6d72f8f
 */
uint8_t bgt60ltr11_soft_reset(RadarId_t radar_id, uint8_t wait){
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	460a      	mov	r2, r1
 80011ae:	71fb      	strb	r3, [r7, #7]
 80011b0:	4613      	mov	r3, r2
 80011b2:	71bb      	strb	r3, [r7, #6]
	bgt60ltr11_spi_write(radar_id, 0x0F, (1 << 15));
 80011b4:	79fb      	ldrb	r3, [r7, #7]
 80011b6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80011ba:	210f      	movs	r1, #15
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff21 	bl	8001004 <bgt60ltr11_spi_write>
	uint16_t reg56 = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	81fb      	strh	r3, [r7, #14]
	uint16_t reg0 = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	81bb      	strh	r3, [r7, #12]

	if (wait){
 80011ca:	79bb      	ldrb	r3, [r7, #6]
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d029      	beq.n	8001224 <bgt60ltr11_soft_reset+0x80>
		// wait till init_done in REG56 is set
		for (volatile uint16_t i = 0; i < 2048; i++){
 80011d0:	2300      	movs	r3, #0
 80011d2:	817b      	strh	r3, [r7, #10]
 80011d4:	e01f      	b.n	8001216 <bgt60ltr11_soft_reset+0x72>
			bgt60ltr11_spi_read(radar_id, 0x38, &reg56);
 80011d6:	f107 020e 	add.w	r2, r7, #14
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	2138      	movs	r1, #56	@ 0x38
 80011de:	4618      	mov	r0, r3
 80011e0:	f7ff fe5a 	bl	8000e98 <bgt60ltr11_spi_read>
			bgt60ltr11_spi_read(radar_id, 0x00, &reg0);
 80011e4:	f107 020c 	add.w	r2, r7, #12
 80011e8:	79fb      	ldrb	r3, [r7, #7]
 80011ea:	2100      	movs	r1, #0
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fe53 	bl	8000e98 <bgt60ltr11_spi_read>
			// check if REG0 has default values and REG56 bit init_done is set
			if (reg0 == 0 && reg56 & (1 << 13)){
 80011f2:	89bb      	ldrh	r3, [r7, #12]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d106      	bne.n	8001206 <bgt60ltr11_soft_reset+0x62>
 80011f8:	89fb      	ldrh	r3, [r7, #14]
 80011fa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <bgt60ltr11_soft_reset+0x62>
				return HAL_OK;
 8001202:	2300      	movs	r3, #0
 8001204:	e00f      	b.n	8001226 <bgt60ltr11_soft_reset+0x82>
			}
			HAL_Delay(1);
 8001206:	2001      	movs	r0, #1
 8001208:	f001 fa22 	bl	8002650 <HAL_Delay>
		for (volatile uint16_t i = 0; i < 2048; i++){
 800120c:	897b      	ldrh	r3, [r7, #10]
 800120e:	b29b      	uxth	r3, r3
 8001210:	3301      	adds	r3, #1
 8001212:	b29b      	uxth	r3, r3
 8001214:	817b      	strh	r3, [r7, #10]
 8001216:	897b      	ldrh	r3, [r7, #10]
 8001218:	b29b      	uxth	r3, r3
 800121a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800121e:	d3da      	bcc.n	80011d6 <bgt60ltr11_soft_reset+0x32>
		}
		return HAL_ERROR;
 8001220:	2301      	movs	r3, #1
 8001222:	e000      	b.n	8001226 <bgt60ltr11_soft_reset+0x82>
	}
	return HAL_OK;
 8001224:	2300      	movs	r3, #0
}
 8001226:	4618      	mov	r0, r3
 8001228:	3710      	adds	r7, #16
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}

0800122e <bgt60ltr11_get_RAW_data>:
}

/*
 * Read ADC channel data directly into the provided pointers
 */
uint8_t bgt60ltr11_get_RAW_data(RadarId_t radar_id, uint16_t *ifi, uint16_t *ifq){
 800122e:	b580      	push	{r7, lr}
 8001230:	b084      	sub	sp, #16
 8001232:	af00      	add	r7, sp, #0
 8001234:	4603      	mov	r3, r0
 8001236:	60b9      	str	r1, [r7, #8]
 8001238:	607a      	str	r2, [r7, #4]
 800123a:	73fb      	strb	r3, [r7, #15]
	if (bgt60ltr11_spi_read(radar_id, 0x28, ifi) != HAL_OK) return HAL_ERROR;
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	68ba      	ldr	r2, [r7, #8]
 8001240:	2128      	movs	r1, #40	@ 0x28
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fe28 	bl	8000e98 <bgt60ltr11_spi_read>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d001      	beq.n	8001252 <bgt60ltr11_get_RAW_data+0x24>
 800124e:	2301      	movs	r3, #1
 8001250:	e00b      	b.n	800126a <bgt60ltr11_get_RAW_data+0x3c>
	if (bgt60ltr11_spi_read(radar_id, 0x29, ifq) != HAL_OK) return HAL_ERROR;
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	2129      	movs	r1, #41	@ 0x29
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fe1d 	bl	8000e98 <bgt60ltr11_spi_read>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <bgt60ltr11_get_RAW_data+0x3a>
 8001264:	2301      	movs	r3, #1
 8001266:	e000      	b.n	800126a <bgt60ltr11_get_RAW_data+0x3c>
	return HAL_OK;
 8001268:	2300      	movs	r3, #0
}
 800126a:	4618      	mov	r0, r3
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}

08001272 <bgt60ltr11_pulsed_mode_init>:

uint8_t bgt60ltr11_pulsed_mode_init(RadarId_t radar_id) {
 8001272:	b580      	push	{r7, lr}
 8001274:	b082      	sub	sp, #8
 8001276:	af00      	add	r7, sp, #0
 8001278:	4603      	mov	r3, r0
 800127a:	71fb      	strb	r3, [r7, #7]
	// Perform soft reset
	if (bgt60ltr11_soft_reset(radar_id, 0) != HAL_OK) return HAL_ERROR;
 800127c:	79fb      	ldrb	r3, [r7, #7]
 800127e:	2100      	movs	r1, #0
 8001280:	4618      	mov	r0, r3
 8001282:	f7ff ff8f 	bl	80011a4 <bgt60ltr11_soft_reset>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <bgt60ltr11_pulsed_mode_init+0x1e>
 800128c:	2301      	movs	r3, #1
 800128e:	e122      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001290:	2001      	movs	r0, #1
 8001292:	f001 f9dd 	bl	8002650 <HAL_Delay>

    // Set miso_drv bit (Reg15[6]) to 1, critical for making SPIDO available for arbitration
    if (bgt60ltr11_spi_write(radar_id, 0x0F, 0x0040) != HAL_OK) return HAL_ERROR;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	2240      	movs	r2, #64	@ 0x40
 800129a:	210f      	movs	r1, #15
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff feb1 	bl	8001004 <bgt60ltr11_spi_write>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <bgt60ltr11_pulsed_mode_init+0x3a>
 80012a8:	2301      	movs	r3, #1
 80012aa:	e114      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
    HAL_Delay(1);
 80012ac:	2001      	movs	r0, #1
 80012ae:	f001 f9cf 	bl	8002650 <HAL_Delay>


	// Write to each register and check the result

	if (bgt60ltr11_spi_write(radar_id, 0x00, 0x0000) != HAL_OK) return HAL_ERROR;
 80012b2:	79fb      	ldrb	r3, [r7, #7]
 80012b4:	2200      	movs	r2, #0
 80012b6:	2100      	movs	r1, #0
 80012b8:	4618      	mov	r0, r3
 80012ba:	f7ff fea3 	bl	8001004 <bgt60ltr11_spi_write>
 80012be:	4603      	mov	r3, r0
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d001      	beq.n	80012c8 <bgt60ltr11_pulsed_mode_init+0x56>
 80012c4:	2301      	movs	r3, #1
 80012c6:	e106      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80012c8:	2001      	movs	r0, #1
 80012ca:	f001 f9c1 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x01, 0x0000) != HAL_OK) return HAL_ERROR;
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	2200      	movs	r2, #0
 80012d2:	2101      	movs	r1, #1
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fe95 	bl	8001004 <bgt60ltr11_spi_write>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <bgt60ltr11_pulsed_mode_init+0x72>
 80012e0:	2301      	movs	r3, #1
 80012e2:	e0f8      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	    HAL_Delay(1);
 80012e4:	2001      	movs	r0, #1
 80012e6:	f001 f9b3 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x02, 0x2A00) != HAL_OK) return HAL_ERROR;
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	f44f 5228 	mov.w	r2, #10752	@ 0x2a00
 80012f0:	2102      	movs	r1, #2
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fe86 	bl	8001004 <bgt60ltr11_spi_write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <bgt60ltr11_pulsed_mode_init+0x90>
 80012fe:	2301      	movs	r3, #1
 8001300:	e0e9      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001302:	2001      	movs	r0, #1
 8001304:	f001 f9a4 	bl	8002650 <HAL_Delay>

	// TODO need to check the value for the REG3

	if (bgt60ltr11_spi_write(radar_id, 0x04, 0x0F3A) != HAL_OK) return HAL_ERROR;
 8001308:	79fb      	ldrb	r3, [r7, #7]
 800130a:	f640 723a 	movw	r2, #3898	@ 0xf3a
 800130e:	2104      	movs	r1, #4
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff fe77 	bl	8001004 <bgt60ltr11_spi_write>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d001      	beq.n	8001320 <bgt60ltr11_pulsed_mode_init+0xae>
 800131c:	2301      	movs	r3, #1
 800131e:	e0da      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f001 f995 	bl	8002650 <HAL_Delay>

	if (radar_id == RADAR_1) {
 8001326:	79fb      	ldrb	r3, [r7, #7]
 8001328:	2b00      	cmp	r3, #0
 800132a:	d10b      	bne.n	8001344 <bgt60ltr11_pulsed_mode_init+0xd2>
	    if (bgt60ltr11_spi_write(radar_id, 0x05, 0x0FB0) != HAL_OK) return HAL_ERROR; // 61.1 GHz
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	f44f 627b 	mov.w	r2, #4016	@ 0xfb0
 8001332:	2105      	movs	r1, #5
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe65 	bl	8001004 <bgt60ltr11_spi_write>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d00d      	beq.n	800135c <bgt60ltr11_pulsed_mode_init+0xea>
 8001340:	2301      	movs	r3, #1
 8001342:	e0c8      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	} else {
	    if (bgt60ltr11_spi_write(radar_id, 0x05, 0x0FC6) != HAL_OK) return HAL_ERROR; // 61.3 GHz
 8001344:	79fb      	ldrb	r3, [r7, #7]
 8001346:	f640 72c6 	movw	r2, #4038	@ 0xfc6
 800134a:	2105      	movs	r1, #5
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fe59 	bl	8001004 <bgt60ltr11_spi_write>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <bgt60ltr11_pulsed_mode_init+0xea>
 8001358:	2301      	movs	r3, #1
 800135a:	e0bc      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	}
	HAL_Delay(1);
 800135c:	2001      	movs	r0, #1
 800135e:	f001 f977 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x06, 0x6800) != HAL_OK) return HAL_ERROR;
 8001362:	79fb      	ldrb	r3, [r7, #7]
 8001364:	f44f 42d0 	mov.w	r2, #26624	@ 0x6800
 8001368:	2106      	movs	r1, #6
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fe4a 	bl	8001004 <bgt60ltr11_spi_write>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <bgt60ltr11_pulsed_mode_init+0x108>
 8001376:	2301      	movs	r3, #1
 8001378:	e0ad      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 800137a:	2001      	movs	r0, #1
 800137c:	f001 f968 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x07, 0x0557) != HAL_OK) return HAL_ERROR;
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	f240 5257 	movw	r2, #1367	@ 0x557
 8001386:	2107      	movs	r1, #7
 8001388:	4618      	mov	r0, r3
 800138a:	f7ff fe3b 	bl	8001004 <bgt60ltr11_spi_write>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <bgt60ltr11_pulsed_mode_init+0x126>
 8001394:	2301      	movs	r3, #1
 8001396:	e09e      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001398:	2001      	movs	r0, #1
 800139a:	f001 f959 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x08, 0x000E) != HAL_OK) return HAL_ERROR;
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	220e      	movs	r2, #14
 80013a2:	2108      	movs	r1, #8
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe2d 	bl	8001004 <bgt60ltr11_spi_write>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <bgt60ltr11_pulsed_mode_init+0x142>
 80013b0:	2301      	movs	r3, #1
 80013b2:	e090      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80013b4:	2001      	movs	r0, #1
 80013b6:	f001 f94b 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x09, 0x00E8) != HAL_OK) return HAL_ERROR;
 80013ba:	79fb      	ldrb	r3, [r7, #7]
 80013bc:	22e8      	movs	r2, #232	@ 0xe8
 80013be:	2109      	movs	r1, #9
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fe1f 	bl	8001004 <bgt60ltr11_spi_write>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <bgt60ltr11_pulsed_mode_init+0x15e>
 80013cc:	2301      	movs	r3, #1
 80013ce:	e082      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80013d0:	2001      	movs	r0, #1
 80013d2:	f001 f93d 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x0A, 0x004F) != HAL_OK) return HAL_ERROR;
 80013d6:	79fb      	ldrb	r3, [r7, #7]
 80013d8:	224f      	movs	r2, #79	@ 0x4f
 80013da:	210a      	movs	r1, #10
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff fe11 	bl	8001004 <bgt60ltr11_spi_write>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <bgt60ltr11_pulsed_mode_init+0x17a>
 80013e8:	2301      	movs	r3, #1
 80013ea:	e074      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80013ec:	2001      	movs	r0, #1
 80013ee:	f001 f92f 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x0C, 0x0000) != HAL_OK) return HAL_ERROR;
 80013f2:	79fb      	ldrb	r3, [r7, #7]
 80013f4:	2200      	movs	r2, #0
 80013f6:	210c      	movs	r1, #12
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fe03 	bl	8001004 <bgt60ltr11_spi_write>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <bgt60ltr11_pulsed_mode_init+0x196>
 8001404:	2301      	movs	r3, #1
 8001406:	e066      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001408:	2001      	movs	r0, #1
 800140a:	f001 f921 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x0D, 0x0000) != HAL_OK) return HAL_ERROR;
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	2200      	movs	r2, #0
 8001412:	210d      	movs	r1, #13
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff fdf5 	bl	8001004 <bgt60ltr11_spi_write>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <bgt60ltr11_pulsed_mode_init+0x1b2>
 8001420:	2301      	movs	r3, #1
 8001422:	e058      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001424:	2001      	movs	r0, #1
 8001426:	f001 f913 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x0E, 0x0000) != HAL_OK) return HAL_ERROR;
 800142a:	79fb      	ldrb	r3, [r7, #7]
 800142c:	2200      	movs	r2, #0
 800142e:	210e      	movs	r1, #14
 8001430:	4618      	mov	r0, r3
 8001432:	f7ff fde7 	bl	8001004 <bgt60ltr11_spi_write>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <bgt60ltr11_pulsed_mode_init+0x1ce>
 800143c:	2301      	movs	r3, #1
 800143e:	e04a      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001440:	2001      	movs	r0, #1
 8001442:	f001 f905 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x0F, 0x0000) != HAL_OK) return HAL_ERROR;
 8001446:	79fb      	ldrb	r3, [r7, #7]
 8001448:	2200      	movs	r2, #0
 800144a:	210f      	movs	r1, #15
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fdd9 	bl	8001004 <bgt60ltr11_spi_write>
 8001452:	4603      	mov	r3, r0
 8001454:	2b00      	cmp	r3, #0
 8001456:	d001      	beq.n	800145c <bgt60ltr11_pulsed_mode_init+0x1ea>
 8001458:	2301      	movs	r3, #1
 800145a:	e03c      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 800145c:	2001      	movs	r0, #1
 800145e:	f001 f8f7 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x22, 0x0000) != HAL_OK) return HAL_ERROR;
 8001462:	79fb      	ldrb	r3, [r7, #7]
 8001464:	2200      	movs	r2, #0
 8001466:	2122      	movs	r1, #34	@ 0x22
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff fdcb 	bl	8001004 <bgt60ltr11_spi_write>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <bgt60ltr11_pulsed_mode_init+0x206>
 8001474:	2301      	movs	r3, #1
 8001476:	e02e      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 8001478:	2001      	movs	r0, #1
 800147a:	f001 f8e9 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x23, 0x0000) != HAL_OK) return HAL_ERROR;
 800147e:	79fb      	ldrb	r3, [r7, #7]
 8001480:	2200      	movs	r2, #0
 8001482:	2123      	movs	r1, #35	@ 0x23
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fdbd 	bl	8001004 <bgt60ltr11_spi_write>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <bgt60ltr11_pulsed_mode_init+0x222>
 8001490:	2301      	movs	r3, #1
 8001492:	e020      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	    HAL_Delay(1);
 8001494:	2001      	movs	r0, #1
 8001496:	f001 f8db 	bl	8002650 <HAL_Delay>

	if (bgt60ltr11_spi_write(radar_id, 0x24, 0x0000) != HAL_OK) return HAL_ERROR;
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	2200      	movs	r2, #0
 800149e:	2124      	movs	r1, #36	@ 0x24
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fdaf 	bl	8001004 <bgt60ltr11_spi_write>
 80014a6:	4603      	mov	r3, r0
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d001      	beq.n	80014b0 <bgt60ltr11_pulsed_mode_init+0x23e>
 80014ac:	2301      	movs	r3, #1
 80014ae:	e012      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80014b0:	2001      	movs	r0, #1
 80014b2:	f001 f8cd 	bl	8002650 <HAL_Delay>
	/*
	// ADC clock EN, bandgap EN, ADC EN
	if (bgt60ltr11_spi_write(0x22, 0x0007) != HAL_OK) return HAL_ERROR;
	HAL_Delay(1);
	*/
	if (bgt60ltr11_spi_write(radar_id, 0x0F, 0x4040) != HAL_OK) return HAL_ERROR;
 80014b6:	79fb      	ldrb	r3, [r7, #7]
 80014b8:	f244 0240 	movw	r2, #16448	@ 0x4040
 80014bc:	210f      	movs	r1, #15
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff fda0 	bl	8001004 <bgt60ltr11_spi_write>
 80014c4:	4603      	mov	r3, r0
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d001      	beq.n	80014ce <bgt60ltr11_pulsed_mode_init+0x25c>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e003      	b.n	80014d6 <bgt60ltr11_pulsed_mode_init+0x264>
	HAL_Delay(1);
 80014ce:	2001      	movs	r0, #1
 80014d0:	f001 f8be 	bl	8002650 <HAL_Delay>



	return HAL_OK;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	3708      	adds	r7, #8
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}

080014de <bgt60ltr11_pulsed_mode_init_extended_range>:

uint8_t bgt60ltr11_pulsed_mode_init_extended_range(RadarId_t radar_id) {
 80014de:	b580      	push	{r7, lr}
 80014e0:	b082      	sub	sp, #8
 80014e2:	af00      	add	r7, sp, #0
 80014e4:	4603      	mov	r3, r0
 80014e6:	71fb      	strb	r3, [r7, #7]
    // First call the original initialization
    if (bgt60ltr11_pulsed_mode_init(radar_id) != HAL_OK) return HAL_ERROR;
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff fec1 	bl	8001272 <bgt60ltr11_pulsed_mode_init>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <bgt60ltr11_pulsed_mode_init_extended_range+0x1c>
 80014f6:	2301      	movs	r3, #1
 80014f8:	e009      	b.n	800150e <bgt60ltr11_pulsed_mode_init_extended_range+0x30>

    // Then apply range enhancements
    if (bgt60ltr11_set_max_range(radar_id) != HAL_OK) return HAL_ERROR;
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f000 f80a 	bl	8001516 <bgt60ltr11_set_max_range>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <bgt60ltr11_pulsed_mode_init_extended_range+0x2e>
 8001508:	2301      	movs	r3, #1
 800150a:	e000      	b.n	800150e <bgt60ltr11_pulsed_mode_init_extended_range+0x30>

    return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}

08001516 <bgt60ltr11_set_max_range>:

uint8_t bgt60ltr11_set_max_range(RadarId_t radar_id) {
 8001516:	b580      	push	{r7, lr}
 8001518:	b084      	sub	sp, #16
 800151a:	af00      	add	r7, sp, #0
 800151c:	4603      	mov	r3, r0
 800151e:	71fb      	strb	r3, [r7, #7]
    // 1. Set a low detector threshold for higher sensitivity (66 is the minimum recommended value)
    if (bgt60ltr11_spi_write(radar_id, 0x02, 192) != HAL_OK) return HAL_ERROR;
 8001520:	79fb      	ldrb	r3, [r7, #7]
 8001522:	22c0      	movs	r2, #192	@ 0xc0
 8001524:	2102      	movs	r1, #2
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff fd6c 	bl	8001004 <bgt60ltr11_spi_write>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <bgt60ltr11_set_max_range+0x20>
 8001532:	2301      	movs	r3, #1
 8001534:	e05b      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>

    // 2. Set maximum MPA gain (Reg7[2:0] = 7) to 4.5 dBm
    uint16_t reg7_value;
    if (bgt60ltr11_spi_read(radar_id, 0x07, &reg7_value) != HAL_OK) return HAL_ERROR;
 8001536:	f107 020e 	add.w	r2, r7, #14
 800153a:	79fb      	ldrb	r3, [r7, #7]
 800153c:	2107      	movs	r1, #7
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fcaa 	bl	8000e98 <bgt60ltr11_spi_read>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <bgt60ltr11_set_max_range+0x38>
 800154a:	2301      	movs	r3, #1
 800154c:	e04f      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>
    reg7_value = (reg7_value & ~0x0007) | 0x0007; // Set bits [2:0] to 111 (max gain)
 800154e:	89fb      	ldrh	r3, [r7, #14]
 8001550:	f043 0307 	orr.w	r3, r3, #7
 8001554:	b29b      	uxth	r3, r3
 8001556:	81fb      	strh	r3, [r7, #14]
    if (bgt60ltr11_spi_write(radar_id, 0x07, reg7_value) != HAL_OK) return HAL_ERROR;
 8001558:	89fa      	ldrh	r2, [r7, #14]
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	2107      	movs	r1, #7
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fd50 	bl	8001004 <bgt60ltr11_spi_write>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <bgt60ltr11_set_max_range+0x58>
 800156a:	2301      	movs	r3, #1
 800156c:	e03f      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>

    // 3. Set maximum baseband PGA gain to 50 dB (Reg9[3:0] = 8)
    uint16_t reg9_value;
    if (bgt60ltr11_spi_read(radar_id, 0x09, &reg9_value) != HAL_OK) return HAL_ERROR;
 800156e:	f107 020c 	add.w	r2, r7, #12
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	2109      	movs	r1, #9
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff fc8e 	bl	8000e98 <bgt60ltr11_spi_read>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d001      	beq.n	8001586 <bgt60ltr11_set_max_range+0x70>
 8001582:	2301      	movs	r3, #1
 8001584:	e033      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>
    reg9_value = (reg9_value & ~0x000F) | 0x0008; // Set bits [3:0] to 1000 (50 dB)
 8001586:	89bb      	ldrh	r3, [r7, #12]
 8001588:	b21b      	sxth	r3, r3
 800158a:	f023 030f 	bic.w	r3, r3, #15
 800158e:	b21b      	sxth	r3, r3
 8001590:	f043 0308 	orr.w	r3, r3, #8
 8001594:	b21b      	sxth	r3, r3
 8001596:	b29b      	uxth	r3, r3
 8001598:	81bb      	strh	r3, [r7, #12]
    if (bgt60ltr11_spi_write(radar_id, 0x09, reg9_value) != HAL_OK) return HAL_ERROR;
 800159a:	89ba      	ldrh	r2, [r7, #12]
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	2109      	movs	r1, #9
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fd2f 	bl	8001004 <bgt60ltr11_spi_write>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <bgt60ltr11_set_max_range+0x9a>
 80015ac:	2301      	movs	r3, #1
 80015ae:	e01e      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>

    uint16_t reg2_value;
    if (bgt60ltr11_spi_read(radar_id, 0x02, &reg2_value) != HAL_OK) return HAL_ERROR;
 80015b0:	f107 020a 	add.w	r2, r7, #10
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	2102      	movs	r1, #2
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fc6d 	bl	8000e98 <bgt60ltr11_spi_read>
 80015be:	4603      	mov	r3, r0
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d001      	beq.n	80015c8 <bgt60ltr11_set_max_range+0xb2>
 80015c4:	2301      	movs	r3, #1
 80015c6:	e012      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>
    reg2_value |= (1 << 15); // Set HPRT bit
 80015c8:	897b      	ldrh	r3, [r7, #10]
 80015ca:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80015ce:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80015d2:	b29b      	uxth	r3, r3
 80015d4:	817b      	strh	r3, [r7, #10]
    if (bgt60ltr11_spi_write(radar_id, 0x02, reg2_value) != HAL_OK) return HAL_ERROR;
 80015d6:	897a      	ldrh	r2, [r7, #10]
 80015d8:	79fb      	ldrb	r3, [r7, #7]
 80015da:	2102      	movs	r1, #2
 80015dc:	4618      	mov	r0, r3
 80015de:	f7ff fd11 	bl	8001004 <bgt60ltr11_spi_write>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d001      	beq.n	80015ec <bgt60ltr11_set_max_range+0xd6>
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <bgt60ltr11_set_max_range+0xd8>

    return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <mean_removal_float>:
 *
 * @param [in,out]	data	complex input/output data (float)
 * @param [in]		len		number of complex numbers
 */
static void mean_removal_float(float32_t *data, uint32_t len)
{
 80015f6:	b480      	push	{r7}
 80015f8:	b089      	sub	sp, #36	@ 0x24
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
	float32_t sum_real = 0.0f, sum_imag = 0.0f;
 8001600:	f04f 0300 	mov.w	r3, #0
 8001604:	61fb      	str	r3, [r7, #28]
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	61bb      	str	r3, [r7, #24]

    // Compute the sum of real and imaginary components
    for (uint32_t i = 0; i < len; i++)
 800160c:	2300      	movs	r3, #0
 800160e:	617b      	str	r3, [r7, #20]
 8001610:	e01b      	b.n	800164a <mean_removal_float+0x54>
    {
        sum_real += data[2 * i + 0];
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	4413      	add	r3, r2
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001622:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001626:	edc7 7a07 	vstr	s15, [r7, #28]
        sum_imag += data[2 * i + 1];
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	3304      	adds	r3, #4
 8001630:	687a      	ldr	r2, [r7, #4]
 8001632:	4413      	add	r3, r2
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ed97 7a06 	vldr	s14, [r7, #24]
 800163c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001640:	edc7 7a06 	vstr	s15, [r7, #24]
    for (uint32_t i = 0; i < len; i++)
 8001644:	697b      	ldr	r3, [r7, #20]
 8001646:	3301      	adds	r3, #1
 8001648:	617b      	str	r3, [r7, #20]
 800164a:	697a      	ldr	r2, [r7, #20]
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	429a      	cmp	r2, r3
 8001650:	d3df      	bcc.n	8001612 <mean_removal_float+0x1c>
    }

    // Compute the mean values
    const float32_t mean_real = sum_real / (float32_t)len;
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	ee07 3a90 	vmov	s15, r3
 8001658:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800165c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001660:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001664:	edc7 7a03 	vstr	s15, [r7, #12]
    const float32_t mean_imag = sum_imag / (float32_t)len;
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	ee07 3a90 	vmov	s15, r3
 800166e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001672:	edd7 6a06 	vldr	s13, [r7, #24]
 8001676:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800167a:	edc7 7a02 	vstr	s15, [r7, #8]

    // Subtract the mean from each data point
    for (uint32_t i = 0; i < len; i++)
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	e024      	b.n	80016ce <mean_removal_float+0xd8>
    {
        data[2 * i + 0] -= mean_real;
 8001684:	693b      	ldr	r3, [r7, #16]
 8001686:	00db      	lsls	r3, r3, #3
 8001688:	687a      	ldr	r2, [r7, #4]
 800168a:	4413      	add	r3, r2
 800168c:	ed93 7a00 	vldr	s14, [r3]
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	00db      	lsls	r3, r3, #3
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	4413      	add	r3, r2
 8001698:	edd7 7a03 	vldr	s15, [r7, #12]
 800169c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a0:	edc3 7a00 	vstr	s15, [r3]
        data[2 * i + 1] -= mean_imag;
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	00db      	lsls	r3, r3, #3
 80016a8:	3304      	adds	r3, #4
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	4413      	add	r3, r2
 80016ae:	ed93 7a00 	vldr	s14, [r3]
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	00db      	lsls	r3, r3, #3
 80016b6:	3304      	adds	r3, #4
 80016b8:	687a      	ldr	r2, [r7, #4]
 80016ba:	4413      	add	r3, r2
 80016bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80016c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016c4:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < len; i++)
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	3301      	adds	r3, #1
 80016cc:	613b      	str	r3, [r7, #16]
 80016ce:	693a      	ldr	r2, [r7, #16]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d3d6      	bcc.n	8001684 <mean_removal_float+0x8e>
    }
}
 80016d6:	bf00      	nop
 80016d8:	bf00      	nop
 80016da:	3724      	adds	r7, #36	@ 0x24
 80016dc:	46bd      	mov	sp, r7
 80016de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e2:	4770      	bx	lr

080016e4 <hanning256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	complex input/output data
 */
static void hanning256_float(float32_t* data)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
	    0.918495, 0.925109, 0.931464, 0.937558, 0.943387, 0.948946, 0.954233, 0.959243,
	    0.963976, 0.968426, 0.972592, 0.976471, 0.980061, 0.983359, 0.986364, 0.989074,
	    0.991487, 0.993601, 0.995416, 0.996930, 0.998142, 0.999052, 0.999659, 0.999962,
	};

	for (uint32_t i = 0; i < 128; i++)
 80016ec:	2300      	movs	r3, #0
 80016ee:	60fb      	str	r3, [r7, #12]
 80016f0:	e054      	b.n	800179c <hanning256_float+0xb8>
	{
		const float32_t weight = weights[i];
 80016f2:	4a2f      	ldr	r2, [pc, #188]	@ (80017b0 <hanning256_float+0xcc>)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	4413      	add	r3, r2
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	60bb      	str	r3, [r7, #8]

		data[2 * i + 0] = weight * data[2 * i + 0];
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	00db      	lsls	r3, r3, #3
 8001702:	687a      	ldr	r2, [r7, #4]
 8001704:	4413      	add	r3, r2
 8001706:	ed93 7a00 	vldr	s14, [r3]
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	00db      	lsls	r3, r3, #3
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	4413      	add	r3, r2
 8001712:	edd7 7a02 	vldr	s15, [r7, #8]
 8001716:	ee67 7a27 	vmul.f32	s15, s14, s15
 800171a:	edc3 7a00 	vstr	s15, [r3]
		data[2 * i + 1] = weight * data[2 * i + 1];
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	3304      	adds	r3, #4
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	ed93 7a00 	vldr	s14, [r3]
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	3304      	adds	r3, #4
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	4413      	add	r3, r2
 8001736:	edd7 7a02 	vldr	s15, [r7, #8]
 800173a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800173e:	edc3 7a00 	vstr	s15, [r3]

		data[2 * (255 - i) + 0] = weight * data[2 * (255 - i) + 0];
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001748:	00db      	lsls	r3, r3, #3
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	4413      	add	r3, r2
 800174e:	ed93 7a00 	vldr	s14, [r3]
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001758:	00db      	lsls	r3, r3, #3
 800175a:	687a      	ldr	r2, [r7, #4]
 800175c:	4413      	add	r3, r2
 800175e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001766:	edc3 7a00 	vstr	s15, [r3]
		data[2 * (255 - i) + 1] = weight * data[2 * (255 - i) + 1];
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	3304      	adds	r3, #4
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	4413      	add	r3, r2
 8001778:	ed93 7a00 	vldr	s14, [r3]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	3304      	adds	r3, #4
 8001786:	687a      	ldr	r2, [r7, #4]
 8001788:	4413      	add	r3, r2
 800178a:	edd7 7a02 	vldr	s15, [r7, #8]
 800178e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001792:	edc3 7a00 	vstr	s15, [r3]
	for (uint32_t i = 0; i < 128; i++)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	3301      	adds	r3, #1
 800179a:	60fb      	str	r3, [r7, #12]
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	2b7f      	cmp	r3, #127	@ 0x7f
 80017a0:	d9a7      	bls.n	80016f2 <hanning256_float+0xe>
	}
}
 80017a2:	bf00      	nop
 80017a4:	bf00      	nop
 80017a6:	3714      	adds	r7, #20
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	080094b4 	.word	0x080094b4

080017b4 <fft256_float>:
 *   	data = {real0, imag0, real1, imag1, ..., real127, imag127}
 *
 * @param [in,out]	data	input/output float32_t data
 */
static inline void fft256_float(float32_t* data)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
	arm_cfft_f32(&arm_cfft_sR_f32_len256, data, 0, 1);
 80017bc:	2301      	movs	r3, #1
 80017be:	2200      	movs	r2, #0
 80017c0:	6879      	ldr	r1, [r7, #4]
 80017c2:	4803      	ldr	r0, [pc, #12]	@ (80017d0 <fft256_float+0x1c>)
 80017c4:	f004 fdc6 	bl	8006354 <arm_cfft_f32>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	080096fc 	.word	0x080096fc

080017d4 <hypot_f32>:
 * @param [in]   a    length a
 * @param [in]   b    length b
 * @retval       hypotenuse    sqrt(a*a + b*b)
 */
static float32_t hypot_f32(float32_t a, float32_t b)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b084      	sub	sp, #16
 80017d8:	af00      	add	r7, sp, #0
 80017da:	ed87 0a01 	vstr	s0, [r7, #4]
 80017de:	edc7 0a00 	vstr	s1, [r7]
    float32_t a2 = a * a;
 80017e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017e6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017ea:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t b2 = b * b;
 80017ee:	edd7 7a00 	vldr	s15, [r7]
 80017f2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80017f6:	edc7 7a02 	vstr	s15, [r7, #8]
    return sqrtf(a2 + b2);
 80017fa:	ed97 7a03 	vldr	s14, [r7, #12]
 80017fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001802:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001806:	eeb0 0a67 	vmov.f32	s0, s15
 800180a:	f007 fdeb 	bl	80093e4 <sqrtf>
 800180e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001812:	eeb0 0a67 	vmov.f32	s0, s15
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <fft256_spectrum>:




void fft256_spectrum(float32_t* data)
{
 800181c:	b590      	push	{r4, r7, lr}
 800181e:	b087      	sub	sp, #28
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
	/* remove the mean from the input data */
	mean_removal_float(data, FFT_BUFFER_SIZE);
 8001824:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001828:	6878      	ldr	r0, [r7, #4]
 800182a:	f7ff fee4 	bl	80015f6 <mean_removal_float>

	/* apply window function */
	hanning256_float(data);
 800182e:	6878      	ldr	r0, [r7, #4]
 8001830:	f7ff ff58 	bl	80016e4 <hanning256_float>

	/* compute FFT */
	fft256_float(data);
 8001834:	6878      	ldr	r0, [r7, #4]
 8001836:	f7ff ffbd 	bl	80017b4 <fft256_float>

	/* compute spectrum */
	for(uint32_t i = 0; i < 256; i++)
 800183a:	2300      	movs	r3, #0
 800183c:	617b      	str	r3, [r7, #20]
 800183e:	e01d      	b.n	800187c <fft256_spectrum+0x60>
	{
		const float32_t real = data[2*i+0], imag = data[2*i+1];
 8001840:	697b      	ldr	r3, [r7, #20]
 8001842:	00db      	lsls	r3, r3, #3
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	4413      	add	r3, r2
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	697b      	ldr	r3, [r7, #20]
 800184e:	00db      	lsls	r3, r3, #3
 8001850:	3304      	adds	r3, #4
 8001852:	687a      	ldr	r2, [r7, #4]
 8001854:	4413      	add	r3, r2
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	60fb      	str	r3, [r7, #12]
		data[i] = hypot_f32(real, imag);
 800185a:	697b      	ldr	r3, [r7, #20]
 800185c:	009b      	lsls	r3, r3, #2
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	18d4      	adds	r4, r2, r3
 8001862:	edd7 0a03 	vldr	s1, [r7, #12]
 8001866:	ed97 0a04 	vldr	s0, [r7, #16]
 800186a:	f7ff ffb3 	bl	80017d4 <hypot_f32>
 800186e:	eef0 7a40 	vmov.f32	s15, s0
 8001872:	edc4 7a00 	vstr	s15, [r4]
	for(uint32_t i = 0; i < 256; i++)
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	3301      	adds	r3, #1
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	697b      	ldr	r3, [r7, #20]
 800187e:	2bff      	cmp	r3, #255	@ 0xff
 8001880:	d9de      	bls.n	8001840 <fft256_spectrum+0x24>
	}


}
 8001882:	bf00      	nop
 8001884:	bf00      	nop
 8001886:	371c      	adds	r7, #28
 8001888:	46bd      	mov	sp, r7
 800188a:	bd90      	pop	{r4, r7, pc}

0800188c <find_peak_frequency>:
    }
}


void find_peak_frequency(const float32_t *spectrum, uint32_t fft_size, float32_t sampling_rate, float32_t *peak_freq, float32_t *peak_value, float32_t *target_velocity)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08c      	sub	sp, #48	@ 0x30
 8001890:	af00      	add	r7, sp, #0
 8001892:	6178      	str	r0, [r7, #20]
 8001894:	6139      	str	r1, [r7, #16]
 8001896:	ed87 0a03 	vstr	s0, [r7, #12]
 800189a:	60ba      	str	r2, [r7, #8]
 800189c:	607b      	str	r3, [r7, #4]
    float32_t max_value = 0.0f;
 800189e:	f04f 0300 	mov.w	r3, #0
 80018a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t peak_index = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool first = true;
 80018a8:	2301      	movs	r3, #1
 80018aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure fft_size is valid
	if (fft_size == 0 || spectrum == NULL || peak_freq == NULL || peak_value == NULL || target_velocity == NULL) {
 80018ae:	693b      	ldr	r3, [r7, #16]
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d00b      	beq.n	80018cc <find_peak_frequency+0x40>
 80018b4:	697b      	ldr	r3, [r7, #20]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d008      	beq.n	80018cc <find_peak_frequency+0x40>
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <find_peak_frequency+0x40>
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d002      	beq.n	80018cc <find_peak_frequency+0x40>
 80018c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d103      	bne.n	80018d4 <find_peak_frequency+0x48>
		printf("GOT BAD DATA!!!\r\n");
 80018cc:	4841      	ldr	r0, [pc, #260]	@ (80019d4 <find_peak_frequency+0x148>)
 80018ce:	f005 fe1b 	bl	8007508 <puts>
		return; // Invalid input, handle error appropriately in production
 80018d2:	e07c      	b.n	80019ce <find_peak_frequency+0x142>
	}

    for (uint32_t i = 0; i < fft_size; i++) {
 80018d4:	2300      	movs	r3, #0
 80018d6:	623b      	str	r3, [r7, #32]
 80018d8:	e01e      	b.n	8001918 <find_peak_frequency+0x8c>
        if (spectrum[i] > max_value || first) {
 80018da:	6a3b      	ldr	r3, [r7, #32]
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	697a      	ldr	r2, [r7, #20]
 80018e0:	4413      	add	r3, r2
 80018e2:	edd3 7a00 	vldr	s15, [r3]
 80018e6:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80018ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f2:	d403      	bmi.n	80018fc <find_peak_frequency+0x70>
 80018f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d00a      	beq.n	8001912 <find_peak_frequency+0x86>
            max_value = spectrum[i];
 80018fc:	6a3b      	ldr	r3, [r7, #32]
 80018fe:	009b      	lsls	r3, r3, #2
 8001900:	697a      	ldr	r2, [r7, #20]
 8001902:	4413      	add	r3, r2
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	62fb      	str	r3, [r7, #44]	@ 0x2c
            peak_index = i;
 8001908:	6a3b      	ldr	r3, [r7, #32]
 800190a:	62bb      	str	r3, [r7, #40]	@ 0x28
            first = false;
 800190c:	2300      	movs	r3, #0
 800190e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint32_t i = 0; i < fft_size; i++) {
 8001912:	6a3b      	ldr	r3, [r7, #32]
 8001914:	3301      	adds	r3, #1
 8001916:	623b      	str	r3, [r7, #32]
 8001918:	6a3a      	ldr	r2, [r7, #32]
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	429a      	cmp	r2, r3
 800191e:	d3dc      	bcc.n	80018da <find_peak_frequency+0x4e>
        }
    }

    *peak_value = max_value;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001924:	601a      	str	r2, [r3, #0]
    *peak_freq = (sampling_rate * peak_index) / fft_size;
 8001926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001928:	ee07 3a90 	vmov	s15, r3
 800192c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001930:	edd7 7a03 	vldr	s15, [r7, #12]
 8001934:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	ee07 3a90 	vmov	s15, r3
 800193e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001942:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	edc3 7a00 	vstr	s15, [r3]
    //*target_velocity = (*peak_freq) *  3.6f *LAMBDA / 2.0f;

    // Handle velocity direction
	float32_t nyquist_freq = sampling_rate / 2.0f; // Nyquist frequency
 800194c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001950:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001954:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001958:	edc7 7a07 	vstr	s15, [r7, #28]
	if (*peak_freq <= nyquist_freq) {
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	edd3 7a00 	vldr	s15, [r3]
 8001962:	ed97 7a07 	vldr	s14, [r7, #28]
 8001966:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800196a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800196e:	db12      	blt.n	8001996 <find_peak_frequency+0x10a>
		// Approaching: positive velocity
		*target_velocity = (*peak_freq) * LAMBDA / 2.0f; // Convert to km/h if needed
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	edd3 7a00 	vldr	s15, [r3]
 8001976:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80019d8 <find_peak_frequency+0x14c>
 800197a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800197e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80019dc <find_peak_frequency+0x150>
 8001982:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001986:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 800198a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800198e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001990:	edc3 7a00 	vstr	s15, [r3]
 8001994:	e01b      	b.n	80019ce <find_peak_frequency+0x142>
	} else {
		// Departing: negative velocity
		float32_t adjusted_freq = sampling_rate - *peak_freq; // Fold frequency into [0, fs/2]
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	edd3 7a00 	vldr	s15, [r3]
 800199c:	ed97 7a03 	vldr	s14, [r7, #12]
 80019a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a4:	edc7 7a06 	vstr	s15, [r7, #24]
		*target_velocity = -adjusted_freq * LAMBDA / 2.0f; // Negative sign for departing
 80019a8:	edd7 7a06 	vldr	s15, [r7, #24]
 80019ac:	eef1 7a67 	vneg.f32	s15, s15
 80019b0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 80019d8 <find_peak_frequency+0x14c>
 80019b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019b8:	eddf 6a08 	vldr	s13, [pc, #32]	@ 80019dc <find_peak_frequency+0x150>
 80019bc:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019c0:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 80019c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80019c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019ca:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80019ce:	3730      	adds	r7, #48	@ 0x30
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bd80      	pop	{r7, pc}
 80019d4:	08009444 	.word	0x08009444
 80019d8:	4d8f0d18 	.word	0x4d8f0d18
 80019dc:	4fb68a0b 	.word	0x4fb68a0b

080019e0 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b082      	sub	sp, #8
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80019e8:	1d39      	adds	r1, r7, #4
 80019ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019ee:	2201      	movs	r2, #1
 80019f0:	4803      	ldr	r0, [pc, #12]	@ (8001a00 <__io_putchar+0x20>)
 80019f2:	f003 fcb7 	bl	8005364 <HAL_UART_Transmit>
  return ch;
 80019f6:	687b      	ldr	r3, [r7, #4]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3708      	adds	r7, #8
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	200002b0 	.word	0x200002b0

08001a04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a0a:	f000 fdac 	bl	8002566 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a0e:	f000 f8e3 	bl	8001bd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a12:	f000 f9ef 	bl	8001df4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001a16:	f000 f931 	bl	8001c7c <MX_SPI1_Init>
  MX_TIM2_Init();
 8001a1a:	f000 f96d 	bl	8001cf8 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8001a1e:	f000 f9b9 	bl	8001d94 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  // Initialize CS pins
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // Radar 1 CS high
 8001a22:	2201      	movs	r2, #1
 8001a24:	2110      	movs	r1, #16
 8001a26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a2a:	f001 f8c9 	bl	8002bc0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);  // Radar 2 CS high
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a38:	f001 f8c2 	bl	8002bc0 <HAL_GPIO_WritePin>

  // Initialize Radar 1
  bgt60ltr11_HW_reset(RADAR_1);
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f7ff fb89 	bl	8001154 <bgt60ltr11_HW_reset>
  HAL_Delay(100);  // Wait for radar to stabilize
 8001a42:	2064      	movs	r0, #100	@ 0x64
 8001a44:	f000 fe04 	bl	8002650 <HAL_Delay>
  if (bgt60ltr11_pulsed_mode_init_extended_range(RADAR_1) != HAL_OK) {
 8001a48:	2000      	movs	r0, #0
 8001a4a:	f7ff fd48 	bl	80014de <bgt60ltr11_pulsed_mode_init_extended_range>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <main+0x54>
      Error_Handler();
 8001a54:	f000 fb26 	bl	80020a4 <Error_Handler>
  }

  // Initialize Radar 2
  bgt60ltr11_HW_reset(RADAR_2);
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f7ff fb7b 	bl	8001154 <bgt60ltr11_HW_reset>
  HAL_Delay(100);  // Wait for radar to stabilize
 8001a5e:	2064      	movs	r0, #100	@ 0x64
 8001a60:	f000 fdf6 	bl	8002650 <HAL_Delay>
  if (bgt60ltr11_pulsed_mode_init_extended_range(RADAR_2) != HAL_OK) {
 8001a64:	2001      	movs	r0, #1
 8001a66:	f7ff fd3a 	bl	80014de <bgt60ltr11_pulsed_mode_init_extended_range>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <main+0x70>
      Error_Handler();
 8001a70:	f000 fb18 	bl	80020a4 <Error_Handler>
  }

  HAL_Delay(1000);
 8001a74:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a78:	f000 fdea 	bl	8002650 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim2);
 8001a7c:	4840      	ldr	r0, [pc, #256]	@ (8001b80 <main+0x17c>)
 8001a7e:	f003 f849 	bl	8004b14 <HAL_TIM_Base_Start_IT>

  // Radars successfully initialized
  radar1_initialized = 1;
 8001a82:	4b40      	ldr	r3, [pc, #256]	@ (8001b84 <main+0x180>)
 8001a84:	2201      	movs	r2, #1
 8001a86:	701a      	strb	r2, [r3, #0]
  radar2_initialized = 1;
 8001a88:	4b3f      	ldr	r3, [pc, #252]	@ (8001b88 <main+0x184>)
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 8001a8e:	2300      	movs	r3, #0
 8001a90:	71fb      	strb	r3, [r7, #7]
 8001a92:	e010      	b.n	8001ab6 <main+0xb2>
	  velocity_buffer_radar1[i] = 0.0f;
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	4a3d      	ldr	r2, [pc, #244]	@ (8001b8c <main+0x188>)
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	4413      	add	r3, r2
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
	  velocity_buffer_radar2[i] = 0.0f;
 8001aa2:	79fb      	ldrb	r3, [r7, #7]
 8001aa4:	4a3a      	ldr	r2, [pc, #232]	@ (8001b90 <main+0x18c>)
 8001aa6:	009b      	lsls	r3, r3, #2
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f04f 0200 	mov.w	r2, #0
 8001aae:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < VELOCITY_BUFFER_SIZE; i++) {
 8001ab0:	79fb      	ldrb	r3, [r7, #7]
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	71fb      	strb	r3, [r7, #7]
 8001ab6:	79fb      	ldrb	r3, [r7, #7]
 8001ab8:	2b02      	cmp	r3, #2
 8001aba:	d9eb      	bls.n	8001a94 <main+0x90>
  {
	  //printf("PD Pin state: %s\r\n", HAL_GPIO_ReadPin(PD_GPIO_Port, PD_Pin) == GPIO_PIN_SET ? "HIGH" : "LOW");

	  // Process Radar 1 data when ready
	  //printf("radar_init=%u, data_ready=%u\r\n", radar1_initialized, data_ready_f_radar1);
	  if (radar1_initialized && data_ready_f_radar1) {
 8001abc:	4b31      	ldr	r3, [pc, #196]	@ (8001b84 <main+0x180>)
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d026      	beq.n	8001b12 <main+0x10e>
 8001ac4:	4b33      	ldr	r3, [pc, #204]	@ (8001b94 <main+0x190>)
 8001ac6:	781b      	ldrb	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d022      	beq.n	8001b12 <main+0x10e>
		  fft256_spectrum(processing_buffer_radar1);
 8001acc:	4b32      	ldr	r3, [pc, #200]	@ (8001b98 <main+0x194>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f7ff fea3 	bl	800181c <fft256_spectrum>
		  find_peak_frequency(processing_buffer_radar1, FFT_BUFFER_SIZE, 1000, &peak_index_radar1, &max_value_radar1, &target_velocity_radar1);
 8001ad6:	4b30      	ldr	r3, [pc, #192]	@ (8001b98 <main+0x194>)
 8001ad8:	6818      	ldr	r0, [r3, #0]
 8001ada:	4b30      	ldr	r3, [pc, #192]	@ (8001b9c <main+0x198>)
 8001adc:	9300      	str	r3, [sp, #0]
 8001ade:	4b30      	ldr	r3, [pc, #192]	@ (8001ba0 <main+0x19c>)
 8001ae0:	4a30      	ldr	r2, [pc, #192]	@ (8001ba4 <main+0x1a0>)
 8001ae2:	ed9f 0a31 	vldr	s0, [pc, #196]	@ 8001ba8 <main+0x1a4>
 8001ae6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001aea:	f7ff fecf 	bl	800188c <find_peak_frequency>
		  printf("Radar 1 - velocity: %.5f m/s\t", target_velocity_radar1);
 8001aee:	4b2b      	ldr	r3, [pc, #172]	@ (8001b9c <main+0x198>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fd28 	bl	8000548 <__aeabi_f2d>
 8001af8:	4602      	mov	r2, r0
 8001afa:	460b      	mov	r3, r1
 8001afc:	482b      	ldr	r0, [pc, #172]	@ (8001bac <main+0x1a8>)
 8001afe:	f005 fc9b 	bl	8007438 <iprintf>
//
//		    //velocity_average_radar1 = calculate_rolling_average_with_filtering1(target_velocity_radar1);
//		    printf("Radar 1 - velocity: %.5f m/s \r\n", target_velocity_radar1);
//
//		  }
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001b02:	2108      	movs	r1, #8
 8001b04:	482a      	ldr	r0, [pc, #168]	@ (8001bb0 <main+0x1ac>)
 8001b06:	f001 f873 	bl	8002bf0 <HAL_GPIO_TogglePin>
		  data_ready_f_radar1 = 0;
 8001b0a:	4b22      	ldr	r3, [pc, #136]	@ (8001b94 <main+0x190>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
 8001b10:	e003      	b.n	8001b1a <main+0x116>
	  } else {
		  printf("%-35s", "");
 8001b12:	4928      	ldr	r1, [pc, #160]	@ (8001bb4 <main+0x1b0>)
 8001b14:	4828      	ldr	r0, [pc, #160]	@ (8001bb8 <main+0x1b4>)
 8001b16:	f005 fc8f 	bl	8007438 <iprintf>
	  }

	  // Process Radar 2 data when ready
	  if (radar2_initialized && data_ready_f_radar2) {
 8001b1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001b88 <main+0x184>)
 8001b1c:	781b      	ldrb	r3, [r3, #0]
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d026      	beq.n	8001b70 <main+0x16c>
 8001b22:	4b26      	ldr	r3, [pc, #152]	@ (8001bbc <main+0x1b8>)
 8001b24:	781b      	ldrb	r3, [r3, #0]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d022      	beq.n	8001b70 <main+0x16c>
		  fft256_spectrum(processing_buffer_radar2);
 8001b2a:	4b25      	ldr	r3, [pc, #148]	@ (8001bc0 <main+0x1bc>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff fe74 	bl	800181c <fft256_spectrum>
		  find_peak_frequency(processing_buffer_radar2, FFT_BUFFER_SIZE, 1000, &peak_index_radar2, &max_value_radar2, &target_velocity_radar2);
 8001b34:	4b22      	ldr	r3, [pc, #136]	@ (8001bc0 <main+0x1bc>)
 8001b36:	6818      	ldr	r0, [r3, #0]
 8001b38:	4b22      	ldr	r3, [pc, #136]	@ (8001bc4 <main+0x1c0>)
 8001b3a:	9300      	str	r3, [sp, #0]
 8001b3c:	4b22      	ldr	r3, [pc, #136]	@ (8001bc8 <main+0x1c4>)
 8001b3e:	4a23      	ldr	r2, [pc, #140]	@ (8001bcc <main+0x1c8>)
 8001b40:	ed9f 0a19 	vldr	s0, [pc, #100]	@ 8001ba8 <main+0x1a4>
 8001b44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b48:	f7ff fea0 	bl	800188c <find_peak_frequency>
		  printf("Radar 2 - velocity: %.5f m/s", target_velocity_radar2);
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8001bc4 <main+0x1c0>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7fe fcf9 	bl	8000548 <__aeabi_f2d>
 8001b56:	4602      	mov	r2, r0
 8001b58:	460b      	mov	r3, r1
 8001b5a:	481d      	ldr	r0, [pc, #116]	@ (8001bd0 <main+0x1cc>)
 8001b5c:	f005 fc6c 	bl	8007438 <iprintf>
//			//velocity_average_radar2 = calculate_rolling_average_with_filtering2(target_velocity_radar2);
//			//printf("Radar 2 - velocity: %.5f m/s \r\n", target_velocity_radar2);
//			printf("\n");
//
//		  }
		  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001b60:	2108      	movs	r1, #8
 8001b62:	4813      	ldr	r0, [pc, #76]	@ (8001bb0 <main+0x1ac>)
 8001b64:	f001 f844 	bl	8002bf0 <HAL_GPIO_TogglePin>
		  data_ready_f_radar2 = 0;
 8001b68:	4b14      	ldr	r3, [pc, #80]	@ (8001bbc <main+0x1b8>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	701a      	strb	r2, [r3, #0]
 8001b6e:	e002      	b.n	8001b76 <main+0x172>
	  } else {
		  printf("\r\n");
 8001b70:	4818      	ldr	r0, [pc, #96]	@ (8001bd4 <main+0x1d0>)
 8001b72:	f005 fcc9 	bl	8007508 <puts>
//		  printf("PA10 set to %s\r\n", (pa10_current_state == GPIO_PIN_SET) ? "HIGH" : "LOW"); // improved debug message
//	  }



	  HAL_Delay(100);
 8001b76:	2064      	movs	r0, #100	@ 0x64
 8001b78:	f000 fd6a 	bl	8002650 <HAL_Delay>
	  if (radar1_initialized && data_ready_f_radar1) {
 8001b7c:	e79e      	b.n	8001abc <main+0xb8>
 8001b7e:	bf00      	nop
 8001b80:	20000264 	.word	0x20000264
 8001b84:	20002360 	.word	0x20002360
 8001b88:	20002361 	.word	0x20002361
 8001b8c:	20002368 	.word	0x20002368
 8001b90:	20002374 	.word	0x20002374
 8001b94:	2000133e 	.word	0x2000133e
 8001b98:	20000004 	.word	0x20000004
 8001b9c:	20001348 	.word	0x20001348
 8001ba0:	20001344 	.word	0x20001344
 8001ba4:	20001340 	.word	0x20001340
 8001ba8:	447a0000 	.word	0x447a0000
 8001bac:	08009458 	.word	0x08009458
 8001bb0:	48000400 	.word	0x48000400
 8001bb4:	08009478 	.word	0x08009478
 8001bb8:	0800947c 	.word	0x0800947c
 8001bbc:	20002352 	.word	0x20002352
 8001bc0:	2000000c 	.word	0x2000000c
 8001bc4:	2000235c 	.word	0x2000235c
 8001bc8:	20002358 	.word	0x20002358
 8001bcc:	20002354 	.word	0x20002354
 8001bd0:	08009484 	.word	0x08009484
 8001bd4:	080094a4 	.word	0x080094a4

08001bd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b096      	sub	sp, #88	@ 0x58
 8001bdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bde:	f107 0314 	add.w	r3, r7, #20
 8001be2:	2244      	movs	r2, #68	@ 0x44
 8001be4:	2100      	movs	r1, #0
 8001be6:	4618      	mov	r0, r3
 8001be8:	f005 fc96 	bl	8007518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bec:	463b      	mov	r3, r7
 8001bee:	2200      	movs	r2, #0
 8001bf0:	601a      	str	r2, [r3, #0]
 8001bf2:	605a      	str	r2, [r3, #4]
 8001bf4:	609a      	str	r2, [r3, #8]
 8001bf6:	60da      	str	r2, [r3, #12]
 8001bf8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bfa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001bfe:	f001 f81f 	bl	8002c40 <HAL_PWREx_ControlVoltageScaling>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001c08:	f000 fa4c 	bl	80020a4 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c14:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c16:	2310      	movs	r3, #16
 8001c18:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c1a:	2302      	movs	r3, #2
 8001c1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c22:	2301      	movs	r3, #1
 8001c24:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001c26:	230a      	movs	r3, #10
 8001c28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c2a:	2307      	movs	r3, #7
 8001c2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c32:	2302      	movs	r3, #2
 8001c34:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c36:	f107 0314 	add.w	r3, r7, #20
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f001 f856 	bl	8002cec <HAL_RCC_OscConfig>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8001c46:	f000 fa2d 	bl	80020a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c4a:	230f      	movs	r3, #15
 8001c4c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c52:	2300      	movs	r3, #0
 8001c54:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c5e:	463b      	mov	r3, r7
 8001c60:	2104      	movs	r1, #4
 8001c62:	4618      	mov	r0, r3
 8001c64:	f001 fc56 	bl	8003514 <HAL_RCC_ClockConfig>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001c6e:	f000 fa19 	bl	80020a4 <Error_Handler>
  }
}
 8001c72:	bf00      	nop
 8001c74:	3758      	adds	r7, #88	@ 0x58
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}
	...

08001c7c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001c80:	4b1b      	ldr	r3, [pc, #108]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001c82:	4a1c      	ldr	r2, [pc, #112]	@ (8001cf4 <MX_SPI1_Init+0x78>)
 8001c84:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001c86:	4b1a      	ldr	r3, [pc, #104]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001c88:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c8c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001c8e:	4b18      	ldr	r3, [pc, #96]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c94:	4b16      	ldr	r3, [pc, #88]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001c96:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001c9a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c9c:	4b14      	ldr	r3, [pc, #80]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ca2:	4b13      	ldr	r3, [pc, #76]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ca8:	4b11      	ldr	r3, [pc, #68]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001caa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001cae:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cb2:	2228      	movs	r2, #40	@ 0x28
 8001cb4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001cb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001cc8:	4b09      	ldr	r3, [pc, #36]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cca:	2207      	movs	r2, #7
 8001ccc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001cce:	4b08      	ldr	r3, [pc, #32]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001cd4:	4b06      	ldr	r3, [pc, #24]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001cda:	4805      	ldr	r0, [pc, #20]	@ (8001cf0 <MX_SPI1_Init+0x74>)
 8001cdc:	f002 f926 	bl	8003f2c <HAL_SPI_Init>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d001      	beq.n	8001cea <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001ce6:	f000 f9dd 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	20000200 	.word	0x20000200
 8001cf4:	40013000 	.word	0x40013000

08001cf8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b088      	sub	sp, #32
 8001cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cfe:	f107 0310 	add.w	r3, r7, #16
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]
 8001d06:	605a      	str	r2, [r3, #4]
 8001d08:	609a      	str	r2, [r3, #8]
 8001d0a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d0c:	1d3b      	adds	r3, r7, #4
 8001d0e:	2200      	movs	r2, #0
 8001d10:	601a      	str	r2, [r3, #0]
 8001d12:	605a      	str	r2, [r3, #4]
 8001d14:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d16:	4b1e      	ldr	r3, [pc, #120]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d18:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d1c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8001d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d20:	224f      	movs	r2, #79	@ 0x4f
 8001d22:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d24:	4b1a      	ldr	r3, [pc, #104]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d26:	2200      	movs	r2, #0
 8001d28:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001d2a:	4b19      	ldr	r3, [pc, #100]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d2c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d30:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d32:	4b17      	ldr	r3, [pc, #92]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d38:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d3e:	4814      	ldr	r0, [pc, #80]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d40:	f002 fe90 	bl	8004a64 <HAL_TIM_Base_Init>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d4a:	f000 f9ab 	bl	80020a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d52:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d54:	f107 0310 	add.w	r3, r7, #16
 8001d58:	4619      	mov	r1, r3
 8001d5a:	480d      	ldr	r0, [pc, #52]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d5c:	f003 f835 	bl	8004dca <HAL_TIM_ConfigClockSource>
 8001d60:	4603      	mov	r3, r0
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d001      	beq.n	8001d6a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001d66:	f000 f99d 	bl	80020a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d72:	1d3b      	adds	r3, r7, #4
 8001d74:	4619      	mov	r1, r3
 8001d76:	4806      	ldr	r0, [pc, #24]	@ (8001d90 <MX_TIM2_Init+0x98>)
 8001d78:	f003 fa22 	bl	80051c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001d82:	f000 f98f 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d86:	bf00      	nop
 8001d88:	3720      	adds	r7, #32
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bd80      	pop	{r7, pc}
 8001d8e:	bf00      	nop
 8001d90:	20000264 	.word	0x20000264

08001d94 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001d98:	4b14      	ldr	r3, [pc, #80]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001d9a:	4a15      	ldr	r2, [pc, #84]	@ (8001df0 <MX_USART2_UART_Init+0x5c>)
 8001d9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001d9e:	4b13      	ldr	r3, [pc, #76]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b11      	ldr	r3, [pc, #68]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001dca:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001dd0:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001dd6:	4805      	ldr	r0, [pc, #20]	@ (8001dec <MX_USART2_UART_Init+0x58>)
 8001dd8:	f003 fa76 	bl	80052c8 <HAL_UART_Init>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001de2:	f000 f95f 	bl	80020a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001de6:	bf00      	nop
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	200002b0 	.word	0x200002b0
 8001df0:	40004400 	.word	0x40004400

08001df4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b088      	sub	sp, #32
 8001df8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dfa:	f107 030c 	add.w	r3, r7, #12
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]
 8001e04:	609a      	str	r2, [r3, #8]
 8001e06:	60da      	str	r2, [r3, #12]
 8001e08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e0a:	4b29      	ldr	r3, [pc, #164]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e0e:	4a28      	ldr	r2, [pc, #160]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e16:	4b26      	ldr	r3, [pc, #152]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	60bb      	str	r3, [r7, #8]
 8001e20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e22:	4b23      	ldr	r3, [pc, #140]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e26:	4a22      	ldr	r2, [pc, #136]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e28:	f043 0302 	orr.w	r3, r3, #2
 8001e2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e2e:	4b20      	ldr	r3, [pc, #128]	@ (8001eb0 <MX_GPIO_Init+0xbc>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	f003 0302 	and.w	r3, r3, #2
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_10, GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001e40:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e44:	f000 febc 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|PD2_Pin, GPIO_PIN_RESET);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	2188      	movs	r1, #136	@ 0x88
 8001e4c:	4819      	ldr	r0, [pc, #100]	@ (8001eb4 <MX_GPIO_Init+0xc0>)
 8001e4e:	f000 feb7 	bl	8002bc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA4 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_10;
 8001e52:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e64:	f107 030c 	add.w	r3, r7, #12
 8001e68:	4619      	mov	r1, r3
 8001e6a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e6e:	f000 fd25 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD_Pin */
  GPIO_InitStruct.Pin = PD_Pin;
 8001e72:	2301      	movs	r3, #1
 8001e74:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e76:	2300      	movs	r3, #0
 8001e78:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PD_GPIO_Port, &GPIO_InitStruct);
 8001e7e:	f107 030c 	add.w	r3, r7, #12
 8001e82:	4619      	mov	r1, r3
 8001e84:	480b      	ldr	r0, [pc, #44]	@ (8001eb4 <MX_GPIO_Init+0xc0>)
 8001e86:	f000 fd19 	bl	80028bc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin PD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|PD2_Pin;
 8001e8a:	2388      	movs	r3, #136	@ 0x88
 8001e8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8e:	2301      	movs	r3, #1
 8001e90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e9a:	f107 030c 	add.w	r3, r7, #12
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4804      	ldr	r0, [pc, #16]	@ (8001eb4 <MX_GPIO_Init+0xc0>)
 8001ea2:	f000 fd0b 	bl	80028bc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001ea6:	bf00      	nop
 8001ea8:	3720      	adds	r7, #32
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	40021000 	.word	0x40021000
 8001eb4:	48000400 	.word	0x48000400

08001eb8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001eb8:	b580      	push	{r7, lr}
 8001eba:	b084      	sub	sp, #16
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
    if (htim == &htim2) {
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	4a68      	ldr	r2, [pc, #416]	@ (8002064 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	f040 80c9 	bne.w	800205c <HAL_TIM_PeriodElapsedCallback+0x1a4>
        // Alternate between radars (you could also use a counter to give equal time)
        static uint8_t current_radar = RADAR_1;

        if (current_radar == RADAR_1) {
 8001eca:	4b67      	ldr	r3, [pc, #412]	@ (8002068 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d15e      	bne.n	8001f90 <HAL_TIM_PeriodElapsedCallback+0xd8>
            // Process Radar 1
            if (acquired_sample_count_radar1 < FFT_BUFFER_SIZE) {
 8001ed2:	4b66      	ldr	r3, [pc, #408]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001ed4:	881b      	ldrh	r3, [r3, #0]
 8001ed6:	2bff      	cmp	r3, #255	@ 0xff
 8001ed8:	d849      	bhi.n	8001f6e <HAL_TIM_PeriodElapsedCallback+0xb6>
                if (bgt60ltr11_get_RAW_data(RADAR_1, &IFI_radar1, &IFQ_radar1) == HAL_OK) {
 8001eda:	4a65      	ldr	r2, [pc, #404]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001edc:	4965      	ldr	r1, [pc, #404]	@ (8002074 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001ede:	2000      	movs	r0, #0
 8001ee0:	f7ff f9a5 	bl	800122e <bgt60ltr11_get_RAW_data>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d13b      	bne.n	8001f62 <HAL_TIM_PeriodElapsedCallback+0xaa>
                    if (IFI_radar1 <= 0x3FC && IFQ_radar1 <= 0x3FC) {
 8001eea:	4b62      	ldr	r3, [pc, #392]	@ (8002074 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001eec:	881b      	ldrh	r3, [r3, #0]
 8001eee:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001ef2:	f200 80a9 	bhi.w	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
 8001ef6:	4b5e      	ldr	r3, [pc, #376]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001ef8:	881b      	ldrh	r3, [r3, #0]
 8001efa:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001efe:	f200 80a3 	bhi.w	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                        active_buffer_radar1[2 * acquired_sample_count_radar1] =  (float32_t)(IFI_radar1 >> 2) / 255.0f;
 8001f02:	4b5c      	ldr	r3, [pc, #368]	@ (8002074 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8001f04:	881b      	ldrh	r3, [r3, #0]
 8001f06:	089b      	lsrs	r3, r3, #2
 8001f08:	b29b      	uxth	r3, r3
 8001f0a:	ee07 3a90 	vmov	s15, r3
 8001f0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f12:	4b59      	ldr	r3, [pc, #356]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f14:	681a      	ldr	r2, [r3, #0]
 8001f16:	4b55      	ldr	r3, [pc, #340]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	00db      	lsls	r3, r3, #3
 8001f1c:	4413      	add	r3, r2
 8001f1e:	eddf 6a57 	vldr	s13, [pc, #348]	@ 800207c <HAL_TIM_PeriodElapsedCallback+0x1c4>
 8001f22:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f26:	edc3 7a00 	vstr	s15, [r3]
                        active_buffer_radar1[2 * acquired_sample_count_radar1 + 1] = (float32_t)(IFQ_radar1 >> 2) / 255.0f;
 8001f2a:	4b51      	ldr	r3, [pc, #324]	@ (8002070 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8001f2c:	881b      	ldrh	r3, [r3, #0]
 8001f2e:	089b      	lsrs	r3, r3, #2
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	ee07 3a90 	vmov	s15, r3
 8001f36:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f3a:	4b4f      	ldr	r3, [pc, #316]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f40:	881b      	ldrh	r3, [r3, #0]
 8001f42:	00db      	lsls	r3, r3, #3
 8001f44:	3304      	adds	r3, #4
 8001f46:	4413      	add	r3, r2
 8001f48:	eddf 6a4c 	vldr	s13, [pc, #304]	@ 800207c <HAL_TIM_PeriodElapsedCallback+0x1c4>
 8001f4c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001f50:	edc3 7a00 	vstr	s15, [r3]
                        acquired_sample_count_radar1++;
 8001f54:	4b45      	ldr	r3, [pc, #276]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	b29a      	uxth	r2, r3
 8001f5c:	4b43      	ldr	r3, [pc, #268]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f5e:	801a      	strh	r2, [r3, #0]
 8001f60:	e072      	b.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                    }
                } else {
                    error_cnt++;
 8001f62:	4b47      	ldr	r3, [pc, #284]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	3301      	adds	r3, #1
 8001f68:	4a45      	ldr	r2, [pc, #276]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8001f6a:	6013      	str	r3, [r2, #0]
 8001f6c:	e06c      	b.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                }
            } else {
                // Buffer full, swap buffers
                float32_t *temp = active_buffer_radar1;
 8001f6e:	4b42      	ldr	r3, [pc, #264]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	60bb      	str	r3, [r7, #8]
                active_buffer_radar1 = processing_buffer_radar1;
 8001f74:	4b43      	ldr	r3, [pc, #268]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a3f      	ldr	r2, [pc, #252]	@ (8002078 <HAL_TIM_PeriodElapsedCallback+0x1c0>)
 8001f7a:	6013      	str	r3, [r2, #0]
                processing_buffer_radar1 = temp;
 8001f7c:	4a41      	ldr	r2, [pc, #260]	@ (8002084 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	6013      	str	r3, [r2, #0]
                data_ready_f_radar1 = 1;
 8001f82:	4b41      	ldr	r3, [pc, #260]	@ (8002088 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8001f84:	2201      	movs	r2, #1
 8001f86:	701a      	strb	r2, [r3, #0]
                acquired_sample_count_radar1 = 0;
 8001f88:	4b38      	ldr	r3, [pc, #224]	@ (800206c <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	801a      	strh	r2, [r3, #0]
 8001f8e:	e05b      	b.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
            }
        } else {
            // Process Radar 2
            if (acquired_sample_count_radar2 < FFT_BUFFER_SIZE) {
 8001f90:	4b3e      	ldr	r3, [pc, #248]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001f92:	881b      	ldrh	r3, [r3, #0]
 8001f94:	2bff      	cmp	r3, #255	@ 0xff
 8001f96:	d847      	bhi.n	8002028 <HAL_TIM_PeriodElapsedCallback+0x170>
                if (bgt60ltr11_get_RAW_data(RADAR_2, &IFI_radar2, &IFQ_radar2) == HAL_OK) {
 8001f98:	4a3d      	ldr	r2, [pc, #244]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001f9a:	493e      	ldr	r1, [pc, #248]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001f9c:	2001      	movs	r0, #1
 8001f9e:	f7ff f946 	bl	800122e <bgt60ltr11_get_RAW_data>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d139      	bne.n	800201c <HAL_TIM_PeriodElapsedCallback+0x164>
                    if (IFI_radar2 <= 0x3FC && IFQ_radar2 <= 0x3FC) {
 8001fa8:	4b3a      	ldr	r3, [pc, #232]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001faa:	881b      	ldrh	r3, [r3, #0]
 8001fac:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001fb0:	d84a      	bhi.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
 8001fb2:	4b37      	ldr	r3, [pc, #220]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001fb4:	881b      	ldrh	r3, [r3, #0]
 8001fb6:	f5b3 7f7f 	cmp.w	r3, #1020	@ 0x3fc
 8001fba:	d845      	bhi.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                        active_buffer_radar2[2 * acquired_sample_count_radar2] = (float32_t)(IFI_radar2 >> 2) / 255.0f;
 8001fbc:	4b35      	ldr	r3, [pc, #212]	@ (8002094 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8001fbe:	881b      	ldrh	r3, [r3, #0]
 8001fc0:	089b      	lsrs	r3, r3, #2
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	ee07 3a90 	vmov	s15, r3
 8001fc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fcc:	4b32      	ldr	r3, [pc, #200]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001fce:	681a      	ldr	r2, [r3, #0]
 8001fd0:	4b2e      	ldr	r3, [pc, #184]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001fd2:	881b      	ldrh	r3, [r3, #0]
 8001fd4:	00db      	lsls	r3, r3, #3
 8001fd6:	4413      	add	r3, r2
 8001fd8:	eddf 6a28 	vldr	s13, [pc, #160]	@ 800207c <HAL_TIM_PeriodElapsedCallback+0x1c4>
 8001fdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fe0:	edc3 7a00 	vstr	s15, [r3]
                        active_buffer_radar2[2 * acquired_sample_count_radar2 + 1] = (float32_t)(IFQ_radar2 >> 2) / 255.0f;
 8001fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8002090 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8001fe6:	881b      	ldrh	r3, [r3, #0]
 8001fe8:	089b      	lsrs	r3, r3, #2
 8001fea:	b29b      	uxth	r3, r3
 8001fec:	ee07 3a90 	vmov	s15, r3
 8001ff0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ff4:	4b28      	ldr	r3, [pc, #160]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8001ff6:	681a      	ldr	r2, [r3, #0]
 8001ff8:	4b24      	ldr	r3, [pc, #144]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	3304      	adds	r3, #4
 8002000:	4413      	add	r3, r2
 8002002:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800207c <HAL_TIM_PeriodElapsedCallback+0x1c4>
 8002006:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800200a:	edc3 7a00 	vstr	s15, [r3]
                        acquired_sample_count_radar2++;
 800200e:	4b1f      	ldr	r3, [pc, #124]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002010:	881b      	ldrh	r3, [r3, #0]
 8002012:	3301      	adds	r3, #1
 8002014:	b29a      	uxth	r2, r3
 8002016:	4b1d      	ldr	r3, [pc, #116]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002018:	801a      	strh	r2, [r3, #0]
 800201a:	e015      	b.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                    }
                } else {
                    error_cnt++;
 800201c:	4b18      	ldr	r3, [pc, #96]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	4a17      	ldr	r2, [pc, #92]	@ (8002080 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 8002024:	6013      	str	r3, [r2, #0]
 8002026:	e00f      	b.n	8002048 <HAL_TIM_PeriodElapsedCallback+0x190>
                }
            } else {
                // Buffer full, swap buffers
                float32_t *temp = active_buffer_radar2;
 8002028:	4b1b      	ldr	r3, [pc, #108]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	60fb      	str	r3, [r7, #12]
                active_buffer_radar2 = processing_buffer_radar2;
 800202e:	4b1b      	ldr	r3, [pc, #108]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a19      	ldr	r2, [pc, #100]	@ (8002098 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002034:	6013      	str	r3, [r2, #0]
                processing_buffer_radar2 = temp;
 8002036:	4a19      	ldr	r2, [pc, #100]	@ (800209c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	6013      	str	r3, [r2, #0]
                data_ready_f_radar2 = 1;
 800203c:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 800203e:	2201      	movs	r2, #1
 8002040:	701a      	strb	r2, [r3, #0]
                acquired_sample_count_radar2 = 0;
 8002042:	4b12      	ldr	r3, [pc, #72]	@ (800208c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 8002044:	2200      	movs	r2, #0
 8002046:	801a      	strh	r2, [r3, #0]
            }
        }

        // Toggle between radars
        current_radar = (current_radar == RADAR_1) ? RADAR_2 : RADAR_1;
 8002048:	4b07      	ldr	r3, [pc, #28]	@ (8002068 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	2b00      	cmp	r3, #0
 800204e:	bf0c      	ite	eq
 8002050:	2301      	moveq	r3, #1
 8002052:	2300      	movne	r3, #0
 8002054:	b2db      	uxtb	r3, r3
 8002056:	461a      	mov	r2, r3
 8002058:	4b03      	ldr	r3, [pc, #12]	@ (8002068 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800205a:	701a      	strb	r2, [r3, #0]
    }
}
 800205c:	bf00      	nop
 800205e:	3710      	adds	r7, #16
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000264 	.word	0x20000264
 8002068:	20002380 	.word	0x20002380
 800206c:	2000133c 	.word	0x2000133c
 8002070:	2000033a 	.word	0x2000033a
 8002074:	20000338 	.word	0x20000338
 8002078:	20000000 	.word	0x20000000
 800207c:	437f0000 	.word	0x437f0000
 8002080:	20002364 	.word	0x20002364
 8002084:	20000004 	.word	0x20000004
 8002088:	2000133e 	.word	0x2000133e
 800208c:	20002350 	.word	0x20002350
 8002090:	2000134e 	.word	0x2000134e
 8002094:	2000134c 	.word	0x2000134c
 8002098:	20000008 	.word	0x20000008
 800209c:	2000000c 	.word	0x2000000c
 80020a0:	20002352 	.word	0x20002352

080020a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020a8:	b672      	cpsid	i
}
 80020aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80020ac:	2108      	movs	r1, #8
 80020ae:	480f      	ldr	r0, [pc, #60]	@ (80020ec <Error_Handler+0x48>)
 80020b0:	f000 fd9e 	bl	8002bf0 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 80020b4:	2032      	movs	r0, #50	@ 0x32
 80020b6:	f000 facb 	bl	8002650 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80020ba:	2108      	movs	r1, #8
 80020bc:	480b      	ldr	r0, [pc, #44]	@ (80020ec <Error_Handler+0x48>)
 80020be:	f000 fd97 	bl	8002bf0 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 80020c2:	2032      	movs	r0, #50	@ 0x32
 80020c4:	f000 fac4 	bl	8002650 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80020c8:	2108      	movs	r1, #8
 80020ca:	4808      	ldr	r0, [pc, #32]	@ (80020ec <Error_Handler+0x48>)
 80020cc:	f000 fd90 	bl	8002bf0 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 80020d0:	2032      	movs	r0, #50	@ 0x32
 80020d2:	f000 fabd 	bl	8002650 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80020d6:	2108      	movs	r1, #8
 80020d8:	4804      	ldr	r0, [pc, #16]	@ (80020ec <Error_Handler+0x48>)
 80020da:	f000 fd89 	bl	8002bf0 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);  // Longer pause between double-blinks
 80020de:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80020e2:	f000 fab5 	bl	8002650 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80020e6:	bf00      	nop
 80020e8:	e7e0      	b.n	80020ac <Error_Handler+0x8>
 80020ea:	bf00      	nop
 80020ec:	48000400 	.word	0x48000400

080020f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	b083      	sub	sp, #12
 80020f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002134 <HAL_MspInit+0x44>)
 80020f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80020fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002134 <HAL_MspInit+0x44>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6613      	str	r3, [r2, #96]	@ 0x60
 8002102:	4b0c      	ldr	r3, [pc, #48]	@ (8002134 <HAL_MspInit+0x44>)
 8002104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	607b      	str	r3, [r7, #4]
 800210c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800210e:	4b09      	ldr	r3, [pc, #36]	@ (8002134 <HAL_MspInit+0x44>)
 8002110:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002112:	4a08      	ldr	r2, [pc, #32]	@ (8002134 <HAL_MspInit+0x44>)
 8002114:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002118:	6593      	str	r3, [r2, #88]	@ 0x58
 800211a:	4b06      	ldr	r3, [pc, #24]	@ (8002134 <HAL_MspInit+0x44>)
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002122:	603b      	str	r3, [r7, #0]
 8002124:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	40021000 	.word	0x40021000

08002138 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08a      	sub	sp, #40	@ 0x28
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002140:	f107 0314 	add.w	r3, r7, #20
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]
 8002148:	605a      	str	r2, [r3, #4]
 800214a:	609a      	str	r2, [r3, #8]
 800214c:	60da      	str	r2, [r3, #12]
 800214e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a25      	ldr	r2, [pc, #148]	@ (80021ec <HAL_SPI_MspInit+0xb4>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d144      	bne.n	80021e4 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800215a:	4b25      	ldr	r3, [pc, #148]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 800215c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800215e:	4a24      	ldr	r2, [pc, #144]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002160:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002164:	6613      	str	r3, [r2, #96]	@ 0x60
 8002166:	4b22      	ldr	r3, [pc, #136]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002168:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800216a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800216e:	613b      	str	r3, [r7, #16]
 8002170:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002172:	4b1f      	ldr	r3, [pc, #124]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002176:	4a1e      	ldr	r2, [pc, #120]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800217e:	4b1c      	ldr	r3, [pc, #112]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002180:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002182:	f003 0301 	and.w	r3, r3, #1
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800218a:	4b19      	ldr	r3, [pc, #100]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800218e:	4a18      	ldr	r2, [pc, #96]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002190:	f043 0302 	orr.w	r3, r3, #2
 8002194:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002196:	4b16      	ldr	r3, [pc, #88]	@ (80021f0 <HAL_SPI_MspInit+0xb8>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800219a:	f003 0302 	and.w	r3, r3, #2
 800219e:	60bb      	str	r3, [r7, #8]
 80021a0:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PB4 (NJTRST)     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_7;
 80021a2:	2382      	movs	r3, #130	@ 0x82
 80021a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021b2:	2305      	movs	r3, #5
 80021b4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c0:	f000 fb7c 	bl	80028bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80021c4:	2310      	movs	r3, #16
 80021c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c8:	2302      	movs	r3, #2
 80021ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d0:	2303      	movs	r3, #3
 80021d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80021d4:	2305      	movs	r3, #5
 80021d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021d8:	f107 0314 	add.w	r3, r7, #20
 80021dc:	4619      	mov	r1, r3
 80021de:	4805      	ldr	r0, [pc, #20]	@ (80021f4 <HAL_SPI_MspInit+0xbc>)
 80021e0:	f000 fb6c 	bl	80028bc <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 80021e4:	bf00      	nop
 80021e6:	3728      	adds	r7, #40	@ 0x28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40013000 	.word	0x40013000
 80021f0:	40021000 	.word	0x40021000
 80021f4:	48000400 	.word	0x48000400

080021f8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b084      	sub	sp, #16
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002208:	d113      	bne.n	8002232 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800220a:	4b0c      	ldr	r3, [pc, #48]	@ (800223c <HAL_TIM_Base_MspInit+0x44>)
 800220c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800220e:	4a0b      	ldr	r2, [pc, #44]	@ (800223c <HAL_TIM_Base_MspInit+0x44>)
 8002210:	f043 0301 	orr.w	r3, r3, #1
 8002214:	6593      	str	r3, [r2, #88]	@ 0x58
 8002216:	4b09      	ldr	r3, [pc, #36]	@ (800223c <HAL_TIM_Base_MspInit+0x44>)
 8002218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221a:	f003 0301 	and.w	r3, r3, #1
 800221e:	60fb      	str	r3, [r7, #12]
 8002220:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002222:	2200      	movs	r2, #0
 8002224:	2100      	movs	r1, #0
 8002226:	201c      	movs	r0, #28
 8002228:	f000 fb11 	bl	800284e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800222c:	201c      	movs	r0, #28
 800222e:	f000 fb2a 	bl	8002886 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	40021000 	.word	0x40021000

08002240 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b09e      	sub	sp, #120	@ 0x78
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002258:	f107 0310 	add.w	r3, r7, #16
 800225c:	2254      	movs	r2, #84	@ 0x54
 800225e:	2100      	movs	r1, #0
 8002260:	4618      	mov	r0, r3
 8002262:	f005 f959 	bl	8007518 <memset>
  if(huart->Instance==USART2)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	4a1f      	ldr	r2, [pc, #124]	@ (80022e8 <HAL_UART_MspInit+0xa8>)
 800226c:	4293      	cmp	r3, r2
 800226e:	d136      	bne.n	80022de <HAL_UART_MspInit+0x9e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002270:	2302      	movs	r3, #2
 8002272:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002274:	2300      	movs	r3, #0
 8002276:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002278:	f107 0310 	add.w	r3, r7, #16
 800227c:	4618      	mov	r0, r3
 800227e:	f001 fb6d 	bl	800395c <HAL_RCCEx_PeriphCLKConfig>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002288:	f7ff ff0c 	bl	80020a4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800228c:	4b17      	ldr	r3, [pc, #92]	@ (80022ec <HAL_UART_MspInit+0xac>)
 800228e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002290:	4a16      	ldr	r2, [pc, #88]	@ (80022ec <HAL_UART_MspInit+0xac>)
 8002292:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002296:	6593      	str	r3, [r2, #88]	@ 0x58
 8002298:	4b14      	ldr	r3, [pc, #80]	@ (80022ec <HAL_UART_MspInit+0xac>)
 800229a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800229c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022a0:	60fb      	str	r3, [r7, #12]
 80022a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022a4:	4b11      	ldr	r3, [pc, #68]	@ (80022ec <HAL_UART_MspInit+0xac>)
 80022a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a8:	4a10      	ldr	r2, [pc, #64]	@ (80022ec <HAL_UART_MspInit+0xac>)
 80022aa:	f043 0301 	orr.w	r3, r3, #1
 80022ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80022b0:	4b0e      	ldr	r3, [pc, #56]	@ (80022ec <HAL_UART_MspInit+0xac>)
 80022b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022b4:	f003 0301 	and.w	r3, r3, #1
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80022bc:	230c      	movs	r3, #12
 80022be:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022c0:	2302      	movs	r3, #2
 80022c2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80022cc:	2307      	movs	r3, #7
 80022ce:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022d0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022d4:	4619      	mov	r1, r3
 80022d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80022da:	f000 faef 	bl	80028bc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80022de:	bf00      	nop
 80022e0:	3778      	adds	r7, #120	@ 0x78
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40004400 	.word	0x40004400
 80022ec:	40021000 	.word	0x40021000

080022f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80022f4:	bf00      	nop
 80022f6:	e7fd      	b.n	80022f4 <NMI_Handler+0x4>

080022f8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80022fc:	bf00      	nop
 80022fe:	e7fd      	b.n	80022fc <HardFault_Handler+0x4>

08002300 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002304:	bf00      	nop
 8002306:	e7fd      	b.n	8002304 <MemManage_Handler+0x4>

08002308 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800230c:	bf00      	nop
 800230e:	e7fd      	b.n	800230c <BusFault_Handler+0x4>

08002310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002314:	bf00      	nop
 8002316:	e7fd      	b.n	8002314 <UsageFault_Handler+0x4>

08002318 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002346:	f000 f963 	bl	8002610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800234a:	bf00      	nop
 800234c:	bd80      	pop	{r7, pc}
	...

08002350 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002354:	4802      	ldr	r0, [pc, #8]	@ (8002360 <TIM2_IRQHandler+0x10>)
 8002356:	f002 fc31 	bl	8004bbc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800235a:	bf00      	nop
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20000264 	.word	0x20000264

08002364 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002364:	b480      	push	{r7}
 8002366:	af00      	add	r7, sp, #0
  return 1;
 8002368:	2301      	movs	r3, #1
}
 800236a:	4618      	mov	r0, r3
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <_kill>:

int _kill(int pid, int sig)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
 800237c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800237e:	f005 f8d7 	bl	8007530 <__errno>
 8002382:	4603      	mov	r3, r0
 8002384:	2216      	movs	r2, #22
 8002386:	601a      	str	r2, [r3, #0]
  return -1;
 8002388:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800238c:	4618      	mov	r0, r3
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}

08002394 <_exit>:

void _exit (int status)
{
 8002394:	b580      	push	{r7, lr}
 8002396:	b082      	sub	sp, #8
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800239c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80023a0:	6878      	ldr	r0, [r7, #4]
 80023a2:	f7ff ffe7 	bl	8002374 <_kill>
  while (1) {}    /* Make sure we hang here */
 80023a6:	bf00      	nop
 80023a8:	e7fd      	b.n	80023a6 <_exit+0x12>

080023aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b086      	sub	sp, #24
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	60f8      	str	r0, [r7, #12]
 80023b2:	60b9      	str	r1, [r7, #8]
 80023b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023b6:	2300      	movs	r3, #0
 80023b8:	617b      	str	r3, [r7, #20]
 80023ba:	e00a      	b.n	80023d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80023bc:	f3af 8000 	nop.w
 80023c0:	4601      	mov	r1, r0
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	1c5a      	adds	r2, r3, #1
 80023c6:	60ba      	str	r2, [r7, #8]
 80023c8:	b2ca      	uxtb	r2, r1
 80023ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023cc:	697b      	ldr	r3, [r7, #20]
 80023ce:	3301      	adds	r3, #1
 80023d0:	617b      	str	r3, [r7, #20]
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	dbf0      	blt.n	80023bc <_read+0x12>
  }

  return len;
 80023da:	687b      	ldr	r3, [r7, #4]
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3718      	adds	r7, #24
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b086      	sub	sp, #24
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023f0:	2300      	movs	r3, #0
 80023f2:	617b      	str	r3, [r7, #20]
 80023f4:	e009      	b.n	800240a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	1c5a      	adds	r2, r3, #1
 80023fa:	60ba      	str	r2, [r7, #8]
 80023fc:	781b      	ldrb	r3, [r3, #0]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff faee 	bl	80019e0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	3301      	adds	r3, #1
 8002408:	617b      	str	r3, [r7, #20]
 800240a:	697a      	ldr	r2, [r7, #20]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	429a      	cmp	r2, r3
 8002410:	dbf1      	blt.n	80023f6 <_write+0x12>
  }
  return len;
 8002412:	687b      	ldr	r3, [r7, #4]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3718      	adds	r7, #24
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}

0800241c <_close>:

int _close(int file)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002424:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002428:	4618      	mov	r0, r3
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr

08002434 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002444:	605a      	str	r2, [r3, #4]
  return 0;
 8002446:	2300      	movs	r3, #0
}
 8002448:	4618      	mov	r0, r3
 800244a:	370c      	adds	r7, #12
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <_isatty>:

int _isatty(int file)
{
 8002454:	b480      	push	{r7}
 8002456:	b083      	sub	sp, #12
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800245c:	2301      	movs	r3, #1
}
 800245e:	4618      	mov	r0, r3
 8002460:	370c      	adds	r7, #12
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr

0800246a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800246a:	b480      	push	{r7}
 800246c:	b085      	sub	sp, #20
 800246e:	af00      	add	r7, sp, #0
 8002470:	60f8      	str	r0, [r7, #12]
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002476:	2300      	movs	r3, #0
}
 8002478:	4618      	mov	r0, r3
 800247a:	3714      	adds	r7, #20
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	b086      	sub	sp, #24
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800248c:	4a14      	ldr	r2, [pc, #80]	@ (80024e0 <_sbrk+0x5c>)
 800248e:	4b15      	ldr	r3, [pc, #84]	@ (80024e4 <_sbrk+0x60>)
 8002490:	1ad3      	subs	r3, r2, r3
 8002492:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002494:	697b      	ldr	r3, [r7, #20]
 8002496:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002498:	4b13      	ldr	r3, [pc, #76]	@ (80024e8 <_sbrk+0x64>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d102      	bne.n	80024a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a0:	4b11      	ldr	r3, [pc, #68]	@ (80024e8 <_sbrk+0x64>)
 80024a2:	4a12      	ldr	r2, [pc, #72]	@ (80024ec <_sbrk+0x68>)
 80024a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024a6:	4b10      	ldr	r3, [pc, #64]	@ (80024e8 <_sbrk+0x64>)
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	4413      	add	r3, r2
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d207      	bcs.n	80024c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024b4:	f005 f83c 	bl	8007530 <__errno>
 80024b8:	4603      	mov	r3, r0
 80024ba:	220c      	movs	r2, #12
 80024bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024c2:	e009      	b.n	80024d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024c4:	4b08      	ldr	r3, [pc, #32]	@ (80024e8 <_sbrk+0x64>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024ca:	4b07      	ldr	r3, [pc, #28]	@ (80024e8 <_sbrk+0x64>)
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	4413      	add	r3, r2
 80024d2:	4a05      	ldr	r2, [pc, #20]	@ (80024e8 <_sbrk+0x64>)
 80024d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024d6:	68fb      	ldr	r3, [r7, #12]
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}
 80024e0:	2000c000 	.word	0x2000c000
 80024e4:	00000400 	.word	0x00000400
 80024e8:	20002384 	.word	0x20002384
 80024ec:	200024d8 	.word	0x200024d8

080024f0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80024f0:	b480      	push	{r7}
 80024f2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80024f4:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <SystemInit+0x20>)
 80024f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80024fa:	4a05      	ldr	r2, [pc, #20]	@ (8002510 <SystemInit+0x20>)
 80024fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002500:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002504:	bf00      	nop
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	e000ed00 	.word	0xe000ed00

08002514 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002514:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800254c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002518:	f7ff ffea 	bl	80024f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800251c:	480c      	ldr	r0, [pc, #48]	@ (8002550 <LoopForever+0x6>)
  ldr r1, =_edata
 800251e:	490d      	ldr	r1, [pc, #52]	@ (8002554 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002520:	4a0d      	ldr	r2, [pc, #52]	@ (8002558 <LoopForever+0xe>)
  movs r3, #0
 8002522:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002524:	e002      	b.n	800252c <LoopCopyDataInit>

08002526 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002526:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002528:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800252a:	3304      	adds	r3, #4

0800252c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800252c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800252e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002530:	d3f9      	bcc.n	8002526 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002532:	4a0a      	ldr	r2, [pc, #40]	@ (800255c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002534:	4c0a      	ldr	r4, [pc, #40]	@ (8002560 <LoopForever+0x16>)
  movs r3, #0
 8002536:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002538:	e001      	b.n	800253e <LoopFillZerobss>

0800253a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800253a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800253c:	3204      	adds	r2, #4

0800253e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800253e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002540:	d3fb      	bcc.n	800253a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002542:	f004 fffb 	bl	800753c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002546:	f7ff fa5d 	bl	8001a04 <main>

0800254a <LoopForever>:

LoopForever:
    b LoopForever
 800254a:	e7fe      	b.n	800254a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800254c:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 8002550:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002554:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002558:	0800a600 	.word	0x0800a600
  ldr r2, =_sbss
 800255c:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002560:	200024d8 	.word	0x200024d8

08002564 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002564:	e7fe      	b.n	8002564 <ADC1_IRQHandler>

08002566 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800256c:	2300      	movs	r3, #0
 800256e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002570:	2003      	movs	r0, #3
 8002572:	f000 f961 	bl	8002838 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002576:	200f      	movs	r0, #15
 8002578:	f000 f80e 	bl	8002598 <HAL_InitTick>
 800257c:	4603      	mov	r3, r0
 800257e:	2b00      	cmp	r3, #0
 8002580:	d002      	beq.n	8002588 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	71fb      	strb	r3, [r7, #7]
 8002586:	e001      	b.n	800258c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002588:	f7ff fdb2 	bl	80020f0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800258c:	79fb      	ldrb	r3, [r7, #7]
}
 800258e:	4618      	mov	r0, r3
 8002590:	3708      	adds	r7, #8
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
	...

08002598 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b084      	sub	sp, #16
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80025a0:	2300      	movs	r3, #0
 80025a2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80025a4:	4b17      	ldr	r3, [pc, #92]	@ (8002604 <HAL_InitTick+0x6c>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d023      	beq.n	80025f4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80025ac:	4b16      	ldr	r3, [pc, #88]	@ (8002608 <HAL_InitTick+0x70>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4b14      	ldr	r3, [pc, #80]	@ (8002604 <HAL_InitTick+0x6c>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	4619      	mov	r1, r3
 80025b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80025be:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 f96d 	bl	80028a2 <HAL_SYSTICK_Config>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d10f      	bne.n	80025ee <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b0f      	cmp	r3, #15
 80025d2:	d809      	bhi.n	80025e8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025d4:	2200      	movs	r2, #0
 80025d6:	6879      	ldr	r1, [r7, #4]
 80025d8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80025dc:	f000 f937 	bl	800284e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80025e0:	4a0a      	ldr	r2, [pc, #40]	@ (800260c <HAL_InitTick+0x74>)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6013      	str	r3, [r2, #0]
 80025e6:	e007      	b.n	80025f8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
 80025ec:	e004      	b.n	80025f8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
 80025f0:	73fb      	strb	r3, [r7, #15]
 80025f2:	e001      	b.n	80025f8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80025f4:	2301      	movs	r3, #1
 80025f6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80025f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3710      	adds	r7, #16
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000018 	.word	0x20000018
 8002608:	20000010 	.word	0x20000010
 800260c:	20000014 	.word	0x20000014

08002610 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002614:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <HAL_IncTick+0x20>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	461a      	mov	r2, r3
 800261a:	4b06      	ldr	r3, [pc, #24]	@ (8002634 <HAL_IncTick+0x24>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4413      	add	r3, r2
 8002620:	4a04      	ldr	r2, [pc, #16]	@ (8002634 <HAL_IncTick+0x24>)
 8002622:	6013      	str	r3, [r2, #0]
}
 8002624:	bf00      	nop
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000018 	.word	0x20000018
 8002634:	20002388 	.word	0x20002388

08002638 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return uwTick;
 800263c:	4b03      	ldr	r3, [pc, #12]	@ (800264c <HAL_GetTick+0x14>)
 800263e:	681b      	ldr	r3, [r3, #0]
}
 8002640:	4618      	mov	r0, r3
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	20002388 	.word	0x20002388

08002650 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002658:	f7ff ffee 	bl	8002638 <HAL_GetTick>
 800265c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002668:	d005      	beq.n	8002676 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800266a:	4b0a      	ldr	r3, [pc, #40]	@ (8002694 <HAL_Delay+0x44>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	461a      	mov	r2, r3
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	4413      	add	r3, r2
 8002674:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002676:	bf00      	nop
 8002678:	f7ff ffde 	bl	8002638 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	68fa      	ldr	r2, [r7, #12]
 8002684:	429a      	cmp	r2, r3
 8002686:	d8f7      	bhi.n	8002678 <HAL_Delay+0x28>
  {
  }
}
 8002688:	bf00      	nop
 800268a:	bf00      	nop
 800268c:	3710      	adds	r7, #16
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000018 	.word	0x20000018

08002698 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002698:	b480      	push	{r7}
 800269a:	b085      	sub	sp, #20
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026a8:	4b0c      	ldr	r3, [pc, #48]	@ (80026dc <__NVIC_SetPriorityGrouping+0x44>)
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ae:	68ba      	ldr	r2, [r7, #8]
 80026b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026b4:	4013      	ands	r3, r2
 80026b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80026c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026ca:	4a04      	ldr	r2, [pc, #16]	@ (80026dc <__NVIC_SetPriorityGrouping+0x44>)
 80026cc:	68bb      	ldr	r3, [r7, #8]
 80026ce:	60d3      	str	r3, [r2, #12]
}
 80026d0:	bf00      	nop
 80026d2:	3714      	adds	r7, #20
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr
 80026dc:	e000ed00 	.word	0xe000ed00

080026e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026e0:	b480      	push	{r7}
 80026e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026e4:	4b04      	ldr	r3, [pc, #16]	@ (80026f8 <__NVIC_GetPriorityGrouping+0x18>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	0a1b      	lsrs	r3, r3, #8
 80026ea:	f003 0307 	and.w	r3, r3, #7
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000ed00 	.word	0xe000ed00

080026fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	4603      	mov	r3, r0
 8002704:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270a:	2b00      	cmp	r3, #0
 800270c:	db0b      	blt.n	8002726 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800270e:	79fb      	ldrb	r3, [r7, #7]
 8002710:	f003 021f 	and.w	r2, r3, #31
 8002714:	4907      	ldr	r1, [pc, #28]	@ (8002734 <__NVIC_EnableIRQ+0x38>)
 8002716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800271a:	095b      	lsrs	r3, r3, #5
 800271c:	2001      	movs	r0, #1
 800271e:	fa00 f202 	lsl.w	r2, r0, r2
 8002722:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002726:	bf00      	nop
 8002728:	370c      	adds	r7, #12
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000e100 	.word	0xe000e100

08002738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002748:	2b00      	cmp	r3, #0
 800274a:	db0a      	blt.n	8002762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	b2da      	uxtb	r2, r3
 8002750:	490c      	ldr	r1, [pc, #48]	@ (8002784 <__NVIC_SetPriority+0x4c>)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	440b      	add	r3, r1
 800275c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002760:	e00a      	b.n	8002778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	4908      	ldr	r1, [pc, #32]	@ (8002788 <__NVIC_SetPriority+0x50>)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	3b04      	subs	r3, #4
 8002770:	0112      	lsls	r2, r2, #4
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	440b      	add	r3, r1
 8002776:	761a      	strb	r2, [r3, #24]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	e000e100 	.word	0xe000e100
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278c:	b480      	push	{r7}
 800278e:	b089      	sub	sp, #36	@ 0x24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f1c3 0307 	rsb	r3, r3, #7
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	bf28      	it	cs
 80027aa:	2304      	movcs	r3, #4
 80027ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2b06      	cmp	r3, #6
 80027b4:	d902      	bls.n	80027bc <NVIC_EncodePriority+0x30>
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3b03      	subs	r3, #3
 80027ba:	e000      	b.n	80027be <NVIC_EncodePriority+0x32>
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43da      	mvns	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	401a      	ands	r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43d9      	mvns	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	4313      	orrs	r3, r2
         );
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f0:	4770      	bx	lr
	...

080027f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	3b01      	subs	r3, #1
 8002800:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002804:	d301      	bcc.n	800280a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002806:	2301      	movs	r3, #1
 8002808:	e00f      	b.n	800282a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800280a:	4a0a      	ldr	r2, [pc, #40]	@ (8002834 <SysTick_Config+0x40>)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	3b01      	subs	r3, #1
 8002810:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002812:	210f      	movs	r1, #15
 8002814:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002818:	f7ff ff8e 	bl	8002738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800281c:	4b05      	ldr	r3, [pc, #20]	@ (8002834 <SysTick_Config+0x40>)
 800281e:	2200      	movs	r2, #0
 8002820:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002822:	4b04      	ldr	r3, [pc, #16]	@ (8002834 <SysTick_Config+0x40>)
 8002824:	2207      	movs	r2, #7
 8002826:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002828:	2300      	movs	r3, #0
}
 800282a:	4618      	mov	r0, r3
 800282c:	3708      	adds	r7, #8
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	e000e010 	.word	0xe000e010

08002838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b082      	sub	sp, #8
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002840:	6878      	ldr	r0, [r7, #4]
 8002842:	f7ff ff29 	bl	8002698 <__NVIC_SetPriorityGrouping>
}
 8002846:	bf00      	nop
 8002848:	3708      	adds	r7, #8
 800284a:	46bd      	mov	sp, r7
 800284c:	bd80      	pop	{r7, pc}

0800284e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800284e:	b580      	push	{r7, lr}
 8002850:	b086      	sub	sp, #24
 8002852:	af00      	add	r7, sp, #0
 8002854:	4603      	mov	r3, r0
 8002856:	60b9      	str	r1, [r7, #8]
 8002858:	607a      	str	r2, [r7, #4]
 800285a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800285c:	2300      	movs	r3, #0
 800285e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002860:	f7ff ff3e 	bl	80026e0 <__NVIC_GetPriorityGrouping>
 8002864:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	68b9      	ldr	r1, [r7, #8]
 800286a:	6978      	ldr	r0, [r7, #20]
 800286c:	f7ff ff8e 	bl	800278c <NVIC_EncodePriority>
 8002870:	4602      	mov	r2, r0
 8002872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002876:	4611      	mov	r1, r2
 8002878:	4618      	mov	r0, r3
 800287a:	f7ff ff5d 	bl	8002738 <__NVIC_SetPriority>
}
 800287e:	bf00      	nop
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b082      	sub	sp, #8
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff ff31 	bl	80026fc <__NVIC_EnableIRQ>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b082      	sub	sp, #8
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7ff ffa2 	bl	80027f4 <SysTick_Config>
 80028b0:	4603      	mov	r3, r0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3708      	adds	r7, #8
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
	...

080028bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028bc:	b480      	push	{r7}
 80028be:	b087      	sub	sp, #28
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	6078      	str	r0, [r7, #4]
 80028c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028c6:	2300      	movs	r3, #0
 80028c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ca:	e148      	b.n	8002b5e <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	681a      	ldr	r2, [r3, #0]
 80028d0:	2101      	movs	r1, #1
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	fa01 f303 	lsl.w	r3, r1, r3
 80028d8:	4013      	ands	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2b00      	cmp	r3, #0
 80028e0:	f000 813a 	beq.w	8002b58 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	f003 0303 	and.w	r3, r3, #3
 80028ec:	2b01      	cmp	r3, #1
 80028ee:	d005      	beq.n	80028fc <HAL_GPIO_Init+0x40>
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	f003 0303 	and.w	r3, r3, #3
 80028f8:	2b02      	cmp	r3, #2
 80028fa:	d130      	bne.n	800295e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	005b      	lsls	r3, r3, #1
 8002906:	2203      	movs	r2, #3
 8002908:	fa02 f303 	lsl.w	r3, r2, r3
 800290c:	43db      	mvns	r3, r3
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	4013      	ands	r3, r2
 8002912:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	68da      	ldr	r2, [r3, #12]
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	693a      	ldr	r2, [r7, #16]
 8002922:	4313      	orrs	r3, r2
 8002924:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	693a      	ldr	r2, [r7, #16]
 800292a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	685b      	ldr	r3, [r3, #4]
 8002930:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002932:	2201      	movs	r2, #1
 8002934:	697b      	ldr	r3, [r7, #20]
 8002936:	fa02 f303 	lsl.w	r3, r2, r3
 800293a:	43db      	mvns	r3, r3
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	4013      	ands	r3, r2
 8002940:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	091b      	lsrs	r3, r3, #4
 8002948:	f003 0201 	and.w	r2, r3, #1
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	693a      	ldr	r2, [r7, #16]
 8002954:	4313      	orrs	r3, r2
 8002956:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	693a      	ldr	r2, [r7, #16]
 800295c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	2b03      	cmp	r3, #3
 8002968:	d017      	beq.n	800299a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	005b      	lsls	r3, r3, #1
 8002974:	2203      	movs	r2, #3
 8002976:	fa02 f303 	lsl.w	r3, r2, r3
 800297a:	43db      	mvns	r3, r3
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	4013      	ands	r3, r2
 8002980:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	689a      	ldr	r2, [r3, #8]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	693a      	ldr	r2, [r7, #16]
 8002998:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f003 0303 	and.w	r3, r3, #3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d123      	bne.n	80029ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	08da      	lsrs	r2, r3, #3
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	3208      	adds	r2, #8
 80029ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f003 0307 	and.w	r3, r3, #7
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	220f      	movs	r2, #15
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	43db      	mvns	r3, r3
 80029c4:	693a      	ldr	r2, [r7, #16]
 80029c6:	4013      	ands	r3, r2
 80029c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 0307 	and.w	r3, r3, #7
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	fa02 f303 	lsl.w	r3, r2, r3
 80029da:	693a      	ldr	r2, [r7, #16]
 80029dc:	4313      	orrs	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	08da      	lsrs	r2, r3, #3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	3208      	adds	r2, #8
 80029e8:	6939      	ldr	r1, [r7, #16]
 80029ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029f4:	697b      	ldr	r3, [r7, #20]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	2203      	movs	r2, #3
 80029fa:	fa02 f303 	lsl.w	r3, r2, r3
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f003 0203 	and.w	r2, r3, #3
 8002a0e:	697b      	ldr	r3, [r7, #20]
 8002a10:	005b      	lsls	r3, r3, #1
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	693a      	ldr	r2, [r7, #16]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	693a      	ldr	r2, [r7, #16]
 8002a20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	f000 8094 	beq.w	8002b58 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a30:	4b52      	ldr	r3, [pc, #328]	@ (8002b7c <HAL_GPIO_Init+0x2c0>)
 8002a32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a34:	4a51      	ldr	r2, [pc, #324]	@ (8002b7c <HAL_GPIO_Init+0x2c0>)
 8002a36:	f043 0301 	orr.w	r3, r3, #1
 8002a3a:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a3c:	4b4f      	ldr	r3, [pc, #316]	@ (8002b7c <HAL_GPIO_Init+0x2c0>)
 8002a3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a40:	f003 0301 	and.w	r3, r3, #1
 8002a44:	60bb      	str	r3, [r7, #8]
 8002a46:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a48:	4a4d      	ldr	r2, [pc, #308]	@ (8002b80 <HAL_GPIO_Init+0x2c4>)
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	089b      	lsrs	r3, r3, #2
 8002a4e:	3302      	adds	r3, #2
 8002a50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a54:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f003 0303 	and.w	r3, r3, #3
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	220f      	movs	r2, #15
 8002a60:	fa02 f303 	lsl.w	r3, r2, r3
 8002a64:	43db      	mvns	r3, r3
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002a72:	d00d      	beq.n	8002a90 <HAL_GPIO_Init+0x1d4>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	4a43      	ldr	r2, [pc, #268]	@ (8002b84 <HAL_GPIO_Init+0x2c8>)
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d007      	beq.n	8002a8c <HAL_GPIO_Init+0x1d0>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	4a42      	ldr	r2, [pc, #264]	@ (8002b88 <HAL_GPIO_Init+0x2cc>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d101      	bne.n	8002a88 <HAL_GPIO_Init+0x1cc>
 8002a84:	2302      	movs	r3, #2
 8002a86:	e004      	b.n	8002a92 <HAL_GPIO_Init+0x1d6>
 8002a88:	2307      	movs	r3, #7
 8002a8a:	e002      	b.n	8002a92 <HAL_GPIO_Init+0x1d6>
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	e000      	b.n	8002a92 <HAL_GPIO_Init+0x1d6>
 8002a90:	2300      	movs	r3, #0
 8002a92:	697a      	ldr	r2, [r7, #20]
 8002a94:	f002 0203 	and.w	r2, r2, #3
 8002a98:	0092      	lsls	r2, r2, #2
 8002a9a:	4093      	lsls	r3, r2
 8002a9c:	693a      	ldr	r2, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002aa2:	4937      	ldr	r1, [pc, #220]	@ (8002b80 <HAL_GPIO_Init+0x2c4>)
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	089b      	lsrs	r3, r3, #2
 8002aa8:	3302      	adds	r3, #2
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002ab0:	4b36      	ldr	r3, [pc, #216]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d003      	beq.n	8002ad4 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002acc:	693a      	ldr	r2, [r7, #16]
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	4313      	orrs	r3, r2
 8002ad2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ad4:	4a2d      	ldr	r2, [pc, #180]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002ad6:	693b      	ldr	r3, [r7, #16]
 8002ad8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002ada:	4b2c      	ldr	r3, [pc, #176]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	43db      	mvns	r3, r3
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002af6:	693a      	ldr	r2, [r7, #16]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	4313      	orrs	r3, r2
 8002afc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002afe:	4a23      	ldr	r2, [pc, #140]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002b00:	693b      	ldr	r3, [r7, #16]
 8002b02:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b04:	4b21      	ldr	r3, [pc, #132]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	4013      	ands	r3, r2
 8002b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d003      	beq.n	8002b28 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b28:	4a18      	ldr	r2, [pc, #96]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b2e:	4b17      	ldr	r3, [pc, #92]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b52:	4a0e      	ldr	r2, [pc, #56]	@ (8002b8c <HAL_GPIO_Init+0x2d0>)
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	681a      	ldr	r2, [r3, #0]
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	fa22 f303 	lsr.w	r3, r2, r3
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f47f aeaf 	bne.w	80028cc <HAL_GPIO_Init+0x10>
  }
}
 8002b6e:	bf00      	nop
 8002b70:	bf00      	nop
 8002b72:	371c      	adds	r7, #28
 8002b74:	46bd      	mov	sp, r7
 8002b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b7a:	4770      	bx	lr
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40010000 	.word	0x40010000
 8002b84:	48000400 	.word	0x48000400
 8002b88:	48000800 	.word	0x48000800
 8002b8c:	40010400 	.word	0x40010400

08002b90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
 8002b98:	460b      	mov	r3, r1
 8002b9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	691a      	ldr	r2, [r3, #16]
 8002ba0:	887b      	ldrh	r3, [r7, #2]
 8002ba2:	4013      	ands	r3, r2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d002      	beq.n	8002bae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	73fb      	strb	r3, [r7, #15]
 8002bac:	e001      	b.n	8002bb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002bb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3714      	adds	r7, #20
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbe:	4770      	bx	lr

08002bc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b083      	sub	sp, #12
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	807b      	strh	r3, [r7, #2]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bd0:	787b      	ldrb	r3, [r7, #1]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bd6:	887a      	ldrh	r2, [r7, #2]
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002bdc:	e002      	b.n	8002be4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002bde:	887a      	ldrh	r2, [r7, #2]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002be4:	bf00      	nop
 8002be6:	370c      	adds	r7, #12
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr

08002bf0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	b085      	sub	sp, #20
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
 8002bf8:	460b      	mov	r3, r1
 8002bfa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	695b      	ldr	r3, [r3, #20]
 8002c00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	4013      	ands	r3, r2
 8002c08:	041a      	lsls	r2, r3, #16
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	43d9      	mvns	r1, r3
 8002c0e:	887b      	ldrh	r3, [r7, #2]
 8002c10:	400b      	ands	r3, r1
 8002c12:	431a      	orrs	r2, r3
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	619a      	str	r2, [r3, #24]
}
 8002c18:	bf00      	nop
 8002c1a:	3714      	adds	r7, #20
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002c28:	4b04      	ldr	r3, [pc, #16]	@ (8002c3c <HAL_PWREx_GetVoltageRange+0x18>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	46bd      	mov	sp, r7
 8002c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c38:	4770      	bx	lr
 8002c3a:	bf00      	nop
 8002c3c:	40007000 	.word	0x40007000

08002c40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b085      	sub	sp, #20
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c4e:	d130      	bne.n	8002cb2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002c50:	4b23      	ldr	r3, [pc, #140]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002c58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c5c:	d038      	beq.n	8002cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002c5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002c66:	4a1e      	ldr	r2, [pc, #120]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002c6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002c6e:	4b1d      	ldr	r3, [pc, #116]	@ (8002ce4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	2232      	movs	r2, #50	@ 0x32
 8002c74:	fb02 f303 	mul.w	r3, r2, r3
 8002c78:	4a1b      	ldr	r2, [pc, #108]	@ (8002ce8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c7e:	0c9b      	lsrs	r3, r3, #18
 8002c80:	3301      	adds	r3, #1
 8002c82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c84:	e002      	b.n	8002c8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	3b01      	subs	r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002c8c:	4b14      	ldr	r3, [pc, #80]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002c8e:	695b      	ldr	r3, [r3, #20]
 8002c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002c98:	d102      	bne.n	8002ca0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d1f2      	bne.n	8002c86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002ca0:	4b0f      	ldr	r3, [pc, #60]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002ca2:	695b      	ldr	r3, [r3, #20]
 8002ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ca8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cac:	d110      	bne.n	8002cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e00f      	b.n	8002cd2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002cba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002cbe:	d007      	beq.n	8002cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002cc0:	4b07      	ldr	r3, [pc, #28]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002cc8:	4a05      	ldr	r2, [pc, #20]	@ (8002ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002cca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002cce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002cd0:	2300      	movs	r3, #0
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3714      	adds	r7, #20
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cdc:	4770      	bx	lr
 8002cde:	bf00      	nop
 8002ce0:	40007000 	.word	0x40007000
 8002ce4:	20000010 	.word	0x20000010
 8002ce8:	431bde83 	.word	0x431bde83

08002cec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b088      	sub	sp, #32
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d102      	bne.n	8002d00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	f000 bc02 	b.w	8003504 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d00:	4b96      	ldr	r3, [pc, #600]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	f003 030c 	and.w	r3, r3, #12
 8002d08:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d0a:	4b94      	ldr	r3, [pc, #592]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	f003 0303 	and.w	r3, r3, #3
 8002d12:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0310 	and.w	r3, r3, #16
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	f000 80e4 	beq.w	8002eea <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d007      	beq.n	8002d38 <HAL_RCC_OscConfig+0x4c>
 8002d28:	69bb      	ldr	r3, [r7, #24]
 8002d2a:	2b0c      	cmp	r3, #12
 8002d2c:	f040 808b 	bne.w	8002e46 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	f040 8087 	bne.w	8002e46 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002d38:	4b88      	ldr	r3, [pc, #544]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0302 	and.w	r3, r3, #2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d005      	beq.n	8002d50 <HAL_RCC_OscConfig+0x64>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	699b      	ldr	r3, [r3, #24]
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d101      	bne.n	8002d50 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e3d9      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	6a1a      	ldr	r2, [r3, #32]
 8002d54:	4b81      	ldr	r3, [pc, #516]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0308 	and.w	r3, r3, #8
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d004      	beq.n	8002d6a <HAL_RCC_OscConfig+0x7e>
 8002d60:	4b7e      	ldr	r3, [pc, #504]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d68:	e005      	b.n	8002d76 <HAL_RCC_OscConfig+0x8a>
 8002d6a:	4b7c      	ldr	r3, [pc, #496]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d70:	091b      	lsrs	r3, r3, #4
 8002d72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d223      	bcs.n	8002dc2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a1b      	ldr	r3, [r3, #32]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f000 fd8c 	bl	800389c <RCC_SetFlashLatencyFromMSIRange>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e3ba      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d8e:	4b73      	ldr	r3, [pc, #460]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a72      	ldr	r2, [pc, #456]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d94:	f043 0308 	orr.w	r3, r3, #8
 8002d98:	6013      	str	r3, [r2, #0]
 8002d9a:	4b70      	ldr	r3, [pc, #448]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6a1b      	ldr	r3, [r3, #32]
 8002da6:	496d      	ldr	r1, [pc, #436]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002da8:	4313      	orrs	r3, r2
 8002daa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dac:	4b6b      	ldr	r3, [pc, #428]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	69db      	ldr	r3, [r3, #28]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	4968      	ldr	r1, [pc, #416]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	604b      	str	r3, [r1, #4]
 8002dc0:	e025      	b.n	8002e0e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002dc2:	4b66      	ldr	r3, [pc, #408]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a65      	ldr	r2, [pc, #404]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002dc8:	f043 0308 	orr.w	r3, r3, #8
 8002dcc:	6013      	str	r3, [r2, #0]
 8002dce:	4b63      	ldr	r3, [pc, #396]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	4960      	ldr	r1, [pc, #384]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002de0:	4b5e      	ldr	r3, [pc, #376]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	69db      	ldr	r3, [r3, #28]
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	495b      	ldr	r1, [pc, #364]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002df0:	4313      	orrs	r3, r2
 8002df2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d109      	bne.n	8002e0e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a1b      	ldr	r3, [r3, #32]
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f000 fd4c 	bl	800389c <RCC_SetFlashLatencyFromMSIRange>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e37a      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e0e:	f000 fc81 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 8002e12:	4602      	mov	r2, r0
 8002e14:	4b51      	ldr	r3, [pc, #324]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e16:	689b      	ldr	r3, [r3, #8]
 8002e18:	091b      	lsrs	r3, r3, #4
 8002e1a:	f003 030f 	and.w	r3, r3, #15
 8002e1e:	4950      	ldr	r1, [pc, #320]	@ (8002f60 <HAL_RCC_OscConfig+0x274>)
 8002e20:	5ccb      	ldrb	r3, [r1, r3]
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	fa22 f303 	lsr.w	r3, r2, r3
 8002e2a:	4a4e      	ldr	r2, [pc, #312]	@ (8002f64 <HAL_RCC_OscConfig+0x278>)
 8002e2c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002e2e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f68 <HAL_RCC_OscConfig+0x27c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4618      	mov	r0, r3
 8002e34:	f7ff fbb0 	bl	8002598 <HAL_InitTick>
 8002e38:	4603      	mov	r3, r0
 8002e3a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002e3c:	7bfb      	ldrb	r3, [r7, #15]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d052      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002e42:	7bfb      	ldrb	r3, [r7, #15]
 8002e44:	e35e      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d032      	beq.n	8002eb4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002e4e:	4b43      	ldr	r3, [pc, #268]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	4a42      	ldr	r2, [pc, #264]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e54:	f043 0301 	orr.w	r3, r3, #1
 8002e58:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e5a:	f7ff fbed 	bl	8002638 <HAL_GetTick>
 8002e5e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e60:	e008      	b.n	8002e74 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e62:	f7ff fbe9 	bl	8002638 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	693b      	ldr	r3, [r7, #16]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d901      	bls.n	8002e74 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002e70:	2303      	movs	r3, #3
 8002e72:	e347      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e74:	4b39      	ldr	r3, [pc, #228]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d0f0      	beq.n	8002e62 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e80:	4b36      	ldr	r3, [pc, #216]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	4a35      	ldr	r2, [pc, #212]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e86:	f043 0308 	orr.w	r3, r3, #8
 8002e8a:	6013      	str	r3, [r2, #0]
 8002e8c:	4b33      	ldr	r3, [pc, #204]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	4930      	ldr	r1, [pc, #192]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002e9e:	4b2f      	ldr	r3, [pc, #188]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	69db      	ldr	r3, [r3, #28]
 8002eaa:	021b      	lsls	r3, r3, #8
 8002eac:	492b      	ldr	r1, [pc, #172]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	604b      	str	r3, [r1, #4]
 8002eb2:	e01a      	b.n	8002eea <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002eb4:	4b29      	ldr	r3, [pc, #164]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	4a28      	ldr	r2, [pc, #160]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002eba:	f023 0301 	bic.w	r3, r3, #1
 8002ebe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ec0:	f7ff fbba 	bl	8002638 <HAL_GetTick>
 8002ec4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ec6:	e008      	b.n	8002eda <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002ec8:	f7ff fbb6 	bl	8002638 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b02      	cmp	r3, #2
 8002ed4:	d901      	bls.n	8002eda <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002ed6:	2303      	movs	r3, #3
 8002ed8:	e314      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002eda:	4b20      	ldr	r3, [pc, #128]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 0302 	and.w	r3, r3, #2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d1f0      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x1dc>
 8002ee6:	e000      	b.n	8002eea <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ee8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f003 0301 	and.w	r3, r3, #1
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d073      	beq.n	8002fde <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ef6:	69bb      	ldr	r3, [r7, #24]
 8002ef8:	2b08      	cmp	r3, #8
 8002efa:	d005      	beq.n	8002f08 <HAL_RCC_OscConfig+0x21c>
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	2b0c      	cmp	r3, #12
 8002f00:	d10e      	bne.n	8002f20 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	2b03      	cmp	r3, #3
 8002f06:	d10b      	bne.n	8002f20 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f08:	4b14      	ldr	r3, [pc, #80]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d063      	beq.n	8002fdc <HAL_RCC_OscConfig+0x2f0>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d15f      	bne.n	8002fdc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e2f1      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f28:	d106      	bne.n	8002f38 <HAL_RCC_OscConfig+0x24c>
 8002f2a:	4b0c      	ldr	r3, [pc, #48]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a0b      	ldr	r2, [pc, #44]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f34:	6013      	str	r3, [r2, #0]
 8002f36:	e025      	b.n	8002f84 <HAL_RCC_OscConfig+0x298>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f40:	d114      	bne.n	8002f6c <HAL_RCC_OscConfig+0x280>
 8002f42:	4b06      	ldr	r3, [pc, #24]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a05      	ldr	r2, [pc, #20]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f4c:	6013      	str	r3, [r2, #0]
 8002f4e:	4b03      	ldr	r3, [pc, #12]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a02      	ldr	r2, [pc, #8]	@ (8002f5c <HAL_RCC_OscConfig+0x270>)
 8002f54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f58:	6013      	str	r3, [r2, #0]
 8002f5a:	e013      	b.n	8002f84 <HAL_RCC_OscConfig+0x298>
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	080096b4 	.word	0x080096b4
 8002f64:	20000010 	.word	0x20000010
 8002f68:	20000014 	.word	0x20000014
 8002f6c:	4ba0      	ldr	r3, [pc, #640]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4a9f      	ldr	r2, [pc, #636]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002f72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f76:	6013      	str	r3, [r2, #0]
 8002f78:	4b9d      	ldr	r3, [pc, #628]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a9c      	ldr	r2, [pc, #624]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002f7e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f82:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d013      	beq.n	8002fb4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8c:	f7ff fb54 	bl	8002638 <HAL_GetTick>
 8002f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f92:	e008      	b.n	8002fa6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f94:	f7ff fb50 	bl	8002638 <HAL_GetTick>
 8002f98:	4602      	mov	r2, r0
 8002f9a:	693b      	ldr	r3, [r7, #16]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b64      	cmp	r3, #100	@ 0x64
 8002fa0:	d901      	bls.n	8002fa6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002fa2:	2303      	movs	r3, #3
 8002fa4:	e2ae      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002fa6:	4b92      	ldr	r3, [pc, #584]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d0f0      	beq.n	8002f94 <HAL_RCC_OscConfig+0x2a8>
 8002fb2:	e014      	b.n	8002fde <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fb4:	f7ff fb40 	bl	8002638 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fbc:	f7ff fb3c 	bl	8002638 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b64      	cmp	r3, #100	@ 0x64
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e29a      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002fce:	4b88      	ldr	r3, [pc, #544]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d1f0      	bne.n	8002fbc <HAL_RCC_OscConfig+0x2d0>
 8002fda:	e000      	b.n	8002fde <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0302 	and.w	r3, r3, #2
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d060      	beq.n	80030ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_OscConfig+0x310>
 8002ff0:	69bb      	ldr	r3, [r7, #24]
 8002ff2:	2b0c      	cmp	r3, #12
 8002ff4:	d119      	bne.n	800302a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d116      	bne.n	800302a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ffc:	4b7c      	ldr	r3, [pc, #496]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003004:	2b00      	cmp	r3, #0
 8003006:	d005      	beq.n	8003014 <HAL_RCC_OscConfig+0x328>
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	68db      	ldr	r3, [r3, #12]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d101      	bne.n	8003014 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e277      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003014:	4b76      	ldr	r3, [pc, #472]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	691b      	ldr	r3, [r3, #16]
 8003020:	061b      	lsls	r3, r3, #24
 8003022:	4973      	ldr	r1, [pc, #460]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003024:	4313      	orrs	r3, r2
 8003026:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003028:	e040      	b.n	80030ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	68db      	ldr	r3, [r3, #12]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d023      	beq.n	800307a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003032:	4b6f      	ldr	r3, [pc, #444]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a6e      	ldr	r2, [pc, #440]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800303c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800303e:	f7ff fafb 	bl	8002638 <HAL_GetTick>
 8003042:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003044:	e008      	b.n	8003058 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003046:	f7ff faf7 	bl	8002638 <HAL_GetTick>
 800304a:	4602      	mov	r2, r0
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	2b02      	cmp	r3, #2
 8003052:	d901      	bls.n	8003058 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003054:	2303      	movs	r3, #3
 8003056:	e255      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003058:	4b65      	ldr	r3, [pc, #404]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003060:	2b00      	cmp	r3, #0
 8003062:	d0f0      	beq.n	8003046 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003064:	4b62      	ldr	r3, [pc, #392]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	691b      	ldr	r3, [r3, #16]
 8003070:	061b      	lsls	r3, r3, #24
 8003072:	495f      	ldr	r1, [pc, #380]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003074:	4313      	orrs	r3, r2
 8003076:	604b      	str	r3, [r1, #4]
 8003078:	e018      	b.n	80030ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800307a:	4b5d      	ldr	r3, [pc, #372]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a5c      	ldr	r2, [pc, #368]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003080:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003084:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003086:	f7ff fad7 	bl	8002638 <HAL_GetTick>
 800308a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800308c:	e008      	b.n	80030a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308e:	f7ff fad3 	bl	8002638 <HAL_GetTick>
 8003092:	4602      	mov	r2, r0
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	1ad3      	subs	r3, r2, r3
 8003098:	2b02      	cmp	r3, #2
 800309a:	d901      	bls.n	80030a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800309c:	2303      	movs	r3, #3
 800309e:	e231      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80030a0:	4b53      	ldr	r3, [pc, #332]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d1f0      	bne.n	800308e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d03c      	beq.n	8003132 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d01c      	beq.n	80030fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030c0:	4b4b      	ldr	r3, [pc, #300]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80030c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030c6:	4a4a      	ldr	r2, [pc, #296]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80030c8:	f043 0301 	orr.w	r3, r3, #1
 80030cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030d0:	f7ff fab2 	bl	8002638 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030d8:	f7ff faae 	bl	8002638 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e20c      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80030ea:	4b41      	ldr	r3, [pc, #260]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80030ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030f0:	f003 0302 	and.w	r3, r3, #2
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d0ef      	beq.n	80030d8 <HAL_RCC_OscConfig+0x3ec>
 80030f8:	e01b      	b.n	8003132 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030fa:	4b3d      	ldr	r3, [pc, #244]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80030fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003100:	4a3b      	ldr	r2, [pc, #236]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003102:	f023 0301 	bic.w	r3, r3, #1
 8003106:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800310a:	f7ff fa95 	bl	8002638 <HAL_GetTick>
 800310e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003110:	e008      	b.n	8003124 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003112:	f7ff fa91 	bl	8002638 <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	693b      	ldr	r3, [r7, #16]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	2b02      	cmp	r3, #2
 800311e:	d901      	bls.n	8003124 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e1ef      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003124:	4b32      	ldr	r3, [pc, #200]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003126:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800312a:	f003 0302 	and.w	r3, r3, #2
 800312e:	2b00      	cmp	r3, #0
 8003130:	d1ef      	bne.n	8003112 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0304 	and.w	r3, r3, #4
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 80a6 	beq.w	800328c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003140:	2300      	movs	r3, #0
 8003142:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003144:	4b2a      	ldr	r3, [pc, #168]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003146:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003148:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10d      	bne.n	800316c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003150:	4b27      	ldr	r3, [pc, #156]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003152:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003154:	4a26      	ldr	r2, [pc, #152]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 8003156:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800315a:	6593      	str	r3, [r2, #88]	@ 0x58
 800315c:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 800315e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003160:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003164:	60bb      	str	r3, [r7, #8]
 8003166:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003168:	2301      	movs	r3, #1
 800316a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800316c:	4b21      	ldr	r3, [pc, #132]	@ (80031f4 <HAL_RCC_OscConfig+0x508>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003174:	2b00      	cmp	r3, #0
 8003176:	d118      	bne.n	80031aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003178:	4b1e      	ldr	r3, [pc, #120]	@ (80031f4 <HAL_RCC_OscConfig+0x508>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a1d      	ldr	r2, [pc, #116]	@ (80031f4 <HAL_RCC_OscConfig+0x508>)
 800317e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003182:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003184:	f7ff fa58 	bl	8002638 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800318c:	f7ff fa54 	bl	8002638 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e1b2      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800319e:	4b15      	ldr	r3, [pc, #84]	@ (80031f4 <HAL_RCC_OscConfig+0x508>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d0f0      	beq.n	800318c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d108      	bne.n	80031c4 <HAL_RCC_OscConfig+0x4d8>
 80031b2:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031b8:	4a0d      	ldr	r2, [pc, #52]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031ba:	f043 0301 	orr.w	r3, r3, #1
 80031be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031c2:	e029      	b.n	8003218 <HAL_RCC_OscConfig+0x52c>
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	2b05      	cmp	r3, #5
 80031ca:	d115      	bne.n	80031f8 <HAL_RCC_OscConfig+0x50c>
 80031cc:	4b08      	ldr	r3, [pc, #32]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031d2:	4a07      	ldr	r2, [pc, #28]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031d4:	f043 0304 	orr.w	r3, r3, #4
 80031d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031dc:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e2:	4a03      	ldr	r2, [pc, #12]	@ (80031f0 <HAL_RCC_OscConfig+0x504>)
 80031e4:	f043 0301 	orr.w	r3, r3, #1
 80031e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80031ec:	e014      	b.n	8003218 <HAL_RCC_OscConfig+0x52c>
 80031ee:	bf00      	nop
 80031f0:	40021000 	.word	0x40021000
 80031f4:	40007000 	.word	0x40007000
 80031f8:	4b9a      	ldr	r3, [pc, #616]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80031fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031fe:	4a99      	ldr	r2, [pc, #612]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003200:	f023 0301 	bic.w	r3, r3, #1
 8003204:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003208:	4b96      	ldr	r3, [pc, #600]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 800320a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800320e:	4a95      	ldr	r2, [pc, #596]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003210:	f023 0304 	bic.w	r3, r3, #4
 8003214:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	689b      	ldr	r3, [r3, #8]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d016      	beq.n	800324e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003220:	f7ff fa0a 	bl	8002638 <HAL_GetTick>
 8003224:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003226:	e00a      	b.n	800323e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003228:	f7ff fa06 	bl	8002638 <HAL_GetTick>
 800322c:	4602      	mov	r2, r0
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	1ad3      	subs	r3, r2, r3
 8003232:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003236:	4293      	cmp	r3, r2
 8003238:	d901      	bls.n	800323e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800323a:	2303      	movs	r3, #3
 800323c:	e162      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800323e:	4b89      	ldr	r3, [pc, #548]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003240:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003244:	f003 0302 	and.w	r3, r3, #2
 8003248:	2b00      	cmp	r3, #0
 800324a:	d0ed      	beq.n	8003228 <HAL_RCC_OscConfig+0x53c>
 800324c:	e015      	b.n	800327a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324e:	f7ff f9f3 	bl	8002638 <HAL_GetTick>
 8003252:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003254:	e00a      	b.n	800326c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003256:	f7ff f9ef 	bl	8002638 <HAL_GetTick>
 800325a:	4602      	mov	r2, r0
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	1ad3      	subs	r3, r2, r3
 8003260:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003264:	4293      	cmp	r3, r2
 8003266:	d901      	bls.n	800326c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003268:	2303      	movs	r3, #3
 800326a:	e14b      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800326c:	4b7d      	ldr	r3, [pc, #500]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 800326e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d1ed      	bne.n	8003256 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800327a:	7ffb      	ldrb	r3, [r7, #31]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d105      	bne.n	800328c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003280:	4b78      	ldr	r3, [pc, #480]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003284:	4a77      	ldr	r2, [pc, #476]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003286:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800328a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f003 0320 	and.w	r3, r3, #32
 8003294:	2b00      	cmp	r3, #0
 8003296:	d03c      	beq.n	8003312 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	2b00      	cmp	r3, #0
 800329e:	d01c      	beq.n	80032da <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80032a0:	4b70      	ldr	r3, [pc, #448]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80032a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032a6:	4a6f      	ldr	r2, [pc, #444]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80032a8:	f043 0301 	orr.w	r3, r3, #1
 80032ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032b0:	f7ff f9c2 	bl	8002638 <HAL_GetTick>
 80032b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032b6:	e008      	b.n	80032ca <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032b8:	f7ff f9be 	bl	8002638 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	693b      	ldr	r3, [r7, #16]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	2b02      	cmp	r3, #2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e11c      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80032ca:	4b66      	ldr	r3, [pc, #408]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80032cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032d0:	f003 0302 	and.w	r3, r3, #2
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d0ef      	beq.n	80032b8 <HAL_RCC_OscConfig+0x5cc>
 80032d8:	e01b      	b.n	8003312 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80032da:	4b62      	ldr	r3, [pc, #392]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80032dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80032e0:	4a60      	ldr	r2, [pc, #384]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80032e2:	f023 0301 	bic.w	r3, r3, #1
 80032e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032ea:	f7ff f9a5 	bl	8002638 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80032f2:	f7ff f9a1 	bl	8002638 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e0ff      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003304:	4b57      	ldr	r3, [pc, #348]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003306:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1ef      	bne.n	80032f2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003316:	2b00      	cmp	r3, #0
 8003318:	f000 80f3 	beq.w	8003502 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003320:	2b02      	cmp	r3, #2
 8003322:	f040 80c9 	bne.w	80034b8 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003326:	4b4f      	ldr	r3, [pc, #316]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	f003 0203 	and.w	r2, r3, #3
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003336:	429a      	cmp	r2, r3
 8003338:	d12c      	bne.n	8003394 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003344:	3b01      	subs	r3, #1
 8003346:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003348:	429a      	cmp	r2, r3
 800334a:	d123      	bne.n	8003394 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800334c:	697b      	ldr	r3, [r7, #20]
 800334e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003356:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003358:	429a      	cmp	r2, r3
 800335a:	d11b      	bne.n	8003394 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800335c:	697b      	ldr	r3, [r7, #20]
 800335e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003366:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003368:	429a      	cmp	r2, r3
 800336a:	d113      	bne.n	8003394 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003376:	085b      	lsrs	r3, r3, #1
 8003378:	3b01      	subs	r3, #1
 800337a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800337c:	429a      	cmp	r2, r3
 800337e:	d109      	bne.n	8003394 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003380:	697b      	ldr	r3, [r7, #20]
 8003382:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338a:	085b      	lsrs	r3, r3, #1
 800338c:	3b01      	subs	r3, #1
 800338e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003390:	429a      	cmp	r2, r3
 8003392:	d06b      	beq.n	800346c <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003394:	69bb      	ldr	r3, [r7, #24]
 8003396:	2b0c      	cmp	r3, #12
 8003398:	d062      	beq.n	8003460 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800339a:	4b32      	ldr	r3, [pc, #200]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d001      	beq.n	80033aa <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80033a6:	2301      	movs	r3, #1
 80033a8:	e0ac      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80033aa:	4b2e      	ldr	r3, [pc, #184]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4a2d      	ldr	r2, [pc, #180]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80033b0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033b4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033b6:	f7ff f93f 	bl	8002638 <HAL_GetTick>
 80033ba:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033bc:	e008      	b.n	80033d0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033be:	f7ff f93b 	bl	8002638 <HAL_GetTick>
 80033c2:	4602      	mov	r2, r0
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	2b02      	cmp	r3, #2
 80033ca:	d901      	bls.n	80033d0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80033cc:	2303      	movs	r3, #3
 80033ce:	e099      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d0:	4b24      	ldr	r3, [pc, #144]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d1f0      	bne.n	80033be <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80033dc:	4b21      	ldr	r3, [pc, #132]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 80033de:	68da      	ldr	r2, [r3, #12]
 80033e0:	4b21      	ldr	r3, [pc, #132]	@ (8003468 <HAL_RCC_OscConfig+0x77c>)
 80033e2:	4013      	ands	r3, r2
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80033e8:	687a      	ldr	r2, [r7, #4]
 80033ea:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80033ec:	3a01      	subs	r2, #1
 80033ee:	0112      	lsls	r2, r2, #4
 80033f0:	4311      	orrs	r1, r2
 80033f2:	687a      	ldr	r2, [r7, #4]
 80033f4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80033f6:	0212      	lsls	r2, r2, #8
 80033f8:	4311      	orrs	r1, r2
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80033fe:	0852      	lsrs	r2, r2, #1
 8003400:	3a01      	subs	r2, #1
 8003402:	0552      	lsls	r2, r2, #21
 8003404:	4311      	orrs	r1, r2
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800340a:	0852      	lsrs	r2, r2, #1
 800340c:	3a01      	subs	r2, #1
 800340e:	0652      	lsls	r2, r2, #25
 8003410:	4311      	orrs	r1, r2
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003416:	06d2      	lsls	r2, r2, #27
 8003418:	430a      	orrs	r2, r1
 800341a:	4912      	ldr	r1, [pc, #72]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 800341c:	4313      	orrs	r3, r2
 800341e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003420:	4b10      	ldr	r3, [pc, #64]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a0f      	ldr	r2, [pc, #60]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003426:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800342a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800342c:	4b0d      	ldr	r3, [pc, #52]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 800342e:	68db      	ldr	r3, [r3, #12]
 8003430:	4a0c      	ldr	r2, [pc, #48]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003432:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003436:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003438:	f7ff f8fe 	bl	8002638 <HAL_GetTick>
 800343c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800343e:	e008      	b.n	8003452 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003440:	f7ff f8fa 	bl	8002638 <HAL_GetTick>
 8003444:	4602      	mov	r2, r0
 8003446:	693b      	ldr	r3, [r7, #16]
 8003448:	1ad3      	subs	r3, r2, r3
 800344a:	2b02      	cmp	r3, #2
 800344c:	d901      	bls.n	8003452 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800344e:	2303      	movs	r3, #3
 8003450:	e058      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003452:	4b04      	ldr	r3, [pc, #16]	@ (8003464 <HAL_RCC_OscConfig+0x778>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800345a:	2b00      	cmp	r3, #0
 800345c:	d0f0      	beq.n	8003440 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800345e:	e050      	b.n	8003502 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e04f      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
 8003464:	40021000 	.word	0x40021000
 8003468:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800346c:	4b27      	ldr	r3, [pc, #156]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003474:	2b00      	cmp	r3, #0
 8003476:	d144      	bne.n	8003502 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003478:	4b24      	ldr	r3, [pc, #144]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a23      	ldr	r2, [pc, #140]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 800347e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003482:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003484:	4b21      	ldr	r3, [pc, #132]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 8003486:	68db      	ldr	r3, [r3, #12]
 8003488:	4a20      	ldr	r2, [pc, #128]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 800348a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800348e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003490:	f7ff f8d2 	bl	8002638 <HAL_GetTick>
 8003494:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003496:	e008      	b.n	80034aa <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003498:	f7ff f8ce 	bl	8002638 <HAL_GetTick>
 800349c:	4602      	mov	r2, r0
 800349e:	693b      	ldr	r3, [r7, #16]
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	2b02      	cmp	r3, #2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e02c      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034aa:	4b18      	ldr	r3, [pc, #96]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0f0      	beq.n	8003498 <HAL_RCC_OscConfig+0x7ac>
 80034b6:	e024      	b.n	8003502 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80034b8:	69bb      	ldr	r3, [r7, #24]
 80034ba:	2b0c      	cmp	r3, #12
 80034bc:	d01f      	beq.n	80034fe <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034be:	4b13      	ldr	r3, [pc, #76]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	4a12      	ldr	r2, [pc, #72]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ca:	f7ff f8b5 	bl	8002638 <HAL_GetTick>
 80034ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034d0:	e008      	b.n	80034e4 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d2:	f7ff f8b1 	bl	8002638 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	2b02      	cmp	r3, #2
 80034de:	d901      	bls.n	80034e4 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80034e0:	2303      	movs	r3, #3
 80034e2:	e00f      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034e4:	4b09      	ldr	r3, [pc, #36]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d1f0      	bne.n	80034d2 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80034f0:	4b06      	ldr	r3, [pc, #24]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034f2:	68da      	ldr	r2, [r3, #12]
 80034f4:	4905      	ldr	r1, [pc, #20]	@ (800350c <HAL_RCC_OscConfig+0x820>)
 80034f6:	4b06      	ldr	r3, [pc, #24]	@ (8003510 <HAL_RCC_OscConfig+0x824>)
 80034f8:	4013      	ands	r3, r2
 80034fa:	60cb      	str	r3, [r1, #12]
 80034fc:	e001      	b.n	8003502 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e000      	b.n	8003504 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003502:	2300      	movs	r3, #0
}
 8003504:	4618      	mov	r0, r3
 8003506:	3720      	adds	r7, #32
 8003508:	46bd      	mov	sp, r7
 800350a:	bd80      	pop	{r7, pc}
 800350c:	40021000 	.word	0x40021000
 8003510:	feeefffc 	.word	0xfeeefffc

08003514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0e7      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003528:	4b75      	ldr	r3, [pc, #468]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 0307 	and.w	r3, r3, #7
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d910      	bls.n	8003558 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b72      	ldr	r3, [pc, #456]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f023 0207 	bic.w	r2, r3, #7
 800353e:	4970      	ldr	r1, [pc, #448]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	4313      	orrs	r3, r2
 8003544:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003546:	4b6e      	ldr	r3, [pc, #440]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	683a      	ldr	r2, [r7, #0]
 8003550:	429a      	cmp	r2, r3
 8003552:	d001      	beq.n	8003558 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e0cf      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d010      	beq.n	8003586 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	4b66      	ldr	r3, [pc, #408]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003570:	429a      	cmp	r2, r3
 8003572:	d908      	bls.n	8003586 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003574:	4b63      	ldr	r3, [pc, #396]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	4960      	ldr	r1, [pc, #384]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 8003582:	4313      	orrs	r3, r2
 8003584:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f003 0301 	and.w	r3, r3, #1
 800358e:	2b00      	cmp	r3, #0
 8003590:	d04c      	beq.n	800362c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	2b03      	cmp	r3, #3
 8003598:	d107      	bne.n	80035aa <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800359a:	4b5a      	ldr	r3, [pc, #360]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d121      	bne.n	80035ea <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e0a6      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d107      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035b2:	4b54      	ldr	r3, [pc, #336]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d115      	bne.n	80035ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e09a      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d107      	bne.n	80035da <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ca:	4b4e      	ldr	r3, [pc, #312]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d109      	bne.n	80035ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e08e      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80035da:	4b4a      	ldr	r3, [pc, #296]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d101      	bne.n	80035ea <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80035e6:	2301      	movs	r3, #1
 80035e8:	e086      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035ea:	4b46      	ldr	r3, [pc, #280]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	f023 0203 	bic.w	r2, r3, #3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	4943      	ldr	r1, [pc, #268]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035fc:	f7ff f81c 	bl	8002638 <HAL_GetTick>
 8003600:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003602:	e00a      	b.n	800361a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003604:	f7ff f818 	bl	8002638 <HAL_GetTick>
 8003608:	4602      	mov	r2, r0
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	1ad3      	subs	r3, r2, r3
 800360e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003612:	4293      	cmp	r3, r2
 8003614:	d901      	bls.n	800361a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003616:	2303      	movs	r3, #3
 8003618:	e06e      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800361a:	4b3a      	ldr	r3, [pc, #232]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f003 020c 	and.w	r2, r3, #12
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	009b      	lsls	r3, r3, #2
 8003628:	429a      	cmp	r2, r3
 800362a:	d1eb      	bne.n	8003604 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d010      	beq.n	800365a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	689a      	ldr	r2, [r3, #8]
 800363c:	4b31      	ldr	r3, [pc, #196]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003644:	429a      	cmp	r2, r3
 8003646:	d208      	bcs.n	800365a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003648:	4b2e      	ldr	r3, [pc, #184]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 800364a:	689b      	ldr	r3, [r3, #8]
 800364c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	492b      	ldr	r1, [pc, #172]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 8003656:	4313      	orrs	r3, r2
 8003658:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800365a:	4b29      	ldr	r3, [pc, #164]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	683a      	ldr	r2, [r7, #0]
 8003664:	429a      	cmp	r2, r3
 8003666:	d210      	bcs.n	800368a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003668:	4b25      	ldr	r3, [pc, #148]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f023 0207 	bic.w	r2, r3, #7
 8003670:	4923      	ldr	r1, [pc, #140]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	4313      	orrs	r3, r2
 8003676:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003678:	4b21      	ldr	r3, [pc, #132]	@ (8003700 <HAL_RCC_ClockConfig+0x1ec>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0307 	and.w	r3, r3, #7
 8003680:	683a      	ldr	r2, [r7, #0]
 8003682:	429a      	cmp	r2, r3
 8003684:	d001      	beq.n	800368a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e036      	b.n	80036f8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0304 	and.w	r3, r3, #4
 8003692:	2b00      	cmp	r3, #0
 8003694:	d008      	beq.n	80036a8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003696:	4b1b      	ldr	r3, [pc, #108]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	4918      	ldr	r1, [pc, #96]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80036a4:	4313      	orrs	r3, r2
 80036a6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0308 	and.w	r3, r3, #8
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d009      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036b4:	4b13      	ldr	r3, [pc, #76]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	4910      	ldr	r1, [pc, #64]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036c8:	f000 f824 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 80036cc:	4602      	mov	r2, r0
 80036ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <HAL_RCC_ClockConfig+0x1f0>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	091b      	lsrs	r3, r3, #4
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	490b      	ldr	r1, [pc, #44]	@ (8003708 <HAL_RCC_ClockConfig+0x1f4>)
 80036da:	5ccb      	ldrb	r3, [r1, r3]
 80036dc:	f003 031f 	and.w	r3, r3, #31
 80036e0:	fa22 f303 	lsr.w	r3, r2, r3
 80036e4:	4a09      	ldr	r2, [pc, #36]	@ (800370c <HAL_RCC_ClockConfig+0x1f8>)
 80036e6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036e8:	4b09      	ldr	r3, [pc, #36]	@ (8003710 <HAL_RCC_ClockConfig+0x1fc>)
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4618      	mov	r0, r3
 80036ee:	f7fe ff53 	bl	8002598 <HAL_InitTick>
 80036f2:	4603      	mov	r3, r0
 80036f4:	72fb      	strb	r3, [r7, #11]

  return status;
 80036f6:	7afb      	ldrb	r3, [r7, #11]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	40022000 	.word	0x40022000
 8003704:	40021000 	.word	0x40021000
 8003708:	080096b4 	.word	0x080096b4
 800370c:	20000010 	.word	0x20000010
 8003710:	20000014 	.word	0x20000014

08003714 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003714:	b480      	push	{r7}
 8003716:	b089      	sub	sp, #36	@ 0x24
 8003718:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800371a:	2300      	movs	r3, #0
 800371c:	61fb      	str	r3, [r7, #28]
 800371e:	2300      	movs	r3, #0
 8003720:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003722:	4b3e      	ldr	r3, [pc, #248]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 030c 	and.w	r3, r3, #12
 800372a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800372c:	4b3b      	ldr	r3, [pc, #236]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d005      	beq.n	8003748 <HAL_RCC_GetSysClockFreq+0x34>
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	2b0c      	cmp	r3, #12
 8003740:	d121      	bne.n	8003786 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2b01      	cmp	r3, #1
 8003746:	d11e      	bne.n	8003786 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003748:	4b34      	ldr	r3, [pc, #208]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 0308 	and.w	r3, r3, #8
 8003750:	2b00      	cmp	r3, #0
 8003752:	d107      	bne.n	8003764 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003754:	4b31      	ldr	r3, [pc, #196]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 8003756:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800375a:	0a1b      	lsrs	r3, r3, #8
 800375c:	f003 030f 	and.w	r3, r3, #15
 8003760:	61fb      	str	r3, [r7, #28]
 8003762:	e005      	b.n	8003770 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003764:	4b2d      	ldr	r3, [pc, #180]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	091b      	lsrs	r3, r3, #4
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003770:	4a2b      	ldr	r2, [pc, #172]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003778:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d10d      	bne.n	800379c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003784:	e00a      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	2b04      	cmp	r3, #4
 800378a:	d102      	bne.n	8003792 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800378c:	4b25      	ldr	r3, [pc, #148]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x110>)
 800378e:	61bb      	str	r3, [r7, #24]
 8003790:	e004      	b.n	800379c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003792:	693b      	ldr	r3, [r7, #16]
 8003794:	2b08      	cmp	r3, #8
 8003796:	d101      	bne.n	800379c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003798:	4b23      	ldr	r3, [pc, #140]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x114>)
 800379a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800379c:	693b      	ldr	r3, [r7, #16]
 800379e:	2b0c      	cmp	r3, #12
 80037a0:	d134      	bne.n	800380c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80037a2:	4b1e      	ldr	r3, [pc, #120]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	f003 0303 	and.w	r3, r3, #3
 80037aa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d003      	beq.n	80037ba <HAL_RCC_GetSysClockFreq+0xa6>
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d003      	beq.n	80037c0 <HAL_RCC_GetSysClockFreq+0xac>
 80037b8:	e005      	b.n	80037c6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80037ba:	4b1a      	ldr	r3, [pc, #104]	@ (8003824 <HAL_RCC_GetSysClockFreq+0x110>)
 80037bc:	617b      	str	r3, [r7, #20]
      break;
 80037be:	e005      	b.n	80037cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80037c0:	4b19      	ldr	r3, [pc, #100]	@ (8003828 <HAL_RCC_GetSysClockFreq+0x114>)
 80037c2:	617b      	str	r3, [r7, #20]
      break;
 80037c4:	e002      	b.n	80037cc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	617b      	str	r3, [r7, #20]
      break;
 80037ca:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037cc:	4b13      	ldr	r3, [pc, #76]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	091b      	lsrs	r3, r3, #4
 80037d2:	f003 0307 	and.w	r3, r3, #7
 80037d6:	3301      	adds	r3, #1
 80037d8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037da:	4b10      	ldr	r3, [pc, #64]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	0a1b      	lsrs	r3, r3, #8
 80037e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80037e4:	697a      	ldr	r2, [r7, #20]
 80037e6:	fb03 f202 	mul.w	r2, r3, r2
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80037f0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037f2:	4b0a      	ldr	r3, [pc, #40]	@ (800381c <HAL_RCC_GetSysClockFreq+0x108>)
 80037f4:	68db      	ldr	r3, [r3, #12]
 80037f6:	0e5b      	lsrs	r3, r3, #25
 80037f8:	f003 0303 	and.w	r3, r3, #3
 80037fc:	3301      	adds	r3, #1
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003802:	697a      	ldr	r2, [r7, #20]
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	fbb2 f3f3 	udiv	r3, r2, r3
 800380a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800380c:	69bb      	ldr	r3, [r7, #24]
}
 800380e:	4618      	mov	r0, r3
 8003810:	3724      	adds	r7, #36	@ 0x24
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
 8003820:	080096cc 	.word	0x080096cc
 8003824:	00f42400 	.word	0x00f42400
 8003828:	007a1200 	.word	0x007a1200

0800382c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003830:	4b03      	ldr	r3, [pc, #12]	@ (8003840 <HAL_RCC_GetHCLKFreq+0x14>)
 8003832:	681b      	ldr	r3, [r3, #0]
}
 8003834:	4618      	mov	r0, r3
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	20000010 	.word	0x20000010

08003844 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003848:	f7ff fff0 	bl	800382c <HAL_RCC_GetHCLKFreq>
 800384c:	4602      	mov	r2, r0
 800384e:	4b06      	ldr	r3, [pc, #24]	@ (8003868 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	0a1b      	lsrs	r3, r3, #8
 8003854:	f003 0307 	and.w	r3, r3, #7
 8003858:	4904      	ldr	r1, [pc, #16]	@ (800386c <HAL_RCC_GetPCLK1Freq+0x28>)
 800385a:	5ccb      	ldrb	r3, [r1, r3]
 800385c:	f003 031f 	and.w	r3, r3, #31
 8003860:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003864:	4618      	mov	r0, r3
 8003866:	bd80      	pop	{r7, pc}
 8003868:	40021000 	.word	0x40021000
 800386c:	080096c4 	.word	0x080096c4

08003870 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003874:	f7ff ffda 	bl	800382c <HAL_RCC_GetHCLKFreq>
 8003878:	4602      	mov	r2, r0
 800387a:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <HAL_RCC_GetPCLK2Freq+0x24>)
 800387c:	689b      	ldr	r3, [r3, #8]
 800387e:	0adb      	lsrs	r3, r3, #11
 8003880:	f003 0307 	and.w	r3, r3, #7
 8003884:	4904      	ldr	r1, [pc, #16]	@ (8003898 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003886:	5ccb      	ldrb	r3, [r1, r3]
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003890:	4618      	mov	r0, r3
 8003892:	bd80      	pop	{r7, pc}
 8003894:	40021000 	.word	0x40021000
 8003898:	080096c4 	.word	0x080096c4

0800389c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80038a4:	2300      	movs	r3, #0
 80038a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80038a8:	4b2a      	ldr	r3, [pc, #168]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d003      	beq.n	80038bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80038b4:	f7ff f9b6 	bl	8002c24 <HAL_PWREx_GetVoltageRange>
 80038b8:	6178      	str	r0, [r7, #20]
 80038ba:	e014      	b.n	80038e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80038bc:	4b25      	ldr	r3, [pc, #148]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038c0:	4a24      	ldr	r2, [pc, #144]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80038c8:	4b22      	ldr	r3, [pc, #136]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038d0:	60fb      	str	r3, [r7, #12]
 80038d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038d4:	f7ff f9a6 	bl	8002c24 <HAL_PWREx_GetVoltageRange>
 80038d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80038da:	4b1e      	ldr	r3, [pc, #120]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038de:	4a1d      	ldr	r2, [pc, #116]	@ (8003954 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80038e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038e4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80038ec:	d10b      	bne.n	8003906 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2b80      	cmp	r3, #128	@ 0x80
 80038f2:	d919      	bls.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2ba0      	cmp	r3, #160	@ 0xa0
 80038f8:	d902      	bls.n	8003900 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038fa:	2302      	movs	r3, #2
 80038fc:	613b      	str	r3, [r7, #16]
 80038fe:	e013      	b.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003900:	2301      	movs	r3, #1
 8003902:	613b      	str	r3, [r7, #16]
 8003904:	e010      	b.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2b80      	cmp	r3, #128	@ 0x80
 800390a:	d902      	bls.n	8003912 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800390c:	2303      	movs	r3, #3
 800390e:	613b      	str	r3, [r7, #16]
 8003910:	e00a      	b.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2b80      	cmp	r3, #128	@ 0x80
 8003916:	d102      	bne.n	800391e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003918:	2302      	movs	r3, #2
 800391a:	613b      	str	r3, [r7, #16]
 800391c:	e004      	b.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	2b70      	cmp	r3, #112	@ 0x70
 8003922:	d101      	bne.n	8003928 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003924:	2301      	movs	r3, #1
 8003926:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003928:	4b0b      	ldr	r3, [pc, #44]	@ (8003958 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f023 0207 	bic.w	r2, r3, #7
 8003930:	4909      	ldr	r1, [pc, #36]	@ (8003958 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003932:	693b      	ldr	r3, [r7, #16]
 8003934:	4313      	orrs	r3, r2
 8003936:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003938:	4b07      	ldr	r3, [pc, #28]	@ (8003958 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f003 0307 	and.w	r3, r3, #7
 8003940:	693a      	ldr	r2, [r7, #16]
 8003942:	429a      	cmp	r2, r3
 8003944:	d001      	beq.n	800394a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e000      	b.n	800394c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3718      	adds	r7, #24
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	40021000 	.word	0x40021000
 8003958:	40022000 	.word	0x40022000

0800395c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003964:	2300      	movs	r3, #0
 8003966:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003968:	2300      	movs	r3, #0
 800396a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003974:	2b00      	cmp	r3, #0
 8003976:	d031      	beq.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800397c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003980:	d01a      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003982:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003986:	d814      	bhi.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003988:	2b00      	cmp	r3, #0
 800398a:	d009      	beq.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800398c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003990:	d10f      	bne.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003992:	4b5d      	ldr	r3, [pc, #372]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	4a5c      	ldr	r2, [pc, #368]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003998:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800399c:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800399e:	e00c      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	3304      	adds	r3, #4
 80039a4:	2100      	movs	r1, #0
 80039a6:	4618      	mov	r0, r3
 80039a8:	f000 f9ce 	bl	8003d48 <RCCEx_PLLSAI1_Config>
 80039ac:	4603      	mov	r3, r0
 80039ae:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80039b0:	e003      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80039b2:	2301      	movs	r3, #1
 80039b4:	74fb      	strb	r3, [r7, #19]
      break;
 80039b6:	e000      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80039b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039ba:	7cfb      	ldrb	r3, [r7, #19]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10b      	bne.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039c0:	4b51      	ldr	r3, [pc, #324]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039c6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ce:	494e      	ldr	r1, [pc, #312]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039d0:	4313      	orrs	r3, r2
 80039d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80039d6:	e001      	b.n	80039dc <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d8:	7cfb      	ldrb	r3, [r7, #19]
 80039da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 809e 	beq.w	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039ea:	2300      	movs	r3, #0
 80039ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80039ee:	4b46      	ldr	r3, [pc, #280]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80039f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d101      	bne.n	80039fe <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80039fa:	2301      	movs	r3, #1
 80039fc:	e000      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 80039fe:	2300      	movs	r3, #0
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00d      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a04:	4b40      	ldr	r3, [pc, #256]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a08:	4a3f      	ldr	r2, [pc, #252]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a10:	4b3d      	ldr	r3, [pc, #244]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a18:	60bb      	str	r3, [r7, #8]
 8003a1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a20:	4b3a      	ldr	r3, [pc, #232]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a39      	ldr	r2, [pc, #228]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a26:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a2c:	f7fe fe04 	bl	8002638 <HAL_GetTick>
 8003a30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a32:	e009      	b.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a34:	f7fe fe00 	bl	8002638 <HAL_GetTick>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	2b02      	cmp	r3, #2
 8003a40:	d902      	bls.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	74fb      	strb	r3, [r7, #19]
        break;
 8003a46:	e005      	b.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003a48:	4b30      	ldr	r3, [pc, #192]	@ (8003b0c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d0ef      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003a54:	7cfb      	ldrb	r3, [r7, #19]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d15a      	bne.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a60:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d01e      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d019      	beq.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003a76:	4b24      	ldr	r3, [pc, #144]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a7c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003a80:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003a82:	4b21      	ldr	r3, [pc, #132]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a88:	4a1f      	ldr	r2, [pc, #124]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003a92:	4b1d      	ldr	r3, [pc, #116]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a98:	4a1b      	ldr	r2, [pc, #108]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a9e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003aa2:	4a19      	ldr	r2, [pc, #100]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	f003 0301 	and.w	r3, r3, #1
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d016      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ab4:	f7fe fdc0 	bl	8002638 <HAL_GetTick>
 8003ab8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003abc:	f7fe fdbc 	bl	8002638 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d902      	bls.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	74fb      	strb	r3, [r7, #19]
            break;
 8003ad2:	e006      	b.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ada:	f003 0302 	and.w	r3, r3, #2
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d0ec      	beq.n	8003abc <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003ae2:	7cfb      	ldrb	r3, [r7, #19]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d10b      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ae8:	4b07      	ldr	r3, [pc, #28]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003af6:	4904      	ldr	r1, [pc, #16]	@ (8003b08 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003af8:	4313      	orrs	r3, r2
 8003afa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003afe:	e009      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	74bb      	strb	r3, [r7, #18]
 8003b04:	e006      	b.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003b06:	bf00      	nop
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b10:	7cfb      	ldrb	r3, [r7, #19]
 8003b12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b14:	7c7b      	ldrb	r3, [r7, #17]
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d105      	bne.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b1a:	4b8a      	ldr	r3, [pc, #552]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1e:	4a89      	ldr	r2, [pc, #548]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b24:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b32:	4b84      	ldr	r3, [pc, #528]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b38:	f023 0203 	bic.w	r2, r3, #3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a1b      	ldr	r3, [r3, #32]
 8003b40:	4980      	ldr	r1, [pc, #512]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0302 	and.w	r3, r3, #2
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b54:	4b7b      	ldr	r3, [pc, #492]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5a:	f023 020c 	bic.w	r2, r3, #12
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	4978      	ldr	r1, [pc, #480]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0320 	and.w	r3, r3, #32
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003b76:	4b73      	ldr	r3, [pc, #460]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	496f      	ldr	r1, [pc, #444]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003b98:	4b6a      	ldr	r3, [pc, #424]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b9e:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba6:	4967      	ldr	r1, [pc, #412]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d00a      	beq.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003bba:	4b62      	ldr	r3, [pc, #392]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bc0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bc8:	495e      	ldr	r1, [pc, #376]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d00a      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003bdc:	4b59      	ldr	r3, [pc, #356]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003be2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bea:	4956      	ldr	r1, [pc, #344]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003bec:	4313      	orrs	r3, r2
 8003bee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003bfe:	4b51      	ldr	r3, [pc, #324]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c04:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0c:	494d      	ldr	r1, [pc, #308]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d028      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003c20:	4b48      	ldr	r3, [pc, #288]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c26:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c2e:	4945      	ldr	r1, [pc, #276]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c30:	4313      	orrs	r3, r2
 8003c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c3a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c3e:	d106      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c40:	4b40      	ldr	r3, [pc, #256]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	4a3f      	ldr	r2, [pc, #252]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003c4a:	60d3      	str	r3, [r2, #12]
 8003c4c:	e011      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c52:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003c56:	d10c      	bne.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	3304      	adds	r3, #4
 8003c5c:	2101      	movs	r1, #1
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f000 f872 	bl	8003d48 <RCCEx_PLLSAI1_Config>
 8003c64:	4603      	mov	r3, r0
 8003c66:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003c68:	7cfb      	ldrb	r3, [r7, #19]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d001      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003c6e:	7cfb      	ldrb	r3, [r7, #19]
 8003c70:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d028      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c7e:	4b31      	ldr	r3, [pc, #196]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c84:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c8c:	492d      	ldr	r1, [pc, #180]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c9c:	d106      	bne.n	8003cac <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c9e:	4b29      	ldr	r3, [pc, #164]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca0:	68db      	ldr	r3, [r3, #12]
 8003ca2:	4a28      	ldr	r2, [pc, #160]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ca8:	60d3      	str	r3, [r2, #12]
 8003caa:	e011      	b.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cb0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003cb4:	d10c      	bne.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	3304      	adds	r3, #4
 8003cba:	2101      	movs	r1, #1
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f000 f843 	bl	8003d48 <RCCEx_PLLSAI1_Config>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cc6:	7cfb      	ldrb	r3, [r7, #19]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003ccc:	7cfb      	ldrb	r3, [r7, #19]
 8003cce:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01c      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cdc:	4b19      	ldr	r3, [pc, #100]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ce2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cea:	4916      	ldr	r1, [pc, #88]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cec:	4313      	orrs	r3, r2
 8003cee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cfa:	d10c      	bne.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3304      	adds	r3, #4
 8003d00:	2102      	movs	r1, #2
 8003d02:	4618      	mov	r0, r3
 8003d04:	f000 f820 	bl	8003d48 <RCCEx_PLLSAI1_Config>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d0c:	7cfb      	ldrb	r3, [r7, #19]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d001      	beq.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003d12:	7cfb      	ldrb	r3, [r7, #19]
 8003d14:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d22:	4b08      	ldr	r3, [pc, #32]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d28:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d30:	4904      	ldr	r1, [pc, #16]	@ (8003d44 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d38:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	3718      	adds	r7, #24
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}
 8003d42:	bf00      	nop
 8003d44:	40021000 	.word	0x40021000

08003d48 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
 8003d50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d52:	2300      	movs	r3, #0
 8003d54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d56:	4b74      	ldr	r3, [pc, #464]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d58:	68db      	ldr	r3, [r3, #12]
 8003d5a:	f003 0303 	and.w	r3, r3, #3
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d018      	beq.n	8003d94 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d62:	4b71      	ldr	r3, [pc, #452]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f003 0203 	and.w	r2, r3, #3
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d10d      	bne.n	8003d8e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
       ||
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d009      	beq.n	8003d8e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003d7a:	4b6b      	ldr	r3, [pc, #428]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	091b      	lsrs	r3, r3, #4
 8003d80:	f003 0307 	and.w	r3, r3, #7
 8003d84:	1c5a      	adds	r2, r3, #1
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	685b      	ldr	r3, [r3, #4]
       ||
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d047      	beq.n	8003e1e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003d8e:	2301      	movs	r3, #1
 8003d90:	73fb      	strb	r3, [r7, #15]
 8003d92:	e044      	b.n	8003e1e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	2b03      	cmp	r3, #3
 8003d9a:	d018      	beq.n	8003dce <RCCEx_PLLSAI1_Config+0x86>
 8003d9c:	2b03      	cmp	r3, #3
 8003d9e:	d825      	bhi.n	8003dec <RCCEx_PLLSAI1_Config+0xa4>
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d002      	beq.n	8003daa <RCCEx_PLLSAI1_Config+0x62>
 8003da4:	2b02      	cmp	r3, #2
 8003da6:	d009      	beq.n	8003dbc <RCCEx_PLLSAI1_Config+0x74>
 8003da8:	e020      	b.n	8003dec <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003daa:	4b5f      	ldr	r3, [pc, #380]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d11d      	bne.n	8003df2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dba:	e01a      	b.n	8003df2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003dbc:	4b5a      	ldr	r3, [pc, #360]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d116      	bne.n	8003df6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dcc:	e013      	b.n	8003df6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003dce:	4b56      	ldr	r3, [pc, #344]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d10f      	bne.n	8003dfa <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003dda:	4b53      	ldr	r3, [pc, #332]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d109      	bne.n	8003dfa <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003dea:	e006      	b.n	8003dfa <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      break;
 8003df0:	e004      	b.n	8003dfc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003df2:	bf00      	nop
 8003df4:	e002      	b.n	8003dfc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003df6:	bf00      	nop
 8003df8:	e000      	b.n	8003dfc <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003dfa:	bf00      	nop
    }

    if(status == HAL_OK)
 8003dfc:	7bfb      	ldrb	r3, [r7, #15]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10d      	bne.n	8003e1e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e02:	4b49      	ldr	r3, [pc, #292]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e04:	68db      	ldr	r3, [r3, #12]
 8003e06:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6819      	ldr	r1, [r3, #0]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	3b01      	subs	r3, #1
 8003e14:	011b      	lsls	r3, r3, #4
 8003e16:	430b      	orrs	r3, r1
 8003e18:	4943      	ldr	r1, [pc, #268]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d17c      	bne.n	8003f1e <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e24:	4b40      	ldr	r3, [pc, #256]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a3f      	ldr	r2, [pc, #252]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e2a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003e2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e30:	f7fe fc02 	bl	8002638 <HAL_GetTick>
 8003e34:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e36:	e009      	b.n	8003e4c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e38:	f7fe fbfe 	bl	8002638 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b02      	cmp	r3, #2
 8003e44:	d902      	bls.n	8003e4c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	73fb      	strb	r3, [r7, #15]
        break;
 8003e4a:	e005      	b.n	8003e58 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e4c:	4b36      	ldr	r3, [pc, #216]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1ef      	bne.n	8003e38 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e58:	7bfb      	ldrb	r3, [r7, #15]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d15f      	bne.n	8003f1e <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d110      	bne.n	8003e86 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e64:	4b30      	ldr	r3, [pc, #192]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e66:	691b      	ldr	r3, [r3, #16]
 8003e68:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003e6c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e70:	687a      	ldr	r2, [r7, #4]
 8003e72:	6892      	ldr	r2, [r2, #8]
 8003e74:	0211      	lsls	r1, r2, #8
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	68d2      	ldr	r2, [r2, #12]
 8003e7a:	06d2      	lsls	r2, r2, #27
 8003e7c:	430a      	orrs	r2, r1
 8003e7e:	492a      	ldr	r1, [pc, #168]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e80:	4313      	orrs	r3, r2
 8003e82:	610b      	str	r3, [r1, #16]
 8003e84:	e027      	b.n	8003ed6 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d112      	bne.n	8003eb2 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e8c:	4b26      	ldr	r3, [pc, #152]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e8e:	691b      	ldr	r3, [r3, #16]
 8003e90:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003e94:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003e98:	687a      	ldr	r2, [r7, #4]
 8003e9a:	6892      	ldr	r2, [r2, #8]
 8003e9c:	0211      	lsls	r1, r2, #8
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6912      	ldr	r2, [r2, #16]
 8003ea2:	0852      	lsrs	r2, r2, #1
 8003ea4:	3a01      	subs	r2, #1
 8003ea6:	0552      	lsls	r2, r2, #21
 8003ea8:	430a      	orrs	r2, r1
 8003eaa:	491f      	ldr	r1, [pc, #124]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eac:	4313      	orrs	r3, r2
 8003eae:	610b      	str	r3, [r1, #16]
 8003eb0:	e011      	b.n	8003ed6 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003eb2:	4b1d      	ldr	r3, [pc, #116]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003eba:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003ebe:	687a      	ldr	r2, [r7, #4]
 8003ec0:	6892      	ldr	r2, [r2, #8]
 8003ec2:	0211      	lsls	r1, r2, #8
 8003ec4:	687a      	ldr	r2, [r7, #4]
 8003ec6:	6952      	ldr	r2, [r2, #20]
 8003ec8:	0852      	lsrs	r2, r2, #1
 8003eca:	3a01      	subs	r2, #1
 8003ecc:	0652      	lsls	r2, r2, #25
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	4915      	ldr	r1, [pc, #84]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003ed6:	4b14      	ldr	r3, [pc, #80]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4a13      	ldr	r2, [pc, #76]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003edc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003ee0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ee2:	f7fe fba9 	bl	8002638 <HAL_GetTick>
 8003ee6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ee8:	e009      	b.n	8003efe <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003eea:	f7fe fba5 	bl	8002638 <HAL_GetTick>
 8003eee:	4602      	mov	r2, r0
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	1ad3      	subs	r3, r2, r3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d902      	bls.n	8003efe <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8003ef8:	2303      	movs	r3, #3
 8003efa:	73fb      	strb	r3, [r7, #15]
          break;
 8003efc:	e005      	b.n	8003f0a <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003efe:	4b0a      	ldr	r3, [pc, #40]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d0ef      	beq.n	8003eea <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8003f0a:	7bfb      	ldrb	r3, [r7, #15]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d106      	bne.n	8003f1e <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f10:	4b05      	ldr	r3, [pc, #20]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f12:	691a      	ldr	r2, [r3, #16]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	699b      	ldr	r3, [r3, #24]
 8003f18:	4903      	ldr	r1, [pc, #12]	@ (8003f28 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f20:	4618      	mov	r0, r3
 8003f22:	3710      	adds	r7, #16
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}
 8003f28:	40021000 	.word	0x40021000

08003f2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e095      	b.n	800406a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d108      	bne.n	8003f58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f4e:	d009      	beq.n	8003f64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2200      	movs	r2, #0
 8003f54:	61da      	str	r2, [r3, #28]
 8003f56:	e005      	b.n	8003f64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d106      	bne.n	8003f84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fe f8da 	bl	8002138 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2202      	movs	r2, #2
 8003f88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f9a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fa4:	d902      	bls.n	8003fac <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	60fb      	str	r3, [r7, #12]
 8003faa:	e002      	b.n	8003fb2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fb0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	68db      	ldr	r3, [r3, #12]
 8003fb6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fba:	d007      	beq.n	8003fcc <HAL_SPI_Init+0xa0>
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	68db      	ldr	r3, [r3, #12]
 8003fc0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fc4:	d002      	beq.n	8003fcc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fdc:	431a      	orrs	r2, r3
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	691b      	ldr	r3, [r3, #16]
 8003fe2:	f003 0302 	and.w	r3, r3, #2
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	695b      	ldr	r3, [r3, #20]
 8003fec:	f003 0301 	and.w	r3, r3, #1
 8003ff0:	431a      	orrs	r2, r3
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	699b      	ldr	r3, [r3, #24]
 8003ff6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ffa:	431a      	orrs	r2, r3
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	69db      	ldr	r3, [r3, #28]
 8004000:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004004:	431a      	orrs	r2, r3
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400e:	ea42 0103 	orr.w	r1, r2, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004016:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	430a      	orrs	r2, r1
 8004020:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	0c1b      	lsrs	r3, r3, #16
 8004028:	f003 0204 	and.w	r2, r3, #4
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403a:	f003 0308 	and.w	r3, r3, #8
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	68db      	ldr	r3, [r3, #12]
 8004044:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004048:	ea42 0103 	orr.w	r1, r2, r3
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2200      	movs	r2, #0
 800405e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2201      	movs	r2, #1
 8004064:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3710      	adds	r7, #16
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}

08004072 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004072:	b580      	push	{r7, lr}
 8004074:	b088      	sub	sp, #32
 8004076:	af00      	add	r7, sp, #0
 8004078:	60f8      	str	r0, [r7, #12]
 800407a:	60b9      	str	r1, [r7, #8]
 800407c:	603b      	str	r3, [r7, #0]
 800407e:	4613      	mov	r3, r2
 8004080:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004082:	f7fe fad9 	bl	8002638 <HAL_GetTick>
 8004086:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b01      	cmp	r3, #1
 8004096:	d001      	beq.n	800409c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004098:	2302      	movs	r3, #2
 800409a:	e15c      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d002      	beq.n	80040a8 <HAL_SPI_Transmit+0x36>
 80040a2:	88fb      	ldrh	r3, [r7, #6]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d101      	bne.n	80040ac <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80040a8:	2301      	movs	r3, #1
 80040aa:	e154      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040b2:	2b01      	cmp	r3, #1
 80040b4:	d101      	bne.n	80040ba <HAL_SPI_Transmit+0x48>
 80040b6:	2302      	movs	r3, #2
 80040b8:	e14d      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2201      	movs	r2, #1
 80040be:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2203      	movs	r2, #3
 80040c6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	2200      	movs	r2, #0
 80040ce:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	88fa      	ldrh	r2, [r7, #6]
 80040da:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	88fa      	ldrh	r2, [r7, #6]
 80040e0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	2200      	movs	r2, #0
 80040e6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	2200      	movs	r2, #0
 80040fc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800410c:	d10f      	bne.n	800412e <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681a      	ldr	r2, [r3, #0]
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800411c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800412c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004138:	2b40      	cmp	r3, #64	@ 0x40
 800413a:	d007      	beq.n	800414c <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800414a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004154:	d952      	bls.n	80041fc <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d002      	beq.n	8004164 <HAL_SPI_Transmit+0xf2>
 800415e:	8b7b      	ldrh	r3, [r7, #26]
 8004160:	2b01      	cmp	r3, #1
 8004162:	d145      	bne.n	80041f0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004168:	881a      	ldrh	r2, [r3, #0]
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004174:	1c9a      	adds	r2, r3, #2
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800417e:	b29b      	uxth	r3, r3
 8004180:	3b01      	subs	r3, #1
 8004182:	b29a      	uxth	r2, r3
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004188:	e032      	b.n	80041f0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b02      	cmp	r3, #2
 8004196:	d112      	bne.n	80041be <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800419c:	881a      	ldrh	r2, [r3, #0]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a8:	1c9a      	adds	r2, r3, #2
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	3b01      	subs	r3, #1
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041bc:	e018      	b.n	80041f0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80041be:	f7fe fa3b 	bl	8002638 <HAL_GetTick>
 80041c2:	4602      	mov	r2, r0
 80041c4:	69fb      	ldr	r3, [r7, #28]
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	683a      	ldr	r2, [r7, #0]
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d803      	bhi.n	80041d6 <HAL_SPI_Transmit+0x164>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041d4:	d102      	bne.n	80041dc <HAL_SPI_Transmit+0x16a>
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d109      	bne.n	80041f0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e0b2      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f4:	b29b      	uxth	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d1c7      	bne.n	800418a <HAL_SPI_Transmit+0x118>
 80041fa:	e083      	b.n	8004304 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d002      	beq.n	800420a <HAL_SPI_Transmit+0x198>
 8004204:	8b7b      	ldrh	r3, [r7, #26]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d177      	bne.n	80042fa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800420e:	b29b      	uxth	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	d912      	bls.n	800423a <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004218:	881a      	ldrh	r2, [r3, #0]
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004224:	1c9a      	adds	r2, r3, #2
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800422e:	b29b      	uxth	r3, r3
 8004230:	3b02      	subs	r3, #2
 8004232:	b29a      	uxth	r2, r3
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004238:	e05f      	b.n	80042fa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	330c      	adds	r3, #12
 8004244:	7812      	ldrb	r2, [r2, #0]
 8004246:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424c:	1c5a      	adds	r2, r3, #1
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004256:	b29b      	uxth	r3, r3
 8004258:	3b01      	subs	r3, #1
 800425a:	b29a      	uxth	r2, r3
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004260:	e04b      	b.n	80042fa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	689b      	ldr	r3, [r3, #8]
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	2b02      	cmp	r3, #2
 800426e:	d12b      	bne.n	80042c8 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b01      	cmp	r3, #1
 8004278:	d912      	bls.n	80042a0 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800427e:	881a      	ldrh	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800428a:	1c9a      	adds	r2, r3, #2
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004294:	b29b      	uxth	r3, r3
 8004296:	3b02      	subs	r3, #2
 8004298:	b29a      	uxth	r2, r3
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800429e:	e02c      	b.n	80042fa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	330c      	adds	r3, #12
 80042aa:	7812      	ldrb	r2, [r2, #0]
 80042ac:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042bc:	b29b      	uxth	r3, r3
 80042be:	3b01      	subs	r3, #1
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042c6:	e018      	b.n	80042fa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042c8:	f7fe f9b6 	bl	8002638 <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	69fb      	ldr	r3, [r7, #28]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	683a      	ldr	r2, [r7, #0]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d803      	bhi.n	80042e0 <HAL_SPI_Transmit+0x26e>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80042de:	d102      	bne.n	80042e6 <HAL_SPI_Transmit+0x274>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d109      	bne.n	80042fa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2201      	movs	r2, #1
 80042ea:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2200      	movs	r2, #0
 80042f2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e02d      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d1ae      	bne.n	8004262 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004304:	69fa      	ldr	r2, [r7, #28]
 8004306:	6839      	ldr	r1, [r7, #0]
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f000 fb65 	bl	80049d8 <SPI_EndRxTxTransaction>
 800430e:	4603      	mov	r3, r0
 8004310:	2b00      	cmp	r3, #0
 8004312:	d002      	beq.n	800431a <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2220      	movs	r2, #32
 8004318:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10a      	bne.n	8004338 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004322:	2300      	movs	r3, #0
 8004324:	617b      	str	r3, [r7, #20]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	617b      	str	r3, [r7, #20]
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	689b      	ldr	r3, [r3, #8]
 8004334:	617b      	str	r3, [r7, #20]
 8004336:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800434c:	2b00      	cmp	r3, #0
 800434e:	d001      	beq.n	8004354 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e000      	b.n	8004356 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004354:	2300      	movs	r3, #0
  }
}
 8004356:	4618      	mov	r0, r3
 8004358:	3720      	adds	r7, #32
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}

0800435e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b08a      	sub	sp, #40	@ 0x28
 8004362:	af00      	add	r7, sp, #0
 8004364:	60f8      	str	r0, [r7, #12]
 8004366:	60b9      	str	r1, [r7, #8]
 8004368:	607a      	str	r2, [r7, #4]
 800436a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800436c:	2301      	movs	r3, #1
 800436e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004370:	f7fe f962 	bl	8002638 <HAL_GetTick>
 8004374:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800437c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	685b      	ldr	r3, [r3, #4]
 8004382:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004384:	887b      	ldrh	r3, [r7, #2]
 8004386:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004388:	887b      	ldrh	r3, [r7, #2]
 800438a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800438c:	7ffb      	ldrb	r3, [r7, #31]
 800438e:	2b01      	cmp	r3, #1
 8004390:	d00c      	beq.n	80043ac <HAL_SPI_TransmitReceive+0x4e>
 8004392:	69bb      	ldr	r3, [r7, #24]
 8004394:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004398:	d106      	bne.n	80043a8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d102      	bne.n	80043a8 <HAL_SPI_TransmitReceive+0x4a>
 80043a2:	7ffb      	ldrb	r3, [r7, #31]
 80043a4:	2b04      	cmp	r3, #4
 80043a6:	d001      	beq.n	80043ac <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
 80043aa:	e1f3      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d005      	beq.n	80043be <HAL_SPI_TransmitReceive+0x60>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d002      	beq.n	80043be <HAL_SPI_TransmitReceive+0x60>
 80043b8:	887b      	ldrh	r3, [r7, #2]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d101      	bne.n	80043c2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80043be:	2301      	movs	r3, #1
 80043c0:	e1e8      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d101      	bne.n	80043d0 <HAL_SPI_TransmitReceive+0x72>
 80043cc:	2302      	movs	r3, #2
 80043ce:	e1e1      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2201      	movs	r2, #1
 80043d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2b04      	cmp	r3, #4
 80043e2:	d003      	beq.n	80043ec <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	2205      	movs	r2, #5
 80043e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	2200      	movs	r2, #0
 80043f0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	687a      	ldr	r2, [r7, #4]
 80043f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	887a      	ldrh	r2, [r7, #2]
 80043fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	887a      	ldrh	r2, [r7, #2]
 8004404:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	68ba      	ldr	r2, [r7, #8]
 800440c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	887a      	ldrh	r2, [r7, #2]
 8004412:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	887a      	ldrh	r2, [r7, #2]
 8004418:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2200      	movs	r2, #0
 8004424:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800442e:	d802      	bhi.n	8004436 <HAL_SPI_TransmitReceive+0xd8>
 8004430:	8abb      	ldrh	r3, [r7, #20]
 8004432:	2b01      	cmp	r3, #1
 8004434:	d908      	bls.n	8004448 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	685a      	ldr	r2, [r3, #4]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004444:	605a      	str	r2, [r3, #4]
 8004446:	e007      	b.n	8004458 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	685a      	ldr	r2, [r3, #4]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004456:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004462:	2b40      	cmp	r3, #64	@ 0x40
 8004464:	d007      	beq.n	8004476 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004474:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800447e:	f240 8083 	bls.w	8004588 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	685b      	ldr	r3, [r3, #4]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d002      	beq.n	8004490 <HAL_SPI_TransmitReceive+0x132>
 800448a:	8afb      	ldrh	r3, [r7, #22]
 800448c:	2b01      	cmp	r3, #1
 800448e:	d16f      	bne.n	8004570 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004494:	881a      	ldrh	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a0:	1c9a      	adds	r2, r3, #2
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044aa:	b29b      	uxth	r3, r3
 80044ac:	3b01      	subs	r3, #1
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80044b4:	e05c      	b.n	8004570 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 0302 	and.w	r3, r3, #2
 80044c0:	2b02      	cmp	r3, #2
 80044c2:	d11b      	bne.n	80044fc <HAL_SPI_TransmitReceive+0x19e>
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044c8:	b29b      	uxth	r3, r3
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d016      	beq.n	80044fc <HAL_SPI_TransmitReceive+0x19e>
 80044ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d113      	bne.n	80044fc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044d8:	881a      	ldrh	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e4:	1c9a      	adds	r2, r3, #2
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80044ee:	b29b      	uxth	r3, r3
 80044f0:	3b01      	subs	r3, #1
 80044f2:	b29a      	uxth	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	689b      	ldr	r3, [r3, #8]
 8004502:	f003 0301 	and.w	r3, r3, #1
 8004506:	2b01      	cmp	r3, #1
 8004508:	d11c      	bne.n	8004544 <HAL_SPI_TransmitReceive+0x1e6>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004510:	b29b      	uxth	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d016      	beq.n	8004544 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	68da      	ldr	r2, [r3, #12]
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	b292      	uxth	r2, r2
 8004522:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004528:	1c9a      	adds	r2, r3, #2
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004534:	b29b      	uxth	r3, r3
 8004536:	3b01      	subs	r3, #1
 8004538:	b29a      	uxth	r2, r3
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004540:	2301      	movs	r3, #1
 8004542:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004544:	f7fe f878 	bl	8002638 <HAL_GetTick>
 8004548:	4602      	mov	r2, r0
 800454a:	6a3b      	ldr	r3, [r7, #32]
 800454c:	1ad3      	subs	r3, r2, r3
 800454e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004550:	429a      	cmp	r2, r3
 8004552:	d80d      	bhi.n	8004570 <HAL_SPI_TransmitReceive+0x212>
 8004554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004556:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800455a:	d009      	beq.n	8004570 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800456c:	2303      	movs	r3, #3
 800456e:	e111      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004574:	b29b      	uxth	r3, r3
 8004576:	2b00      	cmp	r3, #0
 8004578:	d19d      	bne.n	80044b6 <HAL_SPI_TransmitReceive+0x158>
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004580:	b29b      	uxth	r3, r3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d197      	bne.n	80044b6 <HAL_SPI_TransmitReceive+0x158>
 8004586:	e0e5      	b.n	8004754 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d003      	beq.n	8004598 <HAL_SPI_TransmitReceive+0x23a>
 8004590:	8afb      	ldrh	r3, [r7, #22]
 8004592:	2b01      	cmp	r3, #1
 8004594:	f040 80d1 	bne.w	800473a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800459c:	b29b      	uxth	r3, r3
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d912      	bls.n	80045c8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045a6:	881a      	ldrh	r2, [r3, #0]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045b2:	1c9a      	adds	r2, r3, #2
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045bc:	b29b      	uxth	r3, r3
 80045be:	3b02      	subs	r3, #2
 80045c0:	b29a      	uxth	r2, r3
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80045c6:	e0b8      	b.n	800473a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	330c      	adds	r3, #12
 80045d2:	7812      	ldrb	r2, [r2, #0]
 80045d4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045da:	1c5a      	adds	r2, r3, #1
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80045e4:	b29b      	uxth	r3, r3
 80045e6:	3b01      	subs	r3, #1
 80045e8:	b29a      	uxth	r2, r3
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045ee:	e0a4      	b.n	800473a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d134      	bne.n	8004668 <HAL_SPI_TransmitReceive+0x30a>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004602:	b29b      	uxth	r3, r3
 8004604:	2b00      	cmp	r3, #0
 8004606:	d02f      	beq.n	8004668 <HAL_SPI_TransmitReceive+0x30a>
 8004608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460a:	2b01      	cmp	r3, #1
 800460c:	d12c      	bne.n	8004668 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004612:	b29b      	uxth	r3, r3
 8004614:	2b01      	cmp	r3, #1
 8004616:	d912      	bls.n	800463e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800461c:	881a      	ldrh	r2, [r3, #0]
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004628:	1c9a      	adds	r2, r3, #2
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004632:	b29b      	uxth	r3, r3
 8004634:	3b02      	subs	r3, #2
 8004636:	b29a      	uxth	r2, r3
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800463c:	e012      	b.n	8004664 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	330c      	adds	r3, #12
 8004648:	7812      	ldrb	r2, [r2, #0]
 800464a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004650:	1c5a      	adds	r2, r3, #1
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004664:	2300      	movs	r3, #0
 8004666:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f003 0301 	and.w	r3, r3, #1
 8004672:	2b01      	cmp	r3, #1
 8004674:	d148      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x3aa>
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800467c:	b29b      	uxth	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d042      	beq.n	8004708 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004688:	b29b      	uxth	r3, r3
 800468a:	2b01      	cmp	r3, #1
 800468c:	d923      	bls.n	80046d6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	68da      	ldr	r2, [r3, #12]
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004698:	b292      	uxth	r2, r2
 800469a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a0:	1c9a      	adds	r2, r3, #2
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	3b02      	subs	r3, #2
 80046b0:	b29a      	uxth	r2, r3
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046be:	b29b      	uxth	r3, r3
 80046c0:	2b01      	cmp	r3, #1
 80046c2:	d81f      	bhi.n	8004704 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	685a      	ldr	r2, [r3, #4]
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80046d2:	605a      	str	r2, [r3, #4]
 80046d4:	e016      	b.n	8004704 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f103 020c 	add.w	r2, r3, #12
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	7812      	ldrb	r2, [r2, #0]
 80046e4:	b2d2      	uxtb	r2, r2
 80046e6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ec:	1c5a      	adds	r2, r3, #1
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	3b01      	subs	r3, #1
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004704:	2301      	movs	r3, #1
 8004706:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004708:	f7fd ff96 	bl	8002638 <HAL_GetTick>
 800470c:	4602      	mov	r2, r0
 800470e:	6a3b      	ldr	r3, [r7, #32]
 8004710:	1ad3      	subs	r3, r2, r3
 8004712:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004714:	429a      	cmp	r2, r3
 8004716:	d803      	bhi.n	8004720 <HAL_SPI_TransmitReceive+0x3c2>
 8004718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800471a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800471e:	d102      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x3c8>
 8004720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004722:	2b00      	cmp	r3, #0
 8004724:	d109      	bne.n	800473a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2201      	movs	r2, #1
 800472a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2200      	movs	r2, #0
 8004732:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004736:	2303      	movs	r3, #3
 8004738:	e02c      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800473e:	b29b      	uxth	r3, r3
 8004740:	2b00      	cmp	r3, #0
 8004742:	f47f af55 	bne.w	80045f0 <HAL_SPI_TransmitReceive+0x292>
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800474c:	b29b      	uxth	r3, r3
 800474e:	2b00      	cmp	r3, #0
 8004750:	f47f af4e 	bne.w	80045f0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004754:	6a3a      	ldr	r2, [r7, #32]
 8004756:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f000 f93d 	bl	80049d8 <SPI_EndRxTxTransaction>
 800475e:	4603      	mov	r3, r0
 8004760:	2b00      	cmp	r3, #0
 8004762:	d008      	beq.n	8004776 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2220      	movs	r2, #32
 8004768:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2200      	movs	r2, #0
 800476e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e00e      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e000      	b.n	8004794 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8004792:	2300      	movs	r3, #0
  }
}
 8004794:	4618      	mov	r0, r3
 8004796:	3728      	adds	r7, #40	@ 0x28
 8004798:	46bd      	mov	sp, r7
 800479a:	bd80      	pop	{r7, pc}

0800479c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b088      	sub	sp, #32
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	603b      	str	r3, [r7, #0]
 80047a8:	4613      	mov	r3, r2
 80047aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80047ac:	f7fd ff44 	bl	8002638 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047b4:	1a9b      	subs	r3, r3, r2
 80047b6:	683a      	ldr	r2, [r7, #0]
 80047b8:	4413      	add	r3, r2
 80047ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80047bc:	f7fd ff3c 	bl	8002638 <HAL_GetTick>
 80047c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80047c2:	4b39      	ldr	r3, [pc, #228]	@ (80048a8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	015b      	lsls	r3, r3, #5
 80047c8:	0d1b      	lsrs	r3, r3, #20
 80047ca:	69fa      	ldr	r2, [r7, #28]
 80047cc:	fb02 f303 	mul.w	r3, r2, r3
 80047d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80047d2:	e054      	b.n	800487e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047da:	d050      	beq.n	800487e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80047dc:	f7fd ff2c 	bl	8002638 <HAL_GetTick>
 80047e0:	4602      	mov	r2, r0
 80047e2:	69bb      	ldr	r3, [r7, #24]
 80047e4:	1ad3      	subs	r3, r2, r3
 80047e6:	69fa      	ldr	r2, [r7, #28]
 80047e8:	429a      	cmp	r2, r3
 80047ea:	d902      	bls.n	80047f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d13d      	bne.n	800486e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004800:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800480a:	d111      	bne.n	8004830 <SPI_WaitFlagStateUntilTimeout+0x94>
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004814:	d004      	beq.n	8004820 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800481e:	d107      	bne.n	8004830 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	681a      	ldr	r2, [r3, #0]
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800482e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004834:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004838:	d10f      	bne.n	800485a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	681a      	ldr	r2, [r3, #0]
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004848:	601a      	str	r2, [r3, #0]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004858:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2200      	movs	r2, #0
 8004866:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800486a:	2303      	movs	r3, #3
 800486c:	e017      	b.n	800489e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	2b00      	cmp	r3, #0
 8004872:	d101      	bne.n	8004878 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004874:	2300      	movs	r3, #0
 8004876:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	3b01      	subs	r3, #1
 800487c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	689a      	ldr	r2, [r3, #8]
 8004884:	68bb      	ldr	r3, [r7, #8]
 8004886:	4013      	ands	r3, r2
 8004888:	68ba      	ldr	r2, [r7, #8]
 800488a:	429a      	cmp	r2, r3
 800488c:	bf0c      	ite	eq
 800488e:	2301      	moveq	r3, #1
 8004890:	2300      	movne	r3, #0
 8004892:	b2db      	uxtb	r3, r3
 8004894:	461a      	mov	r2, r3
 8004896:	79fb      	ldrb	r3, [r7, #7]
 8004898:	429a      	cmp	r2, r3
 800489a:	d19b      	bne.n	80047d4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3720      	adds	r7, #32
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	20000010 	.word	0x20000010

080048ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b08a      	sub	sp, #40	@ 0x28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
 80048b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80048ba:	2300      	movs	r3, #0
 80048bc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80048be:	f7fd febb 	bl	8002638 <HAL_GetTick>
 80048c2:	4602      	mov	r2, r0
 80048c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c6:	1a9b      	subs	r3, r3, r2
 80048c8:	683a      	ldr	r2, [r7, #0]
 80048ca:	4413      	add	r3, r2
 80048cc:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80048ce:	f7fd feb3 	bl	8002638 <HAL_GetTick>
 80048d2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80048dc:	4b3d      	ldr	r3, [pc, #244]	@ (80049d4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	4613      	mov	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4413      	add	r3, r2
 80048e6:	00da      	lsls	r2, r3, #3
 80048e8:	1ad3      	subs	r3, r2, r3
 80048ea:	0d1b      	lsrs	r3, r3, #20
 80048ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80048ee:	fb02 f303 	mul.w	r3, r2, r3
 80048f2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80048f4:	e060      	b.n	80049b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80048f6:	68bb      	ldr	r3, [r7, #8]
 80048f8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80048fc:	d107      	bne.n	800490e <SPI_WaitFifoStateUntilTimeout+0x62>
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d104      	bne.n	800490e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	781b      	ldrb	r3, [r3, #0]
 8004908:	b2db      	uxtb	r3, r3
 800490a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800490c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004914:	d050      	beq.n	80049b8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004916:	f7fd fe8f 	bl	8002638 <HAL_GetTick>
 800491a:	4602      	mov	r2, r0
 800491c:	6a3b      	ldr	r3, [r7, #32]
 800491e:	1ad3      	subs	r3, r2, r3
 8004920:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004922:	429a      	cmp	r2, r3
 8004924:	d902      	bls.n	800492c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004926:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004928:	2b00      	cmp	r3, #0
 800492a:	d13d      	bne.n	80049a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	685a      	ldr	r2, [r3, #4]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800493a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	685b      	ldr	r3, [r3, #4]
 8004940:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004944:	d111      	bne.n	800496a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800494e:	d004      	beq.n	800495a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004958:	d107      	bne.n	800496a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004968:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004972:	d10f      	bne.n	8004994 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004982:	601a      	str	r2, [r3, #0]
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004992:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e010      	b.n	80049ca <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80049ae:	2300      	movs	r3, #0
 80049b0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80049b2:	69bb      	ldr	r3, [r7, #24]
 80049b4:	3b01      	subs	r3, #1
 80049b6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	689a      	ldr	r2, [r3, #8]
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	4013      	ands	r3, r2
 80049c2:	687a      	ldr	r2, [r7, #4]
 80049c4:	429a      	cmp	r2, r3
 80049c6:	d196      	bne.n	80048f6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	3728      	adds	r7, #40	@ 0x28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	20000010 	.word	0x20000010

080049d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af02      	add	r7, sp, #8
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	60b9      	str	r1, [r7, #8]
 80049e2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80049f0:	68f8      	ldr	r0, [r7, #12]
 80049f2:	f7ff ff5b 	bl	80048ac <SPI_WaitFifoStateUntilTimeout>
 80049f6:	4603      	mov	r3, r0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d007      	beq.n	8004a0c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a00:	f043 0220 	orr.w	r2, r3, #32
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a08:	2303      	movs	r3, #3
 8004a0a:	e027      	b.n	8004a5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	9300      	str	r3, [sp, #0]
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2200      	movs	r2, #0
 8004a14:	2180      	movs	r1, #128	@ 0x80
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f7ff fec0 	bl	800479c <SPI_WaitFlagStateUntilTimeout>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d007      	beq.n	8004a32 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a26:	f043 0220 	orr.w	r2, r3, #32
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a2e:	2303      	movs	r3, #3
 8004a30:	e014      	b.n	8004a5c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	9300      	str	r3, [sp, #0]
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004a3e:	68f8      	ldr	r0, [r7, #12]
 8004a40:	f7ff ff34 	bl	80048ac <SPI_WaitFifoStateUntilTimeout>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d007      	beq.n	8004a5a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004a4e:	f043 0220 	orr.w	r2, r3, #32
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004a56:	2303      	movs	r3, #3
 8004a58:	e000      	b.n	8004a5c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3710      	adds	r7, #16
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}

08004a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b082      	sub	sp, #8
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e049      	b.n	8004b0a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d106      	bne.n	8004a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004a8a:	6878      	ldr	r0, [r7, #4]
 8004a8c:	f7fd fbb4 	bl	80021f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2202      	movs	r2, #2
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	3304      	adds	r3, #4
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	4610      	mov	r0, r2
 8004aa4:	f000 fa82 	bl	8004fac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2201      	movs	r2, #1
 8004ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	2201      	movs	r2, #1
 8004abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	2201      	movs	r2, #1
 8004adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2201      	movs	r2, #1
 8004aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
	...

08004b14 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b22:	b2db      	uxtb	r3, r3
 8004b24:	2b01      	cmp	r3, #1
 8004b26:	d001      	beq.n	8004b2c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	e03b      	b.n	8004ba4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2202      	movs	r2, #2
 8004b30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68da      	ldr	r2, [r3, #12]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	f042 0201 	orr.w	r2, r2, #1
 8004b42:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a19      	ldr	r2, [pc, #100]	@ (8004bb0 <HAL_TIM_Base_Start_IT+0x9c>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d009      	beq.n	8004b62 <HAL_TIM_Base_Start_IT+0x4e>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b56:	d004      	beq.n	8004b62 <HAL_TIM_Base_Start_IT+0x4e>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a15      	ldr	r2, [pc, #84]	@ (8004bb4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004b5e:	4293      	cmp	r3, r2
 8004b60:	d115      	bne.n	8004b8e <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689a      	ldr	r2, [r3, #8]
 8004b68:	4b13      	ldr	r3, [pc, #76]	@ (8004bb8 <HAL_TIM_Base_Start_IT+0xa4>)
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2b06      	cmp	r3, #6
 8004b72:	d015      	beq.n	8004ba0 <HAL_TIM_Base_Start_IT+0x8c>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b7a:	d011      	beq.n	8004ba0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f042 0201 	orr.w	r2, r2, #1
 8004b8a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b8c:	e008      	b.n	8004ba0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f042 0201 	orr.w	r2, r2, #1
 8004b9c:	601a      	str	r2, [r3, #0]
 8004b9e:	e000      	b.n	8004ba2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ba0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004ba2:	2300      	movs	r3, #0
}
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	3714      	adds	r7, #20
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bae:	4770      	bx	lr
 8004bb0:	40012c00 	.word	0x40012c00
 8004bb4:	40014000 	.word	0x40014000
 8004bb8:	00010007 	.word	0x00010007

08004bbc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b084      	sub	sp, #16
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	68db      	ldr	r3, [r3, #12]
 8004bca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	691b      	ldr	r3, [r3, #16]
 8004bd2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	f003 0302 	and.w	r3, r3, #2
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d020      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f003 0302 	and.w	r3, r3, #2
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d01b      	beq.n	8004c20 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f06f 0202 	mvn.w	r2, #2
 8004bf0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	2201      	movs	r2, #1
 8004bf6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	699b      	ldr	r3, [r3, #24]
 8004bfe:	f003 0303 	and.w	r3, r3, #3
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f000 f9b2 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004c0c:	e005      	b.n	8004c1a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c0e:	6878      	ldr	r0, [r7, #4]
 8004c10:	f000 f9a4 	bl	8004f5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c14:	6878      	ldr	r0, [r7, #4]
 8004c16:	f000 f9b5 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f003 0304 	and.w	r3, r3, #4
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d020      	beq.n	8004c6c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	f003 0304 	and.w	r3, r3, #4
 8004c30:	2b00      	cmp	r3, #0
 8004c32:	d01b      	beq.n	8004c6c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f06f 0204 	mvn.w	r2, #4
 8004c3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2202      	movs	r2, #2
 8004c42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	699b      	ldr	r3, [r3, #24]
 8004c4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d003      	beq.n	8004c5a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 f98c 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004c58:	e005      	b.n	8004c66 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f97e 	bl	8004f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f000 f98f 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f003 0308 	and.w	r3, r3, #8
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d020      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0308 	and.w	r3, r3, #8
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01b      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0208 	mvn.w	r2, #8
 8004c88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2204      	movs	r2, #4
 8004c8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	69db      	ldr	r3, [r3, #28]
 8004c96:	f003 0303 	and.w	r3, r3, #3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 f966 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004ca4:	e005      	b.n	8004cb2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 f958 	bl	8004f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 f969 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 0310 	and.w	r3, r3, #16
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d020      	beq.n	8004d04 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 0310 	and.w	r3, r3, #16
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01b      	beq.n	8004d04 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0210 	mvn.w	r2, #16
 8004cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2208      	movs	r2, #8
 8004cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	69db      	ldr	r3, [r3, #28]
 8004ce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 f940 	bl	8004f70 <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 f932 	bl	8004f5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 f943 	bl	8004f84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 0301 	and.w	r3, r3, #1
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d00c      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d007      	beq.n	8004d28 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0201 	mvn.w	r2, #1
 8004d20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004d22:	6878      	ldr	r0, [r7, #4]
 8004d24:	f7fd f8c8 	bl	8001eb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d104      	bne.n	8004d3c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8004d32:	68bb      	ldr	r3, [r7, #8]
 8004d34:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d00c      	beq.n	8004d56 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d007      	beq.n	8004d56 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004d4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f000 faa5 	bl	80052a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d00c      	beq.n	8004d7a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d007      	beq.n	8004d7a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004d72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fa9d 	bl	80052b4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d00c      	beq.n	8004d9e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d007      	beq.n	8004d9e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004d96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004d98:	6878      	ldr	r0, [r7, #4]
 8004d9a:	f000 f8fd 	bl	8004f98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	f003 0320 	and.w	r3, r3, #32
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d00c      	beq.n	8004dc2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f003 0320 	and.w	r3, r3, #32
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d007      	beq.n	8004dc2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	f06f 0220 	mvn.w	r2, #32
 8004dba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 fa65 	bl	800528c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}

08004dca <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b084      	sub	sp, #16
 8004dce:	af00      	add	r7, sp, #0
 8004dd0:	6078      	str	r0, [r7, #4]
 8004dd2:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d101      	bne.n	8004de6 <HAL_TIM_ConfigClockSource+0x1c>
 8004de2:	2302      	movs	r3, #2
 8004de4:	e0b6      	b.n	8004f54 <HAL_TIM_ConfigClockSource+0x18a>
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2201      	movs	r2, #1
 8004dea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2202      	movs	r2, #2
 8004df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004e04:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004e08:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004e10:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e22:	d03e      	beq.n	8004ea2 <HAL_TIM_ConfigClockSource+0xd8>
 8004e24:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004e28:	f200 8087 	bhi.w	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e30:	f000 8086 	beq.w	8004f40 <HAL_TIM_ConfigClockSource+0x176>
 8004e34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004e38:	d87f      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e3a:	2b70      	cmp	r3, #112	@ 0x70
 8004e3c:	d01a      	beq.n	8004e74 <HAL_TIM_ConfigClockSource+0xaa>
 8004e3e:	2b70      	cmp	r3, #112	@ 0x70
 8004e40:	d87b      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e42:	2b60      	cmp	r3, #96	@ 0x60
 8004e44:	d050      	beq.n	8004ee8 <HAL_TIM_ConfigClockSource+0x11e>
 8004e46:	2b60      	cmp	r3, #96	@ 0x60
 8004e48:	d877      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e4a:	2b50      	cmp	r3, #80	@ 0x50
 8004e4c:	d03c      	beq.n	8004ec8 <HAL_TIM_ConfigClockSource+0xfe>
 8004e4e:	2b50      	cmp	r3, #80	@ 0x50
 8004e50:	d873      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e52:	2b40      	cmp	r3, #64	@ 0x40
 8004e54:	d058      	beq.n	8004f08 <HAL_TIM_ConfigClockSource+0x13e>
 8004e56:	2b40      	cmp	r3, #64	@ 0x40
 8004e58:	d86f      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e5a:	2b30      	cmp	r3, #48	@ 0x30
 8004e5c:	d064      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0x15e>
 8004e5e:	2b30      	cmp	r3, #48	@ 0x30
 8004e60:	d86b      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e62:	2b20      	cmp	r3, #32
 8004e64:	d060      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0x15e>
 8004e66:	2b20      	cmp	r3, #32
 8004e68:	d867      	bhi.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d05c      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0x15e>
 8004e6e:	2b10      	cmp	r3, #16
 8004e70:	d05a      	beq.n	8004f28 <HAL_TIM_ConfigClockSource+0x15e>
 8004e72:	e062      	b.n	8004f3a <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e84:	f000 f97c 	bl	8005180 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e96:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68ba      	ldr	r2, [r7, #8]
 8004e9e:	609a      	str	r2, [r3, #8]
      break;
 8004ea0:	e04f      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004eb2:	f000 f965 	bl	8005180 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	689a      	ldr	r2, [r3, #8]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004ec4:	609a      	str	r2, [r3, #8]
      break;
 8004ec6:	e03c      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ed4:	461a      	mov	r2, r3
 8004ed6:	f000 f8d9 	bl	800508c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2150      	movs	r1, #80	@ 0x50
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	f000 f932 	bl	800514a <TIM_ITRx_SetConfig>
      break;
 8004ee6:	e02c      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004ef0:	683b      	ldr	r3, [r7, #0]
 8004ef2:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ef4:	461a      	mov	r2, r3
 8004ef6:	f000 f8f8 	bl	80050ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2160      	movs	r1, #96	@ 0x60
 8004f00:	4618      	mov	r0, r3
 8004f02:	f000 f922 	bl	800514a <TIM_ITRx_SetConfig>
      break;
 8004f06:	e01c      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f14:	461a      	mov	r2, r3
 8004f16:	f000 f8b9 	bl	800508c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	2140      	movs	r1, #64	@ 0x40
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 f912 	bl	800514a <TIM_ITRx_SetConfig>
      break;
 8004f26:	e00c      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4619      	mov	r1, r3
 8004f32:	4610      	mov	r0, r2
 8004f34:	f000 f909 	bl	800514a <TIM_ITRx_SetConfig>
      break;
 8004f38:	e003      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	73fb      	strb	r3, [r7, #15]
      break;
 8004f3e:	e000      	b.n	8004f42 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004f40:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2201      	movs	r2, #1
 8004f46:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	3710      	adds	r7, #16
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f64:	bf00      	nop
 8004f66:	370c      	adds	r7, #12
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr

08004f70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f70:	b480      	push	{r7}
 8004f72:	b083      	sub	sp, #12
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f78:	bf00      	nop
 8004f7a:	370c      	adds	r7, #12
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f82:	4770      	bx	lr

08004f84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f84:	b480      	push	{r7}
 8004f86:	b083      	sub	sp, #12
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f8c:	bf00      	nop
 8004f8e:	370c      	adds	r7, #12
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr

08004f98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f98:	b480      	push	{r7}
 8004f9a:	b083      	sub	sp, #12
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004fa0:	bf00      	nop
 8004fa2:	370c      	adds	r7, #12
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004faa:	4770      	bx	lr

08004fac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b085      	sub	sp, #20
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	4a30      	ldr	r2, [pc, #192]	@ (8005080 <TIM_Base_SetConfig+0xd4>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d003      	beq.n	8004fcc <TIM_Base_SetConfig+0x20>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fca:	d108      	bne.n	8004fde <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004fd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	685b      	ldr	r3, [r3, #4]
 8004fd8:	68fa      	ldr	r2, [r7, #12]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a27      	ldr	r2, [pc, #156]	@ (8005080 <TIM_Base_SetConfig+0xd4>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d00b      	beq.n	8004ffe <TIM_Base_SetConfig+0x52>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fec:	d007      	beq.n	8004ffe <TIM_Base_SetConfig+0x52>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a24      	ldr	r2, [pc, #144]	@ (8005084 <TIM_Base_SetConfig+0xd8>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d003      	beq.n	8004ffe <TIM_Base_SetConfig+0x52>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a23      	ldr	r2, [pc, #140]	@ (8005088 <TIM_Base_SetConfig+0xdc>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d108      	bne.n	8005010 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005004:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	68fa      	ldr	r2, [r7, #12]
 800500c:	4313      	orrs	r3, r2
 800500e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	4313      	orrs	r3, r2
 800501c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68fa      	ldr	r2, [r7, #12]
 8005022:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	689a      	ldr	r2, [r3, #8]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	681a      	ldr	r2, [r3, #0]
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4a12      	ldr	r2, [pc, #72]	@ (8005080 <TIM_Base_SetConfig+0xd4>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d007      	beq.n	800504c <TIM_Base_SetConfig+0xa0>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	4a11      	ldr	r2, [pc, #68]	@ (8005084 <TIM_Base_SetConfig+0xd8>)
 8005040:	4293      	cmp	r3, r2
 8005042:	d003      	beq.n	800504c <TIM_Base_SetConfig+0xa0>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	4a10      	ldr	r2, [pc, #64]	@ (8005088 <TIM_Base_SetConfig+0xdc>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d103      	bne.n	8005054 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	691a      	ldr	r2, [r3, #16]
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	2b01      	cmp	r3, #1
 8005064:	d105      	bne.n	8005072 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	f023 0201 	bic.w	r2, r3, #1
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	611a      	str	r2, [r3, #16]
  }
}
 8005072:	bf00      	nop
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	40012c00 	.word	0x40012c00
 8005084:	40014000 	.word	0x40014000
 8005088:	40014400 	.word	0x40014400

0800508c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800508c:	b480      	push	{r7}
 800508e:	b087      	sub	sp, #28
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
 80050a2:	f023 0201 	bic.w	r2, r3, #1
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	699b      	ldr	r3, [r3, #24]
 80050ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	011b      	lsls	r3, r3, #4
 80050bc:	693a      	ldr	r2, [r7, #16]
 80050be:	4313      	orrs	r3, r2
 80050c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	f023 030a 	bic.w	r3, r3, #10
 80050c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	693a      	ldr	r2, [r7, #16]
 80050d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	621a      	str	r2, [r3, #32]
}
 80050de:	bf00      	nop
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80050ea:	b480      	push	{r7}
 80050ec:	b087      	sub	sp, #28
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	60f8      	str	r0, [r7, #12]
 80050f2:	60b9      	str	r1, [r7, #8]
 80050f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6a1b      	ldr	r3, [r3, #32]
 80050fa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6a1b      	ldr	r3, [r3, #32]
 8005100:	f023 0210 	bic.w	r2, r3, #16
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800510e:	693b      	ldr	r3, [r7, #16]
 8005110:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005114:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	031b      	lsls	r3, r3, #12
 800511a:	693a      	ldr	r2, [r7, #16]
 800511c:	4313      	orrs	r3, r2
 800511e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005120:	697b      	ldr	r3, [r7, #20]
 8005122:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005126:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005128:	68bb      	ldr	r3, [r7, #8]
 800512a:	011b      	lsls	r3, r3, #4
 800512c:	697a      	ldr	r2, [r7, #20]
 800512e:	4313      	orrs	r3, r2
 8005130:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	693a      	ldr	r2, [r7, #16]
 8005136:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	697a      	ldr	r2, [r7, #20]
 800513c:	621a      	str	r2, [r3, #32]
}
 800513e:	bf00      	nop
 8005140:	371c      	adds	r7, #28
 8005142:	46bd      	mov	sp, r7
 8005144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005148:	4770      	bx	lr

0800514a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800514a:	b480      	push	{r7}
 800514c:	b085      	sub	sp, #20
 800514e:	af00      	add	r7, sp, #0
 8005150:	6078      	str	r0, [r7, #4]
 8005152:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005160:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005162:	683a      	ldr	r2, [r7, #0]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	f043 0307 	orr.w	r3, r3, #7
 800516c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	68fa      	ldr	r2, [r7, #12]
 8005172:	609a      	str	r2, [r3, #8]
}
 8005174:	bf00      	nop
 8005176:	3714      	adds	r7, #20
 8005178:	46bd      	mov	sp, r7
 800517a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517e:	4770      	bx	lr

08005180 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005180:	b480      	push	{r7}
 8005182:	b087      	sub	sp, #28
 8005184:	af00      	add	r7, sp, #0
 8005186:	60f8      	str	r0, [r7, #12]
 8005188:	60b9      	str	r1, [r7, #8]
 800518a:	607a      	str	r2, [r7, #4]
 800518c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005194:	697b      	ldr	r3, [r7, #20]
 8005196:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800519a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	021a      	lsls	r2, r3, #8
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	431a      	orrs	r2, r3
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	4313      	orrs	r3, r2
 80051a8:	697a      	ldr	r2, [r7, #20]
 80051aa:	4313      	orrs	r3, r2
 80051ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	609a      	str	r2, [r3, #8]
}
 80051b4:	bf00      	nop
 80051b6:	371c      	adds	r7, #28
 80051b8:	46bd      	mov	sp, r7
 80051ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051be:	4770      	bx	lr

080051c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
 80051c6:	6078      	str	r0, [r7, #4]
 80051c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d101      	bne.n	80051d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e04f      	b.n	8005278 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a21      	ldr	r2, [pc, #132]	@ (8005284 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d108      	bne.n	8005214 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005208:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	68fa      	ldr	r2, [r7, #12]
 8005210:	4313      	orrs	r3, r2
 8005212:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800521a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	68fa      	ldr	r2, [r7, #12]
 8005222:	4313      	orrs	r3, r2
 8005224:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	68fa      	ldr	r2, [r7, #12]
 800522c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a14      	ldr	r2, [pc, #80]	@ (8005284 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d009      	beq.n	800524c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005240:	d004      	beq.n	800524c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	4a10      	ldr	r2, [pc, #64]	@ (8005288 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d10c      	bne.n	8005266 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005252:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	4313      	orrs	r3, r2
 800525c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	68ba      	ldr	r2, [r7, #8]
 8005264:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005276:	2300      	movs	r3, #0
}
 8005278:	4618      	mov	r0, r3
 800527a:	3714      	adds	r7, #20
 800527c:	46bd      	mov	sp, r7
 800527e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005282:	4770      	bx	lr
 8005284:	40012c00 	.word	0x40012c00
 8005288:	40014000 	.word	0x40014000

0800528c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c6:	4770      	bx	lr

080052c8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	e040      	b.n	800535c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d106      	bne.n	80052f0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80052ea:	6878      	ldr	r0, [r7, #4]
 80052ec:	f7fc ffa8 	bl	8002240 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2224      	movs	r2, #36	@ 0x24
 80052f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f022 0201 	bic.w	r2, r2, #1
 8005304:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530a:	2b00      	cmp	r3, #0
 800530c:	d002      	beq.n	8005314 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f000 fade 	bl	80058d0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005314:	6878      	ldr	r0, [r7, #4]
 8005316:	f000 f8af 	bl	8005478 <UART_SetConfig>
 800531a:	4603      	mov	r3, r0
 800531c:	2b01      	cmp	r3, #1
 800531e:	d101      	bne.n	8005324 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005320:	2301      	movs	r3, #1
 8005322:	e01b      	b.n	800535c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005332:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	689a      	ldr	r2, [r3, #8]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005342:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	681a      	ldr	r2, [r3, #0]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f042 0201 	orr.w	r2, r2, #1
 8005352:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 fb5d 	bl	8005a14 <UART_CheckIdleState>
 800535a:	4603      	mov	r3, r0
}
 800535c:	4618      	mov	r0, r3
 800535e:	3708      	adds	r7, #8
 8005360:	46bd      	mov	sp, r7
 8005362:	bd80      	pop	{r7, pc}

08005364 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b08a      	sub	sp, #40	@ 0x28
 8005368:	af02      	add	r7, sp, #8
 800536a:	60f8      	str	r0, [r7, #12]
 800536c:	60b9      	str	r1, [r7, #8]
 800536e:	603b      	str	r3, [r7, #0]
 8005370:	4613      	mov	r3, r2
 8005372:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005378:	2b20      	cmp	r3, #32
 800537a:	d177      	bne.n	800546c <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800537c:	68bb      	ldr	r3, [r7, #8]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d002      	beq.n	8005388 <HAL_UART_Transmit+0x24>
 8005382:	88fb      	ldrh	r3, [r7, #6]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d101      	bne.n	800538c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8005388:	2301      	movs	r3, #1
 800538a:	e070      	b.n	800546e <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	2200      	movs	r2, #0
 8005390:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2221      	movs	r2, #33	@ 0x21
 8005398:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800539a:	f7fd f94d 	bl	8002638 <HAL_GetTick>
 800539e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	88fa      	ldrh	r2, [r7, #6]
 80053a4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	88fa      	ldrh	r2, [r7, #6]
 80053ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	689b      	ldr	r3, [r3, #8]
 80053b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053b8:	d108      	bne.n	80053cc <HAL_UART_Transmit+0x68>
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	691b      	ldr	r3, [r3, #16]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d104      	bne.n	80053cc <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80053c2:	2300      	movs	r3, #0
 80053c4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	61bb      	str	r3, [r7, #24]
 80053ca:	e003      	b.n	80053d4 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80053cc:	68bb      	ldr	r3, [r7, #8]
 80053ce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80053d0:	2300      	movs	r3, #0
 80053d2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80053d4:	e02f      	b.n	8005436 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80053d6:	683b      	ldr	r3, [r7, #0]
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	697b      	ldr	r3, [r7, #20]
 80053dc:	2200      	movs	r2, #0
 80053de:	2180      	movs	r1, #128	@ 0x80
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f000 fbbf 	bl	8005b64 <UART_WaitOnFlagUntilTimeout>
 80053e6:	4603      	mov	r3, r0
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d004      	beq.n	80053f6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	2220      	movs	r2, #32
 80053f0:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e03b      	b.n	800546e <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d10b      	bne.n	8005414 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	881a      	ldrh	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005408:	b292      	uxth	r2, r2
 800540a:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	3302      	adds	r3, #2
 8005410:	61bb      	str	r3, [r7, #24]
 8005412:	e007      	b.n	8005424 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005414:	69fb      	ldr	r3, [r7, #28]
 8005416:	781a      	ldrb	r2, [r3, #0]
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	3301      	adds	r3, #1
 8005422:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800542a:	b29b      	uxth	r3, r3
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800543c:	b29b      	uxth	r3, r3
 800543e:	2b00      	cmp	r3, #0
 8005440:	d1c9      	bne.n	80053d6 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	9300      	str	r3, [sp, #0]
 8005446:	697b      	ldr	r3, [r7, #20]
 8005448:	2200      	movs	r2, #0
 800544a:	2140      	movs	r1, #64	@ 0x40
 800544c:	68f8      	ldr	r0, [r7, #12]
 800544e:	f000 fb89 	bl	8005b64 <UART_WaitOnFlagUntilTimeout>
 8005452:	4603      	mov	r3, r0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d004      	beq.n	8005462 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	2220      	movs	r2, #32
 800545c:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e005      	b.n	800546e <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2220      	movs	r2, #32
 8005466:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005468:	2300      	movs	r3, #0
 800546a:	e000      	b.n	800546e <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800546c:	2302      	movs	r3, #2
  }
}
 800546e:	4618      	mov	r0, r3
 8005470:	3720      	adds	r7, #32
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
	...

08005478 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005478:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800547c:	b08a      	sub	sp, #40	@ 0x28
 800547e:	af00      	add	r7, sp, #0
 8005480:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005482:	2300      	movs	r3, #0
 8005484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	689a      	ldr	r2, [r3, #8]
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	431a      	orrs	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	695b      	ldr	r3, [r3, #20]
 8005496:	431a      	orrs	r2, r3
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	69db      	ldr	r3, [r3, #28]
 800549c:	4313      	orrs	r3, r2
 800549e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	4bb4      	ldr	r3, [pc, #720]	@ (8005778 <UART_SetConfig+0x300>)
 80054a8:	4013      	ands	r3, r2
 80054aa:	68fa      	ldr	r2, [r7, #12]
 80054ac:	6812      	ldr	r2, [r2, #0]
 80054ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054b0:	430b      	orrs	r3, r1
 80054b2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	685b      	ldr	r3, [r3, #4]
 80054ba:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	68da      	ldr	r2, [r3, #12]
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	430a      	orrs	r2, r1
 80054c8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4aa9      	ldr	r2, [pc, #676]	@ (800577c <UART_SetConfig+0x304>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d004      	beq.n	80054e4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	6a1b      	ldr	r3, [r3, #32]
 80054de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054e0:	4313      	orrs	r3, r2
 80054e2:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	689b      	ldr	r3, [r3, #8]
 80054ea:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f4:	430a      	orrs	r2, r1
 80054f6:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4aa0      	ldr	r2, [pc, #640]	@ (8005780 <UART_SetConfig+0x308>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d126      	bne.n	8005550 <UART_SetConfig+0xd8>
 8005502:	4ba0      	ldr	r3, [pc, #640]	@ (8005784 <UART_SetConfig+0x30c>)
 8005504:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005508:	f003 0303 	and.w	r3, r3, #3
 800550c:	2b03      	cmp	r3, #3
 800550e:	d81b      	bhi.n	8005548 <UART_SetConfig+0xd0>
 8005510:	a201      	add	r2, pc, #4	@ (adr r2, 8005518 <UART_SetConfig+0xa0>)
 8005512:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005516:	bf00      	nop
 8005518:	08005529 	.word	0x08005529
 800551c:	08005539 	.word	0x08005539
 8005520:	08005531 	.word	0x08005531
 8005524:	08005541 	.word	0x08005541
 8005528:	2301      	movs	r3, #1
 800552a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800552e:	e080      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005530:	2302      	movs	r3, #2
 8005532:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005536:	e07c      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005538:	2304      	movs	r3, #4
 800553a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800553e:	e078      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005540:	2308      	movs	r3, #8
 8005542:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005546:	e074      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005548:	2310      	movs	r3, #16
 800554a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800554e:	e070      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a8c      	ldr	r2, [pc, #560]	@ (8005788 <UART_SetConfig+0x310>)
 8005556:	4293      	cmp	r3, r2
 8005558:	d138      	bne.n	80055cc <UART_SetConfig+0x154>
 800555a:	4b8a      	ldr	r3, [pc, #552]	@ (8005784 <UART_SetConfig+0x30c>)
 800555c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005560:	f003 030c 	and.w	r3, r3, #12
 8005564:	2b0c      	cmp	r3, #12
 8005566:	d82d      	bhi.n	80055c4 <UART_SetConfig+0x14c>
 8005568:	a201      	add	r2, pc, #4	@ (adr r2, 8005570 <UART_SetConfig+0xf8>)
 800556a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556e:	bf00      	nop
 8005570:	080055a5 	.word	0x080055a5
 8005574:	080055c5 	.word	0x080055c5
 8005578:	080055c5 	.word	0x080055c5
 800557c:	080055c5 	.word	0x080055c5
 8005580:	080055b5 	.word	0x080055b5
 8005584:	080055c5 	.word	0x080055c5
 8005588:	080055c5 	.word	0x080055c5
 800558c:	080055c5 	.word	0x080055c5
 8005590:	080055ad 	.word	0x080055ad
 8005594:	080055c5 	.word	0x080055c5
 8005598:	080055c5 	.word	0x080055c5
 800559c:	080055c5 	.word	0x080055c5
 80055a0:	080055bd 	.word	0x080055bd
 80055a4:	2300      	movs	r3, #0
 80055a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055aa:	e042      	b.n	8005632 <UART_SetConfig+0x1ba>
 80055ac:	2302      	movs	r3, #2
 80055ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055b2:	e03e      	b.n	8005632 <UART_SetConfig+0x1ba>
 80055b4:	2304      	movs	r3, #4
 80055b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ba:	e03a      	b.n	8005632 <UART_SetConfig+0x1ba>
 80055bc:	2308      	movs	r3, #8
 80055be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055c2:	e036      	b.n	8005632 <UART_SetConfig+0x1ba>
 80055c4:	2310      	movs	r3, #16
 80055c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80055ca:	e032      	b.n	8005632 <UART_SetConfig+0x1ba>
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4a6a      	ldr	r2, [pc, #424]	@ (800577c <UART_SetConfig+0x304>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d12a      	bne.n	800562c <UART_SetConfig+0x1b4>
 80055d6:	4b6b      	ldr	r3, [pc, #428]	@ (8005784 <UART_SetConfig+0x30c>)
 80055d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055dc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80055e0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055e4:	d01a      	beq.n	800561c <UART_SetConfig+0x1a4>
 80055e6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80055ea:	d81b      	bhi.n	8005624 <UART_SetConfig+0x1ac>
 80055ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055f0:	d00c      	beq.n	800560c <UART_SetConfig+0x194>
 80055f2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055f6:	d815      	bhi.n	8005624 <UART_SetConfig+0x1ac>
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d003      	beq.n	8005604 <UART_SetConfig+0x18c>
 80055fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005600:	d008      	beq.n	8005614 <UART_SetConfig+0x19c>
 8005602:	e00f      	b.n	8005624 <UART_SetConfig+0x1ac>
 8005604:	2300      	movs	r3, #0
 8005606:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800560a:	e012      	b.n	8005632 <UART_SetConfig+0x1ba>
 800560c:	2302      	movs	r3, #2
 800560e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005612:	e00e      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005614:	2304      	movs	r3, #4
 8005616:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800561a:	e00a      	b.n	8005632 <UART_SetConfig+0x1ba>
 800561c:	2308      	movs	r3, #8
 800561e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005622:	e006      	b.n	8005632 <UART_SetConfig+0x1ba>
 8005624:	2310      	movs	r3, #16
 8005626:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800562a:	e002      	b.n	8005632 <UART_SetConfig+0x1ba>
 800562c:	2310      	movs	r3, #16
 800562e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4a51      	ldr	r2, [pc, #324]	@ (800577c <UART_SetConfig+0x304>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d17a      	bne.n	8005732 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800563c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005640:	2b08      	cmp	r3, #8
 8005642:	d824      	bhi.n	800568e <UART_SetConfig+0x216>
 8005644:	a201      	add	r2, pc, #4	@ (adr r2, 800564c <UART_SetConfig+0x1d4>)
 8005646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800564a:	bf00      	nop
 800564c:	08005671 	.word	0x08005671
 8005650:	0800568f 	.word	0x0800568f
 8005654:	08005679 	.word	0x08005679
 8005658:	0800568f 	.word	0x0800568f
 800565c:	0800567f 	.word	0x0800567f
 8005660:	0800568f 	.word	0x0800568f
 8005664:	0800568f 	.word	0x0800568f
 8005668:	0800568f 	.word	0x0800568f
 800566c:	08005687 	.word	0x08005687
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005670:	f7fe f8e8 	bl	8003844 <HAL_RCC_GetPCLK1Freq>
 8005674:	61f8      	str	r0, [r7, #28]
        break;
 8005676:	e010      	b.n	800569a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005678:	4b44      	ldr	r3, [pc, #272]	@ (800578c <UART_SetConfig+0x314>)
 800567a:	61fb      	str	r3, [r7, #28]
        break;
 800567c:	e00d      	b.n	800569a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800567e:	f7fe f849 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 8005682:	61f8      	str	r0, [r7, #28]
        break;
 8005684:	e009      	b.n	800569a <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005686:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800568a:	61fb      	str	r3, [r7, #28]
        break;
 800568c:	e005      	b.n	800569a <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 800568e:	2300      	movs	r3, #0
 8005690:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005698:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800569a:	69fb      	ldr	r3, [r7, #28]
 800569c:	2b00      	cmp	r3, #0
 800569e:	f000 8107 	beq.w	80058b0 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	685a      	ldr	r2, [r3, #4]
 80056a6:	4613      	mov	r3, r2
 80056a8:	005b      	lsls	r3, r3, #1
 80056aa:	4413      	add	r3, r2
 80056ac:	69fa      	ldr	r2, [r7, #28]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d305      	bcc.n	80056be <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80056b8:	69fa      	ldr	r2, [r7, #28]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d903      	bls.n	80056c6 <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80056be:	2301      	movs	r3, #1
 80056c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80056c4:	e0f4      	b.n	80058b0 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	2200      	movs	r2, #0
 80056ca:	461c      	mov	r4, r3
 80056cc:	4615      	mov	r5, r2
 80056ce:	f04f 0200 	mov.w	r2, #0
 80056d2:	f04f 0300 	mov.w	r3, #0
 80056d6:	022b      	lsls	r3, r5, #8
 80056d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80056dc:	0222      	lsls	r2, r4, #8
 80056de:	68f9      	ldr	r1, [r7, #12]
 80056e0:	6849      	ldr	r1, [r1, #4]
 80056e2:	0849      	lsrs	r1, r1, #1
 80056e4:	2000      	movs	r0, #0
 80056e6:	4688      	mov	r8, r1
 80056e8:	4681      	mov	r9, r0
 80056ea:	eb12 0a08 	adds.w	sl, r2, r8
 80056ee:	eb43 0b09 	adc.w	fp, r3, r9
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	685b      	ldr	r3, [r3, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	603b      	str	r3, [r7, #0]
 80056fa:	607a      	str	r2, [r7, #4]
 80056fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005700:	4650      	mov	r0, sl
 8005702:	4659      	mov	r1, fp
 8005704:	f7fb fa50 	bl	8000ba8 <__aeabi_uldivmod>
 8005708:	4602      	mov	r2, r0
 800570a:	460b      	mov	r3, r1
 800570c:	4613      	mov	r3, r2
 800570e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005710:	69bb      	ldr	r3, [r7, #24]
 8005712:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005716:	d308      	bcc.n	800572a <UART_SetConfig+0x2b2>
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800571e:	d204      	bcs.n	800572a <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	69ba      	ldr	r2, [r7, #24]
 8005726:	60da      	str	r2, [r3, #12]
 8005728:	e0c2      	b.n	80058b0 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005730:	e0be      	b.n	80058b0 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	69db      	ldr	r3, [r3, #28]
 8005736:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800573a:	d16a      	bne.n	8005812 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 800573c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005740:	2b08      	cmp	r3, #8
 8005742:	d834      	bhi.n	80057ae <UART_SetConfig+0x336>
 8005744:	a201      	add	r2, pc, #4	@ (adr r2, 800574c <UART_SetConfig+0x2d4>)
 8005746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800574a:	bf00      	nop
 800574c:	08005771 	.word	0x08005771
 8005750:	08005791 	.word	0x08005791
 8005754:	08005799 	.word	0x08005799
 8005758:	080057af 	.word	0x080057af
 800575c:	0800579f 	.word	0x0800579f
 8005760:	080057af 	.word	0x080057af
 8005764:	080057af 	.word	0x080057af
 8005768:	080057af 	.word	0x080057af
 800576c:	080057a7 	.word	0x080057a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005770:	f7fe f868 	bl	8003844 <HAL_RCC_GetPCLK1Freq>
 8005774:	61f8      	str	r0, [r7, #28]
        break;
 8005776:	e020      	b.n	80057ba <UART_SetConfig+0x342>
 8005778:	efff69f3 	.word	0xefff69f3
 800577c:	40008000 	.word	0x40008000
 8005780:	40013800 	.word	0x40013800
 8005784:	40021000 	.word	0x40021000
 8005788:	40004400 	.word	0x40004400
 800578c:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005790:	f7fe f86e 	bl	8003870 <HAL_RCC_GetPCLK2Freq>
 8005794:	61f8      	str	r0, [r7, #28]
        break;
 8005796:	e010      	b.n	80057ba <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005798:	4b4c      	ldr	r3, [pc, #304]	@ (80058cc <UART_SetConfig+0x454>)
 800579a:	61fb      	str	r3, [r7, #28]
        break;
 800579c:	e00d      	b.n	80057ba <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800579e:	f7fd ffb9 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 80057a2:	61f8      	str	r0, [r7, #28]
        break;
 80057a4:	e009      	b.n	80057ba <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80057a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80057aa:	61fb      	str	r3, [r7, #28]
        break;
 80057ac:	e005      	b.n	80057ba <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80057b2:	2301      	movs	r3, #1
 80057b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80057b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80057ba:	69fb      	ldr	r3, [r7, #28]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d077      	beq.n	80058b0 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80057c0:	69fb      	ldr	r3, [r7, #28]
 80057c2:	005a      	lsls	r2, r3, #1
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	085b      	lsrs	r3, r3, #1
 80057ca:	441a      	add	r2, r3
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	2b0f      	cmp	r3, #15
 80057da:	d916      	bls.n	800580a <UART_SetConfig+0x392>
 80057dc:	69bb      	ldr	r3, [r7, #24]
 80057de:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057e2:	d212      	bcs.n	800580a <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80057e4:	69bb      	ldr	r3, [r7, #24]
 80057e6:	b29b      	uxth	r3, r3
 80057e8:	f023 030f 	bic.w	r3, r3, #15
 80057ec:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	085b      	lsrs	r3, r3, #1
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	f003 0307 	and.w	r3, r3, #7
 80057f8:	b29a      	uxth	r2, r3
 80057fa:	8afb      	ldrh	r3, [r7, #22]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	8afa      	ldrh	r2, [r7, #22]
 8005806:	60da      	str	r2, [r3, #12]
 8005808:	e052      	b.n	80058b0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005810:	e04e      	b.n	80058b0 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005812:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005816:	2b08      	cmp	r3, #8
 8005818:	d827      	bhi.n	800586a <UART_SetConfig+0x3f2>
 800581a:	a201      	add	r2, pc, #4	@ (adr r2, 8005820 <UART_SetConfig+0x3a8>)
 800581c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005820:	08005845 	.word	0x08005845
 8005824:	0800584d 	.word	0x0800584d
 8005828:	08005855 	.word	0x08005855
 800582c:	0800586b 	.word	0x0800586b
 8005830:	0800585b 	.word	0x0800585b
 8005834:	0800586b 	.word	0x0800586b
 8005838:	0800586b 	.word	0x0800586b
 800583c:	0800586b 	.word	0x0800586b
 8005840:	08005863 	.word	0x08005863
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005844:	f7fd fffe 	bl	8003844 <HAL_RCC_GetPCLK1Freq>
 8005848:	61f8      	str	r0, [r7, #28]
        break;
 800584a:	e014      	b.n	8005876 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800584c:	f7fe f810 	bl	8003870 <HAL_RCC_GetPCLK2Freq>
 8005850:	61f8      	str	r0, [r7, #28]
        break;
 8005852:	e010      	b.n	8005876 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005854:	4b1d      	ldr	r3, [pc, #116]	@ (80058cc <UART_SetConfig+0x454>)
 8005856:	61fb      	str	r3, [r7, #28]
        break;
 8005858:	e00d      	b.n	8005876 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800585a:	f7fd ff5b 	bl	8003714 <HAL_RCC_GetSysClockFreq>
 800585e:	61f8      	str	r0, [r7, #28]
        break;
 8005860:	e009      	b.n	8005876 <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005862:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005866:	61fb      	str	r3, [r7, #28]
        break;
 8005868:	e005      	b.n	8005876 <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800586a:	2300      	movs	r3, #0
 800586c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005874:	bf00      	nop
    }

    if (pclk != 0U)
 8005876:	69fb      	ldr	r3, [r7, #28]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d019      	beq.n	80058b0 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	085a      	lsrs	r2, r3, #1
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	441a      	add	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	fbb2 f3f3 	udiv	r3, r2, r3
 800588e:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005890:	69bb      	ldr	r3, [r7, #24]
 8005892:	2b0f      	cmp	r3, #15
 8005894:	d909      	bls.n	80058aa <UART_SetConfig+0x432>
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800589c:	d205      	bcs.n	80058aa <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	b29a      	uxth	r2, r3
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	60da      	str	r2, [r3, #12]
 80058a8:	e002      	b.n	80058b0 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80058aa:	2301      	movs	r3, #1
 80058ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2200      	movs	r2, #0
 80058b4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	2200      	movs	r2, #0
 80058ba:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80058bc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3728      	adds	r7, #40	@ 0x28
 80058c4:	46bd      	mov	sp, r7
 80058c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80058ca:	bf00      	nop
 80058cc:	00f42400 	.word	0x00f42400

080058d0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80058d0:	b480      	push	{r7}
 80058d2:	b083      	sub	sp, #12
 80058d4:	af00      	add	r7, sp, #0
 80058d6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058dc:	f003 0308 	and.w	r3, r3, #8
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058fe:	f003 0301 	and.w	r3, r3, #1
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00a      	beq.n	800591c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	430a      	orrs	r2, r1
 800591a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005920:	f003 0302 	and.w	r3, r3, #2
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00a      	beq.n	800593e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	430a      	orrs	r2, r1
 800593c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005942:	f003 0304 	and.w	r3, r3, #4
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00a      	beq.n	8005960 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	430a      	orrs	r2, r1
 800595e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005964:	f003 0310 	and.w	r3, r3, #16
 8005968:	2b00      	cmp	r3, #0
 800596a:	d00a      	beq.n	8005982 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	430a      	orrs	r2, r1
 8005980:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005986:	f003 0320 	and.w	r3, r3, #32
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00a      	beq.n	80059a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	430a      	orrs	r2, r1
 80059a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d01a      	beq.n	80059e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	430a      	orrs	r2, r1
 80059c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059ce:	d10a      	bne.n	80059e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	430a      	orrs	r2, r1
 80059e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d00a      	beq.n	8005a08 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	430a      	orrs	r2, r1
 8005a06:	605a      	str	r2, [r3, #4]
  }
}
 8005a08:	bf00      	nop
 8005a0a:	370c      	adds	r7, #12
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a12:	4770      	bx	lr

08005a14 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005a14:	b580      	push	{r7, lr}
 8005a16:	b098      	sub	sp, #96	@ 0x60
 8005a18:	af02      	add	r7, sp, #8
 8005a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005a24:	f7fc fe08 	bl	8002638 <HAL_GetTick>
 8005a28:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 0308 	and.w	r3, r3, #8
 8005a34:	2b08      	cmp	r3, #8
 8005a36:	d12e      	bne.n	8005a96 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005a38:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005a40:	2200      	movs	r2, #0
 8005a42:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f000 f88c 	bl	8005b64 <UART_WaitOnFlagUntilTimeout>
 8005a4c:	4603      	mov	r3, r0
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d021      	beq.n	8005a96 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a5a:	e853 3f00 	ldrex	r3, [r3]
 8005a5e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a62:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a66:	653b      	str	r3, [r7, #80]	@ 0x50
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a72:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a74:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a78:	e841 2300 	strex	r3, r2, [r1]
 8005a7c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d1e6      	bne.n	8005a52 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2220      	movs	r2, #32
 8005a88:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a92:	2303      	movs	r3, #3
 8005a94:	e062      	b.n	8005b5c <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0304 	and.w	r3, r3, #4
 8005aa0:	2b04      	cmp	r3, #4
 8005aa2:	d149      	bne.n	8005b38 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005aa4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005aa8:	9300      	str	r3, [sp, #0]
 8005aaa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005aac:	2200      	movs	r2, #0
 8005aae:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f000 f856 	bl	8005b64 <UART_WaitOnFlagUntilTimeout>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d03c      	beq.n	8005b38 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ac6:	e853 3f00 	ldrex	r3, [r3]
 8005aca:	623b      	str	r3, [r7, #32]
   return(result);
 8005acc:	6a3b      	ldr	r3, [r7, #32]
 8005ace:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	461a      	mov	r2, r3
 8005ada:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005adc:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ade:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ae2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ae4:	e841 2300 	strex	r3, r2, [r1]
 8005ae8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d1e6      	bne.n	8005abe <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	3308      	adds	r3, #8
 8005af6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005af8:	693b      	ldr	r3, [r7, #16]
 8005afa:	e853 3f00 	ldrex	r3, [r3]
 8005afe:	60fb      	str	r3, [r7, #12]
   return(result);
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f023 0301 	bic.w	r3, r3, #1
 8005b06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	3308      	adds	r3, #8
 8005b0e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b10:	61fa      	str	r2, [r7, #28]
 8005b12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b14:	69b9      	ldr	r1, [r7, #24]
 8005b16:	69fa      	ldr	r2, [r7, #28]
 8005b18:	e841 2300 	strex	r3, r2, [r1]
 8005b1c:	617b      	str	r3, [r7, #20]
   return(result);
 8005b1e:	697b      	ldr	r3, [r7, #20]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d1e5      	bne.n	8005af0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2220      	movs	r2, #32
 8005b28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e011      	b.n	8005b5c <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2220      	movs	r2, #32
 8005b3c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2220      	movs	r2, #32
 8005b42:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2200      	movs	r2, #0
 8005b4a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2200      	movs	r2, #0
 8005b50:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005b5a:	2300      	movs	r3, #0
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3758      	adds	r7, #88	@ 0x58
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	60f8      	str	r0, [r7, #12]
 8005b6c:	60b9      	str	r1, [r7, #8]
 8005b6e:	603b      	str	r3, [r7, #0]
 8005b70:	4613      	mov	r3, r2
 8005b72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b74:	e04f      	b.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b7c:	d04b      	beq.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b7e:	f7fc fd5b 	bl	8002638 <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	683b      	ldr	r3, [r7, #0]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	69ba      	ldr	r2, [r7, #24]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d302      	bcc.n	8005b94 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d101      	bne.n	8005b98 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b94:	2303      	movs	r3, #3
 8005b96:	e04e      	b.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0304 	and.w	r3, r3, #4
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d037      	beq.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	2b80      	cmp	r3, #128	@ 0x80
 8005baa:	d034      	beq.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	2b40      	cmp	r3, #64	@ 0x40
 8005bb0:	d031      	beq.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	f003 0308 	and.w	r3, r3, #8
 8005bbc:	2b08      	cmp	r3, #8
 8005bbe:	d110      	bne.n	8005be2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2208      	movs	r2, #8
 8005bc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f000 f838 	bl	8005c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2208      	movs	r2, #8
 8005bd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e029      	b.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	69db      	ldr	r3, [r3, #28]
 8005be8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005bec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bf0:	d111      	bne.n	8005c16 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005bfa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005bfc:	68f8      	ldr	r0, [r7, #12]
 8005bfe:	f000 f81e 	bl	8005c3e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	2220      	movs	r2, #32
 8005c06:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005c12:	2303      	movs	r3, #3
 8005c14:	e00f      	b.n	8005c36 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	4013      	ands	r3, r2
 8005c20:	68ba      	ldr	r2, [r7, #8]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	bf0c      	ite	eq
 8005c26:	2301      	moveq	r3, #1
 8005c28:	2300      	movne	r3, #0
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	79fb      	ldrb	r3, [r7, #7]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d0a0      	beq.n	8005b76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	3710      	adds	r7, #16
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bd80      	pop	{r7, pc}

08005c3e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b095      	sub	sp, #84	@ 0x54
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	461a      	mov	r2, r3
 8005c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c64:	643b      	str	r3, [r7, #64]	@ 0x40
 8005c66:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c6c:	e841 2300 	strex	r3, r2, [r1]
 8005c70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e6      	bne.n	8005c46 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c80:	6a3b      	ldr	r3, [r7, #32]
 8005c82:	e853 3f00 	ldrex	r3, [r3]
 8005c86:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c88:	69fb      	ldr	r3, [r7, #28]
 8005c8a:	f023 0301 	bic.w	r3, r3, #1
 8005c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3308      	adds	r3, #8
 8005c96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005c9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e5      	bne.n	8005c78 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005cb0:	2b01      	cmp	r3, #1
 8005cb2:	d118      	bne.n	8005ce6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	e853 3f00 	ldrex	r3, [r3]
 8005cc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	f023 0310 	bic.w	r3, r3, #16
 8005cc8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	461a      	mov	r2, r3
 8005cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005cd2:	61bb      	str	r3, [r7, #24]
 8005cd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cd6:	6979      	ldr	r1, [r7, #20]
 8005cd8:	69ba      	ldr	r2, [r7, #24]
 8005cda:	e841 2300 	strex	r3, r2, [r1]
 8005cde:	613b      	str	r3, [r7, #16]
   return(result);
 8005ce0:	693b      	ldr	r3, [r7, #16]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1e6      	bne.n	8005cb4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	2220      	movs	r2, #32
 8005cea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2200      	movs	r2, #0
 8005cf8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005cfa:	bf00      	nop
 8005cfc:	3754      	adds	r7, #84	@ 0x54
 8005cfe:	46bd      	mov	sp, r7
 8005d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d04:	4770      	bx	lr
	...

08005d08 <arm_cfft_radix8by2_f32>:
 8005d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d0c:	ed2d 8b08 	vpush	{d8-d11}
 8005d10:	4607      	mov	r7, r0
 8005d12:	4608      	mov	r0, r1
 8005d14:	f8b7 c000 	ldrh.w	ip, [r7]
 8005d18:	687a      	ldr	r2, [r7, #4]
 8005d1a:	ea4f 015c 	mov.w	r1, ip, lsr #1
 8005d1e:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 8005d22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8005d26:	f000 80b0 	beq.w	8005e8a <arm_cfft_radix8by2_f32+0x182>
 8005d2a:	008c      	lsls	r4, r1, #2
 8005d2c:	3410      	adds	r4, #16
 8005d2e:	f100 0310 	add.w	r3, r0, #16
 8005d32:	1906      	adds	r6, r0, r4
 8005d34:	3210      	adds	r2, #16
 8005d36:	4444      	add	r4, r8
 8005d38:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 8005d3c:	f108 0510 	add.w	r5, r8, #16
 8005d40:	ed15 2a04 	vldr	s4, [r5, #-16]
 8005d44:	ed55 2a03 	vldr	s5, [r5, #-12]
 8005d48:	ed54 4a04 	vldr	s9, [r4, #-16]
 8005d4c:	ed14 4a03 	vldr	s8, [r4, #-12]
 8005d50:	ed14 6a02 	vldr	s12, [r4, #-8]
 8005d54:	ed54 5a01 	vldr	s11, [r4, #-4]
 8005d58:	ed53 3a04 	vldr	s7, [r3, #-16]
 8005d5c:	ed15 0a02 	vldr	s0, [r5, #-8]
 8005d60:	ed55 0a01 	vldr	s1, [r5, #-4]
 8005d64:	ed56 6a04 	vldr	s13, [r6, #-16]
 8005d68:	ed16 3a03 	vldr	s6, [r6, #-12]
 8005d6c:	ed13 7a03 	vldr	s14, [r3, #-12]
 8005d70:	ed13 5a02 	vldr	s10, [r3, #-8]
 8005d74:	ed53 7a01 	vldr	s15, [r3, #-4]
 8005d78:	ed16 1a02 	vldr	s2, [r6, #-8]
 8005d7c:	ed56 1a01 	vldr	s3, [r6, #-4]
 8005d80:	ee73 ba82 	vadd.f32	s23, s7, s4
 8005d84:	ee37 ba22 	vadd.f32	s22, s14, s5
 8005d88:	ee76 9aa4 	vadd.f32	s19, s13, s9
 8005d8c:	ee33 9a04 	vadd.f32	s18, s6, s8
 8005d90:	ee31 8aa5 	vadd.f32	s16, s3, s11
 8005d94:	ee75 aa00 	vadd.f32	s21, s10, s0
 8005d98:	ee37 aaa0 	vadd.f32	s20, s15, s1
 8005d9c:	ee71 8a06 	vadd.f32	s17, s2, s12
 8005da0:	ed43 ba04 	vstr	s23, [r3, #-16]
 8005da4:	ed03 ba03 	vstr	s22, [r3, #-12]
 8005da8:	ed43 aa02 	vstr	s21, [r3, #-8]
 8005dac:	ed03 aa01 	vstr	s20, [r3, #-4]
 8005db0:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005db4:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005db8:	ed06 9a03 	vstr	s18, [r6, #-12]
 8005dbc:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005dc0:	ee37 7a62 	vsub.f32	s14, s14, s5
 8005dc4:	ee74 4ae6 	vsub.f32	s9, s9, s13
 8005dc8:	ee34 4a43 	vsub.f32	s8, s8, s6
 8005dcc:	ed52 6a03 	vldr	s13, [r2, #-12]
 8005dd0:	ed12 3a04 	vldr	s6, [r2, #-16]
 8005dd4:	ee73 3ac2 	vsub.f32	s7, s7, s4
 8005dd8:	ee27 8a26 	vmul.f32	s16, s14, s13
 8005ddc:	ee64 2aa6 	vmul.f32	s5, s9, s13
 8005de0:	ee23 2a83 	vmul.f32	s4, s7, s6
 8005de4:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005de8:	ee63 3aa6 	vmul.f32	s7, s7, s13
 8005dec:	ee27 7a03 	vmul.f32	s14, s14, s6
 8005df0:	ee64 6a26 	vmul.f32	s13, s8, s13
 8005df4:	ee24 4a03 	vmul.f32	s8, s8, s6
 8005df8:	ee37 7a63 	vsub.f32	s14, s14, s7
 8005dfc:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005e00:	ee32 4ac4 	vsub.f32	s8, s5, s8
 8005e04:	ee32 3a08 	vadd.f32	s6, s4, s16
 8005e08:	ed05 7a03 	vstr	s14, [r5, #-12]
 8005e0c:	ed05 3a04 	vstr	s6, [r5, #-16]
 8005e10:	ed04 4a04 	vstr	s8, [r4, #-16]
 8005e14:	ed44 6a03 	vstr	s13, [r4, #-12]
 8005e18:	ed12 7a01 	vldr	s14, [r2, #-4]
 8005e1c:	ee76 6a41 	vsub.f32	s13, s12, s2
 8005e20:	ee35 5a40 	vsub.f32	s10, s10, s0
 8005e24:	ee35 6ae1 	vsub.f32	s12, s11, s3
 8005e28:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8005e2c:	ed52 5a02 	vldr	s11, [r2, #-8]
 8005e30:	ee67 3a87 	vmul.f32	s7, s15, s14
 8005e34:	ee66 4a87 	vmul.f32	s9, s13, s14
 8005e38:	ee25 4a25 	vmul.f32	s8, s10, s11
 8005e3c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8005e40:	ee25 5a07 	vmul.f32	s10, s10, s14
 8005e44:	ee66 6aa5 	vmul.f32	s13, s13, s11
 8005e48:	ee26 7a07 	vmul.f32	s14, s12, s14
 8005e4c:	ee26 6a25 	vmul.f32	s12, s12, s11
 8005e50:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8005e54:	ee74 5a23 	vadd.f32	s11, s8, s7
 8005e58:	ee34 6ac6 	vsub.f32	s12, s9, s12
 8005e5c:	ee37 7a26 	vadd.f32	s14, s14, s13
 8005e60:	3310      	adds	r3, #16
 8005e62:	4563      	cmp	r3, ip
 8005e64:	ed45 5a02 	vstr	s11, [r5, #-8]
 8005e68:	f106 0610 	add.w	r6, r6, #16
 8005e6c:	ed45 7a01 	vstr	s15, [r5, #-4]
 8005e70:	f102 0210 	add.w	r2, r2, #16
 8005e74:	ed04 6a02 	vstr	s12, [r4, #-8]
 8005e78:	ed04 7a01 	vstr	s14, [r4, #-4]
 8005e7c:	f105 0510 	add.w	r5, r5, #16
 8005e80:	f104 0410 	add.w	r4, r4, #16
 8005e84:	f47f af5c 	bne.w	8005d40 <arm_cfft_radix8by2_f32+0x38>
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	b28c      	uxth	r4, r1
 8005e8c:	4621      	mov	r1, r4
 8005e8e:	2302      	movs	r3, #2
 8005e90:	f000 faf8 	bl	8006484 <arm_radix8_butterfly_f32>
 8005e94:	ecbd 8b08 	vpop	{d8-d11}
 8005e98:	4621      	mov	r1, r4
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	4640      	mov	r0, r8
 8005e9e:	2302      	movs	r3, #2
 8005ea0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea4:	f000 baee 	b.w	8006484 <arm_radix8_butterfly_f32>

08005ea8 <arm_cfft_radix8by4_f32>:
 8005ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005eac:	ed2d 8b0a 	vpush	{d8-d12}
 8005eb0:	b08d      	sub	sp, #52	@ 0x34
 8005eb2:	460d      	mov	r5, r1
 8005eb4:	910b      	str	r1, [sp, #44]	@ 0x2c
 8005eb6:	8801      	ldrh	r1, [r0, #0]
 8005eb8:	6842      	ldr	r2, [r0, #4]
 8005eba:	900a      	str	r0, [sp, #40]	@ 0x28
 8005ebc:	0849      	lsrs	r1, r1, #1
 8005ebe:	008b      	lsls	r3, r1, #2
 8005ec0:	18ee      	adds	r6, r5, r3
 8005ec2:	18f0      	adds	r0, r6, r3
 8005ec4:	edd0 5a00 	vldr	s11, [r0]
 8005ec8:	edd5 7a00 	vldr	s15, [r5]
 8005ecc:	ed96 7a00 	vldr	s14, [r6]
 8005ed0:	edd0 3a01 	vldr	s7, [r0, #4]
 8005ed4:	ed96 4a01 	vldr	s8, [r6, #4]
 8005ed8:	ed95 5a01 	vldr	s10, [r5, #4]
 8005edc:	9008      	str	r0, [sp, #32]
 8005ede:	ee37 6aa5 	vadd.f32	s12, s15, s11
 8005ee2:	18c7      	adds	r7, r0, r3
 8005ee4:	edd7 4a00 	vldr	s9, [r7]
 8005ee8:	ed97 3a01 	vldr	s6, [r7, #4]
 8005eec:	9701      	str	r7, [sp, #4]
 8005eee:	ee77 6a06 	vadd.f32	s13, s14, s12
 8005ef2:	462c      	mov	r4, r5
 8005ef4:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8005ef8:	ee77 7ae5 	vsub.f32	s15, s15, s11
 8005efc:	ee16 ca90 	vmov	ip, s13
 8005f00:	f844 cb08 	str.w	ip, [r4], #8
 8005f04:	ee75 6a23 	vadd.f32	s13, s10, s7
 8005f08:	edd6 5a01 	vldr	s11, [r6, #4]
 8005f0c:	edd7 2a01 	vldr	s5, [r7, #4]
 8005f10:	9404      	str	r4, [sp, #16]
 8005f12:	ee35 5a63 	vsub.f32	s10, s10, s7
 8005f16:	ee74 3a27 	vadd.f32	s7, s8, s15
 8005f1a:	ee36 6a47 	vsub.f32	s12, s12, s14
 8005f1e:	ee76 5aa5 	vadd.f32	s11, s13, s11
 8005f22:	ee73 3ac3 	vsub.f32	s7, s7, s6
 8005f26:	0849      	lsrs	r1, r1, #1
 8005f28:	f102 0e08 	add.w	lr, r2, #8
 8005f2c:	ee76 6ac4 	vsub.f32	s13, s13, s8
 8005f30:	ee77 7ac4 	vsub.f32	s15, s15, s8
 8005f34:	9109      	str	r1, [sp, #36]	@ 0x24
 8005f36:	ee35 4a47 	vsub.f32	s8, s10, s14
 8005f3a:	f1a1 0902 	sub.w	r9, r1, #2
 8005f3e:	f8cd e00c 	str.w	lr, [sp, #12]
 8005f42:	4631      	mov	r1, r6
 8005f44:	ee13 ea90 	vmov	lr, s7
 8005f48:	ee36 6a64 	vsub.f32	s12, s12, s9
 8005f4c:	ee75 5aa2 	vadd.f32	s11, s11, s5
 8005f50:	4604      	mov	r4, r0
 8005f52:	edc5 5a01 	vstr	s11, [r5, #4]
 8005f56:	ee37 7a05 	vadd.f32	s14, s14, s10
 8005f5a:	f841 eb08 	str.w	lr, [r1], #8
 8005f5e:	ee34 5a24 	vadd.f32	s10, s8, s9
 8005f62:	ee16 ea10 	vmov	lr, s12
 8005f66:	ed86 5a01 	vstr	s10, [r6, #4]
 8005f6a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005f6e:	f844 eb08 	str.w	lr, [r4], #8
 8005f72:	ee77 7a83 	vadd.f32	s15, s15, s6
 8005f76:	edc0 6a01 	vstr	s13, [r0, #4]
 8005f7a:	9405      	str	r4, [sp, #20]
 8005f7c:	4604      	mov	r4, r0
 8005f7e:	ee17 0a90 	vmov	r0, s15
 8005f82:	9106      	str	r1, [sp, #24]
 8005f84:	ee37 7a64 	vsub.f32	s14, s14, s9
 8005f88:	f102 0110 	add.w	r1, r2, #16
 8005f8c:	46bc      	mov	ip, r7
 8005f8e:	9100      	str	r1, [sp, #0]
 8005f90:	f847 0b08 	str.w	r0, [r7], #8
 8005f94:	f102 0118 	add.w	r1, r2, #24
 8005f98:	ea5f 0059 	movs.w	r0, r9, lsr #1
 8005f9c:	9102      	str	r1, [sp, #8]
 8005f9e:	ed8c 7a01 	vstr	s14, [ip, #4]
 8005fa2:	9007      	str	r0, [sp, #28]
 8005fa4:	f000 8134 	beq.w	8006210 <arm_cfft_radix8by4_f32+0x368>
 8005fa8:	f102 0920 	add.w	r9, r2, #32
 8005fac:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 8005fb0:	9a01      	ldr	r2, [sp, #4]
 8005fb2:	f8dd a000 	ldr.w	sl, [sp]
 8005fb6:	3b0c      	subs	r3, #12
 8005fb8:	4683      	mov	fp, r0
 8005fba:	4463      	add	r3, ip
 8005fbc:	f105 0e10 	add.w	lr, r5, #16
 8005fc0:	f1a4 010c 	sub.w	r1, r4, #12
 8005fc4:	f104 0510 	add.w	r5, r4, #16
 8005fc8:	f1a6 0c0c 	sub.w	ip, r6, #12
 8005fcc:	f1a2 040c 	sub.w	r4, r2, #12
 8005fd0:	f106 0010 	add.w	r0, r6, #16
 8005fd4:	3210      	adds	r2, #16
 8005fd6:	ed1e 5a02 	vldr	s10, [lr, #-8]
 8005fda:	ed55 5a02 	vldr	s11, [r5, #-8]
 8005fde:	ed50 7a02 	vldr	s15, [r0, #-8]
 8005fe2:	ed52 1a02 	vldr	s3, [r2, #-8]
 8005fe6:	ed55 6a01 	vldr	s13, [r5, #-4]
 8005fea:	ed1e 0a01 	vldr	s0, [lr, #-4]
 8005fee:	ed12 1a01 	vldr	s2, [r2, #-4]
 8005ff2:	ed10 8a01 	vldr	s16, [r0, #-4]
 8005ff6:	ee35 4a25 	vadd.f32	s8, s10, s11
 8005ffa:	ee30 6a26 	vadd.f32	s12, s0, s13
 8005ffe:	ee37 7a84 	vadd.f32	s14, s15, s8
 8006002:	ee30 0a66 	vsub.f32	s0, s0, s13
 8006006:	ee37 7a21 	vadd.f32	s14, s14, s3
 800600a:	ee75 5a65 	vsub.f32	s11, s10, s11
 800600e:	ed0e 7a02 	vstr	s14, [lr, #-8]
 8006012:	ed10 7a01 	vldr	s14, [r0, #-4]
 8006016:	ed52 6a01 	vldr	s13, [r2, #-4]
 800601a:	ee36 7a07 	vadd.f32	s14, s12, s14
 800601e:	ee78 aa25 	vadd.f32	s21, s16, s11
 8006022:	ee37 7a26 	vadd.f32	s14, s14, s13
 8006026:	ee70 3a67 	vsub.f32	s7, s0, s15
 800602a:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800602e:	ed94 7a02 	vldr	s14, [r4, #8]
 8006032:	ed9c 2a02 	vldr	s4, [ip, #8]
 8006036:	ed91 ba02 	vldr	s22, [r1, #8]
 800603a:	edd3 9a02 	vldr	s19, [r3, #8]
 800603e:	edd4 2a01 	vldr	s5, [r4, #4]
 8006042:	ed9c 9a01 	vldr	s18, [ip, #4]
 8006046:	ed93 5a01 	vldr	s10, [r3, #4]
 800604a:	edd1 0a01 	vldr	s1, [r1, #4]
 800604e:	ee72 6a07 	vadd.f32	s13, s4, s14
 8006052:	ee32 2a47 	vsub.f32	s4, s4, s14
 8006056:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800605a:	ee79 4a22 	vadd.f32	s9, s18, s5
 800605e:	ee38 7aa9 	vadd.f32	s14, s17, s19
 8006062:	ee79 2a62 	vsub.f32	s5, s18, s5
 8006066:	ed8c 7a02 	vstr	s14, [ip, #8]
 800606a:	ed91 7a01 	vldr	s14, [r1, #4]
 800606e:	edd3 8a01 	vldr	s17, [r3, #4]
 8006072:	ee34 7a87 	vadd.f32	s14, s9, s14
 8006076:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800607a:	ee37 7a28 	vadd.f32	s14, s14, s17
 800607e:	ee32 9a60 	vsub.f32	s18, s4, s1
 8006082:	ed8c 7a01 	vstr	s14, [ip, #4]
 8006086:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800608a:	ed1a aa02 	vldr	s20, [sl, #-8]
 800608e:	ee73 8a22 	vadd.f32	s17, s6, s5
 8006092:	ee39 9a05 	vadd.f32	s18, s18, s10
 8006096:	ee7a aac1 	vsub.f32	s21, s21, s2
 800609a:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800609e:	ee2a ca8a 	vmul.f32	s24, s21, s20
 80060a2:	ee69 ba07 	vmul.f32	s23, s18, s14
 80060a6:	ee6a aa87 	vmul.f32	s21, s21, s14
 80060aa:	ee29 9a0a 	vmul.f32	s18, s18, s20
 80060ae:	ee63 ca87 	vmul.f32	s25, s7, s14
 80060b2:	ee63 3a8a 	vmul.f32	s7, s7, s20
 80060b6:	ee28 aa8a 	vmul.f32	s20, s17, s20
 80060ba:	ee68 8a87 	vmul.f32	s17, s17, s14
 80060be:	ee73 3aea 	vsub.f32	s7, s7, s21
 80060c2:	ee78 8a89 	vadd.f32	s17, s17, s18
 80060c6:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 80060ca:	ee3b aaca 	vsub.f32	s20, s23, s20
 80060ce:	ee34 4a67 	vsub.f32	s8, s8, s15
 80060d2:	ee76 6acb 	vsub.f32	s13, s13, s22
 80060d6:	ee36 6a48 	vsub.f32	s12, s12, s16
 80060da:	ee74 4ae0 	vsub.f32	s9, s9, s1
 80060de:	ed00 7a02 	vstr	s14, [r0, #-8]
 80060e2:	ed40 3a01 	vstr	s7, [r0, #-4]
 80060e6:	edc1 8a01 	vstr	s17, [r1, #4]
 80060ea:	ed81 aa02 	vstr	s20, [r1, #8]
 80060ee:	ed59 3a04 	vldr	s7, [r9, #-16]
 80060f2:	ee36 7ae9 	vsub.f32	s14, s13, s19
 80060f6:	ee74 4ac5 	vsub.f32	s9, s9, s10
 80060fa:	ed59 6a03 	vldr	s13, [r9, #-12]
 80060fe:	ee34 4a61 	vsub.f32	s8, s8, s3
 8006102:	ee36 6a41 	vsub.f32	s12, s12, s2
 8006106:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800610a:	ee66 9a26 	vmul.f32	s19, s12, s13
 800610e:	ee24 9a23 	vmul.f32	s18, s8, s7
 8006112:	ee26 6a23 	vmul.f32	s12, s12, s7
 8006116:	ee24 4a26 	vmul.f32	s8, s8, s13
 800611a:	ee27 7a26 	vmul.f32	s14, s14, s13
 800611e:	ee64 6aa6 	vmul.f32	s13, s9, s13
 8006122:	ee64 4aa3 	vmul.f32	s9, s9, s7
 8006126:	ee36 6a44 	vsub.f32	s12, s12, s8
 800612a:	ee37 7a64 	vsub.f32	s14, s14, s9
 800612e:	ee38 4ae6 	vsub.f32	s8, s17, s13
 8006132:	ee79 3a29 	vadd.f32	s7, s18, s19
 8006136:	ee75 6a60 	vsub.f32	s13, s10, s1
 800613a:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800613e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006142:	ed45 3a02 	vstr	s7, [r5, #-8]
 8006146:	ed05 6a01 	vstr	s12, [r5, #-4]
 800614a:	ed84 7a01 	vstr	s14, [r4, #4]
 800614e:	ed84 4a02 	vstr	s8, [r4, #8]
 8006152:	ee35 6a81 	vadd.f32	s12, s11, s2
 8006156:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800615a:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800615e:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 8006162:	ee33 3a62 	vsub.f32	s6, s6, s5
 8006166:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800616a:	ee67 2a26 	vmul.f32	s5, s14, s13
 800616e:	ee67 4aa6 	vmul.f32	s9, s15, s13
 8006172:	ee26 5a25 	vmul.f32	s10, s12, s11
 8006176:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800617a:	ee26 6a26 	vmul.f32	s12, s12, s13
 800617e:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006182:	ee63 6a26 	vmul.f32	s13, s6, s13
 8006186:	ee23 3a25 	vmul.f32	s6, s6, s11
 800618a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800618e:	ee75 5a24 	vadd.f32	s11, s10, s9
 8006192:	ee32 3ac3 	vsub.f32	s6, s5, s6
 8006196:	ee36 7a87 	vadd.f32	s14, s13, s14
 800619a:	f1bb 0b01 	subs.w	fp, fp, #1
 800619e:	ed42 5a02 	vstr	s11, [r2, #-8]
 80061a2:	ed42 7a01 	vstr	s15, [r2, #-4]
 80061a6:	f10e 0e08 	add.w	lr, lr, #8
 80061aa:	ed83 3a02 	vstr	s6, [r3, #8]
 80061ae:	ed83 7a01 	vstr	s14, [r3, #4]
 80061b2:	f1ac 0c08 	sub.w	ip, ip, #8
 80061b6:	f10a 0a08 	add.w	sl, sl, #8
 80061ba:	f100 0008 	add.w	r0, r0, #8
 80061be:	f1a1 0108 	sub.w	r1, r1, #8
 80061c2:	f109 0910 	add.w	r9, r9, #16
 80061c6:	f105 0508 	add.w	r5, r5, #8
 80061ca:	f1a4 0408 	sub.w	r4, r4, #8
 80061ce:	f108 0818 	add.w	r8, r8, #24
 80061d2:	f102 0208 	add.w	r2, r2, #8
 80061d6:	f1a3 0308 	sub.w	r3, r3, #8
 80061da:	f47f aefc 	bne.w	8005fd6 <arm_cfft_radix8by4_f32+0x12e>
 80061de:	9907      	ldr	r1, [sp, #28]
 80061e0:	9800      	ldr	r0, [sp, #0]
 80061e2:	00cb      	lsls	r3, r1, #3
 80061e4:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 80061e8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 80061ec:	9100      	str	r1, [sp, #0]
 80061ee:	9904      	ldr	r1, [sp, #16]
 80061f0:	4419      	add	r1, r3
 80061f2:	9104      	str	r1, [sp, #16]
 80061f4:	9903      	ldr	r1, [sp, #12]
 80061f6:	4419      	add	r1, r3
 80061f8:	9103      	str	r1, [sp, #12]
 80061fa:	9906      	ldr	r1, [sp, #24]
 80061fc:	4419      	add	r1, r3
 80061fe:	9106      	str	r1, [sp, #24]
 8006200:	9905      	ldr	r1, [sp, #20]
 8006202:	441f      	add	r7, r3
 8006204:	4419      	add	r1, r3
 8006206:	9b02      	ldr	r3, [sp, #8]
 8006208:	9105      	str	r1, [sp, #20]
 800620a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800620e:	9302      	str	r3, [sp, #8]
 8006210:	9904      	ldr	r1, [sp, #16]
 8006212:	9805      	ldr	r0, [sp, #20]
 8006214:	ed91 4a00 	vldr	s8, [r1]
 8006218:	edd0 6a00 	vldr	s13, [r0]
 800621c:	9b06      	ldr	r3, [sp, #24]
 800621e:	ed97 3a00 	vldr	s6, [r7]
 8006222:	edd3 7a00 	vldr	s15, [r3]
 8006226:	edd0 4a01 	vldr	s9, [r0, #4]
 800622a:	edd1 3a01 	vldr	s7, [r1, #4]
 800622e:	ed97 2a01 	vldr	s4, [r7, #4]
 8006232:	ed93 7a01 	vldr	s14, [r3, #4]
 8006236:	9a03      	ldr	r2, [sp, #12]
 8006238:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800623c:	ee34 6a26 	vadd.f32	s12, s8, s13
 8006240:	ee73 5aa4 	vadd.f32	s11, s7, s9
 8006244:	ee37 5a86 	vadd.f32	s10, s15, s12
 8006248:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800624c:	ee35 5a03 	vadd.f32	s10, s10, s6
 8006250:	ee74 6a66 	vsub.f32	s13, s8, s13
 8006254:	ed81 5a00 	vstr	s10, [r1]
 8006258:	ed93 5a01 	vldr	s10, [r3, #4]
 800625c:	edd7 4a01 	vldr	s9, [r7, #4]
 8006260:	ee35 5a85 	vadd.f32	s10, s11, s10
 8006264:	ee37 4a26 	vadd.f32	s8, s14, s13
 8006268:	ee35 5a24 	vadd.f32	s10, s10, s9
 800626c:	ee73 4ae7 	vsub.f32	s9, s7, s15
 8006270:	ed81 5a01 	vstr	s10, [r1, #4]
 8006274:	edd2 1a00 	vldr	s3, [r2]
 8006278:	edd2 2a01 	vldr	s5, [r2, #4]
 800627c:	ee34 5a83 	vadd.f32	s10, s9, s6
 8006280:	ee34 4a42 	vsub.f32	s8, s8, s4
 8006284:	ee36 6a67 	vsub.f32	s12, s12, s15
 8006288:	ee64 4a21 	vmul.f32	s9, s8, s3
 800628c:	ee24 4a22 	vmul.f32	s8, s8, s5
 8006290:	ee65 2a22 	vmul.f32	s5, s10, s5
 8006294:	ee25 5a21 	vmul.f32	s10, s10, s3
 8006298:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800629c:	ee35 5a44 	vsub.f32	s10, s10, s8
 80062a0:	edc3 2a00 	vstr	s5, [r3]
 80062a4:	ed83 5a01 	vstr	s10, [r3, #4]
 80062a8:	ee75 5ac7 	vsub.f32	s11, s11, s14
 80062ac:	9b00      	ldr	r3, [sp, #0]
 80062ae:	ee36 6a43 	vsub.f32	s12, s12, s6
 80062b2:	ed93 4a01 	vldr	s8, [r3, #4]
 80062b6:	ed93 5a00 	vldr	s10, [r3]
 80062ba:	9b02      	ldr	r3, [sp, #8]
 80062bc:	ee75 5ac2 	vsub.f32	s11, s11, s4
 80062c0:	ee66 4a05 	vmul.f32	s9, s12, s10
 80062c4:	ee25 5a85 	vmul.f32	s10, s11, s10
 80062c8:	ee26 6a04 	vmul.f32	s12, s12, s8
 80062cc:	ee65 5a84 	vmul.f32	s11, s11, s8
 80062d0:	ee35 6a46 	vsub.f32	s12, s10, s12
 80062d4:	ee74 5aa5 	vadd.f32	s11, s9, s11
 80062d8:	ee77 7aa3 	vadd.f32	s15, s15, s7
 80062dc:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80062e0:	ed80 6a01 	vstr	s12, [r0, #4]
 80062e4:	edc0 5a00 	vstr	s11, [r0]
 80062e8:	edd3 5a01 	vldr	s11, [r3, #4]
 80062ec:	edd3 6a00 	vldr	s13, [r3]
 80062f0:	ee37 7a02 	vadd.f32	s14, s14, s4
 80062f4:	ee77 7ac3 	vsub.f32	s15, s15, s6
 80062f8:	ee27 6a26 	vmul.f32	s12, s14, s13
 80062fc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006300:	ee27 7a25 	vmul.f32	s14, s14, s11
 8006304:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006308:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800630c:	ee76 7a27 	vadd.f32	s15, s12, s15
 8006310:	ed87 7a01 	vstr	s14, [r7, #4]
 8006314:	edc7 7a00 	vstr	s15, [r7]
 8006318:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800631c:	4621      	mov	r1, r4
 800631e:	686a      	ldr	r2, [r5, #4]
 8006320:	2304      	movs	r3, #4
 8006322:	f000 f8af 	bl	8006484 <arm_radix8_butterfly_f32>
 8006326:	4630      	mov	r0, r6
 8006328:	4621      	mov	r1, r4
 800632a:	686a      	ldr	r2, [r5, #4]
 800632c:	2304      	movs	r3, #4
 800632e:	f000 f8a9 	bl	8006484 <arm_radix8_butterfly_f32>
 8006332:	9808      	ldr	r0, [sp, #32]
 8006334:	686a      	ldr	r2, [r5, #4]
 8006336:	4621      	mov	r1, r4
 8006338:	2304      	movs	r3, #4
 800633a:	f000 f8a3 	bl	8006484 <arm_radix8_butterfly_f32>
 800633e:	686a      	ldr	r2, [r5, #4]
 8006340:	9801      	ldr	r0, [sp, #4]
 8006342:	4621      	mov	r1, r4
 8006344:	2304      	movs	r3, #4
 8006346:	b00d      	add	sp, #52	@ 0x34
 8006348:	ecbd 8b0a 	vpop	{d8-d12}
 800634c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006350:	f000 b898 	b.w	8006484 <arm_radix8_butterfly_f32>

08006354 <arm_cfft_f32>:
 8006354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006358:	2a01      	cmp	r2, #1
 800635a:	4606      	mov	r6, r0
 800635c:	4617      	mov	r7, r2
 800635e:	460c      	mov	r4, r1
 8006360:	4698      	mov	r8, r3
 8006362:	8805      	ldrh	r5, [r0, #0]
 8006364:	d056      	beq.n	8006414 <arm_cfft_f32+0xc0>
 8006366:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800636a:	d063      	beq.n	8006434 <arm_cfft_f32+0xe0>
 800636c:	d916      	bls.n	800639c <arm_cfft_f32+0x48>
 800636e:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 8006372:	d01a      	beq.n	80063aa <arm_cfft_f32+0x56>
 8006374:	d947      	bls.n	8006406 <arm_cfft_f32+0xb2>
 8006376:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800637a:	d05b      	beq.n	8006434 <arm_cfft_f32+0xe0>
 800637c:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 8006380:	d105      	bne.n	800638e <arm_cfft_f32+0x3a>
 8006382:	2301      	movs	r3, #1
 8006384:	6872      	ldr	r2, [r6, #4]
 8006386:	4629      	mov	r1, r5
 8006388:	4620      	mov	r0, r4
 800638a:	f000 f87b 	bl	8006484 <arm_radix8_butterfly_f32>
 800638e:	f1b8 0f00 	cmp.w	r8, #0
 8006392:	d111      	bne.n	80063b8 <arm_cfft_f32+0x64>
 8006394:	2f01      	cmp	r7, #1
 8006396:	d016      	beq.n	80063c6 <arm_cfft_f32+0x72>
 8006398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800639c:	2d20      	cmp	r5, #32
 800639e:	d049      	beq.n	8006434 <arm_cfft_f32+0xe0>
 80063a0:	d935      	bls.n	800640e <arm_cfft_f32+0xba>
 80063a2:	2d40      	cmp	r5, #64	@ 0x40
 80063a4:	d0ed      	beq.n	8006382 <arm_cfft_f32+0x2e>
 80063a6:	2d80      	cmp	r5, #128	@ 0x80
 80063a8:	d1f1      	bne.n	800638e <arm_cfft_f32+0x3a>
 80063aa:	4621      	mov	r1, r4
 80063ac:	4630      	mov	r0, r6
 80063ae:	f7ff fcab 	bl	8005d08 <arm_cfft_radix8by2_f32>
 80063b2:	f1b8 0f00 	cmp.w	r8, #0
 80063b6:	d0ed      	beq.n	8006394 <arm_cfft_f32+0x40>
 80063b8:	68b2      	ldr	r2, [r6, #8]
 80063ba:	89b1      	ldrh	r1, [r6, #12]
 80063bc:	4620      	mov	r0, r4
 80063be:	f000 f841 	bl	8006444 <arm_bitreversal_32>
 80063c2:	2f01      	cmp	r7, #1
 80063c4:	d1e8      	bne.n	8006398 <arm_cfft_f32+0x44>
 80063c6:	ee07 5a90 	vmov	s15, r5
 80063ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80063ce:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80063d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80063d6:	2d00      	cmp	r5, #0
 80063d8:	d0de      	beq.n	8006398 <arm_cfft_f32+0x44>
 80063da:	f104 0108 	add.w	r1, r4, #8
 80063de:	2300      	movs	r3, #0
 80063e0:	3301      	adds	r3, #1
 80063e2:	429d      	cmp	r5, r3
 80063e4:	f101 0108 	add.w	r1, r1, #8
 80063e8:	ed11 7a04 	vldr	s14, [r1, #-16]
 80063ec:	ed51 7a03 	vldr	s15, [r1, #-12]
 80063f0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80063f4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80063f8:	ed01 7a04 	vstr	s14, [r1, #-16]
 80063fc:	ed41 7a03 	vstr	s15, [r1, #-12]
 8006400:	d1ee      	bne.n	80063e0 <arm_cfft_f32+0x8c>
 8006402:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006406:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800640a:	d0ba      	beq.n	8006382 <arm_cfft_f32+0x2e>
 800640c:	e7bf      	b.n	800638e <arm_cfft_f32+0x3a>
 800640e:	2d10      	cmp	r5, #16
 8006410:	d0cb      	beq.n	80063aa <arm_cfft_f32+0x56>
 8006412:	e7bc      	b.n	800638e <arm_cfft_f32+0x3a>
 8006414:	b19d      	cbz	r5, 800643e <arm_cfft_f32+0xea>
 8006416:	f101 030c 	add.w	r3, r1, #12
 800641a:	2200      	movs	r2, #0
 800641c:	ed53 7a02 	vldr	s15, [r3, #-8]
 8006420:	3201      	adds	r2, #1
 8006422:	eef1 7a67 	vneg.f32	s15, s15
 8006426:	4295      	cmp	r5, r2
 8006428:	ed43 7a02 	vstr	s15, [r3, #-8]
 800642c:	f103 0308 	add.w	r3, r3, #8
 8006430:	d1f4      	bne.n	800641c <arm_cfft_f32+0xc8>
 8006432:	e798      	b.n	8006366 <arm_cfft_f32+0x12>
 8006434:	4621      	mov	r1, r4
 8006436:	4630      	mov	r0, r6
 8006438:	f7ff fd36 	bl	8005ea8 <arm_cfft_radix8by4_f32>
 800643c:	e7a7      	b.n	800638e <arm_cfft_f32+0x3a>
 800643e:	2b00      	cmp	r3, #0
 8006440:	d0aa      	beq.n	8006398 <arm_cfft_f32+0x44>
 8006442:	e7b9      	b.n	80063b8 <arm_cfft_f32+0x64>

08006444 <arm_bitreversal_32>:
 8006444:	b1e9      	cbz	r1, 8006482 <arm_bitreversal_32+0x3e>
 8006446:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006448:	2500      	movs	r5, #0
 800644a:	f102 0e02 	add.w	lr, r2, #2
 800644e:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 8006452:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 8006456:	08a4      	lsrs	r4, r4, #2
 8006458:	089b      	lsrs	r3, r3, #2
 800645a:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800645e:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 8006462:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 8006466:	00a6      	lsls	r6, r4, #2
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800646e:	3304      	adds	r3, #4
 8006470:	1d34      	adds	r4, r6, #4
 8006472:	3502      	adds	r5, #2
 8006474:	58c6      	ldr	r6, [r0, r3]
 8006476:	5907      	ldr	r7, [r0, r4]
 8006478:	50c7      	str	r7, [r0, r3]
 800647a:	428d      	cmp	r5, r1
 800647c:	5106      	str	r6, [r0, r4]
 800647e:	d3e6      	bcc.n	800644e <arm_bitreversal_32+0xa>
 8006480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006482:	4770      	bx	lr

08006484 <arm_radix8_butterfly_f32>:
 8006484:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006488:	ed2d 8b10 	vpush	{d8-d15}
 800648c:	b095      	sub	sp, #84	@ 0x54
 800648e:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 8006492:	4603      	mov	r3, r0
 8006494:	3304      	adds	r3, #4
 8006496:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800677c <arm_radix8_butterfly_f32+0x2f8>
 800649a:	9012      	str	r0, [sp, #72]	@ 0x48
 800649c:	468b      	mov	fp, r1
 800649e:	9313      	str	r3, [sp, #76]	@ 0x4c
 80064a0:	4689      	mov	r9, r1
 80064a2:	ea4f 06db 	mov.w	r6, fp, lsr #3
 80064a6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80064a8:	960f      	str	r6, [sp, #60]	@ 0x3c
 80064aa:	ea4f 1846 	mov.w	r8, r6, lsl #5
 80064ae:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 80064b2:	eb03 0508 	add.w	r5, r3, r8
 80064b6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 80064ba:	eb05 040e 	add.w	r4, r5, lr
 80064be:	0137      	lsls	r7, r6, #4
 80064c0:	eba6 030a 	sub.w	r3, r6, sl
 80064c4:	eb04 000e 	add.w	r0, r4, lr
 80064c8:	44b2      	add	sl, r6
 80064ca:	1d3a      	adds	r2, r7, #4
 80064cc:	9702      	str	r7, [sp, #8]
 80064ce:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 80064d2:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 80064d6:	ebae 0c06 	sub.w	ip, lr, r6
 80064da:	9703      	str	r7, [sp, #12]
 80064dc:	eb03 0708 	add.w	r7, r3, r8
 80064e0:	9701      	str	r7, [sp, #4]
 80064e2:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 80064e6:	9706      	str	r7, [sp, #24]
 80064e8:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 80064ea:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80064ee:	f10e 0104 	add.w	r1, lr, #4
 80064f2:	4439      	add	r1, r7
 80064f4:	443a      	add	r2, r7
 80064f6:	0137      	lsls	r7, r6, #4
 80064f8:	00f6      	lsls	r6, r6, #3
 80064fa:	9704      	str	r7, [sp, #16]
 80064fc:	9605      	str	r6, [sp, #20]
 80064fe:	9f01      	ldr	r7, [sp, #4]
 8006500:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006502:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 8006506:	f04f 0c00 	mov.w	ip, #0
 800650a:	edd4 6a00 	vldr	s13, [r4]
 800650e:	edd7 1a00 	vldr	s3, [r7]
 8006512:	ed16 aa01 	vldr	s20, [r6, #-4]
 8006516:	edd5 5a00 	vldr	s11, [r5]
 800651a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800651e:	ed90 6a00 	vldr	s12, [r0]
 8006522:	ed51 7a01 	vldr	s15, [r1, #-4]
 8006526:	ed93 3a00 	vldr	s6, [r3]
 800652a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800652e:	ee33 2a21 	vadd.f32	s4, s6, s3
 8006532:	ee37 5aa6 	vadd.f32	s10, s15, s13
 8006536:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800653a:	ee35 7a02 	vadd.f32	s14, s10, s4
 800653e:	ee34 4a80 	vadd.f32	s8, s9, s0
 8006542:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006546:	ee74 6a07 	vadd.f32	s13, s8, s14
 800654a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800654e:	ed46 6a01 	vstr	s13, [r6, #-4]
 8006552:	ed85 4a00 	vstr	s8, [r5]
 8006556:	edd1 6a00 	vldr	s13, [r1]
 800655a:	ed94 9a01 	vldr	s18, [r4, #4]
 800655e:	edd3 2a01 	vldr	s5, [r3, #4]
 8006562:	edd7 8a01 	vldr	s17, [r7, #4]
 8006566:	edd6 0a00 	vldr	s1, [r6]
 800656a:	edd5 3a01 	vldr	s7, [r5, #4]
 800656e:	ed90 8a01 	vldr	s16, [r0, #4]
 8006572:	ed92 7a00 	vldr	s14, [r2]
 8006576:	ee33 3a61 	vsub.f32	s6, s6, s3
 800657a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800657e:	ee72 aae8 	vsub.f32	s21, s5, s17
 8006582:	ee77 1ac3 	vsub.f32	s3, s15, s6
 8006586:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800658a:	ee77 7a83 	vadd.f32	s15, s15, s6
 800658e:	ee34 4a6a 	vsub.f32	s8, s8, s21
 8006592:	ee30 3aa3 	vadd.f32	s6, s1, s7
 8006596:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800659a:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800659e:	ee72 2aa8 	vadd.f32	s5, s5, s17
 80065a2:	ee77 0a08 	vadd.f32	s1, s14, s16
 80065a6:	ee21 1a0b 	vmul.f32	s2, s2, s22
 80065aa:	ee37 7a48 	vsub.f32	s14, s14, s16
 80065ae:	ee61 1a8b 	vmul.f32	s3, s3, s22
 80065b2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 80065b6:	ee76 6a89 	vadd.f32	s13, s13, s18
 80065ba:	ee24 4a0b 	vmul.f32	s8, s8, s22
 80065be:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80065c2:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80065c6:	ee35 5a42 	vsub.f32	s10, s10, s4
 80065ca:	ee36 0aa2 	vadd.f32	s0, s13, s5
 80065ce:	ee33 2a20 	vadd.f32	s4, s6, s1
 80065d2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 80065d6:	ee33 3a60 	vsub.f32	s6, s6, s1
 80065da:	ee75 2aa1 	vadd.f32	s5, s11, s3
 80065de:	ee77 0a01 	vadd.f32	s1, s14, s2
 80065e2:	ee75 5ae1 	vsub.f32	s11, s11, s3
 80065e6:	ee37 7a41 	vsub.f32	s14, s14, s2
 80065ea:	ee73 1a84 	vadd.f32	s3, s7, s8
 80065ee:	ee33 4ac4 	vsub.f32	s8, s7, s8
 80065f2:	ee76 3a27 	vadd.f32	s7, s12, s15
 80065f6:	ee76 7a67 	vsub.f32	s15, s12, s15
 80065fa:	ee32 8a00 	vadd.f32	s16, s4, s0
 80065fe:	ee33 1a45 	vsub.f32	s2, s6, s10
 8006602:	ee32 2a40 	vsub.f32	s4, s4, s0
 8006606:	ee35 5a03 	vadd.f32	s10, s10, s6
 800660a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800660e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 8006612:	ee74 6ae6 	vsub.f32	s13, s9, s13
 8006616:	ee34 6a67 	vsub.f32	s12, s8, s15
 800661a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800661e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 8006622:	ee35 7ac7 	vsub.f32	s14, s11, s14
 8006626:	ee77 7a84 	vadd.f32	s15, s15, s8
 800662a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800662e:	44dc      	add	ip, fp
 8006630:	ee73 3aa1 	vadd.f32	s7, s7, s3
 8006634:	45e1      	cmp	r9, ip
 8006636:	ed86 8a00 	vstr	s16, [r6]
 800663a:	ed85 2a01 	vstr	s4, [r5, #4]
 800663e:	4456      	add	r6, sl
 8006640:	ed02 0a01 	vstr	s0, [r2, #-4]
 8006644:	4455      	add	r5, sl
 8006646:	edc0 6a00 	vstr	s13, [r0]
 800664a:	ed82 1a00 	vstr	s2, [r2]
 800664e:	ed80 5a01 	vstr	s10, [r0, #4]
 8006652:	4452      	add	r2, sl
 8006654:	ed01 3a01 	vstr	s6, [r1, #-4]
 8006658:	4450      	add	r0, sl
 800665a:	edc7 2a00 	vstr	s5, [r7]
 800665e:	edc4 4a00 	vstr	s9, [r4]
 8006662:	ed83 7a00 	vstr	s14, [r3]
 8006666:	edc1 5a00 	vstr	s11, [r1]
 800666a:	edc7 3a01 	vstr	s7, [r7, #4]
 800666e:	4451      	add	r1, sl
 8006670:	ed84 6a01 	vstr	s12, [r4, #4]
 8006674:	4457      	add	r7, sl
 8006676:	edc3 7a01 	vstr	s15, [r3, #4]
 800667a:	4454      	add	r4, sl
 800667c:	4453      	add	r3, sl
 800667e:	f63f af44 	bhi.w	800650a <arm_radix8_butterfly_f32+0x86>
 8006682:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006684:	2b07      	cmp	r3, #7
 8006686:	f240 81b7 	bls.w	80069f8 <arm_radix8_butterfly_f32+0x574>
 800668a:	9b06      	ldr	r3, [sp, #24]
 800668c:	9903      	ldr	r1, [sp, #12]
 800668e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8006690:	9e05      	ldr	r6, [sp, #20]
 8006692:	9a04      	ldr	r2, [sp, #16]
 8006694:	f103 0c08 	add.w	ip, r3, #8
 8006698:	9b02      	ldr	r3, [sp, #8]
 800669a:	3108      	adds	r1, #8
 800669c:	f108 0808 	add.w	r8, r8, #8
 80066a0:	1841      	adds	r1, r0, r1
 80066a2:	3608      	adds	r6, #8
 80066a4:	330c      	adds	r3, #12
 80066a6:	4604      	mov	r4, r0
 80066a8:	4444      	add	r4, r8
 80066aa:	18c3      	adds	r3, r0, r3
 80066ac:	9109      	str	r1, [sp, #36]	@ 0x24
 80066ae:	1981      	adds	r1, r0, r6
 80066b0:	f10e 0e08 	add.w	lr, lr, #8
 80066b4:	3208      	adds	r2, #8
 80066b6:	940b      	str	r4, [sp, #44]	@ 0x2c
 80066b8:	9107      	str	r1, [sp, #28]
 80066ba:	4604      	mov	r4, r0
 80066bc:	4601      	mov	r1, r0
 80066be:	9304      	str	r3, [sp, #16]
 80066c0:	f100 030c 	add.w	r3, r0, #12
 80066c4:	4474      	add	r4, lr
 80066c6:	f04f 0801 	mov.w	r8, #1
 80066ca:	1882      	adds	r2, r0, r2
 80066cc:	4461      	add	r1, ip
 80066ce:	9305      	str	r3, [sp, #20]
 80066d0:	464b      	mov	r3, r9
 80066d2:	940a      	str	r4, [sp, #40]	@ 0x28
 80066d4:	46c1      	mov	r9, r8
 80066d6:	9208      	str	r2, [sp, #32]
 80066d8:	46d8      	mov	r8, fp
 80066da:	9106      	str	r1, [sp, #24]
 80066dc:	f04f 0e00 	mov.w	lr, #0
 80066e0:	469b      	mov	fp, r3
 80066e2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80066e4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80066e6:	449e      	add	lr, r3
 80066e8:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 80066ec:	441a      	add	r2, r3
 80066ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80066f0:	441a      	add	r2, r3
 80066f2:	18d4      	adds	r4, r2, r3
 80066f4:	18e5      	adds	r5, r4, r3
 80066f6:	18ee      	adds	r6, r5, r3
 80066f8:	18f7      	adds	r7, r6, r3
 80066fa:	eb07 0c03 	add.w	ip, r7, r3
 80066fe:	920d      	str	r2, [sp, #52]	@ 0x34
 8006700:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 8006704:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 8006708:	910c      	str	r1, [sp, #48]	@ 0x30
 800670a:	4419      	add	r1, r3
 800670c:	9103      	str	r1, [sp, #12]
 800670e:	4419      	add	r1, r3
 8006710:	18ca      	adds	r2, r1, r3
 8006712:	9202      	str	r2, [sp, #8]
 8006714:	441a      	add	r2, r3
 8006716:	18d0      	adds	r0, r2, r3
 8006718:	ed92 ea01 	vldr	s28, [r2, #4]
 800671c:	9a02      	ldr	r2, [sp, #8]
 800671e:	edd4 7a00 	vldr	s15, [r4]
 8006722:	edd2 da01 	vldr	s27, [r2, #4]
 8006726:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006728:	ed91 da01 	vldr	s26, [r1, #4]
 800672c:	ed92 ca01 	vldr	s24, [r2, #4]
 8006730:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006732:	9903      	ldr	r1, [sp, #12]
 8006734:	edcd 7a03 	vstr	s15, [sp, #12]
 8006738:	edd2 7a00 	vldr	s15, [r2]
 800673c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800673e:	edcd 7a02 	vstr	s15, [sp, #8]
 8006742:	edd2 7a00 	vldr	s15, [r2]
 8006746:	edd0 ea01 	vldr	s29, [r0, #4]
 800674a:	edd1 ca01 	vldr	s25, [r1, #4]
 800674e:	eddc ba00 	vldr	s23, [ip]
 8006752:	edd7 aa00 	vldr	s21, [r7]
 8006756:	ed96 aa00 	vldr	s20, [r6]
 800675a:	edd5 9a00 	vldr	s19, [r5]
 800675e:	edcd 7a01 	vstr	s15, [sp, #4]
 8006762:	4403      	add	r3, r0
 8006764:	ed93 fa01 	vldr	s30, [r3, #4]
 8006768:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800676c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 8006770:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006774:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 8006778:	46cc      	mov	ip, r9
 800677a:	e001      	b.n	8006780 <arm_radix8_butterfly_f32+0x2fc>
 800677c:	3f3504f3 	.word	0x3f3504f3
 8006780:	ed91 6a00 	vldr	s12, [r1]
 8006784:	ed93 5a00 	vldr	s10, [r3]
 8006788:	edd0 fa00 	vldr	s31, [r0]
 800678c:	edd4 7a00 	vldr	s15, [r4]
 8006790:	ed95 7a00 	vldr	s14, [r5]
 8006794:	ed56 3a01 	vldr	s7, [r6, #-4]
 8006798:	ed17 3a01 	vldr	s6, [r7, #-4]
 800679c:	ed92 2a00 	vldr	s4, [r2]
 80067a0:	ed96 0a00 	vldr	s0, [r6]
 80067a4:	ee33 8a85 	vadd.f32	s16, s7, s10
 80067a8:	ee32 1a06 	vadd.f32	s2, s4, s12
 80067ac:	ee33 4a2f 	vadd.f32	s8, s6, s31
 80067b0:	ee77 4a87 	vadd.f32	s9, s15, s14
 80067b4:	ee78 1a04 	vadd.f32	s3, s16, s8
 80067b8:	ee71 6a24 	vadd.f32	s13, s2, s9
 80067bc:	ee32 2a46 	vsub.f32	s4, s4, s12
 80067c0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 80067c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80067c8:	ed06 6a01 	vstr	s12, [r6, #-4]
 80067cc:	edd4 8a01 	vldr	s17, [r4, #4]
 80067d0:	ed92 9a01 	vldr	s18, [r2, #4]
 80067d4:	edd7 0a00 	vldr	s1, [r7]
 80067d8:	edd1 2a01 	vldr	s5, [r1, #4]
 80067dc:	ed95 7a01 	vldr	s14, [r5, #4]
 80067e0:	ed93 6a01 	vldr	s12, [r3, #4]
 80067e4:	edd0 5a01 	vldr	s11, [r0, #4]
 80067e8:	ee73 3ac5 	vsub.f32	s7, s7, s10
 80067ec:	ee33 3a6f 	vsub.f32	s6, s6, s31
 80067f0:	ee39 5a62 	vsub.f32	s10, s18, s5
 80067f4:	ee78 fac7 	vsub.f32	s31, s17, s14
 80067f8:	ee38 4a44 	vsub.f32	s8, s16, s8
 80067fc:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006800:	ee30 8aa5 	vadd.f32	s16, s1, s11
 8006804:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006808:	ee32 9a27 	vadd.f32	s18, s4, s15
 800680c:	ee72 7a67 	vsub.f32	s15, s4, s15
 8006810:	ee30 2a06 	vadd.f32	s4, s0, s12
 8006814:	ee75 8a6f 	vsub.f32	s17, s10, s31
 8006818:	ee71 4a64 	vsub.f32	s9, s2, s9
 800681c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 8006820:	ee32 1a08 	vadd.f32	s2, s4, s16
 8006824:	ee72 fa87 	vadd.f32	s31, s5, s14
 8006828:	ee32 2a48 	vsub.f32	s4, s4, s16
 800682c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 8006830:	ee25 5a0b 	vmul.f32	s10, s10, s22
 8006834:	ee70 5ae5 	vsub.f32	s11, s1, s11
 8006838:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800683c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 8006840:	ee29 9a0b 	vmul.f32	s18, s18, s22
 8006844:	ee71 1a6f 	vsub.f32	s3, s2, s31
 8006848:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800684c:	ee30 6a46 	vsub.f32	s12, s0, s12
 8006850:	ee74 0a22 	vadd.f32	s1, s8, s5
 8006854:	ee36 0a28 	vadd.f32	s0, s12, s17
 8006858:	ee74 2a62 	vsub.f32	s5, s8, s5
 800685c:	ee36 6a68 	vsub.f32	s12, s12, s17
 8006860:	ee32 4a64 	vsub.f32	s8, s4, s9
 8006864:	ee73 8a09 	vadd.f32	s17, s6, s18
 8006868:	ee74 4a82 	vadd.f32	s9, s9, s4
 800686c:	ee33 9a49 	vsub.f32	s18, s6, s18
 8006870:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 8006874:	ee35 3a85 	vadd.f32	s6, s11, s10
 8006878:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800687c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 8006880:	ee73 7ae7 	vsub.f32	s15, s7, s15
 8006884:	ee69 3aa6 	vmul.f32	s7, s19, s13
 8006888:	ee30 7a68 	vsub.f32	s14, s0, s17
 800688c:	ee35 8a03 	vadd.f32	s16, s10, s6
 8006890:	ee38 0a80 	vadd.f32	s0, s17, s0
 8006894:	ee73 3a82 	vadd.f32	s7, s7, s4
 8006898:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800689c:	ed9d 2a01 	vldr	s4, [sp, #4]
 80068a0:	eddd 1a02 	vldr	s3, [sp, #8]
 80068a4:	ee35 5a43 	vsub.f32	s10, s10, s6
 80068a8:	ee71 fa2f 	vadd.f32	s31, s2, s31
 80068ac:	ee37 3aa5 	vadd.f32	s6, s15, s11
 80068b0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 80068b4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 80068b8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 80068bc:	ee76 5a49 	vsub.f32	s11, s12, s18
 80068c0:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 80068c4:	ee39 6a06 	vadd.f32	s12, s18, s12
 80068c8:	ee2c 9a84 	vmul.f32	s18, s25, s8
 80068cc:	ee21 4a84 	vmul.f32	s8, s3, s8
 80068d0:	ee6c 1a07 	vmul.f32	s3, s24, s14
 80068d4:	ee22 7a07 	vmul.f32	s14, s4, s14
 80068d8:	ee22 2a08 	vmul.f32	s4, s4, s16
 80068dc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 80068e0:	ee78 6ae6 	vsub.f32	s13, s17, s13
 80068e4:	ee31 1a09 	vadd.f32	s2, s2, s18
 80068e8:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 80068ec:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 80068f0:	ee74 0a60 	vsub.f32	s1, s8, s1
 80068f4:	ee37 7a48 	vsub.f32	s14, s14, s16
 80068f8:	ee2f 4a00 	vmul.f32	s8, s30, s0
 80068fc:	ee2b 8a85 	vmul.f32	s16, s23, s10
 8006900:	ee72 1a21 	vadd.f32	s3, s4, s3
 8006904:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 8006908:	ee38 2a89 	vadd.f32	s4, s17, s18
 800690c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 8006910:	ee38 8a04 	vadd.f32	s16, s16, s8
 8006914:	ee2e 9a25 	vmul.f32	s18, s28, s11
 8006918:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800691c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 8006920:	eddd 5a03 	vldr	s11, [sp, #12]
 8006924:	edc6 fa00 	vstr	s31, [r6]
 8006928:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800692c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 8006930:	ee30 0a45 	vsub.f32	s0, s0, s10
 8006934:	ee6a 4a03 	vmul.f32	s9, s20, s6
 8006938:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800693c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 8006940:	ee2e 3a03 	vmul.f32	s6, s28, s6
 8006944:	ee6d 7a27 	vmul.f32	s15, s26, s15
 8006948:	ee25 6a86 	vmul.f32	s12, s11, s12
 800694c:	ee74 4a89 	vadd.f32	s9, s9, s18
 8006950:	ee34 3a43 	vsub.f32	s6, s8, s6
 8006954:	ee78 8a85 	vadd.f32	s17, s17, s10
 8006958:	ee36 6a67 	vsub.f32	s12, s12, s15
 800695c:	44c4      	add	ip, r8
 800695e:	45e3      	cmp	fp, ip
 8006960:	edc3 3a00 	vstr	s7, [r3]
 8006964:	edc3 6a01 	vstr	s13, [r3, #4]
 8006968:	4456      	add	r6, sl
 800696a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800696e:	edc7 0a00 	vstr	s1, [r7]
 8006972:	4453      	add	r3, sl
 8006974:	ed80 2a00 	vstr	s4, [r0]
 8006978:	edc0 2a01 	vstr	s5, [r0, #4]
 800697c:	4457      	add	r7, sl
 800697e:	edc2 1a00 	vstr	s3, [r2]
 8006982:	ed82 7a01 	vstr	s14, [r2, #4]
 8006986:	4450      	add	r0, sl
 8006988:	ed85 8a00 	vstr	s16, [r5]
 800698c:	ed85 0a01 	vstr	s0, [r5, #4]
 8006990:	4452      	add	r2, sl
 8006992:	edc1 4a00 	vstr	s9, [r1]
 8006996:	4455      	add	r5, sl
 8006998:	ed81 3a01 	vstr	s6, [r1, #4]
 800699c:	edc4 8a00 	vstr	s17, [r4]
 80069a0:	ed84 6a01 	vstr	s12, [r4, #4]
 80069a4:	4451      	add	r1, sl
 80069a6:	4454      	add	r4, sl
 80069a8:	f63f aeea 	bhi.w	8006780 <arm_radix8_butterfly_f32+0x2fc>
 80069ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80069ae:	3308      	adds	r3, #8
 80069b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80069b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80069b4:	3308      	adds	r3, #8
 80069b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80069b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069ba:	3308      	adds	r3, #8
 80069bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80069be:	9b08      	ldr	r3, [sp, #32]
 80069c0:	3308      	adds	r3, #8
 80069c2:	9308      	str	r3, [sp, #32]
 80069c4:	9b07      	ldr	r3, [sp, #28]
 80069c6:	3308      	adds	r3, #8
 80069c8:	9307      	str	r3, [sp, #28]
 80069ca:	9b06      	ldr	r3, [sp, #24]
 80069cc:	3308      	adds	r3, #8
 80069ce:	9306      	str	r3, [sp, #24]
 80069d0:	9b05      	ldr	r3, [sp, #20]
 80069d2:	3308      	adds	r3, #8
 80069d4:	9305      	str	r3, [sp, #20]
 80069d6:	9b04      	ldr	r3, [sp, #16]
 80069d8:	3308      	adds	r3, #8
 80069da:	9304      	str	r3, [sp, #16]
 80069dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069de:	f109 0901 	add.w	r9, r9, #1
 80069e2:	454b      	cmp	r3, r9
 80069e4:	f47f ae7d 	bne.w	80066e2 <arm_radix8_butterfly_f32+0x25e>
 80069e8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	46d9      	mov	r9, fp
 80069f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80069f2:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 80069f6:	e554      	b.n	80064a2 <arm_radix8_butterfly_f32+0x1e>
 80069f8:	b015      	add	sp, #84	@ 0x54
 80069fa:	ecbd 8b10 	vpop	{d8-d15}
 80069fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a02:	bf00      	nop

08006a04 <__cvt>:
 8006a04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a08:	ec57 6b10 	vmov	r6, r7, d0
 8006a0c:	2f00      	cmp	r7, #0
 8006a0e:	460c      	mov	r4, r1
 8006a10:	4619      	mov	r1, r3
 8006a12:	463b      	mov	r3, r7
 8006a14:	bfbb      	ittet	lt
 8006a16:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a1a:	461f      	movlt	r7, r3
 8006a1c:	2300      	movge	r3, #0
 8006a1e:	232d      	movlt	r3, #45	@ 0x2d
 8006a20:	700b      	strb	r3, [r1, #0]
 8006a22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a24:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a28:	4691      	mov	r9, r2
 8006a2a:	f023 0820 	bic.w	r8, r3, #32
 8006a2e:	bfbc      	itt	lt
 8006a30:	4632      	movlt	r2, r6
 8006a32:	4616      	movlt	r6, r2
 8006a34:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a38:	d005      	beq.n	8006a46 <__cvt+0x42>
 8006a3a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a3e:	d100      	bne.n	8006a42 <__cvt+0x3e>
 8006a40:	3401      	adds	r4, #1
 8006a42:	2102      	movs	r1, #2
 8006a44:	e000      	b.n	8006a48 <__cvt+0x44>
 8006a46:	2103      	movs	r1, #3
 8006a48:	ab03      	add	r3, sp, #12
 8006a4a:	9301      	str	r3, [sp, #4]
 8006a4c:	ab02      	add	r3, sp, #8
 8006a4e:	9300      	str	r3, [sp, #0]
 8006a50:	ec47 6b10 	vmov	d0, r6, r7
 8006a54:	4653      	mov	r3, sl
 8006a56:	4622      	mov	r2, r4
 8006a58:	f000 fe22 	bl	80076a0 <_dtoa_r>
 8006a5c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a60:	4605      	mov	r5, r0
 8006a62:	d119      	bne.n	8006a98 <__cvt+0x94>
 8006a64:	f019 0f01 	tst.w	r9, #1
 8006a68:	d00e      	beq.n	8006a88 <__cvt+0x84>
 8006a6a:	eb00 0904 	add.w	r9, r0, r4
 8006a6e:	2200      	movs	r2, #0
 8006a70:	2300      	movs	r3, #0
 8006a72:	4630      	mov	r0, r6
 8006a74:	4639      	mov	r1, r7
 8006a76:	f7fa f827 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a7a:	b108      	cbz	r0, 8006a80 <__cvt+0x7c>
 8006a7c:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a80:	2230      	movs	r2, #48	@ 0x30
 8006a82:	9b03      	ldr	r3, [sp, #12]
 8006a84:	454b      	cmp	r3, r9
 8006a86:	d31e      	bcc.n	8006ac6 <__cvt+0xc2>
 8006a88:	9b03      	ldr	r3, [sp, #12]
 8006a8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a8c:	1b5b      	subs	r3, r3, r5
 8006a8e:	4628      	mov	r0, r5
 8006a90:	6013      	str	r3, [r2, #0]
 8006a92:	b004      	add	sp, #16
 8006a94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a98:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a9c:	eb00 0904 	add.w	r9, r0, r4
 8006aa0:	d1e5      	bne.n	8006a6e <__cvt+0x6a>
 8006aa2:	7803      	ldrb	r3, [r0, #0]
 8006aa4:	2b30      	cmp	r3, #48	@ 0x30
 8006aa6:	d10a      	bne.n	8006abe <__cvt+0xba>
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	2300      	movs	r3, #0
 8006aac:	4630      	mov	r0, r6
 8006aae:	4639      	mov	r1, r7
 8006ab0:	f7fa f80a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ab4:	b918      	cbnz	r0, 8006abe <__cvt+0xba>
 8006ab6:	f1c4 0401 	rsb	r4, r4, #1
 8006aba:	f8ca 4000 	str.w	r4, [sl]
 8006abe:	f8da 3000 	ldr.w	r3, [sl]
 8006ac2:	4499      	add	r9, r3
 8006ac4:	e7d3      	b.n	8006a6e <__cvt+0x6a>
 8006ac6:	1c59      	adds	r1, r3, #1
 8006ac8:	9103      	str	r1, [sp, #12]
 8006aca:	701a      	strb	r2, [r3, #0]
 8006acc:	e7d9      	b.n	8006a82 <__cvt+0x7e>

08006ace <__exponent>:
 8006ace:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006ad0:	2900      	cmp	r1, #0
 8006ad2:	bfba      	itte	lt
 8006ad4:	4249      	neglt	r1, r1
 8006ad6:	232d      	movlt	r3, #45	@ 0x2d
 8006ad8:	232b      	movge	r3, #43	@ 0x2b
 8006ada:	2909      	cmp	r1, #9
 8006adc:	7002      	strb	r2, [r0, #0]
 8006ade:	7043      	strb	r3, [r0, #1]
 8006ae0:	dd29      	ble.n	8006b36 <__exponent+0x68>
 8006ae2:	f10d 0307 	add.w	r3, sp, #7
 8006ae6:	461d      	mov	r5, r3
 8006ae8:	270a      	movs	r7, #10
 8006aea:	461a      	mov	r2, r3
 8006aec:	fbb1 f6f7 	udiv	r6, r1, r7
 8006af0:	fb07 1416 	mls	r4, r7, r6, r1
 8006af4:	3430      	adds	r4, #48	@ 0x30
 8006af6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006afa:	460c      	mov	r4, r1
 8006afc:	2c63      	cmp	r4, #99	@ 0x63
 8006afe:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006b02:	4631      	mov	r1, r6
 8006b04:	dcf1      	bgt.n	8006aea <__exponent+0x1c>
 8006b06:	3130      	adds	r1, #48	@ 0x30
 8006b08:	1e94      	subs	r4, r2, #2
 8006b0a:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b0e:	1c41      	adds	r1, r0, #1
 8006b10:	4623      	mov	r3, r4
 8006b12:	42ab      	cmp	r3, r5
 8006b14:	d30a      	bcc.n	8006b2c <__exponent+0x5e>
 8006b16:	f10d 0309 	add.w	r3, sp, #9
 8006b1a:	1a9b      	subs	r3, r3, r2
 8006b1c:	42ac      	cmp	r4, r5
 8006b1e:	bf88      	it	hi
 8006b20:	2300      	movhi	r3, #0
 8006b22:	3302      	adds	r3, #2
 8006b24:	4403      	add	r3, r0
 8006b26:	1a18      	subs	r0, r3, r0
 8006b28:	b003      	add	sp, #12
 8006b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b2c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b30:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b34:	e7ed      	b.n	8006b12 <__exponent+0x44>
 8006b36:	2330      	movs	r3, #48	@ 0x30
 8006b38:	3130      	adds	r1, #48	@ 0x30
 8006b3a:	7083      	strb	r3, [r0, #2]
 8006b3c:	70c1      	strb	r1, [r0, #3]
 8006b3e:	1d03      	adds	r3, r0, #4
 8006b40:	e7f1      	b.n	8006b26 <__exponent+0x58>
	...

08006b44 <_printf_float>:
 8006b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b48:	b08d      	sub	sp, #52	@ 0x34
 8006b4a:	460c      	mov	r4, r1
 8006b4c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b50:	4616      	mov	r6, r2
 8006b52:	461f      	mov	r7, r3
 8006b54:	4605      	mov	r5, r0
 8006b56:	f000 fce7 	bl	8007528 <_localeconv_r>
 8006b5a:	6803      	ldr	r3, [r0, #0]
 8006b5c:	9304      	str	r3, [sp, #16]
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7f9 fb86 	bl	8000270 <strlen>
 8006b64:	2300      	movs	r3, #0
 8006b66:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b68:	f8d8 3000 	ldr.w	r3, [r8]
 8006b6c:	9005      	str	r0, [sp, #20]
 8006b6e:	3307      	adds	r3, #7
 8006b70:	f023 0307 	bic.w	r3, r3, #7
 8006b74:	f103 0208 	add.w	r2, r3, #8
 8006b78:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b7c:	f8d4 b000 	ldr.w	fp, [r4]
 8006b80:	f8c8 2000 	str.w	r2, [r8]
 8006b84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b88:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b8c:	9307      	str	r3, [sp, #28]
 8006b8e:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b92:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006b96:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b9a:	4b9c      	ldr	r3, [pc, #624]	@ (8006e0c <_printf_float+0x2c8>)
 8006b9c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006ba0:	f7f9 ffc4 	bl	8000b2c <__aeabi_dcmpun>
 8006ba4:	bb70      	cbnz	r0, 8006c04 <_printf_float+0xc0>
 8006ba6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006baa:	4b98      	ldr	r3, [pc, #608]	@ (8006e0c <_printf_float+0x2c8>)
 8006bac:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006bb0:	f7f9 ff9e 	bl	8000af0 <__aeabi_dcmple>
 8006bb4:	bb30      	cbnz	r0, 8006c04 <_printf_float+0xc0>
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2300      	movs	r3, #0
 8006bba:	4640      	mov	r0, r8
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	f7f9 ff8d 	bl	8000adc <__aeabi_dcmplt>
 8006bc2:	b110      	cbz	r0, 8006bca <_printf_float+0x86>
 8006bc4:	232d      	movs	r3, #45	@ 0x2d
 8006bc6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bca:	4a91      	ldr	r2, [pc, #580]	@ (8006e10 <_printf_float+0x2cc>)
 8006bcc:	4b91      	ldr	r3, [pc, #580]	@ (8006e14 <_printf_float+0x2d0>)
 8006bce:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006bd2:	bf94      	ite	ls
 8006bd4:	4690      	movls	r8, r2
 8006bd6:	4698      	movhi	r8, r3
 8006bd8:	2303      	movs	r3, #3
 8006bda:	6123      	str	r3, [r4, #16]
 8006bdc:	f02b 0304 	bic.w	r3, fp, #4
 8006be0:	6023      	str	r3, [r4, #0]
 8006be2:	f04f 0900 	mov.w	r9, #0
 8006be6:	9700      	str	r7, [sp, #0]
 8006be8:	4633      	mov	r3, r6
 8006bea:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006bec:	4621      	mov	r1, r4
 8006bee:	4628      	mov	r0, r5
 8006bf0:	f000 f9d2 	bl	8006f98 <_printf_common>
 8006bf4:	3001      	adds	r0, #1
 8006bf6:	f040 808d 	bne.w	8006d14 <_printf_float+0x1d0>
 8006bfa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bfe:	b00d      	add	sp, #52	@ 0x34
 8006c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c04:	4642      	mov	r2, r8
 8006c06:	464b      	mov	r3, r9
 8006c08:	4640      	mov	r0, r8
 8006c0a:	4649      	mov	r1, r9
 8006c0c:	f7f9 ff8e 	bl	8000b2c <__aeabi_dcmpun>
 8006c10:	b140      	cbz	r0, 8006c24 <_printf_float+0xe0>
 8006c12:	464b      	mov	r3, r9
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	bfbc      	itt	lt
 8006c18:	232d      	movlt	r3, #45	@ 0x2d
 8006c1a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c1e:	4a7e      	ldr	r2, [pc, #504]	@ (8006e18 <_printf_float+0x2d4>)
 8006c20:	4b7e      	ldr	r3, [pc, #504]	@ (8006e1c <_printf_float+0x2d8>)
 8006c22:	e7d4      	b.n	8006bce <_printf_float+0x8a>
 8006c24:	6863      	ldr	r3, [r4, #4]
 8006c26:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c2a:	9206      	str	r2, [sp, #24]
 8006c2c:	1c5a      	adds	r2, r3, #1
 8006c2e:	d13b      	bne.n	8006ca8 <_printf_float+0x164>
 8006c30:	2306      	movs	r3, #6
 8006c32:	6063      	str	r3, [r4, #4]
 8006c34:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c38:	2300      	movs	r3, #0
 8006c3a:	6022      	str	r2, [r4, #0]
 8006c3c:	9303      	str	r3, [sp, #12]
 8006c3e:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c40:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c44:	ab09      	add	r3, sp, #36	@ 0x24
 8006c46:	9300      	str	r3, [sp, #0]
 8006c48:	6861      	ldr	r1, [r4, #4]
 8006c4a:	ec49 8b10 	vmov	d0, r8, r9
 8006c4e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c52:	4628      	mov	r0, r5
 8006c54:	f7ff fed6 	bl	8006a04 <__cvt>
 8006c58:	9b06      	ldr	r3, [sp, #24]
 8006c5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c5c:	2b47      	cmp	r3, #71	@ 0x47
 8006c5e:	4680      	mov	r8, r0
 8006c60:	d129      	bne.n	8006cb6 <_printf_float+0x172>
 8006c62:	1cc8      	adds	r0, r1, #3
 8006c64:	db02      	blt.n	8006c6c <_printf_float+0x128>
 8006c66:	6863      	ldr	r3, [r4, #4]
 8006c68:	4299      	cmp	r1, r3
 8006c6a:	dd41      	ble.n	8006cf0 <_printf_float+0x1ac>
 8006c6c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c70:	fa5f fa8a 	uxtb.w	sl, sl
 8006c74:	3901      	subs	r1, #1
 8006c76:	4652      	mov	r2, sl
 8006c78:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c7c:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c7e:	f7ff ff26 	bl	8006ace <__exponent>
 8006c82:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c84:	1813      	adds	r3, r2, r0
 8006c86:	2a01      	cmp	r2, #1
 8006c88:	4681      	mov	r9, r0
 8006c8a:	6123      	str	r3, [r4, #16]
 8006c8c:	dc02      	bgt.n	8006c94 <_printf_float+0x150>
 8006c8e:	6822      	ldr	r2, [r4, #0]
 8006c90:	07d2      	lsls	r2, r2, #31
 8006c92:	d501      	bpl.n	8006c98 <_printf_float+0x154>
 8006c94:	3301      	adds	r3, #1
 8006c96:	6123      	str	r3, [r4, #16]
 8006c98:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d0a2      	beq.n	8006be6 <_printf_float+0xa2>
 8006ca0:	232d      	movs	r3, #45	@ 0x2d
 8006ca2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ca6:	e79e      	b.n	8006be6 <_printf_float+0xa2>
 8006ca8:	9a06      	ldr	r2, [sp, #24]
 8006caa:	2a47      	cmp	r2, #71	@ 0x47
 8006cac:	d1c2      	bne.n	8006c34 <_printf_float+0xf0>
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1c0      	bne.n	8006c34 <_printf_float+0xf0>
 8006cb2:	2301      	movs	r3, #1
 8006cb4:	e7bd      	b.n	8006c32 <_printf_float+0xee>
 8006cb6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cba:	d9db      	bls.n	8006c74 <_printf_float+0x130>
 8006cbc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006cc0:	d118      	bne.n	8006cf4 <_printf_float+0x1b0>
 8006cc2:	2900      	cmp	r1, #0
 8006cc4:	6863      	ldr	r3, [r4, #4]
 8006cc6:	dd0b      	ble.n	8006ce0 <_printf_float+0x19c>
 8006cc8:	6121      	str	r1, [r4, #16]
 8006cca:	b913      	cbnz	r3, 8006cd2 <_printf_float+0x18e>
 8006ccc:	6822      	ldr	r2, [r4, #0]
 8006cce:	07d0      	lsls	r0, r2, #31
 8006cd0:	d502      	bpl.n	8006cd8 <_printf_float+0x194>
 8006cd2:	3301      	adds	r3, #1
 8006cd4:	440b      	add	r3, r1
 8006cd6:	6123      	str	r3, [r4, #16]
 8006cd8:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006cda:	f04f 0900 	mov.w	r9, #0
 8006cde:	e7db      	b.n	8006c98 <_printf_float+0x154>
 8006ce0:	b913      	cbnz	r3, 8006ce8 <_printf_float+0x1a4>
 8006ce2:	6822      	ldr	r2, [r4, #0]
 8006ce4:	07d2      	lsls	r2, r2, #31
 8006ce6:	d501      	bpl.n	8006cec <_printf_float+0x1a8>
 8006ce8:	3302      	adds	r3, #2
 8006cea:	e7f4      	b.n	8006cd6 <_printf_float+0x192>
 8006cec:	2301      	movs	r3, #1
 8006cee:	e7f2      	b.n	8006cd6 <_printf_float+0x192>
 8006cf0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cf6:	4299      	cmp	r1, r3
 8006cf8:	db05      	blt.n	8006d06 <_printf_float+0x1c2>
 8006cfa:	6823      	ldr	r3, [r4, #0]
 8006cfc:	6121      	str	r1, [r4, #16]
 8006cfe:	07d8      	lsls	r0, r3, #31
 8006d00:	d5ea      	bpl.n	8006cd8 <_printf_float+0x194>
 8006d02:	1c4b      	adds	r3, r1, #1
 8006d04:	e7e7      	b.n	8006cd6 <_printf_float+0x192>
 8006d06:	2900      	cmp	r1, #0
 8006d08:	bfd4      	ite	le
 8006d0a:	f1c1 0202 	rsble	r2, r1, #2
 8006d0e:	2201      	movgt	r2, #1
 8006d10:	4413      	add	r3, r2
 8006d12:	e7e0      	b.n	8006cd6 <_printf_float+0x192>
 8006d14:	6823      	ldr	r3, [r4, #0]
 8006d16:	055a      	lsls	r2, r3, #21
 8006d18:	d407      	bmi.n	8006d2a <_printf_float+0x1e6>
 8006d1a:	6923      	ldr	r3, [r4, #16]
 8006d1c:	4642      	mov	r2, r8
 8006d1e:	4631      	mov	r1, r6
 8006d20:	4628      	mov	r0, r5
 8006d22:	47b8      	blx	r7
 8006d24:	3001      	adds	r0, #1
 8006d26:	d12b      	bne.n	8006d80 <_printf_float+0x23c>
 8006d28:	e767      	b.n	8006bfa <_printf_float+0xb6>
 8006d2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d2e:	f240 80dd 	bls.w	8006eec <_printf_float+0x3a8>
 8006d32:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d36:	2200      	movs	r2, #0
 8006d38:	2300      	movs	r3, #0
 8006d3a:	f7f9 fec5 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d3e:	2800      	cmp	r0, #0
 8006d40:	d033      	beq.n	8006daa <_printf_float+0x266>
 8006d42:	4a37      	ldr	r2, [pc, #220]	@ (8006e20 <_printf_float+0x2dc>)
 8006d44:	2301      	movs	r3, #1
 8006d46:	4631      	mov	r1, r6
 8006d48:	4628      	mov	r0, r5
 8006d4a:	47b8      	blx	r7
 8006d4c:	3001      	adds	r0, #1
 8006d4e:	f43f af54 	beq.w	8006bfa <_printf_float+0xb6>
 8006d52:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d56:	4543      	cmp	r3, r8
 8006d58:	db02      	blt.n	8006d60 <_printf_float+0x21c>
 8006d5a:	6823      	ldr	r3, [r4, #0]
 8006d5c:	07d8      	lsls	r0, r3, #31
 8006d5e:	d50f      	bpl.n	8006d80 <_printf_float+0x23c>
 8006d60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d64:	4631      	mov	r1, r6
 8006d66:	4628      	mov	r0, r5
 8006d68:	47b8      	blx	r7
 8006d6a:	3001      	adds	r0, #1
 8006d6c:	f43f af45 	beq.w	8006bfa <_printf_float+0xb6>
 8006d70:	f04f 0900 	mov.w	r9, #0
 8006d74:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006d78:	f104 0a1a 	add.w	sl, r4, #26
 8006d7c:	45c8      	cmp	r8, r9
 8006d7e:	dc09      	bgt.n	8006d94 <_printf_float+0x250>
 8006d80:	6823      	ldr	r3, [r4, #0]
 8006d82:	079b      	lsls	r3, r3, #30
 8006d84:	f100 8103 	bmi.w	8006f8e <_printf_float+0x44a>
 8006d88:	68e0      	ldr	r0, [r4, #12]
 8006d8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d8c:	4298      	cmp	r0, r3
 8006d8e:	bfb8      	it	lt
 8006d90:	4618      	movlt	r0, r3
 8006d92:	e734      	b.n	8006bfe <_printf_float+0xba>
 8006d94:	2301      	movs	r3, #1
 8006d96:	4652      	mov	r2, sl
 8006d98:	4631      	mov	r1, r6
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	47b8      	blx	r7
 8006d9e:	3001      	adds	r0, #1
 8006da0:	f43f af2b 	beq.w	8006bfa <_printf_float+0xb6>
 8006da4:	f109 0901 	add.w	r9, r9, #1
 8006da8:	e7e8      	b.n	8006d7c <_printf_float+0x238>
 8006daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dc39      	bgt.n	8006e24 <_printf_float+0x2e0>
 8006db0:	4a1b      	ldr	r2, [pc, #108]	@ (8006e20 <_printf_float+0x2dc>)
 8006db2:	2301      	movs	r3, #1
 8006db4:	4631      	mov	r1, r6
 8006db6:	4628      	mov	r0, r5
 8006db8:	47b8      	blx	r7
 8006dba:	3001      	adds	r0, #1
 8006dbc:	f43f af1d 	beq.w	8006bfa <_printf_float+0xb6>
 8006dc0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006dc4:	ea59 0303 	orrs.w	r3, r9, r3
 8006dc8:	d102      	bne.n	8006dd0 <_printf_float+0x28c>
 8006dca:	6823      	ldr	r3, [r4, #0]
 8006dcc:	07d9      	lsls	r1, r3, #31
 8006dce:	d5d7      	bpl.n	8006d80 <_printf_float+0x23c>
 8006dd0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b8      	blx	r7
 8006dda:	3001      	adds	r0, #1
 8006ddc:	f43f af0d 	beq.w	8006bfa <_printf_float+0xb6>
 8006de0:	f04f 0a00 	mov.w	sl, #0
 8006de4:	f104 0b1a 	add.w	fp, r4, #26
 8006de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dea:	425b      	negs	r3, r3
 8006dec:	4553      	cmp	r3, sl
 8006dee:	dc01      	bgt.n	8006df4 <_printf_float+0x2b0>
 8006df0:	464b      	mov	r3, r9
 8006df2:	e793      	b.n	8006d1c <_printf_float+0x1d8>
 8006df4:	2301      	movs	r3, #1
 8006df6:	465a      	mov	r2, fp
 8006df8:	4631      	mov	r1, r6
 8006dfa:	4628      	mov	r0, r5
 8006dfc:	47b8      	blx	r7
 8006dfe:	3001      	adds	r0, #1
 8006e00:	f43f aefb 	beq.w	8006bfa <_printf_float+0xb6>
 8006e04:	f10a 0a01 	add.w	sl, sl, #1
 8006e08:	e7ee      	b.n	8006de8 <_printf_float+0x2a4>
 8006e0a:	bf00      	nop
 8006e0c:	7fefffff 	.word	0x7fefffff
 8006e10:	0800a27c 	.word	0x0800a27c
 8006e14:	0800a280 	.word	0x0800a280
 8006e18:	0800a284 	.word	0x0800a284
 8006e1c:	0800a288 	.word	0x0800a288
 8006e20:	0800a28c 	.word	0x0800a28c
 8006e24:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e26:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e2a:	4553      	cmp	r3, sl
 8006e2c:	bfa8      	it	ge
 8006e2e:	4653      	movge	r3, sl
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	4699      	mov	r9, r3
 8006e34:	dc36      	bgt.n	8006ea4 <_printf_float+0x360>
 8006e36:	f04f 0b00 	mov.w	fp, #0
 8006e3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e3e:	f104 021a 	add.w	r2, r4, #26
 8006e42:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e44:	9306      	str	r3, [sp, #24]
 8006e46:	eba3 0309 	sub.w	r3, r3, r9
 8006e4a:	455b      	cmp	r3, fp
 8006e4c:	dc31      	bgt.n	8006eb2 <_printf_float+0x36e>
 8006e4e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e50:	459a      	cmp	sl, r3
 8006e52:	dc3a      	bgt.n	8006eca <_printf_float+0x386>
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	07da      	lsls	r2, r3, #31
 8006e58:	d437      	bmi.n	8006eca <_printf_float+0x386>
 8006e5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e5c:	ebaa 0903 	sub.w	r9, sl, r3
 8006e60:	9b06      	ldr	r3, [sp, #24]
 8006e62:	ebaa 0303 	sub.w	r3, sl, r3
 8006e66:	4599      	cmp	r9, r3
 8006e68:	bfa8      	it	ge
 8006e6a:	4699      	movge	r9, r3
 8006e6c:	f1b9 0f00 	cmp.w	r9, #0
 8006e70:	dc33      	bgt.n	8006eda <_printf_float+0x396>
 8006e72:	f04f 0800 	mov.w	r8, #0
 8006e76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e7a:	f104 0b1a 	add.w	fp, r4, #26
 8006e7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e80:	ebaa 0303 	sub.w	r3, sl, r3
 8006e84:	eba3 0309 	sub.w	r3, r3, r9
 8006e88:	4543      	cmp	r3, r8
 8006e8a:	f77f af79 	ble.w	8006d80 <_printf_float+0x23c>
 8006e8e:	2301      	movs	r3, #1
 8006e90:	465a      	mov	r2, fp
 8006e92:	4631      	mov	r1, r6
 8006e94:	4628      	mov	r0, r5
 8006e96:	47b8      	blx	r7
 8006e98:	3001      	adds	r0, #1
 8006e9a:	f43f aeae 	beq.w	8006bfa <_printf_float+0xb6>
 8006e9e:	f108 0801 	add.w	r8, r8, #1
 8006ea2:	e7ec      	b.n	8006e7e <_printf_float+0x33a>
 8006ea4:	4642      	mov	r2, r8
 8006ea6:	4631      	mov	r1, r6
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	47b8      	blx	r7
 8006eac:	3001      	adds	r0, #1
 8006eae:	d1c2      	bne.n	8006e36 <_printf_float+0x2f2>
 8006eb0:	e6a3      	b.n	8006bfa <_printf_float+0xb6>
 8006eb2:	2301      	movs	r3, #1
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	9206      	str	r2, [sp, #24]
 8006eba:	47b8      	blx	r7
 8006ebc:	3001      	adds	r0, #1
 8006ebe:	f43f ae9c 	beq.w	8006bfa <_printf_float+0xb6>
 8006ec2:	9a06      	ldr	r2, [sp, #24]
 8006ec4:	f10b 0b01 	add.w	fp, fp, #1
 8006ec8:	e7bb      	b.n	8006e42 <_printf_float+0x2fe>
 8006eca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	d1c0      	bne.n	8006e5a <_printf_float+0x316>
 8006ed8:	e68f      	b.n	8006bfa <_printf_float+0xb6>
 8006eda:	9a06      	ldr	r2, [sp, #24]
 8006edc:	464b      	mov	r3, r9
 8006ede:	4442      	add	r2, r8
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b8      	blx	r7
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d1c3      	bne.n	8006e72 <_printf_float+0x32e>
 8006eea:	e686      	b.n	8006bfa <_printf_float+0xb6>
 8006eec:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006ef0:	f1ba 0f01 	cmp.w	sl, #1
 8006ef4:	dc01      	bgt.n	8006efa <_printf_float+0x3b6>
 8006ef6:	07db      	lsls	r3, r3, #31
 8006ef8:	d536      	bpl.n	8006f68 <_printf_float+0x424>
 8006efa:	2301      	movs	r3, #1
 8006efc:	4642      	mov	r2, r8
 8006efe:	4631      	mov	r1, r6
 8006f00:	4628      	mov	r0, r5
 8006f02:	47b8      	blx	r7
 8006f04:	3001      	adds	r0, #1
 8006f06:	f43f ae78 	beq.w	8006bfa <_printf_float+0xb6>
 8006f0a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	f43f ae70 	beq.w	8006bfa <_printf_float+0xb6>
 8006f1a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f1e:	2200      	movs	r2, #0
 8006f20:	2300      	movs	r3, #0
 8006f22:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006f26:	f7f9 fdcf 	bl	8000ac8 <__aeabi_dcmpeq>
 8006f2a:	b9c0      	cbnz	r0, 8006f5e <_printf_float+0x41a>
 8006f2c:	4653      	mov	r3, sl
 8006f2e:	f108 0201 	add.w	r2, r8, #1
 8006f32:	4631      	mov	r1, r6
 8006f34:	4628      	mov	r0, r5
 8006f36:	47b8      	blx	r7
 8006f38:	3001      	adds	r0, #1
 8006f3a:	d10c      	bne.n	8006f56 <_printf_float+0x412>
 8006f3c:	e65d      	b.n	8006bfa <_printf_float+0xb6>
 8006f3e:	2301      	movs	r3, #1
 8006f40:	465a      	mov	r2, fp
 8006f42:	4631      	mov	r1, r6
 8006f44:	4628      	mov	r0, r5
 8006f46:	47b8      	blx	r7
 8006f48:	3001      	adds	r0, #1
 8006f4a:	f43f ae56 	beq.w	8006bfa <_printf_float+0xb6>
 8006f4e:	f108 0801 	add.w	r8, r8, #1
 8006f52:	45d0      	cmp	r8, sl
 8006f54:	dbf3      	blt.n	8006f3e <_printf_float+0x3fa>
 8006f56:	464b      	mov	r3, r9
 8006f58:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f5c:	e6df      	b.n	8006d1e <_printf_float+0x1da>
 8006f5e:	f04f 0800 	mov.w	r8, #0
 8006f62:	f104 0b1a 	add.w	fp, r4, #26
 8006f66:	e7f4      	b.n	8006f52 <_printf_float+0x40e>
 8006f68:	2301      	movs	r3, #1
 8006f6a:	4642      	mov	r2, r8
 8006f6c:	e7e1      	b.n	8006f32 <_printf_float+0x3ee>
 8006f6e:	2301      	movs	r3, #1
 8006f70:	464a      	mov	r2, r9
 8006f72:	4631      	mov	r1, r6
 8006f74:	4628      	mov	r0, r5
 8006f76:	47b8      	blx	r7
 8006f78:	3001      	adds	r0, #1
 8006f7a:	f43f ae3e 	beq.w	8006bfa <_printf_float+0xb6>
 8006f7e:	f108 0801 	add.w	r8, r8, #1
 8006f82:	68e3      	ldr	r3, [r4, #12]
 8006f84:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f86:	1a5b      	subs	r3, r3, r1
 8006f88:	4543      	cmp	r3, r8
 8006f8a:	dcf0      	bgt.n	8006f6e <_printf_float+0x42a>
 8006f8c:	e6fc      	b.n	8006d88 <_printf_float+0x244>
 8006f8e:	f04f 0800 	mov.w	r8, #0
 8006f92:	f104 0919 	add.w	r9, r4, #25
 8006f96:	e7f4      	b.n	8006f82 <_printf_float+0x43e>

08006f98 <_printf_common>:
 8006f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f9c:	4616      	mov	r6, r2
 8006f9e:	4698      	mov	r8, r3
 8006fa0:	688a      	ldr	r2, [r1, #8]
 8006fa2:	690b      	ldr	r3, [r1, #16]
 8006fa4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	bfb8      	it	lt
 8006fac:	4613      	movlt	r3, r2
 8006fae:	6033      	str	r3, [r6, #0]
 8006fb0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fb4:	4607      	mov	r7, r0
 8006fb6:	460c      	mov	r4, r1
 8006fb8:	b10a      	cbz	r2, 8006fbe <_printf_common+0x26>
 8006fba:	3301      	adds	r3, #1
 8006fbc:	6033      	str	r3, [r6, #0]
 8006fbe:	6823      	ldr	r3, [r4, #0]
 8006fc0:	0699      	lsls	r1, r3, #26
 8006fc2:	bf42      	ittt	mi
 8006fc4:	6833      	ldrmi	r3, [r6, #0]
 8006fc6:	3302      	addmi	r3, #2
 8006fc8:	6033      	strmi	r3, [r6, #0]
 8006fca:	6825      	ldr	r5, [r4, #0]
 8006fcc:	f015 0506 	ands.w	r5, r5, #6
 8006fd0:	d106      	bne.n	8006fe0 <_printf_common+0x48>
 8006fd2:	f104 0a19 	add.w	sl, r4, #25
 8006fd6:	68e3      	ldr	r3, [r4, #12]
 8006fd8:	6832      	ldr	r2, [r6, #0]
 8006fda:	1a9b      	subs	r3, r3, r2
 8006fdc:	42ab      	cmp	r3, r5
 8006fde:	dc26      	bgt.n	800702e <_printf_common+0x96>
 8006fe0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fe4:	6822      	ldr	r2, [r4, #0]
 8006fe6:	3b00      	subs	r3, #0
 8006fe8:	bf18      	it	ne
 8006fea:	2301      	movne	r3, #1
 8006fec:	0692      	lsls	r2, r2, #26
 8006fee:	d42b      	bmi.n	8007048 <_printf_common+0xb0>
 8006ff0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ff4:	4641      	mov	r1, r8
 8006ff6:	4638      	mov	r0, r7
 8006ff8:	47c8      	blx	r9
 8006ffa:	3001      	adds	r0, #1
 8006ffc:	d01e      	beq.n	800703c <_printf_common+0xa4>
 8006ffe:	6823      	ldr	r3, [r4, #0]
 8007000:	6922      	ldr	r2, [r4, #16]
 8007002:	f003 0306 	and.w	r3, r3, #6
 8007006:	2b04      	cmp	r3, #4
 8007008:	bf02      	ittt	eq
 800700a:	68e5      	ldreq	r5, [r4, #12]
 800700c:	6833      	ldreq	r3, [r6, #0]
 800700e:	1aed      	subeq	r5, r5, r3
 8007010:	68a3      	ldr	r3, [r4, #8]
 8007012:	bf0c      	ite	eq
 8007014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007018:	2500      	movne	r5, #0
 800701a:	4293      	cmp	r3, r2
 800701c:	bfc4      	itt	gt
 800701e:	1a9b      	subgt	r3, r3, r2
 8007020:	18ed      	addgt	r5, r5, r3
 8007022:	2600      	movs	r6, #0
 8007024:	341a      	adds	r4, #26
 8007026:	42b5      	cmp	r5, r6
 8007028:	d11a      	bne.n	8007060 <_printf_common+0xc8>
 800702a:	2000      	movs	r0, #0
 800702c:	e008      	b.n	8007040 <_printf_common+0xa8>
 800702e:	2301      	movs	r3, #1
 8007030:	4652      	mov	r2, sl
 8007032:	4641      	mov	r1, r8
 8007034:	4638      	mov	r0, r7
 8007036:	47c8      	blx	r9
 8007038:	3001      	adds	r0, #1
 800703a:	d103      	bne.n	8007044 <_printf_common+0xac>
 800703c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007040:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007044:	3501      	adds	r5, #1
 8007046:	e7c6      	b.n	8006fd6 <_printf_common+0x3e>
 8007048:	18e1      	adds	r1, r4, r3
 800704a:	1c5a      	adds	r2, r3, #1
 800704c:	2030      	movs	r0, #48	@ 0x30
 800704e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007052:	4422      	add	r2, r4
 8007054:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007058:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800705c:	3302      	adds	r3, #2
 800705e:	e7c7      	b.n	8006ff0 <_printf_common+0x58>
 8007060:	2301      	movs	r3, #1
 8007062:	4622      	mov	r2, r4
 8007064:	4641      	mov	r1, r8
 8007066:	4638      	mov	r0, r7
 8007068:	47c8      	blx	r9
 800706a:	3001      	adds	r0, #1
 800706c:	d0e6      	beq.n	800703c <_printf_common+0xa4>
 800706e:	3601      	adds	r6, #1
 8007070:	e7d9      	b.n	8007026 <_printf_common+0x8e>
	...

08007074 <_printf_i>:
 8007074:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007078:	7e0f      	ldrb	r7, [r1, #24]
 800707a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800707c:	2f78      	cmp	r7, #120	@ 0x78
 800707e:	4691      	mov	r9, r2
 8007080:	4680      	mov	r8, r0
 8007082:	460c      	mov	r4, r1
 8007084:	469a      	mov	sl, r3
 8007086:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800708a:	d807      	bhi.n	800709c <_printf_i+0x28>
 800708c:	2f62      	cmp	r7, #98	@ 0x62
 800708e:	d80a      	bhi.n	80070a6 <_printf_i+0x32>
 8007090:	2f00      	cmp	r7, #0
 8007092:	f000 80d2 	beq.w	800723a <_printf_i+0x1c6>
 8007096:	2f58      	cmp	r7, #88	@ 0x58
 8007098:	f000 80b9 	beq.w	800720e <_printf_i+0x19a>
 800709c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80070a0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070a4:	e03a      	b.n	800711c <_printf_i+0xa8>
 80070a6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070aa:	2b15      	cmp	r3, #21
 80070ac:	d8f6      	bhi.n	800709c <_printf_i+0x28>
 80070ae:	a101      	add	r1, pc, #4	@ (adr r1, 80070b4 <_printf_i+0x40>)
 80070b0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070b4:	0800710d 	.word	0x0800710d
 80070b8:	08007121 	.word	0x08007121
 80070bc:	0800709d 	.word	0x0800709d
 80070c0:	0800709d 	.word	0x0800709d
 80070c4:	0800709d 	.word	0x0800709d
 80070c8:	0800709d 	.word	0x0800709d
 80070cc:	08007121 	.word	0x08007121
 80070d0:	0800709d 	.word	0x0800709d
 80070d4:	0800709d 	.word	0x0800709d
 80070d8:	0800709d 	.word	0x0800709d
 80070dc:	0800709d 	.word	0x0800709d
 80070e0:	08007221 	.word	0x08007221
 80070e4:	0800714b 	.word	0x0800714b
 80070e8:	080071db 	.word	0x080071db
 80070ec:	0800709d 	.word	0x0800709d
 80070f0:	0800709d 	.word	0x0800709d
 80070f4:	08007243 	.word	0x08007243
 80070f8:	0800709d 	.word	0x0800709d
 80070fc:	0800714b 	.word	0x0800714b
 8007100:	0800709d 	.word	0x0800709d
 8007104:	0800709d 	.word	0x0800709d
 8007108:	080071e3 	.word	0x080071e3
 800710c:	6833      	ldr	r3, [r6, #0]
 800710e:	1d1a      	adds	r2, r3, #4
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	6032      	str	r2, [r6, #0]
 8007114:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007118:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800711c:	2301      	movs	r3, #1
 800711e:	e09d      	b.n	800725c <_printf_i+0x1e8>
 8007120:	6833      	ldr	r3, [r6, #0]
 8007122:	6820      	ldr	r0, [r4, #0]
 8007124:	1d19      	adds	r1, r3, #4
 8007126:	6031      	str	r1, [r6, #0]
 8007128:	0606      	lsls	r6, r0, #24
 800712a:	d501      	bpl.n	8007130 <_printf_i+0xbc>
 800712c:	681d      	ldr	r5, [r3, #0]
 800712e:	e003      	b.n	8007138 <_printf_i+0xc4>
 8007130:	0645      	lsls	r5, r0, #25
 8007132:	d5fb      	bpl.n	800712c <_printf_i+0xb8>
 8007134:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007138:	2d00      	cmp	r5, #0
 800713a:	da03      	bge.n	8007144 <_printf_i+0xd0>
 800713c:	232d      	movs	r3, #45	@ 0x2d
 800713e:	426d      	negs	r5, r5
 8007140:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007144:	4859      	ldr	r0, [pc, #356]	@ (80072ac <_printf_i+0x238>)
 8007146:	230a      	movs	r3, #10
 8007148:	e011      	b.n	800716e <_printf_i+0xfa>
 800714a:	6821      	ldr	r1, [r4, #0]
 800714c:	6833      	ldr	r3, [r6, #0]
 800714e:	0608      	lsls	r0, r1, #24
 8007150:	f853 5b04 	ldr.w	r5, [r3], #4
 8007154:	d402      	bmi.n	800715c <_printf_i+0xe8>
 8007156:	0649      	lsls	r1, r1, #25
 8007158:	bf48      	it	mi
 800715a:	b2ad      	uxthmi	r5, r5
 800715c:	2f6f      	cmp	r7, #111	@ 0x6f
 800715e:	4853      	ldr	r0, [pc, #332]	@ (80072ac <_printf_i+0x238>)
 8007160:	6033      	str	r3, [r6, #0]
 8007162:	bf14      	ite	ne
 8007164:	230a      	movne	r3, #10
 8007166:	2308      	moveq	r3, #8
 8007168:	2100      	movs	r1, #0
 800716a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800716e:	6866      	ldr	r6, [r4, #4]
 8007170:	60a6      	str	r6, [r4, #8]
 8007172:	2e00      	cmp	r6, #0
 8007174:	bfa2      	ittt	ge
 8007176:	6821      	ldrge	r1, [r4, #0]
 8007178:	f021 0104 	bicge.w	r1, r1, #4
 800717c:	6021      	strge	r1, [r4, #0]
 800717e:	b90d      	cbnz	r5, 8007184 <_printf_i+0x110>
 8007180:	2e00      	cmp	r6, #0
 8007182:	d04b      	beq.n	800721c <_printf_i+0x1a8>
 8007184:	4616      	mov	r6, r2
 8007186:	fbb5 f1f3 	udiv	r1, r5, r3
 800718a:	fb03 5711 	mls	r7, r3, r1, r5
 800718e:	5dc7      	ldrb	r7, [r0, r7]
 8007190:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007194:	462f      	mov	r7, r5
 8007196:	42bb      	cmp	r3, r7
 8007198:	460d      	mov	r5, r1
 800719a:	d9f4      	bls.n	8007186 <_printf_i+0x112>
 800719c:	2b08      	cmp	r3, #8
 800719e:	d10b      	bne.n	80071b8 <_printf_i+0x144>
 80071a0:	6823      	ldr	r3, [r4, #0]
 80071a2:	07df      	lsls	r7, r3, #31
 80071a4:	d508      	bpl.n	80071b8 <_printf_i+0x144>
 80071a6:	6923      	ldr	r3, [r4, #16]
 80071a8:	6861      	ldr	r1, [r4, #4]
 80071aa:	4299      	cmp	r1, r3
 80071ac:	bfde      	ittt	le
 80071ae:	2330      	movle	r3, #48	@ 0x30
 80071b0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071b4:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80071b8:	1b92      	subs	r2, r2, r6
 80071ba:	6122      	str	r2, [r4, #16]
 80071bc:	f8cd a000 	str.w	sl, [sp]
 80071c0:	464b      	mov	r3, r9
 80071c2:	aa03      	add	r2, sp, #12
 80071c4:	4621      	mov	r1, r4
 80071c6:	4640      	mov	r0, r8
 80071c8:	f7ff fee6 	bl	8006f98 <_printf_common>
 80071cc:	3001      	adds	r0, #1
 80071ce:	d14a      	bne.n	8007266 <_printf_i+0x1f2>
 80071d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071d4:	b004      	add	sp, #16
 80071d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071da:	6823      	ldr	r3, [r4, #0]
 80071dc:	f043 0320 	orr.w	r3, r3, #32
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	4833      	ldr	r0, [pc, #204]	@ (80072b0 <_printf_i+0x23c>)
 80071e4:	2778      	movs	r7, #120	@ 0x78
 80071e6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071ea:	6823      	ldr	r3, [r4, #0]
 80071ec:	6831      	ldr	r1, [r6, #0]
 80071ee:	061f      	lsls	r7, r3, #24
 80071f0:	f851 5b04 	ldr.w	r5, [r1], #4
 80071f4:	d402      	bmi.n	80071fc <_printf_i+0x188>
 80071f6:	065f      	lsls	r7, r3, #25
 80071f8:	bf48      	it	mi
 80071fa:	b2ad      	uxthmi	r5, r5
 80071fc:	6031      	str	r1, [r6, #0]
 80071fe:	07d9      	lsls	r1, r3, #31
 8007200:	bf44      	itt	mi
 8007202:	f043 0320 	orrmi.w	r3, r3, #32
 8007206:	6023      	strmi	r3, [r4, #0]
 8007208:	b11d      	cbz	r5, 8007212 <_printf_i+0x19e>
 800720a:	2310      	movs	r3, #16
 800720c:	e7ac      	b.n	8007168 <_printf_i+0xf4>
 800720e:	4827      	ldr	r0, [pc, #156]	@ (80072ac <_printf_i+0x238>)
 8007210:	e7e9      	b.n	80071e6 <_printf_i+0x172>
 8007212:	6823      	ldr	r3, [r4, #0]
 8007214:	f023 0320 	bic.w	r3, r3, #32
 8007218:	6023      	str	r3, [r4, #0]
 800721a:	e7f6      	b.n	800720a <_printf_i+0x196>
 800721c:	4616      	mov	r6, r2
 800721e:	e7bd      	b.n	800719c <_printf_i+0x128>
 8007220:	6833      	ldr	r3, [r6, #0]
 8007222:	6825      	ldr	r5, [r4, #0]
 8007224:	6961      	ldr	r1, [r4, #20]
 8007226:	1d18      	adds	r0, r3, #4
 8007228:	6030      	str	r0, [r6, #0]
 800722a:	062e      	lsls	r6, r5, #24
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	d501      	bpl.n	8007234 <_printf_i+0x1c0>
 8007230:	6019      	str	r1, [r3, #0]
 8007232:	e002      	b.n	800723a <_printf_i+0x1c6>
 8007234:	0668      	lsls	r0, r5, #25
 8007236:	d5fb      	bpl.n	8007230 <_printf_i+0x1bc>
 8007238:	8019      	strh	r1, [r3, #0]
 800723a:	2300      	movs	r3, #0
 800723c:	6123      	str	r3, [r4, #16]
 800723e:	4616      	mov	r6, r2
 8007240:	e7bc      	b.n	80071bc <_printf_i+0x148>
 8007242:	6833      	ldr	r3, [r6, #0]
 8007244:	1d1a      	adds	r2, r3, #4
 8007246:	6032      	str	r2, [r6, #0]
 8007248:	681e      	ldr	r6, [r3, #0]
 800724a:	6862      	ldr	r2, [r4, #4]
 800724c:	2100      	movs	r1, #0
 800724e:	4630      	mov	r0, r6
 8007250:	f7f8 ffbe 	bl	80001d0 <memchr>
 8007254:	b108      	cbz	r0, 800725a <_printf_i+0x1e6>
 8007256:	1b80      	subs	r0, r0, r6
 8007258:	6060      	str	r0, [r4, #4]
 800725a:	6863      	ldr	r3, [r4, #4]
 800725c:	6123      	str	r3, [r4, #16]
 800725e:	2300      	movs	r3, #0
 8007260:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007264:	e7aa      	b.n	80071bc <_printf_i+0x148>
 8007266:	6923      	ldr	r3, [r4, #16]
 8007268:	4632      	mov	r2, r6
 800726a:	4649      	mov	r1, r9
 800726c:	4640      	mov	r0, r8
 800726e:	47d0      	blx	sl
 8007270:	3001      	adds	r0, #1
 8007272:	d0ad      	beq.n	80071d0 <_printf_i+0x15c>
 8007274:	6823      	ldr	r3, [r4, #0]
 8007276:	079b      	lsls	r3, r3, #30
 8007278:	d413      	bmi.n	80072a2 <_printf_i+0x22e>
 800727a:	68e0      	ldr	r0, [r4, #12]
 800727c:	9b03      	ldr	r3, [sp, #12]
 800727e:	4298      	cmp	r0, r3
 8007280:	bfb8      	it	lt
 8007282:	4618      	movlt	r0, r3
 8007284:	e7a6      	b.n	80071d4 <_printf_i+0x160>
 8007286:	2301      	movs	r3, #1
 8007288:	4632      	mov	r2, r6
 800728a:	4649      	mov	r1, r9
 800728c:	4640      	mov	r0, r8
 800728e:	47d0      	blx	sl
 8007290:	3001      	adds	r0, #1
 8007292:	d09d      	beq.n	80071d0 <_printf_i+0x15c>
 8007294:	3501      	adds	r5, #1
 8007296:	68e3      	ldr	r3, [r4, #12]
 8007298:	9903      	ldr	r1, [sp, #12]
 800729a:	1a5b      	subs	r3, r3, r1
 800729c:	42ab      	cmp	r3, r5
 800729e:	dcf2      	bgt.n	8007286 <_printf_i+0x212>
 80072a0:	e7eb      	b.n	800727a <_printf_i+0x206>
 80072a2:	2500      	movs	r5, #0
 80072a4:	f104 0619 	add.w	r6, r4, #25
 80072a8:	e7f5      	b.n	8007296 <_printf_i+0x222>
 80072aa:	bf00      	nop
 80072ac:	0800a28e 	.word	0x0800a28e
 80072b0:	0800a29f 	.word	0x0800a29f

080072b4 <std>:
 80072b4:	2300      	movs	r3, #0
 80072b6:	b510      	push	{r4, lr}
 80072b8:	4604      	mov	r4, r0
 80072ba:	e9c0 3300 	strd	r3, r3, [r0]
 80072be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072c2:	6083      	str	r3, [r0, #8]
 80072c4:	8181      	strh	r1, [r0, #12]
 80072c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80072c8:	81c2      	strh	r2, [r0, #14]
 80072ca:	6183      	str	r3, [r0, #24]
 80072cc:	4619      	mov	r1, r3
 80072ce:	2208      	movs	r2, #8
 80072d0:	305c      	adds	r0, #92	@ 0x5c
 80072d2:	f000 f921 	bl	8007518 <memset>
 80072d6:	4b0d      	ldr	r3, [pc, #52]	@ (800730c <std+0x58>)
 80072d8:	6263      	str	r3, [r4, #36]	@ 0x24
 80072da:	4b0d      	ldr	r3, [pc, #52]	@ (8007310 <std+0x5c>)
 80072dc:	62a3      	str	r3, [r4, #40]	@ 0x28
 80072de:	4b0d      	ldr	r3, [pc, #52]	@ (8007314 <std+0x60>)
 80072e0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80072e2:	4b0d      	ldr	r3, [pc, #52]	@ (8007318 <std+0x64>)
 80072e4:	6323      	str	r3, [r4, #48]	@ 0x30
 80072e6:	4b0d      	ldr	r3, [pc, #52]	@ (800731c <std+0x68>)
 80072e8:	6224      	str	r4, [r4, #32]
 80072ea:	429c      	cmp	r4, r3
 80072ec:	d006      	beq.n	80072fc <std+0x48>
 80072ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80072f2:	4294      	cmp	r4, r2
 80072f4:	d002      	beq.n	80072fc <std+0x48>
 80072f6:	33d0      	adds	r3, #208	@ 0xd0
 80072f8:	429c      	cmp	r4, r3
 80072fa:	d105      	bne.n	8007308 <std+0x54>
 80072fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007300:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007304:	f000 b93e 	b.w	8007584 <__retarget_lock_init_recursive>
 8007308:	bd10      	pop	{r4, pc}
 800730a:	bf00      	nop
 800730c:	08008e75 	.word	0x08008e75
 8007310:	08008e97 	.word	0x08008e97
 8007314:	08008ecf 	.word	0x08008ecf
 8007318:	08008ef3 	.word	0x08008ef3
 800731c:	2000238c 	.word	0x2000238c

08007320 <stdio_exit_handler>:
 8007320:	4a02      	ldr	r2, [pc, #8]	@ (800732c <stdio_exit_handler+0xc>)
 8007322:	4903      	ldr	r1, [pc, #12]	@ (8007330 <stdio_exit_handler+0x10>)
 8007324:	4803      	ldr	r0, [pc, #12]	@ (8007334 <stdio_exit_handler+0x14>)
 8007326:	f000 b869 	b.w	80073fc <_fwalk_sglue>
 800732a:	bf00      	nop
 800732c:	2000001c 	.word	0x2000001c
 8007330:	08008709 	.word	0x08008709
 8007334:	2000002c 	.word	0x2000002c

08007338 <cleanup_stdio>:
 8007338:	6841      	ldr	r1, [r0, #4]
 800733a:	4b0c      	ldr	r3, [pc, #48]	@ (800736c <cleanup_stdio+0x34>)
 800733c:	4299      	cmp	r1, r3
 800733e:	b510      	push	{r4, lr}
 8007340:	4604      	mov	r4, r0
 8007342:	d001      	beq.n	8007348 <cleanup_stdio+0x10>
 8007344:	f001 f9e0 	bl	8008708 <_fflush_r>
 8007348:	68a1      	ldr	r1, [r4, #8]
 800734a:	4b09      	ldr	r3, [pc, #36]	@ (8007370 <cleanup_stdio+0x38>)
 800734c:	4299      	cmp	r1, r3
 800734e:	d002      	beq.n	8007356 <cleanup_stdio+0x1e>
 8007350:	4620      	mov	r0, r4
 8007352:	f001 f9d9 	bl	8008708 <_fflush_r>
 8007356:	68e1      	ldr	r1, [r4, #12]
 8007358:	4b06      	ldr	r3, [pc, #24]	@ (8007374 <cleanup_stdio+0x3c>)
 800735a:	4299      	cmp	r1, r3
 800735c:	d004      	beq.n	8007368 <cleanup_stdio+0x30>
 800735e:	4620      	mov	r0, r4
 8007360:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007364:	f001 b9d0 	b.w	8008708 <_fflush_r>
 8007368:	bd10      	pop	{r4, pc}
 800736a:	bf00      	nop
 800736c:	2000238c 	.word	0x2000238c
 8007370:	200023f4 	.word	0x200023f4
 8007374:	2000245c 	.word	0x2000245c

08007378 <global_stdio_init.part.0>:
 8007378:	b510      	push	{r4, lr}
 800737a:	4b0b      	ldr	r3, [pc, #44]	@ (80073a8 <global_stdio_init.part.0+0x30>)
 800737c:	4c0b      	ldr	r4, [pc, #44]	@ (80073ac <global_stdio_init.part.0+0x34>)
 800737e:	4a0c      	ldr	r2, [pc, #48]	@ (80073b0 <global_stdio_init.part.0+0x38>)
 8007380:	601a      	str	r2, [r3, #0]
 8007382:	4620      	mov	r0, r4
 8007384:	2200      	movs	r2, #0
 8007386:	2104      	movs	r1, #4
 8007388:	f7ff ff94 	bl	80072b4 <std>
 800738c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007390:	2201      	movs	r2, #1
 8007392:	2109      	movs	r1, #9
 8007394:	f7ff ff8e 	bl	80072b4 <std>
 8007398:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800739c:	2202      	movs	r2, #2
 800739e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073a2:	2112      	movs	r1, #18
 80073a4:	f7ff bf86 	b.w	80072b4 <std>
 80073a8:	200024c4 	.word	0x200024c4
 80073ac:	2000238c 	.word	0x2000238c
 80073b0:	08007321 	.word	0x08007321

080073b4 <__sfp_lock_acquire>:
 80073b4:	4801      	ldr	r0, [pc, #4]	@ (80073bc <__sfp_lock_acquire+0x8>)
 80073b6:	f000 b8e6 	b.w	8007586 <__retarget_lock_acquire_recursive>
 80073ba:	bf00      	nop
 80073bc:	200024c9 	.word	0x200024c9

080073c0 <__sfp_lock_release>:
 80073c0:	4801      	ldr	r0, [pc, #4]	@ (80073c8 <__sfp_lock_release+0x8>)
 80073c2:	f000 b8e1 	b.w	8007588 <__retarget_lock_release_recursive>
 80073c6:	bf00      	nop
 80073c8:	200024c9 	.word	0x200024c9

080073cc <__sinit>:
 80073cc:	b510      	push	{r4, lr}
 80073ce:	4604      	mov	r4, r0
 80073d0:	f7ff fff0 	bl	80073b4 <__sfp_lock_acquire>
 80073d4:	6a23      	ldr	r3, [r4, #32]
 80073d6:	b11b      	cbz	r3, 80073e0 <__sinit+0x14>
 80073d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073dc:	f7ff bff0 	b.w	80073c0 <__sfp_lock_release>
 80073e0:	4b04      	ldr	r3, [pc, #16]	@ (80073f4 <__sinit+0x28>)
 80073e2:	6223      	str	r3, [r4, #32]
 80073e4:	4b04      	ldr	r3, [pc, #16]	@ (80073f8 <__sinit+0x2c>)
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d1f5      	bne.n	80073d8 <__sinit+0xc>
 80073ec:	f7ff ffc4 	bl	8007378 <global_stdio_init.part.0>
 80073f0:	e7f2      	b.n	80073d8 <__sinit+0xc>
 80073f2:	bf00      	nop
 80073f4:	08007339 	.word	0x08007339
 80073f8:	200024c4 	.word	0x200024c4

080073fc <_fwalk_sglue>:
 80073fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007400:	4607      	mov	r7, r0
 8007402:	4688      	mov	r8, r1
 8007404:	4614      	mov	r4, r2
 8007406:	2600      	movs	r6, #0
 8007408:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800740c:	f1b9 0901 	subs.w	r9, r9, #1
 8007410:	d505      	bpl.n	800741e <_fwalk_sglue+0x22>
 8007412:	6824      	ldr	r4, [r4, #0]
 8007414:	2c00      	cmp	r4, #0
 8007416:	d1f7      	bne.n	8007408 <_fwalk_sglue+0xc>
 8007418:	4630      	mov	r0, r6
 800741a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800741e:	89ab      	ldrh	r3, [r5, #12]
 8007420:	2b01      	cmp	r3, #1
 8007422:	d907      	bls.n	8007434 <_fwalk_sglue+0x38>
 8007424:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007428:	3301      	adds	r3, #1
 800742a:	d003      	beq.n	8007434 <_fwalk_sglue+0x38>
 800742c:	4629      	mov	r1, r5
 800742e:	4638      	mov	r0, r7
 8007430:	47c0      	blx	r8
 8007432:	4306      	orrs	r6, r0
 8007434:	3568      	adds	r5, #104	@ 0x68
 8007436:	e7e9      	b.n	800740c <_fwalk_sglue+0x10>

08007438 <iprintf>:
 8007438:	b40f      	push	{r0, r1, r2, r3}
 800743a:	b507      	push	{r0, r1, r2, lr}
 800743c:	4906      	ldr	r1, [pc, #24]	@ (8007458 <iprintf+0x20>)
 800743e:	ab04      	add	r3, sp, #16
 8007440:	6808      	ldr	r0, [r1, #0]
 8007442:	f853 2b04 	ldr.w	r2, [r3], #4
 8007446:	6881      	ldr	r1, [r0, #8]
 8007448:	9301      	str	r3, [sp, #4]
 800744a:	f000 ff17 	bl	800827c <_vfiprintf_r>
 800744e:	b003      	add	sp, #12
 8007450:	f85d eb04 	ldr.w	lr, [sp], #4
 8007454:	b004      	add	sp, #16
 8007456:	4770      	bx	lr
 8007458:	20000028 	.word	0x20000028

0800745c <_puts_r>:
 800745c:	6a03      	ldr	r3, [r0, #32]
 800745e:	b570      	push	{r4, r5, r6, lr}
 8007460:	6884      	ldr	r4, [r0, #8]
 8007462:	4605      	mov	r5, r0
 8007464:	460e      	mov	r6, r1
 8007466:	b90b      	cbnz	r3, 800746c <_puts_r+0x10>
 8007468:	f7ff ffb0 	bl	80073cc <__sinit>
 800746c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800746e:	07db      	lsls	r3, r3, #31
 8007470:	d405      	bmi.n	800747e <_puts_r+0x22>
 8007472:	89a3      	ldrh	r3, [r4, #12]
 8007474:	0598      	lsls	r0, r3, #22
 8007476:	d402      	bmi.n	800747e <_puts_r+0x22>
 8007478:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800747a:	f000 f884 	bl	8007586 <__retarget_lock_acquire_recursive>
 800747e:	89a3      	ldrh	r3, [r4, #12]
 8007480:	0719      	lsls	r1, r3, #28
 8007482:	d502      	bpl.n	800748a <_puts_r+0x2e>
 8007484:	6923      	ldr	r3, [r4, #16]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d135      	bne.n	80074f6 <_puts_r+0x9a>
 800748a:	4621      	mov	r1, r4
 800748c:	4628      	mov	r0, r5
 800748e:	f001 fd73 	bl	8008f78 <__swsetup_r>
 8007492:	b380      	cbz	r0, 80074f6 <_puts_r+0x9a>
 8007494:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8007498:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800749a:	07da      	lsls	r2, r3, #31
 800749c:	d405      	bmi.n	80074aa <_puts_r+0x4e>
 800749e:	89a3      	ldrh	r3, [r4, #12]
 80074a0:	059b      	lsls	r3, r3, #22
 80074a2:	d402      	bmi.n	80074aa <_puts_r+0x4e>
 80074a4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80074a6:	f000 f86f 	bl	8007588 <__retarget_lock_release_recursive>
 80074aa:	4628      	mov	r0, r5
 80074ac:	bd70      	pop	{r4, r5, r6, pc}
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	da04      	bge.n	80074bc <_puts_r+0x60>
 80074b2:	69a2      	ldr	r2, [r4, #24]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	dc17      	bgt.n	80074e8 <_puts_r+0x8c>
 80074b8:	290a      	cmp	r1, #10
 80074ba:	d015      	beq.n	80074e8 <_puts_r+0x8c>
 80074bc:	6823      	ldr	r3, [r4, #0]
 80074be:	1c5a      	adds	r2, r3, #1
 80074c0:	6022      	str	r2, [r4, #0]
 80074c2:	7019      	strb	r1, [r3, #0]
 80074c4:	68a3      	ldr	r3, [r4, #8]
 80074c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80074ca:	3b01      	subs	r3, #1
 80074cc:	60a3      	str	r3, [r4, #8]
 80074ce:	2900      	cmp	r1, #0
 80074d0:	d1ed      	bne.n	80074ae <_puts_r+0x52>
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	da11      	bge.n	80074fa <_puts_r+0x9e>
 80074d6:	4622      	mov	r2, r4
 80074d8:	210a      	movs	r1, #10
 80074da:	4628      	mov	r0, r5
 80074dc:	f001 fd0d 	bl	8008efa <__swbuf_r>
 80074e0:	3001      	adds	r0, #1
 80074e2:	d0d7      	beq.n	8007494 <_puts_r+0x38>
 80074e4:	250a      	movs	r5, #10
 80074e6:	e7d7      	b.n	8007498 <_puts_r+0x3c>
 80074e8:	4622      	mov	r2, r4
 80074ea:	4628      	mov	r0, r5
 80074ec:	f001 fd05 	bl	8008efa <__swbuf_r>
 80074f0:	3001      	adds	r0, #1
 80074f2:	d1e7      	bne.n	80074c4 <_puts_r+0x68>
 80074f4:	e7ce      	b.n	8007494 <_puts_r+0x38>
 80074f6:	3e01      	subs	r6, #1
 80074f8:	e7e4      	b.n	80074c4 <_puts_r+0x68>
 80074fa:	6823      	ldr	r3, [r4, #0]
 80074fc:	1c5a      	adds	r2, r3, #1
 80074fe:	6022      	str	r2, [r4, #0]
 8007500:	220a      	movs	r2, #10
 8007502:	701a      	strb	r2, [r3, #0]
 8007504:	e7ee      	b.n	80074e4 <_puts_r+0x88>
	...

08007508 <puts>:
 8007508:	4b02      	ldr	r3, [pc, #8]	@ (8007514 <puts+0xc>)
 800750a:	4601      	mov	r1, r0
 800750c:	6818      	ldr	r0, [r3, #0]
 800750e:	f7ff bfa5 	b.w	800745c <_puts_r>
 8007512:	bf00      	nop
 8007514:	20000028 	.word	0x20000028

08007518 <memset>:
 8007518:	4402      	add	r2, r0
 800751a:	4603      	mov	r3, r0
 800751c:	4293      	cmp	r3, r2
 800751e:	d100      	bne.n	8007522 <memset+0xa>
 8007520:	4770      	bx	lr
 8007522:	f803 1b01 	strb.w	r1, [r3], #1
 8007526:	e7f9      	b.n	800751c <memset+0x4>

08007528 <_localeconv_r>:
 8007528:	4800      	ldr	r0, [pc, #0]	@ (800752c <_localeconv_r+0x4>)
 800752a:	4770      	bx	lr
 800752c:	20000168 	.word	0x20000168

08007530 <__errno>:
 8007530:	4b01      	ldr	r3, [pc, #4]	@ (8007538 <__errno+0x8>)
 8007532:	6818      	ldr	r0, [r3, #0]
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	20000028 	.word	0x20000028

0800753c <__libc_init_array>:
 800753c:	b570      	push	{r4, r5, r6, lr}
 800753e:	4d0d      	ldr	r5, [pc, #52]	@ (8007574 <__libc_init_array+0x38>)
 8007540:	4c0d      	ldr	r4, [pc, #52]	@ (8007578 <__libc_init_array+0x3c>)
 8007542:	1b64      	subs	r4, r4, r5
 8007544:	10a4      	asrs	r4, r4, #2
 8007546:	2600      	movs	r6, #0
 8007548:	42a6      	cmp	r6, r4
 800754a:	d109      	bne.n	8007560 <__libc_init_array+0x24>
 800754c:	4d0b      	ldr	r5, [pc, #44]	@ (800757c <__libc_init_array+0x40>)
 800754e:	4c0c      	ldr	r4, [pc, #48]	@ (8007580 <__libc_init_array+0x44>)
 8007550:	f001 ff6a 	bl	8009428 <_init>
 8007554:	1b64      	subs	r4, r4, r5
 8007556:	10a4      	asrs	r4, r4, #2
 8007558:	2600      	movs	r6, #0
 800755a:	42a6      	cmp	r6, r4
 800755c:	d105      	bne.n	800756a <__libc_init_array+0x2e>
 800755e:	bd70      	pop	{r4, r5, r6, pc}
 8007560:	f855 3b04 	ldr.w	r3, [r5], #4
 8007564:	4798      	blx	r3
 8007566:	3601      	adds	r6, #1
 8007568:	e7ee      	b.n	8007548 <__libc_init_array+0xc>
 800756a:	f855 3b04 	ldr.w	r3, [r5], #4
 800756e:	4798      	blx	r3
 8007570:	3601      	adds	r6, #1
 8007572:	e7f2      	b.n	800755a <__libc_init_array+0x1e>
 8007574:	0800a5f8 	.word	0x0800a5f8
 8007578:	0800a5f8 	.word	0x0800a5f8
 800757c:	0800a5f8 	.word	0x0800a5f8
 8007580:	0800a5fc 	.word	0x0800a5fc

08007584 <__retarget_lock_init_recursive>:
 8007584:	4770      	bx	lr

08007586 <__retarget_lock_acquire_recursive>:
 8007586:	4770      	bx	lr

08007588 <__retarget_lock_release_recursive>:
 8007588:	4770      	bx	lr

0800758a <quorem>:
 800758a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800758e:	6903      	ldr	r3, [r0, #16]
 8007590:	690c      	ldr	r4, [r1, #16]
 8007592:	42a3      	cmp	r3, r4
 8007594:	4607      	mov	r7, r0
 8007596:	db7e      	blt.n	8007696 <quorem+0x10c>
 8007598:	3c01      	subs	r4, #1
 800759a:	f101 0814 	add.w	r8, r1, #20
 800759e:	00a3      	lsls	r3, r4, #2
 80075a0:	f100 0514 	add.w	r5, r0, #20
 80075a4:	9300      	str	r3, [sp, #0]
 80075a6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075aa:	9301      	str	r3, [sp, #4]
 80075ac:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80075b0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075b4:	3301      	adds	r3, #1
 80075b6:	429a      	cmp	r2, r3
 80075b8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80075bc:	fbb2 f6f3 	udiv	r6, r2, r3
 80075c0:	d32e      	bcc.n	8007620 <quorem+0x96>
 80075c2:	f04f 0a00 	mov.w	sl, #0
 80075c6:	46c4      	mov	ip, r8
 80075c8:	46ae      	mov	lr, r5
 80075ca:	46d3      	mov	fp, sl
 80075cc:	f85c 3b04 	ldr.w	r3, [ip], #4
 80075d0:	b298      	uxth	r0, r3
 80075d2:	fb06 a000 	mla	r0, r6, r0, sl
 80075d6:	0c02      	lsrs	r2, r0, #16
 80075d8:	0c1b      	lsrs	r3, r3, #16
 80075da:	fb06 2303 	mla	r3, r6, r3, r2
 80075de:	f8de 2000 	ldr.w	r2, [lr]
 80075e2:	b280      	uxth	r0, r0
 80075e4:	b292      	uxth	r2, r2
 80075e6:	1a12      	subs	r2, r2, r0
 80075e8:	445a      	add	r2, fp
 80075ea:	f8de 0000 	ldr.w	r0, [lr]
 80075ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80075f8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80075fc:	b292      	uxth	r2, r2
 80075fe:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007602:	45e1      	cmp	r9, ip
 8007604:	f84e 2b04 	str.w	r2, [lr], #4
 8007608:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800760c:	d2de      	bcs.n	80075cc <quorem+0x42>
 800760e:	9b00      	ldr	r3, [sp, #0]
 8007610:	58eb      	ldr	r3, [r5, r3]
 8007612:	b92b      	cbnz	r3, 8007620 <quorem+0x96>
 8007614:	9b01      	ldr	r3, [sp, #4]
 8007616:	3b04      	subs	r3, #4
 8007618:	429d      	cmp	r5, r3
 800761a:	461a      	mov	r2, r3
 800761c:	d32f      	bcc.n	800767e <quorem+0xf4>
 800761e:	613c      	str	r4, [r7, #16]
 8007620:	4638      	mov	r0, r7
 8007622:	f001 fb1f 	bl	8008c64 <__mcmp>
 8007626:	2800      	cmp	r0, #0
 8007628:	db25      	blt.n	8007676 <quorem+0xec>
 800762a:	4629      	mov	r1, r5
 800762c:	2000      	movs	r0, #0
 800762e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007632:	f8d1 c000 	ldr.w	ip, [r1]
 8007636:	fa1f fe82 	uxth.w	lr, r2
 800763a:	fa1f f38c 	uxth.w	r3, ip
 800763e:	eba3 030e 	sub.w	r3, r3, lr
 8007642:	4403      	add	r3, r0
 8007644:	0c12      	lsrs	r2, r2, #16
 8007646:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800764a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800764e:	b29b      	uxth	r3, r3
 8007650:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007654:	45c1      	cmp	r9, r8
 8007656:	f841 3b04 	str.w	r3, [r1], #4
 800765a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800765e:	d2e6      	bcs.n	800762e <quorem+0xa4>
 8007660:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007664:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007668:	b922      	cbnz	r2, 8007674 <quorem+0xea>
 800766a:	3b04      	subs	r3, #4
 800766c:	429d      	cmp	r5, r3
 800766e:	461a      	mov	r2, r3
 8007670:	d30b      	bcc.n	800768a <quorem+0x100>
 8007672:	613c      	str	r4, [r7, #16]
 8007674:	3601      	adds	r6, #1
 8007676:	4630      	mov	r0, r6
 8007678:	b003      	add	sp, #12
 800767a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800767e:	6812      	ldr	r2, [r2, #0]
 8007680:	3b04      	subs	r3, #4
 8007682:	2a00      	cmp	r2, #0
 8007684:	d1cb      	bne.n	800761e <quorem+0x94>
 8007686:	3c01      	subs	r4, #1
 8007688:	e7c6      	b.n	8007618 <quorem+0x8e>
 800768a:	6812      	ldr	r2, [r2, #0]
 800768c:	3b04      	subs	r3, #4
 800768e:	2a00      	cmp	r2, #0
 8007690:	d1ef      	bne.n	8007672 <quorem+0xe8>
 8007692:	3c01      	subs	r4, #1
 8007694:	e7ea      	b.n	800766c <quorem+0xe2>
 8007696:	2000      	movs	r0, #0
 8007698:	e7ee      	b.n	8007678 <quorem+0xee>
 800769a:	0000      	movs	r0, r0
 800769c:	0000      	movs	r0, r0
	...

080076a0 <_dtoa_r>:
 80076a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a4:	69c7      	ldr	r7, [r0, #28]
 80076a6:	b099      	sub	sp, #100	@ 0x64
 80076a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80076ac:	ec55 4b10 	vmov	r4, r5, d0
 80076b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80076b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80076b4:	4683      	mov	fp, r0
 80076b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80076b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076ba:	b97f      	cbnz	r7, 80076dc <_dtoa_r+0x3c>
 80076bc:	2010      	movs	r0, #16
 80076be:	f000 fef5 	bl	80084ac <malloc>
 80076c2:	4602      	mov	r2, r0
 80076c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80076c8:	b920      	cbnz	r0, 80076d4 <_dtoa_r+0x34>
 80076ca:	4ba7      	ldr	r3, [pc, #668]	@ (8007968 <_dtoa_r+0x2c8>)
 80076cc:	21ef      	movs	r1, #239	@ 0xef
 80076ce:	48a7      	ldr	r0, [pc, #668]	@ (800796c <_dtoa_r+0x2cc>)
 80076d0:	f001 fd90 	bl	80091f4 <__assert_func>
 80076d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80076d8:	6007      	str	r7, [r0, #0]
 80076da:	60c7      	str	r7, [r0, #12]
 80076dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076e0:	6819      	ldr	r1, [r3, #0]
 80076e2:	b159      	cbz	r1, 80076fc <_dtoa_r+0x5c>
 80076e4:	685a      	ldr	r2, [r3, #4]
 80076e6:	604a      	str	r2, [r1, #4]
 80076e8:	2301      	movs	r3, #1
 80076ea:	4093      	lsls	r3, r2
 80076ec:	608b      	str	r3, [r1, #8]
 80076ee:	4658      	mov	r0, fp
 80076f0:	f001 f87e 	bl	80087f0 <_Bfree>
 80076f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]
 80076fc:	1e2b      	subs	r3, r5, #0
 80076fe:	bfb9      	ittee	lt
 8007700:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007704:	9303      	strlt	r3, [sp, #12]
 8007706:	2300      	movge	r3, #0
 8007708:	6033      	strge	r3, [r6, #0]
 800770a:	9f03      	ldr	r7, [sp, #12]
 800770c:	4b98      	ldr	r3, [pc, #608]	@ (8007970 <_dtoa_r+0x2d0>)
 800770e:	bfbc      	itt	lt
 8007710:	2201      	movlt	r2, #1
 8007712:	6032      	strlt	r2, [r6, #0]
 8007714:	43bb      	bics	r3, r7
 8007716:	d112      	bne.n	800773e <_dtoa_r+0x9e>
 8007718:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800771a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007724:	4323      	orrs	r3, r4
 8007726:	f000 854d 	beq.w	80081c4 <_dtoa_r+0xb24>
 800772a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800772c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007984 <_dtoa_r+0x2e4>
 8007730:	2b00      	cmp	r3, #0
 8007732:	f000 854f 	beq.w	80081d4 <_dtoa_r+0xb34>
 8007736:	f10a 0303 	add.w	r3, sl, #3
 800773a:	f000 bd49 	b.w	80081d0 <_dtoa_r+0xb30>
 800773e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007742:	2200      	movs	r2, #0
 8007744:	ec51 0b17 	vmov	r0, r1, d7
 8007748:	2300      	movs	r3, #0
 800774a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800774e:	f7f9 f9bb 	bl	8000ac8 <__aeabi_dcmpeq>
 8007752:	4680      	mov	r8, r0
 8007754:	b158      	cbz	r0, 800776e <_dtoa_r+0xce>
 8007756:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007758:	2301      	movs	r3, #1
 800775a:	6013      	str	r3, [r2, #0]
 800775c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800775e:	b113      	cbz	r3, 8007766 <_dtoa_r+0xc6>
 8007760:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007762:	4b84      	ldr	r3, [pc, #528]	@ (8007974 <_dtoa_r+0x2d4>)
 8007764:	6013      	str	r3, [r2, #0]
 8007766:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007988 <_dtoa_r+0x2e8>
 800776a:	f000 bd33 	b.w	80081d4 <_dtoa_r+0xb34>
 800776e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007772:	aa16      	add	r2, sp, #88	@ 0x58
 8007774:	a917      	add	r1, sp, #92	@ 0x5c
 8007776:	4658      	mov	r0, fp
 8007778:	f001 fb24 	bl	8008dc4 <__d2b>
 800777c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8007780:	4681      	mov	r9, r0
 8007782:	2e00      	cmp	r6, #0
 8007784:	d077      	beq.n	8007876 <_dtoa_r+0x1d6>
 8007786:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007788:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800778c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007794:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007798:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800779c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80077a0:	4619      	mov	r1, r3
 80077a2:	2200      	movs	r2, #0
 80077a4:	4b74      	ldr	r3, [pc, #464]	@ (8007978 <_dtoa_r+0x2d8>)
 80077a6:	f7f8 fd6f 	bl	8000288 <__aeabi_dsub>
 80077aa:	a369      	add	r3, pc, #420	@ (adr r3, 8007950 <_dtoa_r+0x2b0>)
 80077ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b0:	f7f8 ff22 	bl	80005f8 <__aeabi_dmul>
 80077b4:	a368      	add	r3, pc, #416	@ (adr r3, 8007958 <_dtoa_r+0x2b8>)
 80077b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ba:	f7f8 fd67 	bl	800028c <__adddf3>
 80077be:	4604      	mov	r4, r0
 80077c0:	4630      	mov	r0, r6
 80077c2:	460d      	mov	r5, r1
 80077c4:	f7f8 feae 	bl	8000524 <__aeabi_i2d>
 80077c8:	a365      	add	r3, pc, #404	@ (adr r3, 8007960 <_dtoa_r+0x2c0>)
 80077ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077ce:	f7f8 ff13 	bl	80005f8 <__aeabi_dmul>
 80077d2:	4602      	mov	r2, r0
 80077d4:	460b      	mov	r3, r1
 80077d6:	4620      	mov	r0, r4
 80077d8:	4629      	mov	r1, r5
 80077da:	f7f8 fd57 	bl	800028c <__adddf3>
 80077de:	4604      	mov	r4, r0
 80077e0:	460d      	mov	r5, r1
 80077e2:	f7f9 f9b9 	bl	8000b58 <__aeabi_d2iz>
 80077e6:	2200      	movs	r2, #0
 80077e8:	4607      	mov	r7, r0
 80077ea:	2300      	movs	r3, #0
 80077ec:	4620      	mov	r0, r4
 80077ee:	4629      	mov	r1, r5
 80077f0:	f7f9 f974 	bl	8000adc <__aeabi_dcmplt>
 80077f4:	b140      	cbz	r0, 8007808 <_dtoa_r+0x168>
 80077f6:	4638      	mov	r0, r7
 80077f8:	f7f8 fe94 	bl	8000524 <__aeabi_i2d>
 80077fc:	4622      	mov	r2, r4
 80077fe:	462b      	mov	r3, r5
 8007800:	f7f9 f962 	bl	8000ac8 <__aeabi_dcmpeq>
 8007804:	b900      	cbnz	r0, 8007808 <_dtoa_r+0x168>
 8007806:	3f01      	subs	r7, #1
 8007808:	2f16      	cmp	r7, #22
 800780a:	d851      	bhi.n	80078b0 <_dtoa_r+0x210>
 800780c:	4b5b      	ldr	r3, [pc, #364]	@ (800797c <_dtoa_r+0x2dc>)
 800780e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800781a:	f7f9 f95f 	bl	8000adc <__aeabi_dcmplt>
 800781e:	2800      	cmp	r0, #0
 8007820:	d048      	beq.n	80078b4 <_dtoa_r+0x214>
 8007822:	3f01      	subs	r7, #1
 8007824:	2300      	movs	r3, #0
 8007826:	9312      	str	r3, [sp, #72]	@ 0x48
 8007828:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800782a:	1b9b      	subs	r3, r3, r6
 800782c:	1e5a      	subs	r2, r3, #1
 800782e:	bf44      	itt	mi
 8007830:	f1c3 0801 	rsbmi	r8, r3, #1
 8007834:	2300      	movmi	r3, #0
 8007836:	9208      	str	r2, [sp, #32]
 8007838:	bf54      	ite	pl
 800783a:	f04f 0800 	movpl.w	r8, #0
 800783e:	9308      	strmi	r3, [sp, #32]
 8007840:	2f00      	cmp	r7, #0
 8007842:	db39      	blt.n	80078b8 <_dtoa_r+0x218>
 8007844:	9b08      	ldr	r3, [sp, #32]
 8007846:	970f      	str	r7, [sp, #60]	@ 0x3c
 8007848:	443b      	add	r3, r7
 800784a:	9308      	str	r3, [sp, #32]
 800784c:	2300      	movs	r3, #0
 800784e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007852:	2b09      	cmp	r3, #9
 8007854:	d864      	bhi.n	8007920 <_dtoa_r+0x280>
 8007856:	2b05      	cmp	r3, #5
 8007858:	bfc4      	itt	gt
 800785a:	3b04      	subgt	r3, #4
 800785c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800785e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007860:	f1a3 0302 	sub.w	r3, r3, #2
 8007864:	bfcc      	ite	gt
 8007866:	2400      	movgt	r4, #0
 8007868:	2401      	movle	r4, #1
 800786a:	2b03      	cmp	r3, #3
 800786c:	d863      	bhi.n	8007936 <_dtoa_r+0x296>
 800786e:	e8df f003 	tbb	[pc, r3]
 8007872:	372a      	.short	0x372a
 8007874:	5535      	.short	0x5535
 8007876:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800787a:	441e      	add	r6, r3
 800787c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007880:	2b20      	cmp	r3, #32
 8007882:	bfc1      	itttt	gt
 8007884:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007888:	409f      	lslgt	r7, r3
 800788a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800788e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007892:	bfd6      	itet	le
 8007894:	f1c3 0320 	rsble	r3, r3, #32
 8007898:	ea47 0003 	orrgt.w	r0, r7, r3
 800789c:	fa04 f003 	lslle.w	r0, r4, r3
 80078a0:	f7f8 fe30 	bl	8000504 <__aeabi_ui2d>
 80078a4:	2201      	movs	r2, #1
 80078a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80078aa:	3e01      	subs	r6, #1
 80078ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80078ae:	e777      	b.n	80077a0 <_dtoa_r+0x100>
 80078b0:	2301      	movs	r3, #1
 80078b2:	e7b8      	b.n	8007826 <_dtoa_r+0x186>
 80078b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80078b6:	e7b7      	b.n	8007828 <_dtoa_r+0x188>
 80078b8:	427b      	negs	r3, r7
 80078ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80078bc:	2300      	movs	r3, #0
 80078be:	eba8 0807 	sub.w	r8, r8, r7
 80078c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80078c4:	e7c4      	b.n	8007850 <_dtoa_r+0x1b0>
 80078c6:	2300      	movs	r3, #0
 80078c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	dc35      	bgt.n	800793c <_dtoa_r+0x29c>
 80078d0:	2301      	movs	r3, #1
 80078d2:	9300      	str	r3, [sp, #0]
 80078d4:	9307      	str	r3, [sp, #28]
 80078d6:	461a      	mov	r2, r3
 80078d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80078da:	e00b      	b.n	80078f4 <_dtoa_r+0x254>
 80078dc:	2301      	movs	r3, #1
 80078de:	e7f3      	b.n	80078c8 <_dtoa_r+0x228>
 80078e0:	2300      	movs	r3, #0
 80078e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078e6:	18fb      	adds	r3, r7, r3
 80078e8:	9300      	str	r3, [sp, #0]
 80078ea:	3301      	adds	r3, #1
 80078ec:	2b01      	cmp	r3, #1
 80078ee:	9307      	str	r3, [sp, #28]
 80078f0:	bfb8      	it	lt
 80078f2:	2301      	movlt	r3, #1
 80078f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80078f8:	2100      	movs	r1, #0
 80078fa:	2204      	movs	r2, #4
 80078fc:	f102 0514 	add.w	r5, r2, #20
 8007900:	429d      	cmp	r5, r3
 8007902:	d91f      	bls.n	8007944 <_dtoa_r+0x2a4>
 8007904:	6041      	str	r1, [r0, #4]
 8007906:	4658      	mov	r0, fp
 8007908:	f000 ff32 	bl	8008770 <_Balloc>
 800790c:	4682      	mov	sl, r0
 800790e:	2800      	cmp	r0, #0
 8007910:	d13c      	bne.n	800798c <_dtoa_r+0x2ec>
 8007912:	4b1b      	ldr	r3, [pc, #108]	@ (8007980 <_dtoa_r+0x2e0>)
 8007914:	4602      	mov	r2, r0
 8007916:	f240 11af 	movw	r1, #431	@ 0x1af
 800791a:	e6d8      	b.n	80076ce <_dtoa_r+0x2e>
 800791c:	2301      	movs	r3, #1
 800791e:	e7e0      	b.n	80078e2 <_dtoa_r+0x242>
 8007920:	2401      	movs	r4, #1
 8007922:	2300      	movs	r3, #0
 8007924:	9309      	str	r3, [sp, #36]	@ 0x24
 8007926:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007928:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800792c:	9300      	str	r3, [sp, #0]
 800792e:	9307      	str	r3, [sp, #28]
 8007930:	2200      	movs	r2, #0
 8007932:	2312      	movs	r3, #18
 8007934:	e7d0      	b.n	80078d8 <_dtoa_r+0x238>
 8007936:	2301      	movs	r3, #1
 8007938:	930b      	str	r3, [sp, #44]	@ 0x2c
 800793a:	e7f5      	b.n	8007928 <_dtoa_r+0x288>
 800793c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800793e:	9300      	str	r3, [sp, #0]
 8007940:	9307      	str	r3, [sp, #28]
 8007942:	e7d7      	b.n	80078f4 <_dtoa_r+0x254>
 8007944:	3101      	adds	r1, #1
 8007946:	0052      	lsls	r2, r2, #1
 8007948:	e7d8      	b.n	80078fc <_dtoa_r+0x25c>
 800794a:	bf00      	nop
 800794c:	f3af 8000 	nop.w
 8007950:	636f4361 	.word	0x636f4361
 8007954:	3fd287a7 	.word	0x3fd287a7
 8007958:	8b60c8b3 	.word	0x8b60c8b3
 800795c:	3fc68a28 	.word	0x3fc68a28
 8007960:	509f79fb 	.word	0x509f79fb
 8007964:	3fd34413 	.word	0x3fd34413
 8007968:	0800a2bd 	.word	0x0800a2bd
 800796c:	0800a2d4 	.word	0x0800a2d4
 8007970:	7ff00000 	.word	0x7ff00000
 8007974:	0800a28d 	.word	0x0800a28d
 8007978:	3ff80000 	.word	0x3ff80000
 800797c:	0800a3e0 	.word	0x0800a3e0
 8007980:	0800a32c 	.word	0x0800a32c
 8007984:	0800a2b9 	.word	0x0800a2b9
 8007988:	0800a28c 	.word	0x0800a28c
 800798c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007990:	6018      	str	r0, [r3, #0]
 8007992:	9b07      	ldr	r3, [sp, #28]
 8007994:	2b0e      	cmp	r3, #14
 8007996:	f200 80a4 	bhi.w	8007ae2 <_dtoa_r+0x442>
 800799a:	2c00      	cmp	r4, #0
 800799c:	f000 80a1 	beq.w	8007ae2 <_dtoa_r+0x442>
 80079a0:	2f00      	cmp	r7, #0
 80079a2:	dd33      	ble.n	8007a0c <_dtoa_r+0x36c>
 80079a4:	4bad      	ldr	r3, [pc, #692]	@ (8007c5c <_dtoa_r+0x5bc>)
 80079a6:	f007 020f 	and.w	r2, r7, #15
 80079aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079ae:	ed93 7b00 	vldr	d7, [r3]
 80079b2:	05f8      	lsls	r0, r7, #23
 80079b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80079b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80079bc:	d516      	bpl.n	80079ec <_dtoa_r+0x34c>
 80079be:	4ba8      	ldr	r3, [pc, #672]	@ (8007c60 <_dtoa_r+0x5c0>)
 80079c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80079c8:	f7f8 ff40 	bl	800084c <__aeabi_ddiv>
 80079cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079d0:	f004 040f 	and.w	r4, r4, #15
 80079d4:	2603      	movs	r6, #3
 80079d6:	4da2      	ldr	r5, [pc, #648]	@ (8007c60 <_dtoa_r+0x5c0>)
 80079d8:	b954      	cbnz	r4, 80079f0 <_dtoa_r+0x350>
 80079da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80079e2:	f7f8 ff33 	bl	800084c <__aeabi_ddiv>
 80079e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079ea:	e028      	b.n	8007a3e <_dtoa_r+0x39e>
 80079ec:	2602      	movs	r6, #2
 80079ee:	e7f2      	b.n	80079d6 <_dtoa_r+0x336>
 80079f0:	07e1      	lsls	r1, r4, #31
 80079f2:	d508      	bpl.n	8007a06 <_dtoa_r+0x366>
 80079f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80079fc:	f7f8 fdfc 	bl	80005f8 <__aeabi_dmul>
 8007a00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a04:	3601      	adds	r6, #1
 8007a06:	1064      	asrs	r4, r4, #1
 8007a08:	3508      	adds	r5, #8
 8007a0a:	e7e5      	b.n	80079d8 <_dtoa_r+0x338>
 8007a0c:	f000 80d2 	beq.w	8007bb4 <_dtoa_r+0x514>
 8007a10:	427c      	negs	r4, r7
 8007a12:	4b92      	ldr	r3, [pc, #584]	@ (8007c5c <_dtoa_r+0x5bc>)
 8007a14:	4d92      	ldr	r5, [pc, #584]	@ (8007c60 <_dtoa_r+0x5c0>)
 8007a16:	f004 020f 	and.w	r2, r4, #15
 8007a1a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a26:	f7f8 fde7 	bl	80005f8 <__aeabi_dmul>
 8007a2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a2e:	1124      	asrs	r4, r4, #4
 8007a30:	2300      	movs	r3, #0
 8007a32:	2602      	movs	r6, #2
 8007a34:	2c00      	cmp	r4, #0
 8007a36:	f040 80b2 	bne.w	8007b9e <_dtoa_r+0x4fe>
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d1d3      	bne.n	80079e6 <_dtoa_r+0x346>
 8007a3e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007a40:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	f000 80b7 	beq.w	8007bb8 <_dtoa_r+0x518>
 8007a4a:	4b86      	ldr	r3, [pc, #536]	@ (8007c64 <_dtoa_r+0x5c4>)
 8007a4c:	2200      	movs	r2, #0
 8007a4e:	4620      	mov	r0, r4
 8007a50:	4629      	mov	r1, r5
 8007a52:	f7f9 f843 	bl	8000adc <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f000 80ae 	beq.w	8007bb8 <_dtoa_r+0x518>
 8007a5c:	9b07      	ldr	r3, [sp, #28]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 80aa 	beq.w	8007bb8 <_dtoa_r+0x518>
 8007a64:	9b00      	ldr	r3, [sp, #0]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	dd37      	ble.n	8007ada <_dtoa_r+0x43a>
 8007a6a:	1e7b      	subs	r3, r7, #1
 8007a6c:	9304      	str	r3, [sp, #16]
 8007a6e:	4620      	mov	r0, r4
 8007a70:	4b7d      	ldr	r3, [pc, #500]	@ (8007c68 <_dtoa_r+0x5c8>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	4629      	mov	r1, r5
 8007a76:	f7f8 fdbf 	bl	80005f8 <__aeabi_dmul>
 8007a7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007a7e:	9c00      	ldr	r4, [sp, #0]
 8007a80:	3601      	adds	r6, #1
 8007a82:	4630      	mov	r0, r6
 8007a84:	f7f8 fd4e 	bl	8000524 <__aeabi_i2d>
 8007a88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a8c:	f7f8 fdb4 	bl	80005f8 <__aeabi_dmul>
 8007a90:	4b76      	ldr	r3, [pc, #472]	@ (8007c6c <_dtoa_r+0x5cc>)
 8007a92:	2200      	movs	r2, #0
 8007a94:	f7f8 fbfa 	bl	800028c <__adddf3>
 8007a98:	4605      	mov	r5, r0
 8007a9a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007a9e:	2c00      	cmp	r4, #0
 8007aa0:	f040 808d 	bne.w	8007bbe <_dtoa_r+0x51e>
 8007aa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aa8:	4b71      	ldr	r3, [pc, #452]	@ (8007c70 <_dtoa_r+0x5d0>)
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f7f8 fbec 	bl	8000288 <__aeabi_dsub>
 8007ab0:	4602      	mov	r2, r0
 8007ab2:	460b      	mov	r3, r1
 8007ab4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ab8:	462a      	mov	r2, r5
 8007aba:	4633      	mov	r3, r6
 8007abc:	f7f9 f82c 	bl	8000b18 <__aeabi_dcmpgt>
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f040 828b 	bne.w	8007fdc <_dtoa_r+0x93c>
 8007ac6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007aca:	462a      	mov	r2, r5
 8007acc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007ad0:	f7f9 f804 	bl	8000adc <__aeabi_dcmplt>
 8007ad4:	2800      	cmp	r0, #0
 8007ad6:	f040 8128 	bne.w	8007d2a <_dtoa_r+0x68a>
 8007ada:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007ade:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007ae2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	f2c0 815a 	blt.w	8007d9e <_dtoa_r+0x6fe>
 8007aea:	2f0e      	cmp	r7, #14
 8007aec:	f300 8157 	bgt.w	8007d9e <_dtoa_r+0x6fe>
 8007af0:	4b5a      	ldr	r3, [pc, #360]	@ (8007c5c <_dtoa_r+0x5bc>)
 8007af2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007af6:	ed93 7b00 	vldr	d7, [r3]
 8007afa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	ed8d 7b00 	vstr	d7, [sp]
 8007b02:	da03      	bge.n	8007b0c <_dtoa_r+0x46c>
 8007b04:	9b07      	ldr	r3, [sp, #28]
 8007b06:	2b00      	cmp	r3, #0
 8007b08:	f340 8101 	ble.w	8007d0e <_dtoa_r+0x66e>
 8007b0c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007b10:	4656      	mov	r6, sl
 8007b12:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b16:	4620      	mov	r0, r4
 8007b18:	4629      	mov	r1, r5
 8007b1a:	f7f8 fe97 	bl	800084c <__aeabi_ddiv>
 8007b1e:	f7f9 f81b 	bl	8000b58 <__aeabi_d2iz>
 8007b22:	4680      	mov	r8, r0
 8007b24:	f7f8 fcfe 	bl	8000524 <__aeabi_i2d>
 8007b28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b2c:	f7f8 fd64 	bl	80005f8 <__aeabi_dmul>
 8007b30:	4602      	mov	r2, r0
 8007b32:	460b      	mov	r3, r1
 8007b34:	4620      	mov	r0, r4
 8007b36:	4629      	mov	r1, r5
 8007b38:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b3c:	f7f8 fba4 	bl	8000288 <__aeabi_dsub>
 8007b40:	f806 4b01 	strb.w	r4, [r6], #1
 8007b44:	9d07      	ldr	r5, [sp, #28]
 8007b46:	eba6 040a 	sub.w	r4, r6, sl
 8007b4a:	42a5      	cmp	r5, r4
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	f040 8117 	bne.w	8007d82 <_dtoa_r+0x6e2>
 8007b54:	f7f8 fb9a 	bl	800028c <__adddf3>
 8007b58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b5c:	4604      	mov	r4, r0
 8007b5e:	460d      	mov	r5, r1
 8007b60:	f7f8 ffda 	bl	8000b18 <__aeabi_dcmpgt>
 8007b64:	2800      	cmp	r0, #0
 8007b66:	f040 80f9 	bne.w	8007d5c <_dtoa_r+0x6bc>
 8007b6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b6e:	4620      	mov	r0, r4
 8007b70:	4629      	mov	r1, r5
 8007b72:	f7f8 ffa9 	bl	8000ac8 <__aeabi_dcmpeq>
 8007b76:	b118      	cbz	r0, 8007b80 <_dtoa_r+0x4e0>
 8007b78:	f018 0f01 	tst.w	r8, #1
 8007b7c:	f040 80ee 	bne.w	8007d5c <_dtoa_r+0x6bc>
 8007b80:	4649      	mov	r1, r9
 8007b82:	4658      	mov	r0, fp
 8007b84:	f000 fe34 	bl	80087f0 <_Bfree>
 8007b88:	2300      	movs	r3, #0
 8007b8a:	7033      	strb	r3, [r6, #0]
 8007b8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b8e:	3701      	adds	r7, #1
 8007b90:	601f      	str	r7, [r3, #0]
 8007b92:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	f000 831d 	beq.w	80081d4 <_dtoa_r+0xb34>
 8007b9a:	601e      	str	r6, [r3, #0]
 8007b9c:	e31a      	b.n	80081d4 <_dtoa_r+0xb34>
 8007b9e:	07e2      	lsls	r2, r4, #31
 8007ba0:	d505      	bpl.n	8007bae <_dtoa_r+0x50e>
 8007ba2:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007ba6:	f7f8 fd27 	bl	80005f8 <__aeabi_dmul>
 8007baa:	3601      	adds	r6, #1
 8007bac:	2301      	movs	r3, #1
 8007bae:	1064      	asrs	r4, r4, #1
 8007bb0:	3508      	adds	r5, #8
 8007bb2:	e73f      	b.n	8007a34 <_dtoa_r+0x394>
 8007bb4:	2602      	movs	r6, #2
 8007bb6:	e742      	b.n	8007a3e <_dtoa_r+0x39e>
 8007bb8:	9c07      	ldr	r4, [sp, #28]
 8007bba:	9704      	str	r7, [sp, #16]
 8007bbc:	e761      	b.n	8007a82 <_dtoa_r+0x3e2>
 8007bbe:	4b27      	ldr	r3, [pc, #156]	@ (8007c5c <_dtoa_r+0x5bc>)
 8007bc0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007bc2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bc6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bca:	4454      	add	r4, sl
 8007bcc:	2900      	cmp	r1, #0
 8007bce:	d053      	beq.n	8007c78 <_dtoa_r+0x5d8>
 8007bd0:	4928      	ldr	r1, [pc, #160]	@ (8007c74 <_dtoa_r+0x5d4>)
 8007bd2:	2000      	movs	r0, #0
 8007bd4:	f7f8 fe3a 	bl	800084c <__aeabi_ddiv>
 8007bd8:	4633      	mov	r3, r6
 8007bda:	462a      	mov	r2, r5
 8007bdc:	f7f8 fb54 	bl	8000288 <__aeabi_dsub>
 8007be0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007be4:	4656      	mov	r6, sl
 8007be6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bea:	f7f8 ffb5 	bl	8000b58 <__aeabi_d2iz>
 8007bee:	4605      	mov	r5, r0
 8007bf0:	f7f8 fc98 	bl	8000524 <__aeabi_i2d>
 8007bf4:	4602      	mov	r2, r0
 8007bf6:	460b      	mov	r3, r1
 8007bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bfc:	f7f8 fb44 	bl	8000288 <__aeabi_dsub>
 8007c00:	3530      	adds	r5, #48	@ 0x30
 8007c02:	4602      	mov	r2, r0
 8007c04:	460b      	mov	r3, r1
 8007c06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c0a:	f806 5b01 	strb.w	r5, [r6], #1
 8007c0e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c12:	f7f8 ff63 	bl	8000adc <__aeabi_dcmplt>
 8007c16:	2800      	cmp	r0, #0
 8007c18:	d171      	bne.n	8007cfe <_dtoa_r+0x65e>
 8007c1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c1e:	4911      	ldr	r1, [pc, #68]	@ (8007c64 <_dtoa_r+0x5c4>)
 8007c20:	2000      	movs	r0, #0
 8007c22:	f7f8 fb31 	bl	8000288 <__aeabi_dsub>
 8007c26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c2a:	f7f8 ff57 	bl	8000adc <__aeabi_dcmplt>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f040 8095 	bne.w	8007d5e <_dtoa_r+0x6be>
 8007c34:	42a6      	cmp	r6, r4
 8007c36:	f43f af50 	beq.w	8007ada <_dtoa_r+0x43a>
 8007c3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c3e:	4b0a      	ldr	r3, [pc, #40]	@ (8007c68 <_dtoa_r+0x5c8>)
 8007c40:	2200      	movs	r2, #0
 8007c42:	f7f8 fcd9 	bl	80005f8 <__aeabi_dmul>
 8007c46:	4b08      	ldr	r3, [pc, #32]	@ (8007c68 <_dtoa_r+0x5c8>)
 8007c48:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c52:	f7f8 fcd1 	bl	80005f8 <__aeabi_dmul>
 8007c56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c5a:	e7c4      	b.n	8007be6 <_dtoa_r+0x546>
 8007c5c:	0800a3e0 	.word	0x0800a3e0
 8007c60:	0800a3b8 	.word	0x0800a3b8
 8007c64:	3ff00000 	.word	0x3ff00000
 8007c68:	40240000 	.word	0x40240000
 8007c6c:	401c0000 	.word	0x401c0000
 8007c70:	40140000 	.word	0x40140000
 8007c74:	3fe00000 	.word	0x3fe00000
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	f7f8 fcbc 	bl	80005f8 <__aeabi_dmul>
 8007c80:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c84:	9415      	str	r4, [sp, #84]	@ 0x54
 8007c86:	4656      	mov	r6, sl
 8007c88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c8c:	f7f8 ff64 	bl	8000b58 <__aeabi_d2iz>
 8007c90:	4605      	mov	r5, r0
 8007c92:	f7f8 fc47 	bl	8000524 <__aeabi_i2d>
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c9e:	f7f8 faf3 	bl	8000288 <__aeabi_dsub>
 8007ca2:	3530      	adds	r5, #48	@ 0x30
 8007ca4:	f806 5b01 	strb.w	r5, [r6], #1
 8007ca8:	4602      	mov	r2, r0
 8007caa:	460b      	mov	r3, r1
 8007cac:	42a6      	cmp	r6, r4
 8007cae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007cb2:	f04f 0200 	mov.w	r2, #0
 8007cb6:	d124      	bne.n	8007d02 <_dtoa_r+0x662>
 8007cb8:	4bac      	ldr	r3, [pc, #688]	@ (8007f6c <_dtoa_r+0x8cc>)
 8007cba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007cbe:	f7f8 fae5 	bl	800028c <__adddf3>
 8007cc2:	4602      	mov	r2, r0
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cca:	f7f8 ff25 	bl	8000b18 <__aeabi_dcmpgt>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	d145      	bne.n	8007d5e <_dtoa_r+0x6be>
 8007cd2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007cd6:	49a5      	ldr	r1, [pc, #660]	@ (8007f6c <_dtoa_r+0x8cc>)
 8007cd8:	2000      	movs	r0, #0
 8007cda:	f7f8 fad5 	bl	8000288 <__aeabi_dsub>
 8007cde:	4602      	mov	r2, r0
 8007ce0:	460b      	mov	r3, r1
 8007ce2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ce6:	f7f8 fef9 	bl	8000adc <__aeabi_dcmplt>
 8007cea:	2800      	cmp	r0, #0
 8007cec:	f43f aef5 	beq.w	8007ada <_dtoa_r+0x43a>
 8007cf0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007cf2:	1e73      	subs	r3, r6, #1
 8007cf4:	9315      	str	r3, [sp, #84]	@ 0x54
 8007cf6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007cfa:	2b30      	cmp	r3, #48	@ 0x30
 8007cfc:	d0f8      	beq.n	8007cf0 <_dtoa_r+0x650>
 8007cfe:	9f04      	ldr	r7, [sp, #16]
 8007d00:	e73e      	b.n	8007b80 <_dtoa_r+0x4e0>
 8007d02:	4b9b      	ldr	r3, [pc, #620]	@ (8007f70 <_dtoa_r+0x8d0>)
 8007d04:	f7f8 fc78 	bl	80005f8 <__aeabi_dmul>
 8007d08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d0c:	e7bc      	b.n	8007c88 <_dtoa_r+0x5e8>
 8007d0e:	d10c      	bne.n	8007d2a <_dtoa_r+0x68a>
 8007d10:	4b98      	ldr	r3, [pc, #608]	@ (8007f74 <_dtoa_r+0x8d4>)
 8007d12:	2200      	movs	r2, #0
 8007d14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d18:	f7f8 fc6e 	bl	80005f8 <__aeabi_dmul>
 8007d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d20:	f7f8 fef0 	bl	8000b04 <__aeabi_dcmpge>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	f000 8157 	beq.w	8007fd8 <_dtoa_r+0x938>
 8007d2a:	2400      	movs	r4, #0
 8007d2c:	4625      	mov	r5, r4
 8007d2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d30:	43db      	mvns	r3, r3
 8007d32:	9304      	str	r3, [sp, #16]
 8007d34:	4656      	mov	r6, sl
 8007d36:	2700      	movs	r7, #0
 8007d38:	4621      	mov	r1, r4
 8007d3a:	4658      	mov	r0, fp
 8007d3c:	f000 fd58 	bl	80087f0 <_Bfree>
 8007d40:	2d00      	cmp	r5, #0
 8007d42:	d0dc      	beq.n	8007cfe <_dtoa_r+0x65e>
 8007d44:	b12f      	cbz	r7, 8007d52 <_dtoa_r+0x6b2>
 8007d46:	42af      	cmp	r7, r5
 8007d48:	d003      	beq.n	8007d52 <_dtoa_r+0x6b2>
 8007d4a:	4639      	mov	r1, r7
 8007d4c:	4658      	mov	r0, fp
 8007d4e:	f000 fd4f 	bl	80087f0 <_Bfree>
 8007d52:	4629      	mov	r1, r5
 8007d54:	4658      	mov	r0, fp
 8007d56:	f000 fd4b 	bl	80087f0 <_Bfree>
 8007d5a:	e7d0      	b.n	8007cfe <_dtoa_r+0x65e>
 8007d5c:	9704      	str	r7, [sp, #16]
 8007d5e:	4633      	mov	r3, r6
 8007d60:	461e      	mov	r6, r3
 8007d62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d66:	2a39      	cmp	r2, #57	@ 0x39
 8007d68:	d107      	bne.n	8007d7a <_dtoa_r+0x6da>
 8007d6a:	459a      	cmp	sl, r3
 8007d6c:	d1f8      	bne.n	8007d60 <_dtoa_r+0x6c0>
 8007d6e:	9a04      	ldr	r2, [sp, #16]
 8007d70:	3201      	adds	r2, #1
 8007d72:	9204      	str	r2, [sp, #16]
 8007d74:	2230      	movs	r2, #48	@ 0x30
 8007d76:	f88a 2000 	strb.w	r2, [sl]
 8007d7a:	781a      	ldrb	r2, [r3, #0]
 8007d7c:	3201      	adds	r2, #1
 8007d7e:	701a      	strb	r2, [r3, #0]
 8007d80:	e7bd      	b.n	8007cfe <_dtoa_r+0x65e>
 8007d82:	4b7b      	ldr	r3, [pc, #492]	@ (8007f70 <_dtoa_r+0x8d0>)
 8007d84:	2200      	movs	r2, #0
 8007d86:	f7f8 fc37 	bl	80005f8 <__aeabi_dmul>
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	4604      	mov	r4, r0
 8007d90:	460d      	mov	r5, r1
 8007d92:	f7f8 fe99 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d96:	2800      	cmp	r0, #0
 8007d98:	f43f aebb 	beq.w	8007b12 <_dtoa_r+0x472>
 8007d9c:	e6f0      	b.n	8007b80 <_dtoa_r+0x4e0>
 8007d9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007da0:	2a00      	cmp	r2, #0
 8007da2:	f000 80db 	beq.w	8007f5c <_dtoa_r+0x8bc>
 8007da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007da8:	2a01      	cmp	r2, #1
 8007daa:	f300 80bf 	bgt.w	8007f2c <_dtoa_r+0x88c>
 8007dae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007db0:	2a00      	cmp	r2, #0
 8007db2:	f000 80b7 	beq.w	8007f24 <_dtoa_r+0x884>
 8007db6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007dba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007dbc:	4646      	mov	r6, r8
 8007dbe:	9a08      	ldr	r2, [sp, #32]
 8007dc0:	2101      	movs	r1, #1
 8007dc2:	441a      	add	r2, r3
 8007dc4:	4658      	mov	r0, fp
 8007dc6:	4498      	add	r8, r3
 8007dc8:	9208      	str	r2, [sp, #32]
 8007dca:	f000 fdc5 	bl	8008958 <__i2b>
 8007dce:	4605      	mov	r5, r0
 8007dd0:	b15e      	cbz	r6, 8007dea <_dtoa_r+0x74a>
 8007dd2:	9b08      	ldr	r3, [sp, #32]
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	dd08      	ble.n	8007dea <_dtoa_r+0x74a>
 8007dd8:	42b3      	cmp	r3, r6
 8007dda:	9a08      	ldr	r2, [sp, #32]
 8007ddc:	bfa8      	it	ge
 8007dde:	4633      	movge	r3, r6
 8007de0:	eba8 0803 	sub.w	r8, r8, r3
 8007de4:	1af6      	subs	r6, r6, r3
 8007de6:	1ad3      	subs	r3, r2, r3
 8007de8:	9308      	str	r3, [sp, #32]
 8007dea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dec:	b1f3      	cbz	r3, 8007e2c <_dtoa_r+0x78c>
 8007dee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	f000 80b7 	beq.w	8007f64 <_dtoa_r+0x8c4>
 8007df6:	b18c      	cbz	r4, 8007e1c <_dtoa_r+0x77c>
 8007df8:	4629      	mov	r1, r5
 8007dfa:	4622      	mov	r2, r4
 8007dfc:	4658      	mov	r0, fp
 8007dfe:	f000 fe6b 	bl	8008ad8 <__pow5mult>
 8007e02:	464a      	mov	r2, r9
 8007e04:	4601      	mov	r1, r0
 8007e06:	4605      	mov	r5, r0
 8007e08:	4658      	mov	r0, fp
 8007e0a:	f000 fdbb 	bl	8008984 <__multiply>
 8007e0e:	4649      	mov	r1, r9
 8007e10:	9004      	str	r0, [sp, #16]
 8007e12:	4658      	mov	r0, fp
 8007e14:	f000 fcec 	bl	80087f0 <_Bfree>
 8007e18:	9b04      	ldr	r3, [sp, #16]
 8007e1a:	4699      	mov	r9, r3
 8007e1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007e1e:	1b1a      	subs	r2, r3, r4
 8007e20:	d004      	beq.n	8007e2c <_dtoa_r+0x78c>
 8007e22:	4649      	mov	r1, r9
 8007e24:	4658      	mov	r0, fp
 8007e26:	f000 fe57 	bl	8008ad8 <__pow5mult>
 8007e2a:	4681      	mov	r9, r0
 8007e2c:	2101      	movs	r1, #1
 8007e2e:	4658      	mov	r0, fp
 8007e30:	f000 fd92 	bl	8008958 <__i2b>
 8007e34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e36:	4604      	mov	r4, r0
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 81cf 	beq.w	80081dc <_dtoa_r+0xb3c>
 8007e3e:	461a      	mov	r2, r3
 8007e40:	4601      	mov	r1, r0
 8007e42:	4658      	mov	r0, fp
 8007e44:	f000 fe48 	bl	8008ad8 <__pow5mult>
 8007e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e4a:	2b01      	cmp	r3, #1
 8007e4c:	4604      	mov	r4, r0
 8007e4e:	f300 8095 	bgt.w	8007f7c <_dtoa_r+0x8dc>
 8007e52:	9b02      	ldr	r3, [sp, #8]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 8087 	bne.w	8007f68 <_dtoa_r+0x8c8>
 8007e5a:	9b03      	ldr	r3, [sp, #12]
 8007e5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	f040 8089 	bne.w	8007f78 <_dtoa_r+0x8d8>
 8007e66:	9b03      	ldr	r3, [sp, #12]
 8007e68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007e6c:	0d1b      	lsrs	r3, r3, #20
 8007e6e:	051b      	lsls	r3, r3, #20
 8007e70:	b12b      	cbz	r3, 8007e7e <_dtoa_r+0x7de>
 8007e72:	9b08      	ldr	r3, [sp, #32]
 8007e74:	3301      	adds	r3, #1
 8007e76:	9308      	str	r3, [sp, #32]
 8007e78:	f108 0801 	add.w	r8, r8, #1
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	f000 81b0 	beq.w	80081e8 <_dtoa_r+0xb48>
 8007e88:	6923      	ldr	r3, [r4, #16]
 8007e8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e8e:	6918      	ldr	r0, [r3, #16]
 8007e90:	f000 fd16 	bl	80088c0 <__hi0bits>
 8007e94:	f1c0 0020 	rsb	r0, r0, #32
 8007e98:	9b08      	ldr	r3, [sp, #32]
 8007e9a:	4418      	add	r0, r3
 8007e9c:	f010 001f 	ands.w	r0, r0, #31
 8007ea0:	d077      	beq.n	8007f92 <_dtoa_r+0x8f2>
 8007ea2:	f1c0 0320 	rsb	r3, r0, #32
 8007ea6:	2b04      	cmp	r3, #4
 8007ea8:	dd6b      	ble.n	8007f82 <_dtoa_r+0x8e2>
 8007eaa:	9b08      	ldr	r3, [sp, #32]
 8007eac:	f1c0 001c 	rsb	r0, r0, #28
 8007eb0:	4403      	add	r3, r0
 8007eb2:	4480      	add	r8, r0
 8007eb4:	4406      	add	r6, r0
 8007eb6:	9308      	str	r3, [sp, #32]
 8007eb8:	f1b8 0f00 	cmp.w	r8, #0
 8007ebc:	dd05      	ble.n	8007eca <_dtoa_r+0x82a>
 8007ebe:	4649      	mov	r1, r9
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	4658      	mov	r0, fp
 8007ec4:	f000 fe62 	bl	8008b8c <__lshift>
 8007ec8:	4681      	mov	r9, r0
 8007eca:	9b08      	ldr	r3, [sp, #32]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	dd05      	ble.n	8007edc <_dtoa_r+0x83c>
 8007ed0:	4621      	mov	r1, r4
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	4658      	mov	r0, fp
 8007ed6:	f000 fe59 	bl	8008b8c <__lshift>
 8007eda:	4604      	mov	r4, r0
 8007edc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d059      	beq.n	8007f96 <_dtoa_r+0x8f6>
 8007ee2:	4621      	mov	r1, r4
 8007ee4:	4648      	mov	r0, r9
 8007ee6:	f000 febd 	bl	8008c64 <__mcmp>
 8007eea:	2800      	cmp	r0, #0
 8007eec:	da53      	bge.n	8007f96 <_dtoa_r+0x8f6>
 8007eee:	1e7b      	subs	r3, r7, #1
 8007ef0:	9304      	str	r3, [sp, #16]
 8007ef2:	4649      	mov	r1, r9
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	220a      	movs	r2, #10
 8007ef8:	4658      	mov	r0, fp
 8007efa:	f000 fc9b 	bl	8008834 <__multadd>
 8007efe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f00:	4681      	mov	r9, r0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	f000 8172 	beq.w	80081ec <_dtoa_r+0xb4c>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	4629      	mov	r1, r5
 8007f0c:	220a      	movs	r2, #10
 8007f0e:	4658      	mov	r0, fp
 8007f10:	f000 fc90 	bl	8008834 <__multadd>
 8007f14:	9b00      	ldr	r3, [sp, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	4605      	mov	r5, r0
 8007f1a:	dc67      	bgt.n	8007fec <_dtoa_r+0x94c>
 8007f1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1e:	2b02      	cmp	r3, #2
 8007f20:	dc41      	bgt.n	8007fa6 <_dtoa_r+0x906>
 8007f22:	e063      	b.n	8007fec <_dtoa_r+0x94c>
 8007f24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007f26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007f2a:	e746      	b.n	8007dba <_dtoa_r+0x71a>
 8007f2c:	9b07      	ldr	r3, [sp, #28]
 8007f2e:	1e5c      	subs	r4, r3, #1
 8007f30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f32:	42a3      	cmp	r3, r4
 8007f34:	bfbf      	itttt	lt
 8007f36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007f38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007f3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007f3c:	1ae3      	sublt	r3, r4, r3
 8007f3e:	bfb4      	ite	lt
 8007f40:	18d2      	addlt	r2, r2, r3
 8007f42:	1b1c      	subge	r4, r3, r4
 8007f44:	9b07      	ldr	r3, [sp, #28]
 8007f46:	bfbc      	itt	lt
 8007f48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007f4a:	2400      	movlt	r4, #0
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	bfb5      	itete	lt
 8007f50:	eba8 0603 	sublt.w	r6, r8, r3
 8007f54:	9b07      	ldrge	r3, [sp, #28]
 8007f56:	2300      	movlt	r3, #0
 8007f58:	4646      	movge	r6, r8
 8007f5a:	e730      	b.n	8007dbe <_dtoa_r+0x71e>
 8007f5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007f5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007f60:	4646      	mov	r6, r8
 8007f62:	e735      	b.n	8007dd0 <_dtoa_r+0x730>
 8007f64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007f66:	e75c      	b.n	8007e22 <_dtoa_r+0x782>
 8007f68:	2300      	movs	r3, #0
 8007f6a:	e788      	b.n	8007e7e <_dtoa_r+0x7de>
 8007f6c:	3fe00000 	.word	0x3fe00000
 8007f70:	40240000 	.word	0x40240000
 8007f74:	40140000 	.word	0x40140000
 8007f78:	9b02      	ldr	r3, [sp, #8]
 8007f7a:	e780      	b.n	8007e7e <_dtoa_r+0x7de>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f80:	e782      	b.n	8007e88 <_dtoa_r+0x7e8>
 8007f82:	d099      	beq.n	8007eb8 <_dtoa_r+0x818>
 8007f84:	9a08      	ldr	r2, [sp, #32]
 8007f86:	331c      	adds	r3, #28
 8007f88:	441a      	add	r2, r3
 8007f8a:	4498      	add	r8, r3
 8007f8c:	441e      	add	r6, r3
 8007f8e:	9208      	str	r2, [sp, #32]
 8007f90:	e792      	b.n	8007eb8 <_dtoa_r+0x818>
 8007f92:	4603      	mov	r3, r0
 8007f94:	e7f6      	b.n	8007f84 <_dtoa_r+0x8e4>
 8007f96:	9b07      	ldr	r3, [sp, #28]
 8007f98:	9704      	str	r7, [sp, #16]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	dc20      	bgt.n	8007fe0 <_dtoa_r+0x940>
 8007f9e:	9300      	str	r3, [sp, #0]
 8007fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa2:	2b02      	cmp	r3, #2
 8007fa4:	dd1e      	ble.n	8007fe4 <_dtoa_r+0x944>
 8007fa6:	9b00      	ldr	r3, [sp, #0]
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	f47f aec0 	bne.w	8007d2e <_dtoa_r+0x68e>
 8007fae:	4621      	mov	r1, r4
 8007fb0:	2205      	movs	r2, #5
 8007fb2:	4658      	mov	r0, fp
 8007fb4:	f000 fc3e 	bl	8008834 <__multadd>
 8007fb8:	4601      	mov	r1, r0
 8007fba:	4604      	mov	r4, r0
 8007fbc:	4648      	mov	r0, r9
 8007fbe:	f000 fe51 	bl	8008c64 <__mcmp>
 8007fc2:	2800      	cmp	r0, #0
 8007fc4:	f77f aeb3 	ble.w	8007d2e <_dtoa_r+0x68e>
 8007fc8:	4656      	mov	r6, sl
 8007fca:	2331      	movs	r3, #49	@ 0x31
 8007fcc:	f806 3b01 	strb.w	r3, [r6], #1
 8007fd0:	9b04      	ldr	r3, [sp, #16]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	9304      	str	r3, [sp, #16]
 8007fd6:	e6ae      	b.n	8007d36 <_dtoa_r+0x696>
 8007fd8:	9c07      	ldr	r4, [sp, #28]
 8007fda:	9704      	str	r7, [sp, #16]
 8007fdc:	4625      	mov	r5, r4
 8007fde:	e7f3      	b.n	8007fc8 <_dtoa_r+0x928>
 8007fe0:	9b07      	ldr	r3, [sp, #28]
 8007fe2:	9300      	str	r3, [sp, #0]
 8007fe4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	f000 8104 	beq.w	80081f4 <_dtoa_r+0xb54>
 8007fec:	2e00      	cmp	r6, #0
 8007fee:	dd05      	ble.n	8007ffc <_dtoa_r+0x95c>
 8007ff0:	4629      	mov	r1, r5
 8007ff2:	4632      	mov	r2, r6
 8007ff4:	4658      	mov	r0, fp
 8007ff6:	f000 fdc9 	bl	8008b8c <__lshift>
 8007ffa:	4605      	mov	r5, r0
 8007ffc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d05a      	beq.n	80080b8 <_dtoa_r+0xa18>
 8008002:	6869      	ldr	r1, [r5, #4]
 8008004:	4658      	mov	r0, fp
 8008006:	f000 fbb3 	bl	8008770 <_Balloc>
 800800a:	4606      	mov	r6, r0
 800800c:	b928      	cbnz	r0, 800801a <_dtoa_r+0x97a>
 800800e:	4b84      	ldr	r3, [pc, #528]	@ (8008220 <_dtoa_r+0xb80>)
 8008010:	4602      	mov	r2, r0
 8008012:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008016:	f7ff bb5a 	b.w	80076ce <_dtoa_r+0x2e>
 800801a:	692a      	ldr	r2, [r5, #16]
 800801c:	3202      	adds	r2, #2
 800801e:	0092      	lsls	r2, r2, #2
 8008020:	f105 010c 	add.w	r1, r5, #12
 8008024:	300c      	adds	r0, #12
 8008026:	f001 f8d7 	bl	80091d8 <memcpy>
 800802a:	2201      	movs	r2, #1
 800802c:	4631      	mov	r1, r6
 800802e:	4658      	mov	r0, fp
 8008030:	f000 fdac 	bl	8008b8c <__lshift>
 8008034:	f10a 0301 	add.w	r3, sl, #1
 8008038:	9307      	str	r3, [sp, #28]
 800803a:	9b00      	ldr	r3, [sp, #0]
 800803c:	4453      	add	r3, sl
 800803e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008040:	9b02      	ldr	r3, [sp, #8]
 8008042:	f003 0301 	and.w	r3, r3, #1
 8008046:	462f      	mov	r7, r5
 8008048:	930a      	str	r3, [sp, #40]	@ 0x28
 800804a:	4605      	mov	r5, r0
 800804c:	9b07      	ldr	r3, [sp, #28]
 800804e:	4621      	mov	r1, r4
 8008050:	3b01      	subs	r3, #1
 8008052:	4648      	mov	r0, r9
 8008054:	9300      	str	r3, [sp, #0]
 8008056:	f7ff fa98 	bl	800758a <quorem>
 800805a:	4639      	mov	r1, r7
 800805c:	9002      	str	r0, [sp, #8]
 800805e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008062:	4648      	mov	r0, r9
 8008064:	f000 fdfe 	bl	8008c64 <__mcmp>
 8008068:	462a      	mov	r2, r5
 800806a:	9008      	str	r0, [sp, #32]
 800806c:	4621      	mov	r1, r4
 800806e:	4658      	mov	r0, fp
 8008070:	f000 fe14 	bl	8008c9c <__mdiff>
 8008074:	68c2      	ldr	r2, [r0, #12]
 8008076:	4606      	mov	r6, r0
 8008078:	bb02      	cbnz	r2, 80080bc <_dtoa_r+0xa1c>
 800807a:	4601      	mov	r1, r0
 800807c:	4648      	mov	r0, r9
 800807e:	f000 fdf1 	bl	8008c64 <__mcmp>
 8008082:	4602      	mov	r2, r0
 8008084:	4631      	mov	r1, r6
 8008086:	4658      	mov	r0, fp
 8008088:	920e      	str	r2, [sp, #56]	@ 0x38
 800808a:	f000 fbb1 	bl	80087f0 <_Bfree>
 800808e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008090:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008092:	9e07      	ldr	r6, [sp, #28]
 8008094:	ea43 0102 	orr.w	r1, r3, r2
 8008098:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800809a:	4319      	orrs	r1, r3
 800809c:	d110      	bne.n	80080c0 <_dtoa_r+0xa20>
 800809e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080a2:	d029      	beq.n	80080f8 <_dtoa_r+0xa58>
 80080a4:	9b08      	ldr	r3, [sp, #32]
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	dd02      	ble.n	80080b0 <_dtoa_r+0xa10>
 80080aa:	9b02      	ldr	r3, [sp, #8]
 80080ac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80080b0:	9b00      	ldr	r3, [sp, #0]
 80080b2:	f883 8000 	strb.w	r8, [r3]
 80080b6:	e63f      	b.n	8007d38 <_dtoa_r+0x698>
 80080b8:	4628      	mov	r0, r5
 80080ba:	e7bb      	b.n	8008034 <_dtoa_r+0x994>
 80080bc:	2201      	movs	r2, #1
 80080be:	e7e1      	b.n	8008084 <_dtoa_r+0x9e4>
 80080c0:	9b08      	ldr	r3, [sp, #32]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	db04      	blt.n	80080d0 <_dtoa_r+0xa30>
 80080c6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80080c8:	430b      	orrs	r3, r1
 80080ca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80080cc:	430b      	orrs	r3, r1
 80080ce:	d120      	bne.n	8008112 <_dtoa_r+0xa72>
 80080d0:	2a00      	cmp	r2, #0
 80080d2:	dded      	ble.n	80080b0 <_dtoa_r+0xa10>
 80080d4:	4649      	mov	r1, r9
 80080d6:	2201      	movs	r2, #1
 80080d8:	4658      	mov	r0, fp
 80080da:	f000 fd57 	bl	8008b8c <__lshift>
 80080de:	4621      	mov	r1, r4
 80080e0:	4681      	mov	r9, r0
 80080e2:	f000 fdbf 	bl	8008c64 <__mcmp>
 80080e6:	2800      	cmp	r0, #0
 80080e8:	dc03      	bgt.n	80080f2 <_dtoa_r+0xa52>
 80080ea:	d1e1      	bne.n	80080b0 <_dtoa_r+0xa10>
 80080ec:	f018 0f01 	tst.w	r8, #1
 80080f0:	d0de      	beq.n	80080b0 <_dtoa_r+0xa10>
 80080f2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80080f6:	d1d8      	bne.n	80080aa <_dtoa_r+0xa0a>
 80080f8:	9a00      	ldr	r2, [sp, #0]
 80080fa:	2339      	movs	r3, #57	@ 0x39
 80080fc:	7013      	strb	r3, [r2, #0]
 80080fe:	4633      	mov	r3, r6
 8008100:	461e      	mov	r6, r3
 8008102:	3b01      	subs	r3, #1
 8008104:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008108:	2a39      	cmp	r2, #57	@ 0x39
 800810a:	d052      	beq.n	80081b2 <_dtoa_r+0xb12>
 800810c:	3201      	adds	r2, #1
 800810e:	701a      	strb	r2, [r3, #0]
 8008110:	e612      	b.n	8007d38 <_dtoa_r+0x698>
 8008112:	2a00      	cmp	r2, #0
 8008114:	dd07      	ble.n	8008126 <_dtoa_r+0xa86>
 8008116:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800811a:	d0ed      	beq.n	80080f8 <_dtoa_r+0xa58>
 800811c:	9a00      	ldr	r2, [sp, #0]
 800811e:	f108 0301 	add.w	r3, r8, #1
 8008122:	7013      	strb	r3, [r2, #0]
 8008124:	e608      	b.n	8007d38 <_dtoa_r+0x698>
 8008126:	9b07      	ldr	r3, [sp, #28]
 8008128:	9a07      	ldr	r2, [sp, #28]
 800812a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800812e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008130:	4293      	cmp	r3, r2
 8008132:	d028      	beq.n	8008186 <_dtoa_r+0xae6>
 8008134:	4649      	mov	r1, r9
 8008136:	2300      	movs	r3, #0
 8008138:	220a      	movs	r2, #10
 800813a:	4658      	mov	r0, fp
 800813c:	f000 fb7a 	bl	8008834 <__multadd>
 8008140:	42af      	cmp	r7, r5
 8008142:	4681      	mov	r9, r0
 8008144:	f04f 0300 	mov.w	r3, #0
 8008148:	f04f 020a 	mov.w	r2, #10
 800814c:	4639      	mov	r1, r7
 800814e:	4658      	mov	r0, fp
 8008150:	d107      	bne.n	8008162 <_dtoa_r+0xac2>
 8008152:	f000 fb6f 	bl	8008834 <__multadd>
 8008156:	4607      	mov	r7, r0
 8008158:	4605      	mov	r5, r0
 800815a:	9b07      	ldr	r3, [sp, #28]
 800815c:	3301      	adds	r3, #1
 800815e:	9307      	str	r3, [sp, #28]
 8008160:	e774      	b.n	800804c <_dtoa_r+0x9ac>
 8008162:	f000 fb67 	bl	8008834 <__multadd>
 8008166:	4629      	mov	r1, r5
 8008168:	4607      	mov	r7, r0
 800816a:	2300      	movs	r3, #0
 800816c:	220a      	movs	r2, #10
 800816e:	4658      	mov	r0, fp
 8008170:	f000 fb60 	bl	8008834 <__multadd>
 8008174:	4605      	mov	r5, r0
 8008176:	e7f0      	b.n	800815a <_dtoa_r+0xaba>
 8008178:	9b00      	ldr	r3, [sp, #0]
 800817a:	2b00      	cmp	r3, #0
 800817c:	bfcc      	ite	gt
 800817e:	461e      	movgt	r6, r3
 8008180:	2601      	movle	r6, #1
 8008182:	4456      	add	r6, sl
 8008184:	2700      	movs	r7, #0
 8008186:	4649      	mov	r1, r9
 8008188:	2201      	movs	r2, #1
 800818a:	4658      	mov	r0, fp
 800818c:	f000 fcfe 	bl	8008b8c <__lshift>
 8008190:	4621      	mov	r1, r4
 8008192:	4681      	mov	r9, r0
 8008194:	f000 fd66 	bl	8008c64 <__mcmp>
 8008198:	2800      	cmp	r0, #0
 800819a:	dcb0      	bgt.n	80080fe <_dtoa_r+0xa5e>
 800819c:	d102      	bne.n	80081a4 <_dtoa_r+0xb04>
 800819e:	f018 0f01 	tst.w	r8, #1
 80081a2:	d1ac      	bne.n	80080fe <_dtoa_r+0xa5e>
 80081a4:	4633      	mov	r3, r6
 80081a6:	461e      	mov	r6, r3
 80081a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80081ac:	2a30      	cmp	r2, #48	@ 0x30
 80081ae:	d0fa      	beq.n	80081a6 <_dtoa_r+0xb06>
 80081b0:	e5c2      	b.n	8007d38 <_dtoa_r+0x698>
 80081b2:	459a      	cmp	sl, r3
 80081b4:	d1a4      	bne.n	8008100 <_dtoa_r+0xa60>
 80081b6:	9b04      	ldr	r3, [sp, #16]
 80081b8:	3301      	adds	r3, #1
 80081ba:	9304      	str	r3, [sp, #16]
 80081bc:	2331      	movs	r3, #49	@ 0x31
 80081be:	f88a 3000 	strb.w	r3, [sl]
 80081c2:	e5b9      	b.n	8007d38 <_dtoa_r+0x698>
 80081c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80081c6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8008224 <_dtoa_r+0xb84>
 80081ca:	b11b      	cbz	r3, 80081d4 <_dtoa_r+0xb34>
 80081cc:	f10a 0308 	add.w	r3, sl, #8
 80081d0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80081d2:	6013      	str	r3, [r2, #0]
 80081d4:	4650      	mov	r0, sl
 80081d6:	b019      	add	sp, #100	@ 0x64
 80081d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081de:	2b01      	cmp	r3, #1
 80081e0:	f77f ae37 	ble.w	8007e52 <_dtoa_r+0x7b2>
 80081e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80081e6:	930a      	str	r3, [sp, #40]	@ 0x28
 80081e8:	2001      	movs	r0, #1
 80081ea:	e655      	b.n	8007e98 <_dtoa_r+0x7f8>
 80081ec:	9b00      	ldr	r3, [sp, #0]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	f77f aed6 	ble.w	8007fa0 <_dtoa_r+0x900>
 80081f4:	4656      	mov	r6, sl
 80081f6:	4621      	mov	r1, r4
 80081f8:	4648      	mov	r0, r9
 80081fa:	f7ff f9c6 	bl	800758a <quorem>
 80081fe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008202:	f806 8b01 	strb.w	r8, [r6], #1
 8008206:	9b00      	ldr	r3, [sp, #0]
 8008208:	eba6 020a 	sub.w	r2, r6, sl
 800820c:	4293      	cmp	r3, r2
 800820e:	ddb3      	ble.n	8008178 <_dtoa_r+0xad8>
 8008210:	4649      	mov	r1, r9
 8008212:	2300      	movs	r3, #0
 8008214:	220a      	movs	r2, #10
 8008216:	4658      	mov	r0, fp
 8008218:	f000 fb0c 	bl	8008834 <__multadd>
 800821c:	4681      	mov	r9, r0
 800821e:	e7ea      	b.n	80081f6 <_dtoa_r+0xb56>
 8008220:	0800a32c 	.word	0x0800a32c
 8008224:	0800a2b0 	.word	0x0800a2b0

08008228 <__sfputc_r>:
 8008228:	6893      	ldr	r3, [r2, #8]
 800822a:	3b01      	subs	r3, #1
 800822c:	2b00      	cmp	r3, #0
 800822e:	b410      	push	{r4}
 8008230:	6093      	str	r3, [r2, #8]
 8008232:	da08      	bge.n	8008246 <__sfputc_r+0x1e>
 8008234:	6994      	ldr	r4, [r2, #24]
 8008236:	42a3      	cmp	r3, r4
 8008238:	db01      	blt.n	800823e <__sfputc_r+0x16>
 800823a:	290a      	cmp	r1, #10
 800823c:	d103      	bne.n	8008246 <__sfputc_r+0x1e>
 800823e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008242:	f000 be5a 	b.w	8008efa <__swbuf_r>
 8008246:	6813      	ldr	r3, [r2, #0]
 8008248:	1c58      	adds	r0, r3, #1
 800824a:	6010      	str	r0, [r2, #0]
 800824c:	7019      	strb	r1, [r3, #0]
 800824e:	4608      	mov	r0, r1
 8008250:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008254:	4770      	bx	lr

08008256 <__sfputs_r>:
 8008256:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008258:	4606      	mov	r6, r0
 800825a:	460f      	mov	r7, r1
 800825c:	4614      	mov	r4, r2
 800825e:	18d5      	adds	r5, r2, r3
 8008260:	42ac      	cmp	r4, r5
 8008262:	d101      	bne.n	8008268 <__sfputs_r+0x12>
 8008264:	2000      	movs	r0, #0
 8008266:	e007      	b.n	8008278 <__sfputs_r+0x22>
 8008268:	f814 1b01 	ldrb.w	r1, [r4], #1
 800826c:	463a      	mov	r2, r7
 800826e:	4630      	mov	r0, r6
 8008270:	f7ff ffda 	bl	8008228 <__sfputc_r>
 8008274:	1c43      	adds	r3, r0, #1
 8008276:	d1f3      	bne.n	8008260 <__sfputs_r+0xa>
 8008278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800827c <_vfiprintf_r>:
 800827c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008280:	460d      	mov	r5, r1
 8008282:	b09d      	sub	sp, #116	@ 0x74
 8008284:	4614      	mov	r4, r2
 8008286:	4698      	mov	r8, r3
 8008288:	4606      	mov	r6, r0
 800828a:	b118      	cbz	r0, 8008294 <_vfiprintf_r+0x18>
 800828c:	6a03      	ldr	r3, [r0, #32]
 800828e:	b90b      	cbnz	r3, 8008294 <_vfiprintf_r+0x18>
 8008290:	f7ff f89c 	bl	80073cc <__sinit>
 8008294:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008296:	07d9      	lsls	r1, r3, #31
 8008298:	d405      	bmi.n	80082a6 <_vfiprintf_r+0x2a>
 800829a:	89ab      	ldrh	r3, [r5, #12]
 800829c:	059a      	lsls	r2, r3, #22
 800829e:	d402      	bmi.n	80082a6 <_vfiprintf_r+0x2a>
 80082a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082a2:	f7ff f970 	bl	8007586 <__retarget_lock_acquire_recursive>
 80082a6:	89ab      	ldrh	r3, [r5, #12]
 80082a8:	071b      	lsls	r3, r3, #28
 80082aa:	d501      	bpl.n	80082b0 <_vfiprintf_r+0x34>
 80082ac:	692b      	ldr	r3, [r5, #16]
 80082ae:	b99b      	cbnz	r3, 80082d8 <_vfiprintf_r+0x5c>
 80082b0:	4629      	mov	r1, r5
 80082b2:	4630      	mov	r0, r6
 80082b4:	f000 fe60 	bl	8008f78 <__swsetup_r>
 80082b8:	b170      	cbz	r0, 80082d8 <_vfiprintf_r+0x5c>
 80082ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80082bc:	07dc      	lsls	r4, r3, #31
 80082be:	d504      	bpl.n	80082ca <_vfiprintf_r+0x4e>
 80082c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082c4:	b01d      	add	sp, #116	@ 0x74
 80082c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ca:	89ab      	ldrh	r3, [r5, #12]
 80082cc:	0598      	lsls	r0, r3, #22
 80082ce:	d4f7      	bmi.n	80082c0 <_vfiprintf_r+0x44>
 80082d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80082d2:	f7ff f959 	bl	8007588 <__retarget_lock_release_recursive>
 80082d6:	e7f3      	b.n	80082c0 <_vfiprintf_r+0x44>
 80082d8:	2300      	movs	r3, #0
 80082da:	9309      	str	r3, [sp, #36]	@ 0x24
 80082dc:	2320      	movs	r3, #32
 80082de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80082e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80082e6:	2330      	movs	r3, #48	@ 0x30
 80082e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008498 <_vfiprintf_r+0x21c>
 80082ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082f0:	f04f 0901 	mov.w	r9, #1
 80082f4:	4623      	mov	r3, r4
 80082f6:	469a      	mov	sl, r3
 80082f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082fc:	b10a      	cbz	r2, 8008302 <_vfiprintf_r+0x86>
 80082fe:	2a25      	cmp	r2, #37	@ 0x25
 8008300:	d1f9      	bne.n	80082f6 <_vfiprintf_r+0x7a>
 8008302:	ebba 0b04 	subs.w	fp, sl, r4
 8008306:	d00b      	beq.n	8008320 <_vfiprintf_r+0xa4>
 8008308:	465b      	mov	r3, fp
 800830a:	4622      	mov	r2, r4
 800830c:	4629      	mov	r1, r5
 800830e:	4630      	mov	r0, r6
 8008310:	f7ff ffa1 	bl	8008256 <__sfputs_r>
 8008314:	3001      	adds	r0, #1
 8008316:	f000 80a7 	beq.w	8008468 <_vfiprintf_r+0x1ec>
 800831a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800831c:	445a      	add	r2, fp
 800831e:	9209      	str	r2, [sp, #36]	@ 0x24
 8008320:	f89a 3000 	ldrb.w	r3, [sl]
 8008324:	2b00      	cmp	r3, #0
 8008326:	f000 809f 	beq.w	8008468 <_vfiprintf_r+0x1ec>
 800832a:	2300      	movs	r3, #0
 800832c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008334:	f10a 0a01 	add.w	sl, sl, #1
 8008338:	9304      	str	r3, [sp, #16]
 800833a:	9307      	str	r3, [sp, #28]
 800833c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008340:	931a      	str	r3, [sp, #104]	@ 0x68
 8008342:	4654      	mov	r4, sl
 8008344:	2205      	movs	r2, #5
 8008346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800834a:	4853      	ldr	r0, [pc, #332]	@ (8008498 <_vfiprintf_r+0x21c>)
 800834c:	f7f7 ff40 	bl	80001d0 <memchr>
 8008350:	9a04      	ldr	r2, [sp, #16]
 8008352:	b9d8      	cbnz	r0, 800838c <_vfiprintf_r+0x110>
 8008354:	06d1      	lsls	r1, r2, #27
 8008356:	bf44      	itt	mi
 8008358:	2320      	movmi	r3, #32
 800835a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800835e:	0713      	lsls	r3, r2, #28
 8008360:	bf44      	itt	mi
 8008362:	232b      	movmi	r3, #43	@ 0x2b
 8008364:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008368:	f89a 3000 	ldrb.w	r3, [sl]
 800836c:	2b2a      	cmp	r3, #42	@ 0x2a
 800836e:	d015      	beq.n	800839c <_vfiprintf_r+0x120>
 8008370:	9a07      	ldr	r2, [sp, #28]
 8008372:	4654      	mov	r4, sl
 8008374:	2000      	movs	r0, #0
 8008376:	f04f 0c0a 	mov.w	ip, #10
 800837a:	4621      	mov	r1, r4
 800837c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008380:	3b30      	subs	r3, #48	@ 0x30
 8008382:	2b09      	cmp	r3, #9
 8008384:	d94b      	bls.n	800841e <_vfiprintf_r+0x1a2>
 8008386:	b1b0      	cbz	r0, 80083b6 <_vfiprintf_r+0x13a>
 8008388:	9207      	str	r2, [sp, #28]
 800838a:	e014      	b.n	80083b6 <_vfiprintf_r+0x13a>
 800838c:	eba0 0308 	sub.w	r3, r0, r8
 8008390:	fa09 f303 	lsl.w	r3, r9, r3
 8008394:	4313      	orrs	r3, r2
 8008396:	9304      	str	r3, [sp, #16]
 8008398:	46a2      	mov	sl, r4
 800839a:	e7d2      	b.n	8008342 <_vfiprintf_r+0xc6>
 800839c:	9b03      	ldr	r3, [sp, #12]
 800839e:	1d19      	adds	r1, r3, #4
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	9103      	str	r1, [sp, #12]
 80083a4:	2b00      	cmp	r3, #0
 80083a6:	bfbb      	ittet	lt
 80083a8:	425b      	neglt	r3, r3
 80083aa:	f042 0202 	orrlt.w	r2, r2, #2
 80083ae:	9307      	strge	r3, [sp, #28]
 80083b0:	9307      	strlt	r3, [sp, #28]
 80083b2:	bfb8      	it	lt
 80083b4:	9204      	strlt	r2, [sp, #16]
 80083b6:	7823      	ldrb	r3, [r4, #0]
 80083b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80083ba:	d10a      	bne.n	80083d2 <_vfiprintf_r+0x156>
 80083bc:	7863      	ldrb	r3, [r4, #1]
 80083be:	2b2a      	cmp	r3, #42	@ 0x2a
 80083c0:	d132      	bne.n	8008428 <_vfiprintf_r+0x1ac>
 80083c2:	9b03      	ldr	r3, [sp, #12]
 80083c4:	1d1a      	adds	r2, r3, #4
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	9203      	str	r2, [sp, #12]
 80083ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80083ce:	3402      	adds	r4, #2
 80083d0:	9305      	str	r3, [sp, #20]
 80083d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80084a8 <_vfiprintf_r+0x22c>
 80083d6:	7821      	ldrb	r1, [r4, #0]
 80083d8:	2203      	movs	r2, #3
 80083da:	4650      	mov	r0, sl
 80083dc:	f7f7 fef8 	bl	80001d0 <memchr>
 80083e0:	b138      	cbz	r0, 80083f2 <_vfiprintf_r+0x176>
 80083e2:	9b04      	ldr	r3, [sp, #16]
 80083e4:	eba0 000a 	sub.w	r0, r0, sl
 80083e8:	2240      	movs	r2, #64	@ 0x40
 80083ea:	4082      	lsls	r2, r0
 80083ec:	4313      	orrs	r3, r2
 80083ee:	3401      	adds	r4, #1
 80083f0:	9304      	str	r3, [sp, #16]
 80083f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083f6:	4829      	ldr	r0, [pc, #164]	@ (800849c <_vfiprintf_r+0x220>)
 80083f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083fc:	2206      	movs	r2, #6
 80083fe:	f7f7 fee7 	bl	80001d0 <memchr>
 8008402:	2800      	cmp	r0, #0
 8008404:	d03f      	beq.n	8008486 <_vfiprintf_r+0x20a>
 8008406:	4b26      	ldr	r3, [pc, #152]	@ (80084a0 <_vfiprintf_r+0x224>)
 8008408:	bb1b      	cbnz	r3, 8008452 <_vfiprintf_r+0x1d6>
 800840a:	9b03      	ldr	r3, [sp, #12]
 800840c:	3307      	adds	r3, #7
 800840e:	f023 0307 	bic.w	r3, r3, #7
 8008412:	3308      	adds	r3, #8
 8008414:	9303      	str	r3, [sp, #12]
 8008416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008418:	443b      	add	r3, r7
 800841a:	9309      	str	r3, [sp, #36]	@ 0x24
 800841c:	e76a      	b.n	80082f4 <_vfiprintf_r+0x78>
 800841e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008422:	460c      	mov	r4, r1
 8008424:	2001      	movs	r0, #1
 8008426:	e7a8      	b.n	800837a <_vfiprintf_r+0xfe>
 8008428:	2300      	movs	r3, #0
 800842a:	3401      	adds	r4, #1
 800842c:	9305      	str	r3, [sp, #20]
 800842e:	4619      	mov	r1, r3
 8008430:	f04f 0c0a 	mov.w	ip, #10
 8008434:	4620      	mov	r0, r4
 8008436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800843a:	3a30      	subs	r2, #48	@ 0x30
 800843c:	2a09      	cmp	r2, #9
 800843e:	d903      	bls.n	8008448 <_vfiprintf_r+0x1cc>
 8008440:	2b00      	cmp	r3, #0
 8008442:	d0c6      	beq.n	80083d2 <_vfiprintf_r+0x156>
 8008444:	9105      	str	r1, [sp, #20]
 8008446:	e7c4      	b.n	80083d2 <_vfiprintf_r+0x156>
 8008448:	fb0c 2101 	mla	r1, ip, r1, r2
 800844c:	4604      	mov	r4, r0
 800844e:	2301      	movs	r3, #1
 8008450:	e7f0      	b.n	8008434 <_vfiprintf_r+0x1b8>
 8008452:	ab03      	add	r3, sp, #12
 8008454:	9300      	str	r3, [sp, #0]
 8008456:	462a      	mov	r2, r5
 8008458:	4b12      	ldr	r3, [pc, #72]	@ (80084a4 <_vfiprintf_r+0x228>)
 800845a:	a904      	add	r1, sp, #16
 800845c:	4630      	mov	r0, r6
 800845e:	f7fe fb71 	bl	8006b44 <_printf_float>
 8008462:	4607      	mov	r7, r0
 8008464:	1c78      	adds	r0, r7, #1
 8008466:	d1d6      	bne.n	8008416 <_vfiprintf_r+0x19a>
 8008468:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800846a:	07d9      	lsls	r1, r3, #31
 800846c:	d405      	bmi.n	800847a <_vfiprintf_r+0x1fe>
 800846e:	89ab      	ldrh	r3, [r5, #12]
 8008470:	059a      	lsls	r2, r3, #22
 8008472:	d402      	bmi.n	800847a <_vfiprintf_r+0x1fe>
 8008474:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008476:	f7ff f887 	bl	8007588 <__retarget_lock_release_recursive>
 800847a:	89ab      	ldrh	r3, [r5, #12]
 800847c:	065b      	lsls	r3, r3, #25
 800847e:	f53f af1f 	bmi.w	80082c0 <_vfiprintf_r+0x44>
 8008482:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008484:	e71e      	b.n	80082c4 <_vfiprintf_r+0x48>
 8008486:	ab03      	add	r3, sp, #12
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	462a      	mov	r2, r5
 800848c:	4b05      	ldr	r3, [pc, #20]	@ (80084a4 <_vfiprintf_r+0x228>)
 800848e:	a904      	add	r1, sp, #16
 8008490:	4630      	mov	r0, r6
 8008492:	f7fe fdef 	bl	8007074 <_printf_i>
 8008496:	e7e4      	b.n	8008462 <_vfiprintf_r+0x1e6>
 8008498:	0800a33d 	.word	0x0800a33d
 800849c:	0800a347 	.word	0x0800a347
 80084a0:	08006b45 	.word	0x08006b45
 80084a4:	08008257 	.word	0x08008257
 80084a8:	0800a343 	.word	0x0800a343

080084ac <malloc>:
 80084ac:	4b02      	ldr	r3, [pc, #8]	@ (80084b8 <malloc+0xc>)
 80084ae:	4601      	mov	r1, r0
 80084b0:	6818      	ldr	r0, [r3, #0]
 80084b2:	f000 b825 	b.w	8008500 <_malloc_r>
 80084b6:	bf00      	nop
 80084b8:	20000028 	.word	0x20000028

080084bc <sbrk_aligned>:
 80084bc:	b570      	push	{r4, r5, r6, lr}
 80084be:	4e0f      	ldr	r6, [pc, #60]	@ (80084fc <sbrk_aligned+0x40>)
 80084c0:	460c      	mov	r4, r1
 80084c2:	6831      	ldr	r1, [r6, #0]
 80084c4:	4605      	mov	r5, r0
 80084c6:	b911      	cbnz	r1, 80084ce <sbrk_aligned+0x12>
 80084c8:	f000 fe64 	bl	8009194 <_sbrk_r>
 80084cc:	6030      	str	r0, [r6, #0]
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f000 fe5f 	bl	8009194 <_sbrk_r>
 80084d6:	1c43      	adds	r3, r0, #1
 80084d8:	d103      	bne.n	80084e2 <sbrk_aligned+0x26>
 80084da:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80084de:	4620      	mov	r0, r4
 80084e0:	bd70      	pop	{r4, r5, r6, pc}
 80084e2:	1cc4      	adds	r4, r0, #3
 80084e4:	f024 0403 	bic.w	r4, r4, #3
 80084e8:	42a0      	cmp	r0, r4
 80084ea:	d0f8      	beq.n	80084de <sbrk_aligned+0x22>
 80084ec:	1a21      	subs	r1, r4, r0
 80084ee:	4628      	mov	r0, r5
 80084f0:	f000 fe50 	bl	8009194 <_sbrk_r>
 80084f4:	3001      	adds	r0, #1
 80084f6:	d1f2      	bne.n	80084de <sbrk_aligned+0x22>
 80084f8:	e7ef      	b.n	80084da <sbrk_aligned+0x1e>
 80084fa:	bf00      	nop
 80084fc:	200024cc 	.word	0x200024cc

08008500 <_malloc_r>:
 8008500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008504:	1ccd      	adds	r5, r1, #3
 8008506:	f025 0503 	bic.w	r5, r5, #3
 800850a:	3508      	adds	r5, #8
 800850c:	2d0c      	cmp	r5, #12
 800850e:	bf38      	it	cc
 8008510:	250c      	movcc	r5, #12
 8008512:	2d00      	cmp	r5, #0
 8008514:	4606      	mov	r6, r0
 8008516:	db01      	blt.n	800851c <_malloc_r+0x1c>
 8008518:	42a9      	cmp	r1, r5
 800851a:	d904      	bls.n	8008526 <_malloc_r+0x26>
 800851c:	230c      	movs	r3, #12
 800851e:	6033      	str	r3, [r6, #0]
 8008520:	2000      	movs	r0, #0
 8008522:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008526:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085fc <_malloc_r+0xfc>
 800852a:	f000 f915 	bl	8008758 <__malloc_lock>
 800852e:	f8d8 3000 	ldr.w	r3, [r8]
 8008532:	461c      	mov	r4, r3
 8008534:	bb44      	cbnz	r4, 8008588 <_malloc_r+0x88>
 8008536:	4629      	mov	r1, r5
 8008538:	4630      	mov	r0, r6
 800853a:	f7ff ffbf 	bl	80084bc <sbrk_aligned>
 800853e:	1c43      	adds	r3, r0, #1
 8008540:	4604      	mov	r4, r0
 8008542:	d158      	bne.n	80085f6 <_malloc_r+0xf6>
 8008544:	f8d8 4000 	ldr.w	r4, [r8]
 8008548:	4627      	mov	r7, r4
 800854a:	2f00      	cmp	r7, #0
 800854c:	d143      	bne.n	80085d6 <_malloc_r+0xd6>
 800854e:	2c00      	cmp	r4, #0
 8008550:	d04b      	beq.n	80085ea <_malloc_r+0xea>
 8008552:	6823      	ldr	r3, [r4, #0]
 8008554:	4639      	mov	r1, r7
 8008556:	4630      	mov	r0, r6
 8008558:	eb04 0903 	add.w	r9, r4, r3
 800855c:	f000 fe1a 	bl	8009194 <_sbrk_r>
 8008560:	4581      	cmp	r9, r0
 8008562:	d142      	bne.n	80085ea <_malloc_r+0xea>
 8008564:	6821      	ldr	r1, [r4, #0]
 8008566:	1a6d      	subs	r5, r5, r1
 8008568:	4629      	mov	r1, r5
 800856a:	4630      	mov	r0, r6
 800856c:	f7ff ffa6 	bl	80084bc <sbrk_aligned>
 8008570:	3001      	adds	r0, #1
 8008572:	d03a      	beq.n	80085ea <_malloc_r+0xea>
 8008574:	6823      	ldr	r3, [r4, #0]
 8008576:	442b      	add	r3, r5
 8008578:	6023      	str	r3, [r4, #0]
 800857a:	f8d8 3000 	ldr.w	r3, [r8]
 800857e:	685a      	ldr	r2, [r3, #4]
 8008580:	bb62      	cbnz	r2, 80085dc <_malloc_r+0xdc>
 8008582:	f8c8 7000 	str.w	r7, [r8]
 8008586:	e00f      	b.n	80085a8 <_malloc_r+0xa8>
 8008588:	6822      	ldr	r2, [r4, #0]
 800858a:	1b52      	subs	r2, r2, r5
 800858c:	d420      	bmi.n	80085d0 <_malloc_r+0xd0>
 800858e:	2a0b      	cmp	r2, #11
 8008590:	d917      	bls.n	80085c2 <_malloc_r+0xc2>
 8008592:	1961      	adds	r1, r4, r5
 8008594:	42a3      	cmp	r3, r4
 8008596:	6025      	str	r5, [r4, #0]
 8008598:	bf18      	it	ne
 800859a:	6059      	strne	r1, [r3, #4]
 800859c:	6863      	ldr	r3, [r4, #4]
 800859e:	bf08      	it	eq
 80085a0:	f8c8 1000 	streq.w	r1, [r8]
 80085a4:	5162      	str	r2, [r4, r5]
 80085a6:	604b      	str	r3, [r1, #4]
 80085a8:	4630      	mov	r0, r6
 80085aa:	f000 f8db 	bl	8008764 <__malloc_unlock>
 80085ae:	f104 000b 	add.w	r0, r4, #11
 80085b2:	1d23      	adds	r3, r4, #4
 80085b4:	f020 0007 	bic.w	r0, r0, #7
 80085b8:	1ac2      	subs	r2, r0, r3
 80085ba:	bf1c      	itt	ne
 80085bc:	1a1b      	subne	r3, r3, r0
 80085be:	50a3      	strne	r3, [r4, r2]
 80085c0:	e7af      	b.n	8008522 <_malloc_r+0x22>
 80085c2:	6862      	ldr	r2, [r4, #4]
 80085c4:	42a3      	cmp	r3, r4
 80085c6:	bf0c      	ite	eq
 80085c8:	f8c8 2000 	streq.w	r2, [r8]
 80085cc:	605a      	strne	r2, [r3, #4]
 80085ce:	e7eb      	b.n	80085a8 <_malloc_r+0xa8>
 80085d0:	4623      	mov	r3, r4
 80085d2:	6864      	ldr	r4, [r4, #4]
 80085d4:	e7ae      	b.n	8008534 <_malloc_r+0x34>
 80085d6:	463c      	mov	r4, r7
 80085d8:	687f      	ldr	r7, [r7, #4]
 80085da:	e7b6      	b.n	800854a <_malloc_r+0x4a>
 80085dc:	461a      	mov	r2, r3
 80085de:	685b      	ldr	r3, [r3, #4]
 80085e0:	42a3      	cmp	r3, r4
 80085e2:	d1fb      	bne.n	80085dc <_malloc_r+0xdc>
 80085e4:	2300      	movs	r3, #0
 80085e6:	6053      	str	r3, [r2, #4]
 80085e8:	e7de      	b.n	80085a8 <_malloc_r+0xa8>
 80085ea:	230c      	movs	r3, #12
 80085ec:	6033      	str	r3, [r6, #0]
 80085ee:	4630      	mov	r0, r6
 80085f0:	f000 f8b8 	bl	8008764 <__malloc_unlock>
 80085f4:	e794      	b.n	8008520 <_malloc_r+0x20>
 80085f6:	6005      	str	r5, [r0, #0]
 80085f8:	e7d6      	b.n	80085a8 <_malloc_r+0xa8>
 80085fa:	bf00      	nop
 80085fc:	200024d0 	.word	0x200024d0

08008600 <__sflush_r>:
 8008600:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008608:	0716      	lsls	r6, r2, #28
 800860a:	4605      	mov	r5, r0
 800860c:	460c      	mov	r4, r1
 800860e:	d454      	bmi.n	80086ba <__sflush_r+0xba>
 8008610:	684b      	ldr	r3, [r1, #4]
 8008612:	2b00      	cmp	r3, #0
 8008614:	dc02      	bgt.n	800861c <__sflush_r+0x1c>
 8008616:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008618:	2b00      	cmp	r3, #0
 800861a:	dd48      	ble.n	80086ae <__sflush_r+0xae>
 800861c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800861e:	2e00      	cmp	r6, #0
 8008620:	d045      	beq.n	80086ae <__sflush_r+0xae>
 8008622:	2300      	movs	r3, #0
 8008624:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008628:	682f      	ldr	r7, [r5, #0]
 800862a:	6a21      	ldr	r1, [r4, #32]
 800862c:	602b      	str	r3, [r5, #0]
 800862e:	d030      	beq.n	8008692 <__sflush_r+0x92>
 8008630:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008632:	89a3      	ldrh	r3, [r4, #12]
 8008634:	0759      	lsls	r1, r3, #29
 8008636:	d505      	bpl.n	8008644 <__sflush_r+0x44>
 8008638:	6863      	ldr	r3, [r4, #4]
 800863a:	1ad2      	subs	r2, r2, r3
 800863c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800863e:	b10b      	cbz	r3, 8008644 <__sflush_r+0x44>
 8008640:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008642:	1ad2      	subs	r2, r2, r3
 8008644:	2300      	movs	r3, #0
 8008646:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008648:	6a21      	ldr	r1, [r4, #32]
 800864a:	4628      	mov	r0, r5
 800864c:	47b0      	blx	r6
 800864e:	1c43      	adds	r3, r0, #1
 8008650:	89a3      	ldrh	r3, [r4, #12]
 8008652:	d106      	bne.n	8008662 <__sflush_r+0x62>
 8008654:	6829      	ldr	r1, [r5, #0]
 8008656:	291d      	cmp	r1, #29
 8008658:	d82b      	bhi.n	80086b2 <__sflush_r+0xb2>
 800865a:	4a2a      	ldr	r2, [pc, #168]	@ (8008704 <__sflush_r+0x104>)
 800865c:	410a      	asrs	r2, r1
 800865e:	07d6      	lsls	r6, r2, #31
 8008660:	d427      	bmi.n	80086b2 <__sflush_r+0xb2>
 8008662:	2200      	movs	r2, #0
 8008664:	6062      	str	r2, [r4, #4]
 8008666:	04d9      	lsls	r1, r3, #19
 8008668:	6922      	ldr	r2, [r4, #16]
 800866a:	6022      	str	r2, [r4, #0]
 800866c:	d504      	bpl.n	8008678 <__sflush_r+0x78>
 800866e:	1c42      	adds	r2, r0, #1
 8008670:	d101      	bne.n	8008676 <__sflush_r+0x76>
 8008672:	682b      	ldr	r3, [r5, #0]
 8008674:	b903      	cbnz	r3, 8008678 <__sflush_r+0x78>
 8008676:	6560      	str	r0, [r4, #84]	@ 0x54
 8008678:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800867a:	602f      	str	r7, [r5, #0]
 800867c:	b1b9      	cbz	r1, 80086ae <__sflush_r+0xae>
 800867e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008682:	4299      	cmp	r1, r3
 8008684:	d002      	beq.n	800868c <__sflush_r+0x8c>
 8008686:	4628      	mov	r0, r5
 8008688:	f000 fde6 	bl	8009258 <_free_r>
 800868c:	2300      	movs	r3, #0
 800868e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008690:	e00d      	b.n	80086ae <__sflush_r+0xae>
 8008692:	2301      	movs	r3, #1
 8008694:	4628      	mov	r0, r5
 8008696:	47b0      	blx	r6
 8008698:	4602      	mov	r2, r0
 800869a:	1c50      	adds	r0, r2, #1
 800869c:	d1c9      	bne.n	8008632 <__sflush_r+0x32>
 800869e:	682b      	ldr	r3, [r5, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d0c6      	beq.n	8008632 <__sflush_r+0x32>
 80086a4:	2b1d      	cmp	r3, #29
 80086a6:	d001      	beq.n	80086ac <__sflush_r+0xac>
 80086a8:	2b16      	cmp	r3, #22
 80086aa:	d11e      	bne.n	80086ea <__sflush_r+0xea>
 80086ac:	602f      	str	r7, [r5, #0]
 80086ae:	2000      	movs	r0, #0
 80086b0:	e022      	b.n	80086f8 <__sflush_r+0xf8>
 80086b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086b6:	b21b      	sxth	r3, r3
 80086b8:	e01b      	b.n	80086f2 <__sflush_r+0xf2>
 80086ba:	690f      	ldr	r7, [r1, #16]
 80086bc:	2f00      	cmp	r7, #0
 80086be:	d0f6      	beq.n	80086ae <__sflush_r+0xae>
 80086c0:	0793      	lsls	r3, r2, #30
 80086c2:	680e      	ldr	r6, [r1, #0]
 80086c4:	bf08      	it	eq
 80086c6:	694b      	ldreq	r3, [r1, #20]
 80086c8:	600f      	str	r7, [r1, #0]
 80086ca:	bf18      	it	ne
 80086cc:	2300      	movne	r3, #0
 80086ce:	eba6 0807 	sub.w	r8, r6, r7
 80086d2:	608b      	str	r3, [r1, #8]
 80086d4:	f1b8 0f00 	cmp.w	r8, #0
 80086d8:	dde9      	ble.n	80086ae <__sflush_r+0xae>
 80086da:	6a21      	ldr	r1, [r4, #32]
 80086dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80086de:	4643      	mov	r3, r8
 80086e0:	463a      	mov	r2, r7
 80086e2:	4628      	mov	r0, r5
 80086e4:	47b0      	blx	r6
 80086e6:	2800      	cmp	r0, #0
 80086e8:	dc08      	bgt.n	80086fc <__sflush_r+0xfc>
 80086ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086f2:	81a3      	strh	r3, [r4, #12]
 80086f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80086f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086fc:	4407      	add	r7, r0
 80086fe:	eba8 0800 	sub.w	r8, r8, r0
 8008702:	e7e7      	b.n	80086d4 <__sflush_r+0xd4>
 8008704:	dfbffffe 	.word	0xdfbffffe

08008708 <_fflush_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	690b      	ldr	r3, [r1, #16]
 800870c:	4605      	mov	r5, r0
 800870e:	460c      	mov	r4, r1
 8008710:	b913      	cbnz	r3, 8008718 <_fflush_r+0x10>
 8008712:	2500      	movs	r5, #0
 8008714:	4628      	mov	r0, r5
 8008716:	bd38      	pop	{r3, r4, r5, pc}
 8008718:	b118      	cbz	r0, 8008722 <_fflush_r+0x1a>
 800871a:	6a03      	ldr	r3, [r0, #32]
 800871c:	b90b      	cbnz	r3, 8008722 <_fflush_r+0x1a>
 800871e:	f7fe fe55 	bl	80073cc <__sinit>
 8008722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d0f3      	beq.n	8008712 <_fflush_r+0xa>
 800872a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800872c:	07d0      	lsls	r0, r2, #31
 800872e:	d404      	bmi.n	800873a <_fflush_r+0x32>
 8008730:	0599      	lsls	r1, r3, #22
 8008732:	d402      	bmi.n	800873a <_fflush_r+0x32>
 8008734:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008736:	f7fe ff26 	bl	8007586 <__retarget_lock_acquire_recursive>
 800873a:	4628      	mov	r0, r5
 800873c:	4621      	mov	r1, r4
 800873e:	f7ff ff5f 	bl	8008600 <__sflush_r>
 8008742:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008744:	07da      	lsls	r2, r3, #31
 8008746:	4605      	mov	r5, r0
 8008748:	d4e4      	bmi.n	8008714 <_fflush_r+0xc>
 800874a:	89a3      	ldrh	r3, [r4, #12]
 800874c:	059b      	lsls	r3, r3, #22
 800874e:	d4e1      	bmi.n	8008714 <_fflush_r+0xc>
 8008750:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008752:	f7fe ff19 	bl	8007588 <__retarget_lock_release_recursive>
 8008756:	e7dd      	b.n	8008714 <_fflush_r+0xc>

08008758 <__malloc_lock>:
 8008758:	4801      	ldr	r0, [pc, #4]	@ (8008760 <__malloc_lock+0x8>)
 800875a:	f7fe bf14 	b.w	8007586 <__retarget_lock_acquire_recursive>
 800875e:	bf00      	nop
 8008760:	200024c8 	.word	0x200024c8

08008764 <__malloc_unlock>:
 8008764:	4801      	ldr	r0, [pc, #4]	@ (800876c <__malloc_unlock+0x8>)
 8008766:	f7fe bf0f 	b.w	8007588 <__retarget_lock_release_recursive>
 800876a:	bf00      	nop
 800876c:	200024c8 	.word	0x200024c8

08008770 <_Balloc>:
 8008770:	b570      	push	{r4, r5, r6, lr}
 8008772:	69c6      	ldr	r6, [r0, #28]
 8008774:	4604      	mov	r4, r0
 8008776:	460d      	mov	r5, r1
 8008778:	b976      	cbnz	r6, 8008798 <_Balloc+0x28>
 800877a:	2010      	movs	r0, #16
 800877c:	f7ff fe96 	bl	80084ac <malloc>
 8008780:	4602      	mov	r2, r0
 8008782:	61e0      	str	r0, [r4, #28]
 8008784:	b920      	cbnz	r0, 8008790 <_Balloc+0x20>
 8008786:	4b18      	ldr	r3, [pc, #96]	@ (80087e8 <_Balloc+0x78>)
 8008788:	4818      	ldr	r0, [pc, #96]	@ (80087ec <_Balloc+0x7c>)
 800878a:	216b      	movs	r1, #107	@ 0x6b
 800878c:	f000 fd32 	bl	80091f4 <__assert_func>
 8008790:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008794:	6006      	str	r6, [r0, #0]
 8008796:	60c6      	str	r6, [r0, #12]
 8008798:	69e6      	ldr	r6, [r4, #28]
 800879a:	68f3      	ldr	r3, [r6, #12]
 800879c:	b183      	cbz	r3, 80087c0 <_Balloc+0x50>
 800879e:	69e3      	ldr	r3, [r4, #28]
 80087a0:	68db      	ldr	r3, [r3, #12]
 80087a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80087a6:	b9b8      	cbnz	r0, 80087d8 <_Balloc+0x68>
 80087a8:	2101      	movs	r1, #1
 80087aa:	fa01 f605 	lsl.w	r6, r1, r5
 80087ae:	1d72      	adds	r2, r6, #5
 80087b0:	0092      	lsls	r2, r2, #2
 80087b2:	4620      	mov	r0, r4
 80087b4:	f000 fd3c 	bl	8009230 <_calloc_r>
 80087b8:	b160      	cbz	r0, 80087d4 <_Balloc+0x64>
 80087ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80087be:	e00e      	b.n	80087de <_Balloc+0x6e>
 80087c0:	2221      	movs	r2, #33	@ 0x21
 80087c2:	2104      	movs	r1, #4
 80087c4:	4620      	mov	r0, r4
 80087c6:	f000 fd33 	bl	8009230 <_calloc_r>
 80087ca:	69e3      	ldr	r3, [r4, #28]
 80087cc:	60f0      	str	r0, [r6, #12]
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d1e4      	bne.n	800879e <_Balloc+0x2e>
 80087d4:	2000      	movs	r0, #0
 80087d6:	bd70      	pop	{r4, r5, r6, pc}
 80087d8:	6802      	ldr	r2, [r0, #0]
 80087da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80087de:	2300      	movs	r3, #0
 80087e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80087e4:	e7f7      	b.n	80087d6 <_Balloc+0x66>
 80087e6:	bf00      	nop
 80087e8:	0800a2bd 	.word	0x0800a2bd
 80087ec:	0800a34e 	.word	0x0800a34e

080087f0 <_Bfree>:
 80087f0:	b570      	push	{r4, r5, r6, lr}
 80087f2:	69c6      	ldr	r6, [r0, #28]
 80087f4:	4605      	mov	r5, r0
 80087f6:	460c      	mov	r4, r1
 80087f8:	b976      	cbnz	r6, 8008818 <_Bfree+0x28>
 80087fa:	2010      	movs	r0, #16
 80087fc:	f7ff fe56 	bl	80084ac <malloc>
 8008800:	4602      	mov	r2, r0
 8008802:	61e8      	str	r0, [r5, #28]
 8008804:	b920      	cbnz	r0, 8008810 <_Bfree+0x20>
 8008806:	4b09      	ldr	r3, [pc, #36]	@ (800882c <_Bfree+0x3c>)
 8008808:	4809      	ldr	r0, [pc, #36]	@ (8008830 <_Bfree+0x40>)
 800880a:	218f      	movs	r1, #143	@ 0x8f
 800880c:	f000 fcf2 	bl	80091f4 <__assert_func>
 8008810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008814:	6006      	str	r6, [r0, #0]
 8008816:	60c6      	str	r6, [r0, #12]
 8008818:	b13c      	cbz	r4, 800882a <_Bfree+0x3a>
 800881a:	69eb      	ldr	r3, [r5, #28]
 800881c:	6862      	ldr	r2, [r4, #4]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008824:	6021      	str	r1, [r4, #0]
 8008826:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800882a:	bd70      	pop	{r4, r5, r6, pc}
 800882c:	0800a2bd 	.word	0x0800a2bd
 8008830:	0800a34e 	.word	0x0800a34e

08008834 <__multadd>:
 8008834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008838:	690d      	ldr	r5, [r1, #16]
 800883a:	4607      	mov	r7, r0
 800883c:	460c      	mov	r4, r1
 800883e:	461e      	mov	r6, r3
 8008840:	f101 0c14 	add.w	ip, r1, #20
 8008844:	2000      	movs	r0, #0
 8008846:	f8dc 3000 	ldr.w	r3, [ip]
 800884a:	b299      	uxth	r1, r3
 800884c:	fb02 6101 	mla	r1, r2, r1, r6
 8008850:	0c1e      	lsrs	r6, r3, #16
 8008852:	0c0b      	lsrs	r3, r1, #16
 8008854:	fb02 3306 	mla	r3, r2, r6, r3
 8008858:	b289      	uxth	r1, r1
 800885a:	3001      	adds	r0, #1
 800885c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008860:	4285      	cmp	r5, r0
 8008862:	f84c 1b04 	str.w	r1, [ip], #4
 8008866:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800886a:	dcec      	bgt.n	8008846 <__multadd+0x12>
 800886c:	b30e      	cbz	r6, 80088b2 <__multadd+0x7e>
 800886e:	68a3      	ldr	r3, [r4, #8]
 8008870:	42ab      	cmp	r3, r5
 8008872:	dc19      	bgt.n	80088a8 <__multadd+0x74>
 8008874:	6861      	ldr	r1, [r4, #4]
 8008876:	4638      	mov	r0, r7
 8008878:	3101      	adds	r1, #1
 800887a:	f7ff ff79 	bl	8008770 <_Balloc>
 800887e:	4680      	mov	r8, r0
 8008880:	b928      	cbnz	r0, 800888e <__multadd+0x5a>
 8008882:	4602      	mov	r2, r0
 8008884:	4b0c      	ldr	r3, [pc, #48]	@ (80088b8 <__multadd+0x84>)
 8008886:	480d      	ldr	r0, [pc, #52]	@ (80088bc <__multadd+0x88>)
 8008888:	21ba      	movs	r1, #186	@ 0xba
 800888a:	f000 fcb3 	bl	80091f4 <__assert_func>
 800888e:	6922      	ldr	r2, [r4, #16]
 8008890:	3202      	adds	r2, #2
 8008892:	f104 010c 	add.w	r1, r4, #12
 8008896:	0092      	lsls	r2, r2, #2
 8008898:	300c      	adds	r0, #12
 800889a:	f000 fc9d 	bl	80091d8 <memcpy>
 800889e:	4621      	mov	r1, r4
 80088a0:	4638      	mov	r0, r7
 80088a2:	f7ff ffa5 	bl	80087f0 <_Bfree>
 80088a6:	4644      	mov	r4, r8
 80088a8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80088ac:	3501      	adds	r5, #1
 80088ae:	615e      	str	r6, [r3, #20]
 80088b0:	6125      	str	r5, [r4, #16]
 80088b2:	4620      	mov	r0, r4
 80088b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b8:	0800a32c 	.word	0x0800a32c
 80088bc:	0800a34e 	.word	0x0800a34e

080088c0 <__hi0bits>:
 80088c0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80088c4:	4603      	mov	r3, r0
 80088c6:	bf36      	itet	cc
 80088c8:	0403      	lslcc	r3, r0, #16
 80088ca:	2000      	movcs	r0, #0
 80088cc:	2010      	movcc	r0, #16
 80088ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80088d2:	bf3c      	itt	cc
 80088d4:	021b      	lslcc	r3, r3, #8
 80088d6:	3008      	addcc	r0, #8
 80088d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80088dc:	bf3c      	itt	cc
 80088de:	011b      	lslcc	r3, r3, #4
 80088e0:	3004      	addcc	r0, #4
 80088e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80088e6:	bf3c      	itt	cc
 80088e8:	009b      	lslcc	r3, r3, #2
 80088ea:	3002      	addcc	r0, #2
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	db05      	blt.n	80088fc <__hi0bits+0x3c>
 80088f0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80088f4:	f100 0001 	add.w	r0, r0, #1
 80088f8:	bf08      	it	eq
 80088fa:	2020      	moveq	r0, #32
 80088fc:	4770      	bx	lr

080088fe <__lo0bits>:
 80088fe:	6803      	ldr	r3, [r0, #0]
 8008900:	4602      	mov	r2, r0
 8008902:	f013 0007 	ands.w	r0, r3, #7
 8008906:	d00b      	beq.n	8008920 <__lo0bits+0x22>
 8008908:	07d9      	lsls	r1, r3, #31
 800890a:	d421      	bmi.n	8008950 <__lo0bits+0x52>
 800890c:	0798      	lsls	r0, r3, #30
 800890e:	bf49      	itett	mi
 8008910:	085b      	lsrmi	r3, r3, #1
 8008912:	089b      	lsrpl	r3, r3, #2
 8008914:	2001      	movmi	r0, #1
 8008916:	6013      	strmi	r3, [r2, #0]
 8008918:	bf5c      	itt	pl
 800891a:	6013      	strpl	r3, [r2, #0]
 800891c:	2002      	movpl	r0, #2
 800891e:	4770      	bx	lr
 8008920:	b299      	uxth	r1, r3
 8008922:	b909      	cbnz	r1, 8008928 <__lo0bits+0x2a>
 8008924:	0c1b      	lsrs	r3, r3, #16
 8008926:	2010      	movs	r0, #16
 8008928:	b2d9      	uxtb	r1, r3
 800892a:	b909      	cbnz	r1, 8008930 <__lo0bits+0x32>
 800892c:	3008      	adds	r0, #8
 800892e:	0a1b      	lsrs	r3, r3, #8
 8008930:	0719      	lsls	r1, r3, #28
 8008932:	bf04      	itt	eq
 8008934:	091b      	lsreq	r3, r3, #4
 8008936:	3004      	addeq	r0, #4
 8008938:	0799      	lsls	r1, r3, #30
 800893a:	bf04      	itt	eq
 800893c:	089b      	lsreq	r3, r3, #2
 800893e:	3002      	addeq	r0, #2
 8008940:	07d9      	lsls	r1, r3, #31
 8008942:	d403      	bmi.n	800894c <__lo0bits+0x4e>
 8008944:	085b      	lsrs	r3, r3, #1
 8008946:	f100 0001 	add.w	r0, r0, #1
 800894a:	d003      	beq.n	8008954 <__lo0bits+0x56>
 800894c:	6013      	str	r3, [r2, #0]
 800894e:	4770      	bx	lr
 8008950:	2000      	movs	r0, #0
 8008952:	4770      	bx	lr
 8008954:	2020      	movs	r0, #32
 8008956:	4770      	bx	lr

08008958 <__i2b>:
 8008958:	b510      	push	{r4, lr}
 800895a:	460c      	mov	r4, r1
 800895c:	2101      	movs	r1, #1
 800895e:	f7ff ff07 	bl	8008770 <_Balloc>
 8008962:	4602      	mov	r2, r0
 8008964:	b928      	cbnz	r0, 8008972 <__i2b+0x1a>
 8008966:	4b05      	ldr	r3, [pc, #20]	@ (800897c <__i2b+0x24>)
 8008968:	4805      	ldr	r0, [pc, #20]	@ (8008980 <__i2b+0x28>)
 800896a:	f240 1145 	movw	r1, #325	@ 0x145
 800896e:	f000 fc41 	bl	80091f4 <__assert_func>
 8008972:	2301      	movs	r3, #1
 8008974:	6144      	str	r4, [r0, #20]
 8008976:	6103      	str	r3, [r0, #16]
 8008978:	bd10      	pop	{r4, pc}
 800897a:	bf00      	nop
 800897c:	0800a32c 	.word	0x0800a32c
 8008980:	0800a34e 	.word	0x0800a34e

08008984 <__multiply>:
 8008984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008988:	4614      	mov	r4, r2
 800898a:	690a      	ldr	r2, [r1, #16]
 800898c:	6923      	ldr	r3, [r4, #16]
 800898e:	429a      	cmp	r2, r3
 8008990:	bfa8      	it	ge
 8008992:	4623      	movge	r3, r4
 8008994:	460f      	mov	r7, r1
 8008996:	bfa4      	itt	ge
 8008998:	460c      	movge	r4, r1
 800899a:	461f      	movge	r7, r3
 800899c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80089a0:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80089a4:	68a3      	ldr	r3, [r4, #8]
 80089a6:	6861      	ldr	r1, [r4, #4]
 80089a8:	eb0a 0609 	add.w	r6, sl, r9
 80089ac:	42b3      	cmp	r3, r6
 80089ae:	b085      	sub	sp, #20
 80089b0:	bfb8      	it	lt
 80089b2:	3101      	addlt	r1, #1
 80089b4:	f7ff fedc 	bl	8008770 <_Balloc>
 80089b8:	b930      	cbnz	r0, 80089c8 <__multiply+0x44>
 80089ba:	4602      	mov	r2, r0
 80089bc:	4b44      	ldr	r3, [pc, #272]	@ (8008ad0 <__multiply+0x14c>)
 80089be:	4845      	ldr	r0, [pc, #276]	@ (8008ad4 <__multiply+0x150>)
 80089c0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80089c4:	f000 fc16 	bl	80091f4 <__assert_func>
 80089c8:	f100 0514 	add.w	r5, r0, #20
 80089cc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80089d0:	462b      	mov	r3, r5
 80089d2:	2200      	movs	r2, #0
 80089d4:	4543      	cmp	r3, r8
 80089d6:	d321      	bcc.n	8008a1c <__multiply+0x98>
 80089d8:	f107 0114 	add.w	r1, r7, #20
 80089dc:	f104 0214 	add.w	r2, r4, #20
 80089e0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80089e4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80089e8:	9302      	str	r3, [sp, #8]
 80089ea:	1b13      	subs	r3, r2, r4
 80089ec:	3b15      	subs	r3, #21
 80089ee:	f023 0303 	bic.w	r3, r3, #3
 80089f2:	3304      	adds	r3, #4
 80089f4:	f104 0715 	add.w	r7, r4, #21
 80089f8:	42ba      	cmp	r2, r7
 80089fa:	bf38      	it	cc
 80089fc:	2304      	movcc	r3, #4
 80089fe:	9301      	str	r3, [sp, #4]
 8008a00:	9b02      	ldr	r3, [sp, #8]
 8008a02:	9103      	str	r1, [sp, #12]
 8008a04:	428b      	cmp	r3, r1
 8008a06:	d80c      	bhi.n	8008a22 <__multiply+0x9e>
 8008a08:	2e00      	cmp	r6, #0
 8008a0a:	dd03      	ble.n	8008a14 <__multiply+0x90>
 8008a0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d05b      	beq.n	8008acc <__multiply+0x148>
 8008a14:	6106      	str	r6, [r0, #16]
 8008a16:	b005      	add	sp, #20
 8008a18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1c:	f843 2b04 	str.w	r2, [r3], #4
 8008a20:	e7d8      	b.n	80089d4 <__multiply+0x50>
 8008a22:	f8b1 a000 	ldrh.w	sl, [r1]
 8008a26:	f1ba 0f00 	cmp.w	sl, #0
 8008a2a:	d024      	beq.n	8008a76 <__multiply+0xf2>
 8008a2c:	f104 0e14 	add.w	lr, r4, #20
 8008a30:	46a9      	mov	r9, r5
 8008a32:	f04f 0c00 	mov.w	ip, #0
 8008a36:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008a3a:	f8d9 3000 	ldr.w	r3, [r9]
 8008a3e:	fa1f fb87 	uxth.w	fp, r7
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	fb0a 330b 	mla	r3, sl, fp, r3
 8008a48:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8008a4c:	f8d9 7000 	ldr.w	r7, [r9]
 8008a50:	4463      	add	r3, ip
 8008a52:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a56:	fb0a c70b 	mla	r7, sl, fp, ip
 8008a5a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008a5e:	b29b      	uxth	r3, r3
 8008a60:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a64:	4572      	cmp	r2, lr
 8008a66:	f849 3b04 	str.w	r3, [r9], #4
 8008a6a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a6e:	d8e2      	bhi.n	8008a36 <__multiply+0xb2>
 8008a70:	9b01      	ldr	r3, [sp, #4]
 8008a72:	f845 c003 	str.w	ip, [r5, r3]
 8008a76:	9b03      	ldr	r3, [sp, #12]
 8008a78:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a7c:	3104      	adds	r1, #4
 8008a7e:	f1b9 0f00 	cmp.w	r9, #0
 8008a82:	d021      	beq.n	8008ac8 <__multiply+0x144>
 8008a84:	682b      	ldr	r3, [r5, #0]
 8008a86:	f104 0c14 	add.w	ip, r4, #20
 8008a8a:	46ae      	mov	lr, r5
 8008a8c:	f04f 0a00 	mov.w	sl, #0
 8008a90:	f8bc b000 	ldrh.w	fp, [ip]
 8008a94:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008a98:	fb09 770b 	mla	r7, r9, fp, r7
 8008a9c:	4457      	add	r7, sl
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008aa4:	f84e 3b04 	str.w	r3, [lr], #4
 8008aa8:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008aac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ab0:	f8be 3000 	ldrh.w	r3, [lr]
 8008ab4:	fb09 330a 	mla	r3, r9, sl, r3
 8008ab8:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008abc:	4562      	cmp	r2, ip
 8008abe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008ac2:	d8e5      	bhi.n	8008a90 <__multiply+0x10c>
 8008ac4:	9f01      	ldr	r7, [sp, #4]
 8008ac6:	51eb      	str	r3, [r5, r7]
 8008ac8:	3504      	adds	r5, #4
 8008aca:	e799      	b.n	8008a00 <__multiply+0x7c>
 8008acc:	3e01      	subs	r6, #1
 8008ace:	e79b      	b.n	8008a08 <__multiply+0x84>
 8008ad0:	0800a32c 	.word	0x0800a32c
 8008ad4:	0800a34e 	.word	0x0800a34e

08008ad8 <__pow5mult>:
 8008ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008adc:	4615      	mov	r5, r2
 8008ade:	f012 0203 	ands.w	r2, r2, #3
 8008ae2:	4607      	mov	r7, r0
 8008ae4:	460e      	mov	r6, r1
 8008ae6:	d007      	beq.n	8008af8 <__pow5mult+0x20>
 8008ae8:	4c25      	ldr	r4, [pc, #148]	@ (8008b80 <__pow5mult+0xa8>)
 8008aea:	3a01      	subs	r2, #1
 8008aec:	2300      	movs	r3, #0
 8008aee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008af2:	f7ff fe9f 	bl	8008834 <__multadd>
 8008af6:	4606      	mov	r6, r0
 8008af8:	10ad      	asrs	r5, r5, #2
 8008afa:	d03d      	beq.n	8008b78 <__pow5mult+0xa0>
 8008afc:	69fc      	ldr	r4, [r7, #28]
 8008afe:	b97c      	cbnz	r4, 8008b20 <__pow5mult+0x48>
 8008b00:	2010      	movs	r0, #16
 8008b02:	f7ff fcd3 	bl	80084ac <malloc>
 8008b06:	4602      	mov	r2, r0
 8008b08:	61f8      	str	r0, [r7, #28]
 8008b0a:	b928      	cbnz	r0, 8008b18 <__pow5mult+0x40>
 8008b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008b84 <__pow5mult+0xac>)
 8008b0e:	481e      	ldr	r0, [pc, #120]	@ (8008b88 <__pow5mult+0xb0>)
 8008b10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008b14:	f000 fb6e 	bl	80091f4 <__assert_func>
 8008b18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008b1c:	6004      	str	r4, [r0, #0]
 8008b1e:	60c4      	str	r4, [r0, #12]
 8008b20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008b24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008b28:	b94c      	cbnz	r4, 8008b3e <__pow5mult+0x66>
 8008b2a:	f240 2171 	movw	r1, #625	@ 0x271
 8008b2e:	4638      	mov	r0, r7
 8008b30:	f7ff ff12 	bl	8008958 <__i2b>
 8008b34:	2300      	movs	r3, #0
 8008b36:	f8c8 0008 	str.w	r0, [r8, #8]
 8008b3a:	4604      	mov	r4, r0
 8008b3c:	6003      	str	r3, [r0, #0]
 8008b3e:	f04f 0900 	mov.w	r9, #0
 8008b42:	07eb      	lsls	r3, r5, #31
 8008b44:	d50a      	bpl.n	8008b5c <__pow5mult+0x84>
 8008b46:	4631      	mov	r1, r6
 8008b48:	4622      	mov	r2, r4
 8008b4a:	4638      	mov	r0, r7
 8008b4c:	f7ff ff1a 	bl	8008984 <__multiply>
 8008b50:	4631      	mov	r1, r6
 8008b52:	4680      	mov	r8, r0
 8008b54:	4638      	mov	r0, r7
 8008b56:	f7ff fe4b 	bl	80087f0 <_Bfree>
 8008b5a:	4646      	mov	r6, r8
 8008b5c:	106d      	asrs	r5, r5, #1
 8008b5e:	d00b      	beq.n	8008b78 <__pow5mult+0xa0>
 8008b60:	6820      	ldr	r0, [r4, #0]
 8008b62:	b938      	cbnz	r0, 8008b74 <__pow5mult+0x9c>
 8008b64:	4622      	mov	r2, r4
 8008b66:	4621      	mov	r1, r4
 8008b68:	4638      	mov	r0, r7
 8008b6a:	f7ff ff0b 	bl	8008984 <__multiply>
 8008b6e:	6020      	str	r0, [r4, #0]
 8008b70:	f8c0 9000 	str.w	r9, [r0]
 8008b74:	4604      	mov	r4, r0
 8008b76:	e7e4      	b.n	8008b42 <__pow5mult+0x6a>
 8008b78:	4630      	mov	r0, r6
 8008b7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b7e:	bf00      	nop
 8008b80:	0800a3a8 	.word	0x0800a3a8
 8008b84:	0800a2bd 	.word	0x0800a2bd
 8008b88:	0800a34e 	.word	0x0800a34e

08008b8c <__lshift>:
 8008b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b90:	460c      	mov	r4, r1
 8008b92:	6849      	ldr	r1, [r1, #4]
 8008b94:	6923      	ldr	r3, [r4, #16]
 8008b96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b9a:	68a3      	ldr	r3, [r4, #8]
 8008b9c:	4607      	mov	r7, r0
 8008b9e:	4691      	mov	r9, r2
 8008ba0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ba4:	f108 0601 	add.w	r6, r8, #1
 8008ba8:	42b3      	cmp	r3, r6
 8008baa:	db0b      	blt.n	8008bc4 <__lshift+0x38>
 8008bac:	4638      	mov	r0, r7
 8008bae:	f7ff fddf 	bl	8008770 <_Balloc>
 8008bb2:	4605      	mov	r5, r0
 8008bb4:	b948      	cbnz	r0, 8008bca <__lshift+0x3e>
 8008bb6:	4602      	mov	r2, r0
 8008bb8:	4b28      	ldr	r3, [pc, #160]	@ (8008c5c <__lshift+0xd0>)
 8008bba:	4829      	ldr	r0, [pc, #164]	@ (8008c60 <__lshift+0xd4>)
 8008bbc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008bc0:	f000 fb18 	bl	80091f4 <__assert_func>
 8008bc4:	3101      	adds	r1, #1
 8008bc6:	005b      	lsls	r3, r3, #1
 8008bc8:	e7ee      	b.n	8008ba8 <__lshift+0x1c>
 8008bca:	2300      	movs	r3, #0
 8008bcc:	f100 0114 	add.w	r1, r0, #20
 8008bd0:	f100 0210 	add.w	r2, r0, #16
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	4553      	cmp	r3, sl
 8008bd8:	db33      	blt.n	8008c42 <__lshift+0xb6>
 8008bda:	6920      	ldr	r0, [r4, #16]
 8008bdc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008be0:	f104 0314 	add.w	r3, r4, #20
 8008be4:	f019 091f 	ands.w	r9, r9, #31
 8008be8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008bec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008bf0:	d02b      	beq.n	8008c4a <__lshift+0xbe>
 8008bf2:	f1c9 0e20 	rsb	lr, r9, #32
 8008bf6:	468a      	mov	sl, r1
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	6818      	ldr	r0, [r3, #0]
 8008bfc:	fa00 f009 	lsl.w	r0, r0, r9
 8008c00:	4310      	orrs	r0, r2
 8008c02:	f84a 0b04 	str.w	r0, [sl], #4
 8008c06:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c0a:	459c      	cmp	ip, r3
 8008c0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008c10:	d8f3      	bhi.n	8008bfa <__lshift+0x6e>
 8008c12:	ebac 0304 	sub.w	r3, ip, r4
 8008c16:	3b15      	subs	r3, #21
 8008c18:	f023 0303 	bic.w	r3, r3, #3
 8008c1c:	3304      	adds	r3, #4
 8008c1e:	f104 0015 	add.w	r0, r4, #21
 8008c22:	4584      	cmp	ip, r0
 8008c24:	bf38      	it	cc
 8008c26:	2304      	movcc	r3, #4
 8008c28:	50ca      	str	r2, [r1, r3]
 8008c2a:	b10a      	cbz	r2, 8008c30 <__lshift+0xa4>
 8008c2c:	f108 0602 	add.w	r6, r8, #2
 8008c30:	3e01      	subs	r6, #1
 8008c32:	4638      	mov	r0, r7
 8008c34:	612e      	str	r6, [r5, #16]
 8008c36:	4621      	mov	r1, r4
 8008c38:	f7ff fdda 	bl	80087f0 <_Bfree>
 8008c3c:	4628      	mov	r0, r5
 8008c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c42:	f842 0f04 	str.w	r0, [r2, #4]!
 8008c46:	3301      	adds	r3, #1
 8008c48:	e7c5      	b.n	8008bd6 <__lshift+0x4a>
 8008c4a:	3904      	subs	r1, #4
 8008c4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c50:	f841 2f04 	str.w	r2, [r1, #4]!
 8008c54:	459c      	cmp	ip, r3
 8008c56:	d8f9      	bhi.n	8008c4c <__lshift+0xc0>
 8008c58:	e7ea      	b.n	8008c30 <__lshift+0xa4>
 8008c5a:	bf00      	nop
 8008c5c:	0800a32c 	.word	0x0800a32c
 8008c60:	0800a34e 	.word	0x0800a34e

08008c64 <__mcmp>:
 8008c64:	690a      	ldr	r2, [r1, #16]
 8008c66:	4603      	mov	r3, r0
 8008c68:	6900      	ldr	r0, [r0, #16]
 8008c6a:	1a80      	subs	r0, r0, r2
 8008c6c:	b530      	push	{r4, r5, lr}
 8008c6e:	d10e      	bne.n	8008c8e <__mcmp+0x2a>
 8008c70:	3314      	adds	r3, #20
 8008c72:	3114      	adds	r1, #20
 8008c74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c84:	4295      	cmp	r5, r2
 8008c86:	d003      	beq.n	8008c90 <__mcmp+0x2c>
 8008c88:	d205      	bcs.n	8008c96 <__mcmp+0x32>
 8008c8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c8e:	bd30      	pop	{r4, r5, pc}
 8008c90:	42a3      	cmp	r3, r4
 8008c92:	d3f3      	bcc.n	8008c7c <__mcmp+0x18>
 8008c94:	e7fb      	b.n	8008c8e <__mcmp+0x2a>
 8008c96:	2001      	movs	r0, #1
 8008c98:	e7f9      	b.n	8008c8e <__mcmp+0x2a>
	...

08008c9c <__mdiff>:
 8008c9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca0:	4689      	mov	r9, r1
 8008ca2:	4606      	mov	r6, r0
 8008ca4:	4611      	mov	r1, r2
 8008ca6:	4648      	mov	r0, r9
 8008ca8:	4614      	mov	r4, r2
 8008caa:	f7ff ffdb 	bl	8008c64 <__mcmp>
 8008cae:	1e05      	subs	r5, r0, #0
 8008cb0:	d112      	bne.n	8008cd8 <__mdiff+0x3c>
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f7ff fd5b 	bl	8008770 <_Balloc>
 8008cba:	4602      	mov	r2, r0
 8008cbc:	b928      	cbnz	r0, 8008cca <__mdiff+0x2e>
 8008cbe:	4b3f      	ldr	r3, [pc, #252]	@ (8008dbc <__mdiff+0x120>)
 8008cc0:	f240 2137 	movw	r1, #567	@ 0x237
 8008cc4:	483e      	ldr	r0, [pc, #248]	@ (8008dc0 <__mdiff+0x124>)
 8008cc6:	f000 fa95 	bl	80091f4 <__assert_func>
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008cd0:	4610      	mov	r0, r2
 8008cd2:	b003      	add	sp, #12
 8008cd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd8:	bfbc      	itt	lt
 8008cda:	464b      	movlt	r3, r9
 8008cdc:	46a1      	movlt	r9, r4
 8008cde:	4630      	mov	r0, r6
 8008ce0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ce4:	bfba      	itte	lt
 8008ce6:	461c      	movlt	r4, r3
 8008ce8:	2501      	movlt	r5, #1
 8008cea:	2500      	movge	r5, #0
 8008cec:	f7ff fd40 	bl	8008770 <_Balloc>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	b918      	cbnz	r0, 8008cfc <__mdiff+0x60>
 8008cf4:	4b31      	ldr	r3, [pc, #196]	@ (8008dbc <__mdiff+0x120>)
 8008cf6:	f240 2145 	movw	r1, #581	@ 0x245
 8008cfa:	e7e3      	b.n	8008cc4 <__mdiff+0x28>
 8008cfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008d00:	6926      	ldr	r6, [r4, #16]
 8008d02:	60c5      	str	r5, [r0, #12]
 8008d04:	f109 0310 	add.w	r3, r9, #16
 8008d08:	f109 0514 	add.w	r5, r9, #20
 8008d0c:	f104 0e14 	add.w	lr, r4, #20
 8008d10:	f100 0b14 	add.w	fp, r0, #20
 8008d14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008d18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008d1c:	9301      	str	r3, [sp, #4]
 8008d1e:	46d9      	mov	r9, fp
 8008d20:	f04f 0c00 	mov.w	ip, #0
 8008d24:	9b01      	ldr	r3, [sp, #4]
 8008d26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008d2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008d2e:	9301      	str	r3, [sp, #4]
 8008d30:	fa1f f38a 	uxth.w	r3, sl
 8008d34:	4619      	mov	r1, r3
 8008d36:	b283      	uxth	r3, r0
 8008d38:	1acb      	subs	r3, r1, r3
 8008d3a:	0c00      	lsrs	r0, r0, #16
 8008d3c:	4463      	add	r3, ip
 8008d3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008d42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008d46:	b29b      	uxth	r3, r3
 8008d48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008d4c:	4576      	cmp	r6, lr
 8008d4e:	f849 3b04 	str.w	r3, [r9], #4
 8008d52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d56:	d8e5      	bhi.n	8008d24 <__mdiff+0x88>
 8008d58:	1b33      	subs	r3, r6, r4
 8008d5a:	3b15      	subs	r3, #21
 8008d5c:	f023 0303 	bic.w	r3, r3, #3
 8008d60:	3415      	adds	r4, #21
 8008d62:	3304      	adds	r3, #4
 8008d64:	42a6      	cmp	r6, r4
 8008d66:	bf38      	it	cc
 8008d68:	2304      	movcc	r3, #4
 8008d6a:	441d      	add	r5, r3
 8008d6c:	445b      	add	r3, fp
 8008d6e:	461e      	mov	r6, r3
 8008d70:	462c      	mov	r4, r5
 8008d72:	4544      	cmp	r4, r8
 8008d74:	d30e      	bcc.n	8008d94 <__mdiff+0xf8>
 8008d76:	f108 0103 	add.w	r1, r8, #3
 8008d7a:	1b49      	subs	r1, r1, r5
 8008d7c:	f021 0103 	bic.w	r1, r1, #3
 8008d80:	3d03      	subs	r5, #3
 8008d82:	45a8      	cmp	r8, r5
 8008d84:	bf38      	it	cc
 8008d86:	2100      	movcc	r1, #0
 8008d88:	440b      	add	r3, r1
 8008d8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d8e:	b191      	cbz	r1, 8008db6 <__mdiff+0x11a>
 8008d90:	6117      	str	r7, [r2, #16]
 8008d92:	e79d      	b.n	8008cd0 <__mdiff+0x34>
 8008d94:	f854 1b04 	ldr.w	r1, [r4], #4
 8008d98:	46e6      	mov	lr, ip
 8008d9a:	0c08      	lsrs	r0, r1, #16
 8008d9c:	fa1c fc81 	uxtah	ip, ip, r1
 8008da0:	4471      	add	r1, lr
 8008da2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008da6:	b289      	uxth	r1, r1
 8008da8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008dac:	f846 1b04 	str.w	r1, [r6], #4
 8008db0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008db4:	e7dd      	b.n	8008d72 <__mdiff+0xd6>
 8008db6:	3f01      	subs	r7, #1
 8008db8:	e7e7      	b.n	8008d8a <__mdiff+0xee>
 8008dba:	bf00      	nop
 8008dbc:	0800a32c 	.word	0x0800a32c
 8008dc0:	0800a34e 	.word	0x0800a34e

08008dc4 <__d2b>:
 8008dc4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008dc8:	460f      	mov	r7, r1
 8008dca:	2101      	movs	r1, #1
 8008dcc:	ec59 8b10 	vmov	r8, r9, d0
 8008dd0:	4616      	mov	r6, r2
 8008dd2:	f7ff fccd 	bl	8008770 <_Balloc>
 8008dd6:	4604      	mov	r4, r0
 8008dd8:	b930      	cbnz	r0, 8008de8 <__d2b+0x24>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	4b23      	ldr	r3, [pc, #140]	@ (8008e6c <__d2b+0xa8>)
 8008dde:	4824      	ldr	r0, [pc, #144]	@ (8008e70 <__d2b+0xac>)
 8008de0:	f240 310f 	movw	r1, #783	@ 0x30f
 8008de4:	f000 fa06 	bl	80091f4 <__assert_func>
 8008de8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008dec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008df0:	b10d      	cbz	r5, 8008df6 <__d2b+0x32>
 8008df2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008df6:	9301      	str	r3, [sp, #4]
 8008df8:	f1b8 0300 	subs.w	r3, r8, #0
 8008dfc:	d023      	beq.n	8008e46 <__d2b+0x82>
 8008dfe:	4668      	mov	r0, sp
 8008e00:	9300      	str	r3, [sp, #0]
 8008e02:	f7ff fd7c 	bl	80088fe <__lo0bits>
 8008e06:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e0a:	b1d0      	cbz	r0, 8008e42 <__d2b+0x7e>
 8008e0c:	f1c0 0320 	rsb	r3, r0, #32
 8008e10:	fa02 f303 	lsl.w	r3, r2, r3
 8008e14:	430b      	orrs	r3, r1
 8008e16:	40c2      	lsrs	r2, r0
 8008e18:	6163      	str	r3, [r4, #20]
 8008e1a:	9201      	str	r2, [sp, #4]
 8008e1c:	9b01      	ldr	r3, [sp, #4]
 8008e1e:	61a3      	str	r3, [r4, #24]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	bf0c      	ite	eq
 8008e24:	2201      	moveq	r2, #1
 8008e26:	2202      	movne	r2, #2
 8008e28:	6122      	str	r2, [r4, #16]
 8008e2a:	b1a5      	cbz	r5, 8008e56 <__d2b+0x92>
 8008e2c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008e30:	4405      	add	r5, r0
 8008e32:	603d      	str	r5, [r7, #0]
 8008e34:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008e38:	6030      	str	r0, [r6, #0]
 8008e3a:	4620      	mov	r0, r4
 8008e3c:	b003      	add	sp, #12
 8008e3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e42:	6161      	str	r1, [r4, #20]
 8008e44:	e7ea      	b.n	8008e1c <__d2b+0x58>
 8008e46:	a801      	add	r0, sp, #4
 8008e48:	f7ff fd59 	bl	80088fe <__lo0bits>
 8008e4c:	9b01      	ldr	r3, [sp, #4]
 8008e4e:	6163      	str	r3, [r4, #20]
 8008e50:	3020      	adds	r0, #32
 8008e52:	2201      	movs	r2, #1
 8008e54:	e7e8      	b.n	8008e28 <__d2b+0x64>
 8008e56:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008e5a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e5e:	6038      	str	r0, [r7, #0]
 8008e60:	6918      	ldr	r0, [r3, #16]
 8008e62:	f7ff fd2d 	bl	80088c0 <__hi0bits>
 8008e66:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e6a:	e7e5      	b.n	8008e38 <__d2b+0x74>
 8008e6c:	0800a32c 	.word	0x0800a32c
 8008e70:	0800a34e 	.word	0x0800a34e

08008e74 <__sread>:
 8008e74:	b510      	push	{r4, lr}
 8008e76:	460c      	mov	r4, r1
 8008e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7c:	f000 f978 	bl	8009170 <_read_r>
 8008e80:	2800      	cmp	r0, #0
 8008e82:	bfab      	itete	ge
 8008e84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e86:	89a3      	ldrhlt	r3, [r4, #12]
 8008e88:	181b      	addge	r3, r3, r0
 8008e8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e8e:	bfac      	ite	ge
 8008e90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e92:	81a3      	strhlt	r3, [r4, #12]
 8008e94:	bd10      	pop	{r4, pc}

08008e96 <__swrite>:
 8008e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e9a:	461f      	mov	r7, r3
 8008e9c:	898b      	ldrh	r3, [r1, #12]
 8008e9e:	05db      	lsls	r3, r3, #23
 8008ea0:	4605      	mov	r5, r0
 8008ea2:	460c      	mov	r4, r1
 8008ea4:	4616      	mov	r6, r2
 8008ea6:	d505      	bpl.n	8008eb4 <__swrite+0x1e>
 8008ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eac:	2302      	movs	r3, #2
 8008eae:	2200      	movs	r2, #0
 8008eb0:	f000 f94c 	bl	800914c <_lseek_r>
 8008eb4:	89a3      	ldrh	r3, [r4, #12]
 8008eb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008eba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ebe:	81a3      	strh	r3, [r4, #12]
 8008ec0:	4632      	mov	r2, r6
 8008ec2:	463b      	mov	r3, r7
 8008ec4:	4628      	mov	r0, r5
 8008ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eca:	f000 b973 	b.w	80091b4 <_write_r>

08008ece <__sseek>:
 8008ece:	b510      	push	{r4, lr}
 8008ed0:	460c      	mov	r4, r1
 8008ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed6:	f000 f939 	bl	800914c <_lseek_r>
 8008eda:	1c43      	adds	r3, r0, #1
 8008edc:	89a3      	ldrh	r3, [r4, #12]
 8008ede:	bf15      	itete	ne
 8008ee0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008ee2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008ee6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008eea:	81a3      	strheq	r3, [r4, #12]
 8008eec:	bf18      	it	ne
 8008eee:	81a3      	strhne	r3, [r4, #12]
 8008ef0:	bd10      	pop	{r4, pc}

08008ef2 <__sclose>:
 8008ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ef6:	f000 b8f7 	b.w	80090e8 <_close_r>

08008efa <__swbuf_r>:
 8008efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008efc:	460e      	mov	r6, r1
 8008efe:	4614      	mov	r4, r2
 8008f00:	4605      	mov	r5, r0
 8008f02:	b118      	cbz	r0, 8008f0c <__swbuf_r+0x12>
 8008f04:	6a03      	ldr	r3, [r0, #32]
 8008f06:	b90b      	cbnz	r3, 8008f0c <__swbuf_r+0x12>
 8008f08:	f7fe fa60 	bl	80073cc <__sinit>
 8008f0c:	69a3      	ldr	r3, [r4, #24]
 8008f0e:	60a3      	str	r3, [r4, #8]
 8008f10:	89a3      	ldrh	r3, [r4, #12]
 8008f12:	071a      	lsls	r2, r3, #28
 8008f14:	d501      	bpl.n	8008f1a <__swbuf_r+0x20>
 8008f16:	6923      	ldr	r3, [r4, #16]
 8008f18:	b943      	cbnz	r3, 8008f2c <__swbuf_r+0x32>
 8008f1a:	4621      	mov	r1, r4
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	f000 f82b 	bl	8008f78 <__swsetup_r>
 8008f22:	b118      	cbz	r0, 8008f2c <__swbuf_r+0x32>
 8008f24:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8008f28:	4638      	mov	r0, r7
 8008f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008f2c:	6823      	ldr	r3, [r4, #0]
 8008f2e:	6922      	ldr	r2, [r4, #16]
 8008f30:	1a98      	subs	r0, r3, r2
 8008f32:	6963      	ldr	r3, [r4, #20]
 8008f34:	b2f6      	uxtb	r6, r6
 8008f36:	4283      	cmp	r3, r0
 8008f38:	4637      	mov	r7, r6
 8008f3a:	dc05      	bgt.n	8008f48 <__swbuf_r+0x4e>
 8008f3c:	4621      	mov	r1, r4
 8008f3e:	4628      	mov	r0, r5
 8008f40:	f7ff fbe2 	bl	8008708 <_fflush_r>
 8008f44:	2800      	cmp	r0, #0
 8008f46:	d1ed      	bne.n	8008f24 <__swbuf_r+0x2a>
 8008f48:	68a3      	ldr	r3, [r4, #8]
 8008f4a:	3b01      	subs	r3, #1
 8008f4c:	60a3      	str	r3, [r4, #8]
 8008f4e:	6823      	ldr	r3, [r4, #0]
 8008f50:	1c5a      	adds	r2, r3, #1
 8008f52:	6022      	str	r2, [r4, #0]
 8008f54:	701e      	strb	r6, [r3, #0]
 8008f56:	6962      	ldr	r2, [r4, #20]
 8008f58:	1c43      	adds	r3, r0, #1
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d004      	beq.n	8008f68 <__swbuf_r+0x6e>
 8008f5e:	89a3      	ldrh	r3, [r4, #12]
 8008f60:	07db      	lsls	r3, r3, #31
 8008f62:	d5e1      	bpl.n	8008f28 <__swbuf_r+0x2e>
 8008f64:	2e0a      	cmp	r6, #10
 8008f66:	d1df      	bne.n	8008f28 <__swbuf_r+0x2e>
 8008f68:	4621      	mov	r1, r4
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	f7ff fbcc 	bl	8008708 <_fflush_r>
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d0d9      	beq.n	8008f28 <__swbuf_r+0x2e>
 8008f74:	e7d6      	b.n	8008f24 <__swbuf_r+0x2a>
	...

08008f78 <__swsetup_r>:
 8008f78:	b538      	push	{r3, r4, r5, lr}
 8008f7a:	4b29      	ldr	r3, [pc, #164]	@ (8009020 <__swsetup_r+0xa8>)
 8008f7c:	4605      	mov	r5, r0
 8008f7e:	6818      	ldr	r0, [r3, #0]
 8008f80:	460c      	mov	r4, r1
 8008f82:	b118      	cbz	r0, 8008f8c <__swsetup_r+0x14>
 8008f84:	6a03      	ldr	r3, [r0, #32]
 8008f86:	b90b      	cbnz	r3, 8008f8c <__swsetup_r+0x14>
 8008f88:	f7fe fa20 	bl	80073cc <__sinit>
 8008f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f90:	0719      	lsls	r1, r3, #28
 8008f92:	d422      	bmi.n	8008fda <__swsetup_r+0x62>
 8008f94:	06da      	lsls	r2, r3, #27
 8008f96:	d407      	bmi.n	8008fa8 <__swsetup_r+0x30>
 8008f98:	2209      	movs	r2, #9
 8008f9a:	602a      	str	r2, [r5, #0]
 8008f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008fa0:	81a3      	strh	r3, [r4, #12]
 8008fa2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008fa6:	e033      	b.n	8009010 <__swsetup_r+0x98>
 8008fa8:	0758      	lsls	r0, r3, #29
 8008faa:	d512      	bpl.n	8008fd2 <__swsetup_r+0x5a>
 8008fac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008fae:	b141      	cbz	r1, 8008fc2 <__swsetup_r+0x4a>
 8008fb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008fb4:	4299      	cmp	r1, r3
 8008fb6:	d002      	beq.n	8008fbe <__swsetup_r+0x46>
 8008fb8:	4628      	mov	r0, r5
 8008fba:	f000 f94d 	bl	8009258 <_free_r>
 8008fbe:	2300      	movs	r3, #0
 8008fc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8008fc2:	89a3      	ldrh	r3, [r4, #12]
 8008fc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008fc8:	81a3      	strh	r3, [r4, #12]
 8008fca:	2300      	movs	r3, #0
 8008fcc:	6063      	str	r3, [r4, #4]
 8008fce:	6923      	ldr	r3, [r4, #16]
 8008fd0:	6023      	str	r3, [r4, #0]
 8008fd2:	89a3      	ldrh	r3, [r4, #12]
 8008fd4:	f043 0308 	orr.w	r3, r3, #8
 8008fd8:	81a3      	strh	r3, [r4, #12]
 8008fda:	6923      	ldr	r3, [r4, #16]
 8008fdc:	b94b      	cbnz	r3, 8008ff2 <__swsetup_r+0x7a>
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008fe8:	d003      	beq.n	8008ff2 <__swsetup_r+0x7a>
 8008fea:	4621      	mov	r1, r4
 8008fec:	4628      	mov	r0, r5
 8008fee:	f000 f83f 	bl	8009070 <__smakebuf_r>
 8008ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ff6:	f013 0201 	ands.w	r2, r3, #1
 8008ffa:	d00a      	beq.n	8009012 <__swsetup_r+0x9a>
 8008ffc:	2200      	movs	r2, #0
 8008ffe:	60a2      	str	r2, [r4, #8]
 8009000:	6962      	ldr	r2, [r4, #20]
 8009002:	4252      	negs	r2, r2
 8009004:	61a2      	str	r2, [r4, #24]
 8009006:	6922      	ldr	r2, [r4, #16]
 8009008:	b942      	cbnz	r2, 800901c <__swsetup_r+0xa4>
 800900a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800900e:	d1c5      	bne.n	8008f9c <__swsetup_r+0x24>
 8009010:	bd38      	pop	{r3, r4, r5, pc}
 8009012:	0799      	lsls	r1, r3, #30
 8009014:	bf58      	it	pl
 8009016:	6962      	ldrpl	r2, [r4, #20]
 8009018:	60a2      	str	r2, [r4, #8]
 800901a:	e7f4      	b.n	8009006 <__swsetup_r+0x8e>
 800901c:	2000      	movs	r0, #0
 800901e:	e7f7      	b.n	8009010 <__swsetup_r+0x98>
 8009020:	20000028 	.word	0x20000028

08009024 <__swhatbuf_r>:
 8009024:	b570      	push	{r4, r5, r6, lr}
 8009026:	460c      	mov	r4, r1
 8009028:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800902c:	2900      	cmp	r1, #0
 800902e:	b096      	sub	sp, #88	@ 0x58
 8009030:	4615      	mov	r5, r2
 8009032:	461e      	mov	r6, r3
 8009034:	da0d      	bge.n	8009052 <__swhatbuf_r+0x2e>
 8009036:	89a3      	ldrh	r3, [r4, #12]
 8009038:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800903c:	f04f 0100 	mov.w	r1, #0
 8009040:	bf14      	ite	ne
 8009042:	2340      	movne	r3, #64	@ 0x40
 8009044:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009048:	2000      	movs	r0, #0
 800904a:	6031      	str	r1, [r6, #0]
 800904c:	602b      	str	r3, [r5, #0]
 800904e:	b016      	add	sp, #88	@ 0x58
 8009050:	bd70      	pop	{r4, r5, r6, pc}
 8009052:	466a      	mov	r2, sp
 8009054:	f000 f858 	bl	8009108 <_fstat_r>
 8009058:	2800      	cmp	r0, #0
 800905a:	dbec      	blt.n	8009036 <__swhatbuf_r+0x12>
 800905c:	9901      	ldr	r1, [sp, #4]
 800905e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009062:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009066:	4259      	negs	r1, r3
 8009068:	4159      	adcs	r1, r3
 800906a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800906e:	e7eb      	b.n	8009048 <__swhatbuf_r+0x24>

08009070 <__smakebuf_r>:
 8009070:	898b      	ldrh	r3, [r1, #12]
 8009072:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009074:	079d      	lsls	r5, r3, #30
 8009076:	4606      	mov	r6, r0
 8009078:	460c      	mov	r4, r1
 800907a:	d507      	bpl.n	800908c <__smakebuf_r+0x1c>
 800907c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009080:	6023      	str	r3, [r4, #0]
 8009082:	6123      	str	r3, [r4, #16]
 8009084:	2301      	movs	r3, #1
 8009086:	6163      	str	r3, [r4, #20]
 8009088:	b003      	add	sp, #12
 800908a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800908c:	ab01      	add	r3, sp, #4
 800908e:	466a      	mov	r2, sp
 8009090:	f7ff ffc8 	bl	8009024 <__swhatbuf_r>
 8009094:	9f00      	ldr	r7, [sp, #0]
 8009096:	4605      	mov	r5, r0
 8009098:	4639      	mov	r1, r7
 800909a:	4630      	mov	r0, r6
 800909c:	f7ff fa30 	bl	8008500 <_malloc_r>
 80090a0:	b948      	cbnz	r0, 80090b6 <__smakebuf_r+0x46>
 80090a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80090a6:	059a      	lsls	r2, r3, #22
 80090a8:	d4ee      	bmi.n	8009088 <__smakebuf_r+0x18>
 80090aa:	f023 0303 	bic.w	r3, r3, #3
 80090ae:	f043 0302 	orr.w	r3, r3, #2
 80090b2:	81a3      	strh	r3, [r4, #12]
 80090b4:	e7e2      	b.n	800907c <__smakebuf_r+0xc>
 80090b6:	89a3      	ldrh	r3, [r4, #12]
 80090b8:	6020      	str	r0, [r4, #0]
 80090ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80090be:	81a3      	strh	r3, [r4, #12]
 80090c0:	9b01      	ldr	r3, [sp, #4]
 80090c2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80090c6:	b15b      	cbz	r3, 80090e0 <__smakebuf_r+0x70>
 80090c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80090cc:	4630      	mov	r0, r6
 80090ce:	f000 f82d 	bl	800912c <_isatty_r>
 80090d2:	b128      	cbz	r0, 80090e0 <__smakebuf_r+0x70>
 80090d4:	89a3      	ldrh	r3, [r4, #12]
 80090d6:	f023 0303 	bic.w	r3, r3, #3
 80090da:	f043 0301 	orr.w	r3, r3, #1
 80090de:	81a3      	strh	r3, [r4, #12]
 80090e0:	89a3      	ldrh	r3, [r4, #12]
 80090e2:	431d      	orrs	r5, r3
 80090e4:	81a5      	strh	r5, [r4, #12]
 80090e6:	e7cf      	b.n	8009088 <__smakebuf_r+0x18>

080090e8 <_close_r>:
 80090e8:	b538      	push	{r3, r4, r5, lr}
 80090ea:	4d06      	ldr	r5, [pc, #24]	@ (8009104 <_close_r+0x1c>)
 80090ec:	2300      	movs	r3, #0
 80090ee:	4604      	mov	r4, r0
 80090f0:	4608      	mov	r0, r1
 80090f2:	602b      	str	r3, [r5, #0]
 80090f4:	f7f9 f992 	bl	800241c <_close>
 80090f8:	1c43      	adds	r3, r0, #1
 80090fa:	d102      	bne.n	8009102 <_close_r+0x1a>
 80090fc:	682b      	ldr	r3, [r5, #0]
 80090fe:	b103      	cbz	r3, 8009102 <_close_r+0x1a>
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	bd38      	pop	{r3, r4, r5, pc}
 8009104:	200024d4 	.word	0x200024d4

08009108 <_fstat_r>:
 8009108:	b538      	push	{r3, r4, r5, lr}
 800910a:	4d07      	ldr	r5, [pc, #28]	@ (8009128 <_fstat_r+0x20>)
 800910c:	2300      	movs	r3, #0
 800910e:	4604      	mov	r4, r0
 8009110:	4608      	mov	r0, r1
 8009112:	4611      	mov	r1, r2
 8009114:	602b      	str	r3, [r5, #0]
 8009116:	f7f9 f98d 	bl	8002434 <_fstat>
 800911a:	1c43      	adds	r3, r0, #1
 800911c:	d102      	bne.n	8009124 <_fstat_r+0x1c>
 800911e:	682b      	ldr	r3, [r5, #0]
 8009120:	b103      	cbz	r3, 8009124 <_fstat_r+0x1c>
 8009122:	6023      	str	r3, [r4, #0]
 8009124:	bd38      	pop	{r3, r4, r5, pc}
 8009126:	bf00      	nop
 8009128:	200024d4 	.word	0x200024d4

0800912c <_isatty_r>:
 800912c:	b538      	push	{r3, r4, r5, lr}
 800912e:	4d06      	ldr	r5, [pc, #24]	@ (8009148 <_isatty_r+0x1c>)
 8009130:	2300      	movs	r3, #0
 8009132:	4604      	mov	r4, r0
 8009134:	4608      	mov	r0, r1
 8009136:	602b      	str	r3, [r5, #0]
 8009138:	f7f9 f98c 	bl	8002454 <_isatty>
 800913c:	1c43      	adds	r3, r0, #1
 800913e:	d102      	bne.n	8009146 <_isatty_r+0x1a>
 8009140:	682b      	ldr	r3, [r5, #0]
 8009142:	b103      	cbz	r3, 8009146 <_isatty_r+0x1a>
 8009144:	6023      	str	r3, [r4, #0]
 8009146:	bd38      	pop	{r3, r4, r5, pc}
 8009148:	200024d4 	.word	0x200024d4

0800914c <_lseek_r>:
 800914c:	b538      	push	{r3, r4, r5, lr}
 800914e:	4d07      	ldr	r5, [pc, #28]	@ (800916c <_lseek_r+0x20>)
 8009150:	4604      	mov	r4, r0
 8009152:	4608      	mov	r0, r1
 8009154:	4611      	mov	r1, r2
 8009156:	2200      	movs	r2, #0
 8009158:	602a      	str	r2, [r5, #0]
 800915a:	461a      	mov	r2, r3
 800915c:	f7f9 f985 	bl	800246a <_lseek>
 8009160:	1c43      	adds	r3, r0, #1
 8009162:	d102      	bne.n	800916a <_lseek_r+0x1e>
 8009164:	682b      	ldr	r3, [r5, #0]
 8009166:	b103      	cbz	r3, 800916a <_lseek_r+0x1e>
 8009168:	6023      	str	r3, [r4, #0]
 800916a:	bd38      	pop	{r3, r4, r5, pc}
 800916c:	200024d4 	.word	0x200024d4

08009170 <_read_r>:
 8009170:	b538      	push	{r3, r4, r5, lr}
 8009172:	4d07      	ldr	r5, [pc, #28]	@ (8009190 <_read_r+0x20>)
 8009174:	4604      	mov	r4, r0
 8009176:	4608      	mov	r0, r1
 8009178:	4611      	mov	r1, r2
 800917a:	2200      	movs	r2, #0
 800917c:	602a      	str	r2, [r5, #0]
 800917e:	461a      	mov	r2, r3
 8009180:	f7f9 f913 	bl	80023aa <_read>
 8009184:	1c43      	adds	r3, r0, #1
 8009186:	d102      	bne.n	800918e <_read_r+0x1e>
 8009188:	682b      	ldr	r3, [r5, #0]
 800918a:	b103      	cbz	r3, 800918e <_read_r+0x1e>
 800918c:	6023      	str	r3, [r4, #0]
 800918e:	bd38      	pop	{r3, r4, r5, pc}
 8009190:	200024d4 	.word	0x200024d4

08009194 <_sbrk_r>:
 8009194:	b538      	push	{r3, r4, r5, lr}
 8009196:	4d06      	ldr	r5, [pc, #24]	@ (80091b0 <_sbrk_r+0x1c>)
 8009198:	2300      	movs	r3, #0
 800919a:	4604      	mov	r4, r0
 800919c:	4608      	mov	r0, r1
 800919e:	602b      	str	r3, [r5, #0]
 80091a0:	f7f9 f970 	bl	8002484 <_sbrk>
 80091a4:	1c43      	adds	r3, r0, #1
 80091a6:	d102      	bne.n	80091ae <_sbrk_r+0x1a>
 80091a8:	682b      	ldr	r3, [r5, #0]
 80091aa:	b103      	cbz	r3, 80091ae <_sbrk_r+0x1a>
 80091ac:	6023      	str	r3, [r4, #0]
 80091ae:	bd38      	pop	{r3, r4, r5, pc}
 80091b0:	200024d4 	.word	0x200024d4

080091b4 <_write_r>:
 80091b4:	b538      	push	{r3, r4, r5, lr}
 80091b6:	4d07      	ldr	r5, [pc, #28]	@ (80091d4 <_write_r+0x20>)
 80091b8:	4604      	mov	r4, r0
 80091ba:	4608      	mov	r0, r1
 80091bc:	4611      	mov	r1, r2
 80091be:	2200      	movs	r2, #0
 80091c0:	602a      	str	r2, [r5, #0]
 80091c2:	461a      	mov	r2, r3
 80091c4:	f7f9 f90e 	bl	80023e4 <_write>
 80091c8:	1c43      	adds	r3, r0, #1
 80091ca:	d102      	bne.n	80091d2 <_write_r+0x1e>
 80091cc:	682b      	ldr	r3, [r5, #0]
 80091ce:	b103      	cbz	r3, 80091d2 <_write_r+0x1e>
 80091d0:	6023      	str	r3, [r4, #0]
 80091d2:	bd38      	pop	{r3, r4, r5, pc}
 80091d4:	200024d4 	.word	0x200024d4

080091d8 <memcpy>:
 80091d8:	440a      	add	r2, r1
 80091da:	4291      	cmp	r1, r2
 80091dc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80091e0:	d100      	bne.n	80091e4 <memcpy+0xc>
 80091e2:	4770      	bx	lr
 80091e4:	b510      	push	{r4, lr}
 80091e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091ee:	4291      	cmp	r1, r2
 80091f0:	d1f9      	bne.n	80091e6 <memcpy+0xe>
 80091f2:	bd10      	pop	{r4, pc}

080091f4 <__assert_func>:
 80091f4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80091f6:	4614      	mov	r4, r2
 80091f8:	461a      	mov	r2, r3
 80091fa:	4b09      	ldr	r3, [pc, #36]	@ (8009220 <__assert_func+0x2c>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	4605      	mov	r5, r0
 8009200:	68d8      	ldr	r0, [r3, #12]
 8009202:	b954      	cbnz	r4, 800921a <__assert_func+0x26>
 8009204:	4b07      	ldr	r3, [pc, #28]	@ (8009224 <__assert_func+0x30>)
 8009206:	461c      	mov	r4, r3
 8009208:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800920c:	9100      	str	r1, [sp, #0]
 800920e:	462b      	mov	r3, r5
 8009210:	4905      	ldr	r1, [pc, #20]	@ (8009228 <__assert_func+0x34>)
 8009212:	f000 f87d 	bl	8009310 <fiprintf>
 8009216:	f000 f89a 	bl	800934e <abort>
 800921a:	4b04      	ldr	r3, [pc, #16]	@ (800922c <__assert_func+0x38>)
 800921c:	e7f4      	b.n	8009208 <__assert_func+0x14>
 800921e:	bf00      	nop
 8009220:	20000028 	.word	0x20000028
 8009224:	0800a5ee 	.word	0x0800a5ee
 8009228:	0800a5c0 	.word	0x0800a5c0
 800922c:	0800a5b3 	.word	0x0800a5b3

08009230 <_calloc_r>:
 8009230:	b570      	push	{r4, r5, r6, lr}
 8009232:	fba1 5402 	umull	r5, r4, r1, r2
 8009236:	b93c      	cbnz	r4, 8009248 <_calloc_r+0x18>
 8009238:	4629      	mov	r1, r5
 800923a:	f7ff f961 	bl	8008500 <_malloc_r>
 800923e:	4606      	mov	r6, r0
 8009240:	b928      	cbnz	r0, 800924e <_calloc_r+0x1e>
 8009242:	2600      	movs	r6, #0
 8009244:	4630      	mov	r0, r6
 8009246:	bd70      	pop	{r4, r5, r6, pc}
 8009248:	220c      	movs	r2, #12
 800924a:	6002      	str	r2, [r0, #0]
 800924c:	e7f9      	b.n	8009242 <_calloc_r+0x12>
 800924e:	462a      	mov	r2, r5
 8009250:	4621      	mov	r1, r4
 8009252:	f7fe f961 	bl	8007518 <memset>
 8009256:	e7f5      	b.n	8009244 <_calloc_r+0x14>

08009258 <_free_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4605      	mov	r5, r0
 800925c:	2900      	cmp	r1, #0
 800925e:	d041      	beq.n	80092e4 <_free_r+0x8c>
 8009260:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009264:	1f0c      	subs	r4, r1, #4
 8009266:	2b00      	cmp	r3, #0
 8009268:	bfb8      	it	lt
 800926a:	18e4      	addlt	r4, r4, r3
 800926c:	f7ff fa74 	bl	8008758 <__malloc_lock>
 8009270:	4a1d      	ldr	r2, [pc, #116]	@ (80092e8 <_free_r+0x90>)
 8009272:	6813      	ldr	r3, [r2, #0]
 8009274:	b933      	cbnz	r3, 8009284 <_free_r+0x2c>
 8009276:	6063      	str	r3, [r4, #4]
 8009278:	6014      	str	r4, [r2, #0]
 800927a:	4628      	mov	r0, r5
 800927c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009280:	f7ff ba70 	b.w	8008764 <__malloc_unlock>
 8009284:	42a3      	cmp	r3, r4
 8009286:	d908      	bls.n	800929a <_free_r+0x42>
 8009288:	6820      	ldr	r0, [r4, #0]
 800928a:	1821      	adds	r1, r4, r0
 800928c:	428b      	cmp	r3, r1
 800928e:	bf01      	itttt	eq
 8009290:	6819      	ldreq	r1, [r3, #0]
 8009292:	685b      	ldreq	r3, [r3, #4]
 8009294:	1809      	addeq	r1, r1, r0
 8009296:	6021      	streq	r1, [r4, #0]
 8009298:	e7ed      	b.n	8009276 <_free_r+0x1e>
 800929a:	461a      	mov	r2, r3
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	b10b      	cbz	r3, 80092a4 <_free_r+0x4c>
 80092a0:	42a3      	cmp	r3, r4
 80092a2:	d9fa      	bls.n	800929a <_free_r+0x42>
 80092a4:	6811      	ldr	r1, [r2, #0]
 80092a6:	1850      	adds	r0, r2, r1
 80092a8:	42a0      	cmp	r0, r4
 80092aa:	d10b      	bne.n	80092c4 <_free_r+0x6c>
 80092ac:	6820      	ldr	r0, [r4, #0]
 80092ae:	4401      	add	r1, r0
 80092b0:	1850      	adds	r0, r2, r1
 80092b2:	4283      	cmp	r3, r0
 80092b4:	6011      	str	r1, [r2, #0]
 80092b6:	d1e0      	bne.n	800927a <_free_r+0x22>
 80092b8:	6818      	ldr	r0, [r3, #0]
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	6053      	str	r3, [r2, #4]
 80092be:	4408      	add	r0, r1
 80092c0:	6010      	str	r0, [r2, #0]
 80092c2:	e7da      	b.n	800927a <_free_r+0x22>
 80092c4:	d902      	bls.n	80092cc <_free_r+0x74>
 80092c6:	230c      	movs	r3, #12
 80092c8:	602b      	str	r3, [r5, #0]
 80092ca:	e7d6      	b.n	800927a <_free_r+0x22>
 80092cc:	6820      	ldr	r0, [r4, #0]
 80092ce:	1821      	adds	r1, r4, r0
 80092d0:	428b      	cmp	r3, r1
 80092d2:	bf04      	itt	eq
 80092d4:	6819      	ldreq	r1, [r3, #0]
 80092d6:	685b      	ldreq	r3, [r3, #4]
 80092d8:	6063      	str	r3, [r4, #4]
 80092da:	bf04      	itt	eq
 80092dc:	1809      	addeq	r1, r1, r0
 80092de:	6021      	streq	r1, [r4, #0]
 80092e0:	6054      	str	r4, [r2, #4]
 80092e2:	e7ca      	b.n	800927a <_free_r+0x22>
 80092e4:	bd38      	pop	{r3, r4, r5, pc}
 80092e6:	bf00      	nop
 80092e8:	200024d0 	.word	0x200024d0

080092ec <__ascii_mbtowc>:
 80092ec:	b082      	sub	sp, #8
 80092ee:	b901      	cbnz	r1, 80092f2 <__ascii_mbtowc+0x6>
 80092f0:	a901      	add	r1, sp, #4
 80092f2:	b142      	cbz	r2, 8009306 <__ascii_mbtowc+0x1a>
 80092f4:	b14b      	cbz	r3, 800930a <__ascii_mbtowc+0x1e>
 80092f6:	7813      	ldrb	r3, [r2, #0]
 80092f8:	600b      	str	r3, [r1, #0]
 80092fa:	7812      	ldrb	r2, [r2, #0]
 80092fc:	1e10      	subs	r0, r2, #0
 80092fe:	bf18      	it	ne
 8009300:	2001      	movne	r0, #1
 8009302:	b002      	add	sp, #8
 8009304:	4770      	bx	lr
 8009306:	4610      	mov	r0, r2
 8009308:	e7fb      	b.n	8009302 <__ascii_mbtowc+0x16>
 800930a:	f06f 0001 	mvn.w	r0, #1
 800930e:	e7f8      	b.n	8009302 <__ascii_mbtowc+0x16>

08009310 <fiprintf>:
 8009310:	b40e      	push	{r1, r2, r3}
 8009312:	b503      	push	{r0, r1, lr}
 8009314:	4601      	mov	r1, r0
 8009316:	ab03      	add	r3, sp, #12
 8009318:	4805      	ldr	r0, [pc, #20]	@ (8009330 <fiprintf+0x20>)
 800931a:	f853 2b04 	ldr.w	r2, [r3], #4
 800931e:	6800      	ldr	r0, [r0, #0]
 8009320:	9301      	str	r3, [sp, #4]
 8009322:	f7fe ffab 	bl	800827c <_vfiprintf_r>
 8009326:	b002      	add	sp, #8
 8009328:	f85d eb04 	ldr.w	lr, [sp], #4
 800932c:	b003      	add	sp, #12
 800932e:	4770      	bx	lr
 8009330:	20000028 	.word	0x20000028

08009334 <__ascii_wctomb>:
 8009334:	4603      	mov	r3, r0
 8009336:	4608      	mov	r0, r1
 8009338:	b141      	cbz	r1, 800934c <__ascii_wctomb+0x18>
 800933a:	2aff      	cmp	r2, #255	@ 0xff
 800933c:	d904      	bls.n	8009348 <__ascii_wctomb+0x14>
 800933e:	228a      	movs	r2, #138	@ 0x8a
 8009340:	601a      	str	r2, [r3, #0]
 8009342:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009346:	4770      	bx	lr
 8009348:	700a      	strb	r2, [r1, #0]
 800934a:	2001      	movs	r0, #1
 800934c:	4770      	bx	lr

0800934e <abort>:
 800934e:	b508      	push	{r3, lr}
 8009350:	2006      	movs	r0, #6
 8009352:	f000 f82b 	bl	80093ac <raise>
 8009356:	2001      	movs	r0, #1
 8009358:	f7f9 f81c 	bl	8002394 <_exit>

0800935c <_raise_r>:
 800935c:	291f      	cmp	r1, #31
 800935e:	b538      	push	{r3, r4, r5, lr}
 8009360:	4605      	mov	r5, r0
 8009362:	460c      	mov	r4, r1
 8009364:	d904      	bls.n	8009370 <_raise_r+0x14>
 8009366:	2316      	movs	r3, #22
 8009368:	6003      	str	r3, [r0, #0]
 800936a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800936e:	bd38      	pop	{r3, r4, r5, pc}
 8009370:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009372:	b112      	cbz	r2, 800937a <_raise_r+0x1e>
 8009374:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009378:	b94b      	cbnz	r3, 800938e <_raise_r+0x32>
 800937a:	4628      	mov	r0, r5
 800937c:	f000 f830 	bl	80093e0 <_getpid_r>
 8009380:	4622      	mov	r2, r4
 8009382:	4601      	mov	r1, r0
 8009384:	4628      	mov	r0, r5
 8009386:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800938a:	f000 b817 	b.w	80093bc <_kill_r>
 800938e:	2b01      	cmp	r3, #1
 8009390:	d00a      	beq.n	80093a8 <_raise_r+0x4c>
 8009392:	1c59      	adds	r1, r3, #1
 8009394:	d103      	bne.n	800939e <_raise_r+0x42>
 8009396:	2316      	movs	r3, #22
 8009398:	6003      	str	r3, [r0, #0]
 800939a:	2001      	movs	r0, #1
 800939c:	e7e7      	b.n	800936e <_raise_r+0x12>
 800939e:	2100      	movs	r1, #0
 80093a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80093a4:	4620      	mov	r0, r4
 80093a6:	4798      	blx	r3
 80093a8:	2000      	movs	r0, #0
 80093aa:	e7e0      	b.n	800936e <_raise_r+0x12>

080093ac <raise>:
 80093ac:	4b02      	ldr	r3, [pc, #8]	@ (80093b8 <raise+0xc>)
 80093ae:	4601      	mov	r1, r0
 80093b0:	6818      	ldr	r0, [r3, #0]
 80093b2:	f7ff bfd3 	b.w	800935c <_raise_r>
 80093b6:	bf00      	nop
 80093b8:	20000028 	.word	0x20000028

080093bc <_kill_r>:
 80093bc:	b538      	push	{r3, r4, r5, lr}
 80093be:	4d07      	ldr	r5, [pc, #28]	@ (80093dc <_kill_r+0x20>)
 80093c0:	2300      	movs	r3, #0
 80093c2:	4604      	mov	r4, r0
 80093c4:	4608      	mov	r0, r1
 80093c6:	4611      	mov	r1, r2
 80093c8:	602b      	str	r3, [r5, #0]
 80093ca:	f7f8 ffd3 	bl	8002374 <_kill>
 80093ce:	1c43      	adds	r3, r0, #1
 80093d0:	d102      	bne.n	80093d8 <_kill_r+0x1c>
 80093d2:	682b      	ldr	r3, [r5, #0]
 80093d4:	b103      	cbz	r3, 80093d8 <_kill_r+0x1c>
 80093d6:	6023      	str	r3, [r4, #0]
 80093d8:	bd38      	pop	{r3, r4, r5, pc}
 80093da:	bf00      	nop
 80093dc:	200024d4 	.word	0x200024d4

080093e0 <_getpid_r>:
 80093e0:	f7f8 bfc0 	b.w	8002364 <_getpid>

080093e4 <sqrtf>:
 80093e4:	b508      	push	{r3, lr}
 80093e6:	ed2d 8b02 	vpush	{d8}
 80093ea:	eeb0 8a40 	vmov.f32	s16, s0
 80093ee:	f000 f817 	bl	8009420 <__ieee754_sqrtf>
 80093f2:	eeb4 8a48 	vcmp.f32	s16, s16
 80093f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093fa:	d60c      	bvs.n	8009416 <sqrtf+0x32>
 80093fc:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800941c <sqrtf+0x38>
 8009400:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009404:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009408:	d505      	bpl.n	8009416 <sqrtf+0x32>
 800940a:	f7fe f891 	bl	8007530 <__errno>
 800940e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009412:	2321      	movs	r3, #33	@ 0x21
 8009414:	6003      	str	r3, [r0, #0]
 8009416:	ecbd 8b02 	vpop	{d8}
 800941a:	bd08      	pop	{r3, pc}
 800941c:	00000000 	.word	0x00000000

08009420 <__ieee754_sqrtf>:
 8009420:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8009424:	4770      	bx	lr
	...

08009428 <_init>:
 8009428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800942a:	bf00      	nop
 800942c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800942e:	bc08      	pop	{r3}
 8009430:	469e      	mov	lr, r3
 8009432:	4770      	bx	lr

08009434 <_fini>:
 8009434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009436:	bf00      	nop
 8009438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800943a:	bc08      	pop	{r3}
 800943c:	469e      	mov	lr, r3
 800943e:	4770      	bx	lr
