

================================================================
== Vivado HLS Report for 'dense_layer2'
================================================================
* Date:           Mon Apr 13 18:57:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.578|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30493|  30493|  30493|  30493|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                            |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- dense_layer2_outer_loop   |  30492|  30492|       363|          -|          -|    84|    no    |
        | + dense_layer2_inner_loop  |    360|    360|         3|          -|          -|   120|    no    |
        +----------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     275|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        4|      -|       2|       3|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|      69|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|      71|     343|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |             Module             | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |dense_2_biases_V_U   |dense_layer2_dense_2_biases_V   |        0|  2|   3|     84|    2|     1|          168|
    |dense_2_weights_V_U  |dense_layer2_dense_2_weights_V  |        4|  0|   0|  10080|    4|     1|        40320|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                                |        4|  2|   3|  10164|    6|     2|        40488|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_294_p2                 |     *    |      0|  0|  32|           4|           7|
    |i_3_fu_242_p2                 |     +    |      0|  0|  15|           7|           1|
    |inner_state_V_fu_385_p2       |     +    |      0|  0|  15|           8|           8|
    |p_2_fu_165_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_Val2_13_fu_334_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_20_fu_226_p2           |     +    |      0|  0|  10|           2|           2|
    |ret_V_fu_371_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_18_fu_257_p2              |     +    |      0|  0|  22|          15|          15|
    |tmp_17_fu_200_p2              |     -    |      0|  0|  22|          15|          15|
    |underflow_fu_404_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond3_fu_159_p2           |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_236_p2            |   icmp   |      0|  0|  11|           7|           5|
    |tmp_s_fu_271_p2               |   icmp   |      0|  0|  11|           8|           1|
    |brmerge12_fu_422_p2           |    or    |      0|  0|   6|           1|           1|
    |inner_state_V_cast_fu_214_p3  |  select  |      0|  0|   2|           1|           2|
    |output_V_d0                   |  select  |      0|  0|   7|           1|           7|
    |p_0249_3_fu_444_p3            |  select  |      0|  0|   8|           1|           8|
    |p_Val2_14_fu_356_p3           |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_428_p3               |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_436_p3                 |  select  |      0|  0|   9|           1|           9|
    |phitmp_fu_348_p3              |  select  |      0|  0|   8|           1|           8|
    |brmerge_fu_410_p2             |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i_0_not_fu_416_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_7_fu_398_p2               |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 275|         109|         135|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_reg_148          |   9|          2|    7|         14|
    |p_Val2_17_reg_138  |   9|          2|    8|         16|
    |p_reg_126          |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  65|         13|   23|         51|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   6|   0|    6|          0|
    |i_3_reg_483        |   7|   0|    7|          0|
    |i_reg_148          |   7|   0|    7|          0|
    |p_2_reg_455        |   7|   0|    7|          0|
    |p_Val2_14_reg_498  |   8|   0|    8|          0|
    |p_Val2_17_reg_138  |   8|   0|    8|          0|
    |p_reg_126          |   7|   0|    7|          0|
    |tmp_17_reg_470     |  12|   0|   15|          3|
    |tmp_reg_460        |   7|   0|   64|         57|
    +-------------------+----+----+-----+-----------+
    |Total              |  69|   0|  129|         60|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_layer2 | return value |
|input_V_address0   | out |    7|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    7|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    7|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    7|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

