

================================================================
== Vivado HLS Report for 'cos_lut_ap_fixed_8_6_5_3_0_s'
================================================================
* Date:           Sun Feb 26 10:50:44 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.339 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%input_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %input_V)" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 5 'read' 'input_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i8 %input_V_read to i23" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 6 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V = mul i23 10430, %sext_ln1116" [firmware/nnet_utils/nnet_math.h:194]   --->   Operation 7 'mul' 'r_V' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Val2_38 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %r_V, i32 16, i32 17)" [firmware/nnet_utils/nnet_math.h:93->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 8 'partselect' 'p_Val2_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %r_V, i32 17, i32 16)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.56>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 -1, i2 %p_Result_s)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 10 'bitconcatenate' 't_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.84ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %t_V, i1 true) nounwind" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 11 'cttz' 'l' <Predicate = true> <Delay = 0.84> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 12 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.88ns)   --->   "%sub_ln894 = sub nsw i32 2, %l" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 13 'sub' 'sub_ln894' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i2" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 14 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.88ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 15 'add' 'lsb_index' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 16 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.84ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_9, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 17 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 18 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%xor_ln899 = xor i1 %tmp_10, true" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 19 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 20 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i2" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 21 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.43ns)   --->   "%sub_ln897 = sub i2 0, %trunc_ln897" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 22 'sub' 'sub_ln897' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%lshr_ln897 = lshr i2 -1, %sub_ln897" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 23 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_2)   --->   "%p_Result_15 = and i2 %p_Val2_38, %lshr_ln897" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 24 'and' 'p_Result_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.48ns) (out node of the LUT)   --->   "%icmp_ln897_2 = icmp ne i2 %p_Result_15, 0" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 25 'icmp' 'icmp_ln897_2' <Predicate = true> <Delay = 0.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_2" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 26 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.43ns)   --->   "%add_ln899 = add i2 -1, %trunc_ln894" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 27 'add' 'add_ln899' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i2.i2(i2 %p_Val2_38, i2 %add_ln899) nounwind" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 28 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%and_ln899 = and i1 %p_Result_16, %xor_ln899" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 29 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln899_8)   --->   "%or_ln899 = or i1 %and_ln899, %a" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 30 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln899_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 31 'bitconcatenate' 'or_ln899_8' <Predicate = true> <Delay = 0.12>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 32 [1/1] (0.34ns)   --->   "%icmp_ln1498 = icmp eq i2 %p_Val2_38, 0" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 32 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m = zext i2 %p_Val2_38 to i64" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 33 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln907_2 = zext i2 %p_Val2_38 to i32" [firmware/nnet_utils/nnet_math.h:162->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 34 'zext' 'zext_ln907_2' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.88ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 35 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_2, %add_ln908" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 36 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 37 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.88ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 38 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln908_2 = zext i32 %sub_ln908 to i64" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 39 'zext' 'zext_ln908_2' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_2" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 40 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%m_11 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 41 'select' 'm_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node m_12)   --->   "%zext_ln911 = zext i32 %or_ln899_8 to i64" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 42 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.14ns) (out node of the LUT)   --->   "%m_12 = add i64 %zext_ln911, %m_11" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 43 'add' 'm_12' <Predicate = true> <Delay = 1.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%m_s = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_12, i32 1, i32 63)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 44 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%m_19 = zext i63 %m_s to i64" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 45 'zext' 'm_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_12, i32 54)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 46 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.73ns)   --->   "%sub_ln915 = sub i11 1022, %trunc_ln893" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 47 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.73ns)   --->   "%add_ln915 = add i11 1, %sub_ln915" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 48 'add' 'add_ln915' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.30ns)   --->   "%select_ln915 = select i1 %tmp_11, i11 %add_ln915, i11 %sub_ln915" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 49 'select' 'select_ln915' <Predicate = true> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %select_ln915)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 50 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_22 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_19, i12 %tmp_6, i32 52, i32 63)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 51 'partset' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_22 to double" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 52 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_12, i32 1, i32 52)" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 53 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.61ns)   --->   "%icmp_ln924 = icmp ne i11 %select_ln915, -1" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 54 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln924_2 = icmp eq i52 %trunc_ln6, 0" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 55 'icmp' 'icmp_ln924_2' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.12ns)   --->   "%or_ln924 = or i1 %icmp_ln924_2, %icmp_ln924" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 56 'or' 'or_ln924' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [2/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 2.500000e-01" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 57 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [2/2] (2.01ns)   --->   "%tmp_4 = fcmp oeq double %bitcast_ln729, 5.000000e-01" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 58 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [2/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 7.500000e-01" [firmware/nnet_utils/nnet_math.h:168->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 59 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.60>
ST_4 : Operation 60 [1/2] (2.01ns)   --->   "%tmp = fcmp oeq double %bitcast_ln729, 2.500000e-01" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 60 'dcmp' 'tmp' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln924_3)   --->   "%and_ln924 = and i1 %or_ln924, %tmp" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 61 'and' 'and_ln924' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.01ns)   --->   "%tmp_4 = fcmp oeq double %bitcast_ln729, 5.000000e-01" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 62 'dcmp' 'tmp_4' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.12ns)   --->   "%and_ln924_5 = and i1 %or_ln924, %tmp_4" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 63 'and' 'and_ln924_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/2] (2.01ns)   --->   "%tmp_5 = fcmp oeq double %bitcast_ln729, 7.500000e-01" [firmware/nnet_utils/nnet_math.h:168->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 64 'dcmp' 'tmp_5' <Predicate = true> <Delay = 2.01> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%and_ln924_6 = and i1 %or_ln924, %tmp_5" [firmware/nnet_utils/nnet_math.h:168->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 65 'and' 'and_ln924_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln924_3 = or i1 %icmp_ln1498, %and_ln924" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 66 'or' 'or_ln924_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_4)   --->   "%xor_ln924 = xor i1 %or_ln924_3, true" [firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 67 'xor' 'xor_ln924' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_4)   --->   "%and_ln924_7 = and i1 %and_ln924_5, %xor_ln924" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 68 'and' 'and_ln924_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%or_ln924_4 = or i1 %or_ln924_3, %and_ln924_5" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 69 'or' 'or_ln924_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%xor_ln924_2 = xor i1 %or_ln924_4, true" [firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 70 'xor' 'xor_ln924_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln1498)   --->   "%and_ln924_8 = and i1 %and_ln924_6, %xor_ln924_2" [firmware/nnet_utils/nnet_math.h:168->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 71 'and' 'and_ln924_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_4)   --->   "%select_ln1498 = select i1 %icmp_ln1498, i4 4, i4 0" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 72 'select' 'select_ln1498' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1498 = or i1 %icmp_ln1498, %and_ln924_8" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 73 'or' 'or_ln1498' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln1498_4)   --->   "%select_ln1498_3 = select i1 %and_ln924_7, i4 -4, i4 0" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 74 'select' 'select_ln1498_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln1498_4 = select i1 %or_ln1498, i4 %select_ln1498, i4 %select_ln1498_3" [firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195]   --->   Operation 75 'select' 'select_ln1498_4' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "ret i4 %select_ln1498_4" [firmware/nnet_utils/nnet_math.h:196]   --->   Operation 76 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 2.53ns
The critical path consists of the following:
	wire read on port 'input_V' (firmware/nnet_utils/nnet_math.h:194) [2]  (0 ns)
	'mul' operation of DSP[4] ('r.V', firmware/nnet_utils/nnet_math.h:194) [4]  (2.53 ns)

 <State 2>: 3.57ns
The critical path consists of the following:
	'cttz' operation ('l', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [9]  (0.84 ns)
	'sub' operation ('sub_ln894', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [11]  (0.88 ns)
	'add' operation ('lsb_index', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [13]  (0.88 ns)
	'icmp' operation ('icmp_ln897', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [15]  (0.848 ns)
	'and' operation ('a', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [26]  (0 ns)
	'or' operation ('or_ln899', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [30]  (0 ns)
	blocking operation 0.122 ns on control path)

 <State 3>: 4.34ns
The critical path consists of the following:
	'add' operation ('add_ln908', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [32]  (0.88 ns)
	'lshr' operation ('lshr_ln908', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [33]  (0 ns)
	'select' operation ('m', firmware/nnet_utils/nnet_math.h:161->firmware/nnet_utils/nnet_math.h:195) [38]  (0 ns)
	'add' operation ('m', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [40]  (1.15 ns)
	'select' operation ('select_ln915', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [46]  (0.301 ns)
	'dcmp' operation ('tmp', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [54]  (2.01 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'dcmp' operation ('tmp', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [54]  (2.01 ns)
	'and' operation ('and_ln924', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [55]  (0 ns)
	'or' operation ('or_ln924_3', firmware/nnet_utils/nnet_math.h:166->firmware/nnet_utils/nnet_math.h:195) [60]  (0.122 ns)
	'or' operation ('or_ln924_4', firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195) [63]  (0 ns)
	'xor' operation ('xor_ln924_2', firmware/nnet_utils/nnet_math.h:167->firmware/nnet_utils/nnet_math.h:195) [64]  (0 ns)
	'and' operation ('and_ln924_8', firmware/nnet_utils/nnet_math.h:168->firmware/nnet_utils/nnet_math.h:195) [65]  (0 ns)
	'or' operation ('or_ln1498', firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195) [67]  (0.122 ns)
	'select' operation ('select_ln1498_4', firmware/nnet_utils/nnet_math.h:160->firmware/nnet_utils/nnet_math.h:195) [69]  (0.351 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
