{
  "module_name": "regs.h",
  "hash_id": "aa83bb316af4329477587ef5872302c5c501cd59f262854ac2d079d62f36350c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/mediatek/mt76/mt7615/regs.h",
  "human_readable_source": " \n \n\n#ifndef __MT7615_REGS_H\n#define __MT7615_REGS_H\n\nenum mt7615_reg_base {\n\tMT_TOP_CFG_BASE,\n\tMT_HW_BASE,\n\tMT_DMA_SHDL_BASE,\n\tMT_PCIE_REMAP_2,\n\tMT_ARB_BASE,\n\tMT_HIF_BASE,\n\tMT_CSR_BASE,\n\tMT_PLE_BASE,\n\tMT_PSE_BASE,\n\tMT_CFG_BASE,\n\tMT_AGG_BASE,\n\tMT_TMAC_BASE,\n\tMT_RMAC_BASE,\n\tMT_DMA_BASE,\n\tMT_PF_BASE,\n\tMT_WTBL_BASE_ON,\n\tMT_WTBL_BASE_OFF,\n\tMT_LPON_BASE,\n\tMT_MIB_BASE,\n\tMT_WTBL_BASE_ADDR,\n\tMT_PCIE_REMAP_BASE2,\n\tMT_TOP_MISC_BASE,\n\tMT_EFUSE_ADDR_BASE,\n\tMT_PP_BASE,\n\t__MT_BASE_MAX,\n};\n\n#define MT_HW_INFO_BASE\t\t\t((dev)->reg_map[MT_HW_BASE])\n#define MT_HW_INFO(ofs)\t\t\t(MT_HW_INFO_BASE + (ofs))\n#define MT_HW_REV\t\t\tMT_HW_INFO(0x000)\n#define MT_HW_CHIPID\t\t\tMT_HW_INFO(0x008)\n#define MT_TOP_STRAP_STA\t\tMT_HW_INFO(0x010)\n#define MT_TOP_3NSS\t\t\tBIT(24)\n\n#define MT_TOP_OFF_RSV\t\t\t0x1128\n#define MT_TOP_OFF_RSV_FW_STATE\t\tGENMASK(18, 16)\n\n#define MT_TOP_MISC2\t\t\t((dev)->reg_map[MT_TOP_CFG_BASE] + 0x134)\n#define MT_TOP_MISC2_FW_STATE\t\tGENMASK(2, 0)\n\n#define MT7663_TOP_MISC2_FW_STATE\tGENMASK(3, 1)\n#define MT_TOP_MISC2_FW_PWR_ON\t\tBIT(1)\n\n#define MT_MCU_BASE\t\t\t0x2000\n#define MT_MCU(ofs)\t\t\t(MT_MCU_BASE + (ofs))\n\n#define MT_MCU_PCIE_REMAP_1\t\tMT_MCU(0x500)\n#define MT_MCU_PCIE_REMAP_1_OFFSET\tGENMASK(17, 0)\n#define MT_MCU_PCIE_REMAP_1_BASE\tGENMASK(31, 18)\n#define MT_PCIE_REMAP_BASE_1\t\t0x40000\n\n#define MT_MCU_PCIE_REMAP_2\t\t((dev)->reg_map[MT_PCIE_REMAP_2])\n#define MT_MCU_PCIE_REMAP_2_OFFSET\tGENMASK(18, 0)\n#define MT_MCU_PCIE_REMAP_2_BASE\tGENMASK(31, 19)\n#define MT_PCIE_REMAP_BASE_2\t\t((dev)->reg_map[MT_PCIE_REMAP_BASE2])\n\n#define MT_MCU_CIRQ_BASE\t\t0xc0000\n#define MT_MCU_CIRQ(ofs)\t\t(MT_MCU_CIRQ_BASE + (ofs))\n\n#define MT_MCU_CIRQ_IRQ_SEL(n)\t\tMT_MCU_CIRQ((n) << 2)\n\n#define MT_HIF(ofs)\t\t\t((dev)->reg_map[MT_HIF_BASE] + (ofs))\n#define MT_HIF_RST\t\t\tMT_HIF(0x100)\n#define MT_HIF_LOGIC_RST_N\t\tBIT(4)\n\n#define MT_PDMA_SLP_PROT\t\tMT_HIF(0x154)\n#define MT_PDMA_AXI_SLPPROT_ENABLE\tBIT(0)\n#define MT_PDMA_AXI_SLPPROT_RDY\t\tBIT(16)\n\n#define MT_PDMA_BUSY_STATUS\t\tMT_HIF(0x168)\n#define MT_PDMA_TX_IDX_BUSY\t\tBIT(2)\n#define MT_PDMA_BUSY_IDX\t\tBIT(31)\n\n#define MT_WPDMA_TX_RING0_CTRL0\t\tMT_HIF(0x300)\n#define MT_WPDMA_TX_RING0_CTRL1\t\tMT_HIF(0x304)\n\n#define MT7663_MCU_PCIE_REMAP_2_OFFSET\tGENMASK(15, 0)\n#define MT7663_MCU_PCIE_REMAP_2_BASE\tGENMASK(31, 16)\n\n#define MT_HIF2_BASE\t\t\t0xf0000\n#define MT_HIF2(ofs)\t\t\t(MT_HIF2_BASE + (ofs))\n#define MT_PCIE_IRQ_ENABLE\t\tMT_HIF2(0x188)\n#define MT_PCIE_DOORBELL_PUSH\t\tMT_HIF2(0x1484)\n\n#define MT_CFG_LPCR_HOST\t\tMT_HIF(0x1f0)\n#define MT_CFG_LPCR_HOST_FW_OWN\t\tBIT(0)\n#define MT_CFG_LPCR_HOST_DRV_OWN\tBIT(1)\n\n#define MT_MCU2HOST_INT_STATUS\t\tMT_HIF(0x1f0)\n#define MT_MCU2HOST_INT_ENABLE\t\tMT_HIF(0x1f4)\n\n#define MT7663_MCU_INT_EVENT\t\tMT_HIF(0x108)\n#define MT_MCU_INT_EVENT\t\tMT_HIF(0x1f8)\n#define MT_MCU_INT_EVENT_PDMA_STOPPED\tBIT(0)\n#define MT_MCU_INT_EVENT_PDMA_INIT\tBIT(1)\n#define MT_MCU_INT_EVENT_SER_TRIGGER\tBIT(2)\n#define MT_MCU_INT_EVENT_RESET_DONE\tBIT(3)\n\n#define MT_INT_SOURCE_CSR\t\tMT_HIF(0x200)\n#define MT_INT_MASK_CSR\t\t\tMT_HIF(0x204)\n#define MT_DELAY_INT_CFG\t\tMT_HIF(0x210)\n\n#define MT_INT_RX_DONE(_n)\t\tBIT(_n)\n#define MT_INT_RX_DONE_ALL\t\tGENMASK(1, 0)\n#define MT_INT_TX_DONE_ALL\t\tGENMASK(19, 4)\n#define MT_INT_TX_DONE(_n)\t\tBIT((_n) + 4)\n#define MT7663_INT_MCU_CMD\t\tBIT(29)\n#define MT_INT_MCU_CMD\t\t\tBIT(30)\n\n#define MT_WPDMA_GLO_CFG\t\tMT_HIF(0x208)\n#define MT_WPDMA_GLO_CFG_TX_DMA_EN\tBIT(0)\n#define MT_WPDMA_GLO_CFG_TX_DMA_BUSY\tBIT(1)\n#define MT_WPDMA_GLO_CFG_RX_DMA_EN\tBIT(2)\n#define MT_WPDMA_GLO_CFG_RX_DMA_BUSY\tBIT(3)\n#define MT_WPDMA_GLO_CFG_DMA_BURST_SIZE\tGENMASK(5, 4)\n#define MT_WPDMA_GLO_CFG_TX_WRITEBACK_DONE\tBIT(6)\n#define MT_WPDMA_GLO_CFG_BIG_ENDIAN\tBIT(7)\n#define MT_WPDMA_GLO_CFG_TX_BT_SIZE_BIT0\tBIT(9)\n#define MT_WPDMA_GLO_CFG_BYPASS_TX_SCH\t\tBIT(9)  \n#define MT_WPDMA_GLO_CFG_MULTI_DMA_EN\tGENMASK(11, 10)\n#define MT_WPDMA_GLO_CFG_FIFO_LITTLE_ENDIAN\tBIT(12)\n#define MT_WPDMA_GLO_CFG_TX_BT_SIZE_BIT21\tGENMASK(23, 22)\n#define MT_WPDMA_GLO_CFG_SW_RESET\tBIT(24)\n#define MT_WPDMA_GLO_CFG_FIRST_TOKEN_ONLY\tBIT(26)\n#define MT_WPDMA_GLO_CFG_OMIT_TX_INFO\tBIT(28)\n\n#define MT_WPDMA_RST_IDX\t\tMT_HIF(0x20c)\n\n#define MT_WPDMA_MEM_RNG_ERR\t\tMT_HIF(0x224)\n\n#define MT_MCU_CMD\t\t\tMT_HIF(0x234)\n#define MT_MCU_CMD_CLEAR_FW_OWN\t\tBIT(0)\n#define MT_MCU_CMD_STOP_PDMA_FW_RELOAD\tBIT(1)\n#define MT_MCU_CMD_STOP_PDMA\t\tBIT(2)\n#define MT_MCU_CMD_RESET_DONE\t\tBIT(3)\n#define MT_MCU_CMD_RECOVERY_DONE\tBIT(4)\n#define MT_MCU_CMD_NORMAL_STATE\t\tBIT(5)\n#define MT_MCU_CMD_LMAC_ERROR\t\tBIT(24)\n#define MT_MCU_CMD_PSE_ERROR\t\tBIT(25)\n#define MT_MCU_CMD_PLE_ERROR\t\tBIT(26)\n#define MT_MCU_CMD_PDMA_ERROR\t\tBIT(27)\n#define MT_MCU_CMD_PCIE_ERROR\t\tBIT(28)\n#define MT_MCU_CMD_ERROR_MASK\t\t(GENMASK(5, 1) | GENMASK(28, 24))\n#define MT7663_MCU_CMD_ERROR_MASK\tGENMASK(5, 2)\n\n#define MT_TX_RING_BASE\t\t\tMT_HIF(0x300)\n#define MT_RX_RING_BASE\t\t\tMT_HIF(0x400)\n\n#define MT_WPDMA_GLO_CFG1\t\tMT_HIF(0x500)\n#define MT_WPDMA_TX_PRE_CFG\t\tMT_HIF(0x510)\n#define MT_WPDMA_RX_PRE_CFG\t\tMT_HIF(0x520)\n#define MT_WPDMA_ABT_CFG\t\tMT_HIF(0x530)\n#define MT_WPDMA_ABT_CFG1\t\tMT_HIF(0x534)\n\n#define MT_CSR(ofs)\t\t\t((dev)->reg_map[MT_CSR_BASE] + (ofs))\n#define MT_CONN_HIF_ON_LPCTL\t\tMT_CSR(0x000)\n\n#define MT_PLE(ofs)\t\t\t((dev)->reg_map[MT_PLE_BASE] + (ofs))\n\n#define MT_PLE_PG_HIF0_GROUP\t\tMT_PLE(0x110)\n#define MT_HIF0_MIN_QUOTA\t\tGENMASK(11, 0)\n#define MT_PLE_FL_Q0_CTRL\t\tMT_PLE(0x1b0)\n#define MT_PLE_FL_Q1_CTRL\t\tMT_PLE(0x1b4)\n#define MT_PLE_FL_Q2_CTRL\t\tMT_PLE(0x1b8)\n#define MT_PLE_FL_Q3_CTRL\t\tMT_PLE(0x1bc)\n\n#define MT_PLE_AC_QEMPTY(ac, n)\t\tMT_PLE(0x300 + 0x10 * (ac) + \\\n\t\t\t\t\t       ((n) << 2))\n\n#define MT_PSE(ofs)\t\t\t((dev)->reg_map[MT_PSE_BASE] + (ofs))\n#define MT_PSE_PG_HIF0_GROUP\t\tMT_PSE(0x110)\n#define MT_HIF0_MIN_QUOTA\t\tGENMASK(11, 0)\n#define MT_PSE_PG_HIF1_GROUP\t\tMT_PSE(0x118)\n#define MT_HIF1_MIN_QUOTA\t\tGENMASK(11, 0)\n#define MT_PSE_QUEUE_EMPTY\t\tMT_PSE(0x0b4)\n#define MT_HIF_0_EMPTY_MASK\t\tBIT(16)\n#define MT_HIF_1_EMPTY_MASK\t\tBIT(17)\n#define MT_HIF_ALL_EMPTY_MASK\t\tGENMASK(17, 16)\n#define MT_PSE_PG_INFO\t\t\tMT_PSE(0x194)\n#define MT_PSE_SRC_CNT\t\t\tGENMASK(27, 16)\n\n#define MT_PP(ofs)\t\t\t((dev)->reg_map[MT_PP_BASE] + (ofs))\n#define MT_PP_TXDWCNT\t\t\tMT_PP(0x0)\n#define MT_PP_TXDWCNT_TX0_ADD_DW_CNT\tGENMASK(7, 0)\n#define MT_PP_TXDWCNT_TX1_ADD_DW_CNT\tGENMASK(15, 8)\n\n#define MT_WF_PHY_BASE\t\t\t0x82070000\n#define MT_WF_PHY(ofs)\t\t\t(MT_WF_PHY_BASE + (ofs))\n\n#define MT_WF_PHY_WF2_RFCTRL0(n)\tMT_WF_PHY(0x1900 + (n) * 0x400)\n#define MT_WF_PHY_WF2_RFCTRL0_LPBCN_EN\tBIT(9)\n\n#define MT_WF_PHY_R0_PHYMUX_5(_phy)\tMT_WF_PHY(0x0614 + ((_phy) << 9))\n#define MT7663_WF_PHY_R0_PHYMUX_5\tMT_WF_PHY(0x0414)\n\n#define MT_WF_PHY_R0_PHYCTRL_STS0(_phy)\tMT_WF_PHY(0x020c + ((_phy) << 9))\n#define MT_WF_PHYCTRL_STAT_PD_OFDM\tGENMASK(31, 16)\n#define MT_WF_PHYCTRL_STAT_PD_CCK\tGENMASK(15, 0)\n\n#define MT7663_WF_PHY_R0_PHYCTRL_STS0(_phy)\tMT_WF_PHY(0x0210 + ((_phy) << 12))\n\n#define MT_WF_PHY_R0_PHYCTRL_STS5(_phy)\tMT_WF_PHY(0x0220 + ((_phy) << 9))\n#define MT_WF_PHYCTRL_STAT_MDRDY_OFDM\tGENMASK(31, 16)\n#define MT_WF_PHYCTRL_STAT_MDRDY_CCK\tGENMASK(15, 0)\n\n#define MT7663_WF_PHY_R0_PHYCTRL_STS5(_phy)\tMT_WF_PHY(0x0224 + ((_phy) << 12))\n\n#define MT_WF_PHY_GID_TAB_VLD(_phy, i)\t\tMT_WF_PHY(0x0254 + (i) * 4 + \\\n\t\t\t\t\t\t\t  ((_phy) << 9))\n#define MT7663_WF_PHY_GID_TAB_VLD(_phy, i)\tMT_WF_PHY(0x0254 + (i) * 4 + \\\n\t\t\t\t\t\t\t  ((_phy) << 12))\n#define MT_WF_PHY_GID_TAB_POS(_phy, i)\t\tMT_WF_PHY(0x025c + (i) * 4 + \\\n\t\t\t\t\t\t\t  ((_phy) << 9))\n#define MT7663_WF_PHY_GID_TAB_POS(_phy, i)\tMT_WF_PHY(0x025c + (i) * 4 + \\\n\t\t\t\t\t\t\t  ((_phy) << 12))\n\n#define MT_WF_PHY_MIN_PRI_PWR(_phy)\tMT_WF_PHY((_phy) ? 0x084 : 0x229c)\n#define MT_WF_PHY_PD_OFDM_MASK(_phy)\t((_phy) ? GENMASK(24, 16) : \\\n\t\t\t\t\t GENMASK(28, 20))\n#define MT_WF_PHY_PD_OFDM(_phy, v)\t((v) << ((_phy) ? 16 : 20))\n#define MT_WF_PHY_PD_BLK(_phy)\t\t((_phy) ? BIT(25) : BIT(19))\n\n#define MT7663_WF_PHY_MIN_PRI_PWR(_phy)\tMT_WF_PHY((_phy) ? 0x2aec : 0x22f0)\n\n#define MT_WF_PHY_RXTD_BASE\t\tMT_WF_PHY(0x2200)\n#define MT_WF_PHY_RXTD(_n)\t\t(MT_WF_PHY_RXTD_BASE + ((_n) << 2))\n\n#define MT7663_WF_PHY_RXTD(_n)\t\t(MT_WF_PHY(0x25b0) + ((_n) << 2))\n\n#define MT_WF_PHY_RXTD_CCK_PD(_phy)\tMT_WF_PHY((_phy) ? 0x2314 : 0x2310)\n#define MT_WF_PHY_PD_CCK_MASK(_phy)\t(_phy) ? GENMASK(31, 24) : \\\n\t\t\t\t\t GENMASK(8, 1)\n#define MT_WF_PHY_PD_CCK(_phy, v)\t((v) << ((_phy) ? 24 : 1))\n\n#define MT7663_WF_PHY_RXTD_CCK_PD(_phy)\tMT_WF_PHY((_phy) ? 0x2350 : 0x234c)\n\n#define MT_WF_PHY_RXTD2_BASE\t\tMT_WF_PHY(0x2a00)\n#define MT_WF_PHY_RXTD2(_n)\t\t(MT_WF_PHY_RXTD2_BASE + ((_n) << 2))\n\n#define MT_WF_PHY_RFINTF3_0(_n)\t\tMT_WF_PHY(0x1100 + (_n) * 0x400)\n#define MT_WF_PHY_RFINTF3_0_ANT\t\tGENMASK(7, 4)\n\n#define MT_WF_CFG_BASE\t\t\t((dev)->reg_map[MT_CFG_BASE])\n#define MT_WF_CFG(ofs)\t\t\t(MT_WF_CFG_BASE + (ofs))\n\n#define MT_CFG_CCR\t\t\tMT_WF_CFG(0x000)\n#define MT_CFG_CCR_MAC_D1_1X_GC_EN\tBIT(24)\n#define MT_CFG_CCR_MAC_D0_1X_GC_EN\tBIT(25)\n#define MT_CFG_CCR_MAC_D1_2X_GC_EN\tBIT(30)\n#define MT_CFG_CCR_MAC_D0_2X_GC_EN\tBIT(31)\n\n#define MT_WF_AGG_BASE\t\t\t((dev)->reg_map[MT_AGG_BASE])\n#define MT_WF_AGG(ofs)\t\t\t(MT_WF_AGG_BASE + (ofs))\n\n#define MT_AGG_ARCR\t\t\tMT_WF_AGG(0x010)\n#define MT_AGG_ARCR_INIT_RATE1\t\tBIT(0)\n#define MT_AGG_ARCR_RTS_RATE_THR\tGENMASK(12, 8)\n#define MT_AGG_ARCR_RATE_DOWN_RATIO\tGENMASK(17, 16)\n#define MT_AGG_ARCR_RATE_DOWN_RATIO_EN\tBIT(19)\n#define MT_AGG_ARCR_RATE_UP_EXTRA_TH\tGENMASK(22, 20)\n\n#define MT_AGG_ARUCR(_band)\t\tMT_WF_AGG(0x018 + (_band) * 0x100)\n#define MT_AGG_ARDCR(_band)\t\tMT_WF_AGG(0x01c + (_band) * 0x100)\n#define MT_AGG_ARxCR_LIMIT_SHIFT(_n)\t(4 * (_n))\n#define MT_AGG_ARxCR_LIMIT(_n)\t\tGENMASK(2 + \\\n\t\t\t\t\tMT_AGG_ARxCR_LIMIT_SHIFT(_n), \\\n\t\t\t\t\tMT_AGG_ARxCR_LIMIT_SHIFT(_n))\n\n#define MT_AGG_ASRCR0\t\t\tMT_WF_AGG(0x060)\n#define MT_AGG_ASRCR1\t\t\tMT_WF_AGG(0x064)\n#define MT_AGG_ASRCR_RANGE(val, n)\t(((val) >> ((n) << 3)) & GENMASK(5, 0))\n\n#define MT_AGG_ACR(_band)\t\tMT_WF_AGG(0x070 + (_band) * 0x100)\n#define MT_AGG_ACR_NO_BA_RULE\t\tBIT(0)\n#define MT_AGG_ACR_NO_BA_AR_RULE\tBIT(1)\n#define MT_AGG_ACR_PKT_TIME_EN\t\tBIT(2)\n#define MT_AGG_ACR_CFEND_RATE\t\tGENMASK(15, 4)\n#define MT_AGG_ACR_BAR_RATE\t\tGENMASK(31, 20)\n\n#define MT_AGG_SCR\t\t\tMT_WF_AGG(0x0fc)\n#define MT_AGG_SCR_NLNAV_MID_PTEC_DIS\tBIT(3)\n\n#define MT_WF_ARB_BASE\t\t\t((dev)->reg_map[MT_ARB_BASE])\n#define MT_WF_ARB(ofs)\t\t\t(MT_WF_ARB_BASE + (ofs))\n\n#define MT_ARB_RQCR\t\t\tMT_WF_ARB(0x070)\n#define MT_ARB_RQCR_RX_START\t\tBIT(0)\n#define MT_ARB_RQCR_RXV_START\t\tBIT(4)\n#define MT_ARB_RQCR_RXV_R_EN\t\tBIT(7)\n#define MT_ARB_RQCR_RXV_T_EN\t\tBIT(8)\n#define MT_ARB_RQCR_BAND_SHIFT\t\t16\n\n#define MT_ARB_SCR\t\t\tMT_WF_ARB(0x080)\n#define MT_ARB_SCR_TX0_DISABLE\t\tBIT(8)\n#define MT_ARB_SCR_RX0_DISABLE\t\tBIT(9)\n#define MT_ARB_SCR_TX1_DISABLE\t\tBIT(10)\n#define MT_ARB_SCR_RX1_DISABLE\t\tBIT(11)\n\n#define MT_WF_TMAC_BASE\t\t\t((dev)->reg_map[MT_TMAC_BASE])\n#define MT_WF_TMAC(ofs)\t\t\t(MT_WF_TMAC_BASE + (ofs))\n\n#define MT_TMAC_CDTR\t\t\tMT_WF_TMAC(0x090)\n#define MT_TMAC_ODTR\t\t\tMT_WF_TMAC(0x094)\n#define MT_TIMEOUT_VAL_PLCP\t\tGENMASK(15, 0)\n#define MT_TIMEOUT_VAL_CCA\t\tGENMASK(31, 16)\n\n#define MT_TMAC_TRCR(_band)\t\tMT_WF_TMAC((_band) ? 0x070 : 0x09c)\n#define MT_TMAC_TRCR_CCA_SEL\t\tGENMASK(31, 30)\n#define MT_TMAC_TRCR_SEC_CCA_SEL\tGENMASK(29, 28)\n\n#define MT_TMAC_ICR(_band)\t\tMT_WF_TMAC((_band) ? 0x074 : 0x0a4)\n#define MT_IFS_EIFS\t\t\tGENMASK(8, 0)\n#define MT_IFS_RIFS\t\t\tGENMASK(14, 10)\n#define MT_IFS_SIFS\t\t\tGENMASK(22, 16)\n#define MT_IFS_SLOT\t\t\tGENMASK(30, 24)\n\n#define MT_TMAC_CTCR0\t\t\tMT_WF_TMAC(0x0f4)\n#define MT_TMAC_CTCR0_INS_DDLMT_REFTIME\tGENMASK(5, 0)\n#define MT_TMAC_CTCR0_INS_DDLMT_DENSITY\tGENMASK(15, 12)\n#define MT_TMAC_CTCR0_INS_DDLMT_EN\tBIT(17)\n#define MT_TMAC_CTCR0_INS_DDLMT_VHT_SMPDU_EN\tBIT(18)\n\n#define MT_WF_RMAC_BASE\t\t\t((dev)->reg_map[MT_RMAC_BASE])\n#define MT_WF_RMAC(ofs)\t\t\t(MT_WF_RMAC_BASE + (ofs))\n\n#define MT_WF_RFCR(_band)\t\tMT_WF_RMAC((_band) ? 0x100 : 0x000)\n#define MT_WF_RFCR_DROP_STBC_MULTI\tBIT(0)\n#define MT_WF_RFCR_DROP_FCSFAIL\t\tBIT(1)\n#define MT_WF_RFCR_DROP_VERSION\t\tBIT(3)\n#define MT_WF_RFCR_DROP_PROBEREQ\tBIT(4)\n#define MT_WF_RFCR_DROP_MCAST\t\tBIT(5)\n#define MT_WF_RFCR_DROP_BCAST\t\tBIT(6)\n#define MT_WF_RFCR_DROP_MCAST_FILTERED\tBIT(7)\n#define MT_WF_RFCR_DROP_A3_MAC\t\tBIT(8)\n#define MT_WF_RFCR_DROP_A3_BSSID\tBIT(9)\n#define MT_WF_RFCR_DROP_A2_BSSID\tBIT(10)\n#define MT_WF_RFCR_DROP_OTHER_BEACON\tBIT(11)\n#define MT_WF_RFCR_DROP_FRAME_REPORT\tBIT(12)\n#define MT_WF_RFCR_DROP_CTL_RSV\t\tBIT(13)\n#define MT_WF_RFCR_DROP_CTS\t\tBIT(14)\n#define MT_WF_RFCR_DROP_RTS\t\tBIT(15)\n#define MT_WF_RFCR_DROP_DUPLICATE\tBIT(16)\n#define MT_WF_RFCR_DROP_OTHER_BSS\tBIT(17)\n#define MT_WF_RFCR_DROP_OTHER_UC\tBIT(18)\n#define MT_WF_RFCR_DROP_OTHER_TIM\tBIT(19)\n#define MT_WF_RFCR_DROP_NDPA\t\tBIT(20)\n#define MT_WF_RFCR_DROP_UNWANTED_CTL\tBIT(21)\n\n#define MT_WF_RMAC_MORE(_band)\t\tMT_WF_RMAC((_band) ? 0x124 : 0x024)\n#define MT_WF_RMAC_MORE_MUAR_MODE\tGENMASK(31, 30)\n\n#define MT_WF_RFCR1(_band)\t\tMT_WF_RMAC((_band) ? 0x104 : 0x004)\n#define MT_WF_RFCR1_DROP_ACK\t\tBIT(4)\n#define MT_WF_RFCR1_DROP_BF_POLL\tBIT(5)\n#define MT_WF_RFCR1_DROP_BA\t\tBIT(6)\n#define MT_WF_RFCR1_DROP_CFEND\t\tBIT(7)\n#define MT_WF_RFCR1_DROP_CFACK\t\tBIT(8)\n\n#define MT_CHFREQ(_band)\t\tMT_WF_RMAC((_band) ? 0x130 : 0x030)\n\n#define MT_WF_RMAC_MAR0\t\t\tMT_WF_RMAC(0x025c)\n#define MT_WF_RMAC_MAR1\t\t\tMT_WF_RMAC(0x0260)\n#define MT_WF_RMAC_MAR1_ADDR\t\tGENMASK(15, 0)\n#define MT_WF_RMAC_MAR1_START\t\tBIT(16)\n#define MT_WF_RMAC_MAR1_WRITE\t\tBIT(17)\n#define MT_WF_RMAC_MAR1_IDX\t\tGENMASK(29, 24)\n#define MT_WF_RMAC_MAR1_GROUP\t\tGENMASK(31, 30)\n\n#define MT_WF_RMAC_MIB_TIME0\t\tMT_WF_RMAC(0x03c4)\n#define MT_WF_RMAC_MIB_RXTIME_CLR\tBIT(31)\n#define MT_WF_RMAC_MIB_RXTIME_EN\tBIT(30)\n\n#define MT_WF_RMAC_MIB_AIRTIME0\t\tMT_WF_RMAC(0x0380)\n\n#define MT_WF_RMAC_MIB_TIME5\t\tMT_WF_RMAC(0x03d8)\n#define MT_WF_RMAC_MIB_TIME6\t\tMT_WF_RMAC(0x03dc)\n#define MT_MIB_OBSSTIME_MASK\t\tGENMASK(23, 0)\n\n#define MT_WF_DMA_BASE\t\t\t((dev)->reg_map[MT_DMA_BASE])\n#define MT_WF_DMA(ofs)\t\t\t(MT_WF_DMA_BASE + (ofs))\n\n#define MT_DMA_DCR0\t\t\tMT_WF_DMA(0x000)\n#define MT_DMA_DCR0_MAX_RX_LEN\t\tGENMASK(15, 2)\n#define MT_DMA_DCR0_DAMSDU_EN\t\tBIT(16)\n#define MT_DMA_DCR0_RX_VEC_DROP\t\tBIT(17)\n#define MT_DMA_DCR0_RX_HDR_TRANS_EN\tBIT(19)\n\n#define MT_DMA_RCFR0(_band)\t\tMT_WF_DMA(0x070 + (_band) * 0x40)\n#define MT_DMA_RCFR0_MCU_RX_MGMT\tBIT(2)\n#define MT_DMA_RCFR0_MCU_RX_CTL_NON_BAR\tBIT(3)\n#define MT_DMA_RCFR0_MCU_RX_CTL_BAR\tBIT(4)\n#define MT_DMA_RCFR0_MCU_RX_TDLS\tBIT(19)\n#define MT_DMA_RCFR0_MCU_RX_BYPASS\tBIT(21)\n#define MT_DMA_RCFR0_RX_DROPPED_UCAST\tGENMASK(25, 24)\n#define MT_DMA_RCFR0_RX_DROPPED_MCAST\tGENMASK(27, 26)\n\n#define MT_WF_PF_BASE\t\t\t((dev)->reg_map[MT_PF_BASE])\n#define MT_WF_PF(ofs)\t\t\t(MT_WF_PF_BASE + (ofs))\n\n#define MT_WF_PFCR\t\t\tMT_WF_PF(0x000)\n#define MT_WF_PFCR_TDLS_EN\t\tBIT(9)\n\n#define MT_WTBL_BASE(dev)\t\t((dev)->reg_map[MT_WTBL_BASE_ADDR])\n#define MT_WTBL_ENTRY_SIZE\t\t256\n\n#define MT_WTBL_OFF_BASE\t\t((dev)->reg_map[MT_WTBL_BASE_OFF])\n#define MT_WTBL_OFF(n)\t\t\t(MT_WTBL_OFF_BASE + (n))\n\n#define MT_WTBL_W0_KEY_IDX\t\tGENMASK(24, 23)\n#define MT_WTBL_W0_RX_KEY_VALID\t\tBIT(26)\n#define MT_WTBL_W0_RX_IK_VALID\t\tBIT(27)\n\n#define MT_WTBL_W2_KEY_TYPE\t\tGENMASK(7, 4)\n\n#define MT_WTBL_UPDATE\t\t\tMT_WTBL_OFF(0x030)\n#define MT_WTBL_UPDATE_WLAN_IDX\t\tGENMASK(7, 0)\n#define MT_WTBL_UPDATE_RXINFO_UPDATE\tBIT(11)\n#define MT_WTBL_UPDATE_ADM_COUNT_CLEAR\tBIT(12)\n#define MT_WTBL_UPDATE_RATE_UPDATE\tBIT(13)\n#define MT_WTBL_UPDATE_TX_COUNT_CLEAR\tBIT(14)\n#define MT_WTBL_UPDATE_BUSY\t\tBIT(31)\n\n#define MT_TOP_MISC(ofs)\t\t((dev)->reg_map[MT_TOP_MISC_BASE] + (ofs))\n#define MT_CONN_ON_MISC\t\t\tMT_TOP_MISC(0x1140)\n#define MT_TOP_MISC2_FW_N9_RDY\t\tBIT(2)\n\n#define MT_WTBL_ON_BASE\t\t\t((dev)->reg_map[MT_WTBL_BASE_ON])\n#define MT_WTBL_ON(_n)\t\t\t(MT_WTBL_ON_BASE + (_n))\n\n#define MT_WTBL_RICR0\t\t\tMT_WTBL_ON(0x010)\n#define MT_WTBL_RICR1\t\t\tMT_WTBL_ON(0x014)\n\n#define MT_WTBL_RIUCR0\t\t\tMT_WTBL_ON(0x020)\n\n#define MT_WTBL_RIUCR1\t\t\tMT_WTBL_ON(0x024)\n#define MT_WTBL_RIUCR1_RATE0\t\tGENMASK(11, 0)\n#define MT_WTBL_RIUCR1_RATE1\t\tGENMASK(23, 12)\n#define MT_WTBL_RIUCR1_RATE2_LO\t\tGENMASK(31, 24)\n\n#define MT_WTBL_RIUCR2\t\t\tMT_WTBL_ON(0x028)\n#define MT_WTBL_RIUCR2_RATE2_HI\t\tGENMASK(3, 0)\n#define MT_WTBL_RIUCR2_RATE3\t\tGENMASK(15, 4)\n#define MT_WTBL_RIUCR2_RATE4\t\tGENMASK(27, 16)\n#define MT_WTBL_RIUCR2_RATE5_LO\t\tGENMASK(31, 28)\n\n#define MT_WTBL_RIUCR3\t\t\tMT_WTBL_ON(0x02c)\n#define MT_WTBL_RIUCR3_RATE5_HI\t\tGENMASK(7, 0)\n#define MT_WTBL_RIUCR3_RATE6\t\tGENMASK(19, 8)\n#define MT_WTBL_RIUCR3_RATE7\t\tGENMASK(31, 20)\n\n#define MT_WTBL_W3_RTS\t\t\tBIT(22)\n\n#define MT_WTBL_W5_CHANGE_BW_RATE\tGENMASK(7, 5)\n#define MT_WTBL_W5_SHORT_GI_20\t\tBIT(8)\n#define MT_WTBL_W5_SHORT_GI_40\t\tBIT(9)\n#define MT_WTBL_W5_SHORT_GI_80\t\tBIT(10)\n#define MT_WTBL_W5_SHORT_GI_160\t\tBIT(11)\n#define MT_WTBL_W5_BW_CAP\t\tGENMASK(13, 12)\n#define MT_WTBL_W5_MPDU_FAIL_COUNT\tGENMASK(25, 23)\n#define MT_WTBL_W5_MPDU_OK_COUNT\tGENMASK(28, 26)\n#define MT_WTBL_W5_RATE_IDX\t\tGENMASK(31, 29)\n\n#define MT_WTBL_W27_CC_BW_SEL\t\tGENMASK(6, 5)\n\n#define MT_LPON(_n)\t\t\t((dev)->reg_map[MT_LPON_BASE] + (_n))\n\n#define MT_LPON_TCR0(_n)\t\tMT_LPON(0x010 + ((_n) * 4))\n#define MT_LPON_TCR2(_n)\t\tMT_LPON(0x0f8 + ((_n) - 2) * 4)\n#define MT_LPON_TCR_MODE\t\tGENMASK(1, 0)\n#define MT_LPON_TCR_READ\t\tGENMASK(1, 0)\n#define MT_LPON_TCR_WRITE\t\tBIT(0)\n#define MT_LPON_TCR_ADJUST\t\tBIT(1)\n\n#define MT_LPON_UTTR0\t\t\tMT_LPON(0x018)\n#define MT_LPON_UTTR1\t\t\tMT_LPON(0x01c)\n\n#define MT_WF_MIB_BASE\t\t\t(dev->reg_map[MT_MIB_BASE])\n#define MT_WF_MIB(_band, ofs)\t\t(MT_WF_MIB_BASE + (ofs) + (_band) * 0x200)\n\n#define MT_WF_MIB_SCR0\t\t\tMT_WF_MIB(0, 0)\n#define MT_MIB_SCR0_AGG_CNT_RANGE_EN\tBIT(21)\n\n#define MT_MIB_M0_MISC_CR(_band)\tMT_WF_MIB(_band, 0x00c)\n\n#define MT_MIB_SDR3(_band)\t\tMT_WF_MIB(_band, 0x014)\n#define MT_MIB_SDR3_FCS_ERR_MASK\tGENMASK(15, 0)\n\n#define MT_MIB_SDR9(_band)\t\tMT_WF_MIB(_band, 0x02c)\n#define MT_MIB_SDR9_BUSY_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR14(_band)\t\tMT_WF_MIB(_band, 0x040)\n#define MT_MIB_AMPDU_MPDU_COUNT\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR15(_band)\t\tMT_WF_MIB(_band, 0x044)\n#define MT_MIB_AMPDU_ACK_COUNT\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR16(_band)\t\tMT_WF_MIB(_band, 0x048)\n#define MT_MIB_SDR16_BUSY_MASK\t\tGENMASK(23, 0)\n\n#define MT_MIB_SDR36(_band)\t\tMT_WF_MIB(_band, 0x098)\n#define MT_MIB_SDR36_TXTIME_MASK\tGENMASK(23, 0)\n#define MT_MIB_SDR37(_band)\t\tMT_WF_MIB(_band, 0x09c)\n#define MT_MIB_SDR37_RXTIME_MASK\tGENMASK(23, 0)\n\n#define MT_MIB_MB_SDR0(_band, n)\tMT_WF_MIB(_band, 0x100 + ((n) << 4))\n#define MT_MIB_RTS_RETRIES_COUNT_MASK\tGENMASK(31, 16)\n#define MT_MIB_RTS_COUNT_MASK\t\tGENMASK(15, 0)\n\n#define MT_MIB_MB_SDR1(_band, n)\tMT_WF_MIB(_band, 0x104 + ((n) << 4))\n#define MT_MIB_BA_MISS_COUNT_MASK\tGENMASK(15, 0)\n#define MT_MIB_ACK_FAIL_COUNT_MASK\tGENMASK(31, 16)\n\n#define MT_MIB_ARNG(n)\t\t\tMT_WF_MIB(0, 0x4b8 + ((n) << 2))\n\n#define MT_TX_AGG_CNT(_band, n)\t\tMT_WF_MIB(_band, 0xa8 + ((n) << 2))\n\n#define MT_DMA_SHDL(ofs)\t\t(dev->reg_map[MT_DMA_SHDL_BASE] + (ofs))\n\n#define MT_DMASHDL_BASE\t\t\t0x5000a000\n#define MT_DMASHDL_OPTIONAL\t\t0x008\n#define MT_DMASHDL_PAGE\t\t\t0x00c\n\n#define MT_DMASHDL_REFILL\t\t0x010\n\n#define MT_DMASHDL_PKT_MAX_SIZE\t\t0x01c\n#define MT_DMASHDL_PKT_MAX_SIZE_PLE\tGENMASK(11, 0)\n#define MT_DMASHDL_PKT_MAX_SIZE_PSE\tGENMASK(27, 16)\n\n#define MT_DMASHDL_GROUP_QUOTA(_n)\t(0x020 + ((_n) << 2))\n#define MT_DMASHDL_GROUP_QUOTA_MIN\tGENMASK(11, 0)\n#define MT_DMASHDL_GROUP_QUOTA_MAX\tGENMASK(27, 16)\n\n#define MT_DMASHDL_SCHED_SET0\t\t0x0b0\n#define MT_DMASHDL_SCHED_SET1\t\t0x0b4\n\n#define MT_DMASHDL_Q_MAP(_n)\t\t(0x0d0 + ((_n) << 2))\n#define MT_DMASHDL_Q_MAP_MASK\t\tGENMASK(3, 0)\n#define MT_DMASHDL_Q_MAP_SHIFT(_n)\t(4 * ((_n) % 8))\n\n#define MT_LED_BASE_PHYS\t\t0x80024000\n#define MT_LED_PHYS(_n)\t\t\t(MT_LED_BASE_PHYS + (_n))\n\n#define MT_LED_CTRL\t\t\tMT_LED_PHYS(0x00)\n\n#define MT_LED_CTRL_REPLAY(_n)\t\tBIT(0 + (8 * (_n)))\n#define MT_LED_CTRL_POLARITY(_n)\tBIT(1 + (8 * (_n)))\n#define MT_LED_CTRL_TX_BLINK_MODE(_n)\tBIT(2 + (8 * (_n)))\n#define MT_LED_CTRL_TX_MANUAL_BLINK(_n)\tBIT(3 + (8 * (_n)))\n#define MT_LED_CTRL_BAND(_n)\t\tBIT(4 + (8 * (_n)))\n#define MT_LED_CTRL_TX_OVER_BLINK(_n)\tBIT(5 + (8 * (_n)))\n#define MT_LED_CTRL_KICK(_n)\t\tBIT(7 + (8 * (_n)))\n\n#define MT_LED_STATUS_0(_n)\t\tMT_LED_PHYS(0x10 + ((_n) * 8))\n#define MT_LED_STATUS_1(_n)\t\tMT_LED_PHYS(0x14 + ((_n) * 8))\n#define MT_LED_STATUS_OFF\t\tGENMASK(31, 24)\n#define MT_LED_STATUS_ON\t\tGENMASK(23, 16)\n#define MT_LED_STATUS_DURATION\t\tGENMASK(15, 0)\n\n#define MT_PDMA_BUSY\t\t\t0x82000504\n#define MT_PDMA_TX_BUSY\t\t\tBIT(0)\n#define MT_PDMA_RX_BUSY\t\t\tBIT(1)\n\n#define MT_EFUSE_BASE\t\t\t((dev)->reg_map[MT_EFUSE_ADDR_BASE])\n#define MT_EFUSE_BASE_CTRL\t\t0x000\n#define MT_EFUSE_BASE_CTRL_EMPTY\tBIT(30)\n\n#define MT_EFUSE_CTRL\t\t\t0x008\n#define MT_EFUSE_CTRL_AOUT\t\tGENMASK(5, 0)\n#define MT_EFUSE_CTRL_MODE\t\tGENMASK(7, 6)\n#define MT_EFUSE_CTRL_LDO_OFF_TIME\tGENMASK(13, 8)\n#define MT_EFUSE_CTRL_LDO_ON_TIME\tGENMASK(15, 14)\n#define MT_EFUSE_CTRL_AIN\t\tGENMASK(25, 16)\n#define MT_EFUSE_CTRL_VALID\t\tBIT(29)\n#define MT_EFUSE_CTRL_KICK\t\tBIT(30)\n#define MT_EFUSE_CTRL_SEL\t\tBIT(31)\n\n#define MT_EFUSE_WDATA(_i)\t\t(0x010 + ((_i) * 4))\n#define MT_EFUSE_RDATA(_i)\t\t(0x030 + ((_i) * 4))\n\n \n#define MT_INFRACFG_MISC\t\t0x700\n#define MT_INFRACFG_MISC_AP2CONN_WAKE\tBIT(1)\n\n#define MT_UMAC_BASE\t\t\t0x7c000000\n#define MT_UMAC(ofs)\t\t\t(MT_UMAC_BASE + (ofs))\n#define MT_UDMA_TX_QSEL\t\t\tMT_UMAC(0x008)\n#define MT_FW_DL_EN\t\t\tBIT(3)\n\n#define MT_UDMA_WLCFG_1\t\t\tMT_UMAC(0x00c)\n#define MT_WL_RX_AGG_PKT_LMT\t\tGENMASK(7, 0)\n#define MT_WL_TX_TMOUT_LMT\t\tGENMASK(27, 8)\n\n#define MT_UDMA_WLCFG_0\t\t\tMT_UMAC(0x18)\n#define MT_WL_RX_AGG_TO\t\t\tGENMASK(7, 0)\n#define MT_WL_RX_AGG_LMT\t\tGENMASK(15, 8)\n#define MT_WL_TX_TMOUT_FUNC_EN\t\tBIT(16)\n#define MT_WL_TX_DPH_CHK_EN\t\tBIT(17)\n#define MT_WL_RX_MPSZ_PAD0\t\tBIT(18)\n#define MT_WL_RX_FLUSH\t\t\tBIT(19)\n#define MT_TICK_1US_EN\t\t\tBIT(20)\n#define MT_WL_RX_AGG_EN\t\t\tBIT(21)\n#define MT_WL_RX_EN\t\t\tBIT(22)\n#define MT_WL_TX_EN\t\t\tBIT(23)\n#define MT_WL_RX_BUSY\t\t\tBIT(30)\n#define MT_WL_TX_BUSY\t\t\tBIT(31)\n\n#define MT_MCU_PTA_BASE\t\t\t0x81060000\n#define MT_MCU_PTA(_n)\t\t\t(MT_MCU_PTA_BASE + (_n))\n\n#define MT_ANT_SWITCH_CON(_n)\t\tMT_MCU_PTA(0x0c8 + ((_n) - 1) * 4)\n#define MT_ANT_SWITCH_CON_MODE(_n)\t(GENMASK(4, 0) << (_n * 8))\n#define MT_ANT_SWITCH_CON_MODE1(_n)\t(GENMASK(3, 0) << (_n * 8))\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}