{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747356277113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747356277114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 12:44:37 2025 " "Processing started: Fri May 16 12:44:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747356277114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356277114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CS701 -c DE1-SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CS701 -c DE1-SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356277114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747356277495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747356277495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/audioclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audioclock_1/audioclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioClock-rtl " "Found design unit 1: AudioClock-rtl" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282224 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioClock " "Found entity 1: AudioClock" {  } { { "ip/AudioClock_1/AudioClock.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/audioclock_audio_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClock_audio_pll_0 " "Found entity 1: AudioClock_audio_pll_0" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audioclock_1/submodules/audioclock_audio_pll_0_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/audioclock_1/submodules/audioclock_audio_pll_0_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 AudioClock_audio_pll_0_audio_pll " "Found entity 1: AudioClock_audio_pll_0_audio_pll" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiofifo/audiofifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiofifo/audiofifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiofifo-SYN " "Found design unit 1: audiofifo-SYN" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282234 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioFifo " "Found entity 1: AudioFifo" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/audiorom/audiorom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/audiorom/audiorom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audiorom-SYN " "Found design unit 1: audiorom-SYN" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282236 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioRom " "Found entity 1: AudioRom" {  } { { "ip/AudioRom/AudioRom.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioRom/AudioRom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/tdmaminfifo/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/tdmaminfifo/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282238 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio-rtl " "Found design unit 1: Audio-rtl" {  } { { "src/Audio/Audio.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282241 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio " "Found entity 1: Audio" {  } { { "src/Audio/Audio.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiocontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiocontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioControl-rtl " "Found design unit 1: AudioControl-rtl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282243 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioControl " "Found entity 1: AudioControl" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioIn-rtl " "Found design unit 1: AudioIn-rtl" {  } { { "src/Audio/AudioIn.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282245 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioIn " "Found entity 1: AudioIn" {  } { { "src/Audio/AudioIn.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audioout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audioout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioOut-rtl " "Found design unit 1: AudioOut-rtl" {  } { { "src/Audio/AudioOut.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282248 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioOut " "Found entity 1: AudioOut" {  } { { "src/Audio/AudioOut.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioOut.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/audio/audiotones.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/audio/audiotones.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AudioTones-rtl " "Found design unit 1: AudioTones-rtl" {  } { { "src/Audio/AudioTones.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282250 ""} { "Info" "ISGN_ENTITY_NAME" "1 AudioTones " "Found entity 1: AudioTones" {  } { { "src/Audio/AudioTones.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioTones.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/hexseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/misc/hexseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSeg-rtl " "Found design unit 1: HexSeg-rtl" {  } { { "src/Misc/HexSeg.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282252 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSeg " "Found entity 1: HexSeg" {  } { { "src/Misc/HexSeg.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/misc/hexseg6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/misc/hexseg6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexSeg6-rtl " "Found design unit 1: HexSeg6-rtl" {  } { { "src/Misc/HexSeg6.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282254 ""} { "Info" "ISGN_ENTITY_NAME" "1 HexSeg6 " "Found entity 1: HexSeg6" {  } { { "src/Misc/HexSeg6.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282256 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282258 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282260 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282262 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "src/TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282265 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282267 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "src/TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282269 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "src/TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspdp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspdp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspDp-behavioural " "Found design unit 1: AspDp-behavioural" {  } { { "src/AspDp.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282271 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspDp " "Found entity 1: AspDp" {  } { { "src/AspDp.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspadc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspadc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspAdc-rtl " "Found design unit 1: AspAdc-rtl" {  } { { "src/AspAdc.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282273 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspAdc " "Found entity 1: AspAdc" {  } { { "src/AspAdc.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspAdc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspdac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspDac-rtl " "Found design unit 1: AspDac-rtl" {  } { { "src/AspDac.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282276 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspDac " "Found entity 1: AspDac" {  } { { "src/AspDac.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspDac.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/aspexample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/aspexample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AspExample-rtl " "Found design unit 1: AspExample-rtl" {  } { { "src/AspExample.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282278 ""} { "Info" "ISGN_ENTITY_NAME" "1 AspExample " "Found entity 1: AspExample" {  } { { "src/AspExample.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-rtl " "Found design unit 1: TopLevel-rtl" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282280 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282280 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747356282457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio Audio:adc_dac " "Elaborating entity \"Audio\" for hierarchy \"Audio:adc_dac\"" {  } { { "src/TopLevel.vhd" "adc_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock Audio:adc_dac\|AudioClock:audio_clock " "Elaborating entity \"AudioClock\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\"" {  } { { "src/Audio/Audio.vhd" "audio_clock" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock_audio_pll_0 Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0 " "Elaborating entity \"AudioClock_audio_pll_0\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\"" {  } { { "ip/AudioClock_1/AudioClock.vhd" "audio_pll_0" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/AudioClock.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioClock_audio_pll_0_audio_pll Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll " "Elaborating entity \"AudioClock_audio_pll_0_audio_pll\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "audio_pll" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "altera_pll_i" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282502 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747356282504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 12.288135 MHz " "Parameter \"output_clock_frequency0\" = \"12.288135 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282504 ""}  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356282504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" "reset_from_locked" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioControl Audio:adc_dac\|AudioControl:audio_control " "Elaborating entity \"AudioControl\" for hierarchy \"Audio:adc_dac\|AudioControl:audio_control\"" {  } { { "src/Audio/Audio.vhd" "audio_control" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ready AudioControl.vhd(43) " "Verilog HDL or VHDL warning at AudioControl.vhd(43): object \"ready\" assigned a value but never read" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747356282510 "|TopLevel|Audio:adc_dac|AudioControl:audio_control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "success AudioControl.vhd(44) " "Verilog HDL or VHDL warning at AudioControl.vhd(44): object \"success\" assigned a value but never read" {  } { { "src/Audio/AudioControl.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioControl.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747356282510 "|TopLevel|Audio:adc_dac|AudioControl:audio_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioIn Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc " "Elaborating entity \"AudioIn\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\"" {  } { { "src/Audio/Audio.vhd" "\\audio_adc:audio_adc" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioFifo Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo " "Elaborating entity \"AudioFifo\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\"" {  } { { "src/Audio/AudioIn.vhd" "fifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/AudioIn.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/AudioFifo/AudioFifo.vhd" "dcfifo_component" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\"" {  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282685 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component " "Instantiated megafunction \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 17 " "Parameter \"lpm_width\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 6 " "Parameter \"rdsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 6 " "Parameter \"wrsync_delaypipe\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356282685 ""}  } { { "ip/AudioFifo/AudioFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/AudioFifo/AudioFifo.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356282685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_qil1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_qil1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_qil1 " "Found entity 1: dcfifo_qil1" {  } { { "db/dcfifo_qil1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_qil1 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated " "Elaborating entity \"dcfifo_qil1\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_9g6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_9g6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_9g6 " "Found entity 1: a_graycounter_9g6" {  } { { "db/a_graycounter_9g6.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_9g6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_9g6 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_9g6:rdptr_g1p " "Elaborating entity \"a_graycounter_9g6\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_9g6:rdptr_g1p\"" {  } { { "db/dcfifo_qil1.tdf" "rdptr_g1p" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5ub " "Found entity 1: a_graycounter_5ub" {  } { { "db/a_graycounter_5ub.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_graycounter_5ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5ub Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_5ub:wrptr_g1p " "Elaborating entity \"a_graycounter_5ub\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|a_graycounter_5ub:wrptr_g1p\"" {  } { { "db/dcfifo_qil1.tdf" "wrptr_g1p" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cia1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cia1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cia1 " "Found entity 1: altsyncram_cia1" {  } { { "db/altsyncram_cia1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_cia1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cia1 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|altsyncram_cia1:fifo_ram " "Elaborating entity \"altsyncram_cia1\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|altsyncram_cia1:fifo_ram\"" {  } { { "db/dcfifo_qil1.tdf" "fifo_ram" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_e9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_e9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_e9l " "Found entity 1: alt_synch_pipe_e9l" {  } { { "db/alt_synch_pipe_e9l.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_e9l Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_e9l\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\"" {  } { { "db/dcfifo_qil1.tdf" "rs_dgwp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_vu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_vu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_vu8 " "Found entity 1: dffpipe_vu8" {  } { { "db/dffpipe_vu8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_vu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_vu8 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10 " "Elaborating entity \"dffpipe_vu8\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_e9l:rs_dgwp\|dffpipe_vu8:dffpipe10\"" {  } { { "db/alt_synch_pipe_e9l.tdf" "dffpipe10" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_e9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_f9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_f9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_f9l " "Found entity 1: alt_synch_pipe_f9l" {  } { { "db/alt_synch_pipe_f9l.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_f9l Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_f9l\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\"" {  } { { "db/dcfifo_qil1.tdf" "ws_dgrp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe14 " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|alt_synch_pipe_f9l:ws_dgrp\|dffpipe_0v8:dffpipe14\"" {  } { { "db/alt_synch_pipe_f9l.tdf" "dffpipe14" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/alt_synch_pipe_f9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ru5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ru5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ru5 " "Found entity 1: cmpr_ru5" {  } { { "db/cmpr_ru5.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_ru5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ru5 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_ru5\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_ru5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_qil1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qu5 " "Found entity 1: cmpr_qu5" {  } { { "db/cmpr_qu5.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_qu5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qu5 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_qu5\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|cmpr_qu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_qil1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356282935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356282935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Audio:adc_dac\|AudioIn:\\audio_adc:audio_adc\|AudioFifo:fifo\|dcfifo:dcfifo_component\|dcfifo_qil1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_qil1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/dcfifo_qil1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AudioOut Audio:adc_dac\|AudioOut:audio_dac " "Elaborating entity \"AudioOut\" for hierarchy \"Audio:adc_dac\|AudioOut:audio_dac\"" {  } { { "src/Audio/Audio.vhd" "audio_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Audio/Audio.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356282950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMin TdmaMin:tdma_min " "Elaborating entity \"TdmaMin\" for hierarchy \"TdmaMin:tdma_min\"" {  } { { "src/TopLevel.vhd" "tdma_min" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSlots TdmaMin:tdma_min\|TdmaMinSlots:slots " "Elaborating entity \"TdmaMinSlots\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinSlots:slots\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "slots" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFabric TdmaMin:tdma_min\|TdmaMinFabric:fabric " "Elaborating entity \"TdmaMinFabric\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "fabric" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283138 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL Subtype or Type Declaration warning at TdmaMinFabric.vhd(29): subtype or type has null range" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1747356283139 "|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "TdmaMinFabric.vhd(29) " "VHDL warning at TdmaMinFabric.vhd(29): ignored assignment of value to null range" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 29 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1747356283139 "|TopLevel|TdmaMin:tdma_min|TdmaMinFabric:fabric"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "links " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"links\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1747356283139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinStage TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage " "Elaborating entity \"TdmaMinStage\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\"" {  } { { "src/TdmaMin/TdmaMinFabric.vhd" "\\staging:1:stage" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinFabric.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinSwitch TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch " "Elaborating entity \"TdmaMinSwitch\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinFabric:fabric\|TdmaMinStage:\\staging:1:stage\|TdmaMinSwitch:\\switches:0:switch\"" {  } { { "src/TdmaMin/TdmaMinStage.vhd" "\\switches:0:switch" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinStage.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:0:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinFifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo " "Elaborating entity \"TdmaMinFifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\"" {  } { { "src/TdmaMin/TdmaMinInterface.vhd" "fifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "scfifo_component" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\"" {  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component " "Instantiated megafunction \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 40 " "Parameter \"lpm_width\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747356283274 ""}  } { { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747356283274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_l191.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_l191.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_l191 " "Found entity 1: scfifo_l191" {  } { { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_l191 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated " "Elaborating entity \"scfifo_l191\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s791 " "Found entity 1: a_dpfifo_s791" {  } { { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s791 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo " "Elaborating entity \"a_dpfifo_s791\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\"" {  } { { "db/scfifo_l191.tdf" "dpfifo" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3i1 " "Found entity 1: altsyncram_r3i1" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3i1 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram " "Elaborating entity \"altsyncram_r3i1\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\"" {  } { { "db/a_dpfifo_s791.tdf" "FIFOram" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cmpr_7l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s791.tdf" "almost_full_comparer" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cmpr_7l8:three_comparison\"" {  } { { "db/a_dpfifo_s791.tdf" "three_comparison" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb " "Elaborating entity \"cntr_i2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_i2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s791.tdf" "rd_ptr_msb" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v27 " "Found entity 1: cntr_v27" {  } { { "db/cntr_v27.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_v27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v27 TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter " "Elaborating entity \"cntr_v27\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_v27:usedw_counter\"" {  } { { "db/a_dpfifo_s791.tdf" "usedw_counter" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j2b " "Found entity 1: cntr_j2b" {  } { { "db/cntr_j2b.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/cntr_j2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747356283470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356283470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j2b TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr " "Elaborating entity \"cntr_j2b\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|cntr_j2b:wr_ptr\"" {  } { { "db/a_dpfifo_s791.tdf" "wr_ptr" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:1:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:2:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TdmaMinInterface TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface " "Elaborating entity \"TdmaMinInterface\" for hierarchy \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\"" {  } { { "src/TdmaMin/TdmaMin.vhd" "\\interfaces:3:interface" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspAdc AspAdc:asp_adc " "Elaborating entity \"AspAdc\" for hierarchy \"AspAdc:asp_adc\"" {  } { { "src/TopLevel.vhd" "asp_adc" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspDac AspDac:asp_dac " "Elaborating entity \"AspDac\" for hierarchy \"AspDac:asp_dac\"" {  } { { "src/TopLevel.vhd" "asp_dac" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspDp AspDp:asp_dp " "Elaborating entity \"AspDp\" for hierarchy \"AspDp:asp_dp\"" {  } { { "src/TopLevel.vhd" "asp_dp" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AspExample AspExample:asp_example " "Elaborating entity \"AspExample\" for hierarchy \"AspExample:asp_example\"" {  } { { "src/TopLevel.vhd" "asp_example" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSeg6 AspExample:asp_example\|HexSeg6:hs6 " "Elaborating entity \"HexSeg6\" for hierarchy \"AspExample:asp_example\|HexSeg6:hs6\"" {  } { { "src/AspExample.vhd" "hs6" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/AspExample.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexSeg AspExample:asp_example\|HexSeg6:hs6\|HexSeg:hs0 " "Elaborating entity \"HexSeg\" for hierarchy \"AspExample:asp_example\|HexSeg6:hs6\|HexSeg:hs0\"" {  } { { "src/Misc/HexSeg6.vhd" "hs0" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/Misc/HexSeg6.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356283865 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:3:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:3:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:2:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:2:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:1:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:1:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 757 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 787 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 817 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\] " "Synthesized away node \"TdmaMin:tdma_min\|TdmaMinInterface:\\interfaces:0:interface\|TdmaMinFifo:fifo\|scfifo:scfifo_component\|scfifo_l191:auto_generated\|a_dpfifo_s791:dpfifo\|altsyncram_r3i1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_r3i1.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/altsyncram_r3i1.tdf" 847 2 0 } } { "db/a_dpfifo_s791.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/a_dpfifo_s791.tdf" 44 2 0 } } { "db/scfifo_l191.tdf" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/db/scfifo_l191.tdf" 35 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "ip/TdmaMinFifo/TdmaMinFifo.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/ip/TdmaMinFifo/TdmaMinFifo.vhd" 94 0 0 } } { "src/TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMinInterface.vhd" 44 0 0 } } { "src/TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TdmaMin/TdmaMin.vhd" 50 0 0 } } { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356284044 "|TopLevel|TdmaMin:tdma_min|TdmaMinInterface:\interfaces:0:interface|TdmaMinFifo:fifo|scfifo:scfifo_component|scfifo_l191:auto_generated|a_dpfifo_s791:dpfifo|altsyncram_r3i1:FIFOram|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747356284044 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747356284044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747356284501 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356284540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 21 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356284540 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 23 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1747356284540 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1747356284540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747356284787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747356285166 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747356285445 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747356285445 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Audio:adc_dac\|AudioClock:audio_clock\|AudioClock_audio_pll_0:audio_pll_0\|AudioClock_audio_pll_0_audio_pll:audio_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1747356285491 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1747356285491 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356285556 "|TopLevel|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/TopLevel.vhd" "" { Text "C:/Users/jbac208/Downloads/CS701-2/CS701-2/src/TopLevel.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747356285556 "|TopLevel|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747356285556 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1512 " "Implemented 1512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747356285558 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747356285558 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747356285558 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1256 " "Implemented 1256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747356285558 ""} { "Info" "ICUT_CUT_TM_RAMS" "178 " "Implemented 178 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747356285558 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747356285558 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747356285558 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747356285580 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 12:44:45 2025 " "Processing ended: Fri May 16 12:44:45 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747356285580 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747356285580 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747356285580 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747356285580 ""}
