<profile>

<section name = "Vitis HLS Report for 'divide_Pipeline_PARTIAL'" level="0">
<item name = "Date">Thu Dec 19 08:56:06 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">rsa.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.50 ns, 5.352 ns, 2.30 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 41, 85.000 ns, 0.348 us, 10, 41, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- PARTIAL">8, 38, 8, 2, 1, 1 ~ 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 315, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 68, 94, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 175, -</column>
<column name="Register">-, -, 1187, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_64ns_64ns_128_3_1_U27">mul_64ns_64ns_128_3_1, 0, 9, 34, 47, 0</column>
<column name="mul_64ns_64ns_128_3_1_U28">mul_64ns_64ns_128_3_1, 0, 9, 34, 47, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln151_fu_231_p2">+, 0, 0, 14, 6, 2</column>
<column name="k_V_15_fu_284_p2">+, 0, 0, 135, 128, 128</column>
<column name="k_V_fu_262_p2">+, 0, 0, 135, 128, 128</column>
<column name="ap_predicate_tran8to10_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_tran8to11_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln153_1_fu_226_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="icmp_ln153_fu_206_p2">icmp, 0, 0, 10, 6, 6</column>
<column name="or_ln151_fu_211_p2">or, 0, 0, 5, 5, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="UnifiedRetVal_reg_152">14, 3, 2, 6</column>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_exit_tran_regpp0">14, 3, 2, 6</column>
<column name="ap_phi_mux_UnifiedRetVal_phi_fu_157_p6">9, 2, 2, 4</column>
<column name="ap_return">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_k_V_13_load_1">9, 2, 64, 128</column>
<column name="grp_load_fu_168_p1">14, 3, 64, 192</column>
<column name="i_fu_70">9, 2, 6, 12</column>
<column name="k_V_13_fu_66">9, 2, 64, 128</column>
<column name="k_V_13_out">14, 3, 64, 192</column>
<column name="w_digits_data_V_address0">14, 3, 5, 15</column>
<column name="w_digits_data_V_d0">14, 3, 64, 192</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="UnifiedRetVal_reg_152">2, 0, 2, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_exit_tran_regpp0">2, 0, 3, 1</column>
<column name="ap_return_preg">2, 0, 2, 0</column>
<column name="i_cast24_reg_341">6, 0, 64, 58</column>
<column name="i_fu_70">6, 0, 6, 0</column>
<column name="icmp_ln153_1_reg_360">1, 0, 1, 0</column>
<column name="icmp_ln153_reg_346">1, 0, 1, 0</column>
<column name="k_V_13_fu_66">64, 0, 64, 0</column>
<column name="k_V_13_load_1_reg_394">64, 0, 64, 0</column>
<column name="k_V_14_reg_404">64, 0, 64, 0</column>
<column name="mul_ln885_2_reg_410">128, 0, 128, 0</column>
<column name="mul_ln885_reg_389">128, 0, 128, 0</column>
<column name="tmp_reg_337">1, 0, 1, 0</column>
<column name="trunc_ln149_1_reg_420">64, 0, 64, 0</column>
<column name="trunc_ln223_2_reg_415">64, 0, 64, 0</column>
<column name="trunc_ln223_reg_399">64, 0, 64, 0</column>
<column name="v_load_66_reg_374">64, 0, 64, 0</column>
<column name="v_load_reg_369">64, 0, 64, 0</column>
<column name="zext_ln146_cast_reg_331">64, 0, 128, 64</column>
<column name="zext_ln153_reg_355">4, 0, 64, 60</column>
<column name="i_cast24_reg_341">64, 32, 64, 58</column>
<column name="icmp_ln153_1_reg_360">64, 32, 1, 0</column>
<column name="icmp_ln153_reg_346">64, 32, 1, 0</column>
<column name="tmp_reg_337">64, 32, 1, 0</column>
<column name="zext_ln153_reg_355">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="ap_return">out, 2, ap_ctrl_hs, divide_Pipeline_PARTIAL, return value</column>
<column name="v_address0">out, 5, ap_memory, v, array</column>
<column name="v_ce0">out, 1, ap_memory, v, array</column>
<column name="v_q0">in, 64, ap_memory, v, array</column>
<column name="v_address1">out, 5, ap_memory, v, array</column>
<column name="v_ce1">out, 1, ap_memory, v, array</column>
<column name="v_q1">in, 64, ap_memory, v, array</column>
<column name="zext_ln146">in, 64, ap_none, zext_ln146, scalar</column>
<column name="w_digits_data_V_address0">out, 5, ap_memory, w_digits_data_V, array</column>
<column name="w_digits_data_V_ce0">out, 1, ap_memory, w_digits_data_V, array</column>
<column name="w_digits_data_V_we0">out, 1, ap_memory, w_digits_data_V, array</column>
<column name="w_digits_data_V_d0">out, 64, ap_memory, w_digits_data_V, array</column>
<column name="zext_ln110">in, 6, ap_none, zext_ln110, scalar</column>
<column name="n">in, 6, ap_none, n, scalar</column>
<column name="k_V_13_out">out, 64, ap_vld, k_V_13_out, pointer</column>
<column name="k_V_13_out_ap_vld">out, 1, ap_vld, k_V_13_out, pointer</column>
<column name="k_V_out">out, 64, ap_vld, k_V_out, pointer</column>
<column name="k_V_out_ap_vld">out, 1, ap_vld, k_V_out, pointer</column>
</table>
</item>
</section>
</profile>
