<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3947" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3947{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3947{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3947{left:601px;bottom:1141px;letter-spacing:-0.14px;}
#t4_3947{left:70px;bottom:325px;letter-spacing:-0.13px;word-spacing:-0.78px;}
#t5_3947{left:70px;bottom:309px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t6_3947{left:70px;bottom:292px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3947{left:70px;bottom:275px;letter-spacing:-0.13px;}
#t8_3947{left:70px;bottom:250px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t9_3947{left:70px;bottom:234px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#ta_3947{left:70px;bottom:217px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3947{left:70px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3947{left:70px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3947{left:70px;bottom:159px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#te_3947{left:70px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tf_3947{left:70px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tg_3947{left:79px;bottom:1043px;letter-spacing:-0.12px;}
#th_3947{left:178px;bottom:1043px;letter-spacing:-0.12px;}
#ti_3947{left:301px;bottom:1043px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tj_3947{left:79px;bottom:1020px;letter-spacing:-0.13px;}
#tk_3947{left:178px;bottom:1020px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_3947{left:301px;bottom:1020px;letter-spacing:-0.11px;}
#tm_3947{left:301px;bottom:1004px;letter-spacing:-0.12px;}
#tn_3947{left:301px;bottom:982px;letter-spacing:-0.11px;}
#to_3947{left:301px;bottom:965px;letter-spacing:-0.1px;}
#tp_3947{left:79px;bottom:943px;letter-spacing:-0.13px;}
#tq_3947{left:178px;bottom:943px;letter-spacing:-0.12px;}
#tr_3947{left:301px;bottom:943px;letter-spacing:-0.12px;}
#ts_3947{left:301px;bottom:921px;letter-spacing:-0.11px;}
#tt_3947{left:301px;bottom:904px;letter-spacing:-0.1px;}
#tu_3947{left:79px;bottom:881px;letter-spacing:-0.15px;}
#tv_3947{left:178px;bottom:881px;letter-spacing:-0.1px;}
#tw_3947{left:178px;bottom:865px;letter-spacing:-0.12px;}
#tx_3947{left:301px;bottom:881px;letter-spacing:-0.12px;}
#ty_3947{left:301px;bottom:865px;letter-spacing:-0.1px;}
#tz_3947{left:301px;bottom:848px;letter-spacing:-0.12px;}
#t10_3947{left:79px;bottom:825px;letter-spacing:-0.13px;}
#t11_3947{left:178px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_3947{left:301px;bottom:825px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_3947{left:79px;bottom:802px;letter-spacing:-0.13px;}
#t14_3947{left:178px;bottom:802px;letter-spacing:-0.12px;}
#t15_3947{left:301px;bottom:802px;letter-spacing:-0.12px;}
#t16_3947{left:79px;bottom:779px;letter-spacing:-0.15px;}
#t17_3947{left:178px;bottom:779px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t18_3947{left:301px;bottom:779px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t19_3947{left:301px;bottom:762px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_3947{left:79px;bottom:739px;letter-spacing:-0.14px;}
#t1b_3947{left:178px;bottom:739px;letter-spacing:-0.12px;}
#t1c_3947{left:178px;bottom:723px;letter-spacing:-0.11px;}
#t1d_3947{left:301px;bottom:739px;letter-spacing:-0.11px;}
#t1e_3947{left:301px;bottom:723px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_3947{left:79px;bottom:700px;letter-spacing:-0.13px;}
#t1g_3947{left:178px;bottom:700px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1h_3947{left:301px;bottom:700px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1i_3947{left:79px;bottom:677px;letter-spacing:-0.12px;}
#t1j_3947{left:178px;bottom:677px;letter-spacing:-0.11px;}
#t1k_3947{left:178px;bottom:660px;letter-spacing:-0.11px;}
#t1l_3947{left:301px;bottom:677px;letter-spacing:-0.12px;word-spacing:-0.54px;}
#t1m_3947{left:301px;bottom:660px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1n_3947{left:79px;bottom:637px;letter-spacing:-0.12px;}
#t1o_3947{left:178px;bottom:637px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1p_3947{left:301px;bottom:637px;letter-spacing:-0.11px;word-spacing:-0.78px;}
#t1q_3947{left:301px;bottom:620px;letter-spacing:-0.11px;}
#t1r_3947{left:301px;bottom:599px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t1s_3947{left:301px;bottom:582px;letter-spacing:-0.11px;}
#t1t_3947{left:79px;bottom:559px;letter-spacing:-0.15px;}
#t1u_3947{left:178px;bottom:559px;letter-spacing:-0.11px;}
#t1v_3947{left:301px;bottom:559px;letter-spacing:-0.11px;}
#t1w_3947{left:79px;bottom:536px;letter-spacing:-0.13px;}
#t1x_3947{left:178px;bottom:536px;letter-spacing:-0.13px;}
#t1y_3947{left:301px;bottom:536px;letter-spacing:-0.12px;}
#t1z_3947{left:301px;bottom:519px;letter-spacing:-0.12px;}
#t20_3947{left:301px;bottom:498px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t21_3947{left:301px;bottom:481px;letter-spacing:-0.12px;}
#t22_3947{left:301px;bottom:464px;letter-spacing:-0.14px;word-spacing:0.08px;}
#t23_3947{left:79px;bottom:441px;letter-spacing:-0.13px;}
#t24_3947{left:178px;bottom:441px;letter-spacing:-0.13px;}
#t25_3947{left:301px;bottom:441px;letter-spacing:-0.12px;}
#t26_3947{left:79px;bottom:418px;letter-spacing:-0.13px;}
#t27_3947{left:178px;bottom:418px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t28_3947{left:301px;bottom:418px;letter-spacing:-0.12px;}
#t29_3947{left:79px;bottom:396px;letter-spacing:-0.15px;}
#t2a_3947{left:178px;bottom:396px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t2b_3947{left:178px;bottom:379px;letter-spacing:-0.12px;}
#t2c_3947{left:301px;bottom:396px;letter-spacing:-0.12px;}
#t2d_3947{left:301px;bottom:379px;letter-spacing:-0.11px;word-spacing:-0.36px;}
#t2e_3947{left:301px;bottom:362px;letter-spacing:-0.12px;}
#t2f_3947{left:176px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2g_3947{left:262px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t2h_3947{left:79px;bottom:1066px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t2i_3947{left:178px;bottom:1066px;letter-spacing:-0.18px;}
#t2j_3947{left:301px;bottom:1066px;letter-spacing:-0.12px;}

.s1_3947{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3947{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3947{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3947{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_3947{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3947{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3947" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3947Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3947" style="-webkit-user-select: none;"><object width="935" height="1210" data="3947/3947.svg" type="image/svg+xml" id="pdf3947" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3947" class="t s1_3947">Vol. 3C </span><span id="t2_3947" class="t s1_3947">25-11 </span>
<span id="t3_3947" class="t s2_3947">VIRTUAL MACHINE CONTROL STRUCTURES </span>
<span id="t4_3947" class="t s3_3947">All other bits in this field are reserved, some to 0 and some to 1. Software should consult the VMX capability MSRs </span>
<span id="t5_3947" class="t s3_3947">IA32_VMX_PROCBASED_CTLS and IA32_VMX_TRUE_PROCBASED_CTLS (see Appendix A.3.2) to determine how </span>
<span id="t6_3947" class="t s3_3947">to set reserved bits. Failure to set reserved bits properly causes subsequent VM entries to fail (see Section </span>
<span id="t7_3947" class="t s3_3947">27.2.1.1). </span>
<span id="t8_3947" class="t s3_3947">The first processors to support the virtual-machine extensions supported only the 1-settings of bits 1, 4–6, 8, 13– </span>
<span id="t9_3947" class="t s3_3947">16, and 26. The VMX capability MSR IA32_VMX_PROCBASED_CTLS will always report that these bits must be 1. </span>
<span id="ta_3947" class="t s3_3947">Logical processors that support the 0-settings of any of these bits will support the VMX capability MSR IA32_VMX- </span>
<span id="tb_3947" class="t s3_3947">_TRUE_PROCBASED_CTLS MSR, and software should consult this MSR to discover support for the 0-settings of </span>
<span id="tc_3947" class="t s3_3947">these bits. Software that is not aware of the functionality of any one of these bits should set that bit to 1. </span>
<span id="td_3947" class="t s3_3947">Bit 31 of the primary processor-based VM-execution controls determines whether the secondary processor-based </span>
<span id="te_3947" class="t s3_3947">VM-execution controls are used. If that bit is 0, VM entry and VMX non-root operation function as if all the </span>
<span id="tf_3947" class="t s3_3947">secondary processor-based VM-execution controls were 0. Processors that support only the 0-setting of bit 31 of </span>
<span id="tg_3947" class="t s4_3947">12 </span><span id="th_3947" class="t s4_3947">RDTSC exiting </span><span id="ti_3947" class="t s4_3947">This control determines whether executions of RDTSC and RDTSCP cause VM exits. </span>
<span id="tj_3947" class="t s4_3947">15 </span><span id="tk_3947" class="t s4_3947">CR3-load exiting </span><span id="tl_3947" class="t s4_3947">In conjunction with the CR3-target controls (see Section 25.6.7), this control determines </span>
<span id="tm_3947" class="t s4_3947">whether executions of MOV to CR3 cause VM exits. See Section 26.1.3. </span>
<span id="tn_3947" class="t s4_3947">The first processors to support the virtual-machine extensions supported only the 1-setting </span>
<span id="to_3947" class="t s4_3947">of this control. </span>
<span id="tp_3947" class="t s4_3947">16 </span><span id="tq_3947" class="t s4_3947">CR3-store exiting </span><span id="tr_3947" class="t s4_3947">This control determines whether executions of MOV from CR3 cause VM exits. </span>
<span id="ts_3947" class="t s4_3947">The first processors to support the virtual-machine extensions supported only the 1-setting </span>
<span id="tt_3947" class="t s4_3947">of this control. </span>
<span id="tu_3947" class="t s4_3947">17 </span><span id="tv_3947" class="t s4_3947">Activate tertiary </span>
<span id="tw_3947" class="t s4_3947">controls </span>
<span id="tx_3947" class="t s4_3947">This control determines whether the tertiary processor-based VM-execution controls are </span>
<span id="ty_3947" class="t s4_3947">used. If this control is 0, the logical processor operates as if all the tertiary processor-based </span>
<span id="tz_3947" class="t s4_3947">VM-execution controls were also 0. </span>
<span id="t10_3947" class="t s4_3947">19 </span><span id="t11_3947" class="t s4_3947">CR8-load exiting </span><span id="t12_3947" class="t s4_3947">This control determines whether executions of MOV to CR8 cause VM exits. </span>
<span id="t13_3947" class="t s4_3947">20 </span><span id="t14_3947" class="t s4_3947">CR8-store exiting </span><span id="t15_3947" class="t s4_3947">This control determines whether executions of MOV from CR8 cause VM exits. </span>
<span id="t16_3947" class="t s4_3947">21 </span><span id="t17_3947" class="t s4_3947">Use TPR shadow </span><span id="t18_3947" class="t s4_3947">Setting this control to 1 enables TPR virtualization and other APIC-virtualization features. See </span>
<span id="t19_3947" class="t s4_3947">Chapter 30. </span>
<span id="t1a_3947" class="t s4_3947">22 </span><span id="t1b_3947" class="t s4_3947">NMI-window </span>
<span id="t1c_3947" class="t s4_3947">exiting </span>
<span id="t1d_3947" class="t s4_3947">If this control is 1, a VM exit occurs at the beginning of any instruction if there is no virtual- </span>
<span id="t1e_3947" class="t s4_3947">NMI blocking (see Section 25.4.2). </span>
<span id="t1f_3947" class="t s4_3947">23 </span><span id="t1g_3947" class="t s4_3947">MOV-DR exiting </span><span id="t1h_3947" class="t s4_3947">This control determines whether executions of MOV DR cause VM exits. </span>
<span id="t1i_3947" class="t s4_3947">24 </span><span id="t1j_3947" class="t s4_3947">Unconditional I/O </span>
<span id="t1k_3947" class="t s4_3947">exiting </span>
<span id="t1l_3947" class="t s4_3947">This control determines whether executions of I/O instructions (IN, INS/INSB/INSW/INSD, OUT, </span>
<span id="t1m_3947" class="t s4_3947">and OUTS/OUTSB/OUTSW/OUTSD) cause VM exits. </span>
<span id="t1n_3947" class="t s4_3947">25 </span><span id="t1o_3947" class="t s4_3947">Use I/O bitmaps </span><span id="t1p_3947" class="t s4_3947">This control determines whether I/O bitmaps are used to restrict executions of I/O instructions </span>
<span id="t1q_3947" class="t s4_3947">(see Section 25.6.4 and Section 26.1.3). </span>
<span id="t1r_3947" class="t s4_3947">For this control, “0” means “do not use I/O bitmaps” and “1” means “use I/O bitmaps.” If the I/O </span>
<span id="t1s_3947" class="t s4_3947">bitmaps are used, the setting of the “unconditional I/O exiting” control is ignored. </span>
<span id="t1t_3947" class="t s4_3947">27 </span><span id="t1u_3947" class="t s4_3947">Monitor trap flag </span><span id="t1v_3947" class="t s4_3947">If this control is 1, the monitor trap flag debugging feature is enabled. See Section 26.5.2. </span>
<span id="t1w_3947" class="t s4_3947">28 </span><span id="t1x_3947" class="t s4_3947">Use MSR bitmaps </span><span id="t1y_3947" class="t s4_3947">This control determines whether MSR bitmaps are used to control execution of the RDMSR </span>
<span id="t1z_3947" class="t s4_3947">and WRMSR instructions (see Section 25.6.9 and Section 26.1.3). </span>
<span id="t20_3947" class="t s4_3947">For this control, “0” means “do not use MSR bitmaps” and “1” means “use MSR bitmaps.” If the </span>
<span id="t21_3947" class="t s4_3947">MSR bitmaps are not used, all executions of the RDMSR and WRMSR instructions cause </span>
<span id="t22_3947" class="t s4_3947">VM exits. </span>
<span id="t23_3947" class="t s4_3947">29 </span><span id="t24_3947" class="t s4_3947">MONITOR exiting </span><span id="t25_3947" class="t s4_3947">This control determines whether executions of MONITOR cause VM exits. </span>
<span id="t26_3947" class="t s4_3947">30 </span><span id="t27_3947" class="t s4_3947">PAUSE exiting </span><span id="t28_3947" class="t s4_3947">This control determines whether executions of PAUSE cause VM exits. </span>
<span id="t29_3947" class="t s4_3947">31 </span><span id="t2a_3947" class="t s4_3947">Activate secondary </span>
<span id="t2b_3947" class="t s4_3947">controls </span>
<span id="t2c_3947" class="t s4_3947">This control determines whether the secondary processor-based VM-execution controls are </span>
<span id="t2d_3947" class="t s4_3947">used. If this control is 0, the logical processor operates as if all the secondary processor-based </span>
<span id="t2e_3947" class="t s4_3947">VM-execution controls were also 0. </span>
<span id="t2f_3947" class="t s5_3947">Table 25-6. </span><span id="t2g_3947" class="t s5_3947">Definitions of Primary Processor-Based VM-Execution Controls (Contd.) </span>
<span id="t2h_3947" class="t s6_3947">Bit Position(s) </span><span id="t2i_3947" class="t s6_3947">Name </span><span id="t2j_3947" class="t s6_3947">Description </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
