Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Wed Dec 14 11:32:41 2016
| Host             : JOHN-HP running 64-bit major release  (build 7600)
| Command          : report_power -file IMU_top_power_routed.rpt -pb IMU_top_power_summary_routed.pb -rpx IMU_top_power_routed.rpx
| Design           : IMU_top
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.234  |
| Dynamic (W)              | 0.111  |
| Device Static (W)        | 0.123  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 82.3   |
| Junction Temperature (C) | 27.7   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.003 |       10 |       --- |             --- |
| Slice Logic             |     0.003 |     1276 |       --- |             --- |
|   LUT as Logic          |     0.003 |      440 |     53200 |            0.83 |
|   CARRY4                |    <0.001 |      101 |     13300 |            0.76 |
|   Register              |    <0.001 |      490 |    106400 |            0.46 |
|   LUT as Shift Register |    <0.001 |        3 |     17400 |            0.02 |
|   F7/F8 Muxes           |    <0.001 |        1 |     53200 |           <0.01 |
|   Others                |     0.000 |      206 |       --- |             --- |
| Signals                 |     0.003 |      682 |       --- |             --- |
| MMCM                    |     0.101 |        1 |         4 |           25.00 |
| I/O                     |     0.001 |       12 |       200 |            6.00 |
| Static Power            |     0.123 |          |           |                 |
| Total                   |     0.234 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.017 |       0.010 |      0.008 |
| Vccaux    |       1.800 |     0.075 |       0.056 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+------------------------------+-----------------+
| Clock                | Domain                       | Constraint (ns) |
+----------------------+------------------------------+-----------------+
| clk_100M_clk_wiz_0   | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_100M_clk_wiz_0_1 | mmcm/inst/clk_100M_clk_wiz_0 |            10.0 |
| clk_10M_clk_wiz_0    | mmcm/inst/clk_10M_clk_wiz_0  |           111.1 |
| clk_10M_clk_wiz_0_1  | mmcm/inst/clk_10M_clk_wiz_0  |           111.1 |
| clkfbout_clk_wiz_0   | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_clk_wiz_0_1 | mmcm/inst/clkfbout_clk_wiz_0 |            10.0 |
| clock                | fpga_clk                     |            10.0 |
| fpga_clk             | fpga_clk                     |            10.0 |
+----------------------+------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| IMU_top                                                                       |     0.111 |
|   RadiansToDegrees                                                            |    <0.001 |
|     U0                                                                        |    <0.001 |
|       i_mult                                                                  |    <0.001 |
|         gCCM.iCCM                                                             |    <0.001 |
|           use_ccm_core.ccm_core                                               |    <0.001 |
|             b0g2.b1g4.bg[0].use_dist_ram.dg1.dmem                             |    <0.001 |
|               sp_mem.dist_mem.dmg0                                            |    <0.001 |
|   TwosCompSubX                                                                |    <0.001 |
|     U0                                                                        |    <0.001 |
|       xst_addsub                                                              |    <0.001 |
|         i_baseblox.i_baseblox_addsub                                          |    <0.001 |
|           pipelining.stages[1].slices[1].first.first_stage_adder              |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|               i_q_c_out.i_simple.sub_q_cout.q_c_outreg                        |    <0.001 |
|           pipelining.stages[1].slices[2].first.first_stage_adder              |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|           pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister |    <0.001 |
|           pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder    |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|   TwosCompSubY                                                                |    <0.001 |
|     U0                                                                        |    <0.001 |
|       xst_addsub                                                              |    <0.001 |
|         i_baseblox.i_baseblox_addsub                                          |    <0.001 |
|           pipelining.stages[1].slices[1].first.first_stage_adder              |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|               i_q_c_out.i_simple.sub_q_cout.q_c_outreg                        |    <0.001 |
|           pipelining.stages[1].slices[2].first.first_stage_adder              |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|           pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister |    <0.001 |
|           pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder    |    <0.001 |
|             i_lut6.i_lut6_addsub                                              |    <0.001 |
|               i_q.i_simple.qreg                                               |    <0.001 |
|   arcTangent                                                                  |     0.007 |
|     U0                                                                        |     0.007 |
|       i_synth                                                                 |     0.007 |
|         i_synth                                                               |     0.007 |
|           gen_cordic.cordic_engine                                            |     0.005 |
|             gen_para_arch.gen_iteration[0].eng                                |    <0.001 |
|               cntrl                                                           |    <0.001 |
|                 engine_mode_dly                                               |    <0.001 |
|               data_slice                                                      |    <0.001 |
|                 x_plus_y_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 y_plus_x_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|             gen_para_arch.gen_iteration[1].eng                                |     0.001 |
|               cntrl                                                           |    <0.001 |
|                 engine_mode_dly                                               |    <0.001 |
|               data_slice                                                      |    <0.001 |
|                 x_plus_y_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 y_plus_x_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|             gen_para_arch.gen_iteration[2].eng                                |     0.001 |
|               cntrl                                                           |    <0.001 |
|                 engine_mode_dly                                               |    <0.001 |
|               data_slice                                                      |    <0.001 |
|                 x_plus_y_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 y_plus_x_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|             gen_para_arch.gen_iteration[3].eng                                |     0.001 |
|               cntrl                                                           |    <0.001 |
|                 engine_mode_dly                                               |    <0.001 |
|               data_slice                                                      |    <0.001 |
|                 x_plus_y_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 y_plus_x_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|             gen_para_arch.gen_iteration[4].eng                                |    <0.001 |
|               cntrl                                                           |    <0.001 |
|                 cntrl_vect_dly                                                |    <0.001 |
|                 engine_mode_dly                                               |    <0.001 |
|               data_slice                                                      |    <0.001 |
|                 y_plus_x_shift                                                |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|             gen_para_arch.gen_iteration[5].eng                                |    <0.001 |
|               cntrl                                                           |    <0.001 |
|                 cntrl_vect_dly                                                |    <0.001 |
|               phase_slice                                                     |    <0.001 |
|                 phase_plus_atan                                               |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|           gen_cordic.input_stage                                              |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_data_x_int_dly                        |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_data_y_int_dly                        |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_neg_data_x_swap                       |    <0.001 |
|               inst                                                            |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                   no_pipelining.the_addsub                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                      |    <0.001 |
|                       i_q.i_simple.qreg                                       |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_neg_data_y_swap                       |    <0.001 |
|               inst                                                            |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                   no_pipelining.the_addsub                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                      |    <0.001 |
|                       i_q.i_simple.qreg                                       |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_x_min_y                               |    <0.001 |
|               inst                                                            |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                   no_pipelining.the_addsub                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                      |    <0.001 |
|                       i_q.i_simple.qreg                                       |    <0.001 |
|             gen_rotation.gen_rot_xy.gen_x_plus_y                              |    <0.001 |
|               inst                                                            |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                   no_pipelining.the_addsub                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                      |    <0.001 |
|                       i_q.i_simple.qreg                                       |    <0.001 |
|           gen_cordic.output_stage                                             |    <0.001 |
|             gen_phase_out.round                                               |    <0.001 |
|               gen_round_pos_neg_inf.adder                                     |    <0.001 |
|                 inst                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                |    <0.001 |
|                     no_pipelining.the_addsub                                  |    <0.001 |
|                       i_lut6.i_lut6_addsub                                    |    <0.001 |
|                         i_q.i_simple.qreg                                     |    <0.001 |
|             gen_rotation.gen_rdy_cr                                           |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_addsub_reg                   |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_cr                           |    <0.001 |
|               inst                                                            |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                  |    <0.001 |
|                   no_pipelining.the_addsub                                    |    <0.001 |
|                     i_lut6.i_lut6_addsub                                      |    <0.001 |
|                       i_q.i_simple.qreg                                       |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_in_reg                       |    <0.001 |
|             gen_rotation.gen_translate.gen_phase_rot_reg                      |    <0.001 |
|   mmcm                                                                        |     0.101 |
|     inst                                                                      |     0.101 |
+-------------------------------------------------------------------------------+-----------+


