{"sha": "936051f9241ee2eafae8f5b8a4ad99fd7ed693bc", "node_id": "C_kwDOANBUbNoAKDkzNjA1MWY5MjQxZWUyZWFmYWU4ZjViOGE0YWQ5OWZkN2VkNjkzYmM", "commit": {"author": {"name": "Bill Schmidt", "email": "wschmidt@linux.ibm.com", "date": "2021-12-13T15:30:18Z"}, "committer": {"name": "Bill Schmidt", "email": "wschmidt@linux.ibm.com", "date": "2021-12-14T17:20:16Z"}, "message": "rs6000: Builtins for doubleword compare should be in [power8-vector] (PR103625)\n\n2021-12-13  Bill Schmidt  <wschmidt@linux.ibm.com>\n\ngcc/\n\tPR target/103625\n\t* config/rs6000/rs6000-builtin-new.def (__builtin_altivec_vcmpequd):\n\tMove to power8-vector stanza.\n\t(__builtin_altivec_vcmpequd_p): Likewise.\n\t(__builtin_altivec_vcmpgtsd): Likewise.\n\t(__builtin_altivec_vcmpgtsd_p): Likewise.\n\t(__builtin_altivec_vcmpgtud): Likewise.\n\t(__builtin_altivec_vcmpgtud_p): Likewise.", "tree": {"sha": "d73885ff666fbac762f10dd64ec5e2a6b6254887", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/d73885ff666fbac762f10dd64ec5e2a6b6254887"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc", "html_url": "https://github.com/Rust-GCC/gccrs/commit/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc/comments", "author": null, "committer": null, "parents": [{"sha": "74aeb9726756aa79c21028712c26910866e33026", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/74aeb9726756aa79c21028712c26910866e33026", "html_url": "https://github.com/Rust-GCC/gccrs/commit/74aeb9726756aa79c21028712c26910866e33026"}], "stats": {"total": 36, "additions": 18, "deletions": 18}, "files": [{"sha": "45ce160bd42119c9f038e07897b3a313e9e3286a", "filename": "gcc/config/rs6000/rs6000-builtin-new.def", "status": "modified", "additions": 18, "deletions": 18, "changes": 36, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc/gcc%2Fconfig%2Frs6000%2Frs6000-builtin-new.def", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/936051f9241ee2eafae8f5b8a4ad99fd7ed693bc/gcc%2Fconfig%2Frs6000%2Frs6000-builtin-new.def", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000-builtin-new.def?ref=936051f9241ee2eafae8f5b8a4ad99fd7ed693bc", "patch": "@@ -1204,24 +1204,6 @@\n   const vull __builtin_altivec_vandc_v2di_uns (vull, vull);\n     VANDC_V2DI_UNS andcv2di3 {}\n \n-  const vsll __builtin_altivec_vcmpequd (vull, vull);\n-    VCMPEQUD vector_eqv2di {}\n-\n-  const int __builtin_altivec_vcmpequd_p (int, vsll, vsll);\n-    VCMPEQUD_P vector_eq_v2di_p {pred}\n-\n-  const vsll __builtin_altivec_vcmpgtsd (vsll, vsll);\n-    VCMPGTSD vector_gtv2di {}\n-\n-  const int __builtin_altivec_vcmpgtsd_p (int, vsll, vsll);\n-    VCMPGTSD_P vector_gt_v2di_p {pred}\n-\n-  const vsll __builtin_altivec_vcmpgtud (vull, vull);\n-    VCMPGTUD vector_gtuv2di {}\n-\n-  const int __builtin_altivec_vcmpgtud_p (int, vsll, vsll);\n-    VCMPGTUD_P vector_gtu_v2di_p {pred}\n-\n   const vd __builtin_altivec_vnor_v2df (vd, vd);\n     VNOR_V2DF norv2df3 {}\n \n@@ -2225,6 +2207,24 @@\n   const vsc __builtin_altivec_vbpermq2 (vsc, vsc);\n     VBPERMQ2 altivec_vbpermq2 {}\n \n+  const vsll __builtin_altivec_vcmpequd (vull, vull);\n+    VCMPEQUD vector_eqv2di {}\n+\n+  const int __builtin_altivec_vcmpequd_p (int, vsll, vsll);\n+    VCMPEQUD_P vector_eq_v2di_p {pred}\n+\n+  const vsll __builtin_altivec_vcmpgtsd (vsll, vsll);\n+    VCMPGTSD vector_gtv2di {}\n+\n+  const int __builtin_altivec_vcmpgtsd_p (int, vsll, vsll);\n+    VCMPGTSD_P vector_gt_v2di_p {pred}\n+\n+  const vsll __builtin_altivec_vcmpgtud (vull, vull);\n+    VCMPGTUD vector_gtuv2di {}\n+\n+  const int __builtin_altivec_vcmpgtud_p (int, vsll, vsll);\n+    VCMPGTUD_P vector_gtu_v2di_p {pred}\n+\n   const vsll __builtin_altivec_vmaxsd (vsll, vsll);\n     VMAXSD smaxv2di3 {}\n "}]}