Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Tue Feb 18 11:45:46 2025

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {led_test|clk} [get_ports {clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {led_test|clk}]


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME     | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| led[0]       | output            | A20     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[1]       | output            | C18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[2]       | output            | C19     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[3]       | output            | E18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[4]       | output            | A17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[5]       | output            | A18     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[6]       | output            | C17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| led[7]       | output            | B17     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| clk          | input             | D18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| rstn         | input             | C22     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| O                   | clk_ibuf            | clkbufg_0         | ntclkbufg_0     | 32         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------+
| Net_Name     | Rst_Source_Inst     | Fanout     
+--------------------------------------------------+
| N30          | N30                 | 24         
| N0_0         | N0_0                | 8          
+--------------------------------------------------+


CE Signal:
+-------------------------------------------------------+
| Net_Name     | CE_Source_Inst           | Fanout     
+-------------------------------------------------------+
| N27_5        | led_status[0]_ce_fix     | 8          
+-------------------------------------------------------+


Other High Fanout Signal:
+----------------------------------------------------------------------+
| Net_Name                 | Driver                      | Fanout     
+----------------------------------------------------------------------+
| ntclkbufg_0              | clkbufg_0                   | 32         
| N30                      | N30                         | 24         
| N0_0                     | N0_0                        | 9          
| N27_5                    | led_status[0]_ce_fix        | 8          
| led_light_cnt[0]         | led_light_cnt[0]            | 4          
| led_light_cnt[1]         | led_light_cnt[1]            | 3          
| nt_led[6]                | led_status[6]               | 2          
| nt_led[5]                | led_status[5]               | 2          
| nt_led[4]                | led_status[4]               | 2          
| nt_led[3]                | led_status[3]               | 2          
| nt_led[2]                | led_status[2]               | 2          
| nt_led[1]                | led_status[1]               | 2          
| nt_led[0]                | led_status[0]               | 2          
| led_light_cnt[23]        | led_light_cnt[23]           | 2          
| led_light_cnt[22]        | led_light_cnt[22]           | 2          
| led_light_cnt[21]        | led_light_cnt[21]           | 2          
| led_light_cnt[20]        | led_light_cnt[20]           | 2          
| led_light_cnt[19]        | led_light_cnt[19]           | 2          
| led_light_cnt[18]        | led_light_cnt[18]           | 2          
| led_light_cnt[17]        | led_light_cnt[17]           | 2          
| nt_led[7]                | led_status[7]               | 2          
| led_light_cnt[15]        | led_light_cnt[15]           | 2          
| led_light_cnt[14]        | led_light_cnt[14]           | 2          
| led_light_cnt[13]        | led_light_cnt[13]           | 2          
| nt_rstn                  | rstn_ibuf                   | 2          
| led_light_cnt[12]        | led_light_cnt[12]           | 2          
| led_light_cnt[11]        | led_light_cnt[11]           | 2          
| led_light_cnt[10]        | led_light_cnt[10]           | 2          
| led_light_cnt[9]         | led_light_cnt[9]            | 2          
| led_light_cnt[8]         | led_light_cnt[8]            | 2          
| led_light_cnt[7]         | led_light_cnt[7]            | 2          
| led_light_cnt[6]         | led_light_cnt[6]            | 2          
| led_light_cnt[5]         | led_light_cnt[5]            | 2          
| led_light_cnt[4]         | led_light_cnt[4]            | 2          
| led_light_cnt[3]         | led_light_cnt[3]            | 2          
| led_light_cnt[2]         | led_light_cnt[2]            | 2          
| led_light_cnt[16]        | led_light_cnt[16]           | 2          
| _N65                     | N27_19                      | 2          
| _N67                     | N27_21                      | 2          
| _N60                     | N27_14                      | 2          
| _N55                     | N27_9                       | 2          
| _N18                     | N8_0_16                     | 1          
| _N19                     | N8_0_17                     | 1          
| _N20                     | N8_0_18                     | 1          
| _N21                     | N8_0_19                     | 1          
| _N22                     | N8_0_20                     | 1          
| _N23                     | N8_0_21                     | 1          
| _N24                     | N8_0_22                     | 1          
| _N17                     | N8_0_15                     | 1          
| N8[1]                    | N8_0_1                      | 1          
| _N16                     | N8_0_14                     | 1          
| _N15                     | N8_0_13                     | 1          
| led[0]                   | led_obuf[0]                 | 1          
| led[1]                   | led_obuf[1]                 | 1          
| led[2]                   | led_obuf[2]                 | 1          
| led[3]                   | led_obuf[3]                 | 1          
| led[4]                   | led_obuf[4]                 | 1          
| led[5]                   | led_obuf[5]                 | 1          
| led[6]                   | led_obuf[6]                 | 1          
| led[7]                   | led_obuf[7]                 | 1          
| _N14                     | N8_0_12                     | 1          
| led_light_cnt[0]_inv     | led_light_cnt[25:0]_inv     | 1          
| _N13                     | N8_0_11                     | 1          
| _N12                     | N8_0_10                     | 1          
| _N11                     | N8_0_9                      | 1          
| _N10                     | N8_0_8                      | 1          
| _N9                      | N8_0_7                      | 1          
| _N8                      | N8_0_6                      | 1          
| _N7                      | N8_0_5                      | 1          
| _N6                      | N8_0_4                      | 1          
| _N5                      | N8_0_3                      | 1          
| _N4                      | N8_0_2                      | 1          
| _N3                      | N8_0_1                      | 1          
| N8[2]                    | N8_0_2                      | 1          
| N8[23]                   | N8_0_23                     | 1          
| N8[22]                   | N8_0_22                     | 1          
| N8[21]                   | N8_0_21                     | 1          
| N8[20]                   | N8_0_20                     | 1          
| N8[19]                   | N8_0_19                     | 1          
| N8[18]                   | N8_0_18                     | 1          
| N8[17]                   | N8_0_17                     | 1          
| N8[16]                   | N8_0_16                     | 1          
| N8[15]                   | N8_0_15                     | 1          
| N8[14]                   | N8_0_14                     | 1          
| N8[13]                   | N8_0_13                     | 1          
| nt_clk                   | clk_ibuf                    | 1          
| N8[12]                   | N8_0_12                     | 1          
| N8[11]                   | N8_0_11                     | 1          
| N8[10]                   | N8_0_10                     | 1          
| N8[9]                    | N8_0_9                      | 1          
| N8[8]                    | N8_0_8                      | 1          
| N8[7]                    | N8_0_7                      | 1          
| N8[6]                    | N8_0_6                      | 1          
| N8[5]                    | N8_0_5                      | 1          
| N8[4]                    | N8_0_4                      | 1          
| N8[3]                    | N8_0_3                      | 1          
+----------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 240           | 0                  
| FF                    | 32       | 133200        | 1                  
| LUT                   | 31       | 66600         | 1                  
| Distributed RAM       | 0        | 19900         | 0                  
| DRM                   | 0        | 155           | 0                  
| IO                    | 10       | 300           | 4                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 1        | 32            | 4                  
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 24            | 0                  
| HSSTLP                | 0        | 2             | 0                  
| GPLL                  | 0        | 6             | 0                  
| PPLL                  | 0        | 6             | 0                  
| DDRPHY_CPD            | 0        | 12            | 0                  
| HCKB                  | 0        | 96            | 0                  
| IOCKB                 | 0        | 24            | 0                  
| MRCKB                 | 0        | 12            | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 6             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 48            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.00 sec.


Inputs and Outputs :
+------------------------------------------------------------------------------+
| Type       | File Name                                                      
+------------------------------------------------------------------------------+
| Input      | D:/2L676demo/led_test/led_test/synthesize/led_test_syn.adf     
| Output     | D:/2L676demo/led_test/led_test/device_map/led_test_map.adf     
|            | D:/2L676demo/led_test/led_test/device_map/led_test_dmr.prt     
|            | D:/2L676demo/led_test/led_test/device_map/led_test.dmr         
|            | D:/2L676demo/led_test/led_test/device_map/dmr.db               
+------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 320 MB
Total CPU time to dev_map completion : 0h:0m:1s
Process Total CPU time to dev_map completion : 0h:0m:1s
Total real time to dev_map completion : 0h:0m:8s
