Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr  8 10:07:11 2025
| Host         : AB031IND071 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file redundancia_timing_summary_routed.rpt -pb redundancia_timing_summary_routed.pb -rpx redundancia_timing_summary_routed.rpx -warn_on_violation
| Design       : redundancia
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
LUTAR-1    Warning           LUT drives async reset alert   2           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: DIV/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.251        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.251        0.000                      0                   47        0.252        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.251ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.251ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.750ns  (logic 1.986ns (52.959%)  route 1.764ns (47.041%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.752 r  DIV/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.999     8.751    DIV/data0[17]
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.323     9.074 r  DIV/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.074    DIV/counter_0[17]
    SLICE_X3Y89          FDCE                                         r  DIV/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y89          FDCE                                         r  DIV/counter_reg[17]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y89          FDCE (Setup_fdce_C_D)        0.075    15.324    DIV/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                  6.251    

Slack (MET) :             6.273ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 2.218ns (59.493%)  route 1.510ns (40.507%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    DIV/counter0_carry__3_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.767 r  DIV/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.767    DIV/counter0_carry__4_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.986 r  DIV/counter0_carry__5/O[0]
                         net (fo=1, routed)           0.745     8.731    DIV/data0[25]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.321     9.052 r  DIV/counter[25]_i_1/O
                         net (fo=1, routed)           0.000     9.052    DIV/counter_0[25]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.325    DIV/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.052    
  -------------------------------------------------------------------
                         slack                                  6.273    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 2.103ns (56.447%)  route 1.623ns (43.553%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    DIV/counter0_carry__3_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.869 r  DIV/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.857     8.726    DIV/data0[21]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.323     9.049 r  DIV/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.049    DIV/counter_0[21]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.325    DIV/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.049    
  -------------------------------------------------------------------
                         slack                                  6.276    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.674ns  (logic 0.828ns (22.539%)  route 2.846ns (77.461%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.892     6.671    DIV/counter[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.780     7.576    DIV/counter[25]_i_9_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.174     8.873    DIV/counter[25]_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.997 r  DIV/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.997    DIV/counter_0[22]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[22]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.281    DIV/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 2.073ns (56.962%)  route 1.566ns (43.038%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.856 r  DIV/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.801     8.657    DIV/data0[18]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.306     8.963 r  DIV/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.963    DIV/counter_0[18]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.029    15.279    DIV/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.332ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 2.212ns (60.276%)  route 1.458ns (39.724%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.650 r  DIV/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.650    DIV/counter0_carry__3_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.965 r  DIV/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.693     8.657    DIV/data0[24]
    SLICE_X3Y91          LUT2 (Prop_lut2_I1_O)        0.336     8.993 r  DIV/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     8.993    DIV/counter_0[24]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[24]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.075    15.325    DIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  6.332    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.869ns (51.444%)  route 1.764ns (48.556%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.635 r  DIV/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.999     8.634    DIV/data0[13]
    SLICE_X3Y88          LUT2 (Prop_lut2_I1_O)        0.323     8.957 r  DIV/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.957    DIV/counter_0[13]
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[13]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.075    15.323    DIV/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.525ns  (logic 0.828ns (23.491%)  route 2.697ns (76.509%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 f  DIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.892     6.671    DIV/counter[0]
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124     6.795 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           0.780     7.576    DIV/counter[25]_i_9_n_0
    SLICE_X3Y88          LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.025     8.724    DIV/counter[25]_i_3_n_0
    SLICE_X3Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.848 r  DIV/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.848    DIV/counter_0[23]
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[23]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y91          FDCE (Setup_fdce_C_D)        0.031    15.281    DIV/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.452ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 1.860ns (51.840%)  route 1.728ns (48.160%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.614 r  DIV/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.963     8.577    DIV/data0[12]
    SLICE_X4Y88          LUT2 (Prop_lut2_I1_O)        0.335     8.912 r  DIV/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.912    DIV/counter_0[12]
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[12]/C
                         clock pessimism              0.301    15.324    
                         clock uncertainty           -0.035    15.288    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.075    15.363    DIV/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.363    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                  6.452    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 DIV/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 2.094ns (59.513%)  route 1.425ns (40.487%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.721     5.324    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.456     5.780 r  DIV/counter_reg[1]/Q
                         net (fo=2, routed)           0.765     6.545    DIV/counter[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.182 r  DIV/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    DIV/counter0_carry_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.299 r  DIV/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.299    DIV/counter0_carry__0_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.416 r  DIV/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    DIV/counter0_carry__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.533 r  DIV/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.533    DIV/counter0_carry__2_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.848 r  DIV/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.659     8.507    DIV/data0[20]
    SLICE_X3Y90          LUT2 (Prop_lut2_I1_O)        0.335     8.842 r  DIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     8.842    DIV/counter_0[20]
    SLICE_X3Y90          FDCE                                         r  DIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  DIV/counter_reg[20]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X3Y90          FDCE (Setup_fdce_C_D)        0.075    15.324    DIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -8.842    
  -------------------------------------------------------------------
                         slack                                  6.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[3]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[0]_i_1_n_4
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[3]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.770    DISP/refresh_counter_reg_n_0_[7]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DISP/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter_reg[4]_i_1_n_4
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[7]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    DISP/refresh_counter_reg_n_0_[11]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  DISP/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    DISP/refresh_counter_reg[8]_i_1_n_4
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.771    DISP/refresh_counter_reg_n_0_[15]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[15]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.767    DISP/refresh_counter_reg_n_0_[4]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.882 r  DISP/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[4]_i_1_n_7
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[4]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[12]
    SLICE_X5Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[12]_i_1_n_7
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  DISP/refresh_counter_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[16]
    SLICE_X5Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[16]_i_1_n_7
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[16]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.768    DISP/refresh_counter_reg_n_0_[8]
    SLICE_X5Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  DISP/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    DISP/refresh_counter_reg[8]_i_1_n_7
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y90          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.771    DISP/refresh_counter_reg_n_0_[2]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  DISP/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[0]_i_1_n_5
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDCE                                         r  DISP/refresh_counter_reg[2]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.109     1.771    DISP/refresh_counter_reg_n_0_[6]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.882 r  DISP/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.882    DISP/refresh_counter_reg[4]_i_1_n_5
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y89          FDCE                                         r  DISP/refresh_counter_reg[6]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y89          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     DISP/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     DISP/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     DISP/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     DISP/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y90     DISP/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     DISP/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.264ns  (logic 5.452ns (41.101%)  route 7.812ns (58.899%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.795     6.460    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124     9.708    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.264 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.264    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.127ns  (logic 5.672ns (43.209%)  route 7.455ns (56.791%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.714     6.379    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.120     6.499 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.848     9.347    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    13.127 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.127    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.977ns  (logic 5.904ns (45.499%)  route 7.072ns (54.501%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.405     3.929    U2/LED_CONTADOR_2_OBUF
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     4.079 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           1.213     5.291    U2/LED_OBUF[0]
    SLICE_X3Y89          LUT6 (Prop_lut6_I0_O)        0.326     5.617 r  U2/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.843     6.460    U2/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.152     6.612 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612     9.225    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    12.977 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.977    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.627ns  (logic 5.457ns (43.215%)  route 7.170ns (56.785%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.714     6.379    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.503 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.563     9.066    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    12.627 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.627    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.236ns  (logic 5.430ns (44.375%)  route 6.806ns (55.625%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 f  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 f  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.713     6.378    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.502 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.200     8.702    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.236 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.236    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.182ns  (logic 5.669ns (46.540%)  route 6.512ns (53.460%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.800     6.465    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.152     6.617 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.819     8.437    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.182 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.182    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.144ns  (logic 5.389ns (44.378%)  route 6.755ns (55.622%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.927     4.451    U2/LED_CONTADOR_2_OBUF
    SLICE_X0Y89          LUT3 (Prop_lut3_I2_O)        0.124     4.575 r  U2/LED_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.966     5.541    U2/LED_OBUF[3]
    SLICE_X4Y89          LUT6 (Prop_lut6_I0_O)        0.124     5.665 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.800     6.465    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.589 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061     8.651    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.144 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.144    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.775ns  (logic 5.435ns (50.446%)  route 5.339ns (49.554%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.773     4.297    U2/LED_CONTADOR_2_OBUF
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.153     4.450 r  U2/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.566     7.016    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.758    10.775 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.775    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.570ns  (logic 5.396ns (51.052%)  route 5.174ns (48.948%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.405     3.929    U2/LED_CONTADOR_2_OBUF
    SLICE_X4Y89          LUT3 (Prop_lut3_I2_O)        0.150     4.079 r  U2/LED_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.769     6.848    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722    10.570 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.570    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.115ns  (logic 5.402ns (53.408%)  route 4.713ns (46.592%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=16, routed)          2.216     3.740    U2/LED_CONTADOR_2_OBUF
    SLICE_X3Y89          LUT3 (Prop_lut3_I2_O)        0.120     3.860 r  U2/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.497     6.357    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.758    10.115 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.115    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/temp_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.280ns (70.088%)  route 0.119ns (29.912%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U1/temp_count_reg[4]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.181     0.181 r  U1/temp_count_reg[4]/Q
                         net (fo=5, routed)           0.119     0.300    U1/Q[4]
    SLICE_X0Y89          LUT6 (Prop_lut6_I4_O)        0.099     0.399 r  U1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    U1/plusOp[5]
    SLICE_X0Y89          FDCE                                         r  U1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.239ns (58.604%)  route 0.169ns (41.396%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE                         0.000     0.000 r  U2/temp_count_reg[1]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U2/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.169     0.363    U2/temp_count_reg[1]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.408 r  U2/temp_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.408    U2/plusOp__0[5]
    SLICE_X4Y90          FDCE                                         r  U2/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.416ns  (logic 0.236ns (56.671%)  route 0.180ns (43.329%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.180     0.374    U1/Q[6]
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.042     0.416 r  U1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.416    U1/plusOp[7]
    SLICE_X1Y89          FDCE                                         r  U1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.239ns (56.981%)  route 0.180ns (43.019%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.180     0.374    U1/Q[6]
    SLICE_X1Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.419 r  U1/temp_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.419    U1/plusOp[6]
    SLICE_X1Y89          FDCE                                         r  U1/temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.239ns (56.403%)  route 0.185ns (43.597%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDCE                         0.000     0.000 r  U2/temp_count_reg[0]/C
    SLICE_X4Y89          FDCE (Prop_fdce_C_Q)         0.194     0.194 f  U2/temp_count_reg[0]/Q
                         net (fo=8, routed)           0.185     0.379    U2/temp_count_reg[0]
    SLICE_X4Y89          LUT1 (Prop_lut1_I0_O)        0.045     0.424 r  U2/temp_count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.424    U2/plusOp__0[0]
    SLICE_X4Y89          FDCE                                         r  U2/temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.236ns (54.676%)  route 0.196ns (45.324%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.196     0.390    U1/Q[1]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.042     0.432 r  U1/temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.432    U1/plusOp[2]
    SLICE_X0Y90          FDCE                                         r  U1/temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.236ns (54.650%)  route 0.196ns (45.350%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U1/temp_count_reg[3]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[3]/Q
                         net (fo=5, routed)           0.196     0.390    U1/Q[3]
    SLICE_X0Y89          LUT5 (Prop_lut5_I3_O)        0.042     0.432 r  U1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.432    U1/plusOp[4]
    SLICE_X0Y89          FDCE                                         r  U1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.239ns (54.989%)  route 0.196ns (45.011%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[1]/Q
                         net (fo=7, routed)           0.196     0.390    U1/Q[1]
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.435 r  U1/temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    U1/plusOp[1]
    SLICE_X0Y90          FDCE                                         r  U1/temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.239ns (54.963%)  route 0.196ns (45.037%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE                         0.000     0.000 r  U1/temp_count_reg[3]/C
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U1/temp_count_reg[3]/Q
                         net (fo=5, routed)           0.196     0.390    U1/Q[3]
    SLICE_X0Y89          LUT4 (Prop_lut4_I3_O)        0.045     0.435 r  U1/temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.435    U1/plusOp[3]
    SLICE_X0Y89          FDCE                                         r  U1/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/temp_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U2/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.237ns (48.901%)  route 0.248ns (51.099%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE                         0.000     0.000 r  U2/temp_count_reg[3]/C
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  U2/temp_count_reg[3]/Q
                         net (fo=5, routed)           0.248     0.442    U2/temp_count_reg[3]
    SLICE_X4Y90          LUT5 (Prop_lut5_I3_O)        0.043     0.485 r  U2/temp_count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.485    U2/plusOp__0[4]
    SLICE_X4Y90          FDCE                                         r  U2/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.962ns  (logic 4.383ns (44.002%)  route 5.579ns (55.998%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.795     8.484    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.608 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.124    11.732    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.288 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.288    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.826ns  (logic 4.604ns (46.858%)  route 5.222ns (53.142%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.714     8.403    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.120     8.523 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.848    11.371    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    15.151 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.151    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.673ns  (logic 4.606ns (47.618%)  route 5.067ns (52.381%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.795     8.484    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.150     8.634 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.612    11.247    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.999 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.999    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.389ns (47.062%)  route 4.937ns (52.938%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.714     8.403    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.527 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.563    11.090    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.651 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.651    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.934ns  (logic 4.362ns (48.819%)  route 4.573ns (51.181%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 r  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 f  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.713     8.402    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.526 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.200    10.726    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.260 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.260    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.601ns (51.815%)  route 4.279ns (48.185%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.800     8.489    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.152     8.641 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.819    10.461    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    14.206 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.206    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.842ns  (logic 4.321ns (48.869%)  route 4.521ns (51.131%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[19]/Q
                         net (fo=4, routed)           0.690     6.472    DISP/refresh_counter_reg__0[19]
    SLICE_X4Y92          LUT2 (Prop_lut2_I0_O)        0.124     6.596 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.969     7.565    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X4Y89          LUT6 (Prop_lut6_I5_O)        0.124     7.689 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.800     8.489    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.124     8.613 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.061    10.675    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    14.168 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.168    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.439ns  (logic 4.346ns (58.412%)  route 3.094ns (41.588%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT3 (Prop_lut3_I1_O)        0.152     6.802 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.226     9.028    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.765 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.765    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.039ns  (logic 4.116ns (58.467%)  route 2.924ns (41.533%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.868     6.650    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.124     6.774 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.056     8.829    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.365 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.365    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.074ns  (logic 1.422ns (68.599%)  route 0.651ns (31.401%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.170     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.481     2.358    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.595 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.595    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.485ns (66.765%)  route 0.739ns (33.235%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.170     1.833    DISP/refresh_counter_reg[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.046     1.879 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.569     2.448    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.746 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.746    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.585ns (66.750%)  route 0.790ns (33.250%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.068     1.731    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.045     1.776 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.186     1.962    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.154     2.161    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.049     2.210 r  U2/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.381     2.591    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.896 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.896    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.470ns (61.830%)  route 0.908ns (38.170%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DISP/refresh_counter_reg[18]/Q
                         net (fo=4, routed)           0.068     1.731    DISP/refresh_counter_reg__0[18]
    SLICE_X4Y92          LUT2 (Prop_lut2_I1_O)        0.045     1.776 f  DISP/SEG_OBUF[6]_inst_i_6/O
                         net (fo=4, routed)           0.186     1.962    U2/SEG_OBUF[1]_inst_i_1_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.045     2.007 r  U2/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.154     2.161    U2/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I3_O)        0.045     2.206 r  U2/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.705    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.899 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.899    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.546ns  (logic 1.465ns (57.548%)  route 1.081ns (42.452%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.207     1.869    U2/refresh_counter_reg[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.914 f  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.267     2.182    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045     2.227 r  U2/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.833    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     4.068 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.068    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.697ns  (logic 1.492ns (55.322%)  route 1.205ns (44.678%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.207     1.869    U2/refresh_counter_reg[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.914 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.267     2.182    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045     2.227 r  U2/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.731     2.957    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.219 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.219    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.759ns  (logic 1.541ns (55.845%)  route 1.218ns (44.155%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.207     1.869    U2/refresh_counter_reg[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.914 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.279     2.193    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.042     2.235 r  U2/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.732     2.968    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.281 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.281    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.866ns  (logic 1.579ns (55.103%)  route 1.287ns (44.897%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.207     1.869    U2/refresh_counter_reg[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.914 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.267     2.182    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.051     2.233 r  U2/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.813     3.045    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     4.388 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.388    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.923ns  (logic 1.487ns (50.874%)  route 1.436ns (49.126%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.207     1.869    U2/refresh_counter_reg[0]
    SLICE_X4Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.914 r  U2/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.279     2.193    U2/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y90          LUT4 (Prop_lut4_I0_O)        0.045     2.238 r  U2/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.950     3.188    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.444 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.444    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.656ns (27.504%)  route 4.365ns (72.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.242     6.021    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.656ns (27.504%)  route 4.365ns (72.496%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.242     6.021    DIV/AR[0]
    SLICE_X3Y86          FDCE                                         f  DIV/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  DIV/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.880ns  (logic 1.656ns (28.163%)  route 4.224ns (71.837%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.101     5.880    DIV/AR[0]
    SLICE_X3Y87          FDCE                                         f  DIV/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601     5.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  DIV/counter_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.656ns (28.536%)  route 4.147ns (71.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.024     5.803    DIV/AR[0]
    SLICE_X4Y88          FDCE                                         f  DIV/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.656ns (28.536%)  route 4.147ns (71.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           3.123     4.630    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.149     4.779 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          1.024     5.803    DIV/AR[0]
    SLICE_X4Y88          FDCE                                         f  DIV/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600     5.023    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y88          FDCE                                         r  DIV/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.319ns (18.373%)  route 1.415ns (81.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.137     1.734    DIV/AR[0]
    SLICE_X3Y90          FDCE                                         f  DIV/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  DIV/counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.734ns  (logic 0.319ns (18.373%)  route 1.415ns (81.627%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.137     1.734    DIV/AR[0]
    SLICE_X3Y90          FDCE                                         f  DIV/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y90          FDCE                                         r  DIV/counter_reg[20]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.797ns  (logic 0.319ns (17.726%)  route 1.479ns (82.274%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.200     1.797    DIV/AR[0]
    SLICE_X3Y91          FDCE                                         f  DIV/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  DIV/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.319ns (17.161%)  route 1.538ns (82.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.260     1.856    DISP/reset
    SLICE_X5Y90          FDCE                                         f  DISP/refresh_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.319ns (17.161%)  route 1.538ns (82.839%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=3, routed)           1.278     1.553    DIV/RESET_IBUF
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.044     1.597 f  DIV/counter[25]_i_2/O
                         net (fo=47, routed)          0.260     1.856    DISP/reset
    SLICE_X5Y90          FDCE                                         f  DISP/refresh_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y90          FDCE                                         r  DISP/refresh_counter_reg[11]/C





