cscope 15 E:\EmWorkspace\RingP"               0000773967
	@E:\EmWorkspace\RingP\components\ble\ble_advertising\ble_advertising.c

13 
	~"bË_advd©a.h
"

14 
	~"bË_adv”tisšg.h
"

15 
	~"Äf_soc.h
"

16 
	~"Äf_log.h
"

17 
	~"p¡Üage.h
"

18 
	~"f¡Üage.h
"

19 
	~"sdk_commÚ.h
"

22 
	#ADV_LOG
(...)

	)

24 
boŞ
 
	gm_adv”tisšg_¡¬t_³ndšg
 = 
çl£
;

26 
bË_g­_addr_t
 
	gm_³”_add»ss
;

27 
bË_advd©a_t
 
	gm_advd©a
;

28 
bË_adv_evt_t
 
	gm_adv_evt
;

29 
bË_adv”tisšg_evt_hªdËr_t
 
	gm_evt_hªdËr
;

30 
bË_adv”tisšg_”rÜ_hªdËr_t
 
	gm_”rÜ_hªdËr
;

32 
bË_adv_mode_t
 
	gm_adv_mode_cu¼’t
;

33 
bË_adv_modes_cÚfig_t
 
	gm_adv_modes_cÚfig
;

35 
bË_g­_wh™–i¡_t
 
	gm_wh™–i¡
;

36 
bË_g­_addr_t
 * 
	gmp_wh™–i¡_addr
[
BLE_GAP_WHITELIST_ADDR_MAX_COUNT
];

37 
bË_g­_œk_t
 * 
	gmp_wh™–i¡_œk
[
BLE_GAP_WHITELIST_IRK_MAX_COUNT
];

38 
boŞ
 
	gm_wh™–i¡_‹mpÜ¬y_di§bËd
 = 
çl£
;

39 
boŞ
 
	gm_wh™–i¡_»¶y_ex³ùed
 = 
çl£
;

40 
boŞ
 
	gm_³”_addr_»¶y_ex³ùed
 = 
çl£
;

42 
bË_advd©a_mªuf_d©a_t
 
	gm_mªuf_¥ecific_d©a
;

43 
ušt8_t
 
	gm_mªuf_d©a_¬¿y
[
BLE_GAP_ADV_MAX_SIZE
];

44 
bË_advd©a_£rviû_d©a_t
 
	gm_£rviû_d©a
;

45 
ušt8_t
 
	gm_£rviû_d©a_¬¿y
[
BLE_GAP_ADV_MAX_SIZE
];

46 
bË_advd©a_cÚn_št_t
 
	gm_¦ave_cÚn_št
;

47 
št8_t
 
	gm_tx_pow”_Ëv–
;

52 
boŞ
 
	$wh™–i¡_has_’Œ›s
(
bË_g­_wh™–i¡_t
 cÚ¡ * 
wh™–i¡
)

54 ià((
wh™–i¡
->
addr_couÁ
 !ğ0è|| (wh™–i¡->
œk_couÁ
 != 0))

56  
Œue
;

58  
çl£
;

59 
	}
}

64 
	$bË_adv”tisšg_³”_add»ss_ş—r
()

66 
	`mem£t
(&
m_³”_add»ss
, 0, (m_peer_address));

67 
	}
}

72 
boŞ
 
	$³”_add»ss_exi¡s
(
ušt8_t
 cÚ¡ * 
add»ss
)

74 
ušt32_t
 
i
;

76 
i
 = 0; i < 
BLE_GAP_ADDR_LEN
; i++)

78 ià(
add»ss
[
i
] != 0)

80  
Œue
;

83  
çl£
;

84 
	}
}

87 
ušt32_t
 
	$bË_adv”tisšg_š™
(
bË_advd©a_t
 cÚ¡ * 
p_advd©a
,

88 
bË_advd©a_t
 cÚ¡ * 
p_¤d©a
,

89 
bË_adv_modes_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

90 
bË_adv”tisšg_evt_hªdËr_t
 cÚ¡ 
evt_hªdËr
,

91 
bË_adv”tisšg_”rÜ_hªdËr_t
 cÚ¡ 
”rÜ_hªdËr
)

93 
ušt32_t
 
”r_code
;

95 
	`VERIFY_PARAM_NOT_NULL
(
p_advd©a
);

96 
	`VERIFY_PARAM_NOT_NULL
(
p_cÚfig
);

98 
m_adv_mode_cu¼’t
 = 
BLE_ADV_MODE_IDLE
;

99 
m_evt_hªdËr
 = 
evt_hªdËr
;

100 
m_”rÜ_hªdËr
 = 
”rÜ_hªdËr
;

101 
m_adv_modes_cÚfig
 = *
p_cÚfig
;

103 
	`bË_adv”tisšg_³”_add»ss_ş—r
();

106 
m_wh™–i¡
.
µ_addrs
 = 
mp_wh™–i¡_addr
;

107 
m_wh™–i¡
.
µ_œks
 = 
mp_wh™–i¡_œk
;

110 
	`mem£t
(&
m_advd©a
, 0, (m_advdata));

113 
m_advd©a
.
Çme_ty³
 = 
p_advd©a
->name_type;

114 
m_advd©a
.
šşude_­³¬ªû
 = 
p_advd©a
->include_appearance;

115 
m_advd©a
.
æags
 = 
p_advd©a
->flags;

116 
m_advd©a
.
shÜt_Çme_Ën
 = 
p_advd©a
->short_name_len;

123 
m_advd©a
.
uuids_com¶‘e
 = 
p_advd©a
->uuids_complete;

124 
m_advd©a
.
uuids_mÜe_avaabË
 = 
p_advd©a
->uuids_more_available;

125 
m_advd©a
.
uuids_sŞic™ed
 = 
p_advd©a
->uuids_solicited;

127 if(
p_advd©a
->
p_mªuf_¥ecific_d©a
 !ğ
NULL
)

129 
m_advd©a
.
p_mªuf_¥ecific_d©a
 = &
m_mªuf_¥ecific_d©a
;

130 
m_mªuf_¥ecific_d©a
.
d©a
.
p_d©a
 = 
m_mªuf_d©a_¬¿y
;

131 
m_advd©a
.
p_mªuf_¥ecific_d©a
->
com·ny_id’tif›r
 =

132 
p_advd©a
->
p_mªuf_¥ecific_d©a
->
com·ny_id’tif›r
;

133 
m_advd©a
.
p_mªuf_¥ecific_d©a
->
d©a
.
size
 = 
p_advd©a
->p_manuf_specific_data->data.size;

135 
ušt32_t
 
i
 = 0; i < 
m_advd©a
.
p_mªuf_¥ecific_d©a
->
d©a
.
size
; i++)

137 
m_mªuf_d©a_¬¿y
[
i
] = 
p_advd©a
->
p_mªuf_¥ecific_d©a
->
d©a
.
p_d©a
[i];

141 if(
p_advd©a
->
p_£rviû_d©a_¬¿y
 !ğ
NULL
)

143 
m_£rviû_d©a
.
d©a
.
p_d©a
 = 
m_£rviû_d©a_¬¿y
;

144 
m_advd©a
.
p_£rviû_d©a_¬¿y
 = &
m_£rviû_d©a
;

145 
m_advd©a
.
p_£rviû_d©a_¬¿y
->
d©a
.
p_d©a
 = 
m_£rviû_d©a_¬¿y
;

146 
m_advd©a
.
p_£rviû_d©a_¬¿y
->
d©a
.
size
 = 
p_advd©a
->p_service_data_array->data.size;

147 
m_advd©a
.
p_£rviû_d©a_¬¿y
->
£rviû_uuid
 = 
p_advd©a
->p_service_data_array->service_uuid;

149 
ušt32_t
 
i
 = 0; i < 
m_advd©a
.
p_£rviû_d©a_¬¿y
->
d©a
.
size
; i++)

151 
m_£rviû_d©a_¬¿y
[
i
] = 
p_advd©a
->
p_£rviû_d©a_¬¿y
->
d©a
.
p_d©a
[i];

154 
m_advd©a
.
£rviû_d©a_couÁ
 = 
p_advd©a
->service_data_count;

158 if(
p_advd©a
->
p_¦ave_cÚn_št
 !ğ
NULL
)

160 
m_advd©a
.
p_¦ave_cÚn_št
 = &
m_¦ave_cÚn_št
;

161 
m_advd©a
.
p_¦ave_cÚn_št
->
max_cÚn_š‹rv®
 = 
p_advd©a
->p_slave_conn_int->max_conn_interval;

162 
m_advd©a
.
p_¦ave_cÚn_št
->
mš_cÚn_š‹rv®
 = 
p_advd©a
->p_slave_conn_int->min_conn_interval;

165 if(
p_advd©a
->
p_tx_pow”_Ëv–
 !ğ
NULL
)

167 
m_advd©a
.
p_tx_pow”_Ëv–
 = &
m_tx_pow”_Ëv–
;

168 
m_advd©a
.
p_tx_pow”_Ëv–
 = 
p_advd©a
->p_tx_power_level;

170 
”r_code
 = 
	`bË_advd©a_£t
(&
m_advd©a
, 
p_¤d©a
);

171  
”r_code
;

172 
	}
}

180 
boŞ
 
	$æash_acûss_š_´og»ss
()

182 
ušt32_t
 
”r_code
;

183 
ušt32_t
 
couÁ
 = 0;

185 
”r_code
 = 
	`p¡Üage_acûss_¡©us_g‘
(&
couÁ
);

186 ià((
”r_code
 !ğ
NRF_ERROR_INVALID_STATE
è&& (”r_cod!ğ
NRF_SUCCESS
))

188 
	`ADV_LOG
("[ADV]:…¡Üage_acûss_¡©us_g‘„‘uºed %d.\r\n", 
”r_code
);

189  
Œue
;

192 ià(
”r_code
 =ğ
NRF_ERROR_INVALID_STATE
)

194 
”r_code
 = 
	`fs_queued_İ_couÁ_g‘
(&
couÁ
);

195 ià(
”r_code
 !ğ
FS_SUCCESS
)

197  
çl£
;

199 
	`ADV_LOG
("[ADV]: fs_queued_İ_couÁ_g‘ give couÁ %d.\r\n", 
couÁ
);

202 if(
couÁ
 != 0)

204  
Œue
;

208  
çl£
;

210 
	}
}

212 
ušt32_t
 
	$bË_adv”tisšg_¡¬t
(
bË_adv_mode_t
 
adv”tisšg_mode
)

214 
ušt32_t
 
”r_code
;

215 
bË_g­_adv_·¿ms_t
 
adv_·¿ms
;

217 
m_adv_mode_cu¼’t
 = 
adv”tisšg_mode
;

221 if(
	`æash_acûss_š_´og»ss
())

223 
m_adv”tisšg_¡¬t_³ndšg
 = 
Œue
;

224  
NRF_SUCCESS
;

227 
	`ADV_LOG
("[ADV]:‚o flash operations in…rogress,…repare‡dvertising.\r\n");

229 
	`bË_adv”tisšg_³”_add»ss_ş—r
();

231 iàĞ((
m_adv_modes_cÚfig
.
bË_adv_dœeùed_’abËd
è&& (
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_DIRECTED
))

232 ||((
m_adv_modes_cÚfig
.
bË_adv_dœeùed_¦ow_’abËd
è&& (
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_DIRECTED
))

233 ||((
m_adv_modes_cÚfig
.
bË_adv_dœeùed_¦ow_’abËd
è&& (
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_DIRECTED_SLOW
))

236 ià(
m_evt_hªdËr
 !ğ
NULL
)

238 
m_³”_addr_»¶y_ex³ùed
 = 
Œue
;

239 
	`m_evt_hªdËr
(
BLE_ADV_EVT_PEER_ADDR_REQUEST
);

243 
m_³”_addr_»¶y_ex³ùed
 = 
çl£
;

248 iàĞ(
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_DIRECTED
)

249 &&(!
m_adv_modes_cÚfig
.
bË_adv_dœeùed_’abËd
 || !
	`³”_add»ss_exi¡s
(
m_³”_add»ss
.
addr
)))

251 
m_adv_mode_cu¼’t
 = 
BLE_ADV_MODE_DIRECTED_SLOW
;

253 iàĞ(
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_DIRECTED_SLOW
)

254 &&(!
m_adv_modes_cÚfig
.
bË_adv_dœeùed_¦ow_’abËd
 || !
	`³”_add»ss_exi¡s
(
m_³”_add»ss
.
addr
)))

256 
m_adv_mode_cu¼’t
 = 
BLE_ADV_MODE_FAST
;

258 ià(!
m_adv_modes_cÚfig
.
bË_adv_ç¡_’abËd
 && 
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_FAST
)

260 
m_adv_mode_cu¼’t
 = 
BLE_ADV_MODE_SLOW
;

262 ià(!
m_adv_modes_cÚfig
.
bË_adv_¦ow_’abËd
 && 
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_SLOW
)

264 
m_adv_mode_cu¼’t
 = 
BLE_ADV_MODE_IDLE
;

265 
m_adv_evt
 = 
BLE_ADV_EVT_IDLE
;

269 iàĞ(
m_evt_hªdËr
 !ğ
NULL
)

270 && (
m_adv_mode_cu¼’t
 =ğ
BLE_ADV_MODE_FAST
 || m_adv_mode_cu¼’ˆ=ğ
BLE_ADV_MODE_SLOW
)

271 && (
m_adv_modes_cÚfig
.
bË_adv_wh™–i¡_’abËd
)

272 && (!
m_wh™–i¡_‹mpÜ¬y_di§bËd
))

274 
m_wh™–i¡_»¶y_ex³ùed
 = 
Œue
;

275 
	`m_evt_hªdËr
(
BLE_ADV_EVT_WHITELIST_REQUEST
);

279 
m_wh™–i¡_»¶y_ex³ùed
 = 
çl£
;

283 
	`mem£t
(&
adv_·¿ms
, 0, (adv_params));

285 
adv_·¿ms
.
ty³
 = 
BLE_GAP_ADV_TYPE_ADV_IND
;

286 
adv_·¿ms
.
p_³”_addr
 = 
NULL
;

287 
adv_·¿ms
.
å
 = 
BLE_GAP_ADV_FP_ANY
;

288 
adv_·¿ms
.
p_wh™–i¡
 = 
NULL
;

291 
m_adv_mode_cu¼’t
)

293 
BLE_ADV_MODE_DIRECTED
:

294 
	`ADV_LOG
("[ADV]: Starting direct‡dvertisement.\r\n");

295 
adv_·¿ms
.
p_³”_addr
 = &
m_³”_add»ss
;

296 
adv_·¿ms
.
ty³
 = 
BLE_GAP_ADV_TYPE_ADV_DIRECT_IND
;

297 
adv_·¿ms
.
timeout
 = 0;

298 
adv_·¿ms
.
š‹rv®
 = 0;

299 
m_adv_evt
 = 
BLE_ADV_EVT_DIRECTED
;

302 
BLE_ADV_MODE_DIRECTED_SLOW
:

303 
	`ADV_LOG
("[ADV]: Starting direct‡dvertisement.\r\n");

304 
adv_·¿ms
.
p_³”_addr
 = &
m_³”_add»ss
;

305 
adv_·¿ms
.
ty³
 = 
BLE_GAP_ADV_TYPE_ADV_DIRECT_IND
;

306 
adv_·¿ms
.
timeout
 = 
m_adv_modes_cÚfig
.
bË_adv_dœeùed_¦ow_timeout
;

307 
adv_·¿ms
.
š‹rv®
 = 
m_adv_modes_cÚfig
.
bË_adv_dœeùed_¦ow_š‹rv®
;

308 
m_adv_evt
 = 
BLE_ADV_EVT_DIRECTED_SLOW
;

311 
BLE_ADV_MODE_FAST
:

312 
adv_·¿ms
.
timeout
 = 
m_adv_modes_cÚfig
.
bË_adv_ç¡_timeout
;

313 
adv_·¿ms
.
š‹rv®
 = 
m_adv_modes_cÚfig
.
bË_adv_ç¡_š‹rv®
;

315 iàĞ
	`wh™–i¡_has_’Œ›s
(&
m_wh™–i¡
)

316 && 
m_adv_modes_cÚfig
.
bË_adv_wh™–i¡_’abËd


317 && !
m_wh™–i¡_‹mpÜ¬y_di§bËd
)

319 
adv_·¿ms
.
å
 = 
BLE_GAP_ADV_FP_FILTER_CONNREQ
;

320 
adv_·¿ms
.
p_wh™–i¡
 = &
m_wh™–i¡
;

321 
m_advd©a
.
æags
 = 
BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
;

322 
”r_code
 = 
	`bË_advd©a_£t
(&
m_advd©a
, 
NULL
);

323 
	`VERIFY_SUCCESS
(
”r_code
);

325 
m_adv_evt
 = 
BLE_ADV_EVT_FAST_WHITELIST
;

326 
	`ADV_LOG
("[ADV]: Starting fast‡dvertisement with whitelist.\r\n");

330 
m_adv_evt
 = 
BLE_ADV_EVT_FAST
;

331 
	`ADV_LOG
("[ADV]: Starting fast‡dvertisement.\r\n");

335 
BLE_ADV_MODE_SLOW
:

336 
adv_·¿ms
.
š‹rv®
 = 
m_adv_modes_cÚfig
.
bË_adv_¦ow_š‹rv®
;

337 
adv_·¿ms
.
timeout
 = 
m_adv_modes_cÚfig
.
bË_adv_¦ow_timeout
;

339 iàĞ
	`wh™–i¡_has_’Œ›s
(&
m_wh™–i¡
)

340 && 
m_adv_modes_cÚfig
.
bË_adv_wh™–i¡_’abËd


341 && !
m_wh™–i¡_‹mpÜ¬y_di§bËd
)

343 
adv_·¿ms
.
å
 = 
BLE_GAP_ADV_FP_FILTER_CONNREQ
;

344 
adv_·¿ms
.
p_wh™–i¡
 = &
m_wh™–i¡
;

345 
m_advd©a
.
æags
 = 
BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
;

346 
”r_code
 = 
	`bË_advd©a_£t
(&
m_advd©a
, 
NULL
);

347 
	`VERIFY_SUCCESS
(
”r_code
);

349 
m_adv_evt
 = 
BLE_ADV_EVT_SLOW_WHITELIST
;

350 
	`ADV_LOG
("[ADV]: Starting slow‡dvertisement with whitelist.\r\n");

354 
m_adv_evt
 = 
BLE_ADV_EVT_SLOW
;

355 
	`ADV_LOG
("[ADV]: Starting slow‡dvertisement.\r\n");

362 ià(
m_adv_mode_cu¼’t
 !ğ
BLE_ADV_MODE_IDLE
)

364 
”r_code
 = 
	`sd_bË_g­_adv_¡¬t
(&
adv_·¿ms
);

365 
	`VERIFY_SUCCESS
(
”r_code
);

367 ià(
m_evt_hªdËr
 !ğ
NULL
)

369 
	`m_evt_hªdËr
(
m_adv_evt
);

372  
NRF_SUCCESS
;

373 
	}
}

376 
	$bË_adv”tisšg_Ú_bË_evt
(
bË_evt_t
 cÚ¡ * 
p_bË_evt
)

378 
ušt16_t
 
cu¼’t_¦ave_lšk_cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

380 
p_bË_evt
->
h—d”
.
evt_id
)

382 
BLE_GAP_EVT_CONNECTED
:

383 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
rŞe
 =ğ
BLE_GAP_ROLE_PERIPH
)

385 
cu¼’t_¦ave_lšk_cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
;

390 
BLE_GAP_EVT_DISCONNECTED
:

392 
ušt32_t
 
”r_code
;

393 
m_wh™–i¡_‹mpÜ¬y_di§bËd
 = 
çl£
;

395 ià(
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
 =ğ
cu¼’t_¦ave_lšk_cÚn_hªdË
)

397 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
BLE_ADV_MODE_DIRECTED
);

398 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

400 
	`m_”rÜ_hªdËr
(
”r_code
);

406 
BLE_GAP_EVT_TIMEOUT
:

407 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
timeout
.
¤c
 =ğ
BLE_GAP_TIMEOUT_SRC_ADVERTISING
)

409 
m_adv_mode_cu¼’t
)

411 
BLE_ADV_MODE_DIRECTED
:

412 
	`ADV_LOG
("[ADV]: Timed out from directed‡dvertising.\r\n");

414 
ušt32_t
 
”r_code
;

415 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
BLE_ADV_MODE_DIRECTED_SLOW
);

416 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

418 
	`m_”rÜ_hªdËr
(
”r_code
);

422 
BLE_ADV_MODE_DIRECTED_SLOW
:

423 
	`ADV_LOG
("[ADV]: Timed out from directed slow‡dvertising.\r\n");

425 
ušt32_t
 
”r_code
;

426 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
BLE_ADV_MODE_FAST
);

427 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

429 
	`m_”rÜ_hªdËr
(
”r_code
);

433 
BLE_ADV_MODE_FAST
:

435 
ušt32_t
 
”r_code
;

436 
m_adv_evt
 = 
BLE_ADV_EVT_FAST
;

437 
	`ADV_LOG
("[ADV]: Timed out from fast‡dvertising, starting slow‡dvertising.\r\n");

438 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
BLE_ADV_MODE_SLOW
);

439 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

441 
	`m_”rÜ_hªdËr
(
”r_code
);

445 
BLE_ADV_MODE_SLOW
:

446 
m_adv_evt
 = 
BLE_ADV_EVT_IDLE
;

447 
	`ADV_LOG
("[ADV]: Timed out from slow‡dvertising, stopping‡dvertising.\r\n");

448 ià(
m_evt_hªdËr
 !ğ
NULL
)

450 
	`m_evt_hªdËr
(
m_adv_evt
);

465 
	}
}

466 
	$bË_adv”tisšg_Ú_sys_evt
(
ušt32_t
 
sys_evt
)

468 
ušt32_t
 
”r_code
 = 
NRF_SUCCESS
;

469 
sys_evt
)

472 
NRF_EVT_FLASH_OPERATION_SUCCESS
:

476 
NRF_EVT_FLASH_OPERATION_ERROR
:

477 ià(
m_adv”tisšg_¡¬t_³ndšg
)

479 
m_adv”tisšg_¡¬t_³ndšg
 = 
çl£
;

480 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
m_adv_mode_cu¼’t
);

481 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

483 
	`m_”rÜ_hªdËr
(
”r_code
);

492 
	}
}

494 
ušt32_t
 
	$bË_adv”tisšg_³”_addr_»¶y
(
bË_g­_addr_t
 * 
p_³”_add»ss
)

496 if(
m_³”_addr_»¶y_ex³ùed
 =ğ
çl£
)

498  
NRF_ERROR_INVALID_STATE
;

501 
m_³”_add»ss
.
addr_ty³
 = 
p_³”_add»ss
->addr_type;

503 
i
 = 0; i < 
BLE_GAP_ADDR_LEN
; i++)

505 
m_³”_add»ss
.
addr
[
i
] = 
p_³”_add»ss
->addr[i];

508 
m_³”_addr_»¶y_ex³ùed
 = 
çl£
;

509  
NRF_SUCCESS
;

510 
	}
}

513 
ušt32_t
 
	$bË_adv”tisšg_wh™–i¡_»¶y
(
bË_g­_wh™–i¡_t
 * 
p_wh™–i¡
)

515 
ušt32_t
 
i
;

517 if(
m_wh™–i¡_»¶y_ex³ùed
 =ğ
çl£
)

519  
NRF_ERROR_INVALID_STATE
;

522 
m_wh™–i¡
.
addr_couÁ
 = 
p_wh™–i¡
->addr_count;

523 
m_wh™–i¡
.
œk_couÁ
 = 
p_wh™–i¡
->irk_count;

525 
i
 = 0; i < 
m_wh™–i¡
.
œk_couÁ
; i++)

527 
mp_wh™–i¡_œk
[
i
] = 
p_wh™–i¡
->
µ_œks
[i];

530 
i
 = 0; i < 
m_wh™–i¡
.
addr_couÁ
; i++)

532 
mp_wh™–i¡_addr
[
i
] = 
p_wh™–i¡
->
µ_addrs
[i];

535 
m_wh™–i¡_»¶y_ex³ùed
 = 
çl£
;

536  
NRF_SUCCESS
;

537 
	}
}

540 
ušt32_t
 
	$bË_adv”tisšg_»¡¬t_w™hout_wh™–i¡
()

542 
ušt32_t
 
”r_code
;

544 ifĞ
m_adv_modes_cÚfig
.
bË_adv_wh™–i¡_’abËd
 =ğ
BLE_ADV_WHITELIST_ENABLED


545 && !
m_wh™–i¡_‹mpÜ¬y_di§bËd
)

547 ià(
m_adv_mode_cu¼’t
 !ğ
BLE_ADV_MODE_IDLE
)

549 
”r_code
 = 
	`sd_bË_g­_adv_¡İ
();

550 
	`VERIFY_SUCCESS
(
”r_code
);

552 
m_wh™–i¡_‹mpÜ¬y_di§bËd
 = 
Œue
;

553 
m_advd©a
.
æags
 = 
BLE_GAP_ADV_FLAGS_LE_ONLY_GENERAL_DISC_MODE
;

554 
”r_code
 = 
	`bË_advd©a_£t
(&
m_advd©a
, 
NULL
);

555 
	`VERIFY_SUCCESS
(
”r_code
);

557 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
m_adv_mode_cu¼’t
);

558 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_”rÜ_hªdËr
 !ğ
NULL
))

560 
	`m_”rÜ_hªdËr
(
”r_code
);

563  
NRF_SUCCESS
;

564 
	}
}

	@E:\EmWorkspace\RingP\components\ble\ble_advertising\ble_advertising.h

33 #iâdeà
BLE_ADVERTISING_H__


34 
	#BLE_ADVERTISING_H__


	)

36 
	~<¡dšt.h
>

37 
	~"bË_g©tc.h
"

38 
	~"bË.h
"

39 
	~"Äf_”rÜ.h
"

40 
	~"bË_advd©a.h
"

46 
	mBLE_ADV_MODE_IDLE
,

47 
	mBLE_ADV_MODE_DIRECTED
,

48 
	mBLE_ADV_MODE_DIRECTED_SLOW
,

49 
	mBLE_ADV_MODE_FAST
,

50 
	mBLE_ADV_MODE_SLOW
,

51 } 
	tbË_adv_mode_t
;

62 
	mBLE_ADV_EVT_IDLE
,

63 
	mBLE_ADV_EVT_DIRECTED
,

64 
	mBLE_ADV_EVT_DIRECTED_SLOW
,

65 
	mBLE_ADV_EVT_FAST
,

66 
	mBLE_ADV_EVT_SLOW
,

67 
	mBLE_ADV_EVT_FAST_WHITELIST
,

68 
	mBLE_ADV_EVT_SLOW_WHITELIST
,

69 
	mBLE_ADV_EVT_WHITELIST_REQUEST
,

70 
	mBLE_ADV_EVT_PEER_ADDR_REQUEST


71 } 
	tbË_adv_evt_t
;

80 
boŞ
 
	mbË_adv_wh™–i¡_’abËd
;

81 
boŞ
 
	mbË_adv_dœeùed_’abËd
;

82 
boŞ
 
	mbË_adv_dœeùed_¦ow_’abËd
;

83 
ušt32_t
 
	mbË_adv_dœeùed_¦ow_š‹rv®
;

84 
ušt32_t
 
	mbË_adv_dœeùed_¦ow_timeout
;

85 
boŞ
 
	mbË_adv_ç¡_’abËd
;

86 
ušt32_t
 
	mbË_adv_ç¡_š‹rv®
;

87 
ušt32_t
 
	mbË_adv_ç¡_timeout
;

88 
boŞ
 
	mbË_adv_¦ow_’abËd
;

89 
ušt32_t
 
	mbË_adv_¦ow_š‹rv®
;

90 
ušt32_t
 
	mbË_adv_¦ow_timeout
;

91 }
	tbË_adv_modes_cÚfig_t
;

95 (*
	tbË_adv”tisšg_evt_hªdËr_t
è(
	tbË_adv_evt_t
 cÚ¡ 
	tadv_evt
);

98 (*
	tbË_adv”tisšg_”rÜ_hªdËr_t
è(
	tušt32_t
 
	tÄf_”rÜ
);

104 
bË_adv_modes_cÚfig_t
 
İtiÚs
;

105 
bË_advd©a_t
 
advd©a
;

106 
bË_adv”tisšg_evt_hªdËr_t
 
evt_hªdËr
;

107 }
	tbË_adv_š™_t
;

111 
	#BLE_ADV_DIRECTED_ENABLED
 
Œue


	)

112 
	#BLE_ADV_DIRECTED_DISABLED
 
çl£


	)

114 
	#BLE_ADV_DIRECTED_SLOW_ENABLED
 
Œue


	)

115 
	#BLE_ADV_DIRECTED_SLOW_DISABLED
 
çl£


	)

117 
	#BLE_ADV_FAST_ENABLED
 
Œue


	)

118 
	#BLE_ADV_FAST_DISABLED
 
çl£


	)

120 
	#BLE_ADV_SLOW_ENABLED
 
Œue


	)

121 
	#BLE_ADV_SLOW_DISABLED
 
çl£


	)

123 
	#BLE_ADV_WHITELIST_ENABLED
 
Œue


	)

124 
	#BLE_ADV_WHITELIST_DISABLED
 
çl£


	)

134 
	`bË_adv”tisšg_Ú_bË_evt
(cÚ¡ 
bË_evt_t
 * cÚ¡ 
p_bË_evt
);

146 
	`bË_adv”tisšg_Ú_sys_evt
(
ušt32_t
 
sys_evt
);

164 
ušt32_t
 
	`bË_adv”tisšg_š™
(
bË_advd©a_t
 cÚ¡ * 
p_advd©a
,

165 
bË_advd©a_t
 cÚ¡ * 
p_¤d©a
,

166 
bË_adv_modes_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

167 
bË_adv”tisšg_evt_hªdËr_t
 cÚ¡ 
evt_hªdËr
,

168 
bË_adv”tisšg_”rÜ_hªdËr_t
 cÚ¡ 
”rÜ_hªdËr
);

181 
ušt32_t
 
	`bË_adv”tisšg_¡¬t
(
bË_adv_mode_t
 
adv”tisšg_mode
);

194 
ušt32_t
 
	`bË_adv”tisšg_³”_addr_»¶y
(
bË_g­_addr_t
 * 
p_³”_addr
);

208 
ušt32_t
 
	`bË_adv”tisšg_wh™–i¡_»¶y
(
bË_g­_wh™–i¡_t
 * 
p_wh™–i¡
);

218 
ušt32_t
 
	`bË_adv”tisšg_»¡¬t_w™hout_wh™–i¡
();

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_bas\ble_bas.c

18 
	~"bË_bas.h
"

19 
	~<¡ršg.h
>

20 
	~"nÜdic_commÚ.h
"

21 
	~"bË_¤v_commÚ.h
"

22 
	~"­p_ut.h
"

25 
	#INVALID_BATTERY_LEVEL
 255

	)

33 
	$Ú_cÚÃù
(
bË_bas_t
 * 
p_bas
, 
bË_evt_t
 * 
p_bË_evt
)

35 
p_bas
->
cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.conn_handle;

36 
	}
}

44 
	$Ú_discÚÃù
(
bË_bas_t
 * 
p_bas
, 
bË_evt_t
 * 
p_bË_evt
)

46 
	`UNUSED_PARAMETER
(
p_bË_evt
);

47 
p_bas
->
cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

48 
	}
}

56 
	$Ú_wr™e
(
bË_bas_t
 * 
p_bas
, 
bË_evt_t
 * 
p_bË_evt
)

58 ià(
p_bas
->
is_nÙifiÿtiÚ_suµÜ‹d
)

60 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
 = &
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
wr™e
;

63 (
p_evt_wr™e
->
hªdË
 =ğ
p_bas
->
b©‹ry_Ëv–_hªdËs
.
cccd_hªdË
)

65 (
p_evt_wr™e
->
Ën
 == 2)

69 ià(
p_bas
->
evt_hªdËr
 !ğ
NULL
)

71 
bË_bas_evt_t
 
evt
;

73 ià(
	`bË_¤v_is_nÙifiÿtiÚ_’abËd
(
p_evt_wr™e
->
d©a
))

75 
evt
.
evt_ty³
 = 
BLE_BAS_EVT_NOTIFICATION_ENABLED
;

79 
evt
.
evt_ty³
 = 
BLE_BAS_EVT_NOTIFICATION_DISABLED
;

82 
p_bas
->
	`evt_hªdËr
Õ_bas, &
evt
);

86 
	}
}

89 
	$bË_bas_Ú_bË_evt
(
bË_bas_t
 * 
p_bas
, 
bË_evt_t
 * 
p_bË_evt
)

91 ià(
p_bas
 =ğ
NULL
 || 
p_bË_evt
 == NULL)

96 
p_bË_evt
->
h—d”
.
evt_id
)

98 
BLE_GAP_EVT_CONNECTED
:

99 
	`Ú_cÚÃù
(
p_bas
, 
p_bË_evt
);

102 
BLE_GAP_EVT_DISCONNECTED
:

103 
	`Ú_discÚÃù
(
p_bas
, 
p_bË_evt
);

106 
BLE_GATTS_EVT_WRITE
:

107 
	`Ú_wr™e
(
p_bas
, 
p_bË_evt
);

114 
	}
}

124 
ušt32_t
 
	$b©‹ry_Ëv–_ch¬_add
(
bË_bas_t
 * 
p_bas
, cÚ¡ 
bË_bas_š™_t
 * 
p_bas_š™
)

126 
ušt32_t
 
”r_code
;

127 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

128 
bË_g©ts_©Œ_md_t
 
cccd_md
;

129 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

130 
bË_uuid_t
 
bË_uuid
;

131 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

132 
ušt8_t
 
š™Ÿl_b©‹ry_Ëv–
;

133 
ušt8_t
 
’coded_»pÜt_»f
[
BLE_SRV_ENCODED_REPORT_REF_LEN
];

134 
ušt8_t
 
š™_Ën
;

137 ià(
p_bas
->
is_nÙifiÿtiÚ_suµÜ‹d
)

139 
	`mem£t
(&
cccd_md
, 0, (cccd_md));

143 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(&
cccd_md
.
»ad_³rm
);

144 
cccd_md
.
wr™e_³rm
 = 
p_bas_š™
->
b©‹ry_Ëv–_ch¬_©Œ_md
.
cccd_wr™e_³rm
;

145 
cccd_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

148 
	`mem£t
(&
ch¬_md
, 0, (char_md));

150 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

151 
ch¬_md
.
ch¬_´İs
.
nÙify
 = (
p_bas
->
is_nÙifiÿtiÚ_suµÜ‹d
) ? 1 : 0;

152 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

153 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

154 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

155 
ch¬_md
.
p_cccd_md
 = (
p_bas
->
is_nÙifiÿtiÚ_suµÜ‹d
è? &
cccd_md
 : 
NULL
;

156 
ch¬_md
.
p_sccd_md
 = 
NULL
;

158 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_BATTERY_LEVEL_CHAR
);

160 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

162 
©Œ_md
.
»ad_³rm
 = 
p_bas_š™
->
b©‹ry_Ëv–_ch¬_©Œ_md
.read_perm;

163 
©Œ_md
.
wr™e_³rm
 = 
p_bas_š™
->
b©‹ry_Ëv–_ch¬_©Œ_md
.write_perm;

164 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

165 
©Œ_md
.
rd_auth
 = 0;

166 
©Œ_md
.
wr_auth
 = 0;

167 
©Œ_md
.
vËn
 = 0;

169 
š™Ÿl_b©‹ry_Ëv–
 = 
p_bas_š™
->
š™Ÿl_b©t_Ëv–
;

171 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

173 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

174 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

175 
©Œ_ch¬_v®ue
.
š™_Ën
 = (
ušt8_t
);

176 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

177 
©Œ_ch¬_v®ue
.
max_Ën
 = (
ušt8_t
);

178 
©Œ_ch¬_v®ue
.
p_v®ue
 = &
š™Ÿl_b©‹ry_Ëv–
;

180 
”r_code
 = 
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_bas
->
£rviû_hªdË
, &
ch¬_md
,

181 &
©Œ_ch¬_v®ue
,

182 &
p_bas
->
b©‹ry_Ëv–_hªdËs
);

183 ià(
”r_code
 !ğ
NRF_SUCCESS
)

185  
”r_code
;

188 ià(
p_bas_š™
->
p_»pÜt_»f
 !ğ
NULL
)

191 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_REPORT_REF_DESCR
);

193 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

195 
©Œ_md
.
»ad_³rm
 = 
p_bas_š™
->
b©‹ry_Ëv–_»pÜt_»ad_³rm
;

196 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
©Œ_md
.
wr™e_³rm
);

198 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

199 
©Œ_md
.
rd_auth
 = 0;

200 
©Œ_md
.
wr_auth
 = 0;

201 
©Œ_md
.
vËn
 = 0;

203 
š™_Ën
 = 
	`bË_¤v_»pÜt_»f_’code
(
’coded_»pÜt_»f
, 
p_bas_š™
->
p_»pÜt_»f
);

205 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

207 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

208 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

209 
©Œ_ch¬_v®ue
.
š™_Ën
 = init_len;

210 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

211 
©Œ_ch¬_v®ue
.
max_Ën
 =‡‰r_ch¬_v®ue.
š™_Ën
;

212 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
’coded_»pÜt_»f
;

214 
”r_code
 = 
	`sd_bË_g©ts_desütÜ_add
(
p_bas
->
b©‹ry_Ëv–_hªdËs
.
v®ue_hªdË
,

215 &
©Œ_ch¬_v®ue
,

216 &
p_bas
->
»pÜt_»f_hªdË
);

217 ià(
”r_code
 !ğ
NRF_SUCCESS
)

219  
”r_code
;

224 
p_bas
->
»pÜt_»f_hªdË
 = 
BLE_GATT_HANDLE_INVALID
;

227  
NRF_SUCCESS
;

228 
	}
}

231 
ušt32_t
 
	$bË_bas_š™
(
bË_bas_t
 * 
p_bas
, cÚ¡ 
bË_bas_š™_t
 * 
p_bas_š™
)

233 ià(
p_bas
 =ğ
NULL
 || 
p_bas_š™
 == NULL)

235  
NRF_ERROR_NULL
;

238 
ušt32_t
 
”r_code
;

239 
bË_uuid_t
 
bË_uuid
;

242 
p_bas
->
evt_hªdËr
 = 
p_bas_š™
->evt_handler;

243 
p_bas
->
cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

244 
p_bas
->
is_nÙifiÿtiÚ_suµÜ‹d
 = 
p_bas_š™
->
suµÜt_nÙifiÿtiÚ
;

245 
p_bas
->
b©‹ry_Ëv–_Ï¡
 = 
INVALID_BATTERY_LEVEL
;

248 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_BATTERY_SERVICE
);

250 
”r_code
 = 
	`sd_bË_g©ts_£rviû_add
(
BLE_GATTS_SRVC_TYPE_PRIMARY
, &
bË_uuid
, &
p_bas
->
£rviû_hªdË
);

251 ià(
”r_code
 !ğ
NRF_SUCCESS
)

253  
”r_code
;

257  
	`b©‹ry_Ëv–_ch¬_add
(
p_bas
, 
p_bas_š™
);

258 
	}
}

261 
ušt32_t
 
	$bË_bas_b©‹ry_Ëv–_upd©e
(
bË_bas_t
 * 
p_bas
, 
ušt8_t
 
b©‹ry_Ëv–
)

263 ià(
p_bas
 =ğ
NULL
)

265  
NRF_ERROR_NULL
;

268 
ušt32_t
 
”r_code
 = 
NRF_SUCCESS
;

269 
bË_g©ts_v®ue_t
 
g©ts_v®ue
;

271 ià(
b©‹ry_Ëv–
 !ğ
p_bas
->
b©‹ry_Ëv–_Ï¡
)

274 
	`mem£t
(&
g©ts_v®ue
, 0, (gatts_value));

276 
g©ts_v®ue
.
Ën
 = (
ušt8_t
);

277 
g©ts_v®ue
.
off£t
 = 0;

278 
g©ts_v®ue
.
p_v®ue
 = &
b©‹ry_Ëv–
;

281 
”r_code
 = 
	`sd_bË_g©ts_v®ue_£t
(
p_bas
->
cÚn_hªdË
,

282 
p_bas
->
b©‹ry_Ëv–_hªdËs
.
v®ue_hªdË
,

283 &
g©ts_v®ue
);

284 ià(
”r_code
 =ğ
NRF_SUCCESS
)

287 
p_bas
->
b©‹ry_Ëv–_Ï¡
 = 
b©‹ry_Ëv–
;

291  
”r_code
;

295 ià((
p_bas
->
cÚn_hªdË
 !ğ
BLE_CONN_HANDLE_INVALID
è&&…_bas->
is_nÙifiÿtiÚ_suµÜ‹d
)

297 
bË_g©ts_hvx_·¿ms_t
 
hvx_·¿ms
;

299 
	`mem£t
(&
hvx_·¿ms
, 0, (hvx_params));

301 
hvx_·¿ms
.
hªdË
 = 
p_bas
->
b©‹ry_Ëv–_hªdËs
.
v®ue_hªdË
;

302 
hvx_·¿ms
.
ty³
 = 
BLE_GATT_HVX_NOTIFICATION
;

303 
hvx_·¿ms
.
off£t
 = 
g©ts_v®ue
.offset;

304 
hvx_·¿ms
.
p_Ën
 = &
g©ts_v®ue
.
Ën
;

305 
hvx_·¿ms
.
p_d©a
 = 
g©ts_v®ue
.
p_v®ue
;

307 
”r_code
 = 
	`sd_bË_g©ts_hvx
(
p_bas
->
cÚn_hªdË
, &
hvx_·¿ms
);

311 
”r_code
 = 
NRF_ERROR_INVALID_STATE
;

315  
”r_code
;

316 
	}
}

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_bas\ble_bas.h

39 #iâdeà
BLE_BAS_H__


40 
	#BLE_BAS_H__


	)

42 
	~<¡dšt.h
>

43 
	~<¡dboŞ.h
>

44 
	~"bË.h
"

45 
	~"bË_¤v_commÚ.h
"

50 
	mBLE_BAS_EVT_NOTIFICATION_ENABLED
,

51 
	mBLE_BAS_EVT_NOTIFICATION_DISABLED


52 } 
	tbË_bas_evt_ty³_t
;

57 
bË_bas_evt_ty³_t
 
	mevt_ty³
;

58 } 
	tbË_bas_evt_t
;

61 
bË_bas_s
 
	tbË_bas_t
;

64 (*
	tbË_bas_evt_hªdËr_t
è(
	tbË_bas_t
 * 
	tp_bas
, 
	tbË_bas_evt_t
 * 
	tp_evt
);

70 
bË_bas_evt_hªdËr_t
 
evt_hªdËr
;

71 
boŞ
 
suµÜt_nÙifiÿtiÚ
;

72 
bË_¤v_»pÜt_»f_t
 * 
p_»pÜt_»f
;

73 
ušt8_t
 
š™Ÿl_b©t_Ëv–
;

74 
bË_¤v_cccd_£cur™y_mode_t
 
b©‹ry_Ëv–_ch¬_©Œ_md
;

75 
bË_g­_cÚn_£c_mode_t
 
b©‹ry_Ëv–_»pÜt_»ad_³rm
;

76 } 
	tbË_bas_š™_t
;

79 
	sbË_bas_s


81 
bË_bas_evt_hªdËr_t
 
evt_hªdËr
;

82 
ušt16_t
 
£rviû_hªdË
;

83 
bË_g©ts_ch¬_hªdËs_t
 
b©‹ry_Ëv–_hªdËs
;

84 
ušt16_t
 
»pÜt_»f_hªdË
;

85 
ušt8_t
 
b©‹ry_Ëv–_Ï¡
;

86 
ušt16_t
 
cÚn_hªdË
;

87 
boŞ
 
is_nÙifiÿtiÚ_suµÜ‹d
;

99 
ušt32_t
 
	`bË_bas_š™
(
bË_bas_t
 * 
p_bas
, cÚ¡ 
bË_bas_š™_t
 * 
p_bas_š™
);

113 
	`bË_bas_Ú_bË_evt
(
bË_bas_t
 * 
p_bas
, 
bË_evt_t
 * 
p_bË_evt
);

129 
ušt32_t
 
	`bË_bas_b©‹ry_Ëv–_upd©e
(
bË_bas_t
 * 
p_bas
, 
ušt8_t
 
b©‹ry_Ëv–
);

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_dis\ble_dis.c

18 
	~"bË_dis.h
"

20 
	~<¡dlib.h
>

21 
	~<¡ršg.h
>

22 
	~"­p_”rÜ.h
"

23 
	~"bË_g©ts.h
"

24 
	~"nÜdic_commÚ.h
"

25 
	~"bË_¤v_commÚ.h
"

26 
	~"­p_ut.h
"

29 
	#BLE_DIS_SYS_ID_LEN
 8

	)

30 
	#BLE_DIS_PNP_ID_LEN
 7

	)

32 
ušt16_t
 
	g£rviû_hªdË
;

33 
bË_g©ts_ch¬_hªdËs_t
 
	gmªuçù_Çme_hªdËs
;

34 
bË_g©ts_ch¬_hªdËs_t
 
	gmod–_num_hªdËs
;

35 
bË_g©ts_ch¬_hªdËs_t
 
	g£rŸl_num_hªdËs
;

36 
bË_g©ts_ch¬_hªdËs_t
 
	ghw_»v_hªdËs
;

37 
bË_g©ts_ch¬_hªdËs_t
 
	gfw_»v_hªdËs
;

38 
bË_g©ts_ch¬_hªdËs_t
 
	gsw_»v_hªdËs
;

39 
bË_g©ts_ch¬_hªdËs_t
 
	gsys_id_hªdËs
;

40 
bË_g©ts_ch¬_hªdËs_t
 
	g»g_û¹_d©a_li¡_hªdËs
;

41 
bË_g©ts_ch¬_hªdËs_t
 
	g²p_id_hªdËs
;

49 
	$sys_id_’code
(
ušt8_t
 * 
p_’coded_bufãr
, cÚ¡ 
bË_dis_sys_id_t
 * 
p_sys_id
)

51 
	`APP_ERROR_CHECK_BOOL
(
p_sys_id
 !ğ
NULL
);

52 
	`APP_ERROR_CHECK_BOOL
(
p_’coded_bufãr
 !ğ
NULL
);

54 
p_’coded_bufãr
[0] = (
p_sys_id
->
mªuçùu»r_id
 & 0x00000000FF);

55 
p_’coded_bufãr
[1] = (
p_sys_id
->
mªuçùu»r_id
 & 0x000000FF00) >> 8;

56 
p_’coded_bufãr
[2] = (
p_sys_id
->
mªuçùu»r_id
 & 0x0000FF0000) >> 16;

57 
p_’coded_bufãr
[3] = (
p_sys_id
->
mªuçùu»r_id
 & 0x00FF000000) >> 24;

58 
p_’coded_bufãr
[4] = (
p_sys_id
->
mªuçùu»r_id
 & 0xFF00000000) >> 32;

60 
p_’coded_bufãr
[5] = (
p_sys_id
->
Ügªiz©iÚ®ly_unique_id
 & 0x0000FF);

61 
p_’coded_bufãr
[6] = (
p_sys_id
->
Ügªiz©iÚ®ly_unique_id
 & 0x00FF00) >> 8;

62 
p_’coded_bufãr
[7] = (
p_sys_id
->
Ügªiz©iÚ®ly_unique_id
 & 0xFF0000) >> 16;

63 
	}
}

71 
	$²p_id_’code
(
ušt8_t
 * 
p_’coded_bufãr
, cÚ¡ 
bË_dis_²p_id_t
 * 
p_²p_id
)

73 
ušt8_t
 
Ën
 = 0;

75 
	`APP_ERROR_CHECK_BOOL
(
p_²p_id
 !ğ
NULL
);

76 
	`APP_ERROR_CHECK_BOOL
(
p_’coded_bufãr
 !ğ
NULL
);

78 
p_’coded_bufãr
[
Ën
++] = 
p_²p_id
->
v’dÜ_id_sourû
;

80 
Ën
 +ğ
	`ušt16_’code
(
p_²p_id
->
v’dÜ_id
, &
p_’coded_bufãr
[len]);

81 
Ën
 +ğ
	`ušt16_’code
(
p_²p_id
->
´oduù_id
, &
p_’coded_bufãr
[len]);

82 
Ën
 +ğ
	`ušt16_’code
(
p_²p_id
->
´oduù_v”siÚ
, &
p_’coded_bufãr
[len]);

84 
	`APP_ERROR_CHECK_BOOL
(
Ën
 =ğ
BLE_DIS_PNP_ID_LEN
);

85 
	}
}

98 
ušt32_t
 
	$ch¬_add
(
ušt16_t
 
uuid
,

99 
ušt8_t
 * 
p_ch¬_v®ue
,

100 
ušt16_t
 
ch¬_Ën
,

101 cÚ¡ 
bË_¤v_£cur™y_mode_t
 * 
dis_©Œ_md
,

102 
bË_g©ts_ch¬_hªdËs_t
 * 
p_hªdËs
)

104 
bË_uuid_t
 
bË_uuid
;

105 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

106 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

107 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

109 
	`APP_ERROR_CHECK_BOOL
(
p_ch¬_v®ue
 !ğ
NULL
);

110 
	`APP_ERROR_CHECK_BOOL
(
ch¬_Ën
 > 0);

113 
	`mem£t
(&
ch¬_md
, 0, (char_md));

115 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

116 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

117 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

118 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

119 
ch¬_md
.
p_cccd_md
 = 
NULL
;

120 
ch¬_md
.
p_sccd_md
 = 
NULL
;

122 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
uuid
);

124 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

126 
©Œ_md
.
»ad_³rm
 = 
dis_©Œ_md
->read_perm;

127 
©Œ_md
.
wr™e_³rm
 = 
dis_©Œ_md
->write_perm;

128 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

129 
©Œ_md
.
rd_auth
 = 0;

130 
©Œ_md
.
wr_auth
 = 0;

131 
©Œ_md
.
vËn
 = 0;

133 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

135 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

136 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

137 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
ch¬_Ën
;

138 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

139 
©Œ_ch¬_v®ue
.
max_Ën
 = 
ch¬_Ën
;

140 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
p_ch¬_v®ue
;

142  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
£rviû_hªdË
, &
ch¬_md
, &
©Œ_ch¬_v®ue
, 
p_hªdËs
);

143 
	}
}

146 
ušt32_t
 
	$bË_dis_š™
(cÚ¡ 
bË_dis_š™_t
 * 
p_dis_š™
)

148 
ušt32_t
 
”r_code
;

149 
bË_uuid_t
 
bË_uuid
;

152 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_DEVICE_INFORMATION_SERVICE
);

154 
”r_code
 = 
	`sd_bË_g©ts_£rviû_add
(
BLE_GATTS_SRVC_TYPE_PRIMARY
, &
bË_uuid
, &
£rviû_hªdË
);

155 ià(
”r_code
 !ğ
NRF_SUCCESS
)

157  
”r_code
;

161 ià(
p_dis_š™
->
mªuçù_Çme_¡r
.
Ëngth
 > 0)

163 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_MANUFACTURER_NAME_STRING_CHAR
,

164 
p_dis_š™
->
mªuçù_Çme_¡r
.
p_¡r
,

165 
p_dis_š™
->
mªuçù_Çme_¡r
.
Ëngth
,

166 &
p_dis_š™
->
dis_©Œ_md
,

167 &
mªuçù_Çme_hªdËs
);

168 ià(
”r_code
 !ğ
NRF_SUCCESS
)

170  
”r_code
;

173 ià(
p_dis_š™
->
mod–_num_¡r
.
Ëngth
 > 0)

175 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_MODEL_NUMBER_STRING_CHAR
,

176 
p_dis_š™
->
mod–_num_¡r
.
p_¡r
,

177 
p_dis_š™
->
mod–_num_¡r
.
Ëngth
,

178 &
p_dis_š™
->
dis_©Œ_md
,

179 &
mod–_num_hªdËs
);

180 ià(
”r_code
 !ğ
NRF_SUCCESS
)

182  
”r_code
;

185 ià(
p_dis_š™
->
£rŸl_num_¡r
.
Ëngth
 > 0)

187 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_SERIAL_NUMBER_STRING_CHAR
,

188 
p_dis_š™
->
£rŸl_num_¡r
.
p_¡r
,

189 
p_dis_š™
->
£rŸl_num_¡r
.
Ëngth
,

190 &
p_dis_š™
->
dis_©Œ_md
,

191 &
£rŸl_num_hªdËs
);

192 ià(
”r_code
 !ğ
NRF_SUCCESS
)

194  
”r_code
;

197 ià(
p_dis_š™
->
hw_»v_¡r
.
Ëngth
 > 0)

199 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_HARDWARE_REVISION_STRING_CHAR
,

200 
p_dis_š™
->
hw_»v_¡r
.
p_¡r
,

201 
p_dis_š™
->
hw_»v_¡r
.
Ëngth
,

202 &
p_dis_š™
->
dis_©Œ_md
,

203 &
hw_»v_hªdËs
);

204 ià(
”r_code
 !ğ
NRF_SUCCESS
)

206  
”r_code
;

209 ià(
p_dis_š™
->
fw_»v_¡r
.
Ëngth
 > 0)

211 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_FIRMWARE_REVISION_STRING_CHAR
,

212 
p_dis_š™
->
fw_»v_¡r
.
p_¡r
,

213 
p_dis_š™
->
fw_»v_¡r
.
Ëngth
,

214 &
p_dis_š™
->
dis_©Œ_md
,

215 &
fw_»v_hªdËs
);

216 ià(
”r_code
 !ğ
NRF_SUCCESS
)

218  
”r_code
;

221 ià(
p_dis_š™
->
sw_»v_¡r
.
Ëngth
 > 0)

223 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_SOFTWARE_REVISION_STRING_CHAR
,

224 
p_dis_š™
->
sw_»v_¡r
.
p_¡r
,

225 
p_dis_š™
->
sw_»v_¡r
.
Ëngth
,

226 &
p_dis_š™
->
dis_©Œ_md
,

227 &
sw_»v_hªdËs
);

228 ià(
”r_code
 !ğ
NRF_SUCCESS
)

230  
”r_code
;

233 ià(
p_dis_š™
->
p_sys_id
 !ğ
NULL
)

235 
ušt8_t
 
’coded_sys_id
[
BLE_DIS_SYS_ID_LEN
];

237 
	`sys_id_’code
(
’coded_sys_id
, 
p_dis_š™
->
p_sys_id
);

238 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_SYSTEM_ID_CHAR
,

239 
’coded_sys_id
,

240 
BLE_DIS_SYS_ID_LEN
,

241 &
p_dis_š™
->
dis_©Œ_md
,

242 &
sys_id_hªdËs
);

243 ià(
”r_code
 !ğ
NRF_SUCCESS
)

245  
”r_code
;

248 ià(
p_dis_š™
->
p_»g_û¹_d©a_li¡
 !ğ
NULL
)

250 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_IEEE_REGULATORY_CERTIFICATION_DATA_LIST_CHAR
,

251 
p_dis_š™
->
p_»g_û¹_d©a_li¡
->
p_li¡
,

252 
p_dis_š™
->
p_»g_û¹_d©a_li¡
->
li¡_Ën
,

253 &
p_dis_š™
->
dis_©Œ_md
,

254 &
»g_û¹_d©a_li¡_hªdËs
);

255 ià(
”r_code
 !ğ
NRF_SUCCESS
)

257  
”r_code
;

260 ià(
p_dis_š™
->
p_²p_id
 !ğ
NULL
)

262 
ušt8_t
 
’coded_²p_id
[
BLE_DIS_PNP_ID_LEN
];

264 
	`²p_id_’code
(
’coded_²p_id
, 
p_dis_š™
->
p_²p_id
);

265 
”r_code
 = 
	`ch¬_add
(
BLE_UUID_PNP_ID_CHAR
,

266 
’coded_²p_id
,

267 
BLE_DIS_PNP_ID_LEN
,

268 &
p_dis_š™
->
dis_©Œ_md
,

269 &
²p_id_hªdËs
);

270 ià(
”r_code
 !ğ
NRF_SUCCESS
)

272  
”r_code
;

276  
NRF_SUCCESS
;

277 
	}
}

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_dis\ble_dis.h

29 #iâdeà
BLE_DIS_H__


30 
	#BLE_DIS_H__


	)

32 
	~<¡dšt.h
>

33 
	~"bË_¤v_commÚ.h
"

38 
	#BLE_DIS_VENDOR_ID_SRC_BLUETOOTH_SIG
 1

	)

39 
	#BLE_DIS_VENDOR_ID_SRC_USB_IMPL_FORUM
 2

	)

45 
ušt64_t
 
	mmªuçùu»r_id
;

46 
ušt32_t
 
	mÜgªiz©iÚ®ly_unique_id
;

47 } 
	tbË_dis_sys_id_t
;

52 
ušt8_t
 * 
	mp_li¡
;

53 
ušt8_t
 
	mli¡_Ën
;

54 } 
	tbË_dis_»g_û¹_d©a_li¡_t
;

59 
ušt8_t
 
	mv’dÜ_id_sourû
;

60 
ušt16_t
 
	mv’dÜ_id
;

61 
ušt16_t
 
	m´oduù_id
;

62 
ušt16_t
 
	m´oduù_v”siÚ
;

63 } 
	tbË_dis_²p_id_t
;

70 
bË_¤v_utf8_¡r_t
 
	mmªuçù_Çme_¡r
;

71 
bË_¤v_utf8_¡r_t
 
	mmod–_num_¡r
;

72 
bË_¤v_utf8_¡r_t
 
	m£rŸl_num_¡r
;

73 
bË_¤v_utf8_¡r_t
 
	mhw_»v_¡r
;

74 
bË_¤v_utf8_¡r_t
 
	mfw_»v_¡r
;

75 
bË_¤v_utf8_¡r_t
 
	msw_»v_¡r
;

76 
bË_dis_sys_id_t
 * 
	mp_sys_id
;

77 
bË_dis_»g_û¹_d©a_li¡_t
 * 
	mp_»g_û¹_d©a_li¡
;

78 
bË_dis_²p_id_t
 * 
	mp_²p_id
;

79 
bË_¤v_£cur™y_mode_t
 
	mdis_©Œ_md
;

80 } 
	tbË_dis_š™_t
;

94 
ušt32_t
 
bË_dis_š™
(cÚ¡ 
bË_dis_š™_t
 * 
p_dis_š™
);

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_hids\ble_hids.c

18 
	~"bË_hids.h
"

19 
	~<¡ršg.h
>

20 
	~"­p_”rÜ.h
"

21 
	~"nÜdic_commÚ.h
"

22 
	~"bË_¤v_commÚ.h
"

23 
	~"­p_ut.h
"

27 
	#PROTOCOL_MODE_BOOT
 0x00

	)

28 
	#PROTOCOL_MODE_REPORT
 0x01

	)

31 
	#HIDS_CONTROL_POINT_SUSPEND
 0

	)

32 
	#HIDS_CONTROL_POINT_EXIT_SUSPEND
 1

	)

34 
	#DEFAULT_PROTOCOL_MODE
 
PROTOCOL_MODE_REPORT


	)

35 
	#INITIAL_VALUE_HID_CONTROL_POINT
 
HIDS_CONTROL_POINT_SUSPEND


	)

37 
	#ENCODED_HID_INFORMATION_LEN
 4

	)

39 
	#BOOT_KB_INPUT_REPORT_MAX_SIZE
 8

	)

40 
	#BOOT_KB_OUTPUT_REPORT_MAX_SIZE
 1

	)

41 
	#BOOT_MOUSE_INPUT_REPORT_MIN_SIZE
 3

	)

42 
	#BOOT_MOUSE_INPUT_REPORT_MAX_SIZE
 8

	)

53 
bË_hids_ch¬_id_t
 
	$make_ch¬_id
(
ušt16_t
 
uuid
, 
ušt8_t
 
»p_ty³
, ušt8_ˆ
»p_šdex
)

55 
bË_hids_ch¬_id_t
 
ch¬_id
 = {0};

57 
ch¬_id
.
uuid
 = uuid;

58 
ch¬_id
.
»p_ty³
 =„ep_type;

59 
ch¬_id
.
»p_šdex
 =„ep_index;

61  
ch¬_id
;

62 
	}
}

70 
	$Ú_cÚÃù
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
)

72 
ušt32_t
 
”r_code
;

73 
ušt8_t
 
deçuÉ_´ÙocŞ_mode
;

74 
bË_g©ts_v®ue_t
 
g©ts_v®ue
;

76 
p_hids
->
cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.conn_handle;

78 ià(
p_hids
->
´ÙocŞ_mode_hªdËs
.
v®ue_hªdË
)

81 
deçuÉ_´ÙocŞ_mode
 = 
DEFAULT_PROTOCOL_MODE
;

84 
	`mem£t
(&
g©ts_v®ue
, 0, (gatts_value));

86 
g©ts_v®ue
.
Ën
 = (
ušt8_t
);

87 
g©ts_v®ue
.
off£t
 = 0;

88 
g©ts_v®ue
.
p_v®ue
 = &
deçuÉ_´ÙocŞ_mode
;

90 
”r_code
 = 
	`sd_bË_g©ts_v®ue_£t
(
p_hids
->
cÚn_hªdË
,

91 
p_hids
->
´ÙocŞ_mode_hªdËs
.
v®ue_hªdË
,

92 &
g©ts_v®ue
);

93 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
p_hids
->
”rÜ_hªdËr
 !ğ
NULL
))

95 
p_hids
->
	`”rÜ_hªdËr
(
”r_code
);

98 
	}
}

106 
	$Ú_discÚÃù
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
)

108 
	`UNUSED_PARAMETER
(
p_bË_evt
);

109 
p_hids
->
cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

110 
	}
}

118 
	$Ú_cÚŒŞ_pošt_wr™e
(
bË_hids_t
 * 
p_hids
, 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
)

120 ià((
p_evt_wr™e
->
Ën
 =ğ1è&& (
p_hids
->
evt_hªdËr
 !ğ
NULL
))

122 
bË_hids_evt_t
 
evt
;

125 
p_evt_wr™e
->
d©a
[0])

127 
HIDS_CONTROL_POINT_SUSPEND
:

128 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_HOST_SUSP
;

131 
HIDS_CONTROL_POINT_EXIT_SUSPEND
:

132 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_HOST_EXIT_SUSP
;

140 
p_hids
->
	`evt_hªdËr
Õ_hids, &
evt
);

142 
	}
}

150 
	$Ú_´ÙocŞ_mode_wr™e
(
bË_hids_t
 * 
p_hids
, 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
)

152 ià((
p_evt_wr™e
->
Ën
 =ğ1è&& (
p_hids
->
evt_hªdËr
 !ğ
NULL
))

154 
bË_hids_evt_t
 
evt
;

157 
p_evt_wr™e
->
d©a
[0])

159 
PROTOCOL_MODE_BOOT
:

160 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_BOOT_MODE_ENTERED
;

163 
PROTOCOL_MODE_REPORT
:

164 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_REPORT_MODE_ENTERED
;

172 
p_hids
->
	`evt_hªdËr
Õ_hids, &
evt
);

174 
	}
}

183 
	$Ú_»pÜt_cccd_wr™e
(
bË_hids_t
 * 
p_hids
,

184 
bË_hids_ch¬_id_t
 * 
p_ch¬_id
,

185 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
)

187 ià(
p_evt_wr™e
->
Ën
 == 2)

190 ià(
p_hids
->
evt_hªdËr
 !ğ
NULL
)

192 
bË_hids_evt_t
 
evt
;

194 ià(
	`bË_¤v_is_nÙifiÿtiÚ_’abËd
(
p_evt_wr™e
->
d©a
))

196 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_NOTIF_ENABLED
;

200 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_NOTIF_DISABLED
;

202 
evt
.
·¿ms
.
nÙifiÿtiÚ
.
ch¬_id
 = *
p_ch¬_id
;

204 
p_hids
->
	`evt_hªdËr
Õ_hids, &
evt
);

207 
	}
}

215 
	$Ú_»pÜt_v®ue_wr™e
(
bË_hids_t
 * 
p_hids
,

216 
bË_evt_t
 * 
p_bË_evt
,

217 
bË_hids_ch¬_id_t
 * 
p_ch¬_id
)

219 ià(
p_hids
->
evt_hªdËr
 !ğ
NULL
)

221 
bË_hids_evt_t
 
evt
;

223 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_REP_CHAR_WRITE
;

224 
evt
.
·¿ms
.
ch¬_wr™e
.
ch¬_id
 = *
p_ch¬_id
;

225 
evt
.
·¿ms
.
ch¬_wr™e
.
off£t
 = 
p_bË_evt
->evt.
g©ts_evt
.·¿ms.
wr™e
.offset;

226 
evt
.
·¿ms
.
ch¬_wr™e
.
Ën
 = 
p_bË_evt
->evt.
g©ts_evt
.·¿ms.
wr™e
.len;

227 
evt
.
·¿ms
.
ch¬_wr™e
.
d©a
 = 
p_bË_evt
->evt.
g©ts_evt
.·¿ms.
wr™e
.data;

229 
p_hids
->
	`evt_hªdËr
Õ_hids, &
evt
);

231 
	}
}

238 
	$Ú_»pÜt_v®ue_»ad_auth
(
bË_hids_t
 * 
p_hids
,

239 
bË_hids_ch¬_id_t
 * 
p_ch¬_id
,

240 
bË_evt_t
 * 
p_bË_evt
)

242 ià(
p_hids
->
evt_hªdËr
 !ğ
NULL
)

244 
bË_hids_evt_t
 
evt
;

246 
evt
.
evt_ty³
 = 
BLE_HIDS_EVT_REPORT_READ
;

247 
evt
.
·¿ms
.
ch¬_auth_»ad
.
ch¬_id
 = *
p_ch¬_id
;

248 
evt
.
p_bË_evt
 =…_ble_evt;

250 
p_hids
->
	`evt_hªdËr
Õ_hids, &
evt
);

252 
	}
}

262 
boŞ
 
	$šp_»p_cccd_id’tify
(
bË_hids_t
 * 
p_hids
,

263 
ušt16_t
 
hªdË
,

264 
bË_hids_ch¬_id_t
 * 
p_ch¬_id
)

266 
ušt8_t
 
i
;

268 
i
 = 0; i < 
p_hids
->
šp_»p_couÁ
; i++)

270 ià(
hªdË
 =ğ
p_hids
->
šp_»p_¬¿y
[
i
].
ch¬_hªdËs
.
cccd_hªdË
)

272 *
p_ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_REPORT_CHAR
, 
BLE_HIDS_REP_TYPE_INPUT
, 
i
);

273  
Œue
;

277  
çl£
;

278 
	}
}

289 
boŞ
 
	$»p_v®ue_id’tify
(
bË_hids_t
 * 
p_hids
,

290 
ušt16_t
 
hªdË
,

291 
bË_hids_ch¬_id_t
 * 
p_ch¬_id
)

293 
ušt8_t
 
i
;

295 
i
 = 0; i < 
p_hids
->
šp_»p_couÁ
; i++)

297 ià(
hªdË
 =ğ
p_hids
->
šp_»p_¬¿y
[
i
].
ch¬_hªdËs
.
v®ue_hªdË
)

299 *
p_ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_REPORT_CHAR
, 
BLE_HIDS_REP_TYPE_INPUT
, 
i
);

300  
Œue
;

304 
i
 = 0; i < 
p_hids
->
ou_»p_couÁ
; i++)

306 ià(
hªdË
 =ğ
p_hids
->
ou_»p_¬¿y
[
i
].
ch¬_hªdËs
.
v®ue_hªdË
)

308 *
p_ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_REPORT_CHAR
, 
BLE_HIDS_REP_TYPE_OUTPUT
, 
i
);

309  
Œue
;

313 
i
 = 0; i < 
p_hids
->
ã©u»_»p_couÁ
; i++)

315 ià(
hªdË
 =ğ
p_hids
->
ã©u»_»p_¬¿y
[
i
].
ch¬_hªdËs
.
v®ue_hªdË
)

317 *
p_ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_REPORT_CHAR
, 
BLE_HIDS_REP_TYPE_FEATURE
, 
i
);

318  
Œue
;

322  
çl£
;

323 
	}
}

331 
	$Ú_wr™e
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
)

333 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
 = &
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
wr™e
;

334 
bË_hids_ch¬_id_t
 
ch¬_id
;

336 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
hid_cÚŒŞ_pošt_hªdËs
.
v®ue_hªdË
)

338 
	`Ú_cÚŒŞ_pošt_wr™e
(
p_hids
, 
p_evt_wr™e
);

340 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
´ÙocŞ_mode_hªdËs
.
v®ue_hªdË
)

342 
	`Ú_´ÙocŞ_mode_wr™e
(
p_hids
, 
p_evt_wr™e
);

344 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
boÙ_kb_šp_»p_hªdËs
.
cccd_hªdË
)

346 
ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_BOOT_KEYBOARD_INPUT_REPORT_CHAR
, 0, 0);

347 
	`Ú_»pÜt_cccd_wr™e
(
p_hids
, &
ch¬_id
, 
p_evt_wr™e
);

349 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
boÙ_kb_šp_»p_hªdËs
.
v®ue_hªdË
)

351 
ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_BOOT_KEYBOARD_INPUT_REPORT_CHAR
, 0, 0);

352 
	`Ú_»pÜt_v®ue_wr™e
(
p_hids
, 
p_bË_evt
, &
ch¬_id
);

354 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
boÙ_mou£_šp_»p_hªdËs
.
cccd_hªdË
)

356 
ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_BOOT_MOUSE_INPUT_REPORT_CHAR
, 0, 0);

357 
	`Ú_»pÜt_cccd_wr™e
(
p_hids
, &
ch¬_id
, 
p_evt_wr™e
);

359 ià(
p_evt_wr™e
->
hªdË
 =ğ
p_hids
->
boÙ_mou£_šp_»p_hªdËs
.
v®ue_hªdË
)

361 
ch¬_id
 = 
	`make_ch¬_id
(
BLE_UUID_BOOT_MOUSE_INPUT_REPORT_CHAR
, 0, 0);

362 
	`Ú_»pÜt_v®ue_wr™e
(
p_hids
, 
p_bË_evt
, &
ch¬_id
);

364 ià(
	`šp_»p_cccd_id’tify
(
p_hids
, 
p_evt_wr™e
->
hªdË
, &
ch¬_id
))

366 
	`Ú_»pÜt_cccd_wr™e
(
p_hids
, &
ch¬_id
, 
p_evt_wr™e
);

368 ià(
	`»p_v®ue_id’tify
(
p_hids
, 
p_evt_wr™e
->
hªdË
, &
ch¬_id
))

370 
	`Ú_»pÜt_v®ue_wr™e
(
p_hids
, 
p_bË_evt
, &
ch¬_id
);

376 
	}
}

383 
	$Ú_rw_authÜize_»que¡
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
)

385 
bË_g©ts_evt_rw_authÜize_»que¡_t
 * 
evt_rw_auth
 = &
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
;

386 
bË_hids_ch¬_id_t
 
ch¬_id
;

388 ià(
evt_rw_auth
->
ty³
 !ğ
BLE_GATTS_AUTHORIZE_TYPE_READ
)

394 ià(
	`»p_v®ue_id’tify
(
p_hids
, 
evt_rw_auth
->
»que¡
.
»ad
.
hªdË
, &
ch¬_id
))

396 
	`Ú_»pÜt_v®ue_»ad_auth
(
p_hids
, &
ch¬_id
, 
p_bË_evt
);

398 
	}
}

400 
	$bË_hids_Ú_bË_evt
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
)

402 
p_bË_evt
->
h—d”
.
evt_id
)

404 
BLE_GAP_EVT_CONNECTED
:

405 
	`Ú_cÚÃù
(
p_hids
, 
p_bË_evt
);

408 
BLE_GAP_EVT_DISCONNECTED
:

409 
	`Ú_discÚÃù
(
p_hids
, 
p_bË_evt
);

412 
BLE_GATTS_EVT_WRITE
:

413 
	`Ú_wr™e
(
p_hids
, 
p_bË_evt
);

416 
BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
:

417 
	`Ú_rw_authÜize_»que¡
(
p_hids
, 
p_bË_evt
);

423 
	}
}

433 
ušt32_t
 
	$´ÙocŞ_mode_ch¬_add
(
bË_hids_t
 * 
p_hids
,

434 cÚ¡ 
bË_¤v_£cur™y_mode_t
 * 
p_£c_mode
)

436 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

437 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

438 
bË_uuid_t
 
bË_uuid
;

439 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

440 
ušt8_t
 
š™Ÿl_´ÙocŞ_mode
;

442 
	`mem£t
(&
ch¬_md
, 0, (char_md));

444 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

445 
ch¬_md
.
ch¬_´İs
.
wr™e_wo_»¥
 = 1;

446 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

447 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

448 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

449 
ch¬_md
.
p_cccd_md
 = 
NULL
;

450 
ch¬_md
.
p_sccd_md
 = 
NULL
;

452 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_PROTOCOL_MODE_CHAR
);

454 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

456 
©Œ_md
.
»ad_³rm
 = 
p_£c_mode
->read_perm;

457 
©Œ_md
.
wr™e_³rm
 = 
p_£c_mode
->write_perm;

458 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

459 
©Œ_md
.
rd_auth
 = 0;

460 
©Œ_md
.
wr_auth
 = 0;

461 
©Œ_md
.
vËn
 = 0;

463 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

465 
š™Ÿl_´ÙocŞ_mode
 = 
DEFAULT_PROTOCOL_MODE
;

467 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

468 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

469 
©Œ_ch¬_v®ue
.
š™_Ën
 = (
ušt8_t
);

470 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

471 
©Œ_ch¬_v®ue
.
max_Ën
 = (
ušt8_t
);

472 
©Œ_ch¬_v®ue
.
p_v®ue
 = &
š™Ÿl_´ÙocŞ_mode
;

474  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
,

475 &
ch¬_md
,

476 &
©Œ_ch¬_v®ue
,

477 &
p_hids
->
´ÙocŞ_mode_hªdËs
);

478 
	}
}

493 
ušt32_t
 
	$»p_ch¬_add
(
bË_hids_t
 * 
p_hids
,

494 
bË_g©t_ch¬_´İs_t
 * 
p_´İ”t›s
,

495 
ušt16_t
 
max_Ën
,

496 
bË_¤v_»pÜt_»f_t
 * 
p_»p_»f
,

497 
bË_¤v_cccd_£cur™y_mode_t
 * 
p_»p_»f_©Œ_md
,

498 
boŞ
 
is_»ad_»¥
,

499 
bË_hids_»p_ch¬_t
 * 
p_»p_ch¬
)

501 
ušt32_t
 
”r_code
;

502 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

503 
bË_g©ts_©Œ_md_t
 
cccd_md
;

504 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

505 
bË_uuid_t
 
bË_uuid
;

506 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

507 
ušt8_t
 
’coded_»p_»f
[
BLE_SRV_ENCODED_REPORT_REF_LEN
];

510 ià(
p_´İ”t›s
->
nÙify
)

512 
	`mem£t
(&
cccd_md
, 0, (cccd_md));

513 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(&
cccd_md
.
»ad_³rm
);

514 
cccd_md
.
wr™e_³rm
 = 
p_»p_»f_©Œ_md
->
cccd_wr™e_³rm
;

515 
cccd_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

518 
	`mem£t
(&
ch¬_md
, 0, (char_md));

520 
ch¬_md
.
ch¬_´İs
 = *
p_´İ”t›s
;

521 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

522 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

523 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

524 
ch¬_md
.
p_cccd_md
 = (
p_´İ”t›s
->
nÙify
è? &
cccd_md
 : 
NULL
;

525 
ch¬_md
.
p_sccd_md
 = 
NULL
;

527 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_REPORT_CHAR
);

529 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

531 
©Œ_md
.
»ad_³rm
 = 
p_»p_»f_©Œ_md
->read_perm;

532 
©Œ_md
.
wr™e_³rm
 = 
p_»p_»f_©Œ_md
->write_perm;

533 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

534 
©Œ_md
.
rd_auth
 = 
is_»ad_»¥
 ? 1 : 0;

535 
©Œ_md
.
wr_auth
 = 0;

536 
©Œ_md
.
vËn
 = 1;

538 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

540 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

541 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

542 
©Œ_ch¬_v®ue
.
š™_Ën
 = 0;

543 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

544 
©Œ_ch¬_v®ue
.
max_Ën
 = max_len;

545 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
NULL
;

547 
”r_code
 = 
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
,

548 &
ch¬_md
,

549 &
©Œ_ch¬_v®ue
,

550 &
p_»p_ch¬
->
ch¬_hªdËs
);

551 ià(
”r_code
 !ğ
NRF_SUCCESS
)

553  
”r_code
;

557 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_REPORT_REF_DESCR
);

559 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

561 
©Œ_md
.
»ad_³rm
 = 
p_»p_»f_©Œ_md
->read_perm;

562 
©Œ_md
.
wr™e_³rm
 = 
p_»p_»f_©Œ_md
->write_perm;

563 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

564 
©Œ_md
.
rd_auth
 = 0;

565 
©Œ_md
.
wr_auth
 = 0;

566 
©Œ_md
.
vËn
 = 0;

568 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

570 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

571 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

572 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
	`bË_¤v_»pÜt_»f_’code
(
’coded_»p_»f
, 
p_»p_»f
);

573 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

574 
©Œ_ch¬_v®ue
.
max_Ën
 =‡‰r_ch¬_v®ue.
š™_Ën
;

575 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
’coded_»p_»f
;

577  
	`sd_bË_g©ts_desütÜ_add
(
p_»p_ch¬
->
ch¬_hªdËs
.
v®ue_hªdË
,

578 &
©Œ_ch¬_v®ue
,

579 &
p_»p_ch¬
->
»f_hªdË
);

580 
	}
}

590 
ušt32_t
 
	$»p_m­_ch¬_add
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

592 
ušt32_t
 
”r_code
;

593 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

594 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

595 
bË_uuid_t
 
bË_uuid
;

596 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

599 
	`mem£t
(&
ch¬_md
, 0, (char_md));

601 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

602 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

603 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

604 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

605 
ch¬_md
.
p_cccd_md
 = 
NULL
;

606 
ch¬_md
.
p_sccd_md
 = 
NULL
;

608 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_REPORT_MAP_CHAR
);

610 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

612 
©Œ_md
.
»ad_³rm
 = 
p_hids_š™
->
»p_m­
.
£cur™y_mode
.read_perm;

613 
©Œ_md
.
wr™e_³rm
 = 
p_hids_š™
->
»p_m­
.
£cur™y_mode
.write_perm;

614 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

615 
©Œ_md
.
rd_auth
 = 0;

616 
©Œ_md
.
wr_auth
 = 0;

617 
©Œ_md
.
vËn
 = 1;

619 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

621 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

622 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

623 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
p_hids_š™
->
»p_m­
.
d©a_Ën
;

624 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

625 
©Œ_ch¬_v®ue
.
max_Ën
 = 
p_hids_š™
->
»p_m­
.
d©a_Ën
;

626 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
p_hids_š™
->
»p_m­
.
p_d©a
;

628 
”r_code
 = 
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
,

629 &
ch¬_md
,

630 &
©Œ_ch¬_v®ue
,

631 &
p_hids
->
»p_m­_hªdËs
);

632 ià(
”r_code
 !ğ
NRF_SUCCESS
)

634  
”r_code
;

637 ià(
p_hids_š™
->
»p_m­
.
ext_»p_»f_num
 !ğ0 &&…_hids_š™->»p_m­.
p_ext_»p_»f
 =ğ
NULL
)

639  
NRF_ERROR_INVALID_PARAM
;

641 
i
 = 0; i < 
p_hids_š™
->
»p_m­
.
ext_»p_»f_num
; ++i)

643 
ušt8_t
 
’coded_»p_»f
[(
bË_uuid128_t
)];

644 
ušt8_t
 
’coded_»p_»f_Ën
;

647 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_EXTERNAL_REPORT_REF_DESCR
);

649 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

651 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
©Œ_md
.
»ad_³rm
);

652 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
©Œ_md
.
wr™e_³rm
);

654 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

655 
©Œ_md
.
rd_auth
 = 0;

656 
©Œ_md
.
wr_auth
 = 0;

657 
©Œ_md
.
vËn
 = 0;

659 
”r_code
 = 
	`sd_bË_uuid_’code
(&
p_hids_š™
->
»p_m­
.
p_ext_»p_»f
[
i
],

660 &
’coded_»p_»f_Ën
,

661 
’coded_»p_»f
);

662 ià(
”r_code
 !ğ
NRF_SUCCESS
)

664  
”r_code
;

667 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

669 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

670 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

671 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
’coded_»p_»f_Ën
;

672 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

673 
©Œ_ch¬_v®ue
.
max_Ën
 =‡‰r_ch¬_v®ue.
š™_Ën
;

674 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
’coded_»p_»f
;

676 
”r_code
 = 
	`sd_bË_g©ts_desütÜ_add
(
p_hids
->
»p_m­_hªdËs
.
v®ue_hªdË
,

677 &
©Œ_ch¬_v®ue
,

678 &
p_hids
->
»p_m­_ext_»p_»f_hªdË
);

679 ià(
”r_code
 !ğ
NRF_SUCCESS
)

681  
”r_code
;

685  
NRF_SUCCESS
;

686 
	}
}

699 
ušt32_t
 
	$boÙ_šp_»p_ch¬_add
(
bË_hids_t
 * 
p_hids
,

700 
ušt16_t
 
uuid
,

701 
ušt16_t
 
max_d©a_Ën
,

702 cÚ¡ 
bË_¤v_cccd_£cur™y_mode_t
 * 
p_£c_mode
,

703 
bË_g©ts_ch¬_hªdËs_t
 * 
p_ch¬_hªdËs
)

705 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

706 
bË_g©ts_©Œ_md_t
 
cccd_md
;

707 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

708 
bË_uuid_t
 
bË_uuid
;

709 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

711 
	`mem£t
(&
cccd_md
, 0, (cccd_md));

713 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(&
cccd_md
.
»ad_³rm
);

714 
cccd_md
.
wr™e_³rm
 = 
p_£c_mode
->
cccd_wr™e_³rm
;

715 
cccd_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

717 
	`mem£t
(&
ch¬_md
, 0, (char_md));

719 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

720 
ch¬_md
.
ch¬_´İs
.
wr™e
 = (
p_£c_mode
->
wr™e_³rm
.
sm
) ? 1 : 0;

721 
ch¬_md
.
ch¬_´İs
.
nÙify
 = 1;

722 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

723 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

724 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

725 
ch¬_md
.
p_cccd_md
 = &
cccd_md
;

726 
ch¬_md
.
p_sccd_md
 = 
NULL
;

728 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
uuid
);

730 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

732 
©Œ_md
.
»ad_³rm
 = 
p_£c_mode
->read_perm;

733 
©Œ_md
.
wr™e_³rm
 = 
p_£c_mode
->write_perm;

734 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

735 
©Œ_md
.
rd_auth
 = 0;

736 
©Œ_md
.
wr_auth
 = 0;

737 
©Œ_md
.
vËn
 = 0;

739 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

741 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

742 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

743 
©Œ_ch¬_v®ue
.
š™_Ën
 = 0;

744 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

745 
©Œ_ch¬_v®ue
.
max_Ën
 = 
max_d©a_Ën
;

746 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
NULL
;

748  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
,

749 &
ch¬_md
,

750 &
©Œ_ch¬_v®ue
,

751 
p_ch¬_hªdËs
);

752 
	}
}

762 
ušt32_t
 
	$boÙ_kb_ou_»p_ch¬_add
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

764 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

765 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

766 
bË_uuid_t
 
bË_uuid
;

767 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

769 
	`mem£t
(&
ch¬_md
, 0, (char_md));

771 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

772 
ch¬_md
.
ch¬_´İs
.
wr™e
 = 1;

773 
ch¬_md
.
ch¬_´İs
.
wr™e_wo_»¥
 = 1;

774 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

775 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

776 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

777 
ch¬_md
.
p_cccd_md
 = 
NULL
;

778 
ch¬_md
.
p_sccd_md
 = 
NULL
;

780 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_BOOT_KEYBOARD_OUTPUT_REPORT_CHAR
);

782 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

784 
©Œ_md
.
»ad_³rm
 = 
p_hids_š™
->
£cur™y_mode_boÙ_kb_ou_»p
.read_perm;

785 
©Œ_md
.
wr™e_³rm
 = 
p_hids_š™
->
£cur™y_mode_boÙ_kb_ou_»p
.write_perm;

786 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

787 
©Œ_md
.
rd_auth
 = 0;

788 
©Œ_md
.
wr_auth
 = 0;

789 
©Œ_md
.
vËn
 = 0;

791 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

793 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

794 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

795 
©Œ_ch¬_v®ue
.
š™_Ën
 = 0;

796 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

797 
©Œ_ch¬_v®ue
.
max_Ën
 = 
BOOT_KB_OUTPUT_REPORT_MAX_SIZE
;

798 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
NULL
;

800  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
, &
ch¬_md
, &
©Œ_ch¬_v®ue
,

801 &
p_hids
->
boÙ_kb_ou_»p_hªdËs
);

802 
	}
}

812 
ušt8_t
 
	$’code_hid_šfÜm©iÚ
(
ušt8_t
 * 
p_’coded_bufãr
,

813 cÚ¡ 
bË_hids_hid_šfÜm©iÚ_t
 * 
p_hid_šfÜm©iÚ
)

815 
ušt8_t
 
Ën
 = 
	`ušt16_’code
(
p_hid_šfÜm©iÚ
->
bcd_hid
, 
p_’coded_bufãr
);

817 
p_’coded_bufãr
[
Ën
++] = 
p_hid_šfÜm©iÚ
->
b_couÁry_code
;

818 
p_’coded_bufãr
[
Ën
++] = 
p_hid_šfÜm©iÚ
->
æags
;

820 
	`APP_ERROR_CHECK_BOOL
(
Ën
 =ğ
ENCODED_HID_INFORMATION_LEN
);

822  
Ën
;

823 
	}
}

833 
ušt32_t
 
	$hid_šfÜm©iÚ_ch¬_add
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

835 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

836 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

837 
bË_uuid_t
 
bË_uuid
;

838 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

839 
ušt8_t
 
’coded_hid_šfÜm©iÚ
[
ENCODED_HID_INFORMATION_LEN
];

840 
ušt8_t
 
hid_šfo_Ën
;

842 
	`mem£t
(&
ch¬_md
, 0, (char_md));

844 
ch¬_md
.
ch¬_´İs
.
»ad
 = 1;

845 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

846 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

847 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

848 
ch¬_md
.
p_cccd_md
 = 
NULL
;

849 
ch¬_md
.
p_sccd_md
 = 
NULL
;

851 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_HID_INFORMATION_CHAR
);

853 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

855 
©Œ_md
.
»ad_³rm
 = 
p_hids_š™
->
hid_šfÜm©iÚ
.
£cur™y_mode
.read_perm;

856 
©Œ_md
.
wr™e_³rm
 = 
p_hids_š™
->
hid_šfÜm©iÚ
.
£cur™y_mode
.write_perm;

857 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

858 
©Œ_md
.
rd_auth
 = 0;

859 
©Œ_md
.
wr_auth
 = 0;

860 
©Œ_md
.
vËn
 = 0;

862 
hid_šfo_Ën
 = 
	`’code_hid_šfÜm©iÚ
(
’coded_hid_šfÜm©iÚ
, &
p_hids_š™
->
hid_šfÜm©iÚ
);

864 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

866 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

867 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

868 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
hid_šfo_Ën
;

869 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

870 
©Œ_ch¬_v®ue
.
max_Ën
 =‡‰r_ch¬_v®ue.
š™_Ën
;

871 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
’coded_hid_šfÜm©iÚ
;

873  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
, &
ch¬_md
,

874 &
©Œ_ch¬_v®ue
,

875 &
p_hids
->
hid_šfÜm©iÚ_hªdËs
);

876 
	}
}

886 
ušt32_t
 
	$hid_cÚŒŞ_pošt_ch¬_add
(
bË_hids_t
 * 
p_hids
,

887 cÚ¡ 
bË_¤v_£cur™y_mode_t
 * 
p_£c_mode
)

889 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

890 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

891 
bË_uuid_t
 
bË_uuid
;

892 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

893 
ušt8_t
 
š™Ÿl_hid_cÚŒŞ_pošt
;

895 
	`mem£t
(&
ch¬_md
, 0, (char_md));

897 
ch¬_md
.
ch¬_´İs
.
wr™e_wo_»¥
 = 1;

898 
ch¬_md
.
p_ch¬_u£r_desc
 = 
NULL
;

899 
ch¬_md
.
p_ch¬_pf
 = 
NULL
;

900 
ch¬_md
.
p_u£r_desc_md
 = 
NULL
;

901 
ch¬_md
.
p_cccd_md
 = 
NULL
;

902 
ch¬_md
.
p_sccd_md
 = 
NULL
;

904 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_HID_CONTROL_POINT_CHAR
);

906 
	`mem£t
(&
©Œ_md
, 0, (attr_md));

908 
©Œ_md
.
»ad_³rm
 = 
p_£c_mode
->read_perm;

909 
©Œ_md
.
wr™e_³rm
 = 
p_£c_mode
->write_perm;

910 
©Œ_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

911 
©Œ_md
.
rd_auth
 = 0;

912 
©Œ_md
.
wr_auth
 = 0;

913 
©Œ_md
.
vËn
 = 0;

915 
š™Ÿl_hid_cÚŒŞ_pošt
 = 
INITIAL_VALUE_HID_CONTROL_POINT
;

917 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (attr_char_value));

919 
©Œ_ch¬_v®ue
.
p_uuid
 = &
bË_uuid
;

920 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

921 
©Œ_ch¬_v®ue
.
š™_Ën
 = (
ušt8_t
);

922 
©Œ_ch¬_v®ue
.
š™_offs
 = 0;

923 
©Œ_ch¬_v®ue
.
max_Ën
 = (
ušt8_t
);

924 
©Œ_ch¬_v®ue
.
p_v®ue
 = &
š™Ÿl_hid_cÚŒŞ_pošt
;

926  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
p_hids
->
£rviû_hªdË
, &
ch¬_md
,

927 &
©Œ_ch¬_v®ue
,

928 &
p_hids
->
hid_cÚŒŞ_pošt_hªdËs
);

929 
	}
}

939 
ušt32_t
 
	$šp_»p_ch¬aù”i¡ics_add
(
bË_hids_t
 * 
p_hids
,

940 cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

942 ià((
p_hids_š™
->
šp_»p_couÁ
 !ğ0è&& (p_hids_š™->
p_šp_»p_¬¿y
 !ğ
NULL
))

944 
ušt8_t
 
i
;

946 
i
 = 0; i < 
p_hids_š™
->
šp_»p_couÁ
; i++)

948 
ušt32_t
 
”r_code
;

949 
bË_hids_šp_»p_š™_t
 * 
p_»p_š™
 = &
p_hids_š™
->
p_šp_»p_¬¿y
[
i
];

950 
bË_g©t_ch¬_´İs_t
 
´İ”t›s
;

952 
	`mem£t
(&
´İ”t›s
, 0, (properties));

954 
´İ”t›s
.
»ad
 = 
Œue
;

955 
´İ”t›s
.
wr™e
 = 
p_»p_š™
->
£cur™y_mode
.
wr™e_³rm
.
sm
 ? 1 : 0;

956 
´İ”t›s
.
nÙify
 = 
Œue
;

958 
”r_code
 = 
	`»p_ch¬_add
(
p_hids
,

959 &
´İ”t›s
,

960 
p_»p_š™
->
max_Ën
,

961 &
p_»p_š™
->
»p_»f
,

962 &
p_»p_š™
->
£cur™y_mode
,

963 
p_»p_š™
->
»ad_»¥
,

964 &
p_hids
->
šp_»p_¬¿y
[
i
]);

965 ià(
”r_code
 !ğ
NRF_SUCCESS
)

967  
”r_code
;

972  
NRF_SUCCESS
;

973 
	}
}

983 
ušt32_t
 
	$ou_»p_ch¬aù”i¡ics_add
(
bË_hids_t
 * 
p_hids
,

984 cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

986 ià((
p_hids_š™
->
ou_»p_couÁ
 !ğ0è&& (p_hids_š™->
p_ou_»p_¬¿y
 !ğ
NULL
))

988 
ušt8_t
 
i
;

990 
i
 = 0; i < 
p_hids_š™
->
ou_»p_couÁ
; i++)

992 
ušt32_t
 
”r_code
;

993 
bË_hids_ou_»p_š™_t
 * 
p_»p_š™
 = &
p_hids_š™
->
p_ou_»p_¬¿y
[
i
];

994 
bË_g©t_ch¬_´İs_t
 
´İ”t›s
;

996 
	`mem£t
(&
´İ”t›s
, 0, (properties));

998 
´İ”t›s
.
»ad
 = 
Œue
;

999 
´İ”t›s
.
wr™e
 = 
Œue
;

1000 
´İ”t›s
.
wr™e_wo_»¥
 = 
Œue
;

1002 
”r_code
 = 
	`»p_ch¬_add
(
p_hids
,

1003 &
´İ”t›s
,

1004 
p_»p_š™
->
max_Ën
,

1005 &
p_»p_š™
->
»p_»f
,

1006 &
p_»p_š™
->
£cur™y_mode
,

1007 
p_»p_š™
->
»ad_»¥
,

1008 &
p_hids
->
ou_»p_¬¿y
[
i
]);

1009 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1011  
”r_code
;

1016  
NRF_SUCCESS
;

1017 
	}
}

1027 
ušt32_t
 
	$ã©u»_»p_ch¬aù”i¡ics_add
(
bË_hids_t
 * 
p_hids
,

1028 cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

1030 ià((
p_hids_š™
->
ã©u»_»p_couÁ
 !ğ0è&& (p_hids_š™->
p_ã©u»_»p_¬¿y
 !ğ
NULL
))

1032 
ušt8_t
 
i
;

1034 
i
 = 0; i < 
p_hids_š™
->
ã©u»_»p_couÁ
; i++)

1036 
ušt32_t
 
”r_code
;

1037 
bË_hids_ã©u»_»p_š™_t
 * 
p_»p_š™
 = &
p_hids_š™
->
p_ã©u»_»p_¬¿y
[
i
];

1038 
bË_g©t_ch¬_´İs_t
 
´İ”t›s
;

1040 
	`mem£t
(&
´İ”t›s
, 0, (properties));

1042 
´İ”t›s
.
»ad
 = 
Œue
;

1043 
´İ”t›s
.
wr™e
 = 
Œue
;

1045 
”r_code
 = 
	`»p_ch¬_add
(
p_hids
,

1046 &
´İ”t›s
,

1047 
p_»p_š™
->
max_Ën
,

1048 &
p_»p_š™
->
»p_»f
,

1049 &
p_»p_š™
->
£cur™y_mode
,

1050 
p_»p_š™
->
»ad_»¥
,

1051 &
p_hids
->
ã©u»_»p_¬¿y
[
i
]);

1052 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1054  
”r_code
;

1059  
NRF_SUCCESS
;

1060 
	}
}

1070 
ušt32_t
 
	$šşudes_add
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

1072 
ušt32_t
 
”r_code
;

1073 
ušt8_t
 
i
;

1074 
ušt16_t
 
unu£d_šşude_hªdË
;

1076 
i
 = 0; i < 
p_hids_š™
->
šşuded_£rviûs_couÁ
; i++)

1078 
”r_code
 = 
	`sd_bË_g©ts_šşude_add
(
p_hids
->
£rviû_hªdË
,

1079 
p_hids_š™
->
p_šşuded_£rviûs_¬¿y
[
i
],

1080 &
unu£d_šşude_hªdË
);

1081 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1083  
”r_code
;

1087  
NRF_SUCCESS
;

1088 
	}
}

1091 
ušt32_t
 
	$bË_hids_š™
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
)

1093 
ušt32_t
 
”r_code
;

1094 
bË_uuid_t
 
bË_uuid
;

1096 ià((
p_hids_š™
->
šp_»p_couÁ
 > 
BLE_HIDS_MAX_INPUT_REP
) ||

1097 (
p_hids_š™
->
ou_»p_couÁ
 > 
BLE_HIDS_MAX_OUTPUT_REP
) ||

1098 (
p_hids_š™
->
ã©u»_»p_couÁ
 > 
BLE_HIDS_MAX_FEATURE_REP
)

1101  
NRF_ERROR_INVALID_PARAM
;

1105 
p_hids
->
evt_hªdËr
 = 
p_hids_š™
->evt_handler;

1106 
p_hids
->
”rÜ_hªdËr
 = 
p_hids_š™
->error_handler;

1107 
p_hids
->
šp_»p_couÁ
 = 
p_hids_š™
->inp_rep_count;

1108 
p_hids
->
ou_»p_couÁ
 = 
p_hids_š™
->outp_rep_count;

1109 
p_hids
->
ã©u»_»p_couÁ
 = 
p_hids_š™
->feature_rep_count;

1110 
p_hids
->
cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

1113 
	`BLE_UUID_BLE_ASSIGN
(
bË_uuid
, 
BLE_UUID_HUMAN_INTERFACE_DEVICE_SERVICE
);

1115 
”r_code
 = 
	`sd_bË_g©ts_£rviû_add
(
BLE_GATTS_SRVC_TYPE_PRIMARY
,

1116 &
bË_uuid
,

1117 &
p_hids
->
£rviû_hªdË
);

1118 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1120  
”r_code
;

1124 
”r_code
 = 
	`šşudes_add
(
p_hids
, 
p_hids_š™
);

1125 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1127  
”r_code
;

1130 ià(
p_hids_š™
->
is_kb
 ||…_hids_š™->
is_mou£
)

1133 
”r_code
 = 
	`´ÙocŞ_mode_ch¬_add
(
p_hids
, &
p_hids_š™
->
£cur™y_mode_´ÙocŞ
);

1134 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1136  
”r_code
;

1141 
”r_code
 = 
	`šp_»p_ch¬aù”i¡ics_add
(
p_hids
, 
p_hids_š™
);

1142 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1144  
”r_code
;

1148 
”r_code
 = 
	`ou_»p_ch¬aù”i¡ics_add
(
p_hids
, 
p_hids_š™
);

1149 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1151  
”r_code
;

1155 
”r_code
 = 
	`ã©u»_»p_ch¬aù”i¡ics_add
(
p_hids
, 
p_hids_š™
);

1156 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1158  
”r_code
;

1162 
”r_code
 = 
	`»p_m­_ch¬_add
(
p_hids
, 
p_hids_š™
);

1163 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1165  
”r_code
;

1168 ià(
p_hids_š™
->
is_kb
)

1171 
”r_code
 = 
	`boÙ_šp_»p_ch¬_add
(
p_hids
,

1172 
BLE_UUID_BOOT_KEYBOARD_INPUT_REPORT_CHAR
,

1173 
BOOT_KB_INPUT_REPORT_MAX_SIZE
,

1174 &
p_hids_š™
->
£cur™y_mode_boÙ_kb_šp_»p
,

1175 &
p_hids
->
boÙ_kb_šp_»p_hªdËs
);

1176 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1178  
”r_code
;

1182 
”r_code
 = 
	`boÙ_kb_ou_»p_ch¬_add
(
p_hids
, 
p_hids_š™
);

1183 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1185  
”r_code
;

1189 ià(
p_hids_š™
->
is_mou£
)

1192 
”r_code
 = 
	`boÙ_šp_»p_ch¬_add
(
p_hids
,

1193 
BLE_UUID_BOOT_MOUSE_INPUT_REPORT_CHAR
,

1194 
BOOT_MOUSE_INPUT_REPORT_MAX_SIZE
,

1195 &
p_hids_š™
->
£cur™y_mode_boÙ_mou£_šp_»p
,

1196 &
p_hids
->
boÙ_mou£_šp_»p_hªdËs
);

1197 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1199  
”r_code
;

1204 
”r_code
 = 
	`hid_šfÜm©iÚ_ch¬_add
(
p_hids
, 
p_hids_š™
);

1205 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1207  
”r_code
;

1211 
”r_code
 = 
	`hid_cÚŒŞ_pošt_ch¬_add
(
p_hids
, &
p_hids_š™
->
£cur™y_mode_ù¾_pošt
);

1212 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1214  
”r_code
;

1217  
NRF_SUCCESS
;

1218 
	}
}

1221 
ušt32_t
 
	$bË_hids_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
,

1222 
ušt8_t
 
»p_šdex
,

1223 
ušt16_t
 
Ën
,

1224 
ušt8_t
 * 
p_d©a
)

1226 
ušt32_t
 
”r_code
;

1228 ià(
»p_šdex
 < 
p_hids
->
šp_»p_couÁ
)

1230 
bË_hids_»p_ch¬_t
 * 
p_»p_ch¬
 = &
p_hids
->
šp_»p_¬¿y
[
»p_šdex
];

1232 ià(
p_hids
->
cÚn_hªdË
 !ğ
BLE_CONN_HANDLE_INVALID
)

1234 
bË_g©ts_hvx_·¿ms_t
 
hvx_·¿ms
;

1235 
ušt16_t
 
hvx_Ën
 = 
Ën
;

1237 
	`mem£t
(&
hvx_·¿ms
, 0, (hvx_params));

1239 
hvx_·¿ms
.
hªdË
 = 
p_»p_ch¬
->
ch¬_hªdËs
.
v®ue_hªdË
;

1240 
hvx_·¿ms
.
ty³
 = 
BLE_GATT_HVX_NOTIFICATION
;

1241 
hvx_·¿ms
.
off£t
 = 0;

1242 
hvx_·¿ms
.
p_Ën
 = &
hvx_Ën
;

1243 
hvx_·¿ms
.
p_d©a
 =…_data;

1245 
”r_code
 = 
	`sd_bË_g©ts_hvx
(
p_hids
->
cÚn_hªdË
, &
hvx_·¿ms
);

1246 ià((
”r_code
 =ğ
NRF_SUCCESS
è&& (
hvx_Ën
 !ğ
Ën
))

1248 
”r_code
 = 
NRF_ERROR_DATA_SIZE
;

1253 
”r_code
 = 
NRF_ERROR_INVALID_STATE
;

1258 
”r_code
 = 
NRF_ERROR_INVALID_PARAM
;

1261  
”r_code
;

1262 
	}
}

1265 
ušt32_t
 
	$bË_hids_boÙ_kb_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
, 
ušt16_t
 
Ën
, 
ušt8_t
 * 
p_d©a
)

1267 
ušt32_t
 
”r_code
;

1269 ià(
p_hids
->
cÚn_hªdË
 !ğ
BLE_CONN_HANDLE_INVALID
)

1271 
bË_g©ts_hvx_·¿ms_t
 
hvx_·¿ms
;

1272 
ušt16_t
 
hvx_Ën
 = 
Ën
;

1274 
	`mem£t
(&
hvx_·¿ms
, 0, (hvx_params));

1276 
hvx_·¿ms
.
hªdË
 = 
p_hids
->
boÙ_kb_šp_»p_hªdËs
.
v®ue_hªdË
;

1277 
hvx_·¿ms
.
ty³
 = 
BLE_GATT_HVX_NOTIFICATION
;

1278 
hvx_·¿ms
.
off£t
 = 0;

1279 
hvx_·¿ms
.
p_Ën
 = &
hvx_Ën
;

1280 
hvx_·¿ms
.
p_d©a
 =…_data;

1282 
”r_code
 = 
	`sd_bË_g©ts_hvx
(
p_hids
->
cÚn_hªdË
, &
hvx_·¿ms
);

1283 ià((
”r_code
 =ğ
NRF_SUCCESS
è&& (
hvx_Ën
 !ğ
Ën
))

1285 
”r_code
 = 
NRF_ERROR_DATA_SIZE
;

1290 
”r_code
 = 
NRF_ERROR_INVALID_STATE
;

1293  
”r_code
;

1294 
	}
}

1297 
ušt32_t
 
	$bË_hids_boÙ_mou£_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
,

1298 
ušt8_t
 
bu‰Ús
,

1299 
št8_t
 
x_d–
,

1300 
št8_t
 
y_d–
,

1301 
ušt16_t
 
İtiÚ®_d©a_Ën
,

1302 
ušt8_t
 * 
p_İtiÚ®_d©a
)

1304 
ušt32_t
 
”r_code
;

1306 ià(
p_hids
->
cÚn_hªdË
 !ğ
BLE_CONN_HANDLE_INVALID
)

1308 
ušt16_t
 
hvx_Ën
 = 
BOOT_MOUSE_INPUT_REPORT_MIN_SIZE
 + 
İtiÚ®_d©a_Ën
;

1310 ià(
hvx_Ën
 <ğ
BOOT_MOUSE_INPUT_REPORT_MAX_SIZE
)

1312 
ušt8_t
 
bufãr
[
BOOT_MOUSE_INPUT_REPORT_MAX_SIZE
];

1313 
bË_g©ts_hvx_·¿ms_t
 
hvx_·¿ms
;

1315 
	`APP_ERROR_CHECK_BOOL
(
BOOT_MOUSE_INPUT_REPORT_MIN_SIZE
 == 3);

1318 
bufãr
[0] = 
bu‰Ús
;

1319 
bufãr
[1] = (
ušt8_t
)
x_d–
;

1320 
bufãr
[2] = (
ušt8_t
)
y_d–
;

1322 ià(
İtiÚ®_d©a_Ën
 > 0)

1324 
	`memıy
(&
bufãr
[3], 
p_İtiÚ®_d©a
, 
İtiÚ®_d©a_Ën
);

1328 
	`mem£t
(&
hvx_·¿ms
, 0, (hvx_params));

1330 
hvx_·¿ms
.
hªdË
 = 
p_hids
->
boÙ_mou£_šp_»p_hªdËs
.
v®ue_hªdË
;

1331 
hvx_·¿ms
.
ty³
 = 
BLE_GATT_HVX_NOTIFICATION
;

1332 
hvx_·¿ms
.
off£t
 = 0;

1333 
hvx_·¿ms
.
p_Ën
 = &
hvx_Ën
;

1334 
hvx_·¿ms
.
p_d©a
 = 
bufãr
;

1336 
”r_code
 = 
	`sd_bË_g©ts_hvx
(
p_hids
->
cÚn_hªdË
, &
hvx_·¿ms
);

1337 ià((
”r_code
 =ğ
NRF_SUCCESS
) &&

1338 (
hvx_Ën
 !ğ
BOOT_MOUSE_INPUT_REPORT_MIN_SIZE
 + 
İtiÚ®_d©a_Ën
)

1341 
”r_code
 = 
NRF_ERROR_DATA_SIZE
;

1346 
”r_code
 = 
NRF_ERROR_DATA_SIZE
;

1351 
”r_code
 = 
NRF_ERROR_INVALID_STATE
;

1354  
”r_code
;

1355 
	}
}

1358 
ušt32_t
 
	$bË_hids_ou_»p_g‘
(
bË_hids_t
 * 
p_hids
,

1359 
ušt8_t
 
»p_šdex
,

1360 
ušt16_t
 
Ën
,

1361 
ušt8_t
 
off£t
,

1362 
ušt8_t
 * 
p_ou_»p
)

1364 
bË_g©ts_v®ue_t
 
g©ts_v®ue
;

1367 
	`mem£t
(&
g©ts_v®ue
, 0, (gatts_value));

1369 
g©ts_v®ue
.
Ën
 =†en;

1370 
g©ts_v®ue
.
off£t
 = offset;

1371 
g©ts_v®ue
.
p_v®ue
 = 
p_ou_»p
;

1373  
	`sd_bË_g©ts_v®ue_g‘
(
p_hids
->
cÚn_hªdË
,

1374 
p_hids
->
ou_»p_¬¿y
[
»p_šdex
].
ch¬_hªdËs
.
v®ue_hªdË
,

1375 &
g©ts_v®ue
);

1376 
	}
}

	@E:\EmWorkspace\RingP\components\ble\ble_services\ble_hids\ble_hids.h

39 #iâdeà
BLE_HIDS_H__


40 
	#BLE_HIDS_H__


	)

42 
	~<¡dšt.h
>

43 
	~<¡dboŞ.h
>

44 
	~"bË.h
"

45 
	~"bË_¤v_commÚ.h
"

51 
	#BLE_HIDS_REP_TYPE_INPUT
 1

	)

52 
	#BLE_HIDS_REP_TYPE_OUTPUT
 2

	)

53 
	#BLE_HIDS_REP_TYPE_FEATURE
 3

	)

57 
	#BLE_HIDS_MAX_INPUT_REP
 10

	)

58 
	#BLE_HIDS_MAX_OUTPUT_REP
 10

	)

59 
	#BLE_HIDS_MAX_FEATURE_REP
 10

	)

62 
	#HID_INFO_FLAG_REMOTE_WAKE_MSK
 0x01

	)

63 
	#HID_INFO_FLAG_NORMALLY_CONNECTABLE_MSK
 0x02

	)

68 
ušt16_t
 
	muuid
;

69 
ušt8_t
 
	m»p_ty³
;

70 
ušt8_t
 
	m»p_šdex
;

71 } 
	tbË_hids_ch¬_id_t
;

76 
	mBLE_HIDS_EVT_HOST_SUSP
,

77 
	mBLE_HIDS_EVT_HOST_EXIT_SUSP
,

78 
	mBLE_HIDS_EVT_NOTIF_ENABLED
,

79 
	mBLE_HIDS_EVT_NOTIF_DISABLED
,

80 
	mBLE_HIDS_EVT_REP_CHAR_WRITE
,

81 
	mBLE_HIDS_EVT_BOOT_MODE_ENTERED
,

82 
	mBLE_HIDS_EVT_REPORT_MODE_ENTERED
,

83 
	mBLE_HIDS_EVT_REPORT_READ


84 } 
	tbË_hids_evt_ty³_t
;

89 
bË_hids_evt_ty³_t
 
	mevt_ty³
;

94 
bË_hids_ch¬_id_t
 
	mch¬_id
;

95 } 
	mnÙifiÿtiÚ
;

98 
bË_hids_ch¬_id_t
 
	mch¬_id
;

99 
ušt16_t
 
	moff£t
;

100 
ušt16_t
 
	mËn
;

101 
ušt8_t
* 
	md©a
;

102 } 
	mch¬_wr™e
;

105 
bË_hids_ch¬_id_t
 
	mch¬_id
;

106 } 
	mch¬_auth_»ad
;

107 } 
	m·¿ms
;

108 
bË_evt_t
 * 
	mp_bË_evt
;

109 } 
	tbË_hids_evt_t
;

112 
bË_hids_s
 
	tbË_hids_t
;

115 (*
	tbË_hids_evt_hªdËr_t
è(
	tbË_hids_t
 * 
	tp_hids
, 
	tbË_hids_evt_t
 * 
	tp_evt
);

120 
ušt16_t
 
bcd_hid
;

121 
ušt8_t
 
b_couÁry_code
;

122 
ušt8_t
 
æags
;

123 
bË_¤v_£cur™y_mode_t
 
£cur™y_mode
;

124 } 
	tbË_hids_hid_šfÜm©iÚ_t
;

130 
ušt16_t
 
max_Ën
;

131 
bË_¤v_»pÜt_»f_t
 
»p_»f
;

132 
bË_¤v_cccd_£cur™y_mode_t
 
£cur™y_mode
;

133 
ušt8_t
 
»ad_»¥
 : 1;

134 } 
	tbË_hids_šp_»p_š™_t
;

140 
ušt16_t
 
max_Ën
;

141 
bË_¤v_»pÜt_»f_t
 
»p_»f
;

142 
bË_¤v_cccd_£cur™y_mode_t
 
£cur™y_mode
;

143 
ušt8_t
 
»ad_»¥
 : 1;

144 } 
	tbË_hids_ou_»p_š™_t
;

150 
ušt16_t
 
max_Ën
;

151 
bË_¤v_»pÜt_»f_t
 
»p_»f
;

152 
bË_¤v_cccd_£cur™y_mode_t
 
£cur™y_mode
;

153 
ušt8_t
 
»ad_»¥
 : 1;

154 } 
	tbË_hids_ã©u»_»p_š™_t
;

160 
ušt8_t
 * 
p_d©a
;

161 
ušt16_t
 
d©a_Ën
;

162 
ušt8_t
 
ext_»p_»f_num
;

163 
bË_uuid_t
 * 
p_ext_»p_»f
;

164 
bË_¤v_£cur™y_mode_t
 
£cur™y_mode
;

165 } 
	tbË_hids_»p_m­_š™_t
;

170 
bË_g©ts_ch¬_hªdËs_t
 
ch¬_hªdËs
;

171 
ušt16_t
 
»f_hªdË
;

172 } 
	tbË_hids_»p_ch¬_t
;

178 
bË_hids_evt_hªdËr_t
 
evt_hªdËr
;

179 
bË_¤v_”rÜ_hªdËr_t
 
”rÜ_hªdËr
;

180 
boŞ
 
is_kb
;

181 
boŞ
 
is_mou£
;

182 
ušt8_t
 
šp_»p_couÁ
;

183 
bË_hids_šp_»p_š™_t
 * 
p_šp_»p_¬¿y
;

184 
ušt8_t
 
ou_»p_couÁ
;

185 
bË_hids_ou_»p_š™_t
 * 
p_ou_»p_¬¿y
;

186 
ušt8_t
 
ã©u»_»p_couÁ
;

187 
bË_hids_ã©u»_»p_š™_t
 * 
p_ã©u»_»p_¬¿y
;

188 
bË_hids_»p_m­_š™_t
 
»p_m­
;

189 
bË_hids_hid_šfÜm©iÚ_t
 
hid_šfÜm©iÚ
;

190 
ušt8_t
 
šşuded_£rviûs_couÁ
;

191 
ušt16_t
 * 
p_šşuded_£rviûs_¬¿y
;

192 
bË_¤v_£cur™y_mode_t
 
£cur™y_mode_´ÙocŞ
;

193 
bË_¤v_£cur™y_mode_t
 
£cur™y_mode_ù¾_pošt
;

194 
bË_¤v_cccd_£cur™y_mode_t
 
£cur™y_mode_boÙ_mou£_šp_»p
;

195 
bË_¤v_cccd_£cur™y_mode_t
 
£cur™y_mode_boÙ_kb_šp_»p
;

196 
bË_¤v_£cur™y_mode_t
 
£cur™y_mode_boÙ_kb_ou_»p
;

197 } 
	tbË_hids_š™_t
;

200 
	sbË_hids_s


202 
bË_hids_evt_hªdËr_t
 
evt_hªdËr
;

203 
bË_¤v_”rÜ_hªdËr_t
 
”rÜ_hªdËr
;

204 
ušt16_t
 
£rviû_hªdË
;

205 
bË_g©ts_ch¬_hªdËs_t
 
´ÙocŞ_mode_hªdËs
;

206 
ušt8_t
 
šp_»p_couÁ
;

207 
bË_hids_»p_ch¬_t
 
šp_»p_¬¿y
[
BLE_HIDS_MAX_INPUT_REP
];

208 
ušt8_t
 
ou_»p_couÁ
;

209 
bË_hids_»p_ch¬_t
 
ou_»p_¬¿y
[
BLE_HIDS_MAX_OUTPUT_REP
];

210 
ušt8_t
 
ã©u»_»p_couÁ
;

211 
bË_hids_»p_ch¬_t
 
ã©u»_»p_¬¿y
[
BLE_HIDS_MAX_FEATURE_REP
];

212 
bË_g©ts_ch¬_hªdËs_t
 
»p_m­_hªdËs
;

213 
ušt16_t
 
»p_m­_ext_»p_»f_hªdË
;

214 
bË_g©ts_ch¬_hªdËs_t
 
boÙ_kb_šp_»p_hªdËs
;

215 
bË_g©ts_ch¬_hªdËs_t
 
boÙ_kb_ou_»p_hªdËs
;

216 
bË_g©ts_ch¬_hªdËs_t
 
boÙ_mou£_šp_»p_hªdËs
;

217 
bË_g©ts_ch¬_hªdËs_t
 
hid_šfÜm©iÚ_hªdËs
;

218 
bË_g©ts_ch¬_hªdËs_t
 
hid_cÚŒŞ_pošt_hªdËs
;

219 
ušt16_t
 
cÚn_hªdË
;

231 
ušt32_t
 
	`bË_hids_š™
(
bË_hids_t
 * 
p_hids
, cÚ¡ 
bË_hids_š™_t
 * 
p_hids_š™
);

240 
	`bË_hids_Ú_bË_evt
(
bË_hids_t
 * 
p_hids
, 
bË_evt_t
 * 
p_bË_evt
);

254 
ušt32_t
 
	`bË_hids_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
,

255 
ušt8_t
 
»p_šdex
,

256 
ušt16_t
 
Ën
,

257 
ušt8_t
 * 
p_d©a
);

269 
ušt32_t
 
	`bË_hids_boÙ_kb_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
,

270 
ušt16_t
 
Ën
,

271 
ušt8_t
 * 
p_d©a
);

286 
ušt32_t
 
	`bË_hids_boÙ_mou£_šp_»p_£nd6
(
bË_hids_t
 * 
p_hids
,

287 
ušt8_t
 
bu‰Ús
,

288 
št8_t
 
x_d–
,

289 
št8_t
 
y_d–
,

290 
ušt16_t
 
İtiÚ®_d©a_Ën
,

291 
ušt8_t
 * 
p_İtiÚ®_d©a
);

306 
ušt32_t
 
	`bË_hids_ou_»p_g‘
(
bË_hids_t
 * 
p_hids
,

307 
ušt8_t
 
»p_šdex
,

308 
ušt16_t
 
Ën
,

309 
ušt8_t
 
off£t
,

310 
ušt8_t
 * 
p_ou_»p
);

	@E:\EmWorkspace\RingP\components\ble\common\ble_advdata.c

13 
	~"bË_advd©a.h
"

14 
	~"bË_g­.h
"

15 
	~"bË_¤v_commÚ.h
"

16 
	~"sdk_commÚ.h
"

21 
	#AD_TYPE_BLE_DEVICE_ADDR_TYPE_PUBLIC
 0UL

	)

22 
	#AD_TYPE_BLE_DEVICE_ADDR_TYPE_RANDOM
 1UL

	)

24 
ušt32_t
 
	$tk_v®ue_’code
(
bË_advd©a_tk_v®ue_t
 * 
p_tk_v®ue
,

25 
ušt8_t
 * 
p_’coded_d©a
,

26 
ušt16_t
 * 
p_off£t
,

27 
ušt16_t
 
max_size
)

29 
št8_t
 
i
;

32 ià(((*
p_off£t
è+ 
AD_TYPE_TK_VALUE_SIZE
è> 
max_size
)

34  
NRF_ERROR_DATA_SIZE
;

38 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_TK_VALUE_DATA_SIZE
);

39 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

40 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_SECURITY_MANAGER_TK_VALUE
;

41 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

43 
i
 = 
AD_TYPE_TK_VALUE_DATA_SIZE
 - 1; i >ğ0; i--, (*
p_off£t
)++)

45 
p_’coded_d©a
[*
p_off£t
] = 
p_tk_v®ue
->
tk
[
i
];

48  
NRF_SUCCESS
;

49 
	}
}

51 
ušt32_t
 
	$Ë_rŞe_’code
(
bË_advd©a_Ë_rŞe_t
 
Ë_rŞe
,

52 
ušt8_t
 * 
p_’coded_d©a
,

53 
ušt16_t
 * 
p_off£t
,

54 
ušt16_t
 
max_size
)

57 ià(((*
p_off£t
è+ 
AD_TYPE_LE_ROLE_SIZE
è> 
max_size
)

59  
NRF_ERROR_DATA_SIZE
;

63 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_LE_ROLE_DATA_SIZE
);

64 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

65 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_LE_ROLE
;

66 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

67 
Ë_rŞe
)

69 
BLE_ADVDATA_ROLE_ONLY_PERIPH
:

70 
p_’coded_d©a
[*
p_off£t
] = 0;

72 
BLE_ADVDATA_ROLE_ONLY_CENTRAL
:

73 
p_’coded_d©a
[*
p_off£t
] = 1;

75 
BLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED
:

76 
p_’coded_d©a
[*
p_off£t
] = 2;

78 
BLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED
:

79 
p_’coded_d©a
[*
p_off£t
] = 3;

82  
NRF_ERROR_INVALID_PARAM
;

84 *
p_off£t
 +ğ
AD_TYPE_LE_ROLE_DATA_SIZE
;

86  
NRF_SUCCESS
;

87 
	}
}

89 
ušt32_t
 
	$bË_deviû_addr_’code
(
ušt8_t
 * 
p_’coded_d©a
,

90 
ušt16_t
 * 
p_off£t
,

91 
ušt16_t
 
max_size
)

93 
ušt32_t
 
”r_code
;

94 
bË_g­_addr_t
 
deviû_addr
;

97 ià(((*
p_off£t
è+ 
AD_TYPE_BLE_DEVICE_ADDR_SIZE
è> 
max_size
)

99  
NRF_ERROR_DATA_SIZE
;

103 
”r_code
 = 
	`sd_bË_g­_add»ss_g‘
(&
deviû_addr
);

104 
	`VERIFY_SUCCESS
(
”r_code
);

107 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 +

108 
AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE
);

109 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

110 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_LE_BLUETOOTH_DEVICE_ADDRESS
;

111 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

112 
	`memıy
(&
p_’coded_d©a
[*
p_off£t
], &
deviû_addr
.
addr
[0], 
BLE_GAP_ADDR_LEN
);

113 *
p_off£t
 +ğ
BLE_GAP_ADDR_LEN
;

114 if(
BLE_GAP_ADDR_TYPE_PUBLIC
 =ğ
deviû_addr
.
addr_ty³
)

116 
p_’coded_d©a
[*
p_off£t
] = 
AD_TYPE_BLE_DEVICE_ADDR_TYPE_PUBLIC
;

120 
p_’coded_d©a
[*
p_off£t
] = 
AD_TYPE_BLE_DEVICE_ADDR_TYPE_RANDOM
;

122 *
p_off£t
 +ğ
AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE
;

124  
NRF_SUCCESS
;

125 
	}
}

127 
ušt32_t
 
	$Çme_’code
(cÚ¡ 
bË_advd©a_t
 * 
p_advd©a
,

128 
ušt8_t
 * 
p_’coded_d©a
,

129 
ušt16_t
 * 
p_off£t
,

130 
ušt16_t
 
max_size
)

132 
ušt32_t
 
”r_code
;

133 
ušt16_t
 
»m_adv_d©a_Ën
;

134 
ušt16_t
 
aùu®_Ëngth
;

135 
ušt8_t
 
adv_d©a_fÜm©
;

139 if((
BLE_ADVDATA_SHORT_NAME
 =ğ
p_advd©a
->
Çme_ty³
è&& (0 =ğp_advd©a->
shÜt_Çme_Ën
))

141  
NRF_ERROR_INVALID_PARAM
;

145 iàĞ(((*
p_off£t
è+ 
ADV_AD_DATA_OFFSET
è> 
max_size
) ||

146 Ğ(
BLE_ADVDATA_SHORT_NAME
 =ğ
p_advd©a
->
Çme_ty³
) &&

147 (((*
p_off£t
è+ 
ADV_AD_DATA_OFFSET
 + 
p_advd©a
->
shÜt_Çme_Ën
è> 
max_size
)))

149  
NRF_ERROR_DATA_SIZE
;

152 
»m_adv_d©a_Ën
 = 
max_size
 - (*
p_off£t
è- 
ADV_AD_DATA_OFFSET
;

153 
aùu®_Ëngth
 = 
»m_adv_d©a_Ën
;

156 
”r_code
 = 
	`sd_bË_g­_deviû_Çme_g‘
(&
p_’coded_d©a
[(*
p_off£t
è+ 
ADV_AD_DATA_OFFSET
],

157 &
aùu®_Ëngth
);

158 
	`VERIFY_SUCCESS
(
”r_code
);

161 ià((
p_advd©a
->
Çme_ty³
 =ğ
BLE_ADVDATA_FULL_NAME
è&& (
aùu®_Ëngth
 <ğ
»m_adv_d©a_Ën
))

164 
adv_d©a_fÜm©
 = 
BLE_GAP_AD_TYPE_COMPLETE_LOCAL_NAME
;

169 
adv_d©a_fÜm©
 = 
BLE_GAP_AD_TYPE_SHORT_LOCAL_NAME
;

173 ià((
BLE_ADVDATA_SHORT_NAME
 =ğ
p_advd©a
->
Çme_ty³
) &&

174 (
p_advd©a
->
shÜt_Çme_Ën
 <ğ
»m_adv_d©a_Ën
))

177 
aùu®_Ëngth
 = 
p_advd©a
->
shÜt_Çme_Ën
;

182 
aùu®_Ëngth
 = 
»m_adv_d©a_Ën
;

187 if(
aùu®_Ëngth
 > (0x00FF - 
ADV_AD_TYPE_FIELD_SIZE
))

189  
NRF_ERROR_DATA_SIZE
;

193 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
aùu®_Ëngth
);

194 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

195 
p_’coded_d©a
[*
p_off£t
] = 
adv_d©a_fÜm©
;

196 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

197 *
p_off£t
 +ğ
aùu®_Ëngth
;

199  
NRF_SUCCESS
;

200 
	}
}

203 
ušt32_t
 
	$­³¬ªû_’code
(
ušt8_t
 * 
p_’coded_d©a
,

204 
ušt16_t
 * 
p_off£t
,

205 
ušt16_t
 
max_size
)

207 
ušt32_t
 
”r_code
;

208 
ušt16_t
 
­³¬ªû
;

211 ià(((*
p_off£t
è+ 
AD_TYPE_APPEARANCE_SIZE
è> 
max_size
)

213  
NRF_ERROR_DATA_SIZE
;

217 
”r_code
 = 
	`sd_bË_g­_­³¬ªû_g‘
(&
­³¬ªû
);

218 
	`VERIFY_SUCCESS
(
”r_code
);

221 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_APPEARANCE_DATA_SIZE
);

222 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

223 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_APPEARANCE
;

224 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

225 *
p_off£t
 +ğ
	`ušt16_’code
(
­³¬ªû
, &
p_’coded_d©a
[*p_offset]);

227  
NRF_SUCCESS
;

228 
	}
}

230 
ušt32_t
 
	$æags_’code
(
št8_t
 
æags
,

231 
ušt8_t
 * 
p_’coded_d©a
,

232 
ušt16_t
 * 
p_off£t
,

233 
ušt16_t
 
max_size
)

236 ià(((*
p_off£t
è+ 
AD_TYPE_FLAGS_SIZE
è> 
max_size
)

238  
NRF_ERROR_DATA_SIZE
;

242 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_FLAGS_DATA_SIZE
);

243 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

244 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_FLAGS
;

245 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

246 
p_’coded_d©a
[*
p_off£t
] = 
æags
;

247 *
p_off£t
 +ğ
AD_TYPE_FLAGS_DATA_SIZE
;

249  
NRF_SUCCESS
;

250 
	}
}

252 
ušt32_t
 
	$£c_mgr_oob_æags_’code
(
ušt8_t
 
oob_æags
,

253 
ušt8_t
 * 
p_’coded_d©a
,

254 
ušt16_t
 * 
p_off£t
,

255 
ušt16_t
 
max_size
)

258 ià(((*
p_off£t
è+ 
AD_TYPE_OOB_FLAGS_SIZE
è> 
max_size
)

260  
NRF_ERROR_DATA_SIZE
;

264 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_OOB_FLAGS_DATA_SIZE
);

265 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

266 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_SECURITY_MANAGER_OOB_FLAGS
;

267 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

268 
p_’coded_d©a
[*
p_off£t
] = 
oob_æags
;

269 *
p_off£t
 +ğ
AD_TYPE_OOB_FLAGS_DATA_SIZE
;

271  
NRF_SUCCESS
;

272 
	}
}

274 
ušt32_t
 
	$tx_pow”_Ëv–_’code
(
št8_t
 
tx_pow”_Ëv–
,

275 
ušt8_t
 * 
p_’coded_d©a
,

276 
ušt16_t
 * 
p_off£t
,

277 
ušt16_t
 
max_size
)

280 ià(((*
p_off£t
è+ 
AD_TYPE_TX_POWER_LEVEL_SIZE
è> 
max_size
)

282  
NRF_ERROR_DATA_SIZE
;

286 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 +

287 
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE
);

288 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

289 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_TX_POWER_LEVEL
;

290 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

291 
p_’coded_d©a
[*
p_off£t
] = 
tx_pow”_Ëv–
;

292 *
p_off£t
 +ğ
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE
;

294  
NRF_SUCCESS
;

295 
	}
}

298 
ušt32_t
 
	$uuid_li¡_sized_’code
(cÚ¡ 
bË_advd©a_uuid_li¡_t
 * 
p_uuid_li¡
,

299 
ušt8_t
 
adv_ty³
,

300 
ušt8_t
 
uuid_size
,

301 
ušt8_t
 * 
p_’coded_d©a
,

302 
ušt16_t
 * 
p_off£t
,

303 
ušt16_t
 
max_size
)

305 
i
;

306 
boŞ
 
is_h—dšg_wr™‹n
 = 
çl£
;

307 
ušt16_t
 
¡¬t_pos
 = *
p_off£t
;

308 
ušt16_t
 
Ëngth
;

310 
i
 = 0; i < 
p_uuid_li¡
->
uuid_út
; i++)

312 
ušt32_t
 
”r_code
;

313 
ušt8_t
 
’coded_size
;

314 
bË_uuid_t
 
uuid
 = 
p_uuid_li¡
->
p_uuids
[
i
];

317 
”r_code
 = 
	`sd_bË_uuid_’code
(&
uuid
, &
’coded_size
, 
NULL
);

318 
	`VERIFY_SUCCESS
(
”r_code
);

321 ià(
’coded_size
 =ğ
uuid_size
)

323 
ušt8_t
 
h—dšg_by‹s
 = (
is_h—dšg_wr™‹n
è? 0 : 
ADV_AD_DATA_OFFSET
;

326 ià(((*
p_off£t
è+ 
’coded_size
 + 
h—dšg_by‹s
è> 
max_size
)

328  
NRF_ERROR_DATA_SIZE
;

331 ià(!
is_h—dšg_wr™‹n
)

334 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

335 
p_’coded_d©a
[*
p_off£t
] = 
adv_ty³
;

336 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

337 
is_h—dšg_wr™‹n
 = 
Œue
;

341 
”r_code
 = 
	`sd_bË_uuid_’code
(&
uuid
, &
’coded_size
, &
p_’coded_d©a
[*
p_off£t
]);

342 
	`VERIFY_SUCCESS
(
”r_code
);

343 *
p_off£t
 +ğ
’coded_size
;

347 ià(
is_h—dšg_wr™‹n
)

350 
Ëngth
 = (*
p_off£t
è- (
¡¬t_pos
 + 
ADV_LENGTH_FIELD_SIZE
);

352 if(
Ëngth
 > 0x00FF)

354  
NRF_ERROR_DATA_SIZE
;

356 
p_’coded_d©a
[
¡¬t_pos
] = (
ušt8_t
)
Ëngth
;

359  
NRF_SUCCESS
;

360 
	}
}

363 
ušt32_t
 
	$uuid_li¡_’code
(cÚ¡ 
bË_advd©a_uuid_li¡_t
 * 
p_uuid_li¡
,

364 
ušt8_t
 
adv_ty³_16
,

365 
ušt8_t
 
adv_ty³_128
,

366 
ušt8_t
 * 
p_’coded_d©a
,

367 
ušt16_t
 * 
p_off£t
,

368 
ušt16_t
 
max_size
)

370 
ušt32_t
 
”r_code
;

373 
”r_code
 = 
	`uuid_li¡_sized_’code
(
p_uuid_li¡
,

374 
adv_ty³_16
,

375 (
ušt16_Ë_t
),

376 
p_’coded_d©a
,

377 
p_off£t
,

378 
max_size
);

379 
	`VERIFY_SUCCESS
(
”r_code
);

382 
”r_code
 = 
	`uuid_li¡_sized_’code
(
p_uuid_li¡
,

383 
adv_ty³_128
,

384 (
bË_uuid128_t
),

385 
p_’coded_d©a
,

386 
p_off£t
,

387 
max_size
);

388 
	`VERIFY_SUCCESS
(
”r_code
);

390  
NRF_SUCCESS
;

391 
	}
}

394 
ušt32_t
 
	$cÚn_št_check
(cÚ¡ 
bË_advd©a_cÚn_št_t
 *
p_cÚn_št
)

397 ià((
p_cÚn_št
->
mš_cÚn_š‹rv®
 < 0x0006) ||

399 (
p_cÚn_št
->
mš_cÚn_š‹rv®
 > 0x0c80) &&

400 (
p_cÚn_št
->
mš_cÚn_š‹rv®
 != 0xffff)

404  
NRF_ERROR_INVALID_PARAM
;

408 ià((
p_cÚn_št
->
max_cÚn_š‹rv®
 < 0x0006) ||

410 (
p_cÚn_št
->
max_cÚn_š‹rv®
 > 0x0c80) &&

411 (
p_cÚn_št
->
max_cÚn_š‹rv®
 != 0xffff)

415  
NRF_ERROR_INVALID_PARAM
;

419 ià((
p_cÚn_št
->
mš_cÚn_š‹rv®
 != 0xffff) &&

420 (
p_cÚn_št
->
max_cÚn_š‹rv®
 != 0xffff) &&

421 (
p_cÚn_št
->
mš_cÚn_š‹rv®
 >…_cÚn_št->
max_cÚn_š‹rv®
)

424  
NRF_ERROR_INVALID_PARAM
;

427  
NRF_SUCCESS
;

428 
	}
}

431 
ušt32_t
 
	$cÚn_št_’code
(cÚ¡ 
bË_advd©a_cÚn_št_t
 * 
p_cÚn_št
,

432 
ušt8_t
 * 
p_’coded_d©a
,

433 
ušt16_t
 * 
p_off£t
,

434 
ušt16_t
 
max_size
)

436 
ušt32_t
 
”r_code
;

439 ià(((*
p_off£t
è+ 
AD_TYPE_CONN_INT_SIZE
è> 
max_size
)

441  
NRF_ERROR_DATA_SIZE
;

445 
”r_code
 = 
	`cÚn_št_check
(
p_cÚn_št
);

446 
	`VERIFY_SUCCESS
(
”r_code
);

449 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
AD_TYPE_CONN_INT_DATA_SIZE
);

450 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

451 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_SLAVE_CONNECTION_INTERVAL_RANGE
;

452 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

455 *
p_off£t
 +ğ
	`ušt16_’code
(
p_cÚn_št
->
mš_cÚn_š‹rv®
, &
p_’coded_d©a
[*p_offset]);

456 *
p_off£t
 +ğ
	`ušt16_’code
(
p_cÚn_št
->
max_cÚn_š‹rv®
, &
p_’coded_d©a
[*p_offset]);

458  
NRF_SUCCESS
;

459 
	}
}

462 
ušt32_t
 
	$mªuf_¥ecific_d©a_’code
(cÚ¡ 
bË_advd©a_mªuf_d©a_t
 * 
p_mªuf_¥_d©a
,

463 
ušt8_t
 * 
p_’coded_d©a
,

464 
ušt16_t
 * 
p_off£t
,

465 
ušt16_t
 
max_size
)

467 
ušt32_t
 
d©a_size
 = 
AD_TYPE_MANUF_SPEC_DATA_ID_SIZE
 + 
p_mªuf_¥_d©a
->
d©a
.
size
;

470 ià(((*
p_off£t
è+ 
ADV_AD_DATA_OFFSET
 + 
d©a_size
è> 
max_size
)

472  
NRF_ERROR_DATA_SIZE
;

476 if(
d©a_size
 > (0x00FF - 
ADV_AD_TYPE_FIELD_SIZE
))

478  
NRF_ERROR_DATA_SIZE
;

482 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
d©a_size
);

483 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

484 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_MANUFACTURER_SPECIFIC_DATA
;

485 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

488 *
p_off£t
 +ğ
	`ušt16_’code
(
p_mªuf_¥_d©a
->
com·ny_id’tif›r
, &
p_’coded_d©a
[*p_offset]);

491 ià(
p_mªuf_¥_d©a
->
d©a
.
size
 > 0)

493 ià(
p_mªuf_¥_d©a
->
d©a
.
p_d©a
 =ğ
NULL
)

495  
NRF_ERROR_INVALID_PARAM
;

497 
	`memıy
(&
p_’coded_d©a
[*
p_off£t
], 
p_mªuf_¥_d©a
->
d©a
.
p_d©a
,…_mªuf_¥_d©a->d©a.
size
);

498 *
p_off£t
 +ğ
p_mªuf_¥_d©a
->
d©a
.
size
;

501  
NRF_SUCCESS
;

502 
	}
}

505 
ušt32_t
 
	$£rviû_d©a_’code
(cÚ¡ 
bË_advd©a_t
 * 
p_advd©a
,

506 
ušt8_t
 * 
p_’coded_d©a
,

507 
ušt16_t
 * 
p_off£t
,

508 
ušt16_t
 
max_size
)

510 
ušt8_t
 
i
;

513 ià(
p_advd©a
->
p_£rviû_d©a_¬¿y
 =ğ
NULL
)

515  
NRF_ERROR_INVALID_PARAM
;

518 
i
 = 0; i < 
p_advd©a
->
£rviû_d©a_couÁ
; i++)

520 
bË_advd©a_£rviû_d©a_t
 * 
p_£rviû_d©a
;

521 
ušt32_t
 
d©a_size
;

523 
p_£rviû_d©a
 = &
p_advd©a
->
p_£rviû_d©a_¬¿y
[
i
];

525 
d©a_size
 = 
AD_TYPE_SERV_DATA_16BIT_UUID_SIZE
 + 
p_£rviû_d©a
->
d©a
.
size
;

528 if(
d©a_size
 > (0x00FF - 
ADV_AD_TYPE_FIELD_SIZE
))

530  
NRF_ERROR_DATA_SIZE
;

534 
p_’coded_d©a
[*
p_off£t
] = (
ušt8_t
)(
ADV_AD_TYPE_FIELD_SIZE
 + 
d©a_size
);

535 *
p_off£t
 +ğ
ADV_LENGTH_FIELD_SIZE
;

536 
p_’coded_d©a
[*
p_off£t
] = 
BLE_GAP_AD_TYPE_SERVICE_DATA
;

537 *
p_off£t
 +ğ
ADV_AD_TYPE_FIELD_SIZE
;

540 *
p_off£t
 +ğ
	`ušt16_’code
(
p_£rviû_d©a
->
£rviû_uuid
, &
p_’coded_d©a
[*p_offset]);

543 ià(
p_£rviû_d©a
->
d©a
.
size
 > 0)

545 ià(
p_£rviû_d©a
->
d©a
.
p_d©a
 =ğ
NULL
)

547  
NRF_ERROR_INVALID_PARAM
;

549 
	`memıy
(&
p_’coded_d©a
[*
p_off£t
], 
p_£rviû_d©a
->
d©a
.
p_d©a
,…_£rviû_d©a->d©a.
size
);

550 *
p_off£t
 +ğ
p_£rviû_d©a
->
d©a
.
size
;

554  
NRF_SUCCESS
;

555 
	}
}

557 
ušt32_t
 
	$adv_d©a_’code
(
bË_advd©a_t
 cÚ¡ * cÚ¡ 
p_advd©a
,

558 
ušt8_t
 * cÚ¡ 
p_’coded_d©a
,

559 
ušt16_t
 * cÚ¡ 
p_Ën
)

561 
ušt32_t
 
”r_code
 = 
NRF_SUCCESS
;

562 
ušt16_t
 
max_size
 = *
p_Ën
;

563 *
p_Ën
 = 0;

566 ià(
p_advd©a
->
p_£c_mgr_oob_æags
 !ğ
NULL
)

568 
”r_code
 = 
	`£c_mgr_oob_æags_’code
(*
p_advd©a
->
p_£c_mgr_oob_æags
,

569 
p_’coded_d©a
,

570 
p_Ën
,

571 
max_size
);

572 
	`VERIFY_SUCCESS
(
”r_code
);

576 ià(
NULL
 !ğ
p_advd©a
->
p_tk_v®ue
)

578 
”r_code
 = 
	`tk_v®ue_’code
(
p_advd©a
->
p_tk_v®ue
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

579 
	`VERIFY_SUCCESS
(
”r_code
);

583 ià(
BLE_ADVDATA_ROLE_NOT_PRESENT
 !ğ
p_advd©a
->
Ë_rŞe
)

585 
”r_code
 = 
	`Ë_rŞe_’code
(
p_advd©a
->
Ë_rŞe
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

586 
	`VERIFY_SUCCESS
(
”r_code
);

590 ià(
p_advd©a
->
šşude_bË_deviû_addr
)

592 
”r_code
 = 
	`bË_deviû_addr_’code
(
p_’coded_d©a
, 
p_Ën
, 
max_size
);

593 
	`VERIFY_SUCCESS
(
”r_code
);

597 ià(
p_advd©a
->
šşude_­³¬ªû
)

599 
”r_code
 = 
	`­³¬ªû_’code
(
p_’coded_d©a
, 
p_Ën
, 
max_size
);

600 
	`VERIFY_SUCCESS
(
”r_code
);

604 if(
p_advd©a
->
æags
 != 0 )

606 
”r_code
 = 
	`æags_’code
(
p_advd©a
->
æags
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

607 
	`VERIFY_SUCCESS
(
”r_code
);

611 ià(
p_advd©a
->
p_tx_pow”_Ëv–
 !ğ
NULL
)

613 
”r_code
 = 
	`tx_pow”_Ëv–_’code
(*
p_advd©a
->
p_tx_pow”_Ëv–
,

614 
p_’coded_d©a
,

615 
p_Ën
,

616 
max_size
);

617 
	`VERIFY_SUCCESS
(
”r_code
);

621 ià(
p_advd©a
->
uuids_mÜe_avaabË
.
uuid_út
 > 0)

623 
”r_code
 = 
	`uuid_li¡_’code
(&
p_advd©a
->
uuids_mÜe_avaabË
,

624 
BLE_GAP_AD_TYPE_16BIT_SERVICE_UUID_MORE_AVAILABLE
,

625 
BLE_GAP_AD_TYPE_128BIT_SERVICE_UUID_MORE_AVAILABLE
,

626 
p_’coded_d©a
,

627 
p_Ën
,

628 
max_size
);

629 
	`VERIFY_SUCCESS
(
”r_code
);

633 ià(
p_advd©a
->
uuids_com¶‘e
.
uuid_út
 > 0)

635 
”r_code
 = 
	`uuid_li¡_’code
(&
p_advd©a
->
uuids_com¶‘e
,

636 
BLE_GAP_AD_TYPE_16BIT_SERVICE_UUID_COMPLETE
,

637 
BLE_GAP_AD_TYPE_128BIT_SERVICE_UUID_COMPLETE
,

638 
p_’coded_d©a
,

639 
p_Ën
,

640 
max_size
);

641 
	`VERIFY_SUCCESS
(
”r_code
);

645 ià(
p_advd©a
->
uuids_sŞic™ed
.
uuid_út
 > 0)

647 
”r_code
 = 
	`uuid_li¡_’code
(&
p_advd©a
->
uuids_sŞic™ed
,

648 
BLE_GAP_AD_TYPE_SOLICITED_SERVICE_UUIDS_16BIT
,

649 
BLE_GAP_AD_TYPE_SOLICITED_SERVICE_UUIDS_128BIT
,

650 
p_’coded_d©a
,

651 
p_Ën
,

652 
max_size
);

653 
	`VERIFY_SUCCESS
(
”r_code
);

657 ià(
p_advd©a
->
p_¦ave_cÚn_št
 !ğ
NULL
)

659 
”r_code
 = 
	`cÚn_št_’code
(
p_advd©a
->
p_¦ave_cÚn_št
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

660 
	`VERIFY_SUCCESS
(
”r_code
);

664 ià(
p_advd©a
->
p_mªuf_¥ecific_d©a
 !ğ
NULL
)

666 
”r_code
 = 
	`mªuf_¥ecific_d©a_’code
(
p_advd©a
->
p_mªuf_¥ecific_d©a
,

667 
p_’coded_d©a
,

668 
p_Ën
,

669 
max_size
);

670 
	`VERIFY_SUCCESS
(
”r_code
);

674 ià(
p_advd©a
->
£rviû_d©a_couÁ
 > 0)

676 
”r_code
 = 
	`£rviû_d©a_’code
(
p_advd©a
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

677 
	`VERIFY_SUCCESS
(
”r_code
);

681 ià(
p_advd©a
->
Çme_ty³
 !ğ
BLE_ADVDATA_NO_NAME
)

683 
”r_code
 = 
	`Çme_’code
(
p_advd©a
, 
p_’coded_d©a
, 
p_Ën
, 
max_size
);

684 
	`VERIFY_SUCCESS
(
”r_code
);

687  
”r_code
;

688 
	}
}

691 
ušt32_t
 
	$advd©a_check
(cÚ¡ 
bË_advd©a_t
 * 
p_advd©a
)

695 ((
p_advd©a
->
æags
 & 
BLE_GAP_ADV_FLAG_BR_EDR_NOT_SUPPORTED
) == 0)

698  
NRF_ERROR_INVALID_PARAM
;

701  
NRF_SUCCESS
;

702 
	}
}

705 
ušt32_t
 
	$¤d©a_check
(cÚ¡ 
bË_advd©a_t
 * 
p_¤d©a
)

708 ià(
p_¤d©a
->
æags
)

710  
NRF_ERROR_INVALID_PARAM
;

713  
NRF_SUCCESS
;

714 
	}
}

717 
ušt32_t
 
	$bË_advd©a_£t
(cÚ¡ 
bË_advd©a_t
 * 
p_advd©a
, cÚ¡ bË_advd©a_ˆ* 
p_¤d©a
)

719 
ušt32_t
 
”r_code
;

720 
ušt16_t
 
Ën_advd©a
 = 
BLE_GAP_ADV_MAX_SIZE
;

721 
ušt16_t
 
Ën_¤d©a
 = 
BLE_GAP_ADV_MAX_SIZE
;

722 
ušt8_t
 
’coded_advd©a
[
BLE_GAP_ADV_MAX_SIZE
];

723 
ušt8_t
 
’coded_¤d©a
[
BLE_GAP_ADV_MAX_SIZE
];

724 
ušt8_t
 * 
p_’coded_advd©a
;

725 
ušt8_t
 * 
p_’coded_¤d©a
;

728 ià(
p_advd©a
 !ğ
NULL
)

730 
”r_code
 = 
	`advd©a_check
(
p_advd©a
);

731 
	`VERIFY_SUCCESS
(
”r_code
);

733 
”r_code
 = 
	`adv_d©a_’code
(
p_advd©a
, 
’coded_advd©a
, &
Ën_advd©a
);

734 
	`VERIFY_SUCCESS
(
”r_code
);

735 
p_’coded_advd©a
 = 
’coded_advd©a
;

739 
p_’coded_advd©a
 = 
NULL
;

740 
Ën_advd©a
 = 0;

744 ià(
p_¤d©a
 !ğ
NULL
)

746 
”r_code
 = 
	`¤d©a_check
(
p_¤d©a
);

747 
	`VERIFY_SUCCESS
(
”r_code
);

749 
”r_code
 = 
	`adv_d©a_’code
(
p_¤d©a
, 
’coded_¤d©a
, &
Ën_¤d©a
);

750 
	`VERIFY_SUCCESS
(
”r_code
);

751 
p_’coded_¤d©a
 = 
’coded_¤d©a
;

755 
p_’coded_¤d©a
 = 
NULL
;

756 
Ën_¤d©a
 = 0;

760  
	`sd_bË_g­_adv_d©a_£t
(
p_’coded_advd©a
, 
Ën_advd©a
, 
p_’coded_¤d©a
, 
Ën_¤d©a
);

761 
	}
}

	@E:\EmWorkspace\RingP\components\ble\common\ble_advdata.h

22 #iâdeà
BLE_ADVDATA_H__


23 
	#BLE_ADVDATA_H__


	)

25 
	~<¡dšt.h
>

26 
	~<¡dboŞ.h
>

27 
	~<¡ršg.h
>

28 
	~"bË.h
"

29 
	~"­p_ut.h
"

32 
	#ADV_LENGTH_FIELD_SIZE
 1UL

	)

33 
	#ADV_AD_TYPE_FIELD_SIZE
 1UL

	)

34 
	#ADV_AD_DATA_OFFSET
 (
ADV_LENGTH_FIELD_SIZE
 + \

35 
ADV_AD_TYPE_FIELD_SIZE
è

	)

36 
	#AD_TYPE_TK_VALUE_DATA_SIZE
 ((
bË_advd©a_tk_v®ue_t
)è

	)

37 
	#AD_TYPE_TK_VALUE_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

38 
AD_TYPE_TK_VALUE_DATA_SIZE
è

	)

39 
	#AD_TYPE_LE_ROLE_DATA_SIZE
 1UL

	)

40 
	#AD_TYPE_LE_ROLE_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

41 
AD_TYPE_LE_ROLE_DATA_SIZE
è

	)

42 
	#AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE
 1UL

	)

43 
	#AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE
 (
BLE_GAP_ADDR_LEN
 + \

44 
AD_TYPE_BLE_DEVICE_ADDR_TYPE_SIZE
è

	)

45 
	#AD_TYPE_BLE_DEVICE_ADDR_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

46 
AD_TYPE_BLE_DEVICE_ADDR_DATA_SIZE
è

	)

47 
	#AD_TYPE_APPEARANCE_DATA_SIZE
 2UL

	)

48 
	#AD_TYPE_APPEARANCE_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

49 
AD_TYPE_APPEARANCE_DATA_SIZE
è

	)

50 
	#AD_TYPE_FLAGS_DATA_SIZE
 1UL

	)

51 
	#AD_TYPE_FLAGS_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

52 
AD_TYPE_FLAGS_DATA_SIZE
è

	)

53 
	#AD_TYPE_TX_POWER_LEVEL_DATA_SIZE
 1UL

	)

54 
	#AD_TYPE_TX_POWER_LEVEL_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

55 
AD_TYPE_TX_POWER_LEVEL_DATA_SIZE
è

	)

56 
	#AD_TYPE_CONN_INT_DATA_SIZE
 4UL

	)

57 
	#AD_TYPE_CONN_INT_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

58 
AD_TYPE_CONN_INT_DATA_SIZE
è

	)

59 
	#AD_TYPE_MANUF_SPEC_DATA_ID_SIZE
 2UL

	)

60 
	#AD_TYPE_SERV_DATA_16BIT_UUID_SIZE
 2UL

	)

61 
	#AD_TYPE_OOB_FLAGS_DATA_SIZE
 1UL

	)

62 
	#AD_TYPE_OOB_FLAGS_SIZE
 (
ADV_AD_DATA_OFFSET
 + \

63 
AD_TYPE_OOB_FLAGS_DATA_SIZE
è

	)

65 
	#AD_TYPE_SEC_MGR_OOB_FLAG_SET
 1U

	)

66 
	#AD_TYPE_SEC_MGR_OOB_FLAG_CLEAR
 0U

	)

67 
	#AD_TYPE_SEC_MGR_OOB_FLAG_OOB_DATA_PRESENT_POS
 0UL

	)

68 
	#AD_TYPE_SEC_MGR_OOB_FLAG_OOB_LE_SUPPORTED_POS
 1UL

	)

69 
	#AD_TYPE_SEC_MGR_OOB_FLAG_SIM_LE_AND_EP_POS
 2UL

	)

70 
	#AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_PUBLIC
 0UL

	)

71 
	#AD_TYPE_SEC_MGR_OOB_ADDRESS_TYPE_RANDOM
 1UL

	)

72 
	#AD_TYPE_SEC_MGR_OOB_FLAG_ADDRESS_TYPE_POS
 3UL

	)

78 
ušt8_t
 
	mtk
[
BLE_GAP_SEC_KEY_LEN
];

79 } 
	tbË_advd©a_tk_v®ue_t
;

85 
	mBLE_ADVDATA_ROLE_NOT_PRESENT
 = 0,

86 
	mBLE_ADVDATA_ROLE_ONLY_PERIPH
,

87 
	mBLE_ADVDATA_ROLE_ONLY_CENTRAL
,

88 
	mBLE_ADVDATA_ROLE_BOTH_PERIPH_PREFERRED
,

89 
	mBLE_ADVDATA_ROLE_BOTH_CENTRAL_PREFERRED


90 } 
	tbË_advd©a_Ë_rŞe_t
;

96 
	mBLE_ADVDATA_NO_NAME
,

97 
	mBLE_ADVDATA_SHORT_NAME
,

98 
	mBLE_ADVDATA_FULL_NAME


99 } 
	tbË_advd©a_Çme_ty³_t
;

104 
ušt16_t
 
	muuid_út
;

105 
bË_uuid_t
 * 
	mp_uuids
;

106 } 
	tbË_advd©a_uuid_li¡_t
;

111 
ušt16_t
 
	mmš_cÚn_š‹rv®
;

112 
ušt16_t
 
	mmax_cÚn_š‹rv®
;

113 } 
	tbË_advd©a_cÚn_št_t
;

118 
ušt16_t
 
	mcom·ny_id’tif›r
;

119 
ušt8_¬¿y_t
 
	md©a
;

120 } 
	tbË_advd©a_mªuf_d©a_t
;

125 
ušt16_t
 
	m£rviû_uuid
;

126 
ušt8_¬¿y_t
 
	md©a
;

127 } 
	tbË_advd©a_£rviû_d©a_t
;

133 
bË_advd©a_Çme_ty³_t
 
	mÇme_ty³
;

134 
ušt8_t
 
	mshÜt_Çme_Ën
;

135 
boŞ
 
	mšşude_­³¬ªû
;

136 
ušt8_t
 
	mæags
;

137 
št8_t
 * 
	mp_tx_pow”_Ëv–
;

138 
bË_advd©a_uuid_li¡_t
 
	muuids_mÜe_avaabË
;

139 
bË_advd©a_uuid_li¡_t
 
	muuids_com¶‘e
;

140 
bË_advd©a_uuid_li¡_t
 
	muuids_sŞic™ed
;

141 
bË_advd©a_cÚn_št_t
 * 
	mp_¦ave_cÚn_št
;

142 
bË_advd©a_mªuf_d©a_t
 * 
	mp_mªuf_¥ecific_d©a
;

143 
bË_advd©a_£rviû_d©a_t
 * 
	mp_£rviû_d©a_¬¿y
;

144 
ušt8_t
 
	m£rviû_d©a_couÁ
;

145 
boŞ
 
	mšşude_bË_deviû_addr
;

146 
bË_advd©a_Ë_rŞe_t
 
	mË_rŞe
;

147 
bË_advd©a_tk_v®ue_t
 * 
	mp_tk_v®ue
;

148 
ušt8_t
 * 
	mp_£c_mgr_oob_æags
;

149 } 
	tbË_advd©a_t
;

179 
ušt32_t
 
adv_d©a_’code
(
bË_advd©a_t
 cÚ¡ * cÚ¡ 
p_advd©a
,

180 
ušt8_t
 * cÚ¡ 
p_’coded_d©a
,

181 
ušt16_t
 * cÚ¡ 
p_Ën
);

208 
ušt32_t
 
bË_advd©a_£t
(cÚ¡ 
bË_advd©a_t
 * 
p_advd©a
, cÚ¡ bË_advd©a_ˆ* 
p_¤d©a
);

	@E:\EmWorkspace\RingP\components\ble\common\ble_conn_params.c

13 
	~"bË_cÚn_·¿ms.h
"

14 
	~<¡dlib.h
>

15 
	~"nÜdic_commÚ.h
"

16 
	~"bË_hci.h
"

17 
	~"­p_tim”.h
"

18 
	~"bË_¤v_commÚ.h
"

19 
	~"­p_ut.h
"

22 
bË_cÚn_·¿ms_š™_t
 
	gm_cÚn_·¿ms_cÚfig
;

23 
bË_g­_cÚn_·¿ms_t
 
	gm_´eã¼ed_cÚn_·¿ms
;

24 
ušt8_t
 
	gm_upd©e_couÁ
;

25 
ušt16_t
 
	gm_cÚn_hªdË
;

26 
bË_g­_cÚn_·¿ms_t
 
	gm_cu¼’t_cÚn_·¿ms
;

27 
APP_TIMER_DEF
(
m_cÚn_·¿ms_tim”_id
);

29 
boŞ
 
	gm_chªge_·¿m
 = 
çl£
;

31 
boŞ
 
	$is_cÚn_·¿ms_ok
(
bË_g­_cÚn_·¿ms_t
 * 
p_cÚn_·¿ms
)

37 (
p_cÚn_·¿ms
->
max_cÚn_š‹rv®
 >ğ
m_´eã¼ed_cÚn_·¿ms
.
mš_cÚn_š‹rv®
)

39 (
p_cÚn_·¿ms
->
max_cÚn_š‹rv®
 <ğ
m_´eã¼ed_cÚn_·¿ms
.max_conn_interval)

42  
Œue
;

46  
çl£
;

48 
	}
}

51 
	$upd©e_timeout_hªdËr
(* 
p_cÚ‹xt
)

53 
	`UNUSED_PARAMETER
(
p_cÚ‹xt
);

55 ià(
m_cÚn_hªdË
 !ğ
BLE_CONN_HANDLE_INVALID
)

58 
m_upd©e_couÁ
++;

59 ià(
m_upd©e_couÁ
 <ğ
m_cÚn_·¿ms_cÚfig
.
max_cÚn_·¿ms_upd©e_couÁ
)

61 
ušt32_t
 
”r_code
;

64 
”r_code
 = 
	`sd_bË_g­_cÚn_·¿m_upd©e
(
m_cÚn_hªdË
, &
m_´eã¼ed_cÚn_·¿ms
);

65 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_cÚn_·¿ms_cÚfig
.
”rÜ_hªdËr
 !ğ
NULL
))

67 
m_cÚn_·¿ms_cÚfig
.
	`”rÜ_hªdËr
(
”r_code
);

72 
m_upd©e_couÁ
 = 0;

75 ià(
m_cÚn_·¿ms_cÚfig
.
discÚÃù_Ú_ç
)

77 
ušt32_t
 
”r_code
;

79 
”r_code
 = 
	`sd_bË_g­_discÚÃù
(
m_cÚn_hªdË
, 
BLE_HCI_CONN_INTERVAL_UNACCEPTABLE
);

80 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_cÚn_·¿ms_cÚfig
.
”rÜ_hªdËr
 !ğ
NULL
))

82 
m_cÚn_·¿ms_cÚfig
.
	`”rÜ_hªdËr
(
”r_code
);

87 ià(
m_cÚn_·¿ms_cÚfig
.
evt_hªdËr
 !ğ
NULL
)

89 
bË_cÚn_·¿ms_evt_t
 
evt
;

91 
evt
.
evt_ty³
 = 
BLE_CONN_PARAMS_EVT_FAILED
;

92 
m_cÚn_·¿ms_cÚfig
.
	`evt_hªdËr
(&
evt
);

96 
	}
}

99 
ušt32_t
 
	$bË_cÚn_·¿ms_š™
(cÚ¡ 
bË_cÚn_·¿ms_š™_t
 * 
p_š™
)

101 
ušt32_t
 
”r_code
;

103 
m_cÚn_·¿ms_cÚfig
 = *
p_š™
;

104 
m_chªge_·¿m
 = 
çl£
;

105 ià(
p_š™
->
p_cÚn_·¿ms
 !ğ
NULL
)

107 
m_´eã¼ed_cÚn_·¿ms
 = *
p_š™
->
p_cÚn_·¿ms
;

110 
”r_code
 = 
	`sd_bË_g­_µı_£t
(&
m_´eã¼ed_cÚn_·¿ms
);

111 ià(
”r_code
 !ğ
NRF_SUCCESS
)

113  
”r_code
;

119 
”r_code
 = 
	`sd_bË_g­_µı_g‘
(&
m_´eã¼ed_cÚn_·¿ms
);

120 ià(
”r_code
 !ğ
NRF_SUCCESS
)

122  
”r_code
;

126 
m_cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

127 
m_upd©e_couÁ
 = 0;

129  
	`­p_tim”_ü—‹
(&
m_cÚn_·¿ms_tim”_id
,

130 
APP_TIMER_MODE_SINGLE_SHOT
,

131 
upd©e_timeout_hªdËr
);

132 
	}
}

135 
ušt32_t
 
	$bË_cÚn_·¿ms_¡İ
()

137  
	`­p_tim”_¡İ
(
m_cÚn_·¿ms_tim”_id
);

138 
	}
}

141 
	$cÚn_·¿ms_ÃgÙŸtiÚ
()

144 ià(!
	`is_cÚn_·¿ms_ok
(&
m_cu¼’t_cÚn_·¿ms
))

146 
ušt32_t
 
”r_code
;

147 
ušt32_t
 
timeout_ticks
;

149 ià(
m_chªge_·¿m
)

152 ià(
m_cÚn_·¿ms_cÚfig
.
evt_hªdËr
 !ğ
NULL
)

154 
bË_cÚn_·¿ms_evt_t
 
evt
;

156 
evt
.
evt_ty³
 = 
BLE_CONN_PARAMS_EVT_FAILED
;

157 
m_cÚn_·¿ms_cÚfig
.
	`evt_hªdËr
(&
evt
);

162 ià(
m_upd©e_couÁ
 == 0)

165 
timeout_ticks
 = 
m_cÚn_·¿ms_cÚfig
.
fœ¡_cÚn_·¿ms_upd©e_d–ay
;

169 
timeout_ticks
 = 
m_cÚn_·¿ms_cÚfig
.
Ãxt_cÚn_·¿ms_upd©e_d–ay
;

172 
”r_code
 = 
	`­p_tim”_¡¬t
(
m_cÚn_·¿ms_tim”_id
, 
timeout_ticks
, 
NULL
);

173 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_cÚn_·¿ms_cÚfig
.
”rÜ_hªdËr
 !ğ
NULL
))

175 
m_cÚn_·¿ms_cÚfig
.
	`”rÜ_hªdËr
(
”r_code
);

182 ià(
m_cÚn_·¿ms_cÚfig
.
evt_hªdËr
 !ğ
NULL
)

184 
bË_cÚn_·¿ms_evt_t
 
evt
;

186 
evt
.
evt_ty³
 = 
BLE_CONN_PARAMS_EVT_SUCCEEDED
;

187 
m_cÚn_·¿ms_cÚfig
.
	`evt_hªdËr
(&
evt
);

190 
m_chªge_·¿m
 = 
çl£
;

191 
	}
}

194 
	$Ú_cÚÃù
(
bË_evt_t
 * 
p_bË_evt
)

197 
m_cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
;

198 
m_cu¼’t_cÚn_·¿ms
 = 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
cÚn_·¿ms
;

199 
m_upd©e_couÁ
 = 0;

202 ià(
m_cÚn_·¿ms_cÚfig
.
¡¬t_Ú_nÙify_cccd_hªdË
 =ğ
BLE_GATT_HANDLE_INVALID
)

204 
	`cÚn_·¿ms_ÃgÙŸtiÚ
();

206 
	}
}

209 
	$Ú_discÚÃù
(
bË_evt_t
 * 
p_bË_evt
)

211 
ušt32_t
 
”r_code
;

213 
m_cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

216 
m_upd©e_couÁ
 = 0;

218 
”r_code
 = 
	`­p_tim”_¡İ
(
m_cÚn_·¿ms_tim”_id
);

219 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_cÚn_·¿ms_cÚfig
.
”rÜ_hªdËr
 !ğ
NULL
))

221 
m_cÚn_·¿ms_cÚfig
.
	`”rÜ_hªdËr
(
”r_code
);

223 
	}
}

226 
	$Ú_wr™e
(
bË_evt_t
 * 
p_bË_evt
)

228 
bË_g©ts_evt_wr™e_t
 * 
p_evt_wr™e
 = &
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
wr™e
;

232 (
p_evt_wr™e
->
hªdË
 =ğ
m_cÚn_·¿ms_cÚfig
.
¡¬t_Ú_nÙify_cccd_hªdË
)

234 (
p_evt_wr™e
->
Ën
 == 2)

238 ià(
	`bË_¤v_is_nÙifiÿtiÚ_’abËd
(
p_evt_wr™e
->
d©a
))

241 
	`cÚn_·¿ms_ÃgÙŸtiÚ
();

245 
ušt32_t
 
”r_code
;

248 
”r_code
 = 
	`­p_tim”_¡İ
(
m_cÚn_·¿ms_tim”_id
);

249 ià((
”r_code
 !ğ
NRF_SUCCESS
è&& (
m_cÚn_·¿ms_cÚfig
.
”rÜ_hªdËr
 !ğ
NULL
))

251 
m_cÚn_·¿ms_cÚfig
.
	`”rÜ_hªdËr
(
”r_code
);

255 
	}
}

258 
	$Ú_cÚn_·¿ms_upd©e
(
bË_evt_t
 * 
p_bË_evt
)

261 
m_cu¼’t_cÚn_·¿ms
 = 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚn_·¿m_upd©e
.
cÚn_·¿ms
;

263 
	`cÚn_·¿ms_ÃgÙŸtiÚ
();

264 
	}
}

267 
	$bË_cÚn_·¿ms_Ú_bË_evt
(
bË_evt_t
 * 
p_bË_evt
)

269 
p_bË_evt
->
h—d”
.
evt_id
)

271 
BLE_GAP_EVT_CONNECTED
:

272 
	`Ú_cÚÃù
(
p_bË_evt
);

275 
BLE_GAP_EVT_DISCONNECTED
:

276 
	`Ú_discÚÃù
(
p_bË_evt
);

279 
BLE_GATTS_EVT_WRITE
:

280 
	`Ú_wr™e
(
p_bË_evt
);

283 
BLE_GAP_EVT_CONN_PARAM_UPDATE
:

284 
	`Ú_cÚn_·¿ms_upd©e
(
p_bË_evt
);

291 
	}
}

294 
ušt32_t
 
	$bË_cÚn_·¿ms_chªge_cÚn_·¿ms
(
bË_g­_cÚn_·¿ms_t
 * 
Ãw_·¿ms
)

296 
ušt32_t
 
”r_code
;

298 
m_´eã¼ed_cÚn_·¿ms
 = *
Ãw_·¿ms
;

300 
”r_code
 = 
	`sd_bË_g­_µı_£t
(&
m_´eã¼ed_cÚn_·¿ms
);

301 ià(
”r_code
 =ğ
NRF_SUCCESS
)

303 ià(!
	`is_cÚn_·¿ms_ok
(&
m_cu¼’t_cÚn_·¿ms
))

305 
m_chªge_·¿m
 = 
Œue
;

306 
”r_code
 = 
	`sd_bË_g­_cÚn_·¿m_upd©e
(
m_cÚn_hªdË
, &
m_´eã¼ed_cÚn_·¿ms
);

307 
m_upd©e_couÁ
 = 1;

312 ià(
m_cÚn_·¿ms_cÚfig
.
evt_hªdËr
 !ğ
NULL
)

314 
bË_cÚn_·¿ms_evt_t
 
evt
;

316 
evt
.
evt_ty³
 = 
BLE_CONN_PARAMS_EVT_SUCCEEDED
;

317 
m_cÚn_·¿ms_cÚfig
.
	`evt_hªdËr
(&
evt
);

319 
”r_code
 = 
NRF_SUCCESS
;

322  
”r_code
;

323 
	}
}

	@E:\EmWorkspace\RingP\components\ble\common\ble_conn_params.h

21 #iâdeà
BLE_CONN_PARAMS_H__


22 
	#BLE_CONN_PARAMS_H__


	)

24 
	~<¡dšt.h
>

25 
	~"bË.h
"

26 
	~"bË_¤v_commÚ.h
"

31 
	mBLE_CONN_PARAMS_EVT_FAILED
 ,

32 
	mBLE_CONN_PARAMS_EVT_SUCCEEDED


33 } 
	tbË_cÚn_·¿ms_evt_ty³_t
;

38 
bË_cÚn_·¿ms_evt_ty³_t
 
	mevt_ty³
;

39 } 
	tbË_cÚn_·¿ms_evt_t
;

42 (*
	tbË_cÚn_·¿ms_evt_hªdËr_t
è(
	tbË_cÚn_·¿ms_evt_t
 * 
	tp_evt
);

48 
bË_g­_cÚn_·¿ms_t
 * 
p_cÚn_·¿ms
;

49 
ušt32_t
 
fœ¡_cÚn_·¿ms_upd©e_d–ay
;

50 
ušt32_t
 
Ãxt_cÚn_·¿ms_upd©e_d–ay
;

51 
ušt8_t
 
max_cÚn_·¿ms_upd©e_couÁ
;

52 
ušt16_t
 
¡¬t_Ú_nÙify_cccd_hªdË
;

53 
boŞ
 
discÚÃù_Ú_ç
;

54 
bË_cÚn_·¿ms_evt_hªdËr_t
 
evt_hªdËr
;

55 
bË_¤v_”rÜ_hªdËr_t
 
”rÜ_hªdËr
;

56 } 
	tbË_cÚn_·¿ms_š™_t
;

69 
ušt32_t
 
	`bË_cÚn_·¿ms_š™
(cÚ¡ 
bË_cÚn_·¿ms_š™_t
 * 
p_š™
);

82 
ušt32_t
 
	`bË_cÚn_·¿ms_¡İ
();

99 
ušt32_t
 
	`bË_cÚn_·¿ms_chªge_cÚn_·¿ms
(
bË_g­_cÚn_·¿ms_t
 *
Ãw_·¿ms
);

107 
	`bË_cÚn_·¿ms_Ú_bË_evt
(
bË_evt_t
 * 
p_bË_evt
);

	@E:\EmWorkspace\RingP\components\ble\common\ble_srv_common.c

18 
	~"bË_¤v_commÚ.h
"

19 
	~<¡ršg.h
>

20 
	~"nÜdic_commÚ.h
"

21 
	~"­p_”rÜ.h
"

22 
	~"bË.h
"

24 
ušt8_t
 
	$bË_¤v_»pÜt_»f_’code
(
ušt8_t
 * 
p_’coded_bufãr
,

25 cÚ¡ 
bË_¤v_»pÜt_»f_t
 * 
p_»pÜt_»f
)

27 
ušt8_t
 
Ën
 = 0;

29 
p_’coded_bufãr
[
Ën
++] = 
p_»pÜt_»f
->
»pÜt_id
;

30 
p_’coded_bufãr
[
Ën
++] = 
p_»pÜt_»f
->
»pÜt_ty³
;

32 
	`APP_ERROR_CHECK_BOOL
(
Ën
 =ğ
BLE_SRV_ENCODED_REPORT_REF_LEN
);

33  
Ën
;

34 
	}
}

37 
	$bË_¤v_ascii_to_utf8
(
bË_¤v_utf8_¡r_t
 * 
p_utf8
, * 
p_ascii
)

39 
p_utf8
->
Ëngth
 = (
ušt16_t
)
	`¡¾’
(
p_ascii
);

40 
p_utf8
->
p_¡r
 = (
ušt8_t
 *)
p_ascii
;

41 
	}
}

51 
šlše
 
	$£t_£cur™y_»q
(
£cur™y_»q_t
 
Ëv–
, 
bË_g­_cÚn_£c_mode_t
 * 
p_³rm
)

55 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(
p_³rm
);

56 
Ëv–
)

58 
SEC_NO_ACCESS
:

59 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(
p_³rm
);

61 
SEC_OPEN
:

62 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(
p_³rm
);

64 
SEC_JUST_WORKS
:

65 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(
p_³rm
);

67 
SEC_MITM
:

68 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_WITH_MITM
(
p_³rm
);

70 
SEC_SIGNED
:

71 
	`BLE_GAP_CONN_SEC_MODE_SET_SIGNED_NO_MITM
(
p_³rm
);

73 
SEC_SIGNED_MITM
:

74 
	`BLE_GAP_CONN_SEC_MODE_SET_SIGNED_WITH_MITM
(
p_³rm
);

78 
	}
}

81 
ušt32_t
 
	$ch¬aù”i¡ic_add
(
ušt16_t
 
£rviû_hªdË
,

82 
bË_add_ch¬_·¿ms_t
 * 
p_ch¬_´İs
,

83 
bË_g©ts_ch¬_hªdËs_t
 * 
p_ch¬_hªdË
)

85 
bË_g©ts_ch¬_md_t
 
ch¬_md
;

86 
bË_g©ts_©Œ_t
 
©Œ_ch¬_v®ue
;

87 
bË_uuid_t
 
ch¬_uuid
;

88 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

89 
bË_g©ts_©Œ_md_t
 
u£r_desü_©Œ_md
;

90 
bË_g©ts_©Œ_md_t
 
cccd_md
;

92 ià(
p_ch¬_´İs
->
uuid_ty³
 == 0)

94 
ch¬_uuid
.
ty³
 = 
BLE_UUID_TYPE_BLE
;

98 
ch¬_uuid
.
ty³
 = 
p_ch¬_´İs
->
uuid_ty³
;

100 
ch¬_uuid
.
uuid
 = 
p_ch¬_´İs
->uuid;

102 
	`mem£t
(&
©Œ_md
, 0, (
bË_g©ts_©Œ_md_t
));

103 
	`£t_£cur™y_»q
(
p_ch¬_´İs
->
»ad_acûss
, &
©Œ_md
.
»ad_³rm
);

104 
	`£t_£cur™y_»q
(
p_ch¬_´İs
->
wr™e_acûss
, & 
©Œ_md
.
wr™e_³rm
);

105 
©Œ_md
.
rd_auth
 = (
p_ch¬_´İs
->
is_deã»d_»ad
 ? 1 : 0);

106 
©Œ_md
.
wr_auth
 = (
p_ch¬_´İs
->
is_deã»d_wr™e
 ? 1 : 0);

107 
©Œ_md
.
vËn
 = (
p_ch¬_´İs
->
is_v¬_Ën
 ? 1 : 0);

108 
©Œ_md
.
vloc
 = (
p_ch¬_´İs
->
is_v®ue_u£r
 ? 
BLE_GATTS_VLOC_USER
 : 
BLE_GATTS_VLOC_STACK
);

111 
	`mem£t
(&
ch¬_md
, 0, (
bË_g©ts_ch¬_md_t
));

112 ià((
p_ch¬_´İs
->
ch¬_´İs
.
nÙify
 =ğ1)||Õ_ch¬_´İs->ch¬_´İs.
šdiÿ‹
 == 1))

115 
	`mem£t
(&
cccd_md
, 0, (cccd_md));

116 
	`£t_£cur™y_»q
(
p_ch¬_´İs
->
cccd_wr™e_acûss
, &
cccd_md
.
wr™e_³rm
);

117 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(&
cccd_md
.
»ad_³rm
);

119 
cccd_md
.
vloc
 = 
BLE_GATTS_VLOC_STACK
;

121 
ch¬_md
.
p_cccd_md
 = &
cccd_md
;

123 
ch¬_md
.
ch¬_´İs
 = 
p_ch¬_´İs
->char_props;

125 
	`mem£t
(&
©Œ_ch¬_v®ue
, 0, (
bË_g©ts_©Œ_t
));

126 
©Œ_ch¬_v®ue
.
p_uuid
 = &
ch¬_uuid
;

127 
©Œ_ch¬_v®ue
.
p_©Œ_md
 = &
©Œ_md
;

128 
©Œ_ch¬_v®ue
.
max_Ën
 = 
p_ch¬_´İs
->max_len;

129 ià(
p_ch¬_´İs
->
p_š™_v®ue
 !ğ
NULL
)

131 
©Œ_ch¬_v®ue
.
š™_Ën
 = 
p_ch¬_´İs
->init_len;

132 
©Œ_ch¬_v®ue
.
p_v®ue
 = 
p_ch¬_´İs
->
p_š™_v®ue
;

134 ià(
p_ch¬_´İs
->
p_u£r_desü
 !ğ
NULL
)

136 
	`mem£t
(&
u£r_desü_©Œ_md
, 0, (
bË_g©ts_©Œ_md_t
));

137 
ch¬_md
.
ch¬_u£r_desc_max_size
 = 
p_ch¬_´İs
->
p_u£r_desü
->
max_size
;

138 
ch¬_md
.
ch¬_u£r_desc_size
 = 
p_ch¬_´İs
->
p_u£r_desü
->
size
;

139 
ch¬_md
.
p_ch¬_u£r_desc
 = 
p_ch¬_´İs
->
p_u£r_desü
->p_char_user_desc;

141 
ch¬_md
.
p_u£r_desc_md
 = &
u£r_desü_©Œ_md
;

143 
	`£t_£cur™y_»q
(
p_ch¬_´İs
->
p_u£r_desü
->
»ad_acûss
, &
u£r_desü_©Œ_md
.
»ad_³rm
);

144 
	`£t_£cur™y_»q
(
p_ch¬_´İs
->
p_u£r_desü
->
wr™e_acûss
, &
u£r_desü_©Œ_md
.
wr™e_³rm
);

146 
u£r_desü_©Œ_md
.
rd_auth
 = (
p_ch¬_´İs
->
p_u£r_desü
->
is_deã»d_»ad
 ? 1 : 0);

147 
u£r_desü_©Œ_md
.
wr_auth
 = (
p_ch¬_´İs
->
p_u£r_desü
->
is_deã»d_wr™e
 ? 1 : 0);

148 
u£r_desü_©Œ_md
.
vËn
 = (
p_ch¬_´İs
->
p_u£r_desü
->
is_v¬_Ën
 ? 1 : 0);

149 
u£r_desü_©Œ_md
.
vloc
 = (
p_ch¬_´İs
->
p_u£r_desü
->
is_v®ue_u£r
 ? 
BLE_GATTS_VLOC_USER
 : 
BLE_GATTS_VLOC_STACK
);

151 ià(
p_ch¬_´İs
->
p_´e£Á©iÚ_fÜm©
 !ğ
NULL
)

153 
ch¬_md
.
p_ch¬_pf
 = 
p_ch¬_´İs
->
p_´e£Á©iÚ_fÜm©
;

155  
	`sd_bË_g©ts_ch¬aù”i¡ic_add
(
£rviû_hªdË
,

156 &
ch¬_md
,

157 &
©Œ_ch¬_v®ue
,

158 
p_ch¬_hªdË
);

159 
	}
}

162 
ušt32_t
 
	$desütÜ_add
(
ušt16_t
 
ch¬_hªdË
,

163 
bË_add_desü_·¿ms_t
 * 
p_desü_´İs
,

164 
ušt16_t
 * 
p_desü_hªdË
)

166 
bË_g©ts_©Œ_t
 
desü_·¿ms
;

167 
bË_uuid_t
 
desc_uuid
;

168 
bË_g©ts_©Œ_md_t
 
©Œ_md
;

170 
	`mem£t
(&
desü_·¿ms
, 0, (descr_params));

171 ià(
p_desü_´İs
->
uuid_ty³
 == 0)

173 
desc_uuid
.
ty³
 = 
BLE_UUID_TYPE_BLE
;

177 
desc_uuid
.
ty³
 = 
p_desü_´İs
->
uuid_ty³
;

179 
desc_uuid
.
uuid
 = 
p_desü_´İs
->uuid;

180 
desü_·¿ms
.
p_uuid
 = &
desc_uuid
;

182 
	`£t_£cur™y_»q
(
p_desü_´İs
->
»ad_acûss
, &
©Œ_md
.
»ad_³rm
);

183 
	`£t_£cur™y_»q
(
p_desü_´İs
->
wr™e_acûss
,&
©Œ_md
.
wr™e_³rm
);

185 
©Œ_md
.
rd_auth
 = (
p_desü_´İs
->
is_deã»d_»ad
 ? 1 : 0);

186 
©Œ_md
.
wr_auth
 = (
p_desü_´İs
->
is_deã»d_wr™e
 ? 1 : 0);

187 
©Œ_md
.
vËn
 = (
p_desü_´İs
->
is_v¬_Ën
 ? 1 : 0);

188 
©Œ_md
.
vloc
 = (
p_desü_´İs
->
is_v®ue_u£r
 ? 
BLE_GATTS_VLOC_USER
 : 
BLE_GATTS_VLOC_STACK
);

189 
desü_·¿ms
.
p_©Œ_md
 = &
©Œ_md
;

191 
desü_·¿ms
.
š™_Ën
 = 
p_desü_´İs
->init_len;

192 
desü_·¿ms
.
š™_offs
 = 
p_desü_´İs
->init_offs;

193 
desü_·¿ms
.
max_Ën
 = 
p_desü_´İs
->max_len;

194 
desü_·¿ms
.
p_v®ue
 = 
p_desü_´İs
->p_value;

196  
	`sd_bË_g©ts_desütÜ_add
(
ch¬_hªdË
, &
desü_·¿ms
, 
p_desü_hªdË
);

197 
	}
}

	@E:\EmWorkspace\RingP\components\ble\common\ble_srv_common.h

21 #iâdeà
BLE_SRV_COMMON_H__


22 
	#BLE_SRV_COMMON_H__


	)

24 
	~<¡dšt.h
>

25 
	~<¡dboŞ.h
>

26 
	~"bË_ty³s.h
"

27 
	~"­p_ut.h
"

28 
	~"bË.h
"

29 
	~"bË_g­.h
"

30 
	~"bË_g©t.h
"

34 
	#BLE_UUID_ALERT_NOTIFICATION_SERVICE
 0x1811

	)

35 
	#BLE_UUID_BATTERY_SERVICE
 0x180F

	)

36 
	#BLE_UUID_BLOOD_PRESSURE_SERVICE
 0x1810

	)

37 
	#BLE_UUID_CURRENT_TIME_SERVICE
 0x1805

	)

38 
	#BLE_UUID_CYCLING_SPEED_AND_CADENCE
 0x1816

	)

39 
	#BLE_UUID_LOCATION_AND_NAVIGATION_SERVICE
 0x1819

	)

40 
	#BLE_UUID_DEVICE_INFORMATION_SERVICE
 0x180A

	)

41 
	#BLE_UUID_GLUCOSE_SERVICE
 0x1808

	)

42 
	#BLE_UUID_HEALTH_THERMOMETER_SERVICE
 0x1809

	)

43 
	#BLE_UUID_HEART_RATE_SERVICE
 0x180D

	)

44 
	#BLE_UUID_HUMAN_INTERFACE_DEVICE_SERVICE
 0x1812

	)

45 
	#BLE_UUID_IMMEDIATE_ALERT_SERVICE
 0x1802

	)

46 
	#BLE_UUID_LINK_LOSS_SERVICE
 0x1803

	)

47 
	#BLE_UUID_NEXT_DST_CHANGE_SERVICE
 0x1807

	)

48 
	#BLE_UUID_PHONE_ALERT_STATUS_SERVICE
 0x180E

	)

49 
	#BLE_UUID_REFERENCE_TIME_UPDATE_SERVICE
 0x1806

	)

50 
	#BLE_UUID_RUNNING_SPEED_AND_CADENCE
 0x1814

	)

51 
	#BLE_UUID_SCAN_PARAMETERS_SERVICE
 0x1813

	)

52 
	#BLE_UUID_TX_POWER_SERVICE
 0x1804

	)

53 
	#BLE_UUID_IPSP_SERVICE
 0x1820

	)

54 
	#BLE_UUID_BMS_SERVICE
 0x181E

	)

55 
	#BLE_UUID_CGM_SERVICE
 0x181F

	)

56 
	#BLE_UUID_PLX_SERVICE
 0x1822

	)

63 
	#BLE_UUID_REMOVABLE_CHAR
 0x2A3A

	)

64 
	#BLE_UUID_SERVICE_REQUIRED_CHAR
 0x2A3B

	)

65 
	#BLE_UUID_ALERT_CATEGORY_ID_CHAR
 0x2A43

	)

66 
	#BLE_UUID_ALERT_CATEGORY_ID_BIT_MASK_CHAR
 0x2A42

	)

67 
	#BLE_UUID_ALERT_LEVEL_CHAR
 0x2A06

	)

68 
	#BLE_UUID_ALERT_NOTIFICATION_CONTROL_POINT_CHAR
 0x2A44

	)

69 
	#BLE_UUID_ALERT_STATUS_CHAR
 0x2A3F

	)

70 
	#BLE_UUID_BATTERY_LEVEL_CHAR
 0x2A19

	)

71 
	#BLE_UUID_BLOOD_PRESSURE_FEATURE_CHAR
 0x2A49

	)

72 
	#BLE_UUID_BLOOD_PRESSURE_MEASUREMENT_CHAR
 0x2A35

	)

73 
	#BLE_UUID_BODY_SENSOR_LOCATION_CHAR
 0x2A38

	)

74 
	#BLE_UUID_BOOT_KEYBOARD_INPUT_REPORT_CHAR
 0x2A22

	)

75 
	#BLE_UUID_BOOT_KEYBOARD_OUTPUT_REPORT_CHAR
 0x2A32

	)

76 
	#BLE_UUID_BOOT_MOUSE_INPUT_REPORT_CHAR
 0x2A33

	)

77 
	#BLE_UUID_CURRENT_TIME_CHAR
 0x2A2B

	)

78 
	#BLE_UUID_DATE_TIME_CHAR
 0x2A08

	)

79 
	#BLE_UUID_DAY_DATE_TIME_CHAR
 0x2A0A

	)

80 
	#BLE_UUID_DAY_OF_WEEK_CHAR
 0x2A09

	)

81 
	#BLE_UUID_DST_OFFSET_CHAR
 0x2A0D

	)

82 
	#BLE_UUID_EXACT_TIME_256_CHAR
 0x2A0C

	)

83 
	#BLE_UUID_FIRMWARE_REVISION_STRING_CHAR
 0x2A26

	)

84 
	#BLE_UUID_GLUCOSE_FEATURE_CHAR
 0x2A51

	)

85 
	#BLE_UUID_GLUCOSE_MEASUREMENT_CHAR
 0x2A18

	)

86 
	#BLE_UUID_GLUCOSE_MEASUREMENT_CONTEXT_CHAR
 0x2A34

	)

87 
	#BLE_UUID_HARDWARE_REVISION_STRING_CHAR
 0x2A27

	)

88 
	#BLE_UUID_HEART_RATE_CONTROL_POINT_CHAR
 0x2A39

	)

89 
	#BLE_UUID_HEART_RATE_MEASUREMENT_CHAR
 0x2A37

	)

90 
	#BLE_UUID_HID_CONTROL_POINT_CHAR
 0x2A4C

	)

91 
	#BLE_UUID_HID_INFORMATION_CHAR
 0x2A4A

	)

92 
	#BLE_UUID_IEEE_REGULATORY_CERTIFICATION_DATA_LIST_CHAR
 0x2A2A

	)

93 
	#BLE_UUID_INTERMEDIATE_CUFF_PRESSURE_CHAR
 0x2A36

	)

94 
	#BLE_UUID_INTERMEDIATE_TEMPERATURE_CHAR
 0x2A1E

	)

95 
	#BLE_UUID_LOCAL_TIME_INFORMATION_CHAR
 0x2A0F

	)

96 
	#BLE_UUID_MANUFACTURER_NAME_STRING_CHAR
 0x2A29

	)

97 
	#BLE_UUID_MEASUREMENT_INTERVAL_CHAR
 0x2A21

	)

98 
	#BLE_UUID_MODEL_NUMBER_STRING_CHAR
 0x2A24

	)

99 
	#BLE_UUID_UNREAD_ALERT_CHAR
 0x2A45

	)

100 
	#BLE_UUID_NEW_ALERT_CHAR
 0x2A46

	)

101 
	#BLE_UUID_PNP_ID_CHAR
 0x2A50

	)

102 
	#BLE_UUID_PROTOCOL_MODE_CHAR
 0x2A4E

	)

103 
	#BLE_UUID_RECORD_ACCESS_CONTROL_POINT_CHAR
 0x2A52

	)

104 
	#BLE_UUID_REFERENCE_TIME_INFORMATION_CHAR
 0x2A14

	)

105 
	#BLE_UUID_REPORT_CHAR
 0x2A4D

	)

106 
	#BLE_UUID_REPORT_MAP_CHAR
 0x2A4B

	)

107 
	#BLE_UUID_RINGER_CONTROL_POINT_CHAR
 0x2A40

	)

108 
	#BLE_UUID_RINGER_SETTING_CHAR
 0x2A41

	)

109 
	#BLE_UUID_SCAN_INTERVAL_WINDOW_CHAR
 0x2A4F

	)

110 
	#BLE_UUID_SCAN_REFRESH_CHAR
 0x2A31

	)

111 
	#BLE_UUID_SERIAL_NUMBER_STRING_CHAR
 0x2A25

	)

112 
	#BLE_UUID_SOFTWARE_REVISION_STRING_CHAR
 0x2A28

	)

113 
	#BLE_UUID_SUPPORTED_NEW_ALERT_CATEGORY_CHAR
 0x2A47

	)

114 
	#BLE_UUID_SUPPORTED_UNREAD_ALERT_CATEGORY_CHAR
 0x2A48

	)

115 
	#BLE_UUID_SYSTEM_ID_CHAR
 0x2A23

	)

116 
	#BLE_UUID_TEMPERATURE_MEASUREMENT_CHAR
 0x2A1C

	)

117 
	#BLE_UUID_TEMPERATURE_TYPE_CHAR
 0x2A1D

	)

118 
	#BLE_UUID_TIME_ACCURACY_CHAR
 0x2A12

	)

119 
	#BLE_UUID_TIME_SOURCE_CHAR
 0x2A13

	)

120 
	#BLE_UUID_TIME_UPDATE_CONTROL_POINT_CHAR
 0x2A16

	)

121 
	#BLE_UUID_TIME_UPDATE_STATE_CHAR
 0x2A17

	)

122 
	#BLE_UUID_TIME_WITH_DST_CHAR
 0x2A11

	)

123 
	#BLE_UUID_TIME_ZONE_CHAR
 0x2A0E

	)

124 
	#BLE_UUID_TX_POWER_LEVEL_CHAR
 0x2A07

	)

125 
	#BLE_UUID_CSC_FEATURE_CHAR
 0x2A5C

	)

126 
	#BLE_UUID_CSC_MEASUREMENT_CHAR
 0x2A5B

	)

127 
	#BLE_UUID_RSC_FEATURE_CHAR
 0x2A54

	)

128 
	#BLE_UUID_SC_CTRLPT_CHAR
 0x2A55

	)

129 
	#BLE_UUID_RSC_MEASUREMENT_CHAR
 0x2A53

	)

130 
	#BLE_UUID_SENSOR_LOCATION_CHAR
 0x2A5D

	)

131 
	#BLE_UUID_EXTERNAL_REPORT_REF_DESCR
 0x2907

	)

132 
	#BLE_UUID_REPORT_REF_DESCR
 0x2908

	)

133 
	#BLE_UUID_LN_FEATURE_CHAR
 0x2A6A

	)

134 
	#BLE_UUID_LN_POSITION_QUALITY_CHAR
 0x2A69

	)

135 
	#BLE_UUID_LN_LOCATION_AND_SPEED_CHAR
 0x2A67

	)

136 
	#BLE_UUID_LN_NAVIGATION_CHAR
 0x2A68

	)

137 
	#BLE_UUID_LN_CONTROL_POINT_CHAR
 0x2A6B

	)

138 
	#BLE_UUID_BMS_CTRLPT
 0x2AA4

	)

139 
	#BLE_UUID_BMS_FEATURE
 0x2AA5

	)

140 
	#BLE_UUID_CGM_MEASUREMENT
 0x2AA7

	)

141 
	#BLE_UUID_CGM_FEATURE
 0x2AA8

	)

142 
	#BLE_UUID_CGM_STATUS
 0x2AA9

	)

143 
	#BLE_UUID_CGM_SESSION_START_TIME
 0x2AAA

	)

144 
	#BLE_UUID_CGM_SESSION_RUN_TIME
 0x2AAB

	)

145 
	#BLE_UUID_CGM_SPECIFIC_OPS_CTRLPT
 0x2AAC

	)

146 
	#BLE_UUID_PLX_SPOT_CHECK_MEAS
 0x2A5E

	)

147 
	#BLE_UUID_PLX_CONTINUOUS_MEAS
 0x2A5F

	)

148 
	#BLE_UUID_PLX_FEATURES
 0x2A60

	)

158 
	#BLE_CHAR_ALERT_LEVEL_NO_ALERT
 0x00

	)

159 
	#BLE_CHAR_ALERT_LEVEL_MILD_ALERT
 0x01

	)

160 
	#BLE_CHAR_ALERT_LEVEL_HIGH_ALERT
 0x02

	)

163 
	#BLE_SRV_ENCODED_REPORT_REF_LEN
 2

	)

164 
	#BLE_CCCD_VALUE_LEN
 2

	)

168 (*
	tbË_¤v_”rÜ_hªdËr_t
è(
	tušt32_t
 
	tÄf_”rÜ
);

179 
ušt8_t
 
»pÜt_id
;

180 
ušt8_t
 
»pÜt_ty³
;

181 } 
	tbË_¤v_»pÜt_»f_t
;

189 
ušt16_t
 
Ëngth
;

190 
ušt8_t
 * 
p_¡r
;

191 } 
	tbË_¤v_utf8_¡r_t
;

200 
bË_g­_cÚn_£c_mode_t
 
»ad_³rm
;

201 
bË_g­_cÚn_£c_mode_t
 
wr™e_³rm
;

202 } 
	tbË_¤v_£cur™y_mode_t
;

210 
bË_g­_cÚn_£c_mode_t
 
cccd_wr™e_³rm
;

211 
bË_g­_cÚn_£c_mode_t
 
»ad_³rm
;

212 
bË_g­_cÚn_£c_mode_t
 
wr™e_³rm
;

213 } 
	tbË_¤v_cccd_£cur™y_mode_t
;

223 
__INLINE
 
boŞ
 
	$bË_¤v_is_nÙifiÿtiÚ_’abËd
(
ušt8_t
 cÚ¡ * 
p_’coded_d©a
)

225 
ušt16_t
 
cccd_v®ue
 = 
	`ušt16_decode
(
p_’coded_d©a
);

226  ((
cccd_v®ue
 & 
BLE_GATT_HVX_NOTIFICATION
) != 0);

227 
	}
}

237 
__INLINE
 
boŞ
 
	$bË_¤v_is_šdiÿtiÚ_’abËd
(
ušt8_t
 cÚ¡ * 
p_’coded_d©a
)

239 
ušt16_t
 
cccd_v®ue
 = 
	`ušt16_decode
(
p_’coded_d©a
);

240  ((
cccd_v®ue
 & 
BLE_GATT_HVX_INDICATION
) != 0);

241 
	}
}

250 
ušt8_t
 
bË_¤v_»pÜt_»f_’code
(ušt8_ˆ* 
p_’coded_bufãr
,

251 cÚ¡ 
bË_¤v_»pÜt_»f_t
 * 
p_»pÜt_»f
);

258 
bË_¤v_ascii_to_utf8
(
bË_¤v_utf8_¡r_t
 * 
p_utf8
, * 
p_ascii
);

266 
	mSEC_NO_ACCESS
 = 0,

267 
	mSEC_OPEN
 = 1,

268 
	mSEC_JUST_WORKS
 = 2,

269 
	mSEC_MITM
 = 3,

270 
	mSEC_SIGNED
 = 4,

271 
	mSEC_SIGNED_MITM
 = 5

272 }
	t£cur™y_»q_t
;

280 
ušt16_t
 
	mmax_size
;

281 
ušt16_t
 
	msize
;

282 
ušt8_t
 *
	mp_ch¬_u£r_desc
;

283 
boŞ
 
	mis_v¬_Ën
;

284 
bË_g©t_ch¬_´İs_t
 
	mch¬_´İs
;

285 
boŞ
 
	mis_deã»d_»ad
;

286 
boŞ
 
	mis_deã»d_wr™e
;

287 
£cur™y_»q_t
 
	m»ad_acûss
;

288 
£cur™y_»q_t
 
	mwr™e_acûss
;

289 
boŞ
 
	mis_v®ue_u£r
;

290 }
	tbË_add_ch¬_u£r_desc_t
;

298 
ušt16_t
 
	muuid
;

299 
ušt8_t
 
	muuid_ty³
;

300 
ušt16_t
 
	mmax_Ën
;

301 
ušt16_t
 
	mš™_Ën
;

302 
ušt8_t
 * 
	mp_š™_v®ue
;

303 
boŞ
 
	mis_v¬_Ën
;

304 
bË_g©t_ch¬_´İs_t
 
	mch¬_´İs
;

305 
boŞ
 
	mis_deã»d_»ad
;

306 
boŞ
 
	mis_deã»d_wr™e
;

307 
£cur™y_»q_t
 
	m»ad_acûss
;

308 
£cur™y_»q_t
 
	mwr™e_acûss
;

309 
£cur™y_»q_t
 
	mcccd_wr™e_acûss
;

310 
boŞ
 
	mis_v®ue_u£r
;

311 
bË_add_ch¬_u£r_desc_t
 *
	mp_u£r_desü
;

312 
bË_g©ts_ch¬_pf_t
 *
	mp_´e£Á©iÚ_fÜm©
;

313 } 
	tbË_add_ch¬_·¿ms_t
;

321 
ušt16_t
 
	muuid
;

322 
ušt8_t
 
	muuid_ty³
;

323 
boŞ
 
	mis_deã»d_»ad
;

324 
boŞ
 
	mis_deã»d_wr™e
;

325 
boŞ
 
	mis_v¬_Ën
;

326 
£cur™y_»q_t
 
	m»ad_acûss
;

327 
£cur™y_»q_t
 
	mwr™e_acûss
;

328 
boŞ
 
	mis_v®ue_u£r
;

329 
ušt16_t
 
	mš™_Ën
;

330 
ušt16_t
 
	mš™_offs
;

331 
ušt16_t
 
	mmax_Ën
;

332 
ušt8_t
* 
	mp_v®ue
;

333 } 
	tbË_add_desü_·¿ms_t
;

347 
ušt32_t
 
ch¬aù”i¡ic_add
(
ušt16_t
 
£rviû_hªdË
,

348 
bË_add_ch¬_·¿ms_t
 * 
p_ch¬_´İs
,

349 
bË_g©ts_ch¬_hªdËs_t
 * 
p_ch¬_hªdË
);

360 
ušt32_t
 
desütÜ_add
(
ušt16_t
 
ch¬_hªdË
,

361 
bË_add_desü_·¿ms_t
 * 
p_desü_´İs
,

362 
ušt16_t
 * 
p_desü_hªdË
);

	@E:\EmWorkspace\RingP\components\ble\device_manager\device_manager.h

64 #iâdeà
DEVICE_MANAGER_H__


65 
	#DEVICE_MANAGER_H__


	)

67 
	~<¡dšt.h
>

68 
	~<¡dboŞ.h
>

69 
	~"sdk_commÚ.h
"

70 
	~"bË.h
"

71 
	~"bË_g­.h
"

72 
	~"deviû_mªag”_úfg.h
"

87 
	#DM_PROTOCOL_CNTXT_NONE
 0x00

	)

88 
	#DM_PROTOCOL_CNTXT_GATT_SRVR_ID
 0x01

	)

89 
	#DM_PROTOCOL_CNTXT_GATT_CLI_ID
 0x02

	)

90 
	#DM_PROTOCOL_CNTXT_ALL
 \

91 (
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
 | 
DM_PROTOCOL_CNTXT_GATT_CLI_ID
è

	)

123 
	#DM_EVT_RFU
 0x00

	)

124 
	#DM_EVT_ERROR
 0x01

	)

143 
	#DM_EVT_CONNECTION
 0x11

	)

144 
	#DM_EVT_DISCONNECTION
 0x12

	)

145 
	#DM_EVT_SECURITY_SETUP
 0x13

	)

146 
	#DM_EVT_SECURITY_SETUP_COMPLETE
 0x14

	)

147 
	#DM_EVT_LINK_SECURED
 0x15

	)

148 
	#DM_EVT_SECURITY_SETUP_REFRESH
 0x16

	)

160 
	#DM_EVT_DEVICE_CONTEXT_LOADED
 0x21

	)

161 
	#DM_EVT_DEVICE_CONTEXT_STORED
 0x22

	)

162 
	#DM_EVT_DEVICE_CONTEXT_DELETED
 0x23

	)

163 
	#DM_EVT_SERVICE_CONTEXT_LOADED
 0x31

	)

164 
	#DM_EVT_SERVICE_CONTEXT_STORED
 0x32

	)

165 
	#DM_EVT_SERVICE_CONTEXT_DELETED
 0x33

	)

166 
	#DM_EVT_APPL_CONTEXT_LOADED
 0x41

	)

167 
	#DM_EVT_APPL_CONTEXT_STORED
 0x42

	)

168 
	#DM_EVT_APPL_CONTEXT_DELETED
 0x43

	)

172 
	#DM_INVALID_ID
 0xFF

	)

191 
ušt8_t
 
	tdm_­¶iÿtiÚ_š¡ªû_t
;

200 
ušt8_t
 
	tdm_cÚÃùiÚ_š¡ªû_t
;

210 
ušt8_t
 
	tdm_deviû_š¡ªû_t
;

222 
ušt8_t
 
	tdm_£rviû_š¡ªû_t
;

232 
ušt8_t
 
	t£rviû_ty³_t
;

235 
	sdm_’c_key


237 
bË_g­_’c_šfo_t
 
	m’c_šfo
;

238 
bË_g­_ma¡”_id_t
 
	mma¡”_id
;

239 } 
	tdm_’c_key_t
;

242 
	sdm_id_key


244 
bË_g­_œk_t
 
	mid_šfo
;

245 
bË_g­_addr_t
 
	mid_addr_šfo
;

246 } 
	tdm_id_key_t
;

249 
	sdm_sign_key


251 
bË_g­_sign_šfo_t
 
	msign_key
;

252 } 
	tdm_sign_key_t
;

255 
	sdm_£c_key£t


259 
dm_’c_key_t
 * 
	mp_’c_key
;

260 } 
	m’c_key
;

261 
dm_id_key_t
 * 
	mp_id_key
;

262 
dm_sign_key_t
 * 
	mp_sign_key
;

263 } 
	tdm_£c_keys_t
;

268 
dm_£c_keys_t
 
	mkeys_³rh
;

269 
dm_£c_keys_t
 
	mkeys_ûÁ¿l
;

270 } 
	tdm_£c_key£t_t
;

281 
	sdeviû_hªdË


283 
dm_­¶iÿtiÚ_š¡ªû_t
 
	m­¶_id
;

284 
dm_cÚÃùiÚ_š¡ªû_t
 
	mcÚÃùiÚ_id
;

285 
dm_deviû_š¡ªû_t
 
	mdeviû_id
;

286 
dm_£rviû_š¡ªû_t
 
	m£rviû_id
;

287 } 
	tdm_hªdË_t
;

296 
ušt32_t
 
	mæags
;

297 
ušt32_t
 
	mËn
;

298 
ušt8_t
 * 
	mp_d©a
;

299 } 
	tdm_cÚ‹xt_t
;

307 
dm_cÚ‹xt_t
 
	tdm_deviû_cÚ‹xt_t
;

316 
£rviû_ty³_t
 
	m£rviû_ty³
;

317 
dm_cÚ‹xt_t
 
	mcÚ‹xt_d©a
;

318 } 
	tdm_£rviû_cÚ‹xt_t
;

330 
dm_cÚ‹xt_t
 
	tdm_­¶iÿtiÚ_cÚ‹xt_t
;

339 
bË_g­_evt_t
 * 
	mp_g­_·¿m
;

340 
dm_­¶iÿtiÚ_cÚ‹xt_t
 * 
	mp_­p_cÚ‹xt
;

341 
dm_£rviû_cÚ‹xt_t
 * 
	mp_£rviû_cÚ‹xt
;

342 
dm_deviû_cÚ‹xt_t
 * 
	mp_deviû_cÚ‹xt
;

343 } 
	tdm_ev’t_·¿m_t
;

353 
ušt8_t
 
	mev’t_id
;

354 
dm_ev’t_·¿m_t
 
	mev’t_·¿m
;

355 
ušt16_t
 
	mev’t_·¿mËn
;

356 } 
	tdm_ev’t_t
;

374 
	$»t_code_t
 (*
	tdm_ev’t_cb_t
)(
	tdm_hªdË_t
 cÚ¡ * 
	tp_hªdË
,

375 
	tdm_ev’t_t
 cÚ¡ * 
	tp_ev’t
,

376 
	t»t_code_t
 
	tev’t_»suÉ
);

386 
boŞ
 
ş—r_³rsi¡’t_d©a
;

387 } 
	tdm_š™_·¿m_t
;

396 
dm_ev’t_cb_t
 
evt_hªdËr
;

397 
ušt8_t
 
£rviû_ty³
;

398 
bË_g­_£c_·¿ms_t
 
£c_·¿m
;

399 } 
	tdm_­¶iÿtiÚ_·¿m_t
;

409 
NOT_ENCRYPTED
,

410 
ENCRYPTION_IN_PROGRESS
,

411 
ENCRYPTED


412 } 
	tdm_£cur™y_¡©us_t
;

452 
»t_code_t
 
	`dm_š™
(
dm_š™_·¿m_t
 cÚ¡ * 
p_š™_·¿m
);

476 
»t_code_t
 
	`dm_»gi¡”
(
dm_­¶iÿtiÚ_š¡ªû_t
 * 
p_­¶_š¡ªû
,

477 
dm_­¶iÿtiÚ_·¿m_t
 cÚ¡ * 
p_­¶_·¿m
);

488 
	`dm_bË_evt_hªdËr
(
bË_evt_t
 * 
p_bË_evt
);

524 
»t_code_t
 
	`dm_£cur™y_£tup_»q
(
dm_hªdË_t
 * 
p_hªdË
);

542 
»t_code_t
 
	`dm_£cur™y_¡©us_»q
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
, 
dm_£cur™y_¡©us_t
 * 
p_¡©us
);

566 
»t_code_t
 
	`dm_wh™–i¡_ü—‹
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_hªdË
,

567 
bË_g­_wh™–i¡_t
 * 
p_wh™–i¡
);

585 
»t_code_t
 
	`dm_deviû_add
(
dm_hªdË_t
 * 
p_hªdË
,

586 
dm_deviû_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
);

608 
»t_code_t
 
	`dm_deviû_d–‘e
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

631 
»t_code_t
 
	`dm_deviû_d–‘e_®l
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_hªdË
);

658 
»t_code_t
 
	`dm_£rviû_cÚ‹xt_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

659 
dm_£rviû_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
);

681 
»t_code_t
 
	`dm_£rviû_cÚ‹xt_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

682 
dm_£rviû_cÚ‹xt_t
 * 
p_cÚ‹xt
);

701 
»t_code_t
 
	`dm_£rviû_cÚ‹xt_d–‘e
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

731 
»t_code_t
 
	`dm_­¶iÿtiÚ_cÚ‹xt_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

732 
dm_­¶iÿtiÚ_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
);

756 
»t_code_t
 
	`dm_­¶iÿtiÚ_cÚ‹xt_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

757 
dm_­¶iÿtiÚ_cÚ‹xt_t
 * 
p_cÚ‹xt
);

778 
»t_code_t
 
	`dm_­¶iÿtiÚ_cÚ‹xt_d–‘e
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

801 
»t_code_t
 
	`dm_­¶iÿtiÚ_š¡ªû_£t
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_­¶_š¡ªû
,

802 
dm_hªdË_t
 * 
p_hªdË
);

816 
»t_code_t
 
	`dm_³”_addr_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

817 
bË_g­_addr_t
 * 
p_addr
);

840 
»t_code_t
 
	`dm_³”_addr_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

841 
bË_g­_addr_t
 cÚ¡ * 
p_addr
);

853 
»t_code_t
 
	`dm_hªdË_š™Ÿlize
(
dm_hªdË_t
 * 
p_hªdË
);

867 
»t_code_t
 
	`dm_di¡ribu‹d_keys_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

868 
dm_£c_key£t_t
 * 
p_key_di¡
);

882 
»t_code_t
 
	`dm_hªdË_g‘
(
ušt16_t
 
cÚn_hªdË
, 
dm_hªdË_t
 * 
p_hªdË
);

	@E:\EmWorkspace\RingP\components\ble\device_manager\device_manager_peripheral.c

12 
	~"deviû_mªag”.h
"

13 
	~"­p_Œaû.h
"

14 
	~"p¡Üage.h
"

15 
	~"bË_hci.h
"

16 
	~"­p_”rÜ.h
"

18 #ià
defšed
 ( 
__CC_ARM
 )

19 #iâdeà
__ALIGN


20 
	#__ALIGN
(
x
è
	`__®ign
(xè

	)

22 #–ià
defšed
 ( 
__ICCARM__
 )

23 #iâdeà
__ALIGN


24 
	#__ALIGN
(
x
è

	)

26 #–ià
defšed
 ( 
__GNUC__
 )

27 #iâdeà
__ALIGN


28 
	#__ALIGN
(
x
è
	`__©Œibu‹__
((
	`®igÃd
(x))è

	)

32 
	#INVALID_ADDR_TYPE
 0xFF

	)

33 
	#EDIV_INIT_VAL
 0xFFFF

	)

39 
	#STATE_CONTROL_PROCEDURE_IN_PROGRESS
 0x01

	)

40 
	#STATE_QUEUED_CONTROL_REQUEST
 0x02

	)

47 
	#STATE_IDLE
 0x01

	)

48 
	#STATE_CONNECTED
 0x02

	)

49 
	#STATE_PAIRING
 0x04

	)

50 
	#STATE_BONDED
 0x08

	)

51 
	#STATE_DISCONNECTING
 0x10

	)

52 
	#STATE_PAIRING_PENDING
 0x20

	)

53 
	#STATE_BOND_INFO_UPDATE
 0x40

	)

54 
	#STATE_LINK_ENCRYPTED
 0x80

	)

66 
	#UNASSIGNED
 0xFF

	)

67 
	#IRK_ENTRY
 0x01

	)

68 
	#ADDR_ENTRY
 0x02

	)

69 
	#SERVICE_CONTEXT_ENTRY
 0x04

	)

70 
	#APP_CONTEXT_ENTRY
 0x08

	)

76 
	mSTORE_ALL_CONTEXT
,

77 
	mFIRST_BOND_STORE
,

78 
	mUPDATE_PEER_ADDR


79 } 
	tdeviû_¡Üe_¡©e_t
;

106 
	#PEER_ID_STORAGE_OFFSET
 0

	)

107 
	#BOND_STORAGE_OFFSET
 
PEER_ID_SIZE


	)

108 
	#SERVICE_STORAGE_OFFSET
 (
BOND_STORAGE_OFFSET
 + 
BOND_SIZE
è

	)

109 
	#APP_CONTEXT_STORAGE_OFFSET
 (
SERVICE_STORAGE_OFFSET
 + 
SERVICE_CONTEXT_SIZE
è

	)

118 
	#PEER_ID_SIZE
 ((
³”_id_t
)è

	)

119 
	#BOND_SIZE
 ((
bÚd_cÚ‹xt_t
)è

	)

120 
	#DEVICE_CONTEXT_SIZE
 (
PEER_ID_SIZE
 + 
BOND_SIZE
è

	)

121 
	#GATTS_SERVICE_CONTEXT_SIZE
 ((
dm_g©ts_cÚ‹xt_t
)è

	)

122 
	#GATTC_SERVICE_CONTEXT_SIZE
 ((
dm_g©t_ş›Á_cÚ‹xt_t
)è

	)

123 
	#SERVICE_CONTEXT_SIZE
 (
GATTS_SERVICE_CONTEXT_SIZE
 + 
GATTC_SERVICE_CONTEXT_SIZE
è

	)

124 
	#APP_CONTEXT_MIN_SIZE
 4

	)

125 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

126 
	#APP_CONTEXT_SIZE
 ((
ušt32_t
è+ 
DEVICE_MANAGER_APP_CONTEXT_SIZE
è

	)

128 
	#APP_CONTEXT_SIZE
 0

	)

130 
	#ALL_CONTEXT_SIZE
 (
DEVICE_CONTEXT_SIZE
 + 
SERVICE_CONTEXT_SIZE
 + 
APP_CONTEXT_SIZE
è

	)

144 
	#nDM_DISABLE_LOGS


	)

146 #iâdeà
DM_DISABLE_LOGS


147 
	#DM_LOG
 
­p_Œaû_log


	)

148 
	#DM_ERR
 
­p_Œaû_log


	)

149 
	#DM_TRC
 
­p_Œaû_log


	)

150 
	#DM_DUMP
 
­p_Œaû_dump


	)

152 
	#DM_DUMP
(...è

	)

153 
	#DM_LOG
(...è

	)

154 
	#DM_ERR
(...è

	)

155 
	#DM_TRC
(...è

	)

166 
	#DM_MUTEX_LOCK
(è
	`SDK_MUTEX_LOCK
(
m_dm_mu‹x
è

	)

167 
	#DM_MUTEX_UNLOCK
(è
	`SDK_MUTEX_UNLOCK
(
m_dm_mu‹x
è

	)

175 
	#DM_GATT_ATTR_SIZE
 6

	)

176 
	#DM_GATT_SERVER_ATTR_MAX_SIZE
 ((
DM_GATT_ATTR_SIZE
 * 
DM_GATT_CCCD_COUNT
è+ 2è

	)

177 
	#DM_SERVICE_CONTEXT_COUNT
 (
DM_PROTOCOL_CNTXT_ALL
 + 1è

	)

178 
	#DM_EVT_DEVICE_CONTEXT_BASE
 0x20

	)

179 
	#DM_EVT_SERVICE_CONTEXT_BASE
 0x30

	)

180 
	#DM_EVT_APP_CONTEXT_BASE
 0x40

	)

181 
	#DM_LOAD_OPERATION_ID
 0x01

	)

182 
	#DM_STORE_OPERATION_ID
 0x02

	)

183 
	#DM_CLEAR_OPERATION_ID
 0x03

	)

186 
	#DM_GATTS_INVALID_SIZE
 0xFFFFFFFF

	)

199 #undeà
NULL_PARAM_CHECK


200 #undeà
VERIFY_MODULE_INITIALIZED


201 #undeà
VERIFY_MODULE_INITIALIZED_VOID


202 #undeà
VERIFY_APP_REGISTERED


203 #undeà
VERIFY_APP_REGISTERED_VOID


204 #undeà
VERIFY_CONNECTION_INSTANCE


205 #undeà
VERIFY_DEVICE_INSTANCE


207 #iâdeà
DM_DISABLE_API_PARAM_CHECK


215 
	#NULL_PARAM_CHECK
(
PARAM
) \

216 ià((
PARAM
è=ğ
NULL
) \

218  (
NRF_ERROR_NULL
 | 
DEVICE_MANAGER_ERR_BASE
); \

219 }

	)

227 
	#VERIFY_MODULE_INITIALIZED
() \

230 ià(!
m_moduË_š™Ÿlized
) \

232  (
NRF_ERROR_INVALID_STATE
 | 
DEVICE_MANAGER_ERR_BASE
); \

234 } 0)

	)

239 
	#VERIFY_MODULE_INITIALIZED_VOID
() \

242 ià(!
m_moduË_š™Ÿlized
) \

246 } 0)

	)

256 
	#VERIFY_APP_REGISTERED
(
X
) \

259 ià(((
X
è>ğ
DEVICE_MANAGER_MAX_APPLICATIONS
) || \

260 (
m_­¶iÿtiÚ_bË
[(
X
)].
Áf_cb
 =ğ
NULL
)) \

262  (
NRF_ERROR_INVALID_STATE
 | 
DEVICE_MANAGER_ERR_BASE
); \

264 } 0)

	)

272 
	#VERIFY_APP_REGISTERED_VOID
(
X
) \

275 ià(((
X
è>ğ
DEVICE_MANAGER_MAX_APPLICATIONS
) || \

276 (
m_­¶iÿtiÚ_bË
[(
X
)].
Áf_cb
 =ğ
NULL
)) \

280 } 0)

	)

290 
	#VERIFY_CONNECTION_INSTANCE
(
X
) \

293 ià(((
X
è>ğ
DEVICE_MANAGER_MAX_CONNECTIONS
) || \

294 (
m_cÚÃùiÚ_bË
[(
X
)].
¡©e
 =ğ
STATE_IDLE
)) \

296  (
NRF_ERROR_INVALID_ADDR
 | 
DEVICE_MANAGER_ERR_BASE
); \

298 } 0)

	)

307 
	#VERIFY_DEVICE_INSTANCE
(
X
) \

310 ià(((
X
è>ğ
DEVICE_MANAGER_MAX_BONDS
) || \

311 (
m_³”_bË
[(
X
)].
id_b™m­
 =ğ
UNASSIGNED
)) \

313  (
NRF_ERROR_INVALID_ADDR
 | 
DEVICE_MANAGER_ERR_BASE
); \

315 } 0)

	)

323 
	#VERIFY_DEVICE_BOND
(
X
) \

326 ià((
m_cÚÃùiÚ_bË
[(
X
)].
¡©e
 & 
STATE_BONDED
) != STATE_BONDED)\

328  (
NRF_ERROR_INVALID_STATE
 | 
DEVICE_MANAGER_ERR_BASE
); \

330 } 0)

	)

332 
	#NULL_PARAM_CHECK
(
X
)

	)

333 
	#VERIFY_MODULE_INITIALIZED
()

	)

334 
	#VERIFY_MODULE_INITIALIZED_VOID
()

	)

335 
	#VERIFY_APP_REGISTERED
(
X
)

	)

336 
	#VERIFY_APP_REGISTERED_VOID
(
X
)

	)

337 
	#VERIFY_CONNECTION_INSTANCE
(
X
)

	)

338 
	#VERIFY_DEVICE_INSTANCE
(
X
)

	)

342 
	#INVALID_CONTEXT_LEN
 0xFFFFFFFF

	)

349 
	#SIZE_CHECK_APP_CONTEXT
(
X
) \

350 ià((
X
è< (
APP_CONTEXT_MIN_SIZE
)) \

352  
NRF_ERROR_INVALID_PARAM
; \

353 }

	)

366 
bË_g­_id_key_t
 
	m³”_id
;

367 
ušt16_t
 
	mediv
;

368 
ušt8_t
 
	mid_b™m­
;

369 } 
	t³”_id_t
;

371 
STATIC_ASSERT
((
³”_id_t
) % 4 == 0);

380 
bË_g­_’c_key_t
 
	m³”_’c_key
;

381 } 
	tbÚd_cÚ‹xt_t
;

383 
STATIC_ASSERT
((
bÚd_cÚ‹xt_t
) % 4 == 0);

389 
ušt32_t
 
	mæags
;

390 
ušt32_t
 
	msize
;

391 
ušt8_t
 
	m©Œibu‹s
[
DM_GATT_SERVER_ATTR_MAX_SIZE
];

392 } 
	tdm_g©ts_cÚ‹xt_t
;

394 
STATIC_ASSERT
((
dm_g©ts_cÚ‹xt_t
) % 4 == 0);

400 * 
	mp_dummy
;

401 } 
	tdm_g©t_ş›Á_cÚ‹xt_t
;

403 
STATIC_ASSERT
((
dm_g©t_ş›Á_cÚ‹xt_t
) % 4 == 0);

404 
STATIC_ASSERT
((
DEVICE_MANAGER_APP_CONTEXT_SIZE
 % 4) == 0);

410 
bË_g­_addr_t
 
	m³”_addr
;

411 
ušt16_t
 
	mcÚn_hªdË
;

412 
ušt8_t
 
	m¡©e
;

413 
ušt8_t
 
	mbÚded_dev_id
;

414 } 
	tcÚÃùiÚ_š¡ªû_t
;

421 
dm_ev’t_cb_t
 
	mÁf_cb
;

422 
bË_g­_£c_·¿ms_t
 
	m£c_·¿m
;

423 
ušt8_t
 
	m¡©e
;

424 
ušt8_t
 
	m£rviû
;

425 } 
	t­¶iÿtiÚ_š¡ªû_t
;

435 
	$»t_code_t
 (* 
	t£rviû_cÚ‹xt_acûss_t
)(
	tp¡Üage_hªdË_t
 cÚ¡ * 
	tp_block_hªdË
,

436 
	tdm_hªdË_t
 cÚ¡ * 
	tp_hªdË
);

444 
	$»t_code_t
 (* 
	t£rviû_cÚ‹xt_­¶y_t
)(
	tdm_hªdË_t
 * 
	tp_hªdË
);

455 
	$ušt32_t
 (* 
	t¡Üage_İ”©iÚ
)(
	tp¡Üage_hªdË_t
 * 
	tp_de¡
,

456 
	tušt8_t
 * 
	tp_¤c
,

457 
	tp¡Üage_size_t
 
	tsize
,

458 
	tp¡Üage_size_t
 
	toff£t
);

468 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

469 
ušt8_t
 * 
m_­p_cÚ‹xt_bË
[
DEVICE_MANAGER_MAX_BONDS
];

471 
	`__ALIGN
((
ušt32_t
))

472 
³”_id_t
 
m_³”_bË
[
DEVICE_MANAGER_MAX_BONDS
] ;

473 
	`__ALIGN
((
ušt32_t
))

474 
bÚd_cÚ‹xt_t
 
m_bÚd_bË
[
DEVICE_MANAGER_MAX_CONNECTIONS
];

475 
dm_g©ts_cÚ‹xt_t
 
m_g©ts_bË
[
DEVICE_MANAGER_MAX_CONNECTIONS
];

476 
cÚÃùiÚ_š¡ªû_t
 
m_cÚÃùiÚ_bË
[
DEVICE_MANAGER_MAX_CONNECTIONS
];

477 
­¶iÿtiÚ_š¡ªû_t
 
m_­¶iÿtiÚ_bË
[
DEVICE_MANAGER_MAX_APPLICATIONS
];

478 
p¡Üage_hªdË_t
 
m_¡Üage_hªdË
;

479 
ušt32_t
 
m_³”_addr_upd©e
;

480 
bË_g­_id_key_t
 
m_loÿl_id_šfo
;

481 
boŞ
 
m_moduË_š™Ÿlized
 = 
çl£
;

482 
ušt8_t
 
m_œk_šdex_bË
[
DEVICE_MANAGER_MAX_BONDS
];

484 
	$SDK_MUTEX_DEFINE
(
m_dm_mu‹x
)

487 
__INLINE
 
»t_code_t
 
	`no_£rviû_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

488 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

490 
__INLINE
 
»t_code_t
 
	`g©ts_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

491 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

493 
__INLINE
 
»t_code_t
 
	`g©tc_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

494 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

496 
__INLINE
 
»t_code_t
 
	`g©tsc_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

497 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

499 
__INLINE
 
»t_code_t
 
	`no_£rviû_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

500 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

502 
__INLINE
 
»t_code_t
 
	`g©ts_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

503 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

505 
__INLINE
 
»t_code_t
 
	`g©tc_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

506 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

508 
__INLINE
 
»t_code_t
 
	`g©tsc_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

509 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
);

511 
__INLINE
 
»t_code_t
 
	`no_£rviû_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
);

513 
__INLINE
 
»t_code_t
 
	`g©ts_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
);

515 
__INLINE
 
»t_code_t
 
	`g©tc_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
);

517 
__INLINE
 
»t_code_t
 
	`g©tsc_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
);

521 cÚ¡ 
£rviû_cÚ‹xt_acûss_t
 
m_£rviû_cÚ‹xt_¡Üe
[
DM_SERVICE_CONTEXT_COUNT
] =

523 
no_£rviû_cÚ‹xt_¡Üe
,

524 
g©ts_cÚ‹xt_¡Üe
,

525 
g©tc_cÚ‹xt_¡Üe
,

526 
g©tsc_cÚ‹xt_¡Üe


527 
	}
};

531 cÚ¡ 
£rviû_cÚ‹xt_acûss_t
 
	gm_£rviû_cÚ‹xt_lßd
[
DM_SERVICE_CONTEXT_COUNT
] =

533 
no_£rviû_cÚ‹xt_lßd
,

534 
g©ts_cÚ‹xt_lßd
,

535 
g©tc_cÚ‹xt_lßd
,

536 
g©tsc_cÚ‹xt_lßd


541 cÚ¡ 
£rviû_cÚ‹xt_­¶y_t
 
	gm_£rviû_cÚ‹xt_­¶y
[
DM_SERVICE_CONTEXT_COUNT
] =

543 
no_£rviû_cÚ‹xt_­¶y
,

544 
g©ts_cÚ‹xt_­¶y
,

545 
g©tc_cÚ‹xt_­¶y
,

546 
g©tsc_cÚ‹xt_­¶y


550 cÚ¡ 
ušt32_t
 
	gm_cÚ‹xt_š™_Ën
 = 0xFFFFFFFF;

556 
__INLINE
 
	$upd©e_¡©us_b™_£t
(
ušt32_t
 
šdex
)

558 
m_³”_addr_upd©e
 |ğ(
BIT_0
 << 
šdex
);

559 
	}
}

566 
__INLINE
 
	$upd©e_¡©us_b™_»£t
(
ušt32_t
 
šdex
)

568 
m_³”_addr_upd©e
 &ğ(~((
ušt32_t
)
BIT_0
 << 
šdex
));

569 
	}
}

578 
__INLINE
 
boŞ
 
	$upd©e_¡©us_b™_is_£t
(
ušt32_t
 
šdex
)

580  ((
m_³”_addr_upd©e
 & (
BIT_0
 << 
šdex
)è? 
Œue
 : 
çl£
);

581 
	}
}

588 
__INLINE
 
	$­¶iÿtiÚ_š¡ªû_š™
(
ušt32_t
 
šdex
)

590 
	`DM_TRC
("[DM]: In™Ÿlizšg AµliÿtiÚ In¡ªû 0x%08X.\r\n", 
šdex
);

592 
m_­¶iÿtiÚ_bË
[
šdex
].
Áf_cb
 = 
NULL
;

593 
m_­¶iÿtiÚ_bË
[
šdex
].
¡©e
 = 0x00;

594 
m_­¶iÿtiÚ_bË
[
šdex
].
£rviû
 = 0x00;

595 
	}
}

602 
__INLINE
 
	$cÚÃùiÚ_š¡ªû_š™
(
ušt32_t
 
šdex
)

604 
	`DM_TRC
("[DM]: In™Ÿlizšg CÚÃùiÚ In¡ªû 0x%08X.\r\n", 
šdex
);

606 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 = 
STATE_IDLE
;

607 
m_cÚÃùiÚ_bË
[
šdex
].
cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

608 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 = 
DM_INVALID_ID
;

610 
	`mem£t
(&
m_cÚÃùiÚ_bË
[
šdex
].
³”_addr
, 0,  (
bË_g­_addr_t
));

611 
	}
}

618 
__INLINE
 
	$³”_š¡ªû_š™
(
ušt32_t
 
šdex
)

620 
	`DM_TRC
("[DM]: In™Ÿlizšg P“¸In¡ªû 0x%08X.\r\n", 
šdex
);

622 
	`mem£t
(
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
, 0, 
BLE_GAP_ADDR_LEN
);

623 
	`mem£t
(
m_³”_bË
[
šdex
].
³”_id
.
id_šfo
.
œk
, 0, 
BLE_GAP_SEC_KEY_LEN
);

626 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr_ty³
 = 
INVALID_ADDR_TYPE
;

629 
m_³”_bË
[
šdex
].
id_b™m­
 = 
UNASSIGNED
;

632 
m_³”_bË
[
šdex
].
ediv
 = 
EDIV_INIT_VAL
;

636 
	`upd©e_¡©us_b™_»£t
(
šdex
);

638 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

640 
m_­p_cÚ‹xt_bË
[
šdex
] = 
NULL
;

642 
	}
}

659 
»t_code_t
 
	$cÚÃùiÚ_š¡ªû_fšd
(
ušt16_t
 
cÚn_hªdË
,

660 
ušt8_t
 
¡©e
,

661 
ušt32_t
 * 
p_š¡ªû
)

663 
»t_code_t
 
”r_code
;

664 
ušt32_t
 
šdex
;

666 
”r_code
 = 
NRF_ERROR_INVALID_STATE
;

668 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_CONNECTIONS
; index++)

671 ià(
¡©e
 & 
m_cÚÃùiÚ_bË
[
šdex
].state)

674 ià((
cÚn_hªdË
 =ğ
BLE_CONN_HANDLE_INVALID
) ||

675 (
cÚn_hªdË
 =ğ
m_cÚÃùiÚ_bË
[
šdex
].conn_handle))

678 (*
p_š¡ªû
èğ
šdex
;

679 
”r_code
 = 
NRF_SUCCESS
;

685 
”r_code
 = 
NRF_ERROR_NOT_FOUND
;

690  
”r_code
;

691 
	}
}

702 
__INLINE
 
»t_code_t
 
	$deviû_š¡ªû_®loÿ‹
(
ušt8_t
 * 
p_deviû_šdex
,

703 
bË_g­_addr_t
 cÚ¡ * 
p_addr
)

705 
»t_code_t
 
”r_code
;

706 
ušt32_t
 
šdex
;

708 
”r_code
 = 
DM_DEVICE_CONTEXT_FULL
;

710 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

712 
	`DM_TRC
("[DM]:[DI 0x%02X]: Deviceype 0x%02X.\r\n",

713 
šdex
, 
m_³”_bË
[šdex].
³”_id
.
id_addr_šfo
.
addr_ty³
);

714 
	`DM_TRC
("[DM]: Device Addr 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X.\r\n",

715 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[0],

716 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[1],

717 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[2],

718 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[3],

719 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[4],

720 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[5]);

722 ià(
m_³”_bË
[
šdex
].
id_b™m­
 =ğ
UNASSIGNED
)

724 ià(
p_addr
->
addr_ty³
 !ğ
BLE_GAP_ADDR_TYPE_RANDOM_PRIVATE_RESOLVABLE
)

726 
m_³”_bË
[
šdex
].
id_b™m­
 &ğ(~
ADDR_ENTRY
);

727 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
 = (*
p_addr
);

731 
m_³”_bË
[
šdex
].
id_b™m­
 &ğ(~
IRK_ENTRY
);

734 (*
p_deviû_šdex
èğ
šdex
;

735 
”r_code
 = 
NRF_SUCCESS
;

737 
	`DM_LOG
("[DM]: AÎoÿ‹d deviû in¡ªû 0x%02X\r\n", 
šdex
);

743  
”r_code
;

744 
	}
}

753 
__INLINE
 
»t_code_t
 
	$deviû_š¡ªû_ä“
(
ušt32_t
 
deviû_šdex
)

755 
»t_code_t
 
”r_code
;

756 
p¡Üage_hªdË_t
 
block_hªdË
;

759 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
, 
deviû_šdex
, &
block_hªdË
);

761 ià(
”r_code
 =ğ
NRF_SUCCESS
)

763 
	`DM_TRC
("[DM]:[DI 0x%02X]: F»ešg In¡ªû.\r\n", 
deviû_šdex
);

766 
”r_code
 = 
	`p¡Üage_ş—r
(&
block_hªdË
, 
ALL_CONTEXT_SIZE
);

768 ià(
”r_code
 =ğ
NRF_SUCCESS
)

770 
	`³”_š¡ªû_š™
(
deviû_šdex
);

774  
”r_code
;

775 
	}
}

786 
»t_code_t
 
	$deviû_š¡ªû_fšd
(
bË_g­_addr_t
 cÚ¡ * 
p_addr
, 
ušt32_t
 * 
p_deviû_šdex
, 
ušt16_t
 
ediv
)

788 
»t_code_t
 
”r_code
;

789 
ušt32_t
 
šdex
;

791 
”r_code
 = 
NRF_ERROR_NOT_FOUND
;

793 ià(
NULL
 !ğ
p_addr
)

795 
	`DM_TRC
("[DM]: Searching for device 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X.\r\n",

796 
p_addr
->
addr
[0],

797 
p_addr
->
addr
[1],

798 
p_addr
->
addr
[2],

799 
p_addr
->
addr
[3],

800 
p_addr
->
addr
[4],

801 
p_addr
->
addr
[5]);

804 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

806 
	`DM_TRC
("[DM]:[DI 0x%02X]: Deviceype 0x%02X.\r\n",

807 
šdex
, 
m_³”_bË
[šdex].
³”_id
.
id_addr_šfo
.
addr_ty³
);

808 
	`DM_TRC
("[DM]: Device Addr 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X.\r\n",

809 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[0],

810 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[1],

811 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[2],

812 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[3],

813 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[4],

814 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[5]);

816 ià(((
NULL
 =ğ
p_addr
è&& (
ediv
 =ğ
m_³”_bË
[
šdex
].ediv)) ||

817 ((
NULL
 !ğ
p_addr
è&& (
	`memcmp
(&
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
,…_addr, (
bË_g­_addr_t
)) == 0)))

819 
	`DM_LOG
("[DM]: Found deviû‡ˆš¡ªû 0x%02X\r\n", 
šdex
);

821 (*
p_deviû_šdex
èğ
šdex
;

822 
”r_code
 = 
NRF_SUCCESS
;

828  
”r_code
;

829 
	}
}

838 
__INLINE
 
	$­p_evt_nÙify
(
dm_hªdË_t
 cÚ¡ * cÚ¡ 
p_hªdË
,

839 
dm_ev’t_t
 cÚ¡ * cÚ¡ 
p_ev’t
,

840 
ušt32_t
 
ev’t_»suÉ
)

842 
dm_ev’t_cb_t
 
­p_cb
 = 
m_­¶iÿtiÚ_bË
[0].
Áf_cb
;

844 
	`DM_MUTEX_UNLOCK
();

846 
	`DM_TRC
("[DM]: NÙifyšg‡µliÿtiÚ oàev’ˆ0x%02X\r\n", 
p_ev’t
->
ev’t_id
);

849 
	`UNUSED_VARIABLE
(
	`­p_cb
(
p_hªdË
, 
p_ev’t
, 
ev’t_»suÉ
));

851 
	`DM_MUTEX_LOCK
();

852 
	}
}

865 
__INLINE
 
ušt32_t
 
	$cÚÃùiÚ_š¡ªû_®loÿ‹
(
ušt32_t
 * 
p_š¡ªû
)

867 
ušt32_t
 
”r_code
;

869 
	`DM_TRC
("[DM]: Requesto‡llocation connection instance\r\n");

871 
”r_code
 = 
	`cÚÃùiÚ_š¡ªû_fšd
(
BLE_CONN_HANDLE_INVALID
, 
STATE_IDLE
, 
p_š¡ªû
);

873 ià(
”r_code
 =ğ
NRF_SUCCESS
)

875 
	`DM_LOG
("[DM]:[%02X]: CÚÃùiÚ In¡ªû AÎoÿ‹d.\r\n", (*
p_š¡ªû
));

876 
m_cÚÃùiÚ_bË
[*
p_š¡ªû
].
¡©e
 = 
STATE_CONNECTED
;

880 
	`DM_LOG
("[DM]: No free connection instances‡vailable\r\n");

881 
”r_code
 = 
NRF_ERROR_NO_MEM
;

884  
”r_code
;

885 
	}
}

893 
__INLINE
 
	$cÚÃùiÚ_š¡ªû_ä“
(
ušt32_t
 cÚ¡ * 
p_š¡ªû
)

895 
	`DM_TRC
("[DM]:[CI 0x%02X]: F»ešg cÚÃùiÚ in¡ªû\r\n", (*
p_š¡ªû
));

897 ià(
m_cÚÃùiÚ_bË
[*
p_š¡ªû
].
¡©e
 !ğ
STATE_IDLE
)

899 
	`DM_LOG
("[DM]:[%02X]: F»ed cÚÃùiÚ in¡ªû.\r\n", (*
p_š¡ªû
));

900 
	`cÚÃùiÚ_š¡ªû_š™
(*
p_š¡ªû
);

902 
	}
}

918 
ušt32_t
 
	$¡Üage_İ”©iÚ_dummy_hªdËr
(
p¡Üage_hªdË_t
 * 
p_de¡
,

919 
ušt8_t
 * 
p_¤c
,

920 
p¡Üage_size_t
 
size
,

921 
p¡Üage_size_t
 
off£t
)

923  
NRF_SUCCESS
;

924 
	}
}

932 
__INLINE
 
	$deviû_cÚ‹xt_¡Üe
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
, 
deviû_¡Üe_¡©e_t
 
¡©e
)

934 
p¡Üage_hªdË_t
 
block_hªdË
;

935 
¡Üage_İ”©iÚ
 
¡Üe_â
;

936 
»t_code_t
 
”r_code
;

938 
	`DM_LOG
("[DM]: --> device_context_store\r\n");

940 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

941 
p_hªdË
->
deviû_id
,

942 &
block_hªdË
);

944 ià(
”r_code
 =ğ
NRF_SUCCESS
)

946 ià((
STATE_BOND_INFO_UPDATE
 ==

947 (
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_BOND_INFO_UPDATE
)) ||

948 (
¡©e
 =ğ
UPDATE_PEER_ADDR
))

950 
	`DM_LOG
("[DM]:[DI %02X]:[CI %02X]: -> Updating bonding information.\r\n",

951 
p_hªdË
->
deviû_id
,…_hªdË->
cÚÃùiÚ_id
);

953 
¡Üe_â
 = 
p¡Üage_upd©e
;

955 ià(
¡©e
 =ğ
FIRST_BOND_STORE
)

957 
	`DM_LOG
("[DM]:[DI %02X]:[CI %02X]: -> Storing bonding information.\r\n",

958 
p_hªdË
->
deviû_id
,…_hªdË->
cÚÃùiÚ_id
);

960 
¡Üe_â
 = 
p¡Üage_¡Üe
;

964 
	`DM_LOG
("[DM]:[DI %02X]:[CI %02X]: -> No update in bonding information.\r\n",

965 
p_hªdË
->
deviû_id
,…_hªdË->
cÚÃùiÚ_id
);

968 
¡Üe_â
 = 
¡Üage_İ”©iÚ_dummy_hªdËr
;

972 
”r_code
 = 
	`¡Üe_â
(&
block_hªdË
,

973 (
ušt8_t
 *)&
m_³”_bË
[
p_hªdË
->
deviû_id
],

974 
PEER_ID_SIZE
,

975 
PEER_ID_STORAGE_OFFSET
);

977 ià((
”r_code
 =ğ
NRF_SUCCESS
è&& (
¡©e
 !ğ
UPDATE_PEER_ADDR
))

979 
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 &ğ(~
STATE_BOND_INFO_UPDATE
);

982 
”r_code
 = 
	`¡Üe_â
(&
block_hªdË
,

983 (
ušt8_t
 *)&
m_bÚd_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

984 
BOND_SIZE
,

985 
BOND_STORAGE_OFFSET
);

987 ià(
”r_code
 !ğ
NRF_SUCCESS
)

989 
	`DM_ERR
("[DM]:[0x%02X]:Failedo store bond information,„eason 0x%08X\r\n",

990 
p_hªdË
->
deviû_id
, 
”r_code
);

994 ià(
¡©e
 !ğ
UPDATE_PEER_ADDR
)

997 
”r_code
 = 
m_£rviû_cÚ‹xt_¡Üe
[
m_­¶iÿtiÚ_bË
[
p_hªdË
->
­¶_id
].
£rviû
]

999 &
block_hªdË
,

1000 
p_hªdË


1003 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1006 
	`DM_ERR
("[DM]: FaedØ¡Ü£rviû cÚ‹xt,„—sÚ %08X\r\n", 
”r_code
);

1011 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1014 
	`DM_ERR
("[DM]: FaedØ¡Üdeviû cÚ‹xt,„—sÚ %08X\r\n", 
”r_code
);

1016 
	}
}

1026 
__INLINE
 
»t_code_t
 
	$no_£rviû_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1027 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1029 
	`DM_LOG
("[DM]: -->‚o_service_context_store\r\n");

1031  
NRF_SUCCESS
;

1032 
	}
}

1042 
__INLINE
 
»t_code_t
 
	$g©ts_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1043 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1045 
¡Üage_İ”©iÚ
 
¡Üe_â
;

1046 
ušt32_t
 
©Œ_æags
 = 
BLE_GATTS_SYS_ATTR_FLAG_SYS_SRVCS
 | 
BLE_GATTS_SYS_ATTR_FLAG_USR_SRVCS
;

1047 
ušt16_t
 
©Œ_Ën
 = 
DM_GATT_SERVER_ATTR_MAX_SIZE
;

1048 
ušt8_t
 
sys_d©a
[
DM_GATT_SERVER_ATTR_MAX_SIZE
];

1050 
	`DM_LOG
("[DM]: --> gatts_context_store\r\n");

1052 
ušt32_t
 
”r_code
 = 
	`sd_bË_g©ts_sys_©Œ_g‘
(

1053 
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
cÚn_hªdË
,

1054 
sys_d©a
,

1055 &
©Œ_Ën
,

1056 
©Œ_æags
);

1058 ià(
”r_code
 =ğ
NRF_SUCCESS
)

1060 ià(
	`memcmp
(
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
, 
sys_d©a
, 
©Œ_Ën
) == 0)

1063 
	`DM_LOG
("[DM]:[0x%02X]: No change in GATTS Context information.\r\n",

1064 
p_hªdË
->
deviû_id
);

1066 ià((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_CONNECTED
) !=

1067 
STATE_CONNECTED
)

1069 
	`DM_LOG
("[DM]:[0x%02X]: Resetting GATTS for‡ctive instance.\r\n",

1070 
p_hªdË
->
cÚÃùiÚ_id
);

1073 
	`mem£t
(&
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
], 0, (
dm_g©ts_cÚ‹xt_t
));

1078 ià(
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
 != 0)

1081 
	`DM_LOG
("[DM]:[0x%02X]: Upd©šg stÜed s”viû cÚ‹xt\r\n", 
p_hªdË
->
deviû_id
);

1083 
¡Üe_â
 = 
p¡Üage_upd©e
;

1088 
	`DM_LOG
("[DM]:[0x%02X]: StÜšg s”viû cÚ‹xt\r\n", 
p_hªdË
->
deviû_id
);

1090 
¡Üe_â
 = 
p¡Üage_¡Üe
;

1093 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
æags
 = 
©Œ_æags
;

1094 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
 = 
©Œ_Ën
;

1095 
	`memıy
(
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
, 
sys_d©a
, 
©Œ_Ën
);

1097 
	`DM_DUMP
((
ušt8_t
 *)&
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
], (
dm_g©ts_cÚ‹xt_t
));

1099 
	`DM_LOG
("[DM]:[0x%02X]: GATTS Data size 0x%08X\r\n",

1100 
p_hªdË
->
deviû_id
,

1101 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
);

1104 
”r_code
 = 
	`¡Üe_â
((
p¡Üage_hªdË_t
 *)
p_block_hªdË
,

1105 (
ušt8_t
 *)&
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

1106 
GATTS_SERVICE_CONTEXT_SIZE
,

1107 
SERVICE_STORAGE_OFFSET
);

1109 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1111 
	`DM_ERR
("[DM]:[0x%02X]:Failedo store service context,„eason 0x%08X\r\n",

1112 
p_hªdË
->
deviû_id
,

1113 
”r_code
);

1117 
	`DM_LOG
("[DM]: Service context successfully stored.\r\n");

1122  
NRF_SUCCESS
;

1123 
	}
}

1133 
__INLINE
 
»t_code_t
 
	$g©tc_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1134 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1136 
	`DM_LOG
("[DM]: --> gattc_context_store\r\n");

1138  
NRF_SUCCESS
;

1139 
	}
}

1149 
__INLINE
 
»t_code_t
 
	$g©tsc_cÚ‹xt_¡Üe
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1150 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1152 
	`DM_LOG
("[DM]: --> gattsc_context_store\r\n");

1154 
»t_code_t
 
”r_code
 = 
	`g©ts_cÚ‹xt_¡Üe
(
p_block_hªdË
, 
p_hªdË
);

1156 ià(
NRF_SUCCESS
 =ğ
”r_code
)

1158 
”r_code
 = 
	`g©tc_cÚ‹xt_¡Üe
(
p_block_hªdË
, 
p_hªdË
);

1161  
”r_code
;

1162 
	}
}

1172 
__INLINE
 
»t_code_t
 
	$no_£rviû_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1173 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1175 
	`DM_LOG
("[DM]: -->‚o_service_context_load\r\n");

1177  
NRF_SUCCESS
;

1178 
	}
}

1188 
__INLINE
 
»t_code_t
 
	$g©ts_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1189 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1191 
	`DM_LOG
("[DM]:[CI 0x%02X]:[DI 0x%02X]: --> gatts_context_load\r\n",

1192 
p_hªdË
->
cÚÃùiÚ_id
,

1193 
p_hªdË
->
deviû_id
);

1195 
»t_code_t
 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

1196 (
p¡Üage_hªdË_t
 *)
p_block_hªdË
,

1197 
GATTS_SERVICE_CONTEXT_SIZE
,

1198 
SERVICE_STORAGE_OFFSET
);

1200 ià(
”r_code
 =ğ
NRF_SUCCESS
)

1202 
	`DM_LOG
("[DM]:[%02X]:[Block ID 0x%08X]: Service context†oaded, size 0x%08X\r\n",

1203 
p_hªdË
->
cÚÃùiÚ_id
,

1204 
p_block_hªdË
->
block_id
,

1205 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
);

1206 
	`DM_DUMP
((
ušt8_t
 *)&
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
], (
dm_g©ts_cÚ‹xt_t
));

1208 ià(
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
 =ğ
DM_GATTS_INVALID_SIZE
)

1210 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
 = 0;

1215 
	`DM_ERR
("[DM]:[%02X]: Failedo†oad Service context,„eason %08X\r\n",

1216 
p_hªdË
->
cÚÃùiÚ_id
,

1217 
”r_code
);

1220  
”r_code
;

1221 
	}
}

1231 
__INLINE
 
»t_code_t
 
	$g©tc_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1232 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1234 
	`DM_LOG
("[DM]: --> gattc_context_load\r\n");

1236  
NRF_SUCCESS
;

1237 
	}
}

1247 
__INLINE
 
»t_code_t
 
	$g©tsc_cÚ‹xt_lßd
(
p¡Üage_hªdË_t
 cÚ¡ * 
p_block_hªdË
,

1248 
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1250 
	`DM_LOG
("[DM]: --> gattsc_context_load\r\n");

1252 
»t_code_t
 
”r_code
 = 
	`g©ts_cÚ‹xt_lßd
(
p_block_hªdË
, 
p_hªdË
);

1254 ià(
NRF_SUCCESS
 =ğ
”r_code
)

1256 
”r_code
 = 
	`g©tc_cÚ‹xt_lßd
(
p_block_hªdË
, 
p_hªdË
);

1259  
”r_code
;

1260 
	}
}

1269 
__INLINE
 
»t_code_t
 
	$no_£rviû_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
)

1271 
	`DM_LOG
("[DM]: -->‚o_service_context_apply\r\n");

1272 
	`DM_LOG
("[DM]:[CI 0x%02X]: NØS”viû cÚ‹xt\r\n", 
p_hªdË
->
cÚÃùiÚ_id
);

1274  
NRF_SUCCESS
;

1275 
	}
}

1285 
__INLINE
 
»t_code_t
 
	$g©ts_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
)

1287 
ušt32_t
 
”r_code
;

1289 
ušt8_t
 * 
p_g©ts_cÚ‹xt
 = 
NULL
;

1290 
ušt16_t
 
cÚ‹xt_Ën
 = 0;

1291 
ušt32_t
 
cÚ‹xt_æags
 = 0;

1293 
	`DM_LOG
("[DM]: --> gatts_context_apply\r\n");

1294 
	`DM_LOG
("[DM]:[CI 0x%02X]: State 0x%02X, Size 0x%08X\r\n",

1295 
p_hªdË
->
cÚÃùiÚ_id
,

1296 
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
,

1297 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
);

1299 ià((
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
 != 0) &&

1301 ((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_LINK_ENCRYPTED
) == STATE_LINK_ENCRYPTED) &&

1302 ((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_BOND_INFO_UPDATE
)

1303 !ğ
STATE_BOND_INFO_UPDATE
)

1307 
	`DM_LOG
("[DM]: Setting stored context.\r\n");

1309 
p_g©ts_cÚ‹xt
 = &
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
[0];

1310 
cÚ‹xt_Ën
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
;

1311 
cÚ‹xt_æags
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
æags
;

1314 
”r_code
 = 
	`sd_bË_g©ts_sys_©Œ_£t
(
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
cÚn_hªdË
,

1315 
p_g©ts_cÚ‹xt
,

1316 
cÚ‹xt_Ën
,

1317 
cÚ‹xt_æags
);

1319 ià(
”r_code
 =ğ
NRF_ERROR_INVALID_DATA
)

1323 
cÚ‹xt_æags
 = 
BLE_GATTS_SYS_ATTR_FLAG_SYS_SRVCS
;

1324 
”r_code
 = 
	`sd_bË_g©ts_sys_©Œ_£t
(
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
cÚn_hªdË
,

1325 
p_g©ts_cÚ‹xt
,

1326 
cÚ‹xt_Ën
,

1327 
cÚ‹xt_æags
);

1330 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1332 
	`DM_LOG
("[DM]: FaedØ£ˆsy¡em‡‰ribu‹s,„—sÚ 0x%08X.\r\n", 
”r_code
);

1334 
”r_code
 = 
DM_SERVICE_CONTEXT_NOT_APPLIED
;

1337 ià(
cÚ‹xt_æags
 =ğ
BLE_GATTS_SYS_ATTR_FLAG_SYS_SRVCS
)

1339 
”r_code
 = 
	`sd_bË_g©ts_£rviû_chªged
(
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
cÚn_hªdË
,

1342 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1344 
	`DM_LOG
("[DM]: FaedØ£nd S”viû Chªged indiÿtiÚ,„—sÚ 0x%08X.\r\n", 
”r_code
);

1345 ià((
”r_code
 !ğ
BLE_ERROR_INVALID_CONN_HANDLE
) &&

1346 (
”r_code
 !ğ
NRF_ERROR_INVALID_STATE
) &&

1347 (
”r_code
 !ğ
BLE_ERROR_NO_TX_PACKETS
) &&

1348 (
”r_code
 !ğ
NRF_ERROR_BUSY
))

1353 
”r_code
 = 
NRF_SUCCESS
;

1357 
”r_code
 = 
DM_SERVICE_CONTEXT_NOT_APPLIED
;

1362  
”r_code
;

1363 
	}
}

1372 
__INLINE
 
»t_code_t
 
	$g©tc_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
)

1374 
	`DM_LOG
("[DM]: --> gattc_context_apply\r\n");

1376  
NRF_SUCCESS
;

1377 
	}
}

1386 
__INLINE
 
»t_code_t
 
	$g©tsc_cÚ‹xt_­¶y
(
dm_hªdË_t
 * 
p_hªdË
)

1388 
ušt32_t
 
”r_code
;

1390 
	`DM_LOG
("[DM]: --> gattsc_context_apply\r\n");

1392 
”r_code
 = 
	`g©ts_cÚ‹xt_­¶y
(
p_hªdË
);

1394 ià(
”r_code
 =ğ
NRF_SUCCESS
)

1396 
”r_code
 = 
	`g©tc_cÚ‹xt_­¶y
(
p_hªdË
);

1399  
”r_code
;

1400 
	}
}

1415 
	$dm_p¡Üage_cb_hªdËr
(
p¡Üage_hªdË_t
 * 
p_hªdË
,

1416 
ušt8_t
 
İ_code
,

1417 
ušt32_t
 
»suÉ
,

1418 
ušt8_t
 * 
p_d©a
,

1419 
ušt32_t
 
d©a_Ën
)

1421 
	`VERIFY_APP_REGISTERED_VOID
(0);

1423 ià(
d©a_Ën
 > 
ALL_CONTEXT_SIZE
)

1429 
	`DM_MUTEX_LOCK
();

1431 
dm_ev’t_t
 
dm_ev’t
;

1432 
dm_hªdË_t
 
dm_hªdË
;

1433 
dm_cÚ‹xt_t
 
cÚ‹xt_d©a
;

1434 
p¡Üage_hªdË_t
 
block_hªdË
;

1435 
ušt32_t
 
šdex_couÁ
;

1436 
ušt32_t
 
”r_code
;

1438 
boŞ
 
­p_nÙify
 = 
Œue
;

1440 
”r_code
 = 
	`dm_hªdË_š™Ÿlize
(&
dm_hªdË
);

1441 
	`APP_ERROR_CHECK
(
”r_code
);

1443 
dm_hªdË
.
­¶_id
 = 0;

1444 
dm_ev’t
.
ev’t_id
 = 0x00;

1449 
cÚ‹xt_d©a
.
p_d©a
 =…_data;

1450 
cÚ‹xt_d©a
.
Ën
 = 
d©a_Ën
;

1452 
ušt32_t
 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

1454 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
, 
šdex
, &
block_hªdË
);

1455 ià((
”r_code
 =ğ
NRF_SUCCESS
) &&

1457 (
	`memcmp
(
p_hªdË
, &
block_hªdË
, (
p¡Üage_hªdË_t
)) == 0)

1461 
dm_hªdË
.
deviû_id
 = 
šdex
;

1466 ià(
dm_hªdË
.
deviû_id
 !ğ
DM_INVALID_ID
)

1468 ià(
İ_code
 =ğ
PSTORAGE_CLEAR_OP_CODE
)

1470 ià(
d©a_Ën
 =ğ
ALL_CONTEXT_SIZE
)

1472 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_DEVICE_CONTEXT_BASE
;

1476 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_APP_CONTEXT_BASE
;

1484 
šdex_couÁ
 = ((
ušt32_t
)(
p_d©a
 - (
ušt8_t
 *)
m_³”_bË
)è/ 
PEER_ID_SIZE
;

1486 ià(
šdex_couÁ
 < 
DEVICE_MANAGER_MAX_BONDS
)

1488 
dm_ev’t
.
ev’t_·¿m
.
p_deviû_cÚ‹xt
 = &
cÚ‹xt_d©a
;

1492 ià((
»suÉ
 =ğ
NRF_SUCCESS
) &&

1494 (
	`upd©e_¡©us_b™_is_£t
(
dm_hªdË
.
deviû_id
è=ğ
çl£
)

1498 
­p_nÙify
 = 
çl£
;

1503 
	`upd©e_¡©us_b™_»£t
(
dm_hªdË
.
deviû_id
);

1506 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_DEVICE_CONTEXT_BASE
;

1511 
šdex_couÁ
 = ((
ušt32_t
)(
p_d©a
 - (
ušt8_t
 *)
m_bÚd_bË
)è/ 
BOND_SIZE
;

1513 ià(
šdex_couÁ
 < 
DEVICE_MANAGER_MAX_CONNECTIONS
)

1515 
	`DM_LOG
("[DM]:[0x%02X]:[0x%02X]: Bond context Event\r\n",

1516 
dm_hªdË
.
deviû_id
,

1517 
dm_hªdË
.
cÚÃùiÚ_id
);

1519 
dm_ev’t
.
ev’t_·¿m
.
p_deviû_cÚ‹xt
 = &
cÚ‹xt_d©a
;

1520 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_DEVICE_CONTEXT_BASE
;

1521 
dm_hªdË
.
cÚÃùiÚ_id
 = 
šdex_couÁ
;

1523 
bË_g­_£c_key£t_t
 
keys_exchªged
;

1524 
keys_exchªged
.
keys_³”
.
p_’c_key
 = 
NULL
;

1525 
keys_exchªged
.
keys_³”
.
p_id_key
 = &
m_loÿl_id_šfo
;

1526 
keys_exchªged
.
keys_own
.
p_’c_key
 = &
m_bÚd_bË
[
šdex_couÁ
].
³”_’c_key
;

1527 
keys_exchªged
.
keys_own
.
p_id_key
 = &
m_³”_bË
[
dm_hªdË
.
deviû_id
].
³”_id
;

1530 
cÚ‹xt_d©a
.
p_d©a
 = (
ušt8_t
 *)&
keys_exchªged
;

1531 
cÚ‹xt_d©a
.
Ën
 = (
bË_g­_£c_key£t_t
);

1535 
šdex_couÁ
 = ((
ušt32_t
)(
p_d©a
 - (
ušt8_t
 *)
m_g©ts_bË
)) /

1536 
GATTS_SERVICE_CONTEXT_SIZE
;

1538 ià(
šdex_couÁ
 < 
DEVICE_MANAGER_MAX_CONNECTIONS
)

1540 
	`DM_LOG
("[DM]:[0x%02X]:[0x%02X]: Service context Event\r\n",

1541 
dm_hªdË
.
deviû_id
,

1542 
dm_hªdË
.
cÚÃùiÚ_id
);

1545 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_SERVICE_CONTEXT_BASE
;

1546 
dm_hªdË
.
cÚÃùiÚ_id
 = 
šdex_couÁ
;

1547 
dm_hªdË
.
£rviû_id
 = 
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
;

1551 ià((
m_cÚÃùiÚ_bË
[
šdex_couÁ
].
¡©e
 & 
STATE_CONNECTED
) !=

1552 
STATE_CONNECTED
)

1554 
	`DM_LOG
("[DM]:[0x%02X]:[0x%02X]: Resetting bond information for "

1556 
dm_hªdË
.
deviû_id
,

1557 
dm_hªdË
.
cÚÃùiÚ_id
);

1559 
	`mem£t
(&
m_g©ts_bË
[
dm_hªdË
.
cÚÃùiÚ_id
],

1561 (
dm_g©ts_cÚ‹xt_t
));

1566 
	`DM_LOG
("[DM]:[0x%02X]:[0x%02X]: App context Event\r\n",

1567 
dm_hªdË
.
deviû_id
,

1568 
dm_hªdË
.
cÚÃùiÚ_id
);

1570 
­p_nÙify
 = 
çl£
;

1571 
dm_ev’t
.
ev’t_id
 = 
DM_EVT_APP_CONTEXT_BASE
;

1572 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

1574 ià(
p_d©a
 =ğ(
ušt8_t
 *)(&
m_cÚ‹xt_š™_Ën
))

1579 
İ_code
 = 
PSTORAGE_CLEAR_OP_CODE
;

1580 
­p_nÙify
 = 
Œue
;

1582 ià(
m_­p_cÚ‹xt_bË
[
dm_hªdË
.
deviû_id
] =ğ
p_d©a
)

1584 
­p_nÙify
 = 
Œue
;

1585 
dm_ev’t
.
ev’t_·¿m
.
p_­p_cÚ‹xt
 = &
cÚ‹xt_d©a
;

1588 
ušt32_t
 
šdex
 = 0;

1589 
šdex
 < 
DEVICE_MANAGER_MAX_CONNECTIONS
;

1590 
šdex
++)

1592 ià(
dm_hªdË
.
deviû_id
 =ğ
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
)

1594 
dm_hªdË
.
cÚÃùiÚ_id
 = 
šdex
;

1609 ià(
­p_nÙify
 =ğ
Œue
)

1611 ià(
İ_code
 =ğ
PSTORAGE_CLEAR_OP_CODE
)

1613 
dm_ev’t
.
ev’t_id
 |ğ
DM_CLEAR_OPERATION_ID
;

1615 ià(
İ_code
 =ğ
PSTORAGE_LOAD_OP_CODE
)

1617 
dm_ev’t
.
ev’t_id
 |ğ
DM_LOAD_OPERATION_ID
;

1621 
dm_ev’t
.
ev’t_id
 |ğ
DM_STORE_OPERATION_ID
;

1624 
dm_ev’t
.
ev’t_·¿m
.
p_­p_cÚ‹xt
 = &
cÚ‹xt_d©a
;

1625 
	`­p_evt_nÙify
(&
dm_hªdË
, &
dm_ev’t
, 
»suÉ
);

1629 
	`DM_MUTEX_UNLOCK
();

1630 
	}
}

1633 
»t_code_t
 
	$dm_š™
(
dm_š™_·¿m_t
 cÚ¡ * cÚ¡ 
p_š™_·¿m
)

1635 
p¡Üage_moduË_·¿m_t
 
·¿m
;

1636 
p¡Üage_hªdË_t
 
block_hªdË
;

1637 
»t_code_t
 
”r_code
;

1638 
ušt32_t
 
šdex
;

1640 
	`DM_LOG
("[DM]: >> dm_init.\r\n");

1642 
	`NULL_PARAM_CHECK
(
p_š™_·¿m
);

1644 
	`SDK_MUTEX_INIT
(
m_dm_mu‹x
);

1646 
	`DM_MUTEX_LOCK
();

1648 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_APPLICATIONS
; index++)

1650 
	`­¶iÿtiÚ_š¡ªû_š™
(
šdex
);

1653 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_CONNECTIONS
; index++)

1655 
	`cÚÃùiÚ_š¡ªû_š™
(
šdex
);

1658 
	`mem£t
(
m_g©ts_bË
, 0, (m_gatts_table));

1661 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

1663 
	`³”_š¡ªû_š™
(
šdex
);

1664 
m_œk_šdex_bË
[
šdex
] = 
DM_INVALID_ID
;

1668 
·¿m
.
block_size
 = 
ALL_CONTEXT_SIZE
;

1669 
·¿m
.
block_couÁ
 = 
DEVICE_MANAGER_MAX_BONDS
;

1670 
·¿m
.
cb
 = 
dm_p¡Üage_cb_hªdËr
;

1672 
”r_code
 = 
	`p¡Üage_»gi¡”
(&
·¿m
, &
m_¡Üage_hªdË
);

1674 ià(
”r_code
 =ğ
NRF_SUCCESS
)

1676 
m_moduË_š™Ÿlized
 = 
Œue
;

1678 ià(
p_š™_·¿m
->
ş—r_³rsi¡’t_d©a
 =ğ
çl£
)

1680 
	`DM_LOG
("[DM]: StÜaghªdË 0x%08X.\r\n", 
m_¡Üage_hªdË
.
block_id
);

1686 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

1688 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
, 
šdex
, &
block_hªdË
);

1691 ià(
”r_code
 =ğ
NRF_SUCCESS
)

1693 
	`DM_TRC
("[DM]:[0x%02X]: Block hªdË 0x%08X.\r\n", 
šdex
, 
block_hªdË
.
block_id
);

1695 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
m_³”_bË
[
šdex
],

1696 &
block_hªdË
,

1697 (
³”_id_t
),

1700 ià(
”r_code
 !ğ
NRF_SUCCESS
)

1705 
	`DM_ERR
(

1707 
šdex
,

1708 
”r_code
);

1710 
m_moduË_š™Ÿlized
 = 
çl£
;

1715 
	`DM_TRC
("[DM]:[DI 0x%02X]: Deviceype 0x%02X.\r\n",

1716 
šdex
,

1717 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr_ty³
);

1718 
	`DM_TRC
("[DM]: Device Addr 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X 0x%02X.\r\n",

1719 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[0],

1720 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[1],

1721 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[2],

1722 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[3],

1723 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[4],

1724 
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
.
addr
[5]);

1731 
	`DM_LOG
("[DM]: Failedo get block handle for instance %08X,„eason %08X.\r\n",

1732 
šdex
,

1733 
”r_code
);

1735 
m_moduË_š™Ÿlized
 = 
çl£
;

1742 
”r_code
 = 
	`p¡Üage_ş—r
(&
m_¡Üage_hªdË
, (
·¿m
.
block_size
 *…¬am.
block_couÁ
));

1743 
	`DM_ERR
("[DM]: Successfully„equested clear of…ersistent data.\r\n");

1748 
	`DM_ERR
("[DM]: FaedØ»gi¡” w™h stÜagmoduË,„—sÚ 0x%08X.\r\n", 
”r_code
);

1751 
	`DM_MUTEX_UNLOCK
();

1753 
	`DM_TRC
("[DM]: << dm_init.\r\n");

1755  
”r_code
;

1756 
	}
}

1759 
»t_code_t
 
	$dm_»gi¡”
(
dm_­¶iÿtiÚ_š¡ªû_t
 * 
p_­¶_š¡ªû
,

1760 
dm_­¶iÿtiÚ_·¿m_t
 cÚ¡ * 
p_­¶_·¿m
)

1762 
	`VERIFY_MODULE_INITIALIZED
();

1763 
	`NULL_PARAM_CHECK
(
p_­¶_š¡ªû
);

1764 
	`NULL_PARAM_CHECK
(
p_­¶_·¿m
);

1765 
	`NULL_PARAM_CHECK
(
p_­¶_·¿m
->
evt_hªdËr
);

1767 
	`DM_MUTEX_LOCK
();

1769 
	`DM_LOG
("[DM]: >> dm_register.\r\n");

1771 
ušt32_t
 
”r_code
;

1774 ià(
m_­¶iÿtiÚ_bË
[0].
Áf_cb
 =ğ
NULL
)

1776 
	`DM_LOG
("[DM]: Application Instance‡llocated.\r\n");

1779 
m_­¶iÿtiÚ_bË
[0].
Áf_cb
 = 
p_­¶_·¿m
->
evt_hªdËr
;

1780 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
 = 
p_­¶_·¿m
->sec_param;

1781 
m_­¶iÿtiÚ_bË
[0].
£rviû
 = 
p_­¶_·¿m
->
£rviû_ty³
;

1783 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_³”
.
’c
 = 0;

1784 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_³”
.
id
 = 1;

1785 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_³”
.
sign
 = 0;

1786 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_own
.
’c
 = 1;

1787 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_own
.
id
 = 1;

1788 
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
.
kdi¡_own
.
sign
 = 0;

1790 *
p_­¶_š¡ªû
 = 0;

1791 
”r_code
 = 
NRF_SUCCESS
;

1795 
”r_code
 = (
NRF_ERROR_NO_MEM
 | 
DEVICE_MANAGER_ERR_BASE
);

1798 
	`DM_MUTEX_UNLOCK
();

1800 
	`DM_TRC
("[DM]: << dm_register.\r\n");

1802  
”r_code
;

1803 
	}
}

1806 
»t_code_t
 
	$dm_£cur™y_£tup_»q
(
dm_hªdË_t
 * 
p_hªdË
)

1808 
	`VERIFY_MODULE_INITIALIZED
();

1809 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1810 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

1811 
	`VERIFY_CONNECTION_INSTANCE
(
p_hªdË
->
cÚÃùiÚ_id
);

1813 
	`DM_MUTEX_LOCK
();

1815 
	`DM_LOG
("[DM]: >> dm_security_setup_req\r\n");

1817 
ušt32_t
 
”r_code
 = (
NRF_ERROR_INVALID_STATE
 | 
DEVICE_MANAGER_ERR_BASE
);

1819 ià((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_CONNECTED
) == STATE_CONNECTED)

1821 
”r_code
 = 
	`sd_bË_g­_auth’tiÿ‹
(
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
cÚn_hªdË
,

1822 &
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
);

1825 
	`DM_TRC
("[DM]: << dm_£cur™y_£tup_»q, 0x%08X\r\n", 
”r_code
);

1827 
	`DM_MUTEX_UNLOCK
();

1829  
”r_code
;

1830 
	}
}

1833 
»t_code_t
 
	$dm_£cur™y_¡©us_»q
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

1834 
dm_£cur™y_¡©us_t
 * 
p_¡©us
)

1836 
	`VERIFY_MODULE_INITIALIZED
();

1837 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1838 
	`NULL_PARAM_CHECK
(
p_¡©us
);

1839 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

1840 
	`VERIFY_CONNECTION_INSTANCE
(
p_hªdË
->
cÚÃùiÚ_id
);

1842 
	`DM_MUTEX_LOCK
();

1844 
	`DM_LOG
("[DM]: >> dm_security_status_req\r\n");

1846 ià((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_PAIRING
) ||

1847 (
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_PAIRING_PENDING
))

1849 (*
p_¡©us
èğ
ENCRYPTION_IN_PROGRESS
;

1851 ià(
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_LINK_ENCRYPTED
)

1853 (*
p_¡©us
èğ
ENCRYPTED
;

1857 (*
p_¡©us
èğ
NOT_ENCRYPTED
;

1860 
	`DM_TRC
("[DM]: << dm_security_status_req\r\n");

1862 
	`DM_MUTEX_UNLOCK
();

1864  
NRF_SUCCESS
;

1865 
	}
}

1868 
»t_code_t
 
	$dm_wh™–i¡_ü—‹
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_hªdË
,

1869 
bË_g­_wh™–i¡_t
 * 
p_wh™–i¡
)

1871 
	`VERIFY_MODULE_INITIALIZED
();

1872 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1873 
	`NULL_PARAM_CHECK
(
p_wh™–i¡
);

1874 
	`NULL_PARAM_CHECK
(
p_wh™–i¡
->
µ_addrs
);

1875 
	`NULL_PARAM_CHECK
(
p_wh™–i¡
->
µ_œks
);

1876 
	`VERIFY_APP_REGISTERED
(*
p_hªdË
);

1878 
	`DM_MUTEX_LOCK
();

1880 
	`DM_LOG
("[DM]: >> dm_whitelist_create\r\n");

1882 
ušt32_t
 
addr_couÁ
 = 0;

1883 
ušt32_t
 
œk_couÁ
 = 0;

1884 
boŞ
 
cÚÃùed
 = 
çl£
;

1886 
ušt32_t
 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

1888 
cÚÃùed
 = 
çl£
;

1890 
ušt32_t
 
c_šdex
 = 0; c_šdex < 
DEVICE_MANAGER_MAX_CONNECTIONS
; c_index++)

1892 ià((
šdex
 =ğ
m_cÚÃùiÚ_bË
[
c_šdex
].
bÚded_dev_id
) &&

1893 ((
m_cÚÃùiÚ_bË
[
c_šdex
].
¡©e
 & 
STATE_CONNECTED
) == STATE_CONNECTED))

1895 
cÚÃùed
 = 
Œue
;

1900 ià(
cÚÃùed
 =ğ
çl£
)

1902 ià((
œk_couÁ
 < 
p_wh™–i¡
->irk_count) &&

1903 ((
m_³”_bË
[
šdex
].
id_b™m­
 & 
IRK_ENTRY
) == 0))

1905 
p_wh™–i¡
->
µ_œks
[
œk_couÁ
] = &
m_³”_bË
[
šdex
].
³”_id
.
id_šfo
;

1906 
m_œk_šdex_bË
[
œk_couÁ
] = 
šdex
;

1907 
œk_couÁ
++;

1910 ià((
addr_couÁ
 < 
p_wh™–i¡
->addr_count) &&

1911 (
m_³”_bË
[
šdex
].
id_b™m­
 & 
ADDR_ENTRY
) == 0)

1913 
p_wh™–i¡
->
µ_addrs
[
addr_couÁ
] = &
m_³”_bË
[
šdex
].
³”_id
.
id_addr_šfo
;

1914 
addr_couÁ
++;

1919 
p_wh™–i¡
->
addr_couÁ
 =‡ddr_count;

1920 
p_wh™–i¡
->
œk_couÁ
 = irk_count;

1922 
	`DM_LOG
("[DM]: Created whitelist,‚umber of IRK = 0x%02X,‚umber of‡ddr = 0x%02X\r\n",

1923 
œk_couÁ
,

1924 
addr_couÁ
);

1926 
	`DM_TRC
("[DM]: << dm_whitelist_create\r\n");

1928 
	`DM_MUTEX_UNLOCK
();

1930  
NRF_SUCCESS
;

1931 
	}
}

1934 
»t_code_t
 
	$dm_deviû_add
(
dm_hªdË_t
 * 
p_hªdË
,

1935 
dm_deviû_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
)

1937  (
API_NOT_IMPLEMENTED
 | 
DEVICE_MANAGER_ERR_BASE
);

1938 
	}
}

1941 
»t_code_t
 
	$dm_deviû_d–‘e
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

1943 
	`VERIFY_MODULE_INITIALIZED
();

1944 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1945 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

1946 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

1948 
	`DM_MUTEX_LOCK
();

1950 
	`DM_TRC
("[DM]: >> dm_device_delete\r\n");

1952 
ušt32_t
 
”r_code
 = 
	`deviû_š¡ªû_ä“
(
p_hªdË
->
deviû_id
);

1954 
	`DM_TRC
("[DM]: << dm_device_delete\r\n");

1956 
	`DM_MUTEX_UNLOCK
();

1958  
”r_code
;

1959 
	}
}

1962 
»t_code_t
 
	$dm_deviû_d–‘e_®l
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_hªdË
)

1964 
	`VERIFY_MODULE_INITIALIZED
();

1965 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1966 
	`VERIFY_APP_REGISTERED
((*
p_hªdË
));

1968 
	`DM_MUTEX_LOCK
();

1970 
ušt32_t
 
”r_code
 = 
NRF_SUCCESS
;

1972 
	`DM_TRC
("[DM]: >> dm_device_delete_all\r\n");

1974 
ušt32_t
 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_BONDS
; index++)

1976 ià(
m_³”_bË
[
šdex
].
id_b™m­
 !ğ
UNASSIGNED
)

1978 
”r_code
 = 
	`deviû_š¡ªû_ä“
(
šdex
);

1982 
	`DM_TRC
("[DM]: << dm_device_delete_all\r\n");

1984 
	`DM_MUTEX_UNLOCK
();

1986  
”r_code
;

1987 
	}
}

1990 
»t_code_t
 
	$dm_£rviû_cÚ‹xt_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

1991 
dm_£rviû_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
)

1993 
	`VERIFY_MODULE_INITIALIZED
();

1994 
	`NULL_PARAM_CHECK
(
p_hªdË
);

1995 
	`NULL_PARAM_CHECK
(
p_cÚ‹xt
);

1996 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

1997 
	`VERIFY_CONNECTION_INSTANCE
(
p_hªdË
->
cÚÃùiÚ_id
);

1998 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2000 
	`DM_MUTEX_LOCK
();

2002 
	`DM_TRC
("[DM]: >> dm_service_context_set\r\n");

2004 ià((
p_cÚ‹xt
->
cÚ‹xt_d©a
.
p_d©a
 !ğ
NULL
) &&

2006 (
p_cÚ‹xt
->
cÚ‹xt_d©a
.
Ën
 != 0) &&

2007 (
p_cÚ‹xt
->
cÚ‹xt_d©a
.
Ën
 < 
DM_GATT_SERVER_ATTR_MAX_SIZE
)

2011 ià(
p_cÚ‹xt
->
£rviû_ty³
 =ğ
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
)

2013 
	`memıy
(
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
,

2014 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
p_d©a
,

2015 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
Ën
);

2019 
p¡Üage_hªdË_t
 
block_hªdË
;

2020 
ušt32_t
 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2021 
p_hªdË
->
deviû_id
,

2022 &
block_hªdË
);

2024 
”r_code
 = 
m_£rviû_cÚ‹xt_¡Üe
[
p_cÚ‹xt
->
£rviû_ty³
](&
block_hªdË
, 
p_hªdË
);

2026 
	`DM_TRC
("[DM]: << dm_service_context_set\r\n");

2028 
	`DM_MUTEX_UNLOCK
();

2030  
”r_code
;

2031 
	}
}

2034 
»t_code_t
 
	$dm_£rviû_cÚ‹xt_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2035 
dm_£rviû_cÚ‹xt_t
 * 
p_cÚ‹xt
)

2037 
	`VERIFY_MODULE_INITIALIZED
();

2038 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2039 
	`NULL_PARAM_CHECK
(
p_cÚ‹xt
);

2040 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2041 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2043 ià((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_CONNECTED
) != STATE_CONNECTED)

2045 
	`DM_TRC
("[DM]: Device must be connectedo get context. \r\n");

2047  (
FEATURE_NOT_ENABLED
 | 
DEVICE_MANAGER_ERR_BASE
);

2050 
	`DM_MUTEX_LOCK
();

2052 
	`DM_TRC
("[DM]: >> dm_service_context_get\r\n");

2054 ià(
p_cÚ‹xt
->
£rviû_ty³
 =ğ
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
)

2056 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
p_d©a
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
;

2057 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
Ën
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
;

2060 
p¡Üage_hªdË_t
 
block_hªdË
;

2061 
ušt32_t
 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2062 
p_hªdË
->
deviû_id
,

2063 &
block_hªdË
);

2065 
”r_code
 = 
m_£rviû_cÚ‹xt_lßd
[
p_cÚ‹xt
->
£rviû_ty³
](&
block_hªdË
, 
p_hªdË
);

2067 ià(
p_cÚ‹xt
->
£rviû_ty³
 =ğ
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
)

2069 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
p_d©a
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
©Œibu‹s
;

2070 
p_cÚ‹xt
->
cÚ‹xt_d©a
.
Ën
 = 
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
size
;

2073 
	`DM_TRC
("[DM]: << dm_service_context_get\r\n");

2075 
	`DM_MUTEX_UNLOCK
();

2077  
”r_code
;

2078 
	}
}

2081 
»t_code_t
 
	$dm_£rviû_cÚ‹xt_d–‘e
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
)

2083 
	`VERIFY_MODULE_INITIALIZED
();

2084 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2085 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2086 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2088 
	`DM_LOG
("[DM]: Context delete is‚ot supported yet.\r\n");

2090  (
API_NOT_IMPLEMENTED
 | 
DEVICE_MANAGER_ERR_BASE
);

2091 
	}
}

2094 
»t_code_t
 
	$dm_­¶iÿtiÚ_cÚ‹xt_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2095 
dm_­¶iÿtiÚ_cÚ‹xt_t
 cÚ¡ * 
p_cÚ‹xt
)

2097 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

2098 
	`VERIFY_MODULE_INITIALIZED
();

2099 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2100 
	`NULL_PARAM_CHECK
(
p_cÚ‹xt
);

2101 
	`NULL_PARAM_CHECK
(
p_cÚ‹xt
->
p_d©a
);

2102 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2103 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2104 
	`VERIFY_DEVICE_BOND
(
p_hªdË
->
cÚÃùiÚ_id
);

2105 
	`SIZE_CHECK_APP_CONTEXT
(
p_cÚ‹xt
->
Ën
);

2107 
	`DM_MUTEX_LOCK
();

2109 
	`DM_TRC
("[DM]: >> dm_application_context_set\r\n");

2111 
ušt32_t
 
”r_code
;

2112 
ušt32_t
 
cÚ‹xt_Ën
;

2113 
p¡Üage_hªdË_t
 
block_hªdË
;

2115 
¡Üage_İ”©iÚ
 
¡Üe_â
 = 
p¡Üage_¡Üe
;

2117 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2118 
p_hªdË
->
deviû_id
,

2119 &
block_hªdË
);

2121 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2123 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
cÚ‹xt_Ën
,

2124 &
block_hªdË
,

2125 (
ušt32_t
),

2126 
APP_CONTEXT_STORAGE_OFFSET
);

2128 ià((
”r_code
 =ğ
NRF_SUCCESS
è&& (
cÚ‹xt_Ën
 !ğ
INVALID_CONTEXT_LEN
))

2131 
¡Üe_â
 = 
p¡Üage_upd©e
;

2133 
	`DM_LOG
("[DM]:[DI 0x%02X]: Updatingƒxisting‡pplication context,ƒxisting†en 0x%08X, "

2135 
p_hªdË
->
deviû_id
,

2136 
cÚ‹xt_Ën
,

2137 
p_cÚ‹xt
->
Ën
);

2141 
	`DM_LOG
("[DM]: Storing‡pplication context.\r\n");

2145 
”r_code
 = 
	`¡Üe_â
(&
block_hªdË
,

2146 (
ušt8_t
 *)(&
p_cÚ‹xt
->
Ën
),

2147 (
ušt32_t
),

2148 
APP_CONTEXT_STORAGE_OFFSET
);

2150 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2154 
”r_code
 = 
	`p¡Üage_upd©e
(&
block_hªdË
,

2155 
p_cÚ‹xt
->
p_d©a
,

2156 
DEVICE_MANAGER_APP_CONTEXT_SIZE
,

2157 (
APP_CONTEXT_STORAGE_OFFSET
 + (
ušt32_t
)));

2158 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2160 
m_­p_cÚ‹xt_bË
[
p_hªdË
->
deviû_id
] = 
p_cÚ‹xt
->
p_d©a
;

2165 
	`DM_TRC
("[DM]: << dm_application_context_set\r\n");

2167 
	`DM_MUTEX_UNLOCK
();

2169  
”r_code
;

2172  (
FEATURE_NOT_ENABLED
 | 
DEVICE_MANAGER_ERR_BASE
);

2174 
	}
}

2177 
»t_code_t
 
	$dm_­¶iÿtiÚ_cÚ‹xt_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2178 
dm_­¶iÿtiÚ_cÚ‹xt_t
 * 
p_cÚ‹xt
)

2180 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

2181 
	`VERIFY_MODULE_INITIALIZED
();

2182 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2183 
	`NULL_PARAM_CHECK
(
p_cÚ‹xt
);

2184 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2185 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2187 
	`DM_MUTEX_LOCK
();

2189 
	`DM_TRC
("[DM]: >> dm_application_context_get\r\n");

2191 
ušt32_t
 
cÚ‹xt_Ën
;

2192 
ušt32_t
 
”r_code
;

2193 
p¡Üage_hªdË_t
 
block_hªdË
;

2196 ià(
NULL
 =ğ
p_cÚ‹xt
->
p_d©a
)

2198 
p_cÚ‹xt
->
p_d©a
 = 
m_­p_cÚ‹xt_bË
[
p_hªdË
->
deviû_id
];

2202 
m_­p_cÚ‹xt_bË
[
p_hªdË
->
deviû_id
] = 
p_cÚ‹xt
->
p_d©a
;

2205 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2206 
p_hªdË
->
deviû_id
,

2207 &
block_hªdË
);

2209 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2211 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
cÚ‹xt_Ën
,

2212 &
block_hªdË
,

2213 (
ušt32_t
),

2214 
APP_CONTEXT_STORAGE_OFFSET
);

2216 ià((
”r_code
 =ğ
NRF_SUCCESS
è&& (
cÚ‹xt_Ën
 !ğ
INVALID_CONTEXT_LEN
))

2218 
”r_code
 = 
	`p¡Üage_lßd
(
p_cÚ‹xt
->
p_d©a
,

2219 &
block_hªdË
,

2220 
DEVICE_MANAGER_APP_CONTEXT_SIZE
,

2221 (
APP_CONTEXT_STORAGE_OFFSET
 + (
ušt32_t
)));

2222 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2224 
p_cÚ‹xt
->
Ën
 = 
cÚ‹xt_Ën
;

2229 
”r_code
 = 
DM_NO_APP_CONTEXT
;

2233 
	`DM_TRC
("[DM]: << dm_application_context_get\r\n");

2235 
	`DM_MUTEX_UNLOCK
();

2237  
”r_code
;

2240  (
FEATURE_NOT_ENABLED
 | 
DEVICE_MANAGER_ERR_BASE
);

2242 
	}
}

2245 
»t_code_t
 
	$dm_­¶iÿtiÚ_cÚ‹xt_d–‘e
(cÚ¡ 
dm_hªdË_t
 * 
p_hªdË
)

2247 #ià(
DEVICE_MANAGER_APP_CONTEXT_SIZE
 != 0)

2248 
	`VERIFY_MODULE_INITIALIZED
();

2249 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2250 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2251 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2253 
	`DM_MUTEX_LOCK
();

2255 
	`DM_TRC
("[DM]: >> dm_application_context_delete\r\n");

2257 
ušt32_t
 
”r_code
;

2258 
ušt32_t
 
cÚ‹xt_Ën
;

2259 
p¡Üage_hªdË_t
 
block_hªdË
;

2261 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2262 
p_hªdË
->
deviû_id
,

2263 &
block_hªdË
);

2265 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2267 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
cÚ‹xt_Ën
,

2268 &
block_hªdË
,

2269 (
ušt32_t
),

2270 
APP_CONTEXT_STORAGE_OFFSET
);

2272 ià(
cÚ‹xt_Ën
 !ğ
m_cÚ‹xt_š™_Ën
)

2274 
”r_code
 = 
	`p¡Üage_upd©e
(&
block_hªdË
,

2275 (
ušt8_t
 *)&
m_cÚ‹xt_š™_Ën
,

2276 (
ušt32_t
),

2277 
APP_CONTEXT_STORAGE_OFFSET
);

2279 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2281 
	`DM_ERR
("[DM]: FaedØd–‘­¶iÿtiÚ cÚ‹xt,„—sÚ 0x%08X\r\n", 
”r_code
);

2285 
m_­p_cÚ‹xt_bË
[
p_hªdË
->
deviû_id
] = 
NULL
;

2290 
	`DM_TRC
("[DM]: << dm_application_context_delete\r\n");

2292 
	`DM_MUTEX_UNLOCK
();

2294  
”r_code
;

2296  (
FEATURE_NOT_ENABLED
 | 
DEVICE_MANAGER_ERR_BASE
);

2298 
	}
}

2301 
»t_code_t
 
	$dm_­¶iÿtiÚ_š¡ªû_£t
(
dm_­¶iÿtiÚ_š¡ªû_t
 cÚ¡ * 
p_­¶_š¡ªû
,

2302 
dm_hªdË_t
 * 
p_hªdË
)

2304 
	`VERIFY_MODULE_INITIALIZED
();

2305 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2306 
	`NULL_PARAM_CHECK
(
p_­¶_š¡ªû
);

2307 
	`VERIFY_APP_REGISTERED
((*
p_­¶_š¡ªû
));

2309 
p_hªdË
->
­¶_id
 = (*
p_­¶_š¡ªû
);

2311  
NRF_SUCCESS
;

2312 
	}
}

2315 
ušt32_t
 
	$dm_hªdË_š™Ÿlize
(
dm_hªdË_t
 * 
p_hªdË
)

2317 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2319 
p_hªdË
->
­¶_id
 = 
DM_INVALID_ID
;

2320 
p_hªdË
->
cÚÃùiÚ_id
 = 
DM_INVALID_ID
;

2321 
p_hªdË
->
deviû_id
 = 
DM_INVALID_ID
;

2322 
p_hªdË
->
£rviû_id
 = 
DM_INVALID_ID
;

2324  
NRF_SUCCESS
;

2325 
	}
}

2328 
»t_code_t
 
	$dm_³”_addr_£t
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2329 
bË_g­_addr_t
 cÚ¡ * 
p_addr
)

2331 
	`VERIFY_MODULE_INITIALIZED
();

2332 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2333 
	`NULL_PARAM_CHECK
(
p_addr
);

2334 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2335 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2337 
	`DM_MUTEX_LOCK
();

2339 
	`DM_TRC
("[DM]: >> dm_peer_addr_set\r\n");

2341 
»t_code_t
 
”r_code
;

2343 ià((
p_hªdË
->
cÚÃùiÚ_id
 =ğ
DM_INVALID_ID
) &&

2344 (
p_addr
->
addr_ty³
 !ğ
BLE_GAP_ADDR_TYPE_RANDOM_PRIVATE_RESOLVABLE
))

2346 
m_³”_bË
[
p_hªdË
->
deviû_id
].
³”_id
.
id_addr_šfo
 = (*
p_addr
);

2347 
	`upd©e_¡©us_b™_£t
(
p_hªdË
->
deviû_id
);

2348 
	`deviû_cÚ‹xt_¡Üe
(
p_hªdË
, 
UPDATE_PEER_ADDR
);

2349 
”r_code
 = 
NRF_SUCCESS
;

2353 
”r_code
 = (
NRF_ERROR_INVALID_PARAM
 | 
DEVICE_MANAGER_ERR_BASE
);

2356 
	`DM_TRC
("[DM]: << dm_peer_addr_set\r\n");

2358 
	`DM_MUTEX_UNLOCK
();

2360  
”r_code
;

2361 
	}
}

2364 
»t_code_t
 
	$dm_³”_addr_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2365 
bË_g­_addr_t
 * 
p_addr
)

2367 
	`VERIFY_MODULE_INITIALIZED
();

2368 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2369 
	`NULL_PARAM_CHECK
(
p_addr
);

2370 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2372 
	`DM_MUTEX_LOCK
();

2374 
	`DM_TRC
("[DM]: >> dm_peer_addr_get\r\n");

2376 
»t_code_t
 
”r_code
;

2378 
”r_code
 = (
NRF_ERROR_NOT_FOUND
 | 
DEVICE_MANAGER_ERR_BASE
);

2380 ià(
p_hªdË
->
deviû_id
 =ğ
DM_INVALID_ID
)

2382 ià((
p_hªdË
->
cÚÃùiÚ_id
 !ğ
DM_INVALID_ID
) &&

2383 ((
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
¡©e
 & 
STATE_CONNECTED
) ==

2384 
STATE_CONNECTED
))

2386 
	`DM_TRC
("[DM]:[CI 0x%02X]: Address get for‚on bonded‡ctive connection.\r\n",

2387 
p_hªdË
->
cÚÃùiÚ_id
);

2389 (*
p_addr
èğ
m_cÚÃùiÚ_bË
[
p_hªdË
->
cÚÃùiÚ_id
].
³”_addr
;

2390 
”r_code
 = 
NRF_SUCCESS
;

2395 ià((
m_³”_bË
[
p_hªdË
->
deviû_id
].
id_b™m­
 & 
ADDR_ENTRY
) == 0)

2397 
	`DM_TRC
("[DM]:[DI 0x%02X]: Address get for bonded device.\r\n",

2398 
p_hªdË
->
deviû_id
);

2400 (*
p_addr
èğ
m_³”_bË
[
p_hªdË
->
deviû_id
].
³”_id
.
id_addr_šfo
;

2401 
”r_code
 = 
NRF_SUCCESS
;

2405 
	`DM_TRC
("[DM]: << dm_peer_addr_get\r\n");

2407 
	`DM_MUTEX_UNLOCK
();

2409  
”r_code
;

2410 
	}
}

2413 
»t_code_t
 
	$dm_di¡ribu‹d_keys_g‘
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

2414 
dm_£c_key£t_t
 * 
p_key_di¡
)

2416 
	`VERIFY_MODULE_INITIALIZED
();

2417 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2418 
	`NULL_PARAM_CHECK
(
p_key_di¡
);

2419 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2420 
	`VERIFY_DEVICE_INSTANCE
(
p_hªdË
->
deviû_id
);

2422 
	`DM_MUTEX_LOCK
();

2424 
	`DM_TRC
("[DM]: >> dm_distributed_keys_get\r\n");

2426 
»t_code_t
 
”r_code
;

2427 
bË_g­_’c_key_t
 
³”_’c_key
;

2428 
p¡Üage_hªdË_t
 
block_hªdË
;

2430 
”r_code
 = 
NRF_ERROR_NOT_FOUND
;

2431 
p_key_di¡
->
keys_ûÁ¿l
.
’c_key
.
p_’c_key
 = 
NULL
;

2432 
p_key_di¡
->
keys_ûÁ¿l
.
p_id_key
 = (
dm_id_key_t
 *)&
m_³”_bË
[
p_hªdË
->
deviû_id
].
³”_id
;

2433 
p_key_di¡
->
keys_ûÁ¿l
.
p_sign_key
 = 
NULL
;

2434 
p_key_di¡
->
keys_³rh
.
p_id_key
 = (
dm_id_key_t
 *)&
m_loÿl_id_šfo
;

2435 
p_key_di¡
->
keys_³rh
.
p_sign_key
 = 
NULL
;

2436 
p_key_di¡
->
keys_³rh
.
’c_key
.
p_’c_key
 = (
dm_’c_key_t
 *)&
³”_’c_key
;

2438 ià((
m_³”_bË
[
p_hªdË
->
deviû_id
].
id_b™m­
 & 
IRK_ENTRY
) == 0)

2443 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
, 
p_hªdË
->
deviû_id
, &
block_hªdË
);

2444 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2447 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
³”_’c_key
,

2448 &
block_hªdË
,

2449 
BOND_SIZE
,

2450 
BOND_STORAGE_OFFSET
);

2452 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2454 
p_key_di¡
->
keys_ûÁ¿l
.
’c_key
.
p_’c_key
 = 
NULL
;

2455 
p_key_di¡
->
keys_ûÁ¿l
.
p_id_key
 = (
dm_id_key_t
 *)&
m_³”_bË
[
p_hªdË
->
deviû_id
].
³”_id
;

2456 
p_key_di¡
->
keys_ûÁ¿l
.
p_sign_key
 = 
NULL
;

2457 
p_key_di¡
->
keys_³rh
.
p_id_key
 = (
dm_id_key_t
 *)&
m_loÿl_id_šfo
;

2458 
p_key_di¡
->
keys_³rh
.
p_sign_key
 = 
NULL
;

2459 
p_key_di¡
->
keys_³rh
.
’c_key
.
p_’c_key
 = (
dm_’c_key_t
 *)&
³”_’c_key
;

2463 
	`DM_TRC
("[DM]: << dm_distributed_keys_get\r\n");

2465 
	`DM_MUTEX_UNLOCK
();

2467  
”r_code
;

2468 
	}
}

2473 
	$bÚd_d©a_lßd
(
dm_hªdË_t
 * 
p_hªdË
)

2475 
p¡Üage_hªdË_t
 
block_hªdË
;

2477 
ušt32_t
 
”r_code
 = 
	`p¡Üage_block_id’tif›r_g‘
(&
m_¡Üage_hªdË
,

2478 
p_hªdË
->
deviû_id
,

2479 &
block_hªdË
);

2480 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2482 
	`DM_LOG
(

2484 
p_hªdË
->
cÚÃùiÚ_id
,

2485 
block_hªdË
.
block_id
,

2486 &
m_bÚd_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

2487 
BOND_SIZE
,

2488 
BOND_STORAGE_OFFSET
);

2490 
”r_code
 = 
	`p¡Üage_lßd
((
ušt8_t
 *)&
m_bÚd_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

2491 &
block_hªdË
,

2492 
BOND_SIZE
,

2493 
BOND_STORAGE_OFFSET
);

2495 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2497 
	`DM_ERR
("[DM]:[%02X]: Failedo†oad Bond information,„eason %08X\r\n",

2498 
p_hªdË
->
cÚÃùiÚ_id
,

2499 
”r_code
);

2502 
	`DM_LOG
(

2504 
p_hªdË
->
cÚÃùiÚ_id
,

2505 &
m_g©ts_bË
[
p_hªdË
->
cÚÃùiÚ_id
],

2506 (
dm_g©ts_cÚ‹xt_t
),

2507 
SERVICE_STORAGE_OFFSET
);

2509 
”r_code
 = 
m_£rviû_cÚ‹xt_lßd
[
m_­¶iÿtiÚ_bË
[0].
£rviû
](

2510 &
block_hªdË
,

2511 
p_hªdË
);

2513 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2515 
	`DM_ERR
(

2517 
p_hªdË
->
cÚÃùiÚ_id
,

2518 
”r_code
);

2523 
	`DM_ERR
("[DM]:[%02X]: Failedo get block identifier for "

2524 "deviû %08X,„—sÚ %08X.\r\n", 
p_hªdË
->
cÚÃùiÚ_id
,…_hªdË->
deviû_id
, 
”r_code
);

2526 
	}
}

2529 
	$dm_bË_evt_hªdËr
(
bË_evt_t
 * 
p_bË_evt
)

2531 
ušt32_t
 
”r_code
;

2532 
ušt32_t
 
šdex
;

2533 
ušt32_t
 
deviû_šdex
 = 
DM_INVALID_ID
;

2534 
boŞ
 
nÙify_­p
 = 
çl£
;

2535 
dm_hªdË_t
 
hªdË
;

2536 
dm_ev’t_t
 
ev’t
;

2537 
ušt32_t
 
ev’t_»suÉ
;

2538 
bË_g­_’c_šfo_t
 * 
p_’c_šfo
 = 
NULL
;

2540 
	`VERIFY_MODULE_INITIALIZED_VOID
();

2541 
	`VERIFY_APP_REGISTERED_VOID
(0);

2542 
	`DM_MUTEX_LOCK
();

2544 
”r_code
 = 
	`dm_hªdË_š™Ÿlize
(&
hªdË
);

2545 
	`APP_ERROR_CHECK
(
”r_code
);

2547 
ev’t_»suÉ
 = 
NRF_SUCCESS
;

2548 
”r_code
 = 
NRF_SUCCESS
;

2549 
ev’t
.
ev’t_·¿m
.
p_g­_·¿m
 = &
p_bË_evt
->
evt
.
g­_evt
;

2550 
ev’t
.
ev’t_·¿mËn
 = (
bË_g­_evt_t
);

2551 
hªdË
.
deviû_id
 = 
DM_INVALID_ID
;

2552 
hªdË
.
­¶_id
 = 0;

2553 
šdex
 = 0x00;

2555 ià(
p_bË_evt
->
h—d”
.
evt_id
 !ğ
BLE_GAP_EVT_CONNECTED
)

2557 
”r_code
 = 
	`cÚÃùiÚ_š¡ªû_fšd
(
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
,

2558 
STATE_CONNECTED
,

2559 &
šdex
);

2561 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2563 
hªdË
.
deviû_id
 = 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
;

2564 
hªdË
.
cÚÃùiÚ_id
 = 
šdex
;

2568 
p_bË_evt
->
h—d”
.
evt_id
)

2570 
BLE_GAP_EVT_CONNECTED
:

2572 
”r_code
 = 
	`cÚÃùiÚ_š¡ªû_®loÿ‹
(&
šdex
);

2575 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2578 
nÙify_­p
 = 
Œue
;

2579 
ev’t
.
ev’t_id
 = 
DM_EVT_CONNECTION
;

2580 
hªdË
.
cÚÃùiÚ_id
 = 
šdex
;

2582 
m_cÚÃùiÚ_bË
[
šdex
].
cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.conn_handle;

2583 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 = 
STATE_CONNECTED
;

2584 
m_cÚÃùiÚ_bË
[
šdex
].
³”_addr
 =

2585 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
³”_addr
;

2587 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
œk_m©ch
 == 1)

2589 ià(
m_œk_šdex_bË
[
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
œk_m©ch_idx
] !ğ
DM_INVALID_ID
)

2591 
deviû_šdex
 = 
m_œk_šdex_bË
[
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
œk_m©ch_idx
];

2592 
”r_code
 = 
NRF_SUCCESS
;

2598 
”r_code
 = 
	`deviû_š¡ªû_fšd
(&
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚÃùed
.
³”_addr
,

2599 &
deviû_šdex
, 
EDIV_INIT_VAL
);

2602 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2604 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 = 
deviû_šdex
;

2605 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_BONDED
;

2606 
hªdË
.
deviû_id
 = 
deviû_šdex
;

2608 
	`bÚd_d©a_lßd
(&
hªdË
);

2613 
BLE_GAP_EVT_DISCONNECTED
:

2616 
	`DM_LOG
("[DM]: Disconnect Reason 0x%04X\r\n",

2617 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
discÚÃùed
.
»asÚ
);

2619 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 &ğ(~
STATE_CONNECTED
);

2621 ià((
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 & 
STATE_BONDED
) == STATE_BONDED)

2623 ià((
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 & 
STATE_LINK_ENCRYPTED
) == STATE_LINK_ENCRYPTED)

2626 
	`deviû_cÚ‹xt_¡Üe
(&
hªdË
, 
STORE_ALL_CONTEXT
);

2632 ià(
hªdË
.
deviû_id
 !ğ
DM_INVALID_ID
)

2634 
	`³”_š¡ªû_š™
(
hªdË
.
deviû_id
);

2635 
hªdË
.
deviû_id
 = 
DM_INVALID_ID
;

2639 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 = 
STATE_DISCONNECTING
;

2640 
nÙify_­p
 = 
Œue
;

2641 
ev’t
.
ev’t_id
 = 
DM_EVT_DISCONNECTION
;

2645 
BLE_GAP_EVT_SEC_INFO_REQUEST
:

2646 
	`DM_LOG
("[DM]: >> BLE_GAP_EVT_SEC_INFO_REQUEST\r\n");

2649 ià(
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 =ğ
DM_INVALID_ID
)

2652 
”r_code
 = 
	`deviû_š¡ªû_fšd
(
NULL
,&
deviû_šdex
, 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
£c_šfo_»que¡
.
ma¡”_id
.
ediv
);

2653 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2656 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 = 
deviû_šdex
;

2657 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_BONDED
;

2658 
hªdË
.
deviû_id
 = 
deviû_šdex
;

2659 
	`bÚd_d©a_lßd
(&
hªdË
);

2663 ià(
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 !ğ
DM_INVALID_ID
)

2665 
p_’c_šfo
 = &
m_bÚd_bË
[
šdex
].
³”_’c_key
.
’c_šfo
;

2666 
	`DM_DUMP
((
ušt8_t
 *)
p_’c_šfo
, (
bË_g­_’c_šfo_t
));

2669 
”r_code
 = 
	`sd_bË_g­_£c_šfo_»¶y
(
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
,

2670 
p_’c_šfo
,

2671 &
m_³”_bË
[
šdex
].
³”_id
.
id_šfo
,

2672 
NULL
);

2674 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2676 
	`DM_ERR
("[DM]:[CI %02X]:[DI %02X]: Security information„esponse failed,„eason "

2677 "0x%08X\r\n", 
šdex
, 
m_cÚÃùiÚ_bË
[šdex].
bÚded_dev_id
, 
”r_code
);

2681 
BLE_GAP_EVT_SEC_PARAMS_REQUEST
:

2682 
	`DM_LOG
("[DM]: >> BLE_GAP_EVT_SEC_PARAMS_REQUEST\r\n");

2684 
ev’t
.
ev’t_id
 = 
DM_EVT_SECURITY_SETUP
;

2686 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_PAIRING
;

2687 
nÙify_­p
 = 
Œue
;

2689 ià(
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 =ğ
DM_INVALID_ID
)

2692 
”r_code
 = 
	`deviû_š¡ªû_®loÿ‹
((
ušt8_t
 *)&
deviû_šdex
,

2693 &
m_cÚÃùiÚ_bË
[
šdex
].
³”_addr
);

2696 ià(
”r_code
 =ğ
NRF_SUCCESS
)

2698 
	`DM_LOG
("[DM]:[CI 0x%02X]:[DI 0x%02X]: BÚded!\r\n",
šdex
, 
deviû_šdex
);

2700 
hªdË
.
deviû_id
 = 
deviû_šdex
;

2701 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 = 
deviû_šdex
;

2705 
	`DM_LOG
("[DM]: Secur™y…¬am‘”„eque¡ faed,„—sÚ 0x%08X.\r\n", 
”r_code
);

2706 
ev’t_»suÉ
 = 
”r_code
;

2707 
nÙify_­p
 = 
Œue
;

2710 
bË_g­_£c_key£t_t
 
keys_exchªged
;

2712 
	`DM_LOG
("[DM]: 0x%02X, 0x%02X, 0x%02X, 0x%02X\r\n",

2713 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
£c_·¿ms_»que¡
.
³”_·¿ms
.
kdi¡_³”
.
’c
,

2714 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
£c_·¿ms_»que¡
.
³”_·¿ms
.
kdi¡_own
.
id
,

2715 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
£c_·¿ms_»que¡
.
³”_·¿ms
.
kdi¡_³”
.
sign
,

2716 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
£c_·¿ms_»que¡
.
³”_·¿ms
.
bÚd
);

2718 
keys_exchªged
.
keys_³”
.
p_’c_key
 = 
NULL
;

2719 
keys_exchªged
.
keys_³”
.
p_id_key
 = &
m_³”_bË
[
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
].
³”_id
;

2720 
keys_exchªged
.
keys_³”
.
p_sign_key
 = 
NULL
;

2721 
keys_exchªged
.
keys_³”
.
p_pk
 = 
NULL
;

2722 
keys_exchªged
.
keys_own
.
p_’c_key
 = &
m_bÚd_bË
[
šdex
].
³”_’c_key
;

2723 
keys_exchªged
.
keys_own
.
p_id_key
 = 
NULL
;

2724 
keys_exchªged
.
keys_own
.
p_sign_key
 = 
NULL
;

2725 
keys_exchªged
.
keys_own
.
p_pk
 = 
NULL
;

2727 
”r_code
 = 
	`sd_bË_g­_£c_·¿ms_»¶y
(
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
,

2728 
BLE_GAP_SEC_STATUS_SUCCESS
,

2729 &
m_­¶iÿtiÚ_bË
[0].
£c_·¿m
,

2730 &
keys_exchªged
);

2732 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2734 
	`DM_LOG
("[DM]: Secur™y…¬am‘”„•ly„eque¡ faed,„—sÚ 0x%08X.\r\n", 
”r_code
);

2735 
ev’t_»suÉ
 = 
”r_code
;

2736 
nÙify_­p
 = 
çl£
;

2743 
	`DM_LOG
("[DM]: !!! Bond/key„efresh !!!\r\n");

2745 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_BOND_INFO_UPDATE
;

2746 
ev’t
.
ev’t_id
 = 
DM_EVT_SECURITY_SETUP_REFRESH
;

2748 
”r_code
 = 
	`sd_bË_g­_£c_·¿ms_»¶y
(
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
,

2749 
BLE_GAP_SEC_STATUS_PAIRING_NOT_SUPP
,

2750 
NULL
,

2751 
NULL
);

2753 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2755 
	`DM_LOG
("[DM]: Secur™y…¬am‘”„•ly„eque¡ faed,„—sÚ 0x%08X.\r\n", 
”r_code
);

2756 
ev’t_»suÉ
 = 
”r_code
;

2757 
nÙify_­p
 = 
çl£
;

2763 
BLE_GAP_EVT_AUTH_STATUS
:

2765 
	`DM_LOG
("[DM]: >> BLE_GAP_EVT_AUTH_STATUS, status %08X\r\n",

2766 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
.auth_status);

2768 
m_­¶iÿtiÚ_bË
[0].
¡©e
 &ğ(~
STATE_CONTROL_PROCEDURE_IN_PROGRESS
);

2769 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 &ğ(~
STATE_PAIRING
);

2770 
ev’t
.
ev’t_id
 = 
DM_EVT_SECURITY_SETUP_COMPLETE
;

2771 
nÙify_­p
 = 
Œue
;

2773 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
.auth_¡©u !ğ
BLE_GAP_SEC_STATUS_SUCCESS
)

2776 ià((
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 & 
STATE_BOND_INFO_UPDATE
)

2777 !ğ
STATE_BOND_INFO_UPDATE
)

2780 
»t_code_t
 
»suÉ
 = 
	`deviû_š¡ªû_ä“
(
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
);

2781 (è
»suÉ
;

2782 
ev’t_»suÉ
 = 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
.auth_status;

2787 
	`DM_DUMP
((
ušt8_t
 *)&
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
,

2788 (
bË_g­_evt_auth_¡©us_t
));

2789 
	`DM_DUMP
((
ušt8_t
 *)&
m_bÚd_bË
[
šdex
], (
bÚd_cÚ‹xt_t
));

2791 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
.
bÚded
 == 1)

2793 ià(
hªdË
.
deviû_id
 !ğ
DM_INVALID_ID
)

2795 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_BONDED
;

2798 ià(
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
auth_¡©us
.
kdi¡_³”
.
id
 == 1)

2800 
m_³”_bË
[
hªdË
.
deviû_id
].
id_b™m­
 &ğ(~
IRK_ENTRY
);

2803 ià(
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
 !ğ
DM_INVALID_ID
)

2805 
	`DM_LOG
("[DM]:[CI 0x%02X]:[DI 0x%02X]: Bonded!\r\n",

2806 
šdex
,

2807 
hªdË
.
deviû_id
);

2809 ià(
m_cÚÃùiÚ_bË
[
šdex
].
³”_addr
.
addr_ty³
 !=

2810 
BLE_GAP_ADDR_TYPE_RANDOM_PRIVATE_RESOLVABLE
)

2812 
m_³”_bË
[
hªdË
.
deviû_id
].
³”_id
.
id_addr_šfo
 =

2813 
m_cÚÃùiÚ_bË
[
šdex
].
³”_addr
;

2814 
m_³”_bË
[
hªdË
.
deviû_id
].
id_b™m­
 &ğ(~
ADDR_ENTRY
);

2816 
	`DM_DUMP
((
ušt8_t
 *)&
m_³”_bË
[
hªdË
.
deviû_id
].
³”_id
.
id_addr_šfo
,

2817 (
m_³”_bË
[
hªdË
.
deviû_id
].
³”_id
.
id_addr_šfo
));

2822 
m_³”_bË
[
hªdË
.
deviû_id
].
ediv
 = 
m_bÚd_bË
[
šdex
].
³”_’c_key
.
ma¡”_id
.ediv;

2823 
m_³”_bË
[
hªdË
.
deviû_id
].
id_b™m­
 &ğ(~
IRK_ENTRY
);

2826 
	`deviû_cÚ‹xt_¡Üe
(&
hªdË
, 
FIRST_BOND_STORE
);

2838 
BLE_GAP_EVT_CONN_SEC_UPDATE
:

2839 
	`DM_LOG
("[DM]: >> BLE_GAP_EVT_CONN_SEC_UPDATE, Mode 0x%02X, Level 0x%02X\r\n",

2840 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚn_£c_upd©e
.
cÚn_£c
.
£c_mode
.
sm
,

2841 
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚn_£c_upd©e
.
cÚn_£c
.
£c_mode
.
lv
);

2843 ià((
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚn_£c_upd©e
.
cÚn_£c
.
£c_mode
.
lv
 == 1) &&

2844 (
p_bË_evt
->
evt
.
g­_evt
.
·¿ms
.
cÚn_£c_upd©e
.
cÚn_£c
.
£c_mode
.
sm
 == 1) &&

2845 ((
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 & 
STATE_BONDED
) == STATE_BONDED))

2848 
	`mem£t
(
m_g©ts_bË
[
šdex
].
©Œibu‹s
, 0, 
DM_GATT_SERVER_ATTR_MAX_SIZE
);

2850 
ev’t
.
ev’t_id
 = 
DM_EVT_SECURITY_SETUP_REFRESH
;

2851 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_PAIRING_PENDING
;

2852 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_BOND_INFO_UPDATE
;

2853 
m_­¶iÿtiÚ_bË
[0].
¡©e
 |ğ
STATE_QUEUED_CONTROL_REQUEST
;

2857 
m_cÚÃùiÚ_bË
[
šdex
].
¡©e
 |ğ
STATE_LINK_ENCRYPTED
;

2858 
ev’t
.
ev’t_id
 = 
DM_EVT_LINK_SECURED
;

2861 
”r_code
 = 
m_£rviû_cÚ‹xt_­¶y
[
m_­¶iÿtiÚ_bË
[0].
£rviû
](&
hªdË
);

2863 ià(
”r_code
 !ğ
NRF_SUCCESS
)

2865 
	`DM_ERR
("[DM]:[CI 0x%02X]:[DI 0x%02X]: Failedo‡pply service context\r\n",

2866 
hªdË
.
cÚÃùiÚ_id
,

2867 
hªdË
.
deviû_id
);

2869 
ev’t_»suÉ
 = 
DM_SERVICE_CONTEXT_NOT_APPLIED
;

2872 
ev’t_»suÉ
 = 
NRF_SUCCESS
;

2873 
nÙify_­p
 = 
Œue
;

2877 
BLE_GATTS_EVT_SYS_ATTR_MISSING
:

2878 
	`DM_LOG
("[DM]: >> BLE_GATTS_EVT_SYS_ATTR_MISSING\r\n");

2881 
ev’t_»suÉ
 = 
m_£rviû_cÚ‹xt_­¶y
[
m_­¶iÿtiÚ_bË
[0].
£rviû
](&
hªdË
);

2884 
BLE_GAP_EVT_SEC_REQUEST
:

2885 
	`DM_LOG
("[DM]: >> BLE_GAP_EVT_SEC_REQUEST\r\n");

2891 
ev’t
.
ev’t_id
 = 
DM_EVT_SECURITY_SETUP
;

2892 
nÙify_­p
 = 
Œue
;

2900 ià(
nÙify_­p
)

2902 
	`­p_evt_nÙify
(&
hªdË
, &
ev’t
, 
ev’t_»suÉ
);

2905 ià(
ev’t
.
ev’t_id
 =ğ
DM_EVT_DISCONNECTION
)

2908 
	`cÚÃùiÚ_š¡ªû_ä“
(&
šdex
);

2912 
	`UNUSED_VARIABLE
(
”r_code
);

2914 
	`DM_MUTEX_UNLOCK
();

2915 
	}
}

2918 
»t_code_t
 
	$dm_hªdË_g‘
(
ušt16_t
 
cÚn_hªdË
, 
dm_hªdË_t
 * 
p_hªdË
)

2920 
»t_code_t
 
”r_code
;

2921 
ušt32_t
 
šdex
;

2923 
	`NULL_PARAM_CHECK
(
p_hªdË
);

2924 
	`VERIFY_APP_REGISTERED
(
p_hªdË
->
­¶_id
);

2926 
p_hªdË
->
deviû_id
 = 
DM_INVALID_ID
;

2928 
”r_code
 = 
NRF_ERROR_NOT_FOUND
;

2930 
šdex
 = 0; index < 
DEVICE_MANAGER_MAX_CONNECTIONS
; index++)

2933 ià(
cÚn_hªdË
 =ğ
m_cÚÃùiÚ_bË
[
šdex
].conn_handle)

2935 
p_hªdË
->
cÚÃùiÚ_id
 = 
šdex
;

2936 
p_hªdË
->
deviû_id
 = 
m_cÚÃùiÚ_bË
[
šdex
].
bÚded_dev_id
;

2938 
”r_code
 = 
NRF_SUCCESS
;

2942  
”r_code
;

2943 
	}
}

	@E:\EmWorkspace\RingP\components\device\nrf.h

31 #iâdeà
NRF_H


32 
	#NRF_H


	)

35 
	#MDK_MAJOR_VERSION
 8

	)

36 
	#MDK_MINOR_VERSION
 5

	)

37 
	#MDK_MICRO_VERSION
 0

	)

39 #ià
defšed
(
_WIN32
)

41 #–ià
defšed
(
__unix
)

43 #–ià
defšed
(
__APPLE__
)

48 #ià
defšed
 (
NRF51
)

49 
	~"Äf51.h
"

50 
	~"Äf51_b™f›lds.h
"

51 
	~"Äf51_d•»ÿ‹d.h
"

52 #–ià
defšed
 (
NRF52
)

53 
	~"Äf52.h
"

54 
	~"Äf52_b™f›lds.h
"

55 
	~"Äf51_to_Äf52.h
"

56 
	~"Äf52_Çme_chªge.h
"

61 
	~"comp”_ab¡¿ùiÚ.h
"

	@E:\EmWorkspace\RingP\components\device\nrf51.h

55 #iâdeà
NRF51_H


56 
	#NRF51_H


	)

58 #ifdeà
__ılu¥lus


67 
Re£t_IRQn
 = -15,

68 
NÚMaskabËIÁ_IRQn
 = -14,

69 
H¬dFauÉ_IRQn
 = -13,

70 
SVC®l_IRQn
 = -5,

71 
DebugMÚ™Ü_IRQn
 = -4,

72 
P’dSV_IRQn
 = -2,

73 
SysTick_IRQn
 = -1,

75 
POWER_CLOCK_IRQn
 = 0,

76 
RADIO_IRQn
 = 1,

77 
UART0_IRQn
 = 2,

78 
SPI0_TWI0_IRQn
 = 3,

79 
SPI1_TWI1_IRQn
 = 4,

80 
GPIOTE_IRQn
 = 6,

81 
ADC_IRQn
 = 7,

82 
TIMER0_IRQn
 = 8,

83 
TIMER1_IRQn
 = 9,

84 
TIMER2_IRQn
 = 10,

85 
RTC0_IRQn
 = 11,

86 
TEMP_IRQn
 = 12,

87 
RNG_IRQn
 = 13,

88 
ECB_IRQn
 = 14,

89 
CCM_AAR_IRQn
 = 15,

90 
WDT_IRQn
 = 16,

91 
RTC1_IRQn
 = 17,

92 
QDEC_IRQn
 = 18,

93 
LPCOMP_IRQn
 = 19,

94 
SWI0_IRQn
 = 20,

95 
SWI1_IRQn
 = 21,

96 
SWI2_IRQn
 = 22,

97 
SWI3_IRQn
 = 23,

98 
SWI4_IRQn
 = 24,

99 
SWI5_IRQn
 = 25

100 } 
	tIRQn_Ty³
;

113 
	#__CM0_REV
 0x0301

	)

114 
	#__MPU_PRESENT
 0

	)

115 
	#__NVIC_PRIO_BITS
 2

	)

116 
	#__V’dÜ_SysTickCÚfig
 0

	)

119 
	~"cÜe_cm0.h
"

120 
	~"sy¡em_Äf51.h
"

134 #ià
defšed
(
__CC_ARM
)

135 #´agm¨
push


136 #´agm¨
ªÚ_uniÚs


137 #–ià
defšed
(
__ICCARM__
)

138 #´agm¨
Ïnguage
=
ex‹nded


139 #–ià
defšed
(
__GNUC__
)

141 #–ià
defšed
(
__TMS470__
)

143 #–ià
defšed
(
__TASKING__
)

144 #´agm¨
w¬nšg
 586

146 #w¬nšg 
NÙ
 
suµÜ‹d
 
comp”
 
ty³


151 
__IO
 
ušt32_t
 
CPU0
;

152 
__IO
 
ušt32_t
 
SPIS1
;

153 
__IO
 
ušt32_t
 
RADIO
;

154 
__IO
 
ušt32_t
 
ECB
;

155 
__IO
 
ušt32_t
 
CCM
;

156 
__IO
 
ušt32_t
 
AAR
;

157 } 
	tAMLI_RAMPRI_Ty³
;

160 
__IO
 
ušt32_t
 
SCK
;

161 
__IO
 
ušt32_t
 
MOSI
;

162 
__IO
 
ušt32_t
 
MISO
;

163 } 
	tSPIM_PSEL_Ty³
;

166 
__IO
 
ušt32_t
 
PTR
;

167 
__IO
 
ušt32_t
 
MAXCNT
;

168 
__I
 
ušt32_t
 
AMOUNT
;

169 } 
	tSPIM_RXD_Ty³
;

172 
__IO
 
ušt32_t
 
PTR
;

173 
__IO
 
ušt32_t
 
MAXCNT
;

174 
__I
 
ušt32_t
 
AMOUNT
;

175 } 
	tSPIM_TXD_Ty³
;

178 
__O
 
ušt32_t
 
EN
;

179 
__O
 
ušt32_t
 
DIS
;

180 } 
	tPPI_TASKS_CHG_Ty³
;

183 
__IO
 
ušt32_t
 
EEP
;

184 
__IO
 
ušt32_t
 
TEP
;

185 } 
	tPPI_CH_Ty³
;

198 
__I
 
ušt32_t
 
RESERVED0
[30];

199 
__O
 
ušt32_t
 
TASKS_CONSTLAT
;

200 
__O
 
ušt32_t
 
TASKS_LOWPWR
;

201 
__I
 
ušt32_t
 
RESERVED1
[34];

202 
__IO
 
ušt32_t
 
EVENTS_POFWARN
;

203 
__I
 
ušt32_t
 
RESERVED2
[126];

204 
__IO
 
ušt32_t
 
INTENSET
;

205 
__IO
 
ušt32_t
 
INTENCLR
;

206 
__I
 
ušt32_t
 
RESERVED3
[61];

207 
__IO
 
ušt32_t
 
RESETREAS
;

208 
__I
 
ušt32_t
 
RESERVED4
[9];

209 
__I
 
ušt32_t
 
RAMSTATUS
;

210 
__I
 
ušt32_t
 
RESERVED5
[53];

211 
__O
 
ušt32_t
 
SYSTEMOFF
;

212 
__I
 
ušt32_t
 
RESERVED6
[3];

213 
__IO
 
ušt32_t
 
POFCON
;

214 
__I
 
ušt32_t
 
RESERVED7
[2];

215 
__IO
 
ušt32_t
 
GPREGRET
;

217 
__I
 
ušt32_t
 
RESERVED8
;

218 
__IO
 
ušt32_t
 
RAMON
;

219 
__I
 
ušt32_t
 
RESERVED9
[7];

220 
__IO
 
ušt32_t
 
RESET
;

222 
__I
 
ušt32_t
 
RESERVED10
[3];

223 
__IO
 
ušt32_t
 
RAMONB
;

224 
__I
 
ušt32_t
 
RESERVED11
[8];

225 
__IO
 
ušt32_t
 
DCDCEN
;

226 
__I
 
ušt32_t
 
RESERVED12
[291];

227 
__IO
 
ušt32_t
 
DCDCFORCE
;

228 } 
	tNRF_POWER_Ty³
;

241 
__O
 
ušt32_t
 
TASKS_HFCLKSTART
;

242 
__O
 
ušt32_t
 
TASKS_HFCLKSTOP
;

243 
__O
 
ušt32_t
 
TASKS_LFCLKSTART
;

244 
__O
 
ušt32_t
 
TASKS_LFCLKSTOP
;

245 
__O
 
ušt32_t
 
TASKS_CAL
;

246 
__O
 
ušt32_t
 
TASKS_CTSTART
;

247 
__O
 
ušt32_t
 
TASKS_CTSTOP
;

248 
__I
 
ušt32_t
 
RESERVED0
[57];

249 
__IO
 
ušt32_t
 
EVENTS_HFCLKSTARTED
;

250 
__IO
 
ušt32_t
 
EVENTS_LFCLKSTARTED
;

251 
__I
 
ušt32_t
 
RESERVED1
;

252 
__IO
 
ušt32_t
 
EVENTS_DONE
;

253 
__IO
 
ušt32_t
 
EVENTS_CTTO
;

254 
__I
 
ušt32_t
 
RESERVED2
[124];

255 
__IO
 
ušt32_t
 
INTENSET
;

256 
__IO
 
ušt32_t
 
INTENCLR
;

257 
__I
 
ušt32_t
 
RESERVED3
[63];

258 
__I
 
ušt32_t
 
HFCLKRUN
;

259 
__I
 
ušt32_t
 
HFCLKSTAT
;

260 
__I
 
ušt32_t
 
RESERVED4
;

261 
__I
 
ušt32_t
 
LFCLKRUN
;

262 
__I
 
ušt32_t
 
LFCLKSTAT
;

263 
__I
 
ušt32_t
 
LFCLKSRCCOPY
;

265 
__I
 
ušt32_t
 
RESERVED5
[62];

266 
__IO
 
ušt32_t
 
LFCLKSRC
;

267 
__I
 
ušt32_t
 
RESERVED6
[7];

268 
__IO
 
ušt32_t
 
CTIV
;

269 
__I
 
ušt32_t
 
RESERVED7
[5];

270 
__IO
 
ušt32_t
 
XTALFREQ
;

271 } 
	tNRF_CLOCK_Ty³
;

284 
__I
 
ušt32_t
 
RESERVED0
[330];

285 
__IO
 
ušt32_t
 
PERR0
;

286 
__IO
 
ušt32_t
 
RLENR0
;

287 
__I
 
ušt32_t
 
RESERVED1
[52];

288 
__IO
 
ušt32_t
 
PROTENSET0
;

289 
__IO
 
ušt32_t
 
PROTENSET1
;

290 
__IO
 
ušt32_t
 
DISABLEINDEBUG
;

291 
__IO
 
ušt32_t
 
PROTBLOCKSIZE
;

292 } 
	tNRF_MPU_Ty³
;

305 
__I
 
ušt32_t
 
RESERVED0
[896];

306 
AMLI_RAMPRI_Ty³
 
RAMPRI
;

307 } 
	tNRF_AMLI_Ty³
;

320 
__O
 
ušt32_t
 
TASKS_TXEN
;

321 
__O
 
ušt32_t
 
TASKS_RXEN
;

322 
__O
 
ušt32_t
 
TASKS_START
;

323 
__O
 
ušt32_t
 
TASKS_STOP
;

324 
__O
 
ušt32_t
 
TASKS_DISABLE
;

325 
__O
 
ušt32_t
 
TASKS_RSSISTART
;

326 
__O
 
ušt32_t
 
TASKS_RSSISTOP
;

327 
__O
 
ušt32_t
 
TASKS_BCSTART
;

328 
__O
 
ušt32_t
 
TASKS_BCSTOP
;

329 
__I
 
ušt32_t
 
RESERVED0
[55];

330 
__IO
 
ušt32_t
 
EVENTS_READY
;

331 
__IO
 
ušt32_t
 
EVENTS_ADDRESS
;

332 
__IO
 
ušt32_t
 
EVENTS_PAYLOAD
;

333 
__IO
 
ušt32_t
 
EVENTS_END
;

334 
__IO
 
ušt32_t
 
EVENTS_DISABLED
;

335 
__IO
 
ušt32_t
 
EVENTS_DEVMATCH
;

336 
__IO
 
ušt32_t
 
EVENTS_DEVMISS
;

337 
__IO
 
ušt32_t
 
EVENTS_RSSIEND
;

339 
__I
 
ušt32_t
 
RESERVED1
[2];

340 
__IO
 
ušt32_t
 
EVENTS_BCMATCH
;

341 
__I
 
ušt32_t
 
RESERVED2
[53];

342 
__IO
 
ušt32_t
 
SHORTS
;

343 
__I
 
ušt32_t
 
RESERVED3
[64];

344 
__IO
 
ušt32_t
 
INTENSET
;

345 
__IO
 
ušt32_t
 
INTENCLR
;

346 
__I
 
ušt32_t
 
RESERVED4
[61];

347 
__I
 
ušt32_t
 
CRCSTATUS
;

348 
__I
 
ušt32_t
 
RESERVED5
;

349 
__I
 
ušt32_t
 
RXMATCH
;

350 
__I
 
ušt32_t
 
RXCRC
;

351 
__I
 
ušt32_t
 
DAI
;

352 
__I
 
ušt32_t
 
RESERVED6
[60];

353 
__IO
 
ušt32_t
 
PACKETPTR
;

354 
__IO
 
ušt32_t
 
FREQUENCY
;

355 
__IO
 
ušt32_t
 
TXPOWER
;

356 
__IO
 
ušt32_t
 
MODE
;

357 
__IO
 
ušt32_t
 
PCNF0
;

358 
__IO
 
ušt32_t
 
PCNF1
;

359 
__IO
 
ušt32_t
 
BASE0
;

360 
__IO
 
ušt32_t
 
BASE1
;

361 
__IO
 
ušt32_t
 
PREFIX0
;

362 
__IO
 
ušt32_t
 
PREFIX1
;

363 
__IO
 
ušt32_t
 
TXADDRESS
;

364 
__IO
 
ušt32_t
 
RXADDRESSES
;

365 
__IO
 
ušt32_t
 
CRCCNF
;

366 
__IO
 
ušt32_t
 
CRCPOLY
;

367 
__IO
 
ušt32_t
 
CRCINIT
;

368 
__IO
 
ušt32_t
 
TEST
;

369 
__IO
 
ušt32_t
 
TIFS
;

370 
__I
 
ušt32_t
 
RSSISAMPLE
;

371 
__I
 
ušt32_t
 
RESERVED7
;

372 
__I
 
ušt32_t
 
STATE
;

373 
__IO
 
ušt32_t
 
DATAWHITEIV
;

374 
__I
 
ušt32_t
 
RESERVED8
[2];

375 
__IO
 
ušt32_t
 
BCC
;

376 
__I
 
ušt32_t
 
RESERVED9
[39];

377 
__IO
 
ušt32_t
 
DAB
[8];

378 
__IO
 
ušt32_t
 
DAP
[8];

379 
__IO
 
ušt32_t
 
DACNF
;

380 
__I
 
ušt32_t
 
RESERVED10
[56];

381 
__IO
 
ušt32_t
 
OVERRIDE0
;

382 
__IO
 
ušt32_t
 
OVERRIDE1
;

383 
__IO
 
ušt32_t
 
OVERRIDE2
;

384 
__IO
 
ušt32_t
 
OVERRIDE3
;

385 
__IO
 
ušt32_t
 
OVERRIDE4
;

386 
__I
 
ušt32_t
 
RESERVED11
[561];

387 
__IO
 
ušt32_t
 
POWER
;

388 } 
	tNRF_RADIO_Ty³
;

401 
__O
 
ušt32_t
 
TASKS_STARTRX
;

402 
__O
 
ušt32_t
 
TASKS_STOPRX
;

403 
__O
 
ušt32_t
 
TASKS_STARTTX
;

404 
__O
 
ušt32_t
 
TASKS_STOPTX
;

405 
__I
 
ušt32_t
 
RESERVED0
[3];

406 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

407 
__I
 
ušt32_t
 
RESERVED1
[56];

408 
__IO
 
ušt32_t
 
EVENTS_CTS
;

409 
__IO
 
ušt32_t
 
EVENTS_NCTS
;

410 
__IO
 
ušt32_t
 
EVENTS_RXDRDY
;

411 
__I
 
ušt32_t
 
RESERVED2
[4];

412 
__IO
 
ušt32_t
 
EVENTS_TXDRDY
;

413 
__I
 
ušt32_t
 
RESERVED3
;

414 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

415 
__I
 
ušt32_t
 
RESERVED4
[7];

416 
__IO
 
ušt32_t
 
EVENTS_RXTO
;

417 
__I
 
ušt32_t
 
RESERVED5
[46];

418 
__IO
 
ušt32_t
 
SHORTS
;

419 
__I
 
ušt32_t
 
RESERVED6
[64];

420 
__IO
 
ušt32_t
 
INTENSET
;

421 
__IO
 
ušt32_t
 
INTENCLR
;

422 
__I
 
ušt32_t
 
RESERVED7
[93];

423 
__IO
 
ušt32_t
 
ERRORSRC
;

424 
__I
 
ušt32_t
 
RESERVED8
[31];

425 
__IO
 
ušt32_t
 
ENABLE
;

426 
__I
 
ušt32_t
 
RESERVED9
;

427 
__IO
 
ušt32_t
 
PSELRTS
;

428 
__IO
 
ušt32_t
 
PSELTXD
;

429 
__IO
 
ušt32_t
 
PSELCTS
;

430 
__IO
 
ušt32_t
 
PSELRXD
;

431 
__I
 
ušt32_t
 
RXD
;

434 
__O
 
ušt32_t
 
TXD
;

435 
__I
 
ušt32_t
 
RESERVED10
;

436 
__IO
 
ušt32_t
 
BAUDRATE
;

437 
__I
 
ušt32_t
 
RESERVED11
[17];

438 
__IO
 
ušt32_t
 
CONFIG
;

439 
__I
 
ušt32_t
 
RESERVED12
[675];

440 
__IO
 
ušt32_t
 
POWER
;

441 } 
	tNRF_UART_Ty³
;

454 
__I
 
ušt32_t
 
RESERVED0
[66];

455 
__IO
 
ušt32_t
 
EVENTS_READY
;

456 
__I
 
ušt32_t
 
RESERVED1
[126];

457 
__IO
 
ušt32_t
 
INTENSET
;

458 
__IO
 
ušt32_t
 
INTENCLR
;

459 
__I
 
ušt32_t
 
RESERVED2
[125];

460 
__IO
 
ušt32_t
 
ENABLE
;

461 
__I
 
ušt32_t
 
RESERVED3
;

462 
__IO
 
ušt32_t
 
PSELSCK
;

463 
__IO
 
ušt32_t
 
PSELMOSI
;

464 
__IO
 
ušt32_t
 
PSELMISO
;

465 
__I
 
ušt32_t
 
RESERVED4
;

466 
__I
 
ušt32_t
 
RXD
;

467 
__IO
 
ušt32_t
 
TXD
;

468 
__I
 
ušt32_t
 
RESERVED5
;

469 
__IO
 
ušt32_t
 
FREQUENCY
;

470 
__I
 
ušt32_t
 
RESERVED6
[11];

471 
__IO
 
ušt32_t
 
CONFIG
;

472 
__I
 
ušt32_t
 
RESERVED7
[681];

473 
__IO
 
ušt32_t
 
POWER
;

474 } 
	tNRF_SPI_Ty³
;

487 
__O
 
ušt32_t
 
TASKS_STARTRX
;

488 
__I
 
ušt32_t
 
RESERVED0
;

489 
__O
 
ušt32_t
 
TASKS_STARTTX
;

490 
__I
 
ušt32_t
 
RESERVED1
[2];

491 
__O
 
ušt32_t
 
TASKS_STOP
;

492 
__I
 
ušt32_t
 
RESERVED2
;

493 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

494 
__O
 
ušt32_t
 
TASKS_RESUME
;

495 
__I
 
ušt32_t
 
RESERVED3
[56];

496 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

497 
__IO
 
ušt32_t
 
EVENTS_RXDREADY
;

498 
__I
 
ušt32_t
 
RESERVED4
[4];

499 
__IO
 
ušt32_t
 
EVENTS_TXDSENT
;

500 
__I
 
ušt32_t
 
RESERVED5
;

501 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

502 
__I
 
ušt32_t
 
RESERVED6
[4];

503 
__IO
 
ušt32_t
 
EVENTS_BB
;

504 
__I
 
ušt32_t
 
RESERVED7
[3];

505 
__IO
 
ušt32_t
 
EVENTS_SUSPENDED
;

506 
__I
 
ušt32_t
 
RESERVED8
[45];

507 
__IO
 
ušt32_t
 
SHORTS
;

508 
__I
 
ušt32_t
 
RESERVED9
[64];

509 
__IO
 
ušt32_t
 
INTENSET
;

510 
__IO
 
ušt32_t
 
INTENCLR
;

511 
__I
 
ušt32_t
 
RESERVED10
[110];

512 
__IO
 
ušt32_t
 
ERRORSRC
;

513 
__I
 
ušt32_t
 
RESERVED11
[14];

514 
__IO
 
ušt32_t
 
ENABLE
;

515 
__I
 
ušt32_t
 
RESERVED12
;

516 
__IO
 
ušt32_t
 
PSELSCL
;

517 
__IO
 
ušt32_t
 
PSELSDA
;

518 
__I
 
ušt32_t
 
RESERVED13
[2];

519 
__I
 
ušt32_t
 
RXD
;

520 
__IO
 
ušt32_t
 
TXD
;

521 
__I
 
ušt32_t
 
RESERVED14
;

522 
__IO
 
ušt32_t
 
FREQUENCY
;

523 
__I
 
ušt32_t
 
RESERVED15
[24];

524 
__IO
 
ušt32_t
 
ADDRESS
;

525 
__I
 
ušt32_t
 
RESERVED16
[668];

526 
__IO
 
ušt32_t
 
POWER
;

527 } 
	tNRF_TWI_Ty³
;

540 
__I
 
ušt32_t
 
RESERVED0
[9];

541 
__O
 
ušt32_t
 
TASKS_ACQUIRE
;

542 
__O
 
ušt32_t
 
TASKS_RELEASE
;

543 
__I
 
ušt32_t
 
RESERVED1
[54];

544 
__IO
 
ušt32_t
 
EVENTS_END
;

545 
__I
 
ušt32_t
 
RESERVED2
[2];

546 
__IO
 
ušt32_t
 
EVENTS_ENDRX
;

547 
__I
 
ušt32_t
 
RESERVED3
[5];

548 
__IO
 
ušt32_t
 
EVENTS_ACQUIRED
;

549 
__I
 
ušt32_t
 
RESERVED4
[53];

550 
__IO
 
ušt32_t
 
SHORTS
;

551 
__I
 
ušt32_t
 
RESERVED5
[64];

552 
__IO
 
ušt32_t
 
INTENSET
;

553 
__IO
 
ušt32_t
 
INTENCLR
;

554 
__I
 
ušt32_t
 
RESERVED6
[61];

555 
__I
 
ušt32_t
 
SEMSTAT
;

556 
__I
 
ušt32_t
 
RESERVED7
[15];

557 
__IO
 
ušt32_t
 
STATUS
;

558 
__I
 
ušt32_t
 
RESERVED8
[47];

559 
__IO
 
ušt32_t
 
ENABLE
;

560 
__I
 
ušt32_t
 
RESERVED9
;

561 
__IO
 
ušt32_t
 
PSELSCK
;

562 
__IO
 
ušt32_t
 
PSELMISO
;

563 
__IO
 
ušt32_t
 
PSELMOSI
;

564 
__IO
 
ušt32_t
 
PSELCSN
;

565 
__I
 
ušt32_t
 
RESERVED10
[7];

566 
__IO
 
ušt32_t
 
RXDPTR
;

567 
__IO
 
ušt32_t
 
MAXRX
;

568 
__I
 
ušt32_t
 
AMOUNTRX
;

569 
__I
 
ušt32_t
 
RESERVED11
;

570 
__IO
 
ušt32_t
 
TXDPTR
;

571 
__IO
 
ušt32_t
 
MAXTX
;

572 
__I
 
ušt32_t
 
AMOUNTTX
;

573 
__I
 
ušt32_t
 
RESERVED12
;

574 
__IO
 
ušt32_t
 
CONFIG
;

575 
__I
 
ušt32_t
 
RESERVED13
;

576 
__IO
 
ušt32_t
 
DEF
;

577 
__I
 
ušt32_t
 
RESERVED14
[24];

578 
__IO
 
ušt32_t
 
ORC
;

579 
__I
 
ušt32_t
 
RESERVED15
[654];

580 
__IO
 
ušt32_t
 
POWER
;

581 } 
	tNRF_SPIS_Ty³
;

594 
__I
 
ušt32_t
 
RESERVED0
[4];

595 
__O
 
ušt32_t
 
TASKS_START
;

596 
__O
 
ušt32_t
 
TASKS_STOP
;

597 
__I
 
ušt32_t
 
RESERVED1
;

598 
__O
 
ušt32_t
 
TASKS_SUSPEND
;

599 
__O
 
ušt32_t
 
TASKS_RESUME
;

600 
__I
 
ušt32_t
 
RESERVED2
[56];

601 
__IO
 
ušt32_t
 
EVENTS_STOPPED
;

602 
__I
 
ušt32_t
 
RESERVED3
[2];

603 
__IO
 
ušt32_t
 
EVENTS_ENDRX
;

604 
__I
 
ušt32_t
 
RESERVED4
[3];

605 
__IO
 
ušt32_t
 
EVENTS_ENDTX
;

606 
__I
 
ušt32_t
 
RESERVED5
[10];

607 
__IO
 
ušt32_t
 
EVENTS_STARTED
;

608 
__I
 
ušt32_t
 
RESERVED6
[109];

609 
__IO
 
ušt32_t
 
INTENSET
;

610 
__IO
 
ušt32_t
 
INTENCLR
;

611 
__I
 
ušt32_t
 
RESERVED7
[125];

612 
__IO
 
ušt32_t
 
ENABLE
;

613 
__I
 
ušt32_t
 
RESERVED8
;

614 
SPIM_PSEL_Ty³
 
PSEL
;

615 
__I
 
ušt32_t
 
RESERVED9
[4];

616 
__IO
 
ušt32_t
 
FREQUENCY
;

617 
__I
 
ušt32_t
 
RESERVED10
[3];

618 
SPIM_RXD_Ty³
 
RXD
;

619 
__I
 
ušt32_t
 
RESERVED11
;

620 
SPIM_TXD_Ty³
 
TXD
;

621 
__I
 
ušt32_t
 
RESERVED12
;

622 
__IO
 
ušt32_t
 
CONFIG
;

623 
__I
 
ušt32_t
 
RESERVED13
[26];

624 
__IO
 
ušt32_t
 
ORC
;

625 
__I
 
ušt32_t
 
RESERVED14
[654];

626 
__IO
 
ušt32_t
 
POWER
;

627 } 
	tNRF_SPIM_Ty³
;

640 
__O
 
ušt32_t
 
TASKS_OUT
[4];

641 
__I
 
ušt32_t
 
RESERVED0
[60];

642 
__IO
 
ušt32_t
 
EVENTS_IN
[4];

643 
__I
 
ušt32_t
 
RESERVED1
[27];

644 
__IO
 
ušt32_t
 
EVENTS_PORT
;

645 
__I
 
ušt32_t
 
RESERVED2
[97];

646 
__IO
 
ušt32_t
 
INTENSET
;

647 
__IO
 
ušt32_t
 
INTENCLR
;

648 
__I
 
ušt32_t
 
RESERVED3
[129];

649 
__IO
 
ušt32_t
 
CONFIG
[4];

650 
__I
 
ušt32_t
 
RESERVED4
[695];

651 
__IO
 
ušt32_t
 
POWER
;

652 } 
	tNRF_GPIOTE_Ty³
;

665 
__O
 
ušt32_t
 
TASKS_START
;

666 
__O
 
ušt32_t
 
TASKS_STOP
;

667 
__I
 
ušt32_t
 
RESERVED0
[62];

668 
__IO
 
ušt32_t
 
EVENTS_END
;

669 
__I
 
ušt32_t
 
RESERVED1
[128];

670 
__IO
 
ušt32_t
 
INTENSET
;

671 
__IO
 
ušt32_t
 
INTENCLR
;

672 
__I
 
ušt32_t
 
RESERVED2
[61];

673 
__I
 
ušt32_t
 
BUSY
;

674 
__I
 
ušt32_t
 
RESERVED3
[63];

675 
__IO
 
ušt32_t
 
ENABLE
;

676 
__IO
 
ušt32_t
 
CONFIG
;

677 
__I
 
ušt32_t
 
RESULT
;

678 
__I
 
ušt32_t
 
RESERVED4
[700];

679 
__IO
 
ušt32_t
 
POWER
;

680 } 
	tNRF_ADC_Ty³
;

693 
__O
 
ušt32_t
 
TASKS_START
;

694 
__O
 
ušt32_t
 
TASKS_STOP
;

695 
__O
 
ušt32_t
 
TASKS_COUNT
;

696 
__O
 
ušt32_t
 
TASKS_CLEAR
;

697 
__O
 
ušt32_t
 
TASKS_SHUTDOWN
;

698 
__I
 
ušt32_t
 
RESERVED0
[11];

699 
__O
 
ušt32_t
 
TASKS_CAPTURE
[4];

700 
__I
 
ušt32_t
 
RESERVED1
[60];

701 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

702 
__I
 
ušt32_t
 
RESERVED2
[44];

703 
__IO
 
ušt32_t
 
SHORTS
;

704 
__I
 
ušt32_t
 
RESERVED3
[64];

705 
__IO
 
ušt32_t
 
INTENSET
;

706 
__IO
 
ušt32_t
 
INTENCLR
;

707 
__I
 
ušt32_t
 
RESERVED4
[126];

708 
__IO
 
ušt32_t
 
MODE
;

709 
__IO
 
ušt32_t
 
BITMODE
;

710 
__I
 
ušt32_t
 
RESERVED5
;

711 
__IO
 
ušt32_t
 
PRESCALER
;

713 
__I
 
ušt32_t
 
RESERVED6
[11];

714 
__IO
 
ušt32_t
 
CC
[4];

715 
__I
 
ušt32_t
 
RESERVED7
[683];

716 
__IO
 
ušt32_t
 
POWER
;

717 } 
	tNRF_TIMER_Ty³
;

730 
__O
 
ušt32_t
 
TASKS_START
;

731 
__O
 
ušt32_t
 
TASKS_STOP
;

732 
__O
 
ušt32_t
 
TASKS_CLEAR
;

733 
__O
 
ušt32_t
 
TASKS_TRIGOVRFLW
;

734 
__I
 
ušt32_t
 
RESERVED0
[60];

735 
__IO
 
ušt32_t
 
EVENTS_TICK
;

736 
__IO
 
ušt32_t
 
EVENTS_OVRFLW
;

737 
__I
 
ušt32_t
 
RESERVED1
[14];

738 
__IO
 
ušt32_t
 
EVENTS_COMPARE
[4];

739 
__I
 
ušt32_t
 
RESERVED2
[109];

740 
__IO
 
ušt32_t
 
INTENSET
;

741 
__IO
 
ušt32_t
 
INTENCLR
;

742 
__I
 
ušt32_t
 
RESERVED3
[13];

743 
__IO
 
ušt32_t
 
EVTEN
;

744 
__IO
 
ušt32_t
 
EVTENSET
;

746 
__IO
 
ušt32_t
 
EVTENCLR
;

748 
__I
 
ušt32_t
 
RESERVED4
[110];

749 
__I
 
ušt32_t
 
COUNTER
;

750 
__IO
 
ušt32_t
 
PRESCALER
;

752 
__I
 
ušt32_t
 
RESERVED5
[13];

753 
__IO
 
ušt32_t
 
CC
[4];

754 
__I
 
ušt32_t
 
RESERVED6
[683];

755 
__IO
 
ušt32_t
 
POWER
;

756 } 
	tNRF_RTC_Ty³
;

769 
__O
 
ušt32_t
 
TASKS_START
;

770 
__O
 
ušt32_t
 
TASKS_STOP
;

771 
__I
 
ušt32_t
 
RESERVED0
[62];

772 
__IO
 
ušt32_t
 
EVENTS_DATARDY
;

773 
__I
 
ušt32_t
 
RESERVED1
[128];

774 
__IO
 
ušt32_t
 
INTENSET
;

775 
__IO
 
ušt32_t
 
INTENCLR
;

776 
__I
 
ušt32_t
 
RESERVED2
[127];

777 
__I
 
št32_t
 
TEMP
;

778 
__I
 
ušt32_t
 
RESERVED3
[700];

779 
__IO
 
ušt32_t
 
POWER
;

780 } 
	tNRF_TEMP_Ty³
;

793 
__O
 
ušt32_t
 
TASKS_START
;

794 
__O
 
ušt32_t
 
TASKS_STOP
;

795 
__I
 
ušt32_t
 
RESERVED0
[62];

796 
__IO
 
ušt32_t
 
EVENTS_VALRDY
;

797 
__I
 
ušt32_t
 
RESERVED1
[63];

798 
__IO
 
ušt32_t
 
SHORTS
;

799 
__I
 
ušt32_t
 
RESERVED2
[64];

800 
__IO
 
ušt32_t
 
INTENSET
;

801 
__IO
 
ušt32_t
 
INTENCLR
;

802 
__I
 
ušt32_t
 
RESERVED3
[126];

803 
__IO
 
ušt32_t
 
CONFIG
;

804 
__I
 
ušt32_t
 
VALUE
;

805 
__I
 
ušt32_t
 
RESERVED4
[700];

806 
__IO
 
ušt32_t
 
POWER
;

807 } 
	tNRF_RNG_Ty³
;

820 
__O
 
ušt32_t
 
TASKS_STARTECB
;

823 
__O
 
ušt32_t
 
TASKS_STOPECB
;

825 
__I
 
ušt32_t
 
RESERVED0
[62];

826 
__IO
 
ušt32_t
 
EVENTS_ENDECB
;

827 
__IO
 
ušt32_t
 
EVENTS_ERRORECB
;

829 
__I
 
ušt32_t
 
RESERVED1
[127];

830 
__IO
 
ušt32_t
 
INTENSET
;

831 
__IO
 
ušt32_t
 
INTENCLR
;

832 
__I
 
ušt32_t
 
RESERVED2
[126];

833 
__IO
 
ušt32_t
 
ECBDATAPTR
;

834 
__I
 
ušt32_t
 
RESERVED3
[701];

835 
__IO
 
ušt32_t
 
POWER
;

836 } 
	tNRF_ECB_Ty³
;

849 
__O
 
ušt32_t
 
TASKS_START
;

851 
__I
 
ušt32_t
 
RESERVED0
;

852 
__O
 
ušt32_t
 
TASKS_STOP
;

853 
__I
 
ušt32_t
 
RESERVED1
[61];

854 
__IO
 
ušt32_t
 
EVENTS_END
;

855 
__IO
 
ušt32_t
 
EVENTS_RESOLVED
;

856 
__IO
 
ušt32_t
 
EVENTS_NOTRESOLVED
;

857 
__I
 
ušt32_t
 
RESERVED2
[126];

858 
__IO
 
ušt32_t
 
INTENSET
;

859 
__IO
 
ušt32_t
 
INTENCLR
;

860 
__I
 
ušt32_t
 
RESERVED3
[61];

861 
__I
 
ušt32_t
 
STATUS
;

862 
__I
 
ušt32_t
 
RESERVED4
[63];

863 
__IO
 
ušt32_t
 
ENABLE
;

864 
__IO
 
ušt32_t
 
NIRK
;

865 
__IO
 
ušt32_t
 
IRKPTR
;

866 
__I
 
ušt32_t
 
RESERVED5
;

867 
__IO
 
ušt32_t
 
ADDRPTR
;

868 
__IO
 
ušt32_t
 
SCRATCHPTR
;

870 
__I
 
ušt32_t
 
RESERVED6
[697];

871 
__IO
 
ušt32_t
 
POWER
;

872 } 
	tNRF_AAR_Ty³
;

885 
__O
 
ušt32_t
 
TASKS_KSGEN
;

887 
__O
 
ušt32_t
 
TASKS_CRYPT
;

889 
__O
 
ušt32_t
 
TASKS_STOP
;

890 
__I
 
ušt32_t
 
RESERVED0
[61];

891 
__IO
 
ušt32_t
 
EVENTS_ENDKSGEN
;

892 
__IO
 
ušt32_t
 
EVENTS_ENDCRYPT
;

893 
__IO
 
ušt32_t
 
EVENTS_ERROR
;

894 
__I
 
ušt32_t
 
RESERVED1
[61];

895 
__IO
 
ušt32_t
 
SHORTS
;

896 
__I
 
ušt32_t
 
RESERVED2
[64];

897 
__IO
 
ušt32_t
 
INTENSET
;

898 
__IO
 
ušt32_t
 
INTENCLR
;

899 
__I
 
ušt32_t
 
RESERVED3
[61];

900 
__I
 
ušt32_t
 
MICSTATUS
;

901 
__I
 
ušt32_t
 
RESERVED4
[63];

902 
__IO
 
ušt32_t
 
ENABLE
;

903 
__IO
 
ušt32_t
 
MODE
;

904 
__IO
 
ušt32_t
 
CNFPTR
;

905 
__IO
 
ušt32_t
 
INPTR
;

906 
__IO
 
ušt32_t
 
OUTPTR
;

907 
__IO
 
ušt32_t
 
SCRATCHPTR
;

909 
__I
 
ušt32_t
 
RESERVED5
[697];

910 
__IO
 
ušt32_t
 
POWER
;

911 } 
	tNRF_CCM_Ty³
;

924 
__O
 
ušt32_t
 
TASKS_START
;

925 
__I
 
ušt32_t
 
RESERVED0
[63];

926 
__IO
 
ušt32_t
 
EVENTS_TIMEOUT
;

927 
__I
 
ušt32_t
 
RESERVED1
[128];

928 
__IO
 
ušt32_t
 
INTENSET
;

929 
__IO
 
ušt32_t
 
INTENCLR
;

930 
__I
 
ušt32_t
 
RESERVED2
[61];

931 
__I
 
ušt32_t
 
RUNSTATUS
;

932 
__I
 
ušt32_t
 
REQSTATUS
;

933 
__I
 
ušt32_t
 
RESERVED3
[63];

934 
__IO
 
ušt32_t
 
CRV
;

935 
__IO
 
ušt32_t
 
RREN
;

936 
__IO
 
ušt32_t
 
CONFIG
;

937 
__I
 
ušt32_t
 
RESERVED4
[60];

938 
__O
 
ušt32_t
 
RR
[8];

939 
__I
 
ušt32_t
 
RESERVED5
[631];

940 
__IO
 
ušt32_t
 
POWER
;

941 } 
	tNRF_WDT_Ty³
;

954 
__O
 
ušt32_t
 
TASKS_START
;

955 
__O
 
ušt32_t
 
TASKS_STOP
;

956 
__O
 
ušt32_t
 
TASKS_READCLRACC
;

958 
__I
 
ušt32_t
 
RESERVED0
[61];

959 
__IO
 
ušt32_t
 
EVENTS_SAMPLERDY
;

960 
__IO
 
ušt32_t
 
EVENTS_REPORTRDY
;

962 
__IO
 
ušt32_t
 
EVENTS_ACCOF
;

963 
__I
 
ušt32_t
 
RESERVED1
[61];

964 
__IO
 
ušt32_t
 
SHORTS
;

965 
__I
 
ušt32_t
 
RESERVED2
[64];

966 
__IO
 
ušt32_t
 
INTENSET
;

967 
__IO
 
ušt32_t
 
INTENCLR
;

968 
__I
 
ušt32_t
 
RESERVED3
[125];

969 
__IO
 
ušt32_t
 
ENABLE
;

970 
__IO
 
ušt32_t
 
LEDPOL
;

971 
__IO
 
ušt32_t
 
SAMPLEPER
;

972 
__I
 
št32_t
 
SAMPLE
;

973 
__IO
 
ušt32_t
 
REPORTPER
;

974 
__I
 
št32_t
 
ACC
;

975 
__I
 
št32_t
 
ACCREAD
;

977 
__IO
 
ušt32_t
 
PSELLED
;

978 
__IO
 
ušt32_t
 
PSELA
;

979 
__IO
 
ušt32_t
 
PSELB
;

980 
__IO
 
ušt32_t
 
DBFEN
;

981 
__I
 
ušt32_t
 
RESERVED4
[5];

982 
__IO
 
ušt32_t
 
LEDPRE
;

983 
__I
 
ušt32_t
 
ACCDBL
;

984 
__I
 
ušt32_t
 
ACCDBLREAD
;

986 
__I
 
ušt32_t
 
RESERVED5
[684];

987 
__IO
 
ušt32_t
 
POWER
;

988 } 
	tNRF_QDEC_Ty³
;

1001 
__O
 
ušt32_t
 
TASKS_START
;

1002 
__O
 
ušt32_t
 
TASKS_STOP
;

1003 
__O
 
ušt32_t
 
TASKS_SAMPLE
;

1004 
__I
 
ušt32_t
 
RESERVED0
[61];

1005 
__IO
 
ušt32_t
 
EVENTS_READY
;

1006 
__IO
 
ušt32_t
 
EVENTS_DOWN
;

1007 
__IO
 
ušt32_t
 
EVENTS_UP
;

1008 
__IO
 
ušt32_t
 
EVENTS_CROSS
;

1009 
__I
 
ušt32_t
 
RESERVED1
[60];

1010 
__IO
 
ušt32_t
 
SHORTS
;

1011 
__I
 
ušt32_t
 
RESERVED2
[64];

1012 
__IO
 
ušt32_t
 
INTENSET
;

1013 
__IO
 
ušt32_t
 
INTENCLR
;

1014 
__I
 
ušt32_t
 
RESERVED3
[61];

1015 
__I
 
ušt32_t
 
RESULT
;

1016 
__I
 
ušt32_t
 
RESERVED4
[63];

1017 
__IO
 
ušt32_t
 
ENABLE
;

1018 
__IO
 
ušt32_t
 
PSEL
;

1019 
__IO
 
ušt32_t
 
REFSEL
;

1020 
__IO
 
ušt32_t
 
EXTREFSEL
;

1021 
__I
 
ušt32_t
 
RESERVED5
[4];

1022 
__IO
 
ušt32_t
 
ANADETECT
;

1023 
__I
 
ušt32_t
 
RESERVED6
[694];

1024 
__IO
 
ušt32_t
 
POWER
;

1025 } 
	tNRF_LPCOMP_Ty³
;

1038 
__I
 
ušt32_t
 
UNUSED
;

1039 } 
	tNRF_SWI_Ty³
;

1052 
__I
 
ušt32_t
 
RESERVED0
[256];

1053 
__I
 
ušt32_t
 
READY
;

1054 
__I
 
ušt32_t
 
RESERVED1
[64];

1055 
__IO
 
ušt32_t
 
CONFIG
;

1058 
__IO
 
ušt32_t
 
ERASEPCR1
;

1059 
__IO
 
ušt32_t
 
ERASEPAGE
;

1061 
__IO
 
ušt32_t
 
ERASEALL
;

1062 
__IO
 
ušt32_t
 
ERASEPCR0
;

1063 
__IO
 
ušt32_t
 
ERASEUICR
;

1064 } 
	tNRF_NVMC_Ty³
;

1077 
PPI_TASKS_CHG_Ty³
 
TASKS_CHG
[4];

1078 
__I
 
ušt32_t
 
RESERVED0
[312];

1079 
__IO
 
ušt32_t
 
CHEN
;

1080 
__IO
 
ušt32_t
 
CHENSET
;

1081 
__IO
 
ušt32_t
 
CHENCLR
;

1082 
__I
 
ušt32_t
 
RESERVED1
;

1083 
PPI_CH_Ty³
 
CH
[16];

1084 
__I
 
ušt32_t
 
RESERVED2
[156];

1085 
__IO
 
ušt32_t
 
CHG
[4];

1086 } 
	tNRF_PPI_Ty³
;

1099 
__I
 
ušt32_t
 
RESERVED0
[4];

1100 
__I
 
ušt32_t
 
CODEPAGESIZE
;

1101 
__I
 
ušt32_t
 
CODESIZE
;

1102 
__I
 
ušt32_t
 
RESERVED1
[4];

1103 
__I
 
ušt32_t
 
CLENR0
;

1104 
__I
 
ušt32_t
 
PPFC
;

1105 
__I
 
ušt32_t
 
RESERVED2
;

1106 
__I
 
ušt32_t
 
NUMRAMBLOCK
;

1109 
__I
 
ušt32_t
 
SIZERAMBLOCK
[4];

1112 
__I
 
ušt32_t
 
SIZERAMBLOCKS
;

1114 
__I
 
ušt32_t
 
RESERVED3
[5];

1115 
__I
 
ušt32_t
 
CONFIGID
;

1116 
__I
 
ušt32_t
 
DEVICEID
[2];

1117 
__I
 
ušt32_t
 
RESERVED4
[6];

1118 
__I
 
ušt32_t
 
ER
[4];

1119 
__I
 
ušt32_t
 
IR
[4];

1120 
__I
 
ušt32_t
 
DEVICEADDRTYPE
;

1121 
__I
 
ušt32_t
 
DEVICEADDR
[2];

1122 
__I
 
ušt32_t
 
OVERRIDEEN
;

1123 
__I
 
ušt32_t
 
NRF_1MBIT
[5];

1125 
__I
 
ušt32_t
 
RESERVED5
[10];

1126 
__I
 
ušt32_t
 
BLE_1MBIT
[5];

1128 } 
	tNRF_FICR_Ty³
;

1141 
__IO
 
ušt32_t
 
CLENR0
;

1142 
__IO
 
ušt32_t
 
RBPCONF
;

1143 
__IO
 
ušt32_t
 
XTALFREQ
;

1144 
__I
 
ušt32_t
 
RESERVED0
;

1145 
__I
 
ušt32_t
 
FWID
;

1148 
__IO
 
ušt32_t
 
NRFFW
[15];

1149 
__IO
 
ušt32_t
 
BOOTLOADERADDR
;

1151 
__IO
 
ušt32_t
 
NRFHW
[12];

1152 
__IO
 
ušt32_t
 
CUSTOMER
[32];

1153 } 
	tNRF_UICR_Ty³
;

1166 
__I
 
ušt32_t
 
RESERVED0
[321];

1167 
__IO
 
ušt32_t
 
OUT
;

1168 
__IO
 
ušt32_t
 
OUTSET
;

1169 
__IO
 
ušt32_t
 
OUTCLR
;

1170 
__I
 
ušt32_t
 
IN
;

1171 
__IO
 
ušt32_t
 
DIR
;

1172 
__IO
 
ušt32_t
 
DIRSET
;

1173 
__IO
 
ušt32_t
 
DIRCLR
;

1174 
__I
 
ušt32_t
 
RESERVED1
[120];

1175 
__IO
 
ušt32_t
 
PIN_CNF
[32];

1176 } 
	tNRF_GPIO_Ty³
;

1180 #ià
defšed
(
__CC_ARM
)

1181 #´agm¨
pİ


1182 #–ià
defšed
(
__ICCARM__
)

1184 #–ià
defšed
(
__GNUC__
)

1186 #–ià
defšed
(
__TMS470__
)

1188 #–ià
defšed
(
__TASKING__
)

1189 #´agm¨
w¬nšg
 
»¡Üe


1191 #w¬nšg 
NÙ
 
suµÜ‹d
 
comp”
 
ty³


1201 
	#NRF_POWER_BASE
 0x40000000UL

	)

1202 
	#NRF_CLOCK_BASE
 0x40000000UL

	)

1203 
	#NRF_MPU_BASE
 0x40000000UL

	)

1204 
	#NRF_AMLI_BASE
 0x40000000UL

	)

1205 
	#NRF_RADIO_BASE
 0x40001000UL

	)

1206 
	#NRF_UART0_BASE
 0x40002000UL

	)

1207 
	#NRF_SPI0_BASE
 0x40003000UL

	)

1208 
	#NRF_TWI0_BASE
 0x40003000UL

	)

1209 
	#NRF_SPI1_BASE
 0x40004000UL

	)

1210 
	#NRF_TWI1_BASE
 0x40004000UL

	)

1211 
	#NRF_SPIS1_BASE
 0x40004000UL

	)

1212 
	#NRF_SPIM1_BASE
 0x40004000UL

	)

1213 
	#NRF_GPIOTE_BASE
 0x40006000UL

	)

1214 
	#NRF_ADC_BASE
 0x40007000UL

	)

1215 
	#NRF_TIMER0_BASE
 0x40008000UL

	)

1216 
	#NRF_TIMER1_BASE
 0x40009000UL

	)

1217 
	#NRF_TIMER2_BASE
 0x4000A000UL

	)

1218 
	#NRF_RTC0_BASE
 0x4000B000UL

	)

1219 
	#NRF_TEMP_BASE
 0x4000C000UL

	)

1220 
	#NRF_RNG_BASE
 0x4000D000UL

	)

1221 
	#NRF_ECB_BASE
 0x4000E000UL

	)

1222 
	#NRF_AAR_BASE
 0x4000F000UL

	)

1223 
	#NRF_CCM_BASE
 0x4000F000UL

	)

1224 
	#NRF_WDT_BASE
 0x40010000UL

	)

1225 
	#NRF_RTC1_BASE
 0x40011000UL

	)

1226 
	#NRF_QDEC_BASE
 0x40012000UL

	)

1227 
	#NRF_LPCOMP_BASE
 0x40013000UL

	)

1228 
	#NRF_SWI_BASE
 0x40014000UL

	)

1229 
	#NRF_NVMC_BASE
 0x4001E000UL

	)

1230 
	#NRF_PPI_BASE
 0x4001F000UL

	)

1231 
	#NRF_FICR_BASE
 0x10000000UL

	)

1232 
	#NRF_UICR_BASE
 0x10001000UL

	)

1233 
	#NRF_GPIO_BASE
 0x50000000UL

	)

1240 
	#NRF_POWER
 ((
NRF_POWER_Ty³
 *è
NRF_POWER_BASE
)

	)

1241 
	#NRF_CLOCK
 ((
NRF_CLOCK_Ty³
 *è
NRF_CLOCK_BASE
)

	)

1242 
	#NRF_MPU
 ((
NRF_MPU_Ty³
 *è
NRF_MPU_BASE
)

	)

1243 
	#NRF_AMLI
 ((
NRF_AMLI_Ty³
 *è
NRF_AMLI_BASE
)

	)

1244 
	#NRF_RADIO
 ((
NRF_RADIO_Ty³
 *è
NRF_RADIO_BASE
)

	)

1245 
	#NRF_UART0
 ((
NRF_UART_Ty³
 *è
NRF_UART0_BASE
)

	)

1246 
	#NRF_SPI0
 ((
NRF_SPI_Ty³
 *è
NRF_SPI0_BASE
)

	)

1247 
	#NRF_TWI0
 ((
NRF_TWI_Ty³
 *è
NRF_TWI0_BASE
)

	)

1248 
	#NRF_SPI1
 ((
NRF_SPI_Ty³
 *è
NRF_SPI1_BASE
)

	)

1249 
	#NRF_TWI1
 ((
NRF_TWI_Ty³
 *è
NRF_TWI1_BASE
)

	)

1250 
	#NRF_SPIS1
 ((
NRF_SPIS_Ty³
 *è
NRF_SPIS1_BASE
)

	)

1251 
	#NRF_SPIM1
 ((
NRF_SPIM_Ty³
 *è
NRF_SPIM1_BASE
)

	)

1252 
	#NRF_GPIOTE
 ((
NRF_GPIOTE_Ty³
 *è
NRF_GPIOTE_BASE
)

	)

1253 
	#NRF_ADC
 ((
NRF_ADC_Ty³
 *è
NRF_ADC_BASE
)

	)

1254 
	#NRF_TIMER0
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER0_BASE
)

	)

1255 
	#NRF_TIMER1
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER1_BASE
)

	)

1256 
	#NRF_TIMER2
 ((
NRF_TIMER_Ty³
 *è
NRF_TIMER2_BASE
)

	)

1257 
	#NRF_RTC0
 ((
NRF_RTC_Ty³
 *è
NRF_RTC0_BASE
)

	)

1258 
	#NRF_TEMP
 ((
NRF_TEMP_Ty³
 *è
NRF_TEMP_BASE
)

	)

1259 
	#NRF_RNG
 ((
NRF_RNG_Ty³
 *è
NRF_RNG_BASE
)

	)

1260 
	#NRF_ECB
 ((
NRF_ECB_Ty³
 *è
NRF_ECB_BASE
)

	)

1261 
	#NRF_AAR
 ((
NRF_AAR_Ty³
 *è
NRF_AAR_BASE
)

	)

1262 
	#NRF_CCM
 ((
NRF_CCM_Ty³
 *è
NRF_CCM_BASE
)

	)

1263 
	#NRF_WDT
 ((
NRF_WDT_Ty³
 *è
NRF_WDT_BASE
)

	)

1264 
	#NRF_RTC1
 ((
NRF_RTC_Ty³
 *è
NRF_RTC1_BASE
)

	)

1265 
	#NRF_QDEC
 ((
NRF_QDEC_Ty³
 *è
NRF_QDEC_BASE
)

	)

1266 
	#NRF_LPCOMP
 ((
NRF_LPCOMP_Ty³
 *è
NRF_LPCOMP_BASE
)

	)

1267 
	#NRF_SWI
 ((
NRF_SWI_Ty³
 *è
NRF_SWI_BASE
)

	)

1268 
	#NRF_NVMC
 ((
NRF_NVMC_Ty³
 *è
NRF_NVMC_BASE
)

	)

1269 
	#NRF_PPI
 ((
NRF_PPI_Ty³
 *è
NRF_PPI_BASE
)

	)

1270 
	#NRF_FICR
 ((
NRF_FICR_Ty³
 *è
NRF_FICR_BASE
)

	)

1271 
	#NRF_UICR
 ((
NRF_UICR_Ty³
 *è
NRF_UICR_BASE
)

	)

1272 
	#NRF_GPIO
 ((
NRF_GPIO_Ty³
 *è
NRF_GPIO_BASE
)

	)

1279 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\device\nrf51_bitfields.h

30 #iâdeà
__NRF51_BITS_H


31 
	#__NRF51_BITS_H


	)

42 
	#AAR_INTENSET_NOTRESOLVED_Pos
 (2ULè

	)

43 
	#AAR_INTENSET_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_NOTRESOLVED_Pos
è

	)

44 
	#AAR_INTENSET_NOTRESOLVED_Di§bËd
 (0ULè

	)

45 
	#AAR_INTENSET_NOTRESOLVED_EÇbËd
 (1ULè

	)

46 
	#AAR_INTENSET_NOTRESOLVED_S‘
 (1ULè

	)

49 
	#AAR_INTENSET_RESOLVED_Pos
 (1ULè

	)

50 
	#AAR_INTENSET_RESOLVED_Msk
 (0x1UL << 
AAR_INTENSET_RESOLVED_Pos
è

	)

51 
	#AAR_INTENSET_RESOLVED_Di§bËd
 (0ULè

	)

52 
	#AAR_INTENSET_RESOLVED_EÇbËd
 (1ULè

	)

53 
	#AAR_INTENSET_RESOLVED_S‘
 (1ULè

	)

56 
	#AAR_INTENSET_END_Pos
 (0ULè

	)

57 
	#AAR_INTENSET_END_Msk
 (0x1UL << 
AAR_INTENSET_END_Pos
è

	)

58 
	#AAR_INTENSET_END_Di§bËd
 (0ULè

	)

59 
	#AAR_INTENSET_END_EÇbËd
 (1ULè

	)

60 
	#AAR_INTENSET_END_S‘
 (1ULè

	)

66 
	#AAR_INTENCLR_NOTRESOLVED_Pos
 (2ULè

	)

67 
	#AAR_INTENCLR_NOTRESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_NOTRESOLVED_Pos
è

	)

68 
	#AAR_INTENCLR_NOTRESOLVED_Di§bËd
 (0ULè

	)

69 
	#AAR_INTENCLR_NOTRESOLVED_EÇbËd
 (1ULè

	)

70 
	#AAR_INTENCLR_NOTRESOLVED_CË¬
 (1ULè

	)

73 
	#AAR_INTENCLR_RESOLVED_Pos
 (1ULè

	)

74 
	#AAR_INTENCLR_RESOLVED_Msk
 (0x1UL << 
AAR_INTENCLR_RESOLVED_Pos
è

	)

75 
	#AAR_INTENCLR_RESOLVED_Di§bËd
 (0ULè

	)

76 
	#AAR_INTENCLR_RESOLVED_EÇbËd
 (1ULè

	)

77 
	#AAR_INTENCLR_RESOLVED_CË¬
 (1ULè

	)

80 
	#AAR_INTENCLR_END_Pos
 (0ULè

	)

81 
	#AAR_INTENCLR_END_Msk
 (0x1UL << 
AAR_INTENCLR_END_Pos
è

	)

82 
	#AAR_INTENCLR_END_Di§bËd
 (0ULè

	)

83 
	#AAR_INTENCLR_END_EÇbËd
 (1ULè

	)

84 
	#AAR_INTENCLR_END_CË¬
 (1ULè

	)

90 
	#AAR_STATUS_STATUS_Pos
 (0ULè

	)

91 
	#AAR_STATUS_STATUS_Msk
 (0xFUL << 
AAR_STATUS_STATUS_Pos
è

	)

97 
	#AAR_ENABLE_ENABLE_Pos
 (0ULè

	)

98 
	#AAR_ENABLE_ENABLE_Msk
 (0x3UL << 
AAR_ENABLE_ENABLE_Pos
è

	)

99 
	#AAR_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

100 
	#AAR_ENABLE_ENABLE_EÇbËd
 (0x03ULè

	)

106 
	#AAR_NIRK_NIRK_Pos
 (0ULè

	)

107 
	#AAR_NIRK_NIRK_Msk
 (0x1FUL << 
AAR_NIRK_NIRK_Pos
è

	)

113 
	#AAR_POWER_POWER_Pos
 (0ULè

	)

114 
	#AAR_POWER_POWER_Msk
 (0x1UL << 
AAR_POWER_POWER_Pos
è

	)

115 
	#AAR_POWER_POWER_Di§bËd
 (0ULè

	)

116 
	#AAR_POWER_POWER_EÇbËd
 (1ULè

	)

126 
	#ADC_INTENSET_END_Pos
 (0ULè

	)

127 
	#ADC_INTENSET_END_Msk
 (0x1UL << 
ADC_INTENSET_END_Pos
è

	)

128 
	#ADC_INTENSET_END_Di§bËd
 (0ULè

	)

129 
	#ADC_INTENSET_END_EÇbËd
 (1ULè

	)

130 
	#ADC_INTENSET_END_S‘
 (1ULè

	)

136 
	#ADC_INTENCLR_END_Pos
 (0ULè

	)

137 
	#ADC_INTENCLR_END_Msk
 (0x1UL << 
ADC_INTENCLR_END_Pos
è

	)

138 
	#ADC_INTENCLR_END_Di§bËd
 (0ULè

	)

139 
	#ADC_INTENCLR_END_EÇbËd
 (1ULè

	)

140 
	#ADC_INTENCLR_END_CË¬
 (1ULè

	)

146 
	#ADC_BUSY_BUSY_Pos
 (0ULè

	)

147 
	#ADC_BUSY_BUSY_Msk
 (0x1UL << 
ADC_BUSY_BUSY_Pos
è

	)

148 
	#ADC_BUSY_BUSY_R—dy
 (0ULè

	)

149 
	#ADC_BUSY_BUSY_Busy
 (1ULè

	)

155 
	#ADC_ENABLE_ENABLE_Pos
 (0ULè

	)

156 
	#ADC_ENABLE_ENABLE_Msk
 (0x3UL << 
ADC_ENABLE_ENABLE_Pos
è

	)

157 
	#ADC_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

158 
	#ADC_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

164 
	#ADC_CONFIG_EXTREFSEL_Pos
 (16ULè

	)

165 
	#ADC_CONFIG_EXTREFSEL_Msk
 (0x3UL << 
ADC_CONFIG_EXTREFSEL_Pos
è

	)

166 
	#ADC_CONFIG_EXTREFSEL_NÚe
 (0ULè

	)

167 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû0
 (1ULè

	)

168 
	#ADC_CONFIG_EXTREFSEL_AÇlogReã»nû1
 (2ULè

	)

171 
	#ADC_CONFIG_PSEL_Pos
 (8ULè

	)

172 
	#ADC_CONFIG_PSEL_Msk
 (0xFFUL << 
ADC_CONFIG_PSEL_Pos
è

	)

173 
	#ADC_CONFIG_PSEL_Di§bËd
 (0ULè

	)

174 
	#ADC_CONFIG_PSEL_AÇlogIÅut0
 (1ULè

	)

175 
	#ADC_CONFIG_PSEL_AÇlogIÅut1
 (2ULè

	)

176 
	#ADC_CONFIG_PSEL_AÇlogIÅut2
 (4ULè

	)

177 
	#ADC_CONFIG_PSEL_AÇlogIÅut3
 (8ULè

	)

178 
	#ADC_CONFIG_PSEL_AÇlogIÅut4
 (16ULè

	)

179 
	#ADC_CONFIG_PSEL_AÇlogIÅut5
 (32ULè

	)

180 
	#ADC_CONFIG_PSEL_AÇlogIÅut6
 (64ULè

	)

181 
	#ADC_CONFIG_PSEL_AÇlogIÅut7
 (128ULè

	)

184 
	#ADC_CONFIG_REFSEL_Pos
 (5ULè

	)

185 
	#ADC_CONFIG_REFSEL_Msk
 (0x3UL << 
ADC_CONFIG_REFSEL_Pos
è

	)

186 
	#ADC_CONFIG_REFSEL_VBG
 (0x00ULè

	)

187 
	#ADC_CONFIG_REFSEL_Ex‹º®
 (0x01ULè

	)

188 
	#ADC_CONFIG_REFSEL_SuµlyOÃH®fP»sÿlšg
 (0x02ULè

	)

189 
	#ADC_CONFIG_REFSEL_SuµlyOÃThœdP»sÿlšg
 (0x03ULè

	)

192 
	#ADC_CONFIG_INPSEL_Pos
 (2ULè

	)

193 
	#ADC_CONFIG_INPSEL_Msk
 (0x7UL << 
ADC_CONFIG_INPSEL_Pos
è

	)

194 
	#ADC_CONFIG_INPSEL_AÇlogIÅutNoP»sÿlšg
 (0x00ULè

	)

195 
	#ADC_CONFIG_INPSEL_AÇlogIÅutTwoThœdsP»sÿlšg
 (0x01ULè

	)

196 
	#ADC_CONFIG_INPSEL_AÇlogIÅutOÃThœdP»sÿlšg
 (0x02ULè

	)

197 
	#ADC_CONFIG_INPSEL_SuµlyTwoThœdsP»sÿlšg
 (0x05ULè

	)

198 
	#ADC_CONFIG_INPSEL_SuµlyOÃThœdP»sÿlšg
 (0x06ULè

	)

201 
	#ADC_CONFIG_RES_Pos
 (0ULè

	)

202 
	#ADC_CONFIG_RES_Msk
 (0x3UL << 
ADC_CONFIG_RES_Pos
è

	)

203 
	#ADC_CONFIG_RES_8b™
 (0x00ULè

	)

204 
	#ADC_CONFIG_RES_9b™
 (0x01ULè

	)

205 
	#ADC_CONFIG_RES_10b™
 (0x02ULè

	)

211 
	#ADC_RESULT_RESULT_Pos
 (0ULè

	)

212 
	#ADC_RESULT_RESULT_Msk
 (0x3FFUL << 
ADC_RESULT_RESULT_Pos
è

	)

218 
	#ADC_POWER_POWER_Pos
 (0ULè

	)

219 
	#ADC_POWER_POWER_Msk
 (0x1UL << 
ADC_POWER_POWER_Pos
è

	)

220 
	#ADC_POWER_POWER_Di§bËd
 (0ULè

	)

221 
	#ADC_POWER_POWER_EÇbËd
 (1ULè

	)

231 
	#AMLI_RAMPRI_CPU0_RAM7_Pos
 (28ULè

	)

232 
	#AMLI_RAMPRI_CPU0_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM7_Pos
è

	)

233 
	#AMLI_RAMPRI_CPU0_RAM7_Pri0
 (0x0ULè

	)

234 
	#AMLI_RAMPRI_CPU0_RAM7_Pri2
 (0x2ULè

	)

235 
	#AMLI_RAMPRI_CPU0_RAM7_Pri4
 (0x4ULè

	)

236 
	#AMLI_RAMPRI_CPU0_RAM7_Pri6
 (0x6ULè

	)

237 
	#AMLI_RAMPRI_CPU0_RAM7_Pri8
 (0x8ULè

	)

238 
	#AMLI_RAMPRI_CPU0_RAM7_Pri10
 (0xAULè

	)

239 
	#AMLI_RAMPRI_CPU0_RAM7_Pri12
 (0xCULè

	)

240 
	#AMLI_RAMPRI_CPU0_RAM7_Pri14
 (0xEULè

	)

243 
	#AMLI_RAMPRI_CPU0_RAM6_Pos
 (24ULè

	)

244 
	#AMLI_RAMPRI_CPU0_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM6_Pos
è

	)

245 
	#AMLI_RAMPRI_CPU0_RAM6_Pri0
 (0x0ULè

	)

246 
	#AMLI_RAMPRI_CPU0_RAM6_Pri2
 (0x2ULè

	)

247 
	#AMLI_RAMPRI_CPU0_RAM6_Pri4
 (0x4ULè

	)

248 
	#AMLI_RAMPRI_CPU0_RAM6_Pri6
 (0x6ULè

	)

249 
	#AMLI_RAMPRI_CPU0_RAM6_Pri8
 (0x8ULè

	)

250 
	#AMLI_RAMPRI_CPU0_RAM6_Pri10
 (0xAULè

	)

251 
	#AMLI_RAMPRI_CPU0_RAM6_Pri12
 (0xCULè

	)

252 
	#AMLI_RAMPRI_CPU0_RAM6_Pri14
 (0xEULè

	)

255 
	#AMLI_RAMPRI_CPU0_RAM5_Pos
 (20ULè

	)

256 
	#AMLI_RAMPRI_CPU0_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM5_Pos
è

	)

257 
	#AMLI_RAMPRI_CPU0_RAM5_Pri0
 (0x0ULè

	)

258 
	#AMLI_RAMPRI_CPU0_RAM5_Pri2
 (0x2ULè

	)

259 
	#AMLI_RAMPRI_CPU0_RAM5_Pri4
 (0x4ULè

	)

260 
	#AMLI_RAMPRI_CPU0_RAM5_Pri6
 (0x6ULè

	)

261 
	#AMLI_RAMPRI_CPU0_RAM5_Pri8
 (0x8ULè

	)

262 
	#AMLI_RAMPRI_CPU0_RAM5_Pri10
 (0xAULè

	)

263 
	#AMLI_RAMPRI_CPU0_RAM5_Pri12
 (0xCULè

	)

264 
	#AMLI_RAMPRI_CPU0_RAM5_Pri14
 (0xEULè

	)

267 
	#AMLI_RAMPRI_CPU0_RAM4_Pos
 (16ULè

	)

268 
	#AMLI_RAMPRI_CPU0_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM4_Pos
è

	)

269 
	#AMLI_RAMPRI_CPU0_RAM4_Pri0
 (0x0ULè

	)

270 
	#AMLI_RAMPRI_CPU0_RAM4_Pri2
 (0x2ULè

	)

271 
	#AMLI_RAMPRI_CPU0_RAM4_Pri4
 (0x4ULè

	)

272 
	#AMLI_RAMPRI_CPU0_RAM4_Pri6
 (0x6ULè

	)

273 
	#AMLI_RAMPRI_CPU0_RAM4_Pri8
 (0x8ULè

	)

274 
	#AMLI_RAMPRI_CPU0_RAM4_Pri10
 (0xAULè

	)

275 
	#AMLI_RAMPRI_CPU0_RAM4_Pri12
 (0xCULè

	)

276 
	#AMLI_RAMPRI_CPU0_RAM4_Pri14
 (0xEULè

	)

279 
	#AMLI_RAMPRI_CPU0_RAM3_Pos
 (12ULè

	)

280 
	#AMLI_RAMPRI_CPU0_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM3_Pos
è

	)

281 
	#AMLI_RAMPRI_CPU0_RAM3_Pri0
 (0x0ULè

	)

282 
	#AMLI_RAMPRI_CPU0_RAM3_Pri2
 (0x2ULè

	)

283 
	#AMLI_RAMPRI_CPU0_RAM3_Pri4
 (0x4ULè

	)

284 
	#AMLI_RAMPRI_CPU0_RAM3_Pri6
 (0x6ULè

	)

285 
	#AMLI_RAMPRI_CPU0_RAM3_Pri8
 (0x8ULè

	)

286 
	#AMLI_RAMPRI_CPU0_RAM3_Pri10
 (0xAULè

	)

287 
	#AMLI_RAMPRI_CPU0_RAM3_Pri12
 (0xCULè

	)

288 
	#AMLI_RAMPRI_CPU0_RAM3_Pri14
 (0xEULè

	)

291 
	#AMLI_RAMPRI_CPU0_RAM2_Pos
 (8ULè

	)

292 
	#AMLI_RAMPRI_CPU0_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM2_Pos
è

	)

293 
	#AMLI_RAMPRI_CPU0_RAM2_Pri0
 (0x0ULè

	)

294 
	#AMLI_RAMPRI_CPU0_RAM2_Pri2
 (0x2ULè

	)

295 
	#AMLI_RAMPRI_CPU0_RAM2_Pri4
 (0x4ULè

	)

296 
	#AMLI_RAMPRI_CPU0_RAM2_Pri6
 (0x6ULè

	)

297 
	#AMLI_RAMPRI_CPU0_RAM2_Pri8
 (0x8ULè

	)

298 
	#AMLI_RAMPRI_CPU0_RAM2_Pri10
 (0xAULè

	)

299 
	#AMLI_RAMPRI_CPU0_RAM2_Pri12
 (0xCULè

	)

300 
	#AMLI_RAMPRI_CPU0_RAM2_Pri14
 (0xEULè

	)

303 
	#AMLI_RAMPRI_CPU0_RAM1_Pos
 (4ULè

	)

304 
	#AMLI_RAMPRI_CPU0_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM1_Pos
è

	)

305 
	#AMLI_RAMPRI_CPU0_RAM1_Pri0
 (0x0ULè

	)

306 
	#AMLI_RAMPRI_CPU0_RAM1_Pri2
 (0x2ULè

	)

307 
	#AMLI_RAMPRI_CPU0_RAM1_Pri4
 (0x4ULè

	)

308 
	#AMLI_RAMPRI_CPU0_RAM1_Pri6
 (0x6ULè

	)

309 
	#AMLI_RAMPRI_CPU0_RAM1_Pri8
 (0x8ULè

	)

310 
	#AMLI_RAMPRI_CPU0_RAM1_Pri10
 (0xAULè

	)

311 
	#AMLI_RAMPRI_CPU0_RAM1_Pri12
 (0xCULè

	)

312 
	#AMLI_RAMPRI_CPU0_RAM1_Pri14
 (0xEULè

	)

315 
	#AMLI_RAMPRI_CPU0_RAM0_Pos
 (0ULè

	)

316 
	#AMLI_RAMPRI_CPU0_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CPU0_RAM0_Pos
è

	)

317 
	#AMLI_RAMPRI_CPU0_RAM0_Pri0
 (0x0ULè

	)

318 
	#AMLI_RAMPRI_CPU0_RAM0_Pri2
 (0x2ULè

	)

319 
	#AMLI_RAMPRI_CPU0_RAM0_Pri4
 (0x4ULè

	)

320 
	#AMLI_RAMPRI_CPU0_RAM0_Pri6
 (0x6ULè

	)

321 
	#AMLI_RAMPRI_CPU0_RAM0_Pri8
 (0x8ULè

	)

322 
	#AMLI_RAMPRI_CPU0_RAM0_Pri10
 (0xAULè

	)

323 
	#AMLI_RAMPRI_CPU0_RAM0_Pri12
 (0xCULè

	)

324 
	#AMLI_RAMPRI_CPU0_RAM0_Pri14
 (0xEULè

	)

330 
	#AMLI_RAMPRI_SPIS1_RAM7_Pos
 (28ULè

	)

331 
	#AMLI_RAMPRI_SPIS1_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM7_Pos
è

	)

332 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri0
 (0x0ULè

	)

333 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri2
 (0x2ULè

	)

334 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri4
 (0x4ULè

	)

335 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri6
 (0x6ULè

	)

336 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri8
 (0x8ULè

	)

337 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri10
 (0xAULè

	)

338 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri12
 (0xCULè

	)

339 
	#AMLI_RAMPRI_SPIS1_RAM7_Pri14
 (0xEULè

	)

342 
	#AMLI_RAMPRI_SPIS1_RAM6_Pos
 (24ULè

	)

343 
	#AMLI_RAMPRI_SPIS1_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM6_Pos
è

	)

344 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri0
 (0x0ULè

	)

345 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri2
 (0x2ULè

	)

346 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri4
 (0x4ULè

	)

347 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri6
 (0x6ULè

	)

348 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri8
 (0x8ULè

	)

349 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri10
 (0xAULè

	)

350 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri12
 (0xCULè

	)

351 
	#AMLI_RAMPRI_SPIS1_RAM6_Pri14
 (0xEULè

	)

354 
	#AMLI_RAMPRI_SPIS1_RAM5_Pos
 (20ULè

	)

355 
	#AMLI_RAMPRI_SPIS1_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM5_Pos
è

	)

356 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri0
 (0x0ULè

	)

357 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri2
 (0x2ULè

	)

358 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri4
 (0x4ULè

	)

359 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri6
 (0x6ULè

	)

360 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri8
 (0x8ULè

	)

361 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri10
 (0xAULè

	)

362 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri12
 (0xCULè

	)

363 
	#AMLI_RAMPRI_SPIS1_RAM5_Pri14
 (0xEULè

	)

366 
	#AMLI_RAMPRI_SPIS1_RAM4_Pos
 (16ULè

	)

367 
	#AMLI_RAMPRI_SPIS1_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM4_Pos
è

	)

368 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri0
 (0x0ULè

	)

369 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri2
 (0x2ULè

	)

370 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri4
 (0x4ULè

	)

371 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri6
 (0x6ULè

	)

372 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri8
 (0x8ULè

	)

373 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri10
 (0xAULè

	)

374 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri12
 (0xCULè

	)

375 
	#AMLI_RAMPRI_SPIS1_RAM4_Pri14
 (0xEULè

	)

378 
	#AMLI_RAMPRI_SPIS1_RAM3_Pos
 (12ULè

	)

379 
	#AMLI_RAMPRI_SPIS1_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM3_Pos
è

	)

380 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri0
 (0x0ULè

	)

381 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri2
 (0x2ULè

	)

382 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri4
 (0x4ULè

	)

383 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri6
 (0x6ULè

	)

384 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri8
 (0x8ULè

	)

385 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri10
 (0xAULè

	)

386 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri12
 (0xCULè

	)

387 
	#AMLI_RAMPRI_SPIS1_RAM3_Pri14
 (0xEULè

	)

390 
	#AMLI_RAMPRI_SPIS1_RAM2_Pos
 (8ULè

	)

391 
	#AMLI_RAMPRI_SPIS1_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM2_Pos
è

	)

392 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri0
 (0x0ULè

	)

393 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri2
 (0x2ULè

	)

394 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri4
 (0x4ULè

	)

395 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri6
 (0x6ULè

	)

396 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri8
 (0x8ULè

	)

397 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri10
 (0xAULè

	)

398 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri12
 (0xCULè

	)

399 
	#AMLI_RAMPRI_SPIS1_RAM2_Pri14
 (0xEULè

	)

402 
	#AMLI_RAMPRI_SPIS1_RAM1_Pos
 (4ULè

	)

403 
	#AMLI_RAMPRI_SPIS1_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM1_Pos
è

	)

404 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri0
 (0x0ULè

	)

405 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri2
 (0x2ULè

	)

406 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri4
 (0x4ULè

	)

407 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri6
 (0x6ULè

	)

408 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri8
 (0x8ULè

	)

409 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri10
 (0xAULè

	)

410 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri12
 (0xCULè

	)

411 
	#AMLI_RAMPRI_SPIS1_RAM1_Pri14
 (0xEULè

	)

414 
	#AMLI_RAMPRI_SPIS1_RAM0_Pos
 (0ULè

	)

415 
	#AMLI_RAMPRI_SPIS1_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_SPIS1_RAM0_Pos
è

	)

416 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri0
 (0x0ULè

	)

417 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri2
 (0x2ULè

	)

418 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri4
 (0x4ULè

	)

419 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri6
 (0x6ULè

	)

420 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri8
 (0x8ULè

	)

421 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri10
 (0xAULè

	)

422 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri12
 (0xCULè

	)

423 
	#AMLI_RAMPRI_SPIS1_RAM0_Pri14
 (0xEULè

	)

429 
	#AMLI_RAMPRI_RADIO_RAM7_Pos
 (28ULè

	)

430 
	#AMLI_RAMPRI_RADIO_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM7_Pos
è

	)

431 
	#AMLI_RAMPRI_RADIO_RAM7_Pri0
 (0x0ULè

	)

432 
	#AMLI_RAMPRI_RADIO_RAM7_Pri2
 (0x2ULè

	)

433 
	#AMLI_RAMPRI_RADIO_RAM7_Pri4
 (0x4ULè

	)

434 
	#AMLI_RAMPRI_RADIO_RAM7_Pri6
 (0x6ULè

	)

435 
	#AMLI_RAMPRI_RADIO_RAM7_Pri8
 (0x8ULè

	)

436 
	#AMLI_RAMPRI_RADIO_RAM7_Pri10
 (0xAULè

	)

437 
	#AMLI_RAMPRI_RADIO_RAM7_Pri12
 (0xCULè

	)

438 
	#AMLI_RAMPRI_RADIO_RAM7_Pri14
 (0xEULè

	)

441 
	#AMLI_RAMPRI_RADIO_RAM6_Pos
 (24ULè

	)

442 
	#AMLI_RAMPRI_RADIO_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM6_Pos
è

	)

443 
	#AMLI_RAMPRI_RADIO_RAM6_Pri0
 (0x0ULè

	)

444 
	#AMLI_RAMPRI_RADIO_RAM6_Pri2
 (0x2ULè

	)

445 
	#AMLI_RAMPRI_RADIO_RAM6_Pri4
 (0x4ULè

	)

446 
	#AMLI_RAMPRI_RADIO_RAM6_Pri6
 (0x6ULè

	)

447 
	#AMLI_RAMPRI_RADIO_RAM6_Pri8
 (0x8ULè

	)

448 
	#AMLI_RAMPRI_RADIO_RAM6_Pri10
 (0xAULè

	)

449 
	#AMLI_RAMPRI_RADIO_RAM6_Pri12
 (0xCULè

	)

450 
	#AMLI_RAMPRI_RADIO_RAM6_Pri14
 (0xEULè

	)

453 
	#AMLI_RAMPRI_RADIO_RAM5_Pos
 (20ULè

	)

454 
	#AMLI_RAMPRI_RADIO_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM5_Pos
è

	)

455 
	#AMLI_RAMPRI_RADIO_RAM5_Pri0
 (0x0ULè

	)

456 
	#AMLI_RAMPRI_RADIO_RAM5_Pri2
 (0x2ULè

	)

457 
	#AMLI_RAMPRI_RADIO_RAM5_Pri4
 (0x4ULè

	)

458 
	#AMLI_RAMPRI_RADIO_RAM5_Pri6
 (0x6ULè

	)

459 
	#AMLI_RAMPRI_RADIO_RAM5_Pri8
 (0x8ULè

	)

460 
	#AMLI_RAMPRI_RADIO_RAM5_Pri10
 (0xAULè

	)

461 
	#AMLI_RAMPRI_RADIO_RAM5_Pri12
 (0xCULè

	)

462 
	#AMLI_RAMPRI_RADIO_RAM5_Pri14
 (0xEULè

	)

465 
	#AMLI_RAMPRI_RADIO_RAM4_Pos
 (16ULè

	)

466 
	#AMLI_RAMPRI_RADIO_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM4_Pos
è

	)

467 
	#AMLI_RAMPRI_RADIO_RAM4_Pri0
 (0x0ULè

	)

468 
	#AMLI_RAMPRI_RADIO_RAM4_Pri2
 (0x2ULè

	)

469 
	#AMLI_RAMPRI_RADIO_RAM4_Pri4
 (0x4ULè

	)

470 
	#AMLI_RAMPRI_RADIO_RAM4_Pri6
 (0x6ULè

	)

471 
	#AMLI_RAMPRI_RADIO_RAM4_Pri8
 (0x8ULè

	)

472 
	#AMLI_RAMPRI_RADIO_RAM4_Pri10
 (0xAULè

	)

473 
	#AMLI_RAMPRI_RADIO_RAM4_Pri12
 (0xCULè

	)

474 
	#AMLI_RAMPRI_RADIO_RAM4_Pri14
 (0xEULè

	)

477 
	#AMLI_RAMPRI_RADIO_RAM3_Pos
 (12ULè

	)

478 
	#AMLI_RAMPRI_RADIO_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM3_Pos
è

	)

479 
	#AMLI_RAMPRI_RADIO_RAM3_Pri0
 (0x0ULè

	)

480 
	#AMLI_RAMPRI_RADIO_RAM3_Pri2
 (0x2ULè

	)

481 
	#AMLI_RAMPRI_RADIO_RAM3_Pri4
 (0x4ULè

	)

482 
	#AMLI_RAMPRI_RADIO_RAM3_Pri6
 (0x6ULè

	)

483 
	#AMLI_RAMPRI_RADIO_RAM3_Pri8
 (0x8ULè

	)

484 
	#AMLI_RAMPRI_RADIO_RAM3_Pri10
 (0xAULè

	)

485 
	#AMLI_RAMPRI_RADIO_RAM3_Pri12
 (0xCULè

	)

486 
	#AMLI_RAMPRI_RADIO_RAM3_Pri14
 (0xEULè

	)

489 
	#AMLI_RAMPRI_RADIO_RAM2_Pos
 (8ULè

	)

490 
	#AMLI_RAMPRI_RADIO_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM2_Pos
è

	)

491 
	#AMLI_RAMPRI_RADIO_RAM2_Pri0
 (0x0ULè

	)

492 
	#AMLI_RAMPRI_RADIO_RAM2_Pri2
 (0x2ULè

	)

493 
	#AMLI_RAMPRI_RADIO_RAM2_Pri4
 (0x4ULè

	)

494 
	#AMLI_RAMPRI_RADIO_RAM2_Pri6
 (0x6ULè

	)

495 
	#AMLI_RAMPRI_RADIO_RAM2_Pri8
 (0x8ULè

	)

496 
	#AMLI_RAMPRI_RADIO_RAM2_Pri10
 (0xAULè

	)

497 
	#AMLI_RAMPRI_RADIO_RAM2_Pri12
 (0xCULè

	)

498 
	#AMLI_RAMPRI_RADIO_RAM2_Pri14
 (0xEULè

	)

501 
	#AMLI_RAMPRI_RADIO_RAM1_Pos
 (4ULè

	)

502 
	#AMLI_RAMPRI_RADIO_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM1_Pos
è

	)

503 
	#AMLI_RAMPRI_RADIO_RAM1_Pri0
 (0x0ULè

	)

504 
	#AMLI_RAMPRI_RADIO_RAM1_Pri2
 (0x2ULè

	)

505 
	#AMLI_RAMPRI_RADIO_RAM1_Pri4
 (0x4ULè

	)

506 
	#AMLI_RAMPRI_RADIO_RAM1_Pri6
 (0x6ULè

	)

507 
	#AMLI_RAMPRI_RADIO_RAM1_Pri8
 (0x8ULè

	)

508 
	#AMLI_RAMPRI_RADIO_RAM1_Pri10
 (0xAULè

	)

509 
	#AMLI_RAMPRI_RADIO_RAM1_Pri12
 (0xCULè

	)

510 
	#AMLI_RAMPRI_RADIO_RAM1_Pri14
 (0xEULè

	)

513 
	#AMLI_RAMPRI_RADIO_RAM0_Pos
 (0ULè

	)

514 
	#AMLI_RAMPRI_RADIO_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_RADIO_RAM0_Pos
è

	)

515 
	#AMLI_RAMPRI_RADIO_RAM0_Pri0
 (0x0ULè

	)

516 
	#AMLI_RAMPRI_RADIO_RAM0_Pri2
 (0x2ULè

	)

517 
	#AMLI_RAMPRI_RADIO_RAM0_Pri4
 (0x4ULè

	)

518 
	#AMLI_RAMPRI_RADIO_RAM0_Pri6
 (0x6ULè

	)

519 
	#AMLI_RAMPRI_RADIO_RAM0_Pri8
 (0x8ULè

	)

520 
	#AMLI_RAMPRI_RADIO_RAM0_Pri10
 (0xAULè

	)

521 
	#AMLI_RAMPRI_RADIO_RAM0_Pri12
 (0xCULè

	)

522 
	#AMLI_RAMPRI_RADIO_RAM0_Pri14
 (0xEULè

	)

528 
	#AMLI_RAMPRI_ECB_RAM7_Pos
 (28ULè

	)

529 
	#AMLI_RAMPRI_ECB_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM7_Pos
è

	)

530 
	#AMLI_RAMPRI_ECB_RAM7_Pri0
 (0x0ULè

	)

531 
	#AMLI_RAMPRI_ECB_RAM7_Pri2
 (0x2ULè

	)

532 
	#AMLI_RAMPRI_ECB_RAM7_Pri4
 (0x4ULè

	)

533 
	#AMLI_RAMPRI_ECB_RAM7_Pri6
 (0x6ULè

	)

534 
	#AMLI_RAMPRI_ECB_RAM7_Pri8
 (0x8ULè

	)

535 
	#AMLI_RAMPRI_ECB_RAM7_Pri10
 (0xAULè

	)

536 
	#AMLI_RAMPRI_ECB_RAM7_Pri12
 (0xCULè

	)

537 
	#AMLI_RAMPRI_ECB_RAM7_Pri14
 (0xEULè

	)

540 
	#AMLI_RAMPRI_ECB_RAM6_Pos
 (24ULè

	)

541 
	#AMLI_RAMPRI_ECB_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM6_Pos
è

	)

542 
	#AMLI_RAMPRI_ECB_RAM6_Pri0
 (0x0ULè

	)

543 
	#AMLI_RAMPRI_ECB_RAM6_Pri2
 (0x2ULè

	)

544 
	#AMLI_RAMPRI_ECB_RAM6_Pri4
 (0x4ULè

	)

545 
	#AMLI_RAMPRI_ECB_RAM6_Pri6
 (0x6ULè

	)

546 
	#AMLI_RAMPRI_ECB_RAM6_Pri8
 (0x8ULè

	)

547 
	#AMLI_RAMPRI_ECB_RAM6_Pri10
 (0xAULè

	)

548 
	#AMLI_RAMPRI_ECB_RAM6_Pri12
 (0xCULè

	)

549 
	#AMLI_RAMPRI_ECB_RAM6_Pri14
 (0xEULè

	)

552 
	#AMLI_RAMPRI_ECB_RAM5_Pos
 (20ULè

	)

553 
	#AMLI_RAMPRI_ECB_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM5_Pos
è

	)

554 
	#AMLI_RAMPRI_ECB_RAM5_Pri0
 (0x0ULè

	)

555 
	#AMLI_RAMPRI_ECB_RAM5_Pri2
 (0x2ULè

	)

556 
	#AMLI_RAMPRI_ECB_RAM5_Pri4
 (0x4ULè

	)

557 
	#AMLI_RAMPRI_ECB_RAM5_Pri6
 (0x6ULè

	)

558 
	#AMLI_RAMPRI_ECB_RAM5_Pri8
 (0x8ULè

	)

559 
	#AMLI_RAMPRI_ECB_RAM5_Pri10
 (0xAULè

	)

560 
	#AMLI_RAMPRI_ECB_RAM5_Pri12
 (0xCULè

	)

561 
	#AMLI_RAMPRI_ECB_RAM5_Pri14
 (0xEULè

	)

564 
	#AMLI_RAMPRI_ECB_RAM4_Pos
 (16ULè

	)

565 
	#AMLI_RAMPRI_ECB_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM4_Pos
è

	)

566 
	#AMLI_RAMPRI_ECB_RAM4_Pri0
 (0x0ULè

	)

567 
	#AMLI_RAMPRI_ECB_RAM4_Pri2
 (0x2ULè

	)

568 
	#AMLI_RAMPRI_ECB_RAM4_Pri4
 (0x4ULè

	)

569 
	#AMLI_RAMPRI_ECB_RAM4_Pri6
 (0x6ULè

	)

570 
	#AMLI_RAMPRI_ECB_RAM4_Pri8
 (0x8ULè

	)

571 
	#AMLI_RAMPRI_ECB_RAM4_Pri10
 (0xAULè

	)

572 
	#AMLI_RAMPRI_ECB_RAM4_Pri12
 (0xCULè

	)

573 
	#AMLI_RAMPRI_ECB_RAM4_Pri14
 (0xEULè

	)

576 
	#AMLI_RAMPRI_ECB_RAM3_Pos
 (12ULè

	)

577 
	#AMLI_RAMPRI_ECB_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM3_Pos
è

	)

578 
	#AMLI_RAMPRI_ECB_RAM3_Pri0
 (0x0ULè

	)

579 
	#AMLI_RAMPRI_ECB_RAM3_Pri2
 (0x2ULè

	)

580 
	#AMLI_RAMPRI_ECB_RAM3_Pri4
 (0x4ULè

	)

581 
	#AMLI_RAMPRI_ECB_RAM3_Pri6
 (0x6ULè

	)

582 
	#AMLI_RAMPRI_ECB_RAM3_Pri8
 (0x8ULè

	)

583 
	#AMLI_RAMPRI_ECB_RAM3_Pri10
 (0xAULè

	)

584 
	#AMLI_RAMPRI_ECB_RAM3_Pri12
 (0xCULè

	)

585 
	#AMLI_RAMPRI_ECB_RAM3_Pri14
 (0xEULè

	)

588 
	#AMLI_RAMPRI_ECB_RAM2_Pos
 (8ULè

	)

589 
	#AMLI_RAMPRI_ECB_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM2_Pos
è

	)

590 
	#AMLI_RAMPRI_ECB_RAM2_Pri0
 (0x0ULè

	)

591 
	#AMLI_RAMPRI_ECB_RAM2_Pri2
 (0x2ULè

	)

592 
	#AMLI_RAMPRI_ECB_RAM2_Pri4
 (0x4ULè

	)

593 
	#AMLI_RAMPRI_ECB_RAM2_Pri6
 (0x6ULè

	)

594 
	#AMLI_RAMPRI_ECB_RAM2_Pri8
 (0x8ULè

	)

595 
	#AMLI_RAMPRI_ECB_RAM2_Pri10
 (0xAULè

	)

596 
	#AMLI_RAMPRI_ECB_RAM2_Pri12
 (0xCULè

	)

597 
	#AMLI_RAMPRI_ECB_RAM2_Pri14
 (0xEULè

	)

600 
	#AMLI_RAMPRI_ECB_RAM1_Pos
 (4ULè

	)

601 
	#AMLI_RAMPRI_ECB_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM1_Pos
è

	)

602 
	#AMLI_RAMPRI_ECB_RAM1_Pri0
 (0x0ULè

	)

603 
	#AMLI_RAMPRI_ECB_RAM1_Pri2
 (0x2ULè

	)

604 
	#AMLI_RAMPRI_ECB_RAM1_Pri4
 (0x4ULè

	)

605 
	#AMLI_RAMPRI_ECB_RAM1_Pri6
 (0x6ULè

	)

606 
	#AMLI_RAMPRI_ECB_RAM1_Pri8
 (0x8ULè

	)

607 
	#AMLI_RAMPRI_ECB_RAM1_Pri10
 (0xAULè

	)

608 
	#AMLI_RAMPRI_ECB_RAM1_Pri12
 (0xCULè

	)

609 
	#AMLI_RAMPRI_ECB_RAM1_Pri14
 (0xEULè

	)

612 
	#AMLI_RAMPRI_ECB_RAM0_Pos
 (0ULè

	)

613 
	#AMLI_RAMPRI_ECB_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_ECB_RAM0_Pos
è

	)

614 
	#AMLI_RAMPRI_ECB_RAM0_Pri0
 (0x0ULè

	)

615 
	#AMLI_RAMPRI_ECB_RAM0_Pri2
 (0x2ULè

	)

616 
	#AMLI_RAMPRI_ECB_RAM0_Pri4
 (0x4ULè

	)

617 
	#AMLI_RAMPRI_ECB_RAM0_Pri6
 (0x6ULè

	)

618 
	#AMLI_RAMPRI_ECB_RAM0_Pri8
 (0x8ULè

	)

619 
	#AMLI_RAMPRI_ECB_RAM0_Pri10
 (0xAULè

	)

620 
	#AMLI_RAMPRI_ECB_RAM0_Pri12
 (0xCULè

	)

621 
	#AMLI_RAMPRI_ECB_RAM0_Pri14
 (0xEULè

	)

627 
	#AMLI_RAMPRI_CCM_RAM7_Pos
 (28ULè

	)

628 
	#AMLI_RAMPRI_CCM_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM7_Pos
è

	)

629 
	#AMLI_RAMPRI_CCM_RAM7_Pri0
 (0x0ULè

	)

630 
	#AMLI_RAMPRI_CCM_RAM7_Pri2
 (0x2ULè

	)

631 
	#AMLI_RAMPRI_CCM_RAM7_Pri4
 (0x4ULè

	)

632 
	#AMLI_RAMPRI_CCM_RAM7_Pri6
 (0x6ULè

	)

633 
	#AMLI_RAMPRI_CCM_RAM7_Pri8
 (0x8ULè

	)

634 
	#AMLI_RAMPRI_CCM_RAM7_Pri10
 (0xAULè

	)

635 
	#AMLI_RAMPRI_CCM_RAM7_Pri12
 (0xCULè

	)

636 
	#AMLI_RAMPRI_CCM_RAM7_Pri14
 (0xEULè

	)

639 
	#AMLI_RAMPRI_CCM_RAM6_Pos
 (24ULè

	)

640 
	#AMLI_RAMPRI_CCM_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM6_Pos
è

	)

641 
	#AMLI_RAMPRI_CCM_RAM6_Pri0
 (0x0ULè

	)

642 
	#AMLI_RAMPRI_CCM_RAM6_Pri2
 (0x2ULè

	)

643 
	#AMLI_RAMPRI_CCM_RAM6_Pri4
 (0x4ULè

	)

644 
	#AMLI_RAMPRI_CCM_RAM6_Pri6
 (0x6ULè

	)

645 
	#AMLI_RAMPRI_CCM_RAM6_Pri8
 (0x8ULè

	)

646 
	#AMLI_RAMPRI_CCM_RAM6_Pri10
 (0xAULè

	)

647 
	#AMLI_RAMPRI_CCM_RAM6_Pri12
 (0xCULè

	)

648 
	#AMLI_RAMPRI_CCM_RAM6_Pri14
 (0xEULè

	)

651 
	#AMLI_RAMPRI_CCM_RAM5_Pos
 (20ULè

	)

652 
	#AMLI_RAMPRI_CCM_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM5_Pos
è

	)

653 
	#AMLI_RAMPRI_CCM_RAM5_Pri0
 (0x0ULè

	)

654 
	#AMLI_RAMPRI_CCM_RAM5_Pri2
 (0x2ULè

	)

655 
	#AMLI_RAMPRI_CCM_RAM5_Pri4
 (0x4ULè

	)

656 
	#AMLI_RAMPRI_CCM_RAM5_Pri6
 (0x6ULè

	)

657 
	#AMLI_RAMPRI_CCM_RAM5_Pri8
 (0x8ULè

	)

658 
	#AMLI_RAMPRI_CCM_RAM5_Pri10
 (0xAULè

	)

659 
	#AMLI_RAMPRI_CCM_RAM5_Pri12
 (0xCULè

	)

660 
	#AMLI_RAMPRI_CCM_RAM5_Pri14
 (0xEULè

	)

663 
	#AMLI_RAMPRI_CCM_RAM4_Pos
 (16ULè

	)

664 
	#AMLI_RAMPRI_CCM_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM4_Pos
è

	)

665 
	#AMLI_RAMPRI_CCM_RAM4_Pri0
 (0x0ULè

	)

666 
	#AMLI_RAMPRI_CCM_RAM4_Pri2
 (0x2ULè

	)

667 
	#AMLI_RAMPRI_CCM_RAM4_Pri4
 (0x4ULè

	)

668 
	#AMLI_RAMPRI_CCM_RAM4_Pri6
 (0x6ULè

	)

669 
	#AMLI_RAMPRI_CCM_RAM4_Pri8
 (0x8ULè

	)

670 
	#AMLI_RAMPRI_CCM_RAM4_Pri10
 (0xAULè

	)

671 
	#AMLI_RAMPRI_CCM_RAM4_Pri12
 (0xCULè

	)

672 
	#AMLI_RAMPRI_CCM_RAM4_Pri14
 (0xEULè

	)

675 
	#AMLI_RAMPRI_CCM_RAM3_Pos
 (12ULè

	)

676 
	#AMLI_RAMPRI_CCM_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM3_Pos
è

	)

677 
	#AMLI_RAMPRI_CCM_RAM3_Pri0
 (0x0ULè

	)

678 
	#AMLI_RAMPRI_CCM_RAM3_Pri2
 (0x2ULè

	)

679 
	#AMLI_RAMPRI_CCM_RAM3_Pri4
 (0x4ULè

	)

680 
	#AMLI_RAMPRI_CCM_RAM3_Pri6
 (0x6ULè

	)

681 
	#AMLI_RAMPRI_CCM_RAM3_Pri8
 (0x8ULè

	)

682 
	#AMLI_RAMPRI_CCM_RAM3_Pri10
 (0xAULè

	)

683 
	#AMLI_RAMPRI_CCM_RAM3_Pri12
 (0xCULè

	)

684 
	#AMLI_RAMPRI_CCM_RAM3_Pri14
 (0xEULè

	)

687 
	#AMLI_RAMPRI_CCM_RAM2_Pos
 (8ULè

	)

688 
	#AMLI_RAMPRI_CCM_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM2_Pos
è

	)

689 
	#AMLI_RAMPRI_CCM_RAM2_Pri0
 (0x0ULè

	)

690 
	#AMLI_RAMPRI_CCM_RAM2_Pri2
 (0x2ULè

	)

691 
	#AMLI_RAMPRI_CCM_RAM2_Pri4
 (0x4ULè

	)

692 
	#AMLI_RAMPRI_CCM_RAM2_Pri6
 (0x6ULè

	)

693 
	#AMLI_RAMPRI_CCM_RAM2_Pri8
 (0x8ULè

	)

694 
	#AMLI_RAMPRI_CCM_RAM2_Pri10
 (0xAULè

	)

695 
	#AMLI_RAMPRI_CCM_RAM2_Pri12
 (0xCULè

	)

696 
	#AMLI_RAMPRI_CCM_RAM2_Pri14
 (0xEULè

	)

699 
	#AMLI_RAMPRI_CCM_RAM1_Pos
 (4ULè

	)

700 
	#AMLI_RAMPRI_CCM_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM1_Pos
è

	)

701 
	#AMLI_RAMPRI_CCM_RAM1_Pri0
 (0x0ULè

	)

702 
	#AMLI_RAMPRI_CCM_RAM1_Pri2
 (0x2ULè

	)

703 
	#AMLI_RAMPRI_CCM_RAM1_Pri4
 (0x4ULè

	)

704 
	#AMLI_RAMPRI_CCM_RAM1_Pri6
 (0x6ULè

	)

705 
	#AMLI_RAMPRI_CCM_RAM1_Pri8
 (0x8ULè

	)

706 
	#AMLI_RAMPRI_CCM_RAM1_Pri10
 (0xAULè

	)

707 
	#AMLI_RAMPRI_CCM_RAM1_Pri12
 (0xCULè

	)

708 
	#AMLI_RAMPRI_CCM_RAM1_Pri14
 (0xEULè

	)

711 
	#AMLI_RAMPRI_CCM_RAM0_Pos
 (0ULè

	)

712 
	#AMLI_RAMPRI_CCM_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_CCM_RAM0_Pos
è

	)

713 
	#AMLI_RAMPRI_CCM_RAM0_Pri0
 (0x0ULè

	)

714 
	#AMLI_RAMPRI_CCM_RAM0_Pri2
 (0x2ULè

	)

715 
	#AMLI_RAMPRI_CCM_RAM0_Pri4
 (0x4ULè

	)

716 
	#AMLI_RAMPRI_CCM_RAM0_Pri6
 (0x6ULè

	)

717 
	#AMLI_RAMPRI_CCM_RAM0_Pri8
 (0x8ULè

	)

718 
	#AMLI_RAMPRI_CCM_RAM0_Pri10
 (0xAULè

	)

719 
	#AMLI_RAMPRI_CCM_RAM0_Pri12
 (0xCULè

	)

720 
	#AMLI_RAMPRI_CCM_RAM0_Pri14
 (0xEULè

	)

726 
	#AMLI_RAMPRI_AAR_RAM7_Pos
 (28ULè

	)

727 
	#AMLI_RAMPRI_AAR_RAM7_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM7_Pos
è

	)

728 
	#AMLI_RAMPRI_AAR_RAM7_Pri0
 (0x0ULè

	)

729 
	#AMLI_RAMPRI_AAR_RAM7_Pri2
 (0x2ULè

	)

730 
	#AMLI_RAMPRI_AAR_RAM7_Pri4
 (0x4ULè

	)

731 
	#AMLI_RAMPRI_AAR_RAM7_Pri6
 (0x6ULè

	)

732 
	#AMLI_RAMPRI_AAR_RAM7_Pri8
 (0x8ULè

	)

733 
	#AMLI_RAMPRI_AAR_RAM7_Pri10
 (0xAULè

	)

734 
	#AMLI_RAMPRI_AAR_RAM7_Pri12
 (0xCULè

	)

735 
	#AMLI_RAMPRI_AAR_RAM7_Pri14
 (0xEULè

	)

738 
	#AMLI_RAMPRI_AAR_RAM6_Pos
 (24ULè

	)

739 
	#AMLI_RAMPRI_AAR_RAM6_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM6_Pos
è

	)

740 
	#AMLI_RAMPRI_AAR_RAM6_Pri0
 (0x0ULè

	)

741 
	#AMLI_RAMPRI_AAR_RAM6_Pri2
 (0x2ULè

	)

742 
	#AMLI_RAMPRI_AAR_RAM6_Pri4
 (0x4ULè

	)

743 
	#AMLI_RAMPRI_AAR_RAM6_Pri6
 (0x6ULè

	)

744 
	#AMLI_RAMPRI_AAR_RAM6_Pri8
 (0x8ULè

	)

745 
	#AMLI_RAMPRI_AAR_RAM6_Pri10
 (0xAULè

	)

746 
	#AMLI_RAMPRI_AAR_RAM6_Pri12
 (0xCULè

	)

747 
	#AMLI_RAMPRI_AAR_RAM6_Pri14
 (0xEULè

	)

750 
	#AMLI_RAMPRI_AAR_RAM5_Pos
 (20ULè

	)

751 
	#AMLI_RAMPRI_AAR_RAM5_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM5_Pos
è

	)

752 
	#AMLI_RAMPRI_AAR_RAM5_Pri0
 (0x0ULè

	)

753 
	#AMLI_RAMPRI_AAR_RAM5_Pri2
 (0x2ULè

	)

754 
	#AMLI_RAMPRI_AAR_RAM5_Pri4
 (0x4ULè

	)

755 
	#AMLI_RAMPRI_AAR_RAM5_Pri6
 (0x6ULè

	)

756 
	#AMLI_RAMPRI_AAR_RAM5_Pri8
 (0x8ULè

	)

757 
	#AMLI_RAMPRI_AAR_RAM5_Pri10
 (0xAULè

	)

758 
	#AMLI_RAMPRI_AAR_RAM5_Pri12
 (0xCULè

	)

759 
	#AMLI_RAMPRI_AAR_RAM5_Pri14
 (0xEULè

	)

762 
	#AMLI_RAMPRI_AAR_RAM4_Pos
 (16ULè

	)

763 
	#AMLI_RAMPRI_AAR_RAM4_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM4_Pos
è

	)

764 
	#AMLI_RAMPRI_AAR_RAM4_Pri0
 (0x0ULè

	)

765 
	#AMLI_RAMPRI_AAR_RAM4_Pri2
 (0x2ULè

	)

766 
	#AMLI_RAMPRI_AAR_RAM4_Pri4
 (0x4ULè

	)

767 
	#AMLI_RAMPRI_AAR_RAM4_Pri6
 (0x6ULè

	)

768 
	#AMLI_RAMPRI_AAR_RAM4_Pri8
 (0x8ULè

	)

769 
	#AMLI_RAMPRI_AAR_RAM4_Pri10
 (0xAULè

	)

770 
	#AMLI_RAMPRI_AAR_RAM4_Pri12
 (0xCULè

	)

771 
	#AMLI_RAMPRI_AAR_RAM4_Pri14
 (0xEULè

	)

774 
	#AMLI_RAMPRI_AAR_RAM3_Pos
 (12ULè

	)

775 
	#AMLI_RAMPRI_AAR_RAM3_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM3_Pos
è

	)

776 
	#AMLI_RAMPRI_AAR_RAM3_Pri0
 (0x0ULè

	)

777 
	#AMLI_RAMPRI_AAR_RAM3_Pri2
 (0x2ULè

	)

778 
	#AMLI_RAMPRI_AAR_RAM3_Pri4
 (0x4ULè

	)

779 
	#AMLI_RAMPRI_AAR_RAM3_Pri6
 (0x6ULè

	)

780 
	#AMLI_RAMPRI_AAR_RAM3_Pri8
 (0x8ULè

	)

781 
	#AMLI_RAMPRI_AAR_RAM3_Pri10
 (0xAULè

	)

782 
	#AMLI_RAMPRI_AAR_RAM3_Pri12
 (0xCULè

	)

783 
	#AMLI_RAMPRI_AAR_RAM3_Pri14
 (0xEULè

	)

786 
	#AMLI_RAMPRI_AAR_RAM2_Pos
 (8ULè

	)

787 
	#AMLI_RAMPRI_AAR_RAM2_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM2_Pos
è

	)

788 
	#AMLI_RAMPRI_AAR_RAM2_Pri0
 (0x0ULè

	)

789 
	#AMLI_RAMPRI_AAR_RAM2_Pri2
 (0x2ULè

	)

790 
	#AMLI_RAMPRI_AAR_RAM2_Pri4
 (0x4ULè

	)

791 
	#AMLI_RAMPRI_AAR_RAM2_Pri6
 (0x6ULè

	)

792 
	#AMLI_RAMPRI_AAR_RAM2_Pri8
 (0x8ULè

	)

793 
	#AMLI_RAMPRI_AAR_RAM2_Pri10
 (0xAULè

	)

794 
	#AMLI_RAMPRI_AAR_RAM2_Pri12
 (0xCULè

	)

795 
	#AMLI_RAMPRI_AAR_RAM2_Pri14
 (0xEULè

	)

798 
	#AMLI_RAMPRI_AAR_RAM1_Pos
 (4ULè

	)

799 
	#AMLI_RAMPRI_AAR_RAM1_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM1_Pos
è

	)

800 
	#AMLI_RAMPRI_AAR_RAM1_Pri0
 (0x0ULè

	)

801 
	#AMLI_RAMPRI_AAR_RAM1_Pri2
 (0x2ULè

	)

802 
	#AMLI_RAMPRI_AAR_RAM1_Pri4
 (0x4ULè

	)

803 
	#AMLI_RAMPRI_AAR_RAM1_Pri6
 (0x6ULè

	)

804 
	#AMLI_RAMPRI_AAR_RAM1_Pri8
 (0x8ULè

	)

805 
	#AMLI_RAMPRI_AAR_RAM1_Pri10
 (0xAULè

	)

806 
	#AMLI_RAMPRI_AAR_RAM1_Pri12
 (0xCULè

	)

807 
	#AMLI_RAMPRI_AAR_RAM1_Pri14
 (0xEULè

	)

810 
	#AMLI_RAMPRI_AAR_RAM0_Pos
 (0ULè

	)

811 
	#AMLI_RAMPRI_AAR_RAM0_Msk
 (0xFUL << 
AMLI_RAMPRI_AAR_RAM0_Pos
è

	)

812 
	#AMLI_RAMPRI_AAR_RAM0_Pri0
 (0x0ULè

	)

813 
	#AMLI_RAMPRI_AAR_RAM0_Pri2
 (0x2ULè

	)

814 
	#AMLI_RAMPRI_AAR_RAM0_Pri4
 (0x4ULè

	)

815 
	#AMLI_RAMPRI_AAR_RAM0_Pri6
 (0x6ULè

	)

816 
	#AMLI_RAMPRI_AAR_RAM0_Pri8
 (0x8ULè

	)

817 
	#AMLI_RAMPRI_AAR_RAM0_Pri10
 (0xAULè

	)

818 
	#AMLI_RAMPRI_AAR_RAM0_Pri12
 (0xCULè

	)

819 
	#AMLI_RAMPRI_AAR_RAM0_Pri14
 (0xEULè

	)

829 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Pos
 (0ULè

	)

830 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Msk
 (0x1UL << 
CCM_SHORTS_ENDKSGEN_CRYPT_Pos
è

	)

831 
	#CCM_SHORTS_ENDKSGEN_CRYPT_Di§bËd
 (0ULè

	)

832 
	#CCM_SHORTS_ENDKSGEN_CRYPT_EÇbËd
 (1ULè

	)

838 
	#CCM_INTENSET_ERROR_Pos
 (2ULè

	)

839 
	#CCM_INTENSET_ERROR_Msk
 (0x1UL << 
CCM_INTENSET_ERROR_Pos
è

	)

840 
	#CCM_INTENSET_ERROR_Di§bËd
 (0ULè

	)

841 
	#CCM_INTENSET_ERROR_EÇbËd
 (1ULè

	)

842 
	#CCM_INTENSET_ERROR_S‘
 (1ULè

	)

845 
	#CCM_INTENSET_ENDCRYPT_Pos
 (1ULè

	)

846 
	#CCM_INTENSET_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENSET_ENDCRYPT_Pos
è

	)

847 
	#CCM_INTENSET_ENDCRYPT_Di§bËd
 (0ULè

	)

848 
	#CCM_INTENSET_ENDCRYPT_EÇbËd
 (1ULè

	)

849 
	#CCM_INTENSET_ENDCRYPT_S‘
 (1ULè

	)

852 
	#CCM_INTENSET_ENDKSGEN_Pos
 (0ULè

	)

853 
	#CCM_INTENSET_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENSET_ENDKSGEN_Pos
è

	)

854 
	#CCM_INTENSET_ENDKSGEN_Di§bËd
 (0ULè

	)

855 
	#CCM_INTENSET_ENDKSGEN_EÇbËd
 (1ULè

	)

856 
	#CCM_INTENSET_ENDKSGEN_S‘
 (1ULè

	)

862 
	#CCM_INTENCLR_ERROR_Pos
 (2ULè

	)

863 
	#CCM_INTENCLR_ERROR_Msk
 (0x1UL << 
CCM_INTENCLR_ERROR_Pos
è

	)

864 
	#CCM_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

865 
	#CCM_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

866 
	#CCM_INTENCLR_ERROR_CË¬
 (1ULè

	)

869 
	#CCM_INTENCLR_ENDCRYPT_Pos
 (1ULè

	)

870 
	#CCM_INTENCLR_ENDCRYPT_Msk
 (0x1UL << 
CCM_INTENCLR_ENDCRYPT_Pos
è

	)

871 
	#CCM_INTENCLR_ENDCRYPT_Di§bËd
 (0ULè

	)

872 
	#CCM_INTENCLR_ENDCRYPT_EÇbËd
 (1ULè

	)

873 
	#CCM_INTENCLR_ENDCRYPT_CË¬
 (1ULè

	)

876 
	#CCM_INTENCLR_ENDKSGEN_Pos
 (0ULè

	)

877 
	#CCM_INTENCLR_ENDKSGEN_Msk
 (0x1UL << 
CCM_INTENCLR_ENDKSGEN_Pos
è

	)

878 
	#CCM_INTENCLR_ENDKSGEN_Di§bËd
 (0ULè

	)

879 
	#CCM_INTENCLR_ENDKSGEN_EÇbËd
 (1ULè

	)

880 
	#CCM_INTENCLR_ENDKSGEN_CË¬
 (1ULè

	)

886 
	#CCM_MICSTATUS_MICSTATUS_Pos
 (0ULè

	)

887 
	#CCM_MICSTATUS_MICSTATUS_Msk
 (0x1UL << 
CCM_MICSTATUS_MICSTATUS_Pos
è

	)

888 
	#CCM_MICSTATUS_MICSTATUS_CheckFaed
 (0ULè

	)

889 
	#CCM_MICSTATUS_MICSTATUS_CheckPas£d
 (1ULè

	)

895 
	#CCM_ENABLE_ENABLE_Pos
 (0ULè

	)

896 
	#CCM_ENABLE_ENABLE_Msk
 (0x3UL << 
CCM_ENABLE_ENABLE_Pos
è

	)

897 
	#CCM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

898 
	#CCM_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

904 
	#CCM_MODE_MODE_Pos
 (0ULè

	)

905 
	#CCM_MODE_MODE_Msk
 (0x1UL << 
CCM_MODE_MODE_Pos
è

	)

906 
	#CCM_MODE_MODE_Enüy±iÚ
 (0ULè

	)

907 
	#CCM_MODE_MODE_Deüy±iÚ
 (1ULè

	)

913 
	#CCM_POWER_POWER_Pos
 (0ULè

	)

914 
	#CCM_POWER_POWER_Msk
 (0x1UL << 
CCM_POWER_POWER_Pos
è

	)

915 
	#CCM_POWER_POWER_Di§bËd
 (0ULè

	)

916 
	#CCM_POWER_POWER_EÇbËd
 (1ULè

	)

926 
	#CLOCK_INTENSET_CTTO_Pos
 (4ULè

	)

927 
	#CLOCK_INTENSET_CTTO_Msk
 (0x1UL << 
CLOCK_INTENSET_CTTO_Pos
è

	)

928 
	#CLOCK_INTENSET_CTTO_Di§bËd
 (0ULè

	)

929 
	#CLOCK_INTENSET_CTTO_EÇbËd
 (1ULè

	)

930 
	#CLOCK_INTENSET_CTTO_S‘
 (1ULè

	)

933 
	#CLOCK_INTENSET_DONE_Pos
 (3ULè

	)

934 
	#CLOCK_INTENSET_DONE_Msk
 (0x1UL << 
CLOCK_INTENSET_DONE_Pos
è

	)

935 
	#CLOCK_INTENSET_DONE_Di§bËd
 (0ULè

	)

936 
	#CLOCK_INTENSET_DONE_EÇbËd
 (1ULè

	)

937 
	#CLOCK_INTENSET_DONE_S‘
 (1ULè

	)

940 
	#CLOCK_INTENSET_LFCLKSTARTED_Pos
 (1ULè

	)

941 
	#CLOCK_INTENSET_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_LFCLKSTARTED_Pos
è

	)

942 
	#CLOCK_INTENSET_LFCLKSTARTED_Di§bËd
 (0ULè

	)

943 
	#CLOCK_INTENSET_LFCLKSTARTED_EÇbËd
 (1ULè

	)

944 
	#CLOCK_INTENSET_LFCLKSTARTED_S‘
 (1ULè

	)

947 
	#CLOCK_INTENSET_HFCLKSTARTED_Pos
 (0ULè

	)

948 
	#CLOCK_INTENSET_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENSET_HFCLKSTARTED_Pos
è

	)

949 
	#CLOCK_INTENSET_HFCLKSTARTED_Di§bËd
 (0ULè

	)

950 
	#CLOCK_INTENSET_HFCLKSTARTED_EÇbËd
 (1ULè

	)

951 
	#CLOCK_INTENSET_HFCLKSTARTED_S‘
 (1ULè

	)

957 
	#CLOCK_INTENCLR_CTTO_Pos
 (4ULè

	)

958 
	#CLOCK_INTENCLR_CTTO_Msk
 (0x1UL << 
CLOCK_INTENCLR_CTTO_Pos
è

	)

959 
	#CLOCK_INTENCLR_CTTO_Di§bËd
 (0ULè

	)

960 
	#CLOCK_INTENCLR_CTTO_EÇbËd
 (1ULè

	)

961 
	#CLOCK_INTENCLR_CTTO_CË¬
 (1ULè

	)

964 
	#CLOCK_INTENCLR_DONE_Pos
 (3ULè

	)

965 
	#CLOCK_INTENCLR_DONE_Msk
 (0x1UL << 
CLOCK_INTENCLR_DONE_Pos
è

	)

966 
	#CLOCK_INTENCLR_DONE_Di§bËd
 (0ULè

	)

967 
	#CLOCK_INTENCLR_DONE_EÇbËd
 (1ULè

	)

968 
	#CLOCK_INTENCLR_DONE_CË¬
 (1ULè

	)

971 
	#CLOCK_INTENCLR_LFCLKSTARTED_Pos
 (1ULè

	)

972 
	#CLOCK_INTENCLR_LFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_LFCLKSTARTED_Pos
è

	)

973 
	#CLOCK_INTENCLR_LFCLKSTARTED_Di§bËd
 (0ULè

	)

974 
	#CLOCK_INTENCLR_LFCLKSTARTED_EÇbËd
 (1ULè

	)

975 
	#CLOCK_INTENCLR_LFCLKSTARTED_CË¬
 (1ULè

	)

978 
	#CLOCK_INTENCLR_HFCLKSTARTED_Pos
 (0ULè

	)

979 
	#CLOCK_INTENCLR_HFCLKSTARTED_Msk
 (0x1UL << 
CLOCK_INTENCLR_HFCLKSTARTED_Pos
è

	)

980 
	#CLOCK_INTENCLR_HFCLKSTARTED_Di§bËd
 (0ULè

	)

981 
	#CLOCK_INTENCLR_HFCLKSTARTED_EÇbËd
 (1ULè

	)

982 
	#CLOCK_INTENCLR_HFCLKSTARTED_CË¬
 (1ULè

	)

988 
	#CLOCK_HFCLKRUN_STATUS_Pos
 (0ULè

	)

989 
	#CLOCK_HFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_HFCLKRUN_STATUS_Pos
è

	)

990 
	#CLOCK_HFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

991 
	#CLOCK_HFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

997 
	#CLOCK_HFCLKSTAT_STATE_Pos
 (16ULè

	)

998 
	#CLOCK_HFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_STATE_Pos
è

	)

999 
	#CLOCK_HFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1000 
	#CLOCK_HFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1003 
	#CLOCK_HFCLKSTAT_SRC_Pos
 (0ULè

	)

1004 
	#CLOCK_HFCLKSTAT_SRC_Msk
 (0x1UL << 
CLOCK_HFCLKSTAT_SRC_Pos
è

	)

1005 
	#CLOCK_HFCLKSTAT_SRC_RC
 (0ULè

	)

1006 
	#CLOCK_HFCLKSTAT_SRC_Xl
 (1ULè

	)

1012 
	#CLOCK_LFCLKRUN_STATUS_Pos
 (0ULè

	)

1013 
	#CLOCK_LFCLKRUN_STATUS_Msk
 (0x1UL << 
CLOCK_LFCLKRUN_STATUS_Pos
è

	)

1014 
	#CLOCK_LFCLKRUN_STATUS_NÙTrigg”ed
 (0ULè

	)

1015 
	#CLOCK_LFCLKRUN_STATUS_Trigg”ed
 (1ULè

	)

1021 
	#CLOCK_LFCLKSTAT_STATE_Pos
 (16ULè

	)

1022 
	#CLOCK_LFCLKSTAT_STATE_Msk
 (0x1UL << 
CLOCK_LFCLKSTAT_STATE_Pos
è

	)

1023 
	#CLOCK_LFCLKSTAT_STATE_NÙRuÂšg
 (0ULè

	)

1024 
	#CLOCK_LFCLKSTAT_STATE_RuÂšg
 (1ULè

	)

1027 
	#CLOCK_LFCLKSTAT_SRC_Pos
 (0ULè

	)

1028 
	#CLOCK_LFCLKSTAT_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSTAT_SRC_Pos
è

	)

1029 
	#CLOCK_LFCLKSTAT_SRC_RC
 (0ULè

	)

1030 
	#CLOCK_LFCLKSTAT_SRC_Xl
 (1ULè

	)

1031 
	#CLOCK_LFCLKSTAT_SRC_SyÁh
 (2ULè

	)

1037 
	#CLOCK_LFCLKSRCCOPY_SRC_Pos
 (0ULè

	)

1038 
	#CLOCK_LFCLKSRCCOPY_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRCCOPY_SRC_Pos
è

	)

1039 
	#CLOCK_LFCLKSRCCOPY_SRC_RC
 (0ULè

	)

1040 
	#CLOCK_LFCLKSRCCOPY_SRC_Xl
 (1ULè

	)

1041 
	#CLOCK_LFCLKSRCCOPY_SRC_SyÁh
 (2ULè

	)

1047 
	#CLOCK_LFCLKSRC_SRC_Pos
 (0ULè

	)

1048 
	#CLOCK_LFCLKSRC_SRC_Msk
 (0x3UL << 
CLOCK_LFCLKSRC_SRC_Pos
è

	)

1049 
	#CLOCK_LFCLKSRC_SRC_RC
 (0ULè

	)

1050 
	#CLOCK_LFCLKSRC_SRC_Xl
 (1ULè

	)

1051 
	#CLOCK_LFCLKSRC_SRC_SyÁh
 (2ULè

	)

1057 
	#CLOCK_CTIV_CTIV_Pos
 (0ULè

	)

1058 
	#CLOCK_CTIV_CTIV_Msk
 (0x7FUL << 
CLOCK_CTIV_CTIV_Pos
è

	)

1064 
	#CLOCK_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

1065 
	#CLOCK_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
CLOCK_XTALFREQ_XTALFREQ_Pos
è

	)

1066 
	#CLOCK_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

1067 
	#CLOCK_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

1077 
	#ECB_INTENSET_ERRORECB_Pos
 (1ULè

	)

1078 
	#ECB_INTENSET_ERRORECB_Msk
 (0x1UL << 
ECB_INTENSET_ERRORECB_Pos
è

	)

1079 
	#ECB_INTENSET_ERRORECB_Di§bËd
 (0ULè

	)

1080 
	#ECB_INTENSET_ERRORECB_EÇbËd
 (1ULè

	)

1081 
	#ECB_INTENSET_ERRORECB_S‘
 (1ULè

	)

1084 
	#ECB_INTENSET_ENDECB_Pos
 (0ULè

	)

1085 
	#ECB_INTENSET_ENDECB_Msk
 (0x1UL << 
ECB_INTENSET_ENDECB_Pos
è

	)

1086 
	#ECB_INTENSET_ENDECB_Di§bËd
 (0ULè

	)

1087 
	#ECB_INTENSET_ENDECB_EÇbËd
 (1ULè

	)

1088 
	#ECB_INTENSET_ENDECB_S‘
 (1ULè

	)

1094 
	#ECB_INTENCLR_ERRORECB_Pos
 (1ULè

	)

1095 
	#ECB_INTENCLR_ERRORECB_Msk
 (0x1UL << 
ECB_INTENCLR_ERRORECB_Pos
è

	)

1096 
	#ECB_INTENCLR_ERRORECB_Di§bËd
 (0ULè

	)

1097 
	#ECB_INTENCLR_ERRORECB_EÇbËd
 (1ULè

	)

1098 
	#ECB_INTENCLR_ERRORECB_CË¬
 (1ULè

	)

1101 
	#ECB_INTENCLR_ENDECB_Pos
 (0ULè

	)

1102 
	#ECB_INTENCLR_ENDECB_Msk
 (0x1UL << 
ECB_INTENCLR_ENDECB_Pos
è

	)

1103 
	#ECB_INTENCLR_ENDECB_Di§bËd
 (0ULè

	)

1104 
	#ECB_INTENCLR_ENDECB_EÇbËd
 (1ULè

	)

1105 
	#ECB_INTENCLR_ENDECB_CË¬
 (1ULè

	)

1111 
	#ECB_POWER_POWER_Pos
 (0ULè

	)

1112 
	#ECB_POWER_POWER_Msk
 (0x1UL << 
ECB_POWER_POWER_Pos
è

	)

1113 
	#ECB_POWER_POWER_Di§bËd
 (0ULè

	)

1114 
	#ECB_POWER_POWER_EÇbËd
 (1ULè

	)

1124 
	#FICR_PPFC_PPFC_Pos
 (0ULè

	)

1125 
	#FICR_PPFC_PPFC_Msk
 (0xFFUL << 
FICR_PPFC_PPFC_Pos
è

	)

1126 
	#FICR_PPFC_PPFC_P»£Á
 (0x00ULè

	)

1127 
	#FICR_PPFC_PPFC_NÙP»£Á
 (0xFFULè

	)

1133 
	#FICR_CONFIGID_FWID_Pos
 (16ULè

	)

1134 
	#FICR_CONFIGID_FWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_FWID_Pos
è

	)

1137 
	#FICR_CONFIGID_HWID_Pos
 (0ULè

	)

1138 
	#FICR_CONFIGID_HWID_Msk
 (0xFFFFUL << 
FICR_CONFIGID_HWID_Pos
è

	)

1144 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
 (0ULè

	)

1145 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Msk
 (0x1UL << 
FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Pos
è

	)

1146 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Public
 (0ULè

	)

1147 
	#FICR_DEVICEADDRTYPE_DEVICEADDRTYPE_Rªdom
 (1ULè

	)

1153 
	#FICR_OVERRIDEEN_BLE_1MBIT_Pos
 (3ULè

	)

1154 
	#FICR_OVERRIDEEN_BLE_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_BLE_1MBIT_Pos
è

	)

1155 
	#FICR_OVERRIDEEN_BLE_1MBIT_Ov”ride
 (0ULè

	)

1156 
	#FICR_OVERRIDEEN_BLE_1MBIT_NÙOv”ride
 (1ULè

	)

1159 
	#FICR_OVERRIDEEN_NRF_1MBIT_Pos
 (0ULè

	)

1160 
	#FICR_OVERRIDEEN_NRF_1MBIT_Msk
 (0x1UL << 
FICR_OVERRIDEEN_NRF_1MBIT_Pos
è

	)

1161 
	#FICR_OVERRIDEEN_NRF_1MBIT_Ov”ride
 (0ULè

	)

1162 
	#FICR_OVERRIDEEN_NRF_1MBIT_NÙOv”ride
 (1ULè

	)

1172 
	#GPIO_OUT_PIN31_Pos
 (31ULè

	)

1173 
	#GPIO_OUT_PIN31_Msk
 (0x1UL << 
GPIO_OUT_PIN31_Pos
è

	)

1174 
	#GPIO_OUT_PIN31_Low
 (0ULè

	)

1175 
	#GPIO_OUT_PIN31_High
 (1ULè

	)

1178 
	#GPIO_OUT_PIN30_Pos
 (30ULè

	)

1179 
	#GPIO_OUT_PIN30_Msk
 (0x1UL << 
GPIO_OUT_PIN30_Pos
è

	)

1180 
	#GPIO_OUT_PIN30_Low
 (0ULè

	)

1181 
	#GPIO_OUT_PIN30_High
 (1ULè

	)

1184 
	#GPIO_OUT_PIN29_Pos
 (29ULè

	)

1185 
	#GPIO_OUT_PIN29_Msk
 (0x1UL << 
GPIO_OUT_PIN29_Pos
è

	)

1186 
	#GPIO_OUT_PIN29_Low
 (0ULè

	)

1187 
	#GPIO_OUT_PIN29_High
 (1ULè

	)

1190 
	#GPIO_OUT_PIN28_Pos
 (28ULè

	)

1191 
	#GPIO_OUT_PIN28_Msk
 (0x1UL << 
GPIO_OUT_PIN28_Pos
è

	)

1192 
	#GPIO_OUT_PIN28_Low
 (0ULè

	)

1193 
	#GPIO_OUT_PIN28_High
 (1ULè

	)

1196 
	#GPIO_OUT_PIN27_Pos
 (27ULè

	)

1197 
	#GPIO_OUT_PIN27_Msk
 (0x1UL << 
GPIO_OUT_PIN27_Pos
è

	)

1198 
	#GPIO_OUT_PIN27_Low
 (0ULè

	)

1199 
	#GPIO_OUT_PIN27_High
 (1ULè

	)

1202 
	#GPIO_OUT_PIN26_Pos
 (26ULè

	)

1203 
	#GPIO_OUT_PIN26_Msk
 (0x1UL << 
GPIO_OUT_PIN26_Pos
è

	)

1204 
	#GPIO_OUT_PIN26_Low
 (0ULè

	)

1205 
	#GPIO_OUT_PIN26_High
 (1ULè

	)

1208 
	#GPIO_OUT_PIN25_Pos
 (25ULè

	)

1209 
	#GPIO_OUT_PIN25_Msk
 (0x1UL << 
GPIO_OUT_PIN25_Pos
è

	)

1210 
	#GPIO_OUT_PIN25_Low
 (0ULè

	)

1211 
	#GPIO_OUT_PIN25_High
 (1ULè

	)

1214 
	#GPIO_OUT_PIN24_Pos
 (24ULè

	)

1215 
	#GPIO_OUT_PIN24_Msk
 (0x1UL << 
GPIO_OUT_PIN24_Pos
è

	)

1216 
	#GPIO_OUT_PIN24_Low
 (0ULè

	)

1217 
	#GPIO_OUT_PIN24_High
 (1ULè

	)

1220 
	#GPIO_OUT_PIN23_Pos
 (23ULè

	)

1221 
	#GPIO_OUT_PIN23_Msk
 (0x1UL << 
GPIO_OUT_PIN23_Pos
è

	)

1222 
	#GPIO_OUT_PIN23_Low
 (0ULè

	)

1223 
	#GPIO_OUT_PIN23_High
 (1ULè

	)

1226 
	#GPIO_OUT_PIN22_Pos
 (22ULè

	)

1227 
	#GPIO_OUT_PIN22_Msk
 (0x1UL << 
GPIO_OUT_PIN22_Pos
è

	)

1228 
	#GPIO_OUT_PIN22_Low
 (0ULè

	)

1229 
	#GPIO_OUT_PIN22_High
 (1ULè

	)

1232 
	#GPIO_OUT_PIN21_Pos
 (21ULè

	)

1233 
	#GPIO_OUT_PIN21_Msk
 (0x1UL << 
GPIO_OUT_PIN21_Pos
è

	)

1234 
	#GPIO_OUT_PIN21_Low
 (0ULè

	)

1235 
	#GPIO_OUT_PIN21_High
 (1ULè

	)

1238 
	#GPIO_OUT_PIN20_Pos
 (20ULè

	)

1239 
	#GPIO_OUT_PIN20_Msk
 (0x1UL << 
GPIO_OUT_PIN20_Pos
è

	)

1240 
	#GPIO_OUT_PIN20_Low
 (0ULè

	)

1241 
	#GPIO_OUT_PIN20_High
 (1ULè

	)

1244 
	#GPIO_OUT_PIN19_Pos
 (19ULè

	)

1245 
	#GPIO_OUT_PIN19_Msk
 (0x1UL << 
GPIO_OUT_PIN19_Pos
è

	)

1246 
	#GPIO_OUT_PIN19_Low
 (0ULè

	)

1247 
	#GPIO_OUT_PIN19_High
 (1ULè

	)

1250 
	#GPIO_OUT_PIN18_Pos
 (18ULè

	)

1251 
	#GPIO_OUT_PIN18_Msk
 (0x1UL << 
GPIO_OUT_PIN18_Pos
è

	)

1252 
	#GPIO_OUT_PIN18_Low
 (0ULè

	)

1253 
	#GPIO_OUT_PIN18_High
 (1ULè

	)

1256 
	#GPIO_OUT_PIN17_Pos
 (17ULè

	)

1257 
	#GPIO_OUT_PIN17_Msk
 (0x1UL << 
GPIO_OUT_PIN17_Pos
è

	)

1258 
	#GPIO_OUT_PIN17_Low
 (0ULè

	)

1259 
	#GPIO_OUT_PIN17_High
 (1ULè

	)

1262 
	#GPIO_OUT_PIN16_Pos
 (16ULè

	)

1263 
	#GPIO_OUT_PIN16_Msk
 (0x1UL << 
GPIO_OUT_PIN16_Pos
è

	)

1264 
	#GPIO_OUT_PIN16_Low
 (0ULè

	)

1265 
	#GPIO_OUT_PIN16_High
 (1ULè

	)

1268 
	#GPIO_OUT_PIN15_Pos
 (15ULè

	)

1269 
	#GPIO_OUT_PIN15_Msk
 (0x1UL << 
GPIO_OUT_PIN15_Pos
è

	)

1270 
	#GPIO_OUT_PIN15_Low
 (0ULè

	)

1271 
	#GPIO_OUT_PIN15_High
 (1ULè

	)

1274 
	#GPIO_OUT_PIN14_Pos
 (14ULè

	)

1275 
	#GPIO_OUT_PIN14_Msk
 (0x1UL << 
GPIO_OUT_PIN14_Pos
è

	)

1276 
	#GPIO_OUT_PIN14_Low
 (0ULè

	)

1277 
	#GPIO_OUT_PIN14_High
 (1ULè

	)

1280 
	#GPIO_OUT_PIN13_Pos
 (13ULè

	)

1281 
	#GPIO_OUT_PIN13_Msk
 (0x1UL << 
GPIO_OUT_PIN13_Pos
è

	)

1282 
	#GPIO_OUT_PIN13_Low
 (0ULè

	)

1283 
	#GPIO_OUT_PIN13_High
 (1ULè

	)

1286 
	#GPIO_OUT_PIN12_Pos
 (12ULè

	)

1287 
	#GPIO_OUT_PIN12_Msk
 (0x1UL << 
GPIO_OUT_PIN12_Pos
è

	)

1288 
	#GPIO_OUT_PIN12_Low
 (0ULè

	)

1289 
	#GPIO_OUT_PIN12_High
 (1ULè

	)

1292 
	#GPIO_OUT_PIN11_Pos
 (11ULè

	)

1293 
	#GPIO_OUT_PIN11_Msk
 (0x1UL << 
GPIO_OUT_PIN11_Pos
è

	)

1294 
	#GPIO_OUT_PIN11_Low
 (0ULè

	)

1295 
	#GPIO_OUT_PIN11_High
 (1ULè

	)

1298 
	#GPIO_OUT_PIN10_Pos
 (10ULè

	)

1299 
	#GPIO_OUT_PIN10_Msk
 (0x1UL << 
GPIO_OUT_PIN10_Pos
è

	)

1300 
	#GPIO_OUT_PIN10_Low
 (0ULè

	)

1301 
	#GPIO_OUT_PIN10_High
 (1ULè

	)

1304 
	#GPIO_OUT_PIN9_Pos
 (9ULè

	)

1305 
	#GPIO_OUT_PIN9_Msk
 (0x1UL << 
GPIO_OUT_PIN9_Pos
è

	)

1306 
	#GPIO_OUT_PIN9_Low
 (0ULè

	)

1307 
	#GPIO_OUT_PIN9_High
 (1ULè

	)

1310 
	#GPIO_OUT_PIN8_Pos
 (8ULè

	)

1311 
	#GPIO_OUT_PIN8_Msk
 (0x1UL << 
GPIO_OUT_PIN8_Pos
è

	)

1312 
	#GPIO_OUT_PIN8_Low
 (0ULè

	)

1313 
	#GPIO_OUT_PIN8_High
 (1ULè

	)

1316 
	#GPIO_OUT_PIN7_Pos
 (7ULè

	)

1317 
	#GPIO_OUT_PIN7_Msk
 (0x1UL << 
GPIO_OUT_PIN7_Pos
è

	)

1318 
	#GPIO_OUT_PIN7_Low
 (0ULè

	)

1319 
	#GPIO_OUT_PIN7_High
 (1ULè

	)

1322 
	#GPIO_OUT_PIN6_Pos
 (6ULè

	)

1323 
	#GPIO_OUT_PIN6_Msk
 (0x1UL << 
GPIO_OUT_PIN6_Pos
è

	)

1324 
	#GPIO_OUT_PIN6_Low
 (0ULè

	)

1325 
	#GPIO_OUT_PIN6_High
 (1ULè

	)

1328 
	#GPIO_OUT_PIN5_Pos
 (5ULè

	)

1329 
	#GPIO_OUT_PIN5_Msk
 (0x1UL << 
GPIO_OUT_PIN5_Pos
è

	)

1330 
	#GPIO_OUT_PIN5_Low
 (0ULè

	)

1331 
	#GPIO_OUT_PIN5_High
 (1ULè

	)

1334 
	#GPIO_OUT_PIN4_Pos
 (4ULè

	)

1335 
	#GPIO_OUT_PIN4_Msk
 (0x1UL << 
GPIO_OUT_PIN4_Pos
è

	)

1336 
	#GPIO_OUT_PIN4_Low
 (0ULè

	)

1337 
	#GPIO_OUT_PIN4_High
 (1ULè

	)

1340 
	#GPIO_OUT_PIN3_Pos
 (3ULè

	)

1341 
	#GPIO_OUT_PIN3_Msk
 (0x1UL << 
GPIO_OUT_PIN3_Pos
è

	)

1342 
	#GPIO_OUT_PIN3_Low
 (0ULè

	)

1343 
	#GPIO_OUT_PIN3_High
 (1ULè

	)

1346 
	#GPIO_OUT_PIN2_Pos
 (2ULè

	)

1347 
	#GPIO_OUT_PIN2_Msk
 (0x1UL << 
GPIO_OUT_PIN2_Pos
è

	)

1348 
	#GPIO_OUT_PIN2_Low
 (0ULè

	)

1349 
	#GPIO_OUT_PIN2_High
 (1ULè

	)

1352 
	#GPIO_OUT_PIN1_Pos
 (1ULè

	)

1353 
	#GPIO_OUT_PIN1_Msk
 (0x1UL << 
GPIO_OUT_PIN1_Pos
è

	)

1354 
	#GPIO_OUT_PIN1_Low
 (0ULè

	)

1355 
	#GPIO_OUT_PIN1_High
 (1ULè

	)

1358 
	#GPIO_OUT_PIN0_Pos
 (0ULè

	)

1359 
	#GPIO_OUT_PIN0_Msk
 (0x1UL << 
GPIO_OUT_PIN0_Pos
è

	)

1360 
	#GPIO_OUT_PIN0_Low
 (0ULè

	)

1361 
	#GPIO_OUT_PIN0_High
 (1ULè

	)

1367 
	#GPIO_OUTSET_PIN31_Pos
 (31ULè

	)

1368 
	#GPIO_OUTSET_PIN31_Msk
 (0x1UL << 
GPIO_OUTSET_PIN31_Pos
è

	)

1369 
	#GPIO_OUTSET_PIN31_Low
 (0ULè

	)

1370 
	#GPIO_OUTSET_PIN31_High
 (1ULè

	)

1371 
	#GPIO_OUTSET_PIN31_S‘
 (1ULè

	)

1374 
	#GPIO_OUTSET_PIN30_Pos
 (30ULè

	)

1375 
	#GPIO_OUTSET_PIN30_Msk
 (0x1UL << 
GPIO_OUTSET_PIN30_Pos
è

	)

1376 
	#GPIO_OUTSET_PIN30_Low
 (0ULè

	)

1377 
	#GPIO_OUTSET_PIN30_High
 (1ULè

	)

1378 
	#GPIO_OUTSET_PIN30_S‘
 (1ULè

	)

1381 
	#GPIO_OUTSET_PIN29_Pos
 (29ULè

	)

1382 
	#GPIO_OUTSET_PIN29_Msk
 (0x1UL << 
GPIO_OUTSET_PIN29_Pos
è

	)

1383 
	#GPIO_OUTSET_PIN29_Low
 (0ULè

	)

1384 
	#GPIO_OUTSET_PIN29_High
 (1ULè

	)

1385 
	#GPIO_OUTSET_PIN29_S‘
 (1ULè

	)

1388 
	#GPIO_OUTSET_PIN28_Pos
 (28ULè

	)

1389 
	#GPIO_OUTSET_PIN28_Msk
 (0x1UL << 
GPIO_OUTSET_PIN28_Pos
è

	)

1390 
	#GPIO_OUTSET_PIN28_Low
 (0ULè

	)

1391 
	#GPIO_OUTSET_PIN28_High
 (1ULè

	)

1392 
	#GPIO_OUTSET_PIN28_S‘
 (1ULè

	)

1395 
	#GPIO_OUTSET_PIN27_Pos
 (27ULè

	)

1396 
	#GPIO_OUTSET_PIN27_Msk
 (0x1UL << 
GPIO_OUTSET_PIN27_Pos
è

	)

1397 
	#GPIO_OUTSET_PIN27_Low
 (0ULè

	)

1398 
	#GPIO_OUTSET_PIN27_High
 (1ULè

	)

1399 
	#GPIO_OUTSET_PIN27_S‘
 (1ULè

	)

1402 
	#GPIO_OUTSET_PIN26_Pos
 (26ULè

	)

1403 
	#GPIO_OUTSET_PIN26_Msk
 (0x1UL << 
GPIO_OUTSET_PIN26_Pos
è

	)

1404 
	#GPIO_OUTSET_PIN26_Low
 (0ULè

	)

1405 
	#GPIO_OUTSET_PIN26_High
 (1ULè

	)

1406 
	#GPIO_OUTSET_PIN26_S‘
 (1ULè

	)

1409 
	#GPIO_OUTSET_PIN25_Pos
 (25ULè

	)

1410 
	#GPIO_OUTSET_PIN25_Msk
 (0x1UL << 
GPIO_OUTSET_PIN25_Pos
è

	)

1411 
	#GPIO_OUTSET_PIN25_Low
 (0ULè

	)

1412 
	#GPIO_OUTSET_PIN25_High
 (1ULè

	)

1413 
	#GPIO_OUTSET_PIN25_S‘
 (1ULè

	)

1416 
	#GPIO_OUTSET_PIN24_Pos
 (24ULè

	)

1417 
	#GPIO_OUTSET_PIN24_Msk
 (0x1UL << 
GPIO_OUTSET_PIN24_Pos
è

	)

1418 
	#GPIO_OUTSET_PIN24_Low
 (0ULè

	)

1419 
	#GPIO_OUTSET_PIN24_High
 (1ULè

	)

1420 
	#GPIO_OUTSET_PIN24_S‘
 (1ULè

	)

1423 
	#GPIO_OUTSET_PIN23_Pos
 (23ULè

	)

1424 
	#GPIO_OUTSET_PIN23_Msk
 (0x1UL << 
GPIO_OUTSET_PIN23_Pos
è

	)

1425 
	#GPIO_OUTSET_PIN23_Low
 (0ULè

	)

1426 
	#GPIO_OUTSET_PIN23_High
 (1ULè

	)

1427 
	#GPIO_OUTSET_PIN23_S‘
 (1ULè

	)

1430 
	#GPIO_OUTSET_PIN22_Pos
 (22ULè

	)

1431 
	#GPIO_OUTSET_PIN22_Msk
 (0x1UL << 
GPIO_OUTSET_PIN22_Pos
è

	)

1432 
	#GPIO_OUTSET_PIN22_Low
 (0ULè

	)

1433 
	#GPIO_OUTSET_PIN22_High
 (1ULè

	)

1434 
	#GPIO_OUTSET_PIN22_S‘
 (1ULè

	)

1437 
	#GPIO_OUTSET_PIN21_Pos
 (21ULè

	)

1438 
	#GPIO_OUTSET_PIN21_Msk
 (0x1UL << 
GPIO_OUTSET_PIN21_Pos
è

	)

1439 
	#GPIO_OUTSET_PIN21_Low
 (0ULè

	)

1440 
	#GPIO_OUTSET_PIN21_High
 (1ULè

	)

1441 
	#GPIO_OUTSET_PIN21_S‘
 (1ULè

	)

1444 
	#GPIO_OUTSET_PIN20_Pos
 (20ULè

	)

1445 
	#GPIO_OUTSET_PIN20_Msk
 (0x1UL << 
GPIO_OUTSET_PIN20_Pos
è

	)

1446 
	#GPIO_OUTSET_PIN20_Low
 (0ULè

	)

1447 
	#GPIO_OUTSET_PIN20_High
 (1ULè

	)

1448 
	#GPIO_OUTSET_PIN20_S‘
 (1ULè

	)

1451 
	#GPIO_OUTSET_PIN19_Pos
 (19ULè

	)

1452 
	#GPIO_OUTSET_PIN19_Msk
 (0x1UL << 
GPIO_OUTSET_PIN19_Pos
è

	)

1453 
	#GPIO_OUTSET_PIN19_Low
 (0ULè

	)

1454 
	#GPIO_OUTSET_PIN19_High
 (1ULè

	)

1455 
	#GPIO_OUTSET_PIN19_S‘
 (1ULè

	)

1458 
	#GPIO_OUTSET_PIN18_Pos
 (18ULè

	)

1459 
	#GPIO_OUTSET_PIN18_Msk
 (0x1UL << 
GPIO_OUTSET_PIN18_Pos
è

	)

1460 
	#GPIO_OUTSET_PIN18_Low
 (0ULè

	)

1461 
	#GPIO_OUTSET_PIN18_High
 (1ULè

	)

1462 
	#GPIO_OUTSET_PIN18_S‘
 (1ULè

	)

1465 
	#GPIO_OUTSET_PIN17_Pos
 (17ULè

	)

1466 
	#GPIO_OUTSET_PIN17_Msk
 (0x1UL << 
GPIO_OUTSET_PIN17_Pos
è

	)

1467 
	#GPIO_OUTSET_PIN17_Low
 (0ULè

	)

1468 
	#GPIO_OUTSET_PIN17_High
 (1ULè

	)

1469 
	#GPIO_OUTSET_PIN17_S‘
 (1ULè

	)

1472 
	#GPIO_OUTSET_PIN16_Pos
 (16ULè

	)

1473 
	#GPIO_OUTSET_PIN16_Msk
 (0x1UL << 
GPIO_OUTSET_PIN16_Pos
è

	)

1474 
	#GPIO_OUTSET_PIN16_Low
 (0ULè

	)

1475 
	#GPIO_OUTSET_PIN16_High
 (1ULè

	)

1476 
	#GPIO_OUTSET_PIN16_S‘
 (1ULè

	)

1479 
	#GPIO_OUTSET_PIN15_Pos
 (15ULè

	)

1480 
	#GPIO_OUTSET_PIN15_Msk
 (0x1UL << 
GPIO_OUTSET_PIN15_Pos
è

	)

1481 
	#GPIO_OUTSET_PIN15_Low
 (0ULè

	)

1482 
	#GPIO_OUTSET_PIN15_High
 (1ULè

	)

1483 
	#GPIO_OUTSET_PIN15_S‘
 (1ULè

	)

1486 
	#GPIO_OUTSET_PIN14_Pos
 (14ULè

	)

1487 
	#GPIO_OUTSET_PIN14_Msk
 (0x1UL << 
GPIO_OUTSET_PIN14_Pos
è

	)

1488 
	#GPIO_OUTSET_PIN14_Low
 (0ULè

	)

1489 
	#GPIO_OUTSET_PIN14_High
 (1ULè

	)

1490 
	#GPIO_OUTSET_PIN14_S‘
 (1ULè

	)

1493 
	#GPIO_OUTSET_PIN13_Pos
 (13ULè

	)

1494 
	#GPIO_OUTSET_PIN13_Msk
 (0x1UL << 
GPIO_OUTSET_PIN13_Pos
è

	)

1495 
	#GPIO_OUTSET_PIN13_Low
 (0ULè

	)

1496 
	#GPIO_OUTSET_PIN13_High
 (1ULè

	)

1497 
	#GPIO_OUTSET_PIN13_S‘
 (1ULè

	)

1500 
	#GPIO_OUTSET_PIN12_Pos
 (12ULè

	)

1501 
	#GPIO_OUTSET_PIN12_Msk
 (0x1UL << 
GPIO_OUTSET_PIN12_Pos
è

	)

1502 
	#GPIO_OUTSET_PIN12_Low
 (0ULè

	)

1503 
	#GPIO_OUTSET_PIN12_High
 (1ULè

	)

1504 
	#GPIO_OUTSET_PIN12_S‘
 (1ULè

	)

1507 
	#GPIO_OUTSET_PIN11_Pos
 (11ULè

	)

1508 
	#GPIO_OUTSET_PIN11_Msk
 (0x1UL << 
GPIO_OUTSET_PIN11_Pos
è

	)

1509 
	#GPIO_OUTSET_PIN11_Low
 (0ULè

	)

1510 
	#GPIO_OUTSET_PIN11_High
 (1ULè

	)

1511 
	#GPIO_OUTSET_PIN11_S‘
 (1ULè

	)

1514 
	#GPIO_OUTSET_PIN10_Pos
 (10ULè

	)

1515 
	#GPIO_OUTSET_PIN10_Msk
 (0x1UL << 
GPIO_OUTSET_PIN10_Pos
è

	)

1516 
	#GPIO_OUTSET_PIN10_Low
 (0ULè

	)

1517 
	#GPIO_OUTSET_PIN10_High
 (1ULè

	)

1518 
	#GPIO_OUTSET_PIN10_S‘
 (1ULè

	)

1521 
	#GPIO_OUTSET_PIN9_Pos
 (9ULè

	)

1522 
	#GPIO_OUTSET_PIN9_Msk
 (0x1UL << 
GPIO_OUTSET_PIN9_Pos
è

	)

1523 
	#GPIO_OUTSET_PIN9_Low
 (0ULè

	)

1524 
	#GPIO_OUTSET_PIN9_High
 (1ULè

	)

1525 
	#GPIO_OUTSET_PIN9_S‘
 (1ULè

	)

1528 
	#GPIO_OUTSET_PIN8_Pos
 (8ULè

	)

1529 
	#GPIO_OUTSET_PIN8_Msk
 (0x1UL << 
GPIO_OUTSET_PIN8_Pos
è

	)

1530 
	#GPIO_OUTSET_PIN8_Low
 (0ULè

	)

1531 
	#GPIO_OUTSET_PIN8_High
 (1ULè

	)

1532 
	#GPIO_OUTSET_PIN8_S‘
 (1ULè

	)

1535 
	#GPIO_OUTSET_PIN7_Pos
 (7ULè

	)

1536 
	#GPIO_OUTSET_PIN7_Msk
 (0x1UL << 
GPIO_OUTSET_PIN7_Pos
è

	)

1537 
	#GPIO_OUTSET_PIN7_Low
 (0ULè

	)

1538 
	#GPIO_OUTSET_PIN7_High
 (1ULè

	)

1539 
	#GPIO_OUTSET_PIN7_S‘
 (1ULè

	)

1542 
	#GPIO_OUTSET_PIN6_Pos
 (6ULè

	)

1543 
	#GPIO_OUTSET_PIN6_Msk
 (0x1UL << 
GPIO_OUTSET_PIN6_Pos
è

	)

1544 
	#GPIO_OUTSET_PIN6_Low
 (0ULè

	)

1545 
	#GPIO_OUTSET_PIN6_High
 (1ULè

	)

1546 
	#GPIO_OUTSET_PIN6_S‘
 (1ULè

	)

1549 
	#GPIO_OUTSET_PIN5_Pos
 (5ULè

	)

1550 
	#GPIO_OUTSET_PIN5_Msk
 (0x1UL << 
GPIO_OUTSET_PIN5_Pos
è

	)

1551 
	#GPIO_OUTSET_PIN5_Low
 (0ULè

	)

1552 
	#GPIO_OUTSET_PIN5_High
 (1ULè

	)

1553 
	#GPIO_OUTSET_PIN5_S‘
 (1ULè

	)

1556 
	#GPIO_OUTSET_PIN4_Pos
 (4ULè

	)

1557 
	#GPIO_OUTSET_PIN4_Msk
 (0x1UL << 
GPIO_OUTSET_PIN4_Pos
è

	)

1558 
	#GPIO_OUTSET_PIN4_Low
 (0ULè

	)

1559 
	#GPIO_OUTSET_PIN4_High
 (1ULè

	)

1560 
	#GPIO_OUTSET_PIN4_S‘
 (1ULè

	)

1563 
	#GPIO_OUTSET_PIN3_Pos
 (3ULè

	)

1564 
	#GPIO_OUTSET_PIN3_Msk
 (0x1UL << 
GPIO_OUTSET_PIN3_Pos
è

	)

1565 
	#GPIO_OUTSET_PIN3_Low
 (0ULè

	)

1566 
	#GPIO_OUTSET_PIN3_High
 (1ULè

	)

1567 
	#GPIO_OUTSET_PIN3_S‘
 (1ULè

	)

1570 
	#GPIO_OUTSET_PIN2_Pos
 (2ULè

	)

1571 
	#GPIO_OUTSET_PIN2_Msk
 (0x1UL << 
GPIO_OUTSET_PIN2_Pos
è

	)

1572 
	#GPIO_OUTSET_PIN2_Low
 (0ULè

	)

1573 
	#GPIO_OUTSET_PIN2_High
 (1ULè

	)

1574 
	#GPIO_OUTSET_PIN2_S‘
 (1ULè

	)

1577 
	#GPIO_OUTSET_PIN1_Pos
 (1ULè

	)

1578 
	#GPIO_OUTSET_PIN1_Msk
 (0x1UL << 
GPIO_OUTSET_PIN1_Pos
è

	)

1579 
	#GPIO_OUTSET_PIN1_Low
 (0ULè

	)

1580 
	#GPIO_OUTSET_PIN1_High
 (1ULè

	)

1581 
	#GPIO_OUTSET_PIN1_S‘
 (1ULè

	)

1584 
	#GPIO_OUTSET_PIN0_Pos
 (0ULè

	)

1585 
	#GPIO_OUTSET_PIN0_Msk
 (0x1UL << 
GPIO_OUTSET_PIN0_Pos
è

	)

1586 
	#GPIO_OUTSET_PIN0_Low
 (0ULè

	)

1587 
	#GPIO_OUTSET_PIN0_High
 (1ULè

	)

1588 
	#GPIO_OUTSET_PIN0_S‘
 (1ULè

	)

1594 
	#GPIO_OUTCLR_PIN31_Pos
 (31ULè

	)

1595 
	#GPIO_OUTCLR_PIN31_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN31_Pos
è

	)

1596 
	#GPIO_OUTCLR_PIN31_Low
 (0ULè

	)

1597 
	#GPIO_OUTCLR_PIN31_High
 (1ULè

	)

1598 
	#GPIO_OUTCLR_PIN31_CË¬
 (1ULè

	)

1601 
	#GPIO_OUTCLR_PIN30_Pos
 (30ULè

	)

1602 
	#GPIO_OUTCLR_PIN30_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN30_Pos
è

	)

1603 
	#GPIO_OUTCLR_PIN30_Low
 (0ULè

	)

1604 
	#GPIO_OUTCLR_PIN30_High
 (1ULè

	)

1605 
	#GPIO_OUTCLR_PIN30_CË¬
 (1ULè

	)

1608 
	#GPIO_OUTCLR_PIN29_Pos
 (29ULè

	)

1609 
	#GPIO_OUTCLR_PIN29_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN29_Pos
è

	)

1610 
	#GPIO_OUTCLR_PIN29_Low
 (0ULè

	)

1611 
	#GPIO_OUTCLR_PIN29_High
 (1ULè

	)

1612 
	#GPIO_OUTCLR_PIN29_CË¬
 (1ULè

	)

1615 
	#GPIO_OUTCLR_PIN28_Pos
 (28ULè

	)

1616 
	#GPIO_OUTCLR_PIN28_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN28_Pos
è

	)

1617 
	#GPIO_OUTCLR_PIN28_Low
 (0ULè

	)

1618 
	#GPIO_OUTCLR_PIN28_High
 (1ULè

	)

1619 
	#GPIO_OUTCLR_PIN28_CË¬
 (1ULè

	)

1622 
	#GPIO_OUTCLR_PIN27_Pos
 (27ULè

	)

1623 
	#GPIO_OUTCLR_PIN27_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN27_Pos
è

	)

1624 
	#GPIO_OUTCLR_PIN27_Low
 (0ULè

	)

1625 
	#GPIO_OUTCLR_PIN27_High
 (1ULè

	)

1626 
	#GPIO_OUTCLR_PIN27_CË¬
 (1ULè

	)

1629 
	#GPIO_OUTCLR_PIN26_Pos
 (26ULè

	)

1630 
	#GPIO_OUTCLR_PIN26_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN26_Pos
è

	)

1631 
	#GPIO_OUTCLR_PIN26_Low
 (0ULè

	)

1632 
	#GPIO_OUTCLR_PIN26_High
 (1ULè

	)

1633 
	#GPIO_OUTCLR_PIN26_CË¬
 (1ULè

	)

1636 
	#GPIO_OUTCLR_PIN25_Pos
 (25ULè

	)

1637 
	#GPIO_OUTCLR_PIN25_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN25_Pos
è

	)

1638 
	#GPIO_OUTCLR_PIN25_Low
 (0ULè

	)

1639 
	#GPIO_OUTCLR_PIN25_High
 (1ULè

	)

1640 
	#GPIO_OUTCLR_PIN25_CË¬
 (1ULè

	)

1643 
	#GPIO_OUTCLR_PIN24_Pos
 (24ULè

	)

1644 
	#GPIO_OUTCLR_PIN24_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN24_Pos
è

	)

1645 
	#GPIO_OUTCLR_PIN24_Low
 (0ULè

	)

1646 
	#GPIO_OUTCLR_PIN24_High
 (1ULè

	)

1647 
	#GPIO_OUTCLR_PIN24_CË¬
 (1ULè

	)

1650 
	#GPIO_OUTCLR_PIN23_Pos
 (23ULè

	)

1651 
	#GPIO_OUTCLR_PIN23_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN23_Pos
è

	)

1652 
	#GPIO_OUTCLR_PIN23_Low
 (0ULè

	)

1653 
	#GPIO_OUTCLR_PIN23_High
 (1ULè

	)

1654 
	#GPIO_OUTCLR_PIN23_CË¬
 (1ULè

	)

1657 
	#GPIO_OUTCLR_PIN22_Pos
 (22ULè

	)

1658 
	#GPIO_OUTCLR_PIN22_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN22_Pos
è

	)

1659 
	#GPIO_OUTCLR_PIN22_Low
 (0ULè

	)

1660 
	#GPIO_OUTCLR_PIN22_High
 (1ULè

	)

1661 
	#GPIO_OUTCLR_PIN22_CË¬
 (1ULè

	)

1664 
	#GPIO_OUTCLR_PIN21_Pos
 (21ULè

	)

1665 
	#GPIO_OUTCLR_PIN21_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN21_Pos
è

	)

1666 
	#GPIO_OUTCLR_PIN21_Low
 (0ULè

	)

1667 
	#GPIO_OUTCLR_PIN21_High
 (1ULè

	)

1668 
	#GPIO_OUTCLR_PIN21_CË¬
 (1ULè

	)

1671 
	#GPIO_OUTCLR_PIN20_Pos
 (20ULè

	)

1672 
	#GPIO_OUTCLR_PIN20_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN20_Pos
è

	)

1673 
	#GPIO_OUTCLR_PIN20_Low
 (0ULè

	)

1674 
	#GPIO_OUTCLR_PIN20_High
 (1ULè

	)

1675 
	#GPIO_OUTCLR_PIN20_CË¬
 (1ULè

	)

1678 
	#GPIO_OUTCLR_PIN19_Pos
 (19ULè

	)

1679 
	#GPIO_OUTCLR_PIN19_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN19_Pos
è

	)

1680 
	#GPIO_OUTCLR_PIN19_Low
 (0ULè

	)

1681 
	#GPIO_OUTCLR_PIN19_High
 (1ULè

	)

1682 
	#GPIO_OUTCLR_PIN19_CË¬
 (1ULè

	)

1685 
	#GPIO_OUTCLR_PIN18_Pos
 (18ULè

	)

1686 
	#GPIO_OUTCLR_PIN18_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN18_Pos
è

	)

1687 
	#GPIO_OUTCLR_PIN18_Low
 (0ULè

	)

1688 
	#GPIO_OUTCLR_PIN18_High
 (1ULè

	)

1689 
	#GPIO_OUTCLR_PIN18_CË¬
 (1ULè

	)

1692 
	#GPIO_OUTCLR_PIN17_Pos
 (17ULè

	)

1693 
	#GPIO_OUTCLR_PIN17_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN17_Pos
è

	)

1694 
	#GPIO_OUTCLR_PIN17_Low
 (0ULè

	)

1695 
	#GPIO_OUTCLR_PIN17_High
 (1ULè

	)

1696 
	#GPIO_OUTCLR_PIN17_CË¬
 (1ULè

	)

1699 
	#GPIO_OUTCLR_PIN16_Pos
 (16ULè

	)

1700 
	#GPIO_OUTCLR_PIN16_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN16_Pos
è

	)

1701 
	#GPIO_OUTCLR_PIN16_Low
 (0ULè

	)

1702 
	#GPIO_OUTCLR_PIN16_High
 (1ULè

	)

1703 
	#GPIO_OUTCLR_PIN16_CË¬
 (1ULè

	)

1706 
	#GPIO_OUTCLR_PIN15_Pos
 (15ULè

	)

1707 
	#GPIO_OUTCLR_PIN15_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN15_Pos
è

	)

1708 
	#GPIO_OUTCLR_PIN15_Low
 (0ULè

	)

1709 
	#GPIO_OUTCLR_PIN15_High
 (1ULè

	)

1710 
	#GPIO_OUTCLR_PIN15_CË¬
 (1ULè

	)

1713 
	#GPIO_OUTCLR_PIN14_Pos
 (14ULè

	)

1714 
	#GPIO_OUTCLR_PIN14_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN14_Pos
è

	)

1715 
	#GPIO_OUTCLR_PIN14_Low
 (0ULè

	)

1716 
	#GPIO_OUTCLR_PIN14_High
 (1ULè

	)

1717 
	#GPIO_OUTCLR_PIN14_CË¬
 (1ULè

	)

1720 
	#GPIO_OUTCLR_PIN13_Pos
 (13ULè

	)

1721 
	#GPIO_OUTCLR_PIN13_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN13_Pos
è

	)

1722 
	#GPIO_OUTCLR_PIN13_Low
 (0ULè

	)

1723 
	#GPIO_OUTCLR_PIN13_High
 (1ULè

	)

1724 
	#GPIO_OUTCLR_PIN13_CË¬
 (1ULè

	)

1727 
	#GPIO_OUTCLR_PIN12_Pos
 (12ULè

	)

1728 
	#GPIO_OUTCLR_PIN12_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN12_Pos
è

	)

1729 
	#GPIO_OUTCLR_PIN12_Low
 (0ULè

	)

1730 
	#GPIO_OUTCLR_PIN12_High
 (1ULè

	)

1731 
	#GPIO_OUTCLR_PIN12_CË¬
 (1ULè

	)

1734 
	#GPIO_OUTCLR_PIN11_Pos
 (11ULè

	)

1735 
	#GPIO_OUTCLR_PIN11_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN11_Pos
è

	)

1736 
	#GPIO_OUTCLR_PIN11_Low
 (0ULè

	)

1737 
	#GPIO_OUTCLR_PIN11_High
 (1ULè

	)

1738 
	#GPIO_OUTCLR_PIN11_CË¬
 (1ULè

	)

1741 
	#GPIO_OUTCLR_PIN10_Pos
 (10ULè

	)

1742 
	#GPIO_OUTCLR_PIN10_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN10_Pos
è

	)

1743 
	#GPIO_OUTCLR_PIN10_Low
 (0ULè

	)

1744 
	#GPIO_OUTCLR_PIN10_High
 (1ULè

	)

1745 
	#GPIO_OUTCLR_PIN10_CË¬
 (1ULè

	)

1748 
	#GPIO_OUTCLR_PIN9_Pos
 (9ULè

	)

1749 
	#GPIO_OUTCLR_PIN9_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN9_Pos
è

	)

1750 
	#GPIO_OUTCLR_PIN9_Low
 (0ULè

	)

1751 
	#GPIO_OUTCLR_PIN9_High
 (1ULè

	)

1752 
	#GPIO_OUTCLR_PIN9_CË¬
 (1ULè

	)

1755 
	#GPIO_OUTCLR_PIN8_Pos
 (8ULè

	)

1756 
	#GPIO_OUTCLR_PIN8_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN8_Pos
è

	)

1757 
	#GPIO_OUTCLR_PIN8_Low
 (0ULè

	)

1758 
	#GPIO_OUTCLR_PIN8_High
 (1ULè

	)

1759 
	#GPIO_OUTCLR_PIN8_CË¬
 (1ULè

	)

1762 
	#GPIO_OUTCLR_PIN7_Pos
 (7ULè

	)

1763 
	#GPIO_OUTCLR_PIN7_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN7_Pos
è

	)

1764 
	#GPIO_OUTCLR_PIN7_Low
 (0ULè

	)

1765 
	#GPIO_OUTCLR_PIN7_High
 (1ULè

	)

1766 
	#GPIO_OUTCLR_PIN7_CË¬
 (1ULè

	)

1769 
	#GPIO_OUTCLR_PIN6_Pos
 (6ULè

	)

1770 
	#GPIO_OUTCLR_PIN6_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN6_Pos
è

	)

1771 
	#GPIO_OUTCLR_PIN6_Low
 (0ULè

	)

1772 
	#GPIO_OUTCLR_PIN6_High
 (1ULè

	)

1773 
	#GPIO_OUTCLR_PIN6_CË¬
 (1ULè

	)

1776 
	#GPIO_OUTCLR_PIN5_Pos
 (5ULè

	)

1777 
	#GPIO_OUTCLR_PIN5_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN5_Pos
è

	)

1778 
	#GPIO_OUTCLR_PIN5_Low
 (0ULè

	)

1779 
	#GPIO_OUTCLR_PIN5_High
 (1ULè

	)

1780 
	#GPIO_OUTCLR_PIN5_CË¬
 (1ULè

	)

1783 
	#GPIO_OUTCLR_PIN4_Pos
 (4ULè

	)

1784 
	#GPIO_OUTCLR_PIN4_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN4_Pos
è

	)

1785 
	#GPIO_OUTCLR_PIN4_Low
 (0ULè

	)

1786 
	#GPIO_OUTCLR_PIN4_High
 (1ULè

	)

1787 
	#GPIO_OUTCLR_PIN4_CË¬
 (1ULè

	)

1790 
	#GPIO_OUTCLR_PIN3_Pos
 (3ULè

	)

1791 
	#GPIO_OUTCLR_PIN3_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN3_Pos
è

	)

1792 
	#GPIO_OUTCLR_PIN3_Low
 (0ULè

	)

1793 
	#GPIO_OUTCLR_PIN3_High
 (1ULè

	)

1794 
	#GPIO_OUTCLR_PIN3_CË¬
 (1ULè

	)

1797 
	#GPIO_OUTCLR_PIN2_Pos
 (2ULè

	)

1798 
	#GPIO_OUTCLR_PIN2_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN2_Pos
è

	)

1799 
	#GPIO_OUTCLR_PIN2_Low
 (0ULè

	)

1800 
	#GPIO_OUTCLR_PIN2_High
 (1ULè

	)

1801 
	#GPIO_OUTCLR_PIN2_CË¬
 (1ULè

	)

1804 
	#GPIO_OUTCLR_PIN1_Pos
 (1ULè

	)

1805 
	#GPIO_OUTCLR_PIN1_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN1_Pos
è

	)

1806 
	#GPIO_OUTCLR_PIN1_Low
 (0ULè

	)

1807 
	#GPIO_OUTCLR_PIN1_High
 (1ULè

	)

1808 
	#GPIO_OUTCLR_PIN1_CË¬
 (1ULè

	)

1811 
	#GPIO_OUTCLR_PIN0_Pos
 (0ULè

	)

1812 
	#GPIO_OUTCLR_PIN0_Msk
 (0x1UL << 
GPIO_OUTCLR_PIN0_Pos
è

	)

1813 
	#GPIO_OUTCLR_PIN0_Low
 (0ULè

	)

1814 
	#GPIO_OUTCLR_PIN0_High
 (1ULè

	)

1815 
	#GPIO_OUTCLR_PIN0_CË¬
 (1ULè

	)

1821 
	#GPIO_IN_PIN31_Pos
 (31ULè

	)

1822 
	#GPIO_IN_PIN31_Msk
 (0x1UL << 
GPIO_IN_PIN31_Pos
è

	)

1823 
	#GPIO_IN_PIN31_Low
 (0ULè

	)

1824 
	#GPIO_IN_PIN31_High
 (1ULè

	)

1827 
	#GPIO_IN_PIN30_Pos
 (30ULè

	)

1828 
	#GPIO_IN_PIN30_Msk
 (0x1UL << 
GPIO_IN_PIN30_Pos
è

	)

1829 
	#GPIO_IN_PIN30_Low
 (0ULè

	)

1830 
	#GPIO_IN_PIN30_High
 (1ULè

	)

1833 
	#GPIO_IN_PIN29_Pos
 (29ULè

	)

1834 
	#GPIO_IN_PIN29_Msk
 (0x1UL << 
GPIO_IN_PIN29_Pos
è

	)

1835 
	#GPIO_IN_PIN29_Low
 (0ULè

	)

1836 
	#GPIO_IN_PIN29_High
 (1ULè

	)

1839 
	#GPIO_IN_PIN28_Pos
 (28ULè

	)

1840 
	#GPIO_IN_PIN28_Msk
 (0x1UL << 
GPIO_IN_PIN28_Pos
è

	)

1841 
	#GPIO_IN_PIN28_Low
 (0ULè

	)

1842 
	#GPIO_IN_PIN28_High
 (1ULè

	)

1845 
	#GPIO_IN_PIN27_Pos
 (27ULè

	)

1846 
	#GPIO_IN_PIN27_Msk
 (0x1UL << 
GPIO_IN_PIN27_Pos
è

	)

1847 
	#GPIO_IN_PIN27_Low
 (0ULè

	)

1848 
	#GPIO_IN_PIN27_High
 (1ULè

	)

1851 
	#GPIO_IN_PIN26_Pos
 (26ULè

	)

1852 
	#GPIO_IN_PIN26_Msk
 (0x1UL << 
GPIO_IN_PIN26_Pos
è

	)

1853 
	#GPIO_IN_PIN26_Low
 (0ULè

	)

1854 
	#GPIO_IN_PIN26_High
 (1ULè

	)

1857 
	#GPIO_IN_PIN25_Pos
 (25ULè

	)

1858 
	#GPIO_IN_PIN25_Msk
 (0x1UL << 
GPIO_IN_PIN25_Pos
è

	)

1859 
	#GPIO_IN_PIN25_Low
 (0ULè

	)

1860 
	#GPIO_IN_PIN25_High
 (1ULè

	)

1863 
	#GPIO_IN_PIN24_Pos
 (24ULè

	)

1864 
	#GPIO_IN_PIN24_Msk
 (0x1UL << 
GPIO_IN_PIN24_Pos
è

	)

1865 
	#GPIO_IN_PIN24_Low
 (0ULè

	)

1866 
	#GPIO_IN_PIN24_High
 (1ULè

	)

1869 
	#GPIO_IN_PIN23_Pos
 (23ULè

	)

1870 
	#GPIO_IN_PIN23_Msk
 (0x1UL << 
GPIO_IN_PIN23_Pos
è

	)

1871 
	#GPIO_IN_PIN23_Low
 (0ULè

	)

1872 
	#GPIO_IN_PIN23_High
 (1ULè

	)

1875 
	#GPIO_IN_PIN22_Pos
 (22ULè

	)

1876 
	#GPIO_IN_PIN22_Msk
 (0x1UL << 
GPIO_IN_PIN22_Pos
è

	)

1877 
	#GPIO_IN_PIN22_Low
 (0ULè

	)

1878 
	#GPIO_IN_PIN22_High
 (1ULè

	)

1881 
	#GPIO_IN_PIN21_Pos
 (21ULè

	)

1882 
	#GPIO_IN_PIN21_Msk
 (0x1UL << 
GPIO_IN_PIN21_Pos
è

	)

1883 
	#GPIO_IN_PIN21_Low
 (0ULè

	)

1884 
	#GPIO_IN_PIN21_High
 (1ULè

	)

1887 
	#GPIO_IN_PIN20_Pos
 (20ULè

	)

1888 
	#GPIO_IN_PIN20_Msk
 (0x1UL << 
GPIO_IN_PIN20_Pos
è

	)

1889 
	#GPIO_IN_PIN20_Low
 (0ULè

	)

1890 
	#GPIO_IN_PIN20_High
 (1ULè

	)

1893 
	#GPIO_IN_PIN19_Pos
 (19ULè

	)

1894 
	#GPIO_IN_PIN19_Msk
 (0x1UL << 
GPIO_IN_PIN19_Pos
è

	)

1895 
	#GPIO_IN_PIN19_Low
 (0ULè

	)

1896 
	#GPIO_IN_PIN19_High
 (1ULè

	)

1899 
	#GPIO_IN_PIN18_Pos
 (18ULè

	)

1900 
	#GPIO_IN_PIN18_Msk
 (0x1UL << 
GPIO_IN_PIN18_Pos
è

	)

1901 
	#GPIO_IN_PIN18_Low
 (0ULè

	)

1902 
	#GPIO_IN_PIN18_High
 (1ULè

	)

1905 
	#GPIO_IN_PIN17_Pos
 (17ULè

	)

1906 
	#GPIO_IN_PIN17_Msk
 (0x1UL << 
GPIO_IN_PIN17_Pos
è

	)

1907 
	#GPIO_IN_PIN17_Low
 (0ULè

	)

1908 
	#GPIO_IN_PIN17_High
 (1ULè

	)

1911 
	#GPIO_IN_PIN16_Pos
 (16ULè

	)

1912 
	#GPIO_IN_PIN16_Msk
 (0x1UL << 
GPIO_IN_PIN16_Pos
è

	)

1913 
	#GPIO_IN_PIN16_Low
 (0ULè

	)

1914 
	#GPIO_IN_PIN16_High
 (1ULè

	)

1917 
	#GPIO_IN_PIN15_Pos
 (15ULè

	)

1918 
	#GPIO_IN_PIN15_Msk
 (0x1UL << 
GPIO_IN_PIN15_Pos
è

	)

1919 
	#GPIO_IN_PIN15_Low
 (0ULè

	)

1920 
	#GPIO_IN_PIN15_High
 (1ULè

	)

1923 
	#GPIO_IN_PIN14_Pos
 (14ULè

	)

1924 
	#GPIO_IN_PIN14_Msk
 (0x1UL << 
GPIO_IN_PIN14_Pos
è

	)

1925 
	#GPIO_IN_PIN14_Low
 (0ULè

	)

1926 
	#GPIO_IN_PIN14_High
 (1ULè

	)

1929 
	#GPIO_IN_PIN13_Pos
 (13ULè

	)

1930 
	#GPIO_IN_PIN13_Msk
 (0x1UL << 
GPIO_IN_PIN13_Pos
è

	)

1931 
	#GPIO_IN_PIN13_Low
 (0ULè

	)

1932 
	#GPIO_IN_PIN13_High
 (1ULè

	)

1935 
	#GPIO_IN_PIN12_Pos
 (12ULè

	)

1936 
	#GPIO_IN_PIN12_Msk
 (0x1UL << 
GPIO_IN_PIN12_Pos
è

	)

1937 
	#GPIO_IN_PIN12_Low
 (0ULè

	)

1938 
	#GPIO_IN_PIN12_High
 (1ULè

	)

1941 
	#GPIO_IN_PIN11_Pos
 (11ULè

	)

1942 
	#GPIO_IN_PIN11_Msk
 (0x1UL << 
GPIO_IN_PIN11_Pos
è

	)

1943 
	#GPIO_IN_PIN11_Low
 (0ULè

	)

1944 
	#GPIO_IN_PIN11_High
 (1ULè

	)

1947 
	#GPIO_IN_PIN10_Pos
 (10ULè

	)

1948 
	#GPIO_IN_PIN10_Msk
 (0x1UL << 
GPIO_IN_PIN10_Pos
è

	)

1949 
	#GPIO_IN_PIN10_Low
 (0ULè

	)

1950 
	#GPIO_IN_PIN10_High
 (1ULè

	)

1953 
	#GPIO_IN_PIN9_Pos
 (9ULè

	)

1954 
	#GPIO_IN_PIN9_Msk
 (0x1UL << 
GPIO_IN_PIN9_Pos
è

	)

1955 
	#GPIO_IN_PIN9_Low
 (0ULè

	)

1956 
	#GPIO_IN_PIN9_High
 (1ULè

	)

1959 
	#GPIO_IN_PIN8_Pos
 (8ULè

	)

1960 
	#GPIO_IN_PIN8_Msk
 (0x1UL << 
GPIO_IN_PIN8_Pos
è

	)

1961 
	#GPIO_IN_PIN8_Low
 (0ULè

	)

1962 
	#GPIO_IN_PIN8_High
 (1ULè

	)

1965 
	#GPIO_IN_PIN7_Pos
 (7ULè

	)

1966 
	#GPIO_IN_PIN7_Msk
 (0x1UL << 
GPIO_IN_PIN7_Pos
è

	)

1967 
	#GPIO_IN_PIN7_Low
 (0ULè

	)

1968 
	#GPIO_IN_PIN7_High
 (1ULè

	)

1971 
	#GPIO_IN_PIN6_Pos
 (6ULè

	)

1972 
	#GPIO_IN_PIN6_Msk
 (0x1UL << 
GPIO_IN_PIN6_Pos
è

	)

1973 
	#GPIO_IN_PIN6_Low
 (0ULè

	)

1974 
	#GPIO_IN_PIN6_High
 (1ULè

	)

1977 
	#GPIO_IN_PIN5_Pos
 (5ULè

	)

1978 
	#GPIO_IN_PIN5_Msk
 (0x1UL << 
GPIO_IN_PIN5_Pos
è

	)

1979 
	#GPIO_IN_PIN5_Low
 (0ULè

	)

1980 
	#GPIO_IN_PIN5_High
 (1ULè

	)

1983 
	#GPIO_IN_PIN4_Pos
 (4ULè

	)

1984 
	#GPIO_IN_PIN4_Msk
 (0x1UL << 
GPIO_IN_PIN4_Pos
è

	)

1985 
	#GPIO_IN_PIN4_Low
 (0ULè

	)

1986 
	#GPIO_IN_PIN4_High
 (1ULè

	)

1989 
	#GPIO_IN_PIN3_Pos
 (3ULè

	)

1990 
	#GPIO_IN_PIN3_Msk
 (0x1UL << 
GPIO_IN_PIN3_Pos
è

	)

1991 
	#GPIO_IN_PIN3_Low
 (0ULè

	)

1992 
	#GPIO_IN_PIN3_High
 (1ULè

	)

1995 
	#GPIO_IN_PIN2_Pos
 (2ULè

	)

1996 
	#GPIO_IN_PIN2_Msk
 (0x1UL << 
GPIO_IN_PIN2_Pos
è

	)

1997 
	#GPIO_IN_PIN2_Low
 (0ULè

	)

1998 
	#GPIO_IN_PIN2_High
 (1ULè

	)

2001 
	#GPIO_IN_PIN1_Pos
 (1ULè

	)

2002 
	#GPIO_IN_PIN1_Msk
 (0x1UL << 
GPIO_IN_PIN1_Pos
è

	)

2003 
	#GPIO_IN_PIN1_Low
 (0ULè

	)

2004 
	#GPIO_IN_PIN1_High
 (1ULè

	)

2007 
	#GPIO_IN_PIN0_Pos
 (0ULè

	)

2008 
	#GPIO_IN_PIN0_Msk
 (0x1UL << 
GPIO_IN_PIN0_Pos
è

	)

2009 
	#GPIO_IN_PIN0_Low
 (0ULè

	)

2010 
	#GPIO_IN_PIN0_High
 (1ULè

	)

2016 
	#GPIO_DIR_PIN31_Pos
 (31ULè

	)

2017 
	#GPIO_DIR_PIN31_Msk
 (0x1UL << 
GPIO_DIR_PIN31_Pos
è

	)

2018 
	#GPIO_DIR_PIN31_IÅut
 (0ULè

	)

2019 
	#GPIO_DIR_PIN31_Ouut
 (1ULè

	)

2022 
	#GPIO_DIR_PIN30_Pos
 (30ULè

	)

2023 
	#GPIO_DIR_PIN30_Msk
 (0x1UL << 
GPIO_DIR_PIN30_Pos
è

	)

2024 
	#GPIO_DIR_PIN30_IÅut
 (0ULè

	)

2025 
	#GPIO_DIR_PIN30_Ouut
 (1ULè

	)

2028 
	#GPIO_DIR_PIN29_Pos
 (29ULè

	)

2029 
	#GPIO_DIR_PIN29_Msk
 (0x1UL << 
GPIO_DIR_PIN29_Pos
è

	)

2030 
	#GPIO_DIR_PIN29_IÅut
 (0ULè

	)

2031 
	#GPIO_DIR_PIN29_Ouut
 (1ULè

	)

2034 
	#GPIO_DIR_PIN28_Pos
 (28ULè

	)

2035 
	#GPIO_DIR_PIN28_Msk
 (0x1UL << 
GPIO_DIR_PIN28_Pos
è

	)

2036 
	#GPIO_DIR_PIN28_IÅut
 (0ULè

	)

2037 
	#GPIO_DIR_PIN28_Ouut
 (1ULè

	)

2040 
	#GPIO_DIR_PIN27_Pos
 (27ULè

	)

2041 
	#GPIO_DIR_PIN27_Msk
 (0x1UL << 
GPIO_DIR_PIN27_Pos
è

	)

2042 
	#GPIO_DIR_PIN27_IÅut
 (0ULè

	)

2043 
	#GPIO_DIR_PIN27_Ouut
 (1ULè

	)

2046 
	#GPIO_DIR_PIN26_Pos
 (26ULè

	)

2047 
	#GPIO_DIR_PIN26_Msk
 (0x1UL << 
GPIO_DIR_PIN26_Pos
è

	)

2048 
	#GPIO_DIR_PIN26_IÅut
 (0ULè

	)

2049 
	#GPIO_DIR_PIN26_Ouut
 (1ULè

	)

2052 
	#GPIO_DIR_PIN25_Pos
 (25ULè

	)

2053 
	#GPIO_DIR_PIN25_Msk
 (0x1UL << 
GPIO_DIR_PIN25_Pos
è

	)

2054 
	#GPIO_DIR_PIN25_IÅut
 (0ULè

	)

2055 
	#GPIO_DIR_PIN25_Ouut
 (1ULè

	)

2058 
	#GPIO_DIR_PIN24_Pos
 (24ULè

	)

2059 
	#GPIO_DIR_PIN24_Msk
 (0x1UL << 
GPIO_DIR_PIN24_Pos
è

	)

2060 
	#GPIO_DIR_PIN24_IÅut
 (0ULè

	)

2061 
	#GPIO_DIR_PIN24_Ouut
 (1ULè

	)

2064 
	#GPIO_DIR_PIN23_Pos
 (23ULè

	)

2065 
	#GPIO_DIR_PIN23_Msk
 (0x1UL << 
GPIO_DIR_PIN23_Pos
è

	)

2066 
	#GPIO_DIR_PIN23_IÅut
 (0ULè

	)

2067 
	#GPIO_DIR_PIN23_Ouut
 (1ULè

	)

2070 
	#GPIO_DIR_PIN22_Pos
 (22ULè

	)

2071 
	#GPIO_DIR_PIN22_Msk
 (0x1UL << 
GPIO_DIR_PIN22_Pos
è

	)

2072 
	#GPIO_DIR_PIN22_IÅut
 (0ULè

	)

2073 
	#GPIO_DIR_PIN22_Ouut
 (1ULè

	)

2076 
	#GPIO_DIR_PIN21_Pos
 (21ULè

	)

2077 
	#GPIO_DIR_PIN21_Msk
 (0x1UL << 
GPIO_DIR_PIN21_Pos
è

	)

2078 
	#GPIO_DIR_PIN21_IÅut
 (0ULè

	)

2079 
	#GPIO_DIR_PIN21_Ouut
 (1ULè

	)

2082 
	#GPIO_DIR_PIN20_Pos
 (20ULè

	)

2083 
	#GPIO_DIR_PIN20_Msk
 (0x1UL << 
GPIO_DIR_PIN20_Pos
è

	)

2084 
	#GPIO_DIR_PIN20_IÅut
 (0ULè

	)

2085 
	#GPIO_DIR_PIN20_Ouut
 (1ULè

	)

2088 
	#GPIO_DIR_PIN19_Pos
 (19ULè

	)

2089 
	#GPIO_DIR_PIN19_Msk
 (0x1UL << 
GPIO_DIR_PIN19_Pos
è

	)

2090 
	#GPIO_DIR_PIN19_IÅut
 (0ULè

	)

2091 
	#GPIO_DIR_PIN19_Ouut
 (1ULè

	)

2094 
	#GPIO_DIR_PIN18_Pos
 (18ULè

	)

2095 
	#GPIO_DIR_PIN18_Msk
 (0x1UL << 
GPIO_DIR_PIN18_Pos
è

	)

2096 
	#GPIO_DIR_PIN18_IÅut
 (0ULè

	)

2097 
	#GPIO_DIR_PIN18_Ouut
 (1ULè

	)

2100 
	#GPIO_DIR_PIN17_Pos
 (17ULè

	)

2101 
	#GPIO_DIR_PIN17_Msk
 (0x1UL << 
GPIO_DIR_PIN17_Pos
è

	)

2102 
	#GPIO_DIR_PIN17_IÅut
 (0ULè

	)

2103 
	#GPIO_DIR_PIN17_Ouut
 (1ULè

	)

2106 
	#GPIO_DIR_PIN16_Pos
 (16ULè

	)

2107 
	#GPIO_DIR_PIN16_Msk
 (0x1UL << 
GPIO_DIR_PIN16_Pos
è

	)

2108 
	#GPIO_DIR_PIN16_IÅut
 (0ULè

	)

2109 
	#GPIO_DIR_PIN16_Ouut
 (1ULè

	)

2112 
	#GPIO_DIR_PIN15_Pos
 (15ULè

	)

2113 
	#GPIO_DIR_PIN15_Msk
 (0x1UL << 
GPIO_DIR_PIN15_Pos
è

	)

2114 
	#GPIO_DIR_PIN15_IÅut
 (0ULè

	)

2115 
	#GPIO_DIR_PIN15_Ouut
 (1ULè

	)

2118 
	#GPIO_DIR_PIN14_Pos
 (14ULè

	)

2119 
	#GPIO_DIR_PIN14_Msk
 (0x1UL << 
GPIO_DIR_PIN14_Pos
è

	)

2120 
	#GPIO_DIR_PIN14_IÅut
 (0ULè

	)

2121 
	#GPIO_DIR_PIN14_Ouut
 (1ULè

	)

2124 
	#GPIO_DIR_PIN13_Pos
 (13ULè

	)

2125 
	#GPIO_DIR_PIN13_Msk
 (0x1UL << 
GPIO_DIR_PIN13_Pos
è

	)

2126 
	#GPIO_DIR_PIN13_IÅut
 (0ULè

	)

2127 
	#GPIO_DIR_PIN13_Ouut
 (1ULè

	)

2130 
	#GPIO_DIR_PIN12_Pos
 (12ULè

	)

2131 
	#GPIO_DIR_PIN12_Msk
 (0x1UL << 
GPIO_DIR_PIN12_Pos
è

	)

2132 
	#GPIO_DIR_PIN12_IÅut
 (0ULè

	)

2133 
	#GPIO_DIR_PIN12_Ouut
 (1ULè

	)

2136 
	#GPIO_DIR_PIN11_Pos
 (11ULè

	)

2137 
	#GPIO_DIR_PIN11_Msk
 (0x1UL << 
GPIO_DIR_PIN11_Pos
è

	)

2138 
	#GPIO_DIR_PIN11_IÅut
 (0ULè

	)

2139 
	#GPIO_DIR_PIN11_Ouut
 (1ULè

	)

2142 
	#GPIO_DIR_PIN10_Pos
 (10ULè

	)

2143 
	#GPIO_DIR_PIN10_Msk
 (0x1UL << 
GPIO_DIR_PIN10_Pos
è

	)

2144 
	#GPIO_DIR_PIN10_IÅut
 (0ULè

	)

2145 
	#GPIO_DIR_PIN10_Ouut
 (1ULè

	)

2148 
	#GPIO_DIR_PIN9_Pos
 (9ULè

	)

2149 
	#GPIO_DIR_PIN9_Msk
 (0x1UL << 
GPIO_DIR_PIN9_Pos
è

	)

2150 
	#GPIO_DIR_PIN9_IÅut
 (0ULè

	)

2151 
	#GPIO_DIR_PIN9_Ouut
 (1ULè

	)

2154 
	#GPIO_DIR_PIN8_Pos
 (8ULè

	)

2155 
	#GPIO_DIR_PIN8_Msk
 (0x1UL << 
GPIO_DIR_PIN8_Pos
è

	)

2156 
	#GPIO_DIR_PIN8_IÅut
 (0ULè

	)

2157 
	#GPIO_DIR_PIN8_Ouut
 (1ULè

	)

2160 
	#GPIO_DIR_PIN7_Pos
 (7ULè

	)

2161 
	#GPIO_DIR_PIN7_Msk
 (0x1UL << 
GPIO_DIR_PIN7_Pos
è

	)

2162 
	#GPIO_DIR_PIN7_IÅut
 (0ULè

	)

2163 
	#GPIO_DIR_PIN7_Ouut
 (1ULè

	)

2166 
	#GPIO_DIR_PIN6_Pos
 (6ULè

	)

2167 
	#GPIO_DIR_PIN6_Msk
 (0x1UL << 
GPIO_DIR_PIN6_Pos
è

	)

2168 
	#GPIO_DIR_PIN6_IÅut
 (0ULè

	)

2169 
	#GPIO_DIR_PIN6_Ouut
 (1ULè

	)

2172 
	#GPIO_DIR_PIN5_Pos
 (5ULè

	)

2173 
	#GPIO_DIR_PIN5_Msk
 (0x1UL << 
GPIO_DIR_PIN5_Pos
è

	)

2174 
	#GPIO_DIR_PIN5_IÅut
 (0ULè

	)

2175 
	#GPIO_DIR_PIN5_Ouut
 (1ULè

	)

2178 
	#GPIO_DIR_PIN4_Pos
 (4ULè

	)

2179 
	#GPIO_DIR_PIN4_Msk
 (0x1UL << 
GPIO_DIR_PIN4_Pos
è

	)

2180 
	#GPIO_DIR_PIN4_IÅut
 (0ULè

	)

2181 
	#GPIO_DIR_PIN4_Ouut
 (1ULè

	)

2184 
	#GPIO_DIR_PIN3_Pos
 (3ULè

	)

2185 
	#GPIO_DIR_PIN3_Msk
 (0x1UL << 
GPIO_DIR_PIN3_Pos
è

	)

2186 
	#GPIO_DIR_PIN3_IÅut
 (0ULè

	)

2187 
	#GPIO_DIR_PIN3_Ouut
 (1ULè

	)

2190 
	#GPIO_DIR_PIN2_Pos
 (2ULè

	)

2191 
	#GPIO_DIR_PIN2_Msk
 (0x1UL << 
GPIO_DIR_PIN2_Pos
è

	)

2192 
	#GPIO_DIR_PIN2_IÅut
 (0ULè

	)

2193 
	#GPIO_DIR_PIN2_Ouut
 (1ULè

	)

2196 
	#GPIO_DIR_PIN1_Pos
 (1ULè

	)

2197 
	#GPIO_DIR_PIN1_Msk
 (0x1UL << 
GPIO_DIR_PIN1_Pos
è

	)

2198 
	#GPIO_DIR_PIN1_IÅut
 (0ULè

	)

2199 
	#GPIO_DIR_PIN1_Ouut
 (1ULè

	)

2202 
	#GPIO_DIR_PIN0_Pos
 (0ULè

	)

2203 
	#GPIO_DIR_PIN0_Msk
 (0x1UL << 
GPIO_DIR_PIN0_Pos
è

	)

2204 
	#GPIO_DIR_PIN0_IÅut
 (0ULè

	)

2205 
	#GPIO_DIR_PIN0_Ouut
 (1ULè

	)

2211 
	#GPIO_DIRSET_PIN31_Pos
 (31ULè

	)

2212 
	#GPIO_DIRSET_PIN31_Msk
 (0x1UL << 
GPIO_DIRSET_PIN31_Pos
è

	)

2213 
	#GPIO_DIRSET_PIN31_IÅut
 (0ULè

	)

2214 
	#GPIO_DIRSET_PIN31_Ouut
 (1ULè

	)

2215 
	#GPIO_DIRSET_PIN31_S‘
 (1ULè

	)

2218 
	#GPIO_DIRSET_PIN30_Pos
 (30ULè

	)

2219 
	#GPIO_DIRSET_PIN30_Msk
 (0x1UL << 
GPIO_DIRSET_PIN30_Pos
è

	)

2220 
	#GPIO_DIRSET_PIN30_IÅut
 (0ULè

	)

2221 
	#GPIO_DIRSET_PIN30_Ouut
 (1ULè

	)

2222 
	#GPIO_DIRSET_PIN30_S‘
 (1ULè

	)

2225 
	#GPIO_DIRSET_PIN29_Pos
 (29ULè

	)

2226 
	#GPIO_DIRSET_PIN29_Msk
 (0x1UL << 
GPIO_DIRSET_PIN29_Pos
è

	)

2227 
	#GPIO_DIRSET_PIN29_IÅut
 (0ULè

	)

2228 
	#GPIO_DIRSET_PIN29_Ouut
 (1ULè

	)

2229 
	#GPIO_DIRSET_PIN29_S‘
 (1ULè

	)

2232 
	#GPIO_DIRSET_PIN28_Pos
 (28ULè

	)

2233 
	#GPIO_DIRSET_PIN28_Msk
 (0x1UL << 
GPIO_DIRSET_PIN28_Pos
è

	)

2234 
	#GPIO_DIRSET_PIN28_IÅut
 (0ULè

	)

2235 
	#GPIO_DIRSET_PIN28_Ouut
 (1ULè

	)

2236 
	#GPIO_DIRSET_PIN28_S‘
 (1ULè

	)

2239 
	#GPIO_DIRSET_PIN27_Pos
 (27ULè

	)

2240 
	#GPIO_DIRSET_PIN27_Msk
 (0x1UL << 
GPIO_DIRSET_PIN27_Pos
è

	)

2241 
	#GPIO_DIRSET_PIN27_IÅut
 (0ULè

	)

2242 
	#GPIO_DIRSET_PIN27_Ouut
 (1ULè

	)

2243 
	#GPIO_DIRSET_PIN27_S‘
 (1ULè

	)

2246 
	#GPIO_DIRSET_PIN26_Pos
 (26ULè

	)

2247 
	#GPIO_DIRSET_PIN26_Msk
 (0x1UL << 
GPIO_DIRSET_PIN26_Pos
è

	)

2248 
	#GPIO_DIRSET_PIN26_IÅut
 (0ULè

	)

2249 
	#GPIO_DIRSET_PIN26_Ouut
 (1ULè

	)

2250 
	#GPIO_DIRSET_PIN26_S‘
 (1ULè

	)

2253 
	#GPIO_DIRSET_PIN25_Pos
 (25ULè

	)

2254 
	#GPIO_DIRSET_PIN25_Msk
 (0x1UL << 
GPIO_DIRSET_PIN25_Pos
è

	)

2255 
	#GPIO_DIRSET_PIN25_IÅut
 (0ULè

	)

2256 
	#GPIO_DIRSET_PIN25_Ouut
 (1ULè

	)

2257 
	#GPIO_DIRSET_PIN25_S‘
 (1ULè

	)

2260 
	#GPIO_DIRSET_PIN24_Pos
 (24ULè

	)

2261 
	#GPIO_DIRSET_PIN24_Msk
 (0x1UL << 
GPIO_DIRSET_PIN24_Pos
è

	)

2262 
	#GPIO_DIRSET_PIN24_IÅut
 (0ULè

	)

2263 
	#GPIO_DIRSET_PIN24_Ouut
 (1ULè

	)

2264 
	#GPIO_DIRSET_PIN24_S‘
 (1ULè

	)

2267 
	#GPIO_DIRSET_PIN23_Pos
 (23ULè

	)

2268 
	#GPIO_DIRSET_PIN23_Msk
 (0x1UL << 
GPIO_DIRSET_PIN23_Pos
è

	)

2269 
	#GPIO_DIRSET_PIN23_IÅut
 (0ULè

	)

2270 
	#GPIO_DIRSET_PIN23_Ouut
 (1ULè

	)

2271 
	#GPIO_DIRSET_PIN23_S‘
 (1ULè

	)

2274 
	#GPIO_DIRSET_PIN22_Pos
 (22ULè

	)

2275 
	#GPIO_DIRSET_PIN22_Msk
 (0x1UL << 
GPIO_DIRSET_PIN22_Pos
è

	)

2276 
	#GPIO_DIRSET_PIN22_IÅut
 (0ULè

	)

2277 
	#GPIO_DIRSET_PIN22_Ouut
 (1ULè

	)

2278 
	#GPIO_DIRSET_PIN22_S‘
 (1ULè

	)

2281 
	#GPIO_DIRSET_PIN21_Pos
 (21ULè

	)

2282 
	#GPIO_DIRSET_PIN21_Msk
 (0x1UL << 
GPIO_DIRSET_PIN21_Pos
è

	)

2283 
	#GPIO_DIRSET_PIN21_IÅut
 (0ULè

	)

2284 
	#GPIO_DIRSET_PIN21_Ouut
 (1ULè

	)

2285 
	#GPIO_DIRSET_PIN21_S‘
 (1ULè

	)

2288 
	#GPIO_DIRSET_PIN20_Pos
 (20ULè

	)

2289 
	#GPIO_DIRSET_PIN20_Msk
 (0x1UL << 
GPIO_DIRSET_PIN20_Pos
è

	)

2290 
	#GPIO_DIRSET_PIN20_IÅut
 (0ULè

	)

2291 
	#GPIO_DIRSET_PIN20_Ouut
 (1ULè

	)

2292 
	#GPIO_DIRSET_PIN20_S‘
 (1ULè

	)

2295 
	#GPIO_DIRSET_PIN19_Pos
 (19ULè

	)

2296 
	#GPIO_DIRSET_PIN19_Msk
 (0x1UL << 
GPIO_DIRSET_PIN19_Pos
è

	)

2297 
	#GPIO_DIRSET_PIN19_IÅut
 (0ULè

	)

2298 
	#GPIO_DIRSET_PIN19_Ouut
 (1ULè

	)

2299 
	#GPIO_DIRSET_PIN19_S‘
 (1ULè

	)

2302 
	#GPIO_DIRSET_PIN18_Pos
 (18ULè

	)

2303 
	#GPIO_DIRSET_PIN18_Msk
 (0x1UL << 
GPIO_DIRSET_PIN18_Pos
è

	)

2304 
	#GPIO_DIRSET_PIN18_IÅut
 (0ULè

	)

2305 
	#GPIO_DIRSET_PIN18_Ouut
 (1ULè

	)

2306 
	#GPIO_DIRSET_PIN18_S‘
 (1ULè

	)

2309 
	#GPIO_DIRSET_PIN17_Pos
 (17ULè

	)

2310 
	#GPIO_DIRSET_PIN17_Msk
 (0x1UL << 
GPIO_DIRSET_PIN17_Pos
è

	)

2311 
	#GPIO_DIRSET_PIN17_IÅut
 (0ULè

	)

2312 
	#GPIO_DIRSET_PIN17_Ouut
 (1ULè

	)

2313 
	#GPIO_DIRSET_PIN17_S‘
 (1ULè

	)

2316 
	#GPIO_DIRSET_PIN16_Pos
 (16ULè

	)

2317 
	#GPIO_DIRSET_PIN16_Msk
 (0x1UL << 
GPIO_DIRSET_PIN16_Pos
è

	)

2318 
	#GPIO_DIRSET_PIN16_IÅut
 (0ULè

	)

2319 
	#GPIO_DIRSET_PIN16_Ouut
 (1ULè

	)

2320 
	#GPIO_DIRSET_PIN16_S‘
 (1ULè

	)

2323 
	#GPIO_DIRSET_PIN15_Pos
 (15ULè

	)

2324 
	#GPIO_DIRSET_PIN15_Msk
 (0x1UL << 
GPIO_DIRSET_PIN15_Pos
è

	)

2325 
	#GPIO_DIRSET_PIN15_IÅut
 (0ULè

	)

2326 
	#GPIO_DIRSET_PIN15_Ouut
 (1ULè

	)

2327 
	#GPIO_DIRSET_PIN15_S‘
 (1ULè

	)

2330 
	#GPIO_DIRSET_PIN14_Pos
 (14ULè

	)

2331 
	#GPIO_DIRSET_PIN14_Msk
 (0x1UL << 
GPIO_DIRSET_PIN14_Pos
è

	)

2332 
	#GPIO_DIRSET_PIN14_IÅut
 (0ULè

	)

2333 
	#GPIO_DIRSET_PIN14_Ouut
 (1ULè

	)

2334 
	#GPIO_DIRSET_PIN14_S‘
 (1ULè

	)

2337 
	#GPIO_DIRSET_PIN13_Pos
 (13ULè

	)

2338 
	#GPIO_DIRSET_PIN13_Msk
 (0x1UL << 
GPIO_DIRSET_PIN13_Pos
è

	)

2339 
	#GPIO_DIRSET_PIN13_IÅut
 (0ULè

	)

2340 
	#GPIO_DIRSET_PIN13_Ouut
 (1ULè

	)

2341 
	#GPIO_DIRSET_PIN13_S‘
 (1ULè

	)

2344 
	#GPIO_DIRSET_PIN12_Pos
 (12ULè

	)

2345 
	#GPIO_DIRSET_PIN12_Msk
 (0x1UL << 
GPIO_DIRSET_PIN12_Pos
è

	)

2346 
	#GPIO_DIRSET_PIN12_IÅut
 (0ULè

	)

2347 
	#GPIO_DIRSET_PIN12_Ouut
 (1ULè

	)

2348 
	#GPIO_DIRSET_PIN12_S‘
 (1ULè

	)

2351 
	#GPIO_DIRSET_PIN11_Pos
 (11ULè

	)

2352 
	#GPIO_DIRSET_PIN11_Msk
 (0x1UL << 
GPIO_DIRSET_PIN11_Pos
è

	)

2353 
	#GPIO_DIRSET_PIN11_IÅut
 (0ULè

	)

2354 
	#GPIO_DIRSET_PIN11_Ouut
 (1ULè

	)

2355 
	#GPIO_DIRSET_PIN11_S‘
 (1ULè

	)

2358 
	#GPIO_DIRSET_PIN10_Pos
 (10ULè

	)

2359 
	#GPIO_DIRSET_PIN10_Msk
 (0x1UL << 
GPIO_DIRSET_PIN10_Pos
è

	)

2360 
	#GPIO_DIRSET_PIN10_IÅut
 (0ULè

	)

2361 
	#GPIO_DIRSET_PIN10_Ouut
 (1ULè

	)

2362 
	#GPIO_DIRSET_PIN10_S‘
 (1ULè

	)

2365 
	#GPIO_DIRSET_PIN9_Pos
 (9ULè

	)

2366 
	#GPIO_DIRSET_PIN9_Msk
 (0x1UL << 
GPIO_DIRSET_PIN9_Pos
è

	)

2367 
	#GPIO_DIRSET_PIN9_IÅut
 (0ULè

	)

2368 
	#GPIO_DIRSET_PIN9_Ouut
 (1ULè

	)

2369 
	#GPIO_DIRSET_PIN9_S‘
 (1ULè

	)

2372 
	#GPIO_DIRSET_PIN8_Pos
 (8ULè

	)

2373 
	#GPIO_DIRSET_PIN8_Msk
 (0x1UL << 
GPIO_DIRSET_PIN8_Pos
è

	)

2374 
	#GPIO_DIRSET_PIN8_IÅut
 (0ULè

	)

2375 
	#GPIO_DIRSET_PIN8_Ouut
 (1ULè

	)

2376 
	#GPIO_DIRSET_PIN8_S‘
 (1ULè

	)

2379 
	#GPIO_DIRSET_PIN7_Pos
 (7ULè

	)

2380 
	#GPIO_DIRSET_PIN7_Msk
 (0x1UL << 
GPIO_DIRSET_PIN7_Pos
è

	)

2381 
	#GPIO_DIRSET_PIN7_IÅut
 (0ULè

	)

2382 
	#GPIO_DIRSET_PIN7_Ouut
 (1ULè

	)

2383 
	#GPIO_DIRSET_PIN7_S‘
 (1ULè

	)

2386 
	#GPIO_DIRSET_PIN6_Pos
 (6ULè

	)

2387 
	#GPIO_DIRSET_PIN6_Msk
 (0x1UL << 
GPIO_DIRSET_PIN6_Pos
è

	)

2388 
	#GPIO_DIRSET_PIN6_IÅut
 (0ULè

	)

2389 
	#GPIO_DIRSET_PIN6_Ouut
 (1ULè

	)

2390 
	#GPIO_DIRSET_PIN6_S‘
 (1ULè

	)

2393 
	#GPIO_DIRSET_PIN5_Pos
 (5ULè

	)

2394 
	#GPIO_DIRSET_PIN5_Msk
 (0x1UL << 
GPIO_DIRSET_PIN5_Pos
è

	)

2395 
	#GPIO_DIRSET_PIN5_IÅut
 (0ULè

	)

2396 
	#GPIO_DIRSET_PIN5_Ouut
 (1ULè

	)

2397 
	#GPIO_DIRSET_PIN5_S‘
 (1ULè

	)

2400 
	#GPIO_DIRSET_PIN4_Pos
 (4ULè

	)

2401 
	#GPIO_DIRSET_PIN4_Msk
 (0x1UL << 
GPIO_DIRSET_PIN4_Pos
è

	)

2402 
	#GPIO_DIRSET_PIN4_IÅut
 (0ULè

	)

2403 
	#GPIO_DIRSET_PIN4_Ouut
 (1ULè

	)

2404 
	#GPIO_DIRSET_PIN4_S‘
 (1ULè

	)

2407 
	#GPIO_DIRSET_PIN3_Pos
 (3ULè

	)

2408 
	#GPIO_DIRSET_PIN3_Msk
 (0x1UL << 
GPIO_DIRSET_PIN3_Pos
è

	)

2409 
	#GPIO_DIRSET_PIN3_IÅut
 (0ULè

	)

2410 
	#GPIO_DIRSET_PIN3_Ouut
 (1ULè

	)

2411 
	#GPIO_DIRSET_PIN3_S‘
 (1ULè

	)

2414 
	#GPIO_DIRSET_PIN2_Pos
 (2ULè

	)

2415 
	#GPIO_DIRSET_PIN2_Msk
 (0x1UL << 
GPIO_DIRSET_PIN2_Pos
è

	)

2416 
	#GPIO_DIRSET_PIN2_IÅut
 (0ULè

	)

2417 
	#GPIO_DIRSET_PIN2_Ouut
 (1ULè

	)

2418 
	#GPIO_DIRSET_PIN2_S‘
 (1ULè

	)

2421 
	#GPIO_DIRSET_PIN1_Pos
 (1ULè

	)

2422 
	#GPIO_DIRSET_PIN1_Msk
 (0x1UL << 
GPIO_DIRSET_PIN1_Pos
è

	)

2423 
	#GPIO_DIRSET_PIN1_IÅut
 (0ULè

	)

2424 
	#GPIO_DIRSET_PIN1_Ouut
 (1ULè

	)

2425 
	#GPIO_DIRSET_PIN1_S‘
 (1ULè

	)

2428 
	#GPIO_DIRSET_PIN0_Pos
 (0ULè

	)

2429 
	#GPIO_DIRSET_PIN0_Msk
 (0x1UL << 
GPIO_DIRSET_PIN0_Pos
è

	)

2430 
	#GPIO_DIRSET_PIN0_IÅut
 (0ULè

	)

2431 
	#GPIO_DIRSET_PIN0_Ouut
 (1ULè

	)

2432 
	#GPIO_DIRSET_PIN0_S‘
 (1ULè

	)

2438 
	#GPIO_DIRCLR_PIN31_Pos
 (31ULè

	)

2439 
	#GPIO_DIRCLR_PIN31_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN31_Pos
è

	)

2440 
	#GPIO_DIRCLR_PIN31_IÅut
 (0ULè

	)

2441 
	#GPIO_DIRCLR_PIN31_Ouut
 (1ULè

	)

2442 
	#GPIO_DIRCLR_PIN31_CË¬
 (1ULè

	)

2445 
	#GPIO_DIRCLR_PIN30_Pos
 (30ULè

	)

2446 
	#GPIO_DIRCLR_PIN30_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN30_Pos
è

	)

2447 
	#GPIO_DIRCLR_PIN30_IÅut
 (0ULè

	)

2448 
	#GPIO_DIRCLR_PIN30_Ouut
 (1ULè

	)

2449 
	#GPIO_DIRCLR_PIN30_CË¬
 (1ULè

	)

2452 
	#GPIO_DIRCLR_PIN29_Pos
 (29ULè

	)

2453 
	#GPIO_DIRCLR_PIN29_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN29_Pos
è

	)

2454 
	#GPIO_DIRCLR_PIN29_IÅut
 (0ULè

	)

2455 
	#GPIO_DIRCLR_PIN29_Ouut
 (1ULè

	)

2456 
	#GPIO_DIRCLR_PIN29_CË¬
 (1ULè

	)

2459 
	#GPIO_DIRCLR_PIN28_Pos
 (28ULè

	)

2460 
	#GPIO_DIRCLR_PIN28_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN28_Pos
è

	)

2461 
	#GPIO_DIRCLR_PIN28_IÅut
 (0ULè

	)

2462 
	#GPIO_DIRCLR_PIN28_Ouut
 (1ULè

	)

2463 
	#GPIO_DIRCLR_PIN28_CË¬
 (1ULè

	)

2466 
	#GPIO_DIRCLR_PIN27_Pos
 (27ULè

	)

2467 
	#GPIO_DIRCLR_PIN27_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN27_Pos
è

	)

2468 
	#GPIO_DIRCLR_PIN27_IÅut
 (0ULè

	)

2469 
	#GPIO_DIRCLR_PIN27_Ouut
 (1ULè

	)

2470 
	#GPIO_DIRCLR_PIN27_CË¬
 (1ULè

	)

2473 
	#GPIO_DIRCLR_PIN26_Pos
 (26ULè

	)

2474 
	#GPIO_DIRCLR_PIN26_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN26_Pos
è

	)

2475 
	#GPIO_DIRCLR_PIN26_IÅut
 (0ULè

	)

2476 
	#GPIO_DIRCLR_PIN26_Ouut
 (1ULè

	)

2477 
	#GPIO_DIRCLR_PIN26_CË¬
 (1ULè

	)

2480 
	#GPIO_DIRCLR_PIN25_Pos
 (25ULè

	)

2481 
	#GPIO_DIRCLR_PIN25_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN25_Pos
è

	)

2482 
	#GPIO_DIRCLR_PIN25_IÅut
 (0ULè

	)

2483 
	#GPIO_DIRCLR_PIN25_Ouut
 (1ULè

	)

2484 
	#GPIO_DIRCLR_PIN25_CË¬
 (1ULè

	)

2487 
	#GPIO_DIRCLR_PIN24_Pos
 (24ULè

	)

2488 
	#GPIO_DIRCLR_PIN24_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN24_Pos
è

	)

2489 
	#GPIO_DIRCLR_PIN24_IÅut
 (0ULè

	)

2490 
	#GPIO_DIRCLR_PIN24_Ouut
 (1ULè

	)

2491 
	#GPIO_DIRCLR_PIN24_CË¬
 (1ULè

	)

2494 
	#GPIO_DIRCLR_PIN23_Pos
 (23ULè

	)

2495 
	#GPIO_DIRCLR_PIN23_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN23_Pos
è

	)

2496 
	#GPIO_DIRCLR_PIN23_IÅut
 (0ULè

	)

2497 
	#GPIO_DIRCLR_PIN23_Ouut
 (1ULè

	)

2498 
	#GPIO_DIRCLR_PIN23_CË¬
 (1ULè

	)

2501 
	#GPIO_DIRCLR_PIN22_Pos
 (22ULè

	)

2502 
	#GPIO_DIRCLR_PIN22_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN22_Pos
è

	)

2503 
	#GPIO_DIRCLR_PIN22_IÅut
 (0ULè

	)

2504 
	#GPIO_DIRCLR_PIN22_Ouut
 (1ULè

	)

2505 
	#GPIO_DIRCLR_PIN22_CË¬
 (1ULè

	)

2508 
	#GPIO_DIRCLR_PIN21_Pos
 (21ULè

	)

2509 
	#GPIO_DIRCLR_PIN21_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN21_Pos
è

	)

2510 
	#GPIO_DIRCLR_PIN21_IÅut
 (0ULè

	)

2511 
	#GPIO_DIRCLR_PIN21_Ouut
 (1ULè

	)

2512 
	#GPIO_DIRCLR_PIN21_CË¬
 (1ULè

	)

2515 
	#GPIO_DIRCLR_PIN20_Pos
 (20ULè

	)

2516 
	#GPIO_DIRCLR_PIN20_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN20_Pos
è

	)

2517 
	#GPIO_DIRCLR_PIN20_IÅut
 (0ULè

	)

2518 
	#GPIO_DIRCLR_PIN20_Ouut
 (1ULè

	)

2519 
	#GPIO_DIRCLR_PIN20_CË¬
 (1ULè

	)

2522 
	#GPIO_DIRCLR_PIN19_Pos
 (19ULè

	)

2523 
	#GPIO_DIRCLR_PIN19_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN19_Pos
è

	)

2524 
	#GPIO_DIRCLR_PIN19_IÅut
 (0ULè

	)

2525 
	#GPIO_DIRCLR_PIN19_Ouut
 (1ULè

	)

2526 
	#GPIO_DIRCLR_PIN19_CË¬
 (1ULè

	)

2529 
	#GPIO_DIRCLR_PIN18_Pos
 (18ULè

	)

2530 
	#GPIO_DIRCLR_PIN18_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN18_Pos
è

	)

2531 
	#GPIO_DIRCLR_PIN18_IÅut
 (0ULè

	)

2532 
	#GPIO_DIRCLR_PIN18_Ouut
 (1ULè

	)

2533 
	#GPIO_DIRCLR_PIN18_CË¬
 (1ULè

	)

2536 
	#GPIO_DIRCLR_PIN17_Pos
 (17ULè

	)

2537 
	#GPIO_DIRCLR_PIN17_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN17_Pos
è

	)

2538 
	#GPIO_DIRCLR_PIN17_IÅut
 (0ULè

	)

2539 
	#GPIO_DIRCLR_PIN17_Ouut
 (1ULè

	)

2540 
	#GPIO_DIRCLR_PIN17_CË¬
 (1ULè

	)

2543 
	#GPIO_DIRCLR_PIN16_Pos
 (16ULè

	)

2544 
	#GPIO_DIRCLR_PIN16_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN16_Pos
è

	)

2545 
	#GPIO_DIRCLR_PIN16_IÅut
 (0ULè

	)

2546 
	#GPIO_DIRCLR_PIN16_Ouut
 (1ULè

	)

2547 
	#GPIO_DIRCLR_PIN16_CË¬
 (1ULè

	)

2550 
	#GPIO_DIRCLR_PIN15_Pos
 (15ULè

	)

2551 
	#GPIO_DIRCLR_PIN15_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN15_Pos
è

	)

2552 
	#GPIO_DIRCLR_PIN15_IÅut
 (0ULè

	)

2553 
	#GPIO_DIRCLR_PIN15_Ouut
 (1ULè

	)

2554 
	#GPIO_DIRCLR_PIN15_CË¬
 (1ULè

	)

2557 
	#GPIO_DIRCLR_PIN14_Pos
 (14ULè

	)

2558 
	#GPIO_DIRCLR_PIN14_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN14_Pos
è

	)

2559 
	#GPIO_DIRCLR_PIN14_IÅut
 (0ULè

	)

2560 
	#GPIO_DIRCLR_PIN14_Ouut
 (1ULè

	)

2561 
	#GPIO_DIRCLR_PIN14_CË¬
 (1ULè

	)

2564 
	#GPIO_DIRCLR_PIN13_Pos
 (13ULè

	)

2565 
	#GPIO_DIRCLR_PIN13_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN13_Pos
è

	)

2566 
	#GPIO_DIRCLR_PIN13_IÅut
 (0ULè

	)

2567 
	#GPIO_DIRCLR_PIN13_Ouut
 (1ULè

	)

2568 
	#GPIO_DIRCLR_PIN13_CË¬
 (1ULè

	)

2571 
	#GPIO_DIRCLR_PIN12_Pos
 (12ULè

	)

2572 
	#GPIO_DIRCLR_PIN12_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN12_Pos
è

	)

2573 
	#GPIO_DIRCLR_PIN12_IÅut
 (0ULè

	)

2574 
	#GPIO_DIRCLR_PIN12_Ouut
 (1ULè

	)

2575 
	#GPIO_DIRCLR_PIN12_CË¬
 (1ULè

	)

2578 
	#GPIO_DIRCLR_PIN11_Pos
 (11ULè

	)

2579 
	#GPIO_DIRCLR_PIN11_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN11_Pos
è

	)

2580 
	#GPIO_DIRCLR_PIN11_IÅut
 (0ULè

	)

2581 
	#GPIO_DIRCLR_PIN11_Ouut
 (1ULè

	)

2582 
	#GPIO_DIRCLR_PIN11_CË¬
 (1ULè

	)

2585 
	#GPIO_DIRCLR_PIN10_Pos
 (10ULè

	)

2586 
	#GPIO_DIRCLR_PIN10_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN10_Pos
è

	)

2587 
	#GPIO_DIRCLR_PIN10_IÅut
 (0ULè

	)

2588 
	#GPIO_DIRCLR_PIN10_Ouut
 (1ULè

	)

2589 
	#GPIO_DIRCLR_PIN10_CË¬
 (1ULè

	)

2592 
	#GPIO_DIRCLR_PIN9_Pos
 (9ULè

	)

2593 
	#GPIO_DIRCLR_PIN9_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN9_Pos
è

	)

2594 
	#GPIO_DIRCLR_PIN9_IÅut
 (0ULè

	)

2595 
	#GPIO_DIRCLR_PIN9_Ouut
 (1ULè

	)

2596 
	#GPIO_DIRCLR_PIN9_CË¬
 (1ULè

	)

2599 
	#GPIO_DIRCLR_PIN8_Pos
 (8ULè

	)

2600 
	#GPIO_DIRCLR_PIN8_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN8_Pos
è

	)

2601 
	#GPIO_DIRCLR_PIN8_IÅut
 (0ULè

	)

2602 
	#GPIO_DIRCLR_PIN8_Ouut
 (1ULè

	)

2603 
	#GPIO_DIRCLR_PIN8_CË¬
 (1ULè

	)

2606 
	#GPIO_DIRCLR_PIN7_Pos
 (7ULè

	)

2607 
	#GPIO_DIRCLR_PIN7_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN7_Pos
è

	)

2608 
	#GPIO_DIRCLR_PIN7_IÅut
 (0ULè

	)

2609 
	#GPIO_DIRCLR_PIN7_Ouut
 (1ULè

	)

2610 
	#GPIO_DIRCLR_PIN7_CË¬
 (1ULè

	)

2613 
	#GPIO_DIRCLR_PIN6_Pos
 (6ULè

	)

2614 
	#GPIO_DIRCLR_PIN6_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN6_Pos
è

	)

2615 
	#GPIO_DIRCLR_PIN6_IÅut
 (0ULè

	)

2616 
	#GPIO_DIRCLR_PIN6_Ouut
 (1ULè

	)

2617 
	#GPIO_DIRCLR_PIN6_CË¬
 (1ULè

	)

2620 
	#GPIO_DIRCLR_PIN5_Pos
 (5ULè

	)

2621 
	#GPIO_DIRCLR_PIN5_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN5_Pos
è

	)

2622 
	#GPIO_DIRCLR_PIN5_IÅut
 (0ULè

	)

2623 
	#GPIO_DIRCLR_PIN5_Ouut
 (1ULè

	)

2624 
	#GPIO_DIRCLR_PIN5_CË¬
 (1ULè

	)

2627 
	#GPIO_DIRCLR_PIN4_Pos
 (4ULè

	)

2628 
	#GPIO_DIRCLR_PIN4_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN4_Pos
è

	)

2629 
	#GPIO_DIRCLR_PIN4_IÅut
 (0ULè

	)

2630 
	#GPIO_DIRCLR_PIN4_Ouut
 (1ULè

	)

2631 
	#GPIO_DIRCLR_PIN4_CË¬
 (1ULè

	)

2634 
	#GPIO_DIRCLR_PIN3_Pos
 (3ULè

	)

2635 
	#GPIO_DIRCLR_PIN3_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN3_Pos
è

	)

2636 
	#GPIO_DIRCLR_PIN3_IÅut
 (0ULè

	)

2637 
	#GPIO_DIRCLR_PIN3_Ouut
 (1ULè

	)

2638 
	#GPIO_DIRCLR_PIN3_CË¬
 (1ULè

	)

2641 
	#GPIO_DIRCLR_PIN2_Pos
 (2ULè

	)

2642 
	#GPIO_DIRCLR_PIN2_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN2_Pos
è

	)

2643 
	#GPIO_DIRCLR_PIN2_IÅut
 (0ULè

	)

2644 
	#GPIO_DIRCLR_PIN2_Ouut
 (1ULè

	)

2645 
	#GPIO_DIRCLR_PIN2_CË¬
 (1ULè

	)

2648 
	#GPIO_DIRCLR_PIN1_Pos
 (1ULè

	)

2649 
	#GPIO_DIRCLR_PIN1_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN1_Pos
è

	)

2650 
	#GPIO_DIRCLR_PIN1_IÅut
 (0ULè

	)

2651 
	#GPIO_DIRCLR_PIN1_Ouut
 (1ULè

	)

2652 
	#GPIO_DIRCLR_PIN1_CË¬
 (1ULè

	)

2655 
	#GPIO_DIRCLR_PIN0_Pos
 (0ULè

	)

2656 
	#GPIO_DIRCLR_PIN0_Msk
 (0x1UL << 
GPIO_DIRCLR_PIN0_Pos
è

	)

2657 
	#GPIO_DIRCLR_PIN0_IÅut
 (0ULè

	)

2658 
	#GPIO_DIRCLR_PIN0_Ouut
 (1ULè

	)

2659 
	#GPIO_DIRCLR_PIN0_CË¬
 (1ULè

	)

2665 
	#GPIO_PIN_CNF_SENSE_Pos
 (16ULè

	)

2666 
	#GPIO_PIN_CNF_SENSE_Msk
 (0x3UL << 
GPIO_PIN_CNF_SENSE_Pos
è

	)

2667 
	#GPIO_PIN_CNF_SENSE_Di§bËd
 (0x00ULè

	)

2668 
	#GPIO_PIN_CNF_SENSE_High
 (0x02ULè

	)

2669 
	#GPIO_PIN_CNF_SENSE_Low
 (0x03ULè

	)

2672 
	#GPIO_PIN_CNF_DRIVE_Pos
 (8ULè

	)

2673 
	#GPIO_PIN_CNF_DRIVE_Msk
 (0x7UL << 
GPIO_PIN_CNF_DRIVE_Pos
è

	)

2674 
	#GPIO_PIN_CNF_DRIVE_S0S1
 (0x00ULè

	)

2675 
	#GPIO_PIN_CNF_DRIVE_H0S1
 (0x01ULè

	)

2676 
	#GPIO_PIN_CNF_DRIVE_S0H1
 (0x02ULè

	)

2677 
	#GPIO_PIN_CNF_DRIVE_H0H1
 (0x03ULè

	)

2678 
	#GPIO_PIN_CNF_DRIVE_D0S1
 (0x04ULè

	)

2679 
	#GPIO_PIN_CNF_DRIVE_D0H1
 (0x05ULè

	)

2680 
	#GPIO_PIN_CNF_DRIVE_S0D1
 (0x06ULè

	)

2681 
	#GPIO_PIN_CNF_DRIVE_H0D1
 (0x07ULè

	)

2684 
	#GPIO_PIN_CNF_PULL_Pos
 (2ULè

	)

2685 
	#GPIO_PIN_CNF_PULL_Msk
 (0x3UL << 
GPIO_PIN_CNF_PULL_Pos
è

	)

2686 
	#GPIO_PIN_CNF_PULL_Di§bËd
 (0x00ULè

	)

2687 
	#GPIO_PIN_CNF_PULL_PuÎdown
 (0x01ULè

	)

2688 
	#GPIO_PIN_CNF_PULL_PuÎup
 (0x03ULè

	)

2691 
	#GPIO_PIN_CNF_INPUT_Pos
 (1ULè

	)

2692 
	#GPIO_PIN_CNF_INPUT_Msk
 (0x1UL << 
GPIO_PIN_CNF_INPUT_Pos
è

	)

2693 
	#GPIO_PIN_CNF_INPUT_CÚÃù
 (0ULè

	)

2694 
	#GPIO_PIN_CNF_INPUT_DiscÚÃù
 (1ULè

	)

2697 
	#GPIO_PIN_CNF_DIR_Pos
 (0ULè

	)

2698 
	#GPIO_PIN_CNF_DIR_Msk
 (0x1UL << 
GPIO_PIN_CNF_DIR_Pos
è

	)

2699 
	#GPIO_PIN_CNF_DIR_IÅut
 (0ULè

	)

2700 
	#GPIO_PIN_CNF_DIR_Ouut
 (1ULè

	)

2710 
	#GPIOTE_INTENSET_PORT_Pos
 (31ULè

	)

2711 
	#GPIOTE_INTENSET_PORT_Msk
 (0x1UL << 
GPIOTE_INTENSET_PORT_Pos
è

	)

2712 
	#GPIOTE_INTENSET_PORT_Di§bËd
 (0ULè

	)

2713 
	#GPIOTE_INTENSET_PORT_EÇbËd
 (1ULè

	)

2714 
	#GPIOTE_INTENSET_PORT_S‘
 (1ULè

	)

2717 
	#GPIOTE_INTENSET_IN3_Pos
 (3ULè

	)

2718 
	#GPIOTE_INTENSET_IN3_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN3_Pos
è

	)

2719 
	#GPIOTE_INTENSET_IN3_Di§bËd
 (0ULè

	)

2720 
	#GPIOTE_INTENSET_IN3_EÇbËd
 (1ULè

	)

2721 
	#GPIOTE_INTENSET_IN3_S‘
 (1ULè

	)

2724 
	#GPIOTE_INTENSET_IN2_Pos
 (2ULè

	)

2725 
	#GPIOTE_INTENSET_IN2_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN2_Pos
è

	)

2726 
	#GPIOTE_INTENSET_IN2_Di§bËd
 (0ULè

	)

2727 
	#GPIOTE_INTENSET_IN2_EÇbËd
 (1ULè

	)

2728 
	#GPIOTE_INTENSET_IN2_S‘
 (1ULè

	)

2731 
	#GPIOTE_INTENSET_IN1_Pos
 (1ULè

	)

2732 
	#GPIOTE_INTENSET_IN1_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN1_Pos
è

	)

2733 
	#GPIOTE_INTENSET_IN1_Di§bËd
 (0ULè

	)

2734 
	#GPIOTE_INTENSET_IN1_EÇbËd
 (1ULè

	)

2735 
	#GPIOTE_INTENSET_IN1_S‘
 (1ULè

	)

2738 
	#GPIOTE_INTENSET_IN0_Pos
 (0ULè

	)

2739 
	#GPIOTE_INTENSET_IN0_Msk
 (0x1UL << 
GPIOTE_INTENSET_IN0_Pos
è

	)

2740 
	#GPIOTE_INTENSET_IN0_Di§bËd
 (0ULè

	)

2741 
	#GPIOTE_INTENSET_IN0_EÇbËd
 (1ULè

	)

2742 
	#GPIOTE_INTENSET_IN0_S‘
 (1ULè

	)

2748 
	#GPIOTE_INTENCLR_PORT_Pos
 (31ULè

	)

2749 
	#GPIOTE_INTENCLR_PORT_Msk
 (0x1UL << 
GPIOTE_INTENCLR_PORT_Pos
è

	)

2750 
	#GPIOTE_INTENCLR_PORT_Di§bËd
 (0ULè

	)

2751 
	#GPIOTE_INTENCLR_PORT_EÇbËd
 (1ULè

	)

2752 
	#GPIOTE_INTENCLR_PORT_CË¬
 (1ULè

	)

2755 
	#GPIOTE_INTENCLR_IN3_Pos
 (3ULè

	)

2756 
	#GPIOTE_INTENCLR_IN3_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN3_Pos
è

	)

2757 
	#GPIOTE_INTENCLR_IN3_Di§bËd
 (0ULè

	)

2758 
	#GPIOTE_INTENCLR_IN3_EÇbËd
 (1ULè

	)

2759 
	#GPIOTE_INTENCLR_IN3_CË¬
 (1ULè

	)

2762 
	#GPIOTE_INTENCLR_IN2_Pos
 (2ULè

	)

2763 
	#GPIOTE_INTENCLR_IN2_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN2_Pos
è

	)

2764 
	#GPIOTE_INTENCLR_IN2_Di§bËd
 (0ULè

	)

2765 
	#GPIOTE_INTENCLR_IN2_EÇbËd
 (1ULè

	)

2766 
	#GPIOTE_INTENCLR_IN2_CË¬
 (1ULè

	)

2769 
	#GPIOTE_INTENCLR_IN1_Pos
 (1ULè

	)

2770 
	#GPIOTE_INTENCLR_IN1_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN1_Pos
è

	)

2771 
	#GPIOTE_INTENCLR_IN1_Di§bËd
 (0ULè

	)

2772 
	#GPIOTE_INTENCLR_IN1_EÇbËd
 (1ULè

	)

2773 
	#GPIOTE_INTENCLR_IN1_CË¬
 (1ULè

	)

2776 
	#GPIOTE_INTENCLR_IN0_Pos
 (0ULè

	)

2777 
	#GPIOTE_INTENCLR_IN0_Msk
 (0x1UL << 
GPIOTE_INTENCLR_IN0_Pos
è

	)

2778 
	#GPIOTE_INTENCLR_IN0_Di§bËd
 (0ULè

	)

2779 
	#GPIOTE_INTENCLR_IN0_EÇbËd
 (1ULè

	)

2780 
	#GPIOTE_INTENCLR_IN0_CË¬
 (1ULè

	)

2786 
	#GPIOTE_CONFIG_OUTINIT_Pos
 (20ULè

	)

2787 
	#GPIOTE_CONFIG_OUTINIT_Msk
 (0x1UL << 
GPIOTE_CONFIG_OUTINIT_Pos
è

	)

2788 
	#GPIOTE_CONFIG_OUTINIT_Low
 (0ULè

	)

2789 
	#GPIOTE_CONFIG_OUTINIT_High
 (1ULè

	)

2792 
	#GPIOTE_CONFIG_POLARITY_Pos
 (16ULè

	)

2793 
	#GPIOTE_CONFIG_POLARITY_Msk
 (0x3UL << 
GPIOTE_CONFIG_POLARITY_Pos
è

	)

2794 
	#GPIOTE_CONFIG_POLARITY_NÚe
 (0x00ULè

	)

2795 
	#GPIOTE_CONFIG_POLARITY_LoToHi
 (0x01ULè

	)

2796 
	#GPIOTE_CONFIG_POLARITY_HiToLo
 (0x02ULè

	)

2797 
	#GPIOTE_CONFIG_POLARITY_ToggË
 (0x03ULè

	)

2800 
	#GPIOTE_CONFIG_PSEL_Pos
 (8ULè

	)

2801 
	#GPIOTE_CONFIG_PSEL_Msk
 (0x1FUL << 
GPIOTE_CONFIG_PSEL_Pos
è

	)

2804 
	#GPIOTE_CONFIG_MODE_Pos
 (0ULè

	)

2805 
	#GPIOTE_CONFIG_MODE_Msk
 (0x3UL << 
GPIOTE_CONFIG_MODE_Pos
è

	)

2806 
	#GPIOTE_CONFIG_MODE_Di§bËd
 (0x00ULè

	)

2807 
	#GPIOTE_CONFIG_MODE_Ev’t
 (0x01ULè

	)

2808 
	#GPIOTE_CONFIG_MODE_Task
 (0x03ULè

	)

2814 
	#GPIOTE_POWER_POWER_Pos
 (0ULè

	)

2815 
	#GPIOTE_POWER_POWER_Msk
 (0x1UL << 
GPIOTE_POWER_POWER_Pos
è

	)

2816 
	#GPIOTE_POWER_POWER_Di§bËd
 (0ULè

	)

2817 
	#GPIOTE_POWER_POWER_EÇbËd
 (1ULè

	)

2827 
	#LPCOMP_SHORTS_CROSS_STOP_Pos
 (4ULè

	)

2828 
	#LPCOMP_SHORTS_CROSS_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_CROSS_STOP_Pos
è

	)

2829 
	#LPCOMP_SHORTS_CROSS_STOP_Di§bËd
 (0ULè

	)

2830 
	#LPCOMP_SHORTS_CROSS_STOP_EÇbËd
 (1ULè

	)

2833 
	#LPCOMP_SHORTS_UP_STOP_Pos
 (3ULè

	)

2834 
	#LPCOMP_SHORTS_UP_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_UP_STOP_Pos
è

	)

2835 
	#LPCOMP_SHORTS_UP_STOP_Di§bËd
 (0ULè

	)

2836 
	#LPCOMP_SHORTS_UP_STOP_EÇbËd
 (1ULè

	)

2839 
	#LPCOMP_SHORTS_DOWN_STOP_Pos
 (2ULè

	)

2840 
	#LPCOMP_SHORTS_DOWN_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_DOWN_STOP_Pos
è

	)

2841 
	#LPCOMP_SHORTS_DOWN_STOP_Di§bËd
 (0ULè

	)

2842 
	#LPCOMP_SHORTS_DOWN_STOP_EÇbËd
 (1ULè

	)

2845 
	#LPCOMP_SHORTS_READY_STOP_Pos
 (1ULè

	)

2846 
	#LPCOMP_SHORTS_READY_STOP_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_STOP_Pos
è

	)

2847 
	#LPCOMP_SHORTS_READY_STOP_Di§bËd
 (0ULè

	)

2848 
	#LPCOMP_SHORTS_READY_STOP_EÇbËd
 (1ULè

	)

2851 
	#LPCOMP_SHORTS_READY_SAMPLE_Pos
 (0ULè

	)

2852 
	#LPCOMP_SHORTS_READY_SAMPLE_Msk
 (0x1UL << 
LPCOMP_SHORTS_READY_SAMPLE_Pos
è

	)

2853 
	#LPCOMP_SHORTS_READY_SAMPLE_Di§bËd
 (0ULè

	)

2854 
	#LPCOMP_SHORTS_READY_SAMPLE_EÇbËd
 (1ULè

	)

2860 
	#LPCOMP_INTENSET_CROSS_Pos
 (3ULè

	)

2861 
	#LPCOMP_INTENSET_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENSET_CROSS_Pos
è

	)

2862 
	#LPCOMP_INTENSET_CROSS_Di§bËd
 (0ULè

	)

2863 
	#LPCOMP_INTENSET_CROSS_EÇbËd
 (1ULè

	)

2864 
	#LPCOMP_INTENSET_CROSS_S‘
 (1ULè

	)

2867 
	#LPCOMP_INTENSET_UP_Pos
 (2ULè

	)

2868 
	#LPCOMP_INTENSET_UP_Msk
 (0x1UL << 
LPCOMP_INTENSET_UP_Pos
è

	)

2869 
	#LPCOMP_INTENSET_UP_Di§bËd
 (0ULè

	)

2870 
	#LPCOMP_INTENSET_UP_EÇbËd
 (1ULè

	)

2871 
	#LPCOMP_INTENSET_UP_S‘
 (1ULè

	)

2874 
	#LPCOMP_INTENSET_DOWN_Pos
 (1ULè

	)

2875 
	#LPCOMP_INTENSET_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENSET_DOWN_Pos
è

	)

2876 
	#LPCOMP_INTENSET_DOWN_Di§bËd
 (0ULè

	)

2877 
	#LPCOMP_INTENSET_DOWN_EÇbËd
 (1ULè

	)

2878 
	#LPCOMP_INTENSET_DOWN_S‘
 (1ULè

	)

2881 
	#LPCOMP_INTENSET_READY_Pos
 (0ULè

	)

2882 
	#LPCOMP_INTENSET_READY_Msk
 (0x1UL << 
LPCOMP_INTENSET_READY_Pos
è

	)

2883 
	#LPCOMP_INTENSET_READY_Di§bËd
 (0ULè

	)

2884 
	#LPCOMP_INTENSET_READY_EÇbËd
 (1ULè

	)

2885 
	#LPCOMP_INTENSET_READY_S‘
 (1ULè

	)

2891 
	#LPCOMP_INTENCLR_CROSS_Pos
 (3ULè

	)

2892 
	#LPCOMP_INTENCLR_CROSS_Msk
 (0x1UL << 
LPCOMP_INTENCLR_CROSS_Pos
è

	)

2893 
	#LPCOMP_INTENCLR_CROSS_Di§bËd
 (0ULè

	)

2894 
	#LPCOMP_INTENCLR_CROSS_EÇbËd
 (1ULè

	)

2895 
	#LPCOMP_INTENCLR_CROSS_CË¬
 (1ULè

	)

2898 
	#LPCOMP_INTENCLR_UP_Pos
 (2ULè

	)

2899 
	#LPCOMP_INTENCLR_UP_Msk
 (0x1UL << 
LPCOMP_INTENCLR_UP_Pos
è

	)

2900 
	#LPCOMP_INTENCLR_UP_Di§bËd
 (0ULè

	)

2901 
	#LPCOMP_INTENCLR_UP_EÇbËd
 (1ULè

	)

2902 
	#LPCOMP_INTENCLR_UP_CË¬
 (1ULè

	)

2905 
	#LPCOMP_INTENCLR_DOWN_Pos
 (1ULè

	)

2906 
	#LPCOMP_INTENCLR_DOWN_Msk
 (0x1UL << 
LPCOMP_INTENCLR_DOWN_Pos
è

	)

2907 
	#LPCOMP_INTENCLR_DOWN_Di§bËd
 (0ULè

	)

2908 
	#LPCOMP_INTENCLR_DOWN_EÇbËd
 (1ULè

	)

2909 
	#LPCOMP_INTENCLR_DOWN_CË¬
 (1ULè

	)

2912 
	#LPCOMP_INTENCLR_READY_Pos
 (0ULè

	)

2913 
	#LPCOMP_INTENCLR_READY_Msk
 (0x1UL << 
LPCOMP_INTENCLR_READY_Pos
è

	)

2914 
	#LPCOMP_INTENCLR_READY_Di§bËd
 (0ULè

	)

2915 
	#LPCOMP_INTENCLR_READY_EÇbËd
 (1ULè

	)

2916 
	#LPCOMP_INTENCLR_READY_CË¬
 (1ULè

	)

2922 
	#LPCOMP_RESULT_RESULT_Pos
 (0ULè

	)

2923 
	#LPCOMP_RESULT_RESULT_Msk
 (0x1UL << 
LPCOMP_RESULT_RESULT_Pos
è

	)

2924 
	#LPCOMP_RESULT_RESULT_B–low
 (0ULè

	)

2925 
	#LPCOMP_RESULT_RESULT_Above
 (1ULè

	)

2931 
	#LPCOMP_ENABLE_ENABLE_Pos
 (0ULè

	)

2932 
	#LPCOMP_ENABLE_ENABLE_Msk
 (0x3UL << 
LPCOMP_ENABLE_ENABLE_Pos
è

	)

2933 
	#LPCOMP_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

2934 
	#LPCOMP_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

2940 
	#LPCOMP_PSEL_PSEL_Pos
 (0ULè

	)

2941 
	#LPCOMP_PSEL_PSEL_Msk
 (0x7UL << 
LPCOMP_PSEL_PSEL_Pos
è

	)

2942 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut0
 (0ULè

	)

2943 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut1
 (1ULè

	)

2944 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut2
 (2ULè

	)

2945 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut3
 (3ULè

	)

2946 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut4
 (4ULè

	)

2947 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut5
 (5ULè

	)

2948 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut6
 (6ULè

	)

2949 
	#LPCOMP_PSEL_PSEL_AÇlogIÅut7
 (7ULè

	)

2955 
	#LPCOMP_REFSEL_REFSEL_Pos
 (0ULè

	)

2956 
	#LPCOMP_REFSEL_REFSEL_Msk
 (0x7UL << 
LPCOMP_REFSEL_REFSEL_Pos
è

	)

2957 
	#LPCOMP_REFSEL_REFSEL_SuµlyOÃEighthP»sÿlšg
 (0ULè

	)

2958 
	#LPCOMP_REFSEL_REFSEL_SuµlyTwoEighthsP»sÿlšg
 (1ULè

	)

2959 
	#LPCOMP_REFSEL_REFSEL_SuµlyTh»eEighthsP»sÿlšg
 (2ULè

	)

2960 
	#LPCOMP_REFSEL_REFSEL_SuµlyFourEighthsP»sÿlšg
 (3ULè

	)

2961 
	#LPCOMP_REFSEL_REFSEL_SuµlyFiveEighthsP»sÿlšg
 (4ULè

	)

2962 
	#LPCOMP_REFSEL_REFSEL_SuµlySixEighthsP»sÿlšg
 (5ULè

	)

2963 
	#LPCOMP_REFSEL_REFSEL_SuµlySev’EighthsP»sÿlšg
 (6ULè

	)

2964 
	#LPCOMP_REFSEL_REFSEL_ARef
 (7ULè

	)

2970 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Pos
 (0ULè

	)

2971 
	#LPCOMP_EXTREFSEL_EXTREFSEL_Msk
 (0x1UL << 
LPCOMP_EXTREFSEL_EXTREFSEL_Pos
è

	)

2972 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû0
 (0ULè

	)

2973 
	#LPCOMP_EXTREFSEL_EXTREFSEL_AÇlogReã»nû1
 (1ULè

	)

2979 
	#LPCOMP_ANADETECT_ANADETECT_Pos
 (0ULè

	)

2980 
	#LPCOMP_ANADETECT_ANADETECT_Msk
 (0x3UL << 
LPCOMP_ANADETECT_ANADETECT_Pos
è

	)

2981 
	#LPCOMP_ANADETECT_ANADETECT_Cross
 (0ULè

	)

2982 
	#LPCOMP_ANADETECT_ANADETECT_Up
 (1ULè

	)

2983 
	#LPCOMP_ANADETECT_ANADETECT_Down
 (2ULè

	)

2989 
	#LPCOMP_POWER_POWER_Pos
 (0ULè

	)

2990 
	#LPCOMP_POWER_POWER_Msk
 (0x1UL << 
LPCOMP_POWER_POWER_Pos
è

	)

2991 
	#LPCOMP_POWER_POWER_Di§bËd
 (0ULè

	)

2992 
	#LPCOMP_POWER_POWER_EÇbËd
 (1ULè

	)

3002 
	#MPU_PERR0_PPI_Pos
 (31ULè

	)

3003 
	#MPU_PERR0_PPI_Msk
 (0x1UL << 
MPU_PERR0_PPI_Pos
è

	)

3004 
	#MPU_PERR0_PPI_InRegiÚ1
 (0ULè

	)

3005 
	#MPU_PERR0_PPI_InRegiÚ0
 (1ULè

	)

3008 
	#MPU_PERR0_NVMC_Pos
 (30ULè

	)

3009 
	#MPU_PERR0_NVMC_Msk
 (0x1UL << 
MPU_PERR0_NVMC_Pos
è

	)

3010 
	#MPU_PERR0_NVMC_InRegiÚ1
 (0ULè

	)

3011 
	#MPU_PERR0_NVMC_InRegiÚ0
 (1ULè

	)

3014 
	#MPU_PERR0_LPCOMP_Pos
 (19ULè

	)

3015 
	#MPU_PERR0_LPCOMP_Msk
 (0x1UL << 
MPU_PERR0_LPCOMP_Pos
è

	)

3016 
	#MPU_PERR0_LPCOMP_InRegiÚ1
 (0ULè

	)

3017 
	#MPU_PERR0_LPCOMP_InRegiÚ0
 (1ULè

	)

3020 
	#MPU_PERR0_QDEC_Pos
 (18ULè

	)

3021 
	#MPU_PERR0_QDEC_Msk
 (0x1UL << 
MPU_PERR0_QDEC_Pos
è

	)

3022 
	#MPU_PERR0_QDEC_InRegiÚ1
 (0ULè

	)

3023 
	#MPU_PERR0_QDEC_InRegiÚ0
 (1ULè

	)

3026 
	#MPU_PERR0_RTC1_Pos
 (17ULè

	)

3027 
	#MPU_PERR0_RTC1_Msk
 (0x1UL << 
MPU_PERR0_RTC1_Pos
è

	)

3028 
	#MPU_PERR0_RTC1_InRegiÚ1
 (0ULè

	)

3029 
	#MPU_PERR0_RTC1_InRegiÚ0
 (1ULè

	)

3032 
	#MPU_PERR0_WDT_Pos
 (16ULè

	)

3033 
	#MPU_PERR0_WDT_Msk
 (0x1UL << 
MPU_PERR0_WDT_Pos
è

	)

3034 
	#MPU_PERR0_WDT_InRegiÚ1
 (0ULè

	)

3035 
	#MPU_PERR0_WDT_InRegiÚ0
 (1ULè

	)

3038 
	#MPU_PERR0_CCM_AAR_Pos
 (15ULè

	)

3039 
	#MPU_PERR0_CCM_AAR_Msk
 (0x1UL << 
MPU_PERR0_CCM_AAR_Pos
è

	)

3040 
	#MPU_PERR0_CCM_AAR_InRegiÚ1
 (0ULè

	)

3041 
	#MPU_PERR0_CCM_AAR_InRegiÚ0
 (1ULè

	)

3044 
	#MPU_PERR0_ECB_Pos
 (14ULè

	)

3045 
	#MPU_PERR0_ECB_Msk
 (0x1UL << 
MPU_PERR0_ECB_Pos
è

	)

3046 
	#MPU_PERR0_ECB_InRegiÚ1
 (0ULè

	)

3047 
	#MPU_PERR0_ECB_InRegiÚ0
 (1ULè

	)

3050 
	#MPU_PERR0_RNG_Pos
 (13ULè

	)

3051 
	#MPU_PERR0_RNG_Msk
 (0x1UL << 
MPU_PERR0_RNG_Pos
è

	)

3052 
	#MPU_PERR0_RNG_InRegiÚ1
 (0ULè

	)

3053 
	#MPU_PERR0_RNG_InRegiÚ0
 (1ULè

	)

3056 
	#MPU_PERR0_TEMP_Pos
 (12ULè

	)

3057 
	#MPU_PERR0_TEMP_Msk
 (0x1UL << 
MPU_PERR0_TEMP_Pos
è

	)

3058 
	#MPU_PERR0_TEMP_InRegiÚ1
 (0ULè

	)

3059 
	#MPU_PERR0_TEMP_InRegiÚ0
 (1ULè

	)

3062 
	#MPU_PERR0_RTC0_Pos
 (11ULè

	)

3063 
	#MPU_PERR0_RTC0_Msk
 (0x1UL << 
MPU_PERR0_RTC0_Pos
è

	)

3064 
	#MPU_PERR0_RTC0_InRegiÚ1
 (0ULè

	)

3065 
	#MPU_PERR0_RTC0_InRegiÚ0
 (1ULè

	)

3068 
	#MPU_PERR0_TIMER2_Pos
 (10ULè

	)

3069 
	#MPU_PERR0_TIMER2_Msk
 (0x1UL << 
MPU_PERR0_TIMER2_Pos
è

	)

3070 
	#MPU_PERR0_TIMER2_InRegiÚ1
 (0ULè

	)

3071 
	#MPU_PERR0_TIMER2_InRegiÚ0
 (1ULè

	)

3074 
	#MPU_PERR0_TIMER1_Pos
 (9ULè

	)

3075 
	#MPU_PERR0_TIMER1_Msk
 (0x1UL << 
MPU_PERR0_TIMER1_Pos
è

	)

3076 
	#MPU_PERR0_TIMER1_InRegiÚ1
 (0ULè

	)

3077 
	#MPU_PERR0_TIMER1_InRegiÚ0
 (1ULè

	)

3080 
	#MPU_PERR0_TIMER0_Pos
 (8ULè

	)

3081 
	#MPU_PERR0_TIMER0_Msk
 (0x1UL << 
MPU_PERR0_TIMER0_Pos
è

	)

3082 
	#MPU_PERR0_TIMER0_InRegiÚ1
 (0ULè

	)

3083 
	#MPU_PERR0_TIMER0_InRegiÚ0
 (1ULè

	)

3086 
	#MPU_PERR0_ADC_Pos
 (7ULè

	)

3087 
	#MPU_PERR0_ADC_Msk
 (0x1UL << 
MPU_PERR0_ADC_Pos
è

	)

3088 
	#MPU_PERR0_ADC_InRegiÚ1
 (0ULè

	)

3089 
	#MPU_PERR0_ADC_InRegiÚ0
 (1ULè

	)

3092 
	#MPU_PERR0_GPIOTE_Pos
 (6ULè

	)

3093 
	#MPU_PERR0_GPIOTE_Msk
 (0x1UL << 
MPU_PERR0_GPIOTE_Pos
è

	)

3094 
	#MPU_PERR0_GPIOTE_InRegiÚ1
 (0ULè

	)

3095 
	#MPU_PERR0_GPIOTE_InRegiÚ0
 (1ULè

	)

3098 
	#MPU_PERR0_SPI1_TWI1_Pos
 (4ULè

	)

3099 
	#MPU_PERR0_SPI1_TWI1_Msk
 (0x1UL << 
MPU_PERR0_SPI1_TWI1_Pos
è

	)

3100 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ1
 (0ULè

	)

3101 
	#MPU_PERR0_SPI1_TWI1_InRegiÚ0
 (1ULè

	)

3104 
	#MPU_PERR0_SPI0_TWI0_Pos
 (3ULè

	)

3105 
	#MPU_PERR0_SPI0_TWI0_Msk
 (0x1UL << 
MPU_PERR0_SPI0_TWI0_Pos
è

	)

3106 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ1
 (0ULè

	)

3107 
	#MPU_PERR0_SPI0_TWI0_InRegiÚ0
 (1ULè

	)

3110 
	#MPU_PERR0_UART0_Pos
 (2ULè

	)

3111 
	#MPU_PERR0_UART0_Msk
 (0x1UL << 
MPU_PERR0_UART0_Pos
è

	)

3112 
	#MPU_PERR0_UART0_InRegiÚ1
 (0ULè

	)

3113 
	#MPU_PERR0_UART0_InRegiÚ0
 (1ULè

	)

3116 
	#MPU_PERR0_RADIO_Pos
 (1ULè

	)

3117 
	#MPU_PERR0_RADIO_Msk
 (0x1UL << 
MPU_PERR0_RADIO_Pos
è

	)

3118 
	#MPU_PERR0_RADIO_InRegiÚ1
 (0ULè

	)

3119 
	#MPU_PERR0_RADIO_InRegiÚ0
 (1ULè

	)

3122 
	#MPU_PERR0_POWER_CLOCK_Pos
 (0ULè

	)

3123 
	#MPU_PERR0_POWER_CLOCK_Msk
 (0x1UL << 
MPU_PERR0_POWER_CLOCK_Pos
è

	)

3124 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ1
 (0ULè

	)

3125 
	#MPU_PERR0_POWER_CLOCK_InRegiÚ0
 (1ULè

	)

3131 
	#MPU_PROTENSET0_PROTREG31_Pos
 (31ULè

	)

3132 
	#MPU_PROTENSET0_PROTREG31_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG31_Pos
è

	)

3133 
	#MPU_PROTENSET0_PROTREG31_Di§bËd
 (0ULè

	)

3134 
	#MPU_PROTENSET0_PROTREG31_EÇbËd
 (1ULè

	)

3135 
	#MPU_PROTENSET0_PROTREG31_S‘
 (1ULè

	)

3138 
	#MPU_PROTENSET0_PROTREG30_Pos
 (30ULè

	)

3139 
	#MPU_PROTENSET0_PROTREG30_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG30_Pos
è

	)

3140 
	#MPU_PROTENSET0_PROTREG30_Di§bËd
 (0ULè

	)

3141 
	#MPU_PROTENSET0_PROTREG30_EÇbËd
 (1ULè

	)

3142 
	#MPU_PROTENSET0_PROTREG30_S‘
 (1ULè

	)

3145 
	#MPU_PROTENSET0_PROTREG29_Pos
 (29ULè

	)

3146 
	#MPU_PROTENSET0_PROTREG29_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG29_Pos
è

	)

3147 
	#MPU_PROTENSET0_PROTREG29_Di§bËd
 (0ULè

	)

3148 
	#MPU_PROTENSET0_PROTREG29_EÇbËd
 (1ULè

	)

3149 
	#MPU_PROTENSET0_PROTREG29_S‘
 (1ULè

	)

3152 
	#MPU_PROTENSET0_PROTREG28_Pos
 (28ULè

	)

3153 
	#MPU_PROTENSET0_PROTREG28_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG28_Pos
è

	)

3154 
	#MPU_PROTENSET0_PROTREG28_Di§bËd
 (0ULè

	)

3155 
	#MPU_PROTENSET0_PROTREG28_EÇbËd
 (1ULè

	)

3156 
	#MPU_PROTENSET0_PROTREG28_S‘
 (1ULè

	)

3159 
	#MPU_PROTENSET0_PROTREG27_Pos
 (27ULè

	)

3160 
	#MPU_PROTENSET0_PROTREG27_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG27_Pos
è

	)

3161 
	#MPU_PROTENSET0_PROTREG27_Di§bËd
 (0ULè

	)

3162 
	#MPU_PROTENSET0_PROTREG27_EÇbËd
 (1ULè

	)

3163 
	#MPU_PROTENSET0_PROTREG27_S‘
 (1ULè

	)

3166 
	#MPU_PROTENSET0_PROTREG26_Pos
 (26ULè

	)

3167 
	#MPU_PROTENSET0_PROTREG26_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG26_Pos
è

	)

3168 
	#MPU_PROTENSET0_PROTREG26_Di§bËd
 (0ULè

	)

3169 
	#MPU_PROTENSET0_PROTREG26_EÇbËd
 (1ULè

	)

3170 
	#MPU_PROTENSET0_PROTREG26_S‘
 (1ULè

	)

3173 
	#MPU_PROTENSET0_PROTREG25_Pos
 (25ULè

	)

3174 
	#MPU_PROTENSET0_PROTREG25_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG25_Pos
è

	)

3175 
	#MPU_PROTENSET0_PROTREG25_Di§bËd
 (0ULè

	)

3176 
	#MPU_PROTENSET0_PROTREG25_EÇbËd
 (1ULè

	)

3177 
	#MPU_PROTENSET0_PROTREG25_S‘
 (1ULè

	)

3180 
	#MPU_PROTENSET0_PROTREG24_Pos
 (24ULè

	)

3181 
	#MPU_PROTENSET0_PROTREG24_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG24_Pos
è

	)

3182 
	#MPU_PROTENSET0_PROTREG24_Di§bËd
 (0ULè

	)

3183 
	#MPU_PROTENSET0_PROTREG24_EÇbËd
 (1ULè

	)

3184 
	#MPU_PROTENSET0_PROTREG24_S‘
 (1ULè

	)

3187 
	#MPU_PROTENSET0_PROTREG23_Pos
 (23ULè

	)

3188 
	#MPU_PROTENSET0_PROTREG23_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG23_Pos
è

	)

3189 
	#MPU_PROTENSET0_PROTREG23_Di§bËd
 (0ULè

	)

3190 
	#MPU_PROTENSET0_PROTREG23_EÇbËd
 (1ULè

	)

3191 
	#MPU_PROTENSET0_PROTREG23_S‘
 (1ULè

	)

3194 
	#MPU_PROTENSET0_PROTREG22_Pos
 (22ULè

	)

3195 
	#MPU_PROTENSET0_PROTREG22_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG22_Pos
è

	)

3196 
	#MPU_PROTENSET0_PROTREG22_Di§bËd
 (0ULè

	)

3197 
	#MPU_PROTENSET0_PROTREG22_EÇbËd
 (1ULè

	)

3198 
	#MPU_PROTENSET0_PROTREG22_S‘
 (1ULè

	)

3201 
	#MPU_PROTENSET0_PROTREG21_Pos
 (21ULè

	)

3202 
	#MPU_PROTENSET0_PROTREG21_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG21_Pos
è

	)

3203 
	#MPU_PROTENSET0_PROTREG21_Di§bËd
 (0ULè

	)

3204 
	#MPU_PROTENSET0_PROTREG21_EÇbËd
 (1ULè

	)

3205 
	#MPU_PROTENSET0_PROTREG21_S‘
 (1ULè

	)

3208 
	#MPU_PROTENSET0_PROTREG20_Pos
 (20ULè

	)

3209 
	#MPU_PROTENSET0_PROTREG20_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG20_Pos
è

	)

3210 
	#MPU_PROTENSET0_PROTREG20_Di§bËd
 (0ULè

	)

3211 
	#MPU_PROTENSET0_PROTREG20_EÇbËd
 (1ULè

	)

3212 
	#MPU_PROTENSET0_PROTREG20_S‘
 (1ULè

	)

3215 
	#MPU_PROTENSET0_PROTREG19_Pos
 (19ULè

	)

3216 
	#MPU_PROTENSET0_PROTREG19_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG19_Pos
è

	)

3217 
	#MPU_PROTENSET0_PROTREG19_Di§bËd
 (0ULè

	)

3218 
	#MPU_PROTENSET0_PROTREG19_EÇbËd
 (1ULè

	)

3219 
	#MPU_PROTENSET0_PROTREG19_S‘
 (1ULè

	)

3222 
	#MPU_PROTENSET0_PROTREG18_Pos
 (18ULè

	)

3223 
	#MPU_PROTENSET0_PROTREG18_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG18_Pos
è

	)

3224 
	#MPU_PROTENSET0_PROTREG18_Di§bËd
 (0ULè

	)

3225 
	#MPU_PROTENSET0_PROTREG18_EÇbËd
 (1ULè

	)

3226 
	#MPU_PROTENSET0_PROTREG18_S‘
 (1ULè

	)

3229 
	#MPU_PROTENSET0_PROTREG17_Pos
 (17ULè

	)

3230 
	#MPU_PROTENSET0_PROTREG17_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG17_Pos
è

	)

3231 
	#MPU_PROTENSET0_PROTREG17_Di§bËd
 (0ULè

	)

3232 
	#MPU_PROTENSET0_PROTREG17_EÇbËd
 (1ULè

	)

3233 
	#MPU_PROTENSET0_PROTREG17_S‘
 (1ULè

	)

3236 
	#MPU_PROTENSET0_PROTREG16_Pos
 (16ULè

	)

3237 
	#MPU_PROTENSET0_PROTREG16_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG16_Pos
è

	)

3238 
	#MPU_PROTENSET0_PROTREG16_Di§bËd
 (0ULè

	)

3239 
	#MPU_PROTENSET0_PROTREG16_EÇbËd
 (1ULè

	)

3240 
	#MPU_PROTENSET0_PROTREG16_S‘
 (1ULè

	)

3243 
	#MPU_PROTENSET0_PROTREG15_Pos
 (15ULè

	)

3244 
	#MPU_PROTENSET0_PROTREG15_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG15_Pos
è

	)

3245 
	#MPU_PROTENSET0_PROTREG15_Di§bËd
 (0ULè

	)

3246 
	#MPU_PROTENSET0_PROTREG15_EÇbËd
 (1ULè

	)

3247 
	#MPU_PROTENSET0_PROTREG15_S‘
 (1ULè

	)

3250 
	#MPU_PROTENSET0_PROTREG14_Pos
 (14ULè

	)

3251 
	#MPU_PROTENSET0_PROTREG14_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG14_Pos
è

	)

3252 
	#MPU_PROTENSET0_PROTREG14_Di§bËd
 (0ULè

	)

3253 
	#MPU_PROTENSET0_PROTREG14_EÇbËd
 (1ULè

	)

3254 
	#MPU_PROTENSET0_PROTREG14_S‘
 (1ULè

	)

3257 
	#MPU_PROTENSET0_PROTREG13_Pos
 (13ULè

	)

3258 
	#MPU_PROTENSET0_PROTREG13_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG13_Pos
è

	)

3259 
	#MPU_PROTENSET0_PROTREG13_Di§bËd
 (0ULè

	)

3260 
	#MPU_PROTENSET0_PROTREG13_EÇbËd
 (1ULè

	)

3261 
	#MPU_PROTENSET0_PROTREG13_S‘
 (1ULè

	)

3264 
	#MPU_PROTENSET0_PROTREG12_Pos
 (12ULè

	)

3265 
	#MPU_PROTENSET0_PROTREG12_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG12_Pos
è

	)

3266 
	#MPU_PROTENSET0_PROTREG12_Di§bËd
 (0ULè

	)

3267 
	#MPU_PROTENSET0_PROTREG12_EÇbËd
 (1ULè

	)

3268 
	#MPU_PROTENSET0_PROTREG12_S‘
 (1ULè

	)

3271 
	#MPU_PROTENSET0_PROTREG11_Pos
 (11ULè

	)

3272 
	#MPU_PROTENSET0_PROTREG11_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG11_Pos
è

	)

3273 
	#MPU_PROTENSET0_PROTREG11_Di§bËd
 (0ULè

	)

3274 
	#MPU_PROTENSET0_PROTREG11_EÇbËd
 (1ULè

	)

3275 
	#MPU_PROTENSET0_PROTREG11_S‘
 (1ULè

	)

3278 
	#MPU_PROTENSET0_PROTREG10_Pos
 (10ULè

	)

3279 
	#MPU_PROTENSET0_PROTREG10_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG10_Pos
è

	)

3280 
	#MPU_PROTENSET0_PROTREG10_Di§bËd
 (0ULè

	)

3281 
	#MPU_PROTENSET0_PROTREG10_EÇbËd
 (1ULè

	)

3282 
	#MPU_PROTENSET0_PROTREG10_S‘
 (1ULè

	)

3285 
	#MPU_PROTENSET0_PROTREG9_Pos
 (9ULè

	)

3286 
	#MPU_PROTENSET0_PROTREG9_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG9_Pos
è

	)

3287 
	#MPU_PROTENSET0_PROTREG9_Di§bËd
 (0ULè

	)

3288 
	#MPU_PROTENSET0_PROTREG9_EÇbËd
 (1ULè

	)

3289 
	#MPU_PROTENSET0_PROTREG9_S‘
 (1ULè

	)

3292 
	#MPU_PROTENSET0_PROTREG8_Pos
 (8ULè

	)

3293 
	#MPU_PROTENSET0_PROTREG8_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG8_Pos
è

	)

3294 
	#MPU_PROTENSET0_PROTREG8_Di§bËd
 (0ULè

	)

3295 
	#MPU_PROTENSET0_PROTREG8_EÇbËd
 (1ULè

	)

3296 
	#MPU_PROTENSET0_PROTREG8_S‘
 (1ULè

	)

3299 
	#MPU_PROTENSET0_PROTREG7_Pos
 (7ULè

	)

3300 
	#MPU_PROTENSET0_PROTREG7_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG7_Pos
è

	)

3301 
	#MPU_PROTENSET0_PROTREG7_Di§bËd
 (0ULè

	)

3302 
	#MPU_PROTENSET0_PROTREG7_EÇbËd
 (1ULè

	)

3303 
	#MPU_PROTENSET0_PROTREG7_S‘
 (1ULè

	)

3306 
	#MPU_PROTENSET0_PROTREG6_Pos
 (6ULè

	)

3307 
	#MPU_PROTENSET0_PROTREG6_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG6_Pos
è

	)

3308 
	#MPU_PROTENSET0_PROTREG6_Di§bËd
 (0ULè

	)

3309 
	#MPU_PROTENSET0_PROTREG6_EÇbËd
 (1ULè

	)

3310 
	#MPU_PROTENSET0_PROTREG6_S‘
 (1ULè

	)

3313 
	#MPU_PROTENSET0_PROTREG5_Pos
 (5ULè

	)

3314 
	#MPU_PROTENSET0_PROTREG5_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG5_Pos
è

	)

3315 
	#MPU_PROTENSET0_PROTREG5_Di§bËd
 (0ULè

	)

3316 
	#MPU_PROTENSET0_PROTREG5_EÇbËd
 (1ULè

	)

3317 
	#MPU_PROTENSET0_PROTREG5_S‘
 (1ULè

	)

3320 
	#MPU_PROTENSET0_PROTREG4_Pos
 (4ULè

	)

3321 
	#MPU_PROTENSET0_PROTREG4_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG4_Pos
è

	)

3322 
	#MPU_PROTENSET0_PROTREG4_Di§bËd
 (0ULè

	)

3323 
	#MPU_PROTENSET0_PROTREG4_EÇbËd
 (1ULè

	)

3324 
	#MPU_PROTENSET0_PROTREG4_S‘
 (1ULè

	)

3327 
	#MPU_PROTENSET0_PROTREG3_Pos
 (3ULè

	)

3328 
	#MPU_PROTENSET0_PROTREG3_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG3_Pos
è

	)

3329 
	#MPU_PROTENSET0_PROTREG3_Di§bËd
 (0ULè

	)

3330 
	#MPU_PROTENSET0_PROTREG3_EÇbËd
 (1ULè

	)

3331 
	#MPU_PROTENSET0_PROTREG3_S‘
 (1ULè

	)

3334 
	#MPU_PROTENSET0_PROTREG2_Pos
 (2ULè

	)

3335 
	#MPU_PROTENSET0_PROTREG2_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG2_Pos
è

	)

3336 
	#MPU_PROTENSET0_PROTREG2_Di§bËd
 (0ULè

	)

3337 
	#MPU_PROTENSET0_PROTREG2_EÇbËd
 (1ULè

	)

3338 
	#MPU_PROTENSET0_PROTREG2_S‘
 (1ULè

	)

3341 
	#MPU_PROTENSET0_PROTREG1_Pos
 (1ULè

	)

3342 
	#MPU_PROTENSET0_PROTREG1_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG1_Pos
è

	)

3343 
	#MPU_PROTENSET0_PROTREG1_Di§bËd
 (0ULè

	)

3344 
	#MPU_PROTENSET0_PROTREG1_EÇbËd
 (1ULè

	)

3345 
	#MPU_PROTENSET0_PROTREG1_S‘
 (1ULè

	)

3348 
	#MPU_PROTENSET0_PROTREG0_Pos
 (0ULè

	)

3349 
	#MPU_PROTENSET0_PROTREG0_Msk
 (0x1UL << 
MPU_PROTENSET0_PROTREG0_Pos
è

	)

3350 
	#MPU_PROTENSET0_PROTREG0_Di§bËd
 (0ULè

	)

3351 
	#MPU_PROTENSET0_PROTREG0_EÇbËd
 (1ULè

	)

3352 
	#MPU_PROTENSET0_PROTREG0_S‘
 (1ULè

	)

3358 
	#MPU_PROTENSET1_PROTREG63_Pos
 (31ULè

	)

3359 
	#MPU_PROTENSET1_PROTREG63_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG63_Pos
è

	)

3360 
	#MPU_PROTENSET1_PROTREG63_Di§bËd
 (0ULè

	)

3361 
	#MPU_PROTENSET1_PROTREG63_EÇbËd
 (1ULè

	)

3362 
	#MPU_PROTENSET1_PROTREG63_S‘
 (1ULè

	)

3365 
	#MPU_PROTENSET1_PROTREG62_Pos
 (30ULè

	)

3366 
	#MPU_PROTENSET1_PROTREG62_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG62_Pos
è

	)

3367 
	#MPU_PROTENSET1_PROTREG62_Di§bËd
 (0ULè

	)

3368 
	#MPU_PROTENSET1_PROTREG62_EÇbËd
 (1ULè

	)

3369 
	#MPU_PROTENSET1_PROTREG62_S‘
 (1ULè

	)

3372 
	#MPU_PROTENSET1_PROTREG61_Pos
 (29ULè

	)

3373 
	#MPU_PROTENSET1_PROTREG61_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG61_Pos
è

	)

3374 
	#MPU_PROTENSET1_PROTREG61_Di§bËd
 (0ULè

	)

3375 
	#MPU_PROTENSET1_PROTREG61_EÇbËd
 (1ULè

	)

3376 
	#MPU_PROTENSET1_PROTREG61_S‘
 (1ULè

	)

3379 
	#MPU_PROTENSET1_PROTREG60_Pos
 (28ULè

	)

3380 
	#MPU_PROTENSET1_PROTREG60_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG60_Pos
è

	)

3381 
	#MPU_PROTENSET1_PROTREG60_Di§bËd
 (0ULè

	)

3382 
	#MPU_PROTENSET1_PROTREG60_EÇbËd
 (1ULè

	)

3383 
	#MPU_PROTENSET1_PROTREG60_S‘
 (1ULè

	)

3386 
	#MPU_PROTENSET1_PROTREG59_Pos
 (27ULè

	)

3387 
	#MPU_PROTENSET1_PROTREG59_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG59_Pos
è

	)

3388 
	#MPU_PROTENSET1_PROTREG59_Di§bËd
 (0ULè

	)

3389 
	#MPU_PROTENSET1_PROTREG59_EÇbËd
 (1ULè

	)

3390 
	#MPU_PROTENSET1_PROTREG59_S‘
 (1ULè

	)

3393 
	#MPU_PROTENSET1_PROTREG58_Pos
 (26ULè

	)

3394 
	#MPU_PROTENSET1_PROTREG58_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG58_Pos
è

	)

3395 
	#MPU_PROTENSET1_PROTREG58_Di§bËd
 (0ULè

	)

3396 
	#MPU_PROTENSET1_PROTREG58_EÇbËd
 (1ULè

	)

3397 
	#MPU_PROTENSET1_PROTREG58_S‘
 (1ULè

	)

3400 
	#MPU_PROTENSET1_PROTREG57_Pos
 (25ULè

	)

3401 
	#MPU_PROTENSET1_PROTREG57_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG57_Pos
è

	)

3402 
	#MPU_PROTENSET1_PROTREG57_Di§bËd
 (0ULè

	)

3403 
	#MPU_PROTENSET1_PROTREG57_EÇbËd
 (1ULè

	)

3404 
	#MPU_PROTENSET1_PROTREG57_S‘
 (1ULè

	)

3407 
	#MPU_PROTENSET1_PROTREG56_Pos
 (24ULè

	)

3408 
	#MPU_PROTENSET1_PROTREG56_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG56_Pos
è

	)

3409 
	#MPU_PROTENSET1_PROTREG56_Di§bËd
 (0ULè

	)

3410 
	#MPU_PROTENSET1_PROTREG56_EÇbËd
 (1ULè

	)

3411 
	#MPU_PROTENSET1_PROTREG56_S‘
 (1ULè

	)

3414 
	#MPU_PROTENSET1_PROTREG55_Pos
 (23ULè

	)

3415 
	#MPU_PROTENSET1_PROTREG55_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG55_Pos
è

	)

3416 
	#MPU_PROTENSET1_PROTREG55_Di§bËd
 (0ULè

	)

3417 
	#MPU_PROTENSET1_PROTREG55_EÇbËd
 (1ULè

	)

3418 
	#MPU_PROTENSET1_PROTREG55_S‘
 (1ULè

	)

3421 
	#MPU_PROTENSET1_PROTREG54_Pos
 (22ULè

	)

3422 
	#MPU_PROTENSET1_PROTREG54_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG54_Pos
è

	)

3423 
	#MPU_PROTENSET1_PROTREG54_Di§bËd
 (0ULè

	)

3424 
	#MPU_PROTENSET1_PROTREG54_EÇbËd
 (1ULè

	)

3425 
	#MPU_PROTENSET1_PROTREG54_S‘
 (1ULè

	)

3428 
	#MPU_PROTENSET1_PROTREG53_Pos
 (21ULè

	)

3429 
	#MPU_PROTENSET1_PROTREG53_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG53_Pos
è

	)

3430 
	#MPU_PROTENSET1_PROTREG53_Di§bËd
 (0ULè

	)

3431 
	#MPU_PROTENSET1_PROTREG53_EÇbËd
 (1ULè

	)

3432 
	#MPU_PROTENSET1_PROTREG53_S‘
 (1ULè

	)

3435 
	#MPU_PROTENSET1_PROTREG52_Pos
 (20ULè

	)

3436 
	#MPU_PROTENSET1_PROTREG52_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG52_Pos
è

	)

3437 
	#MPU_PROTENSET1_PROTREG52_Di§bËd
 (0ULè

	)

3438 
	#MPU_PROTENSET1_PROTREG52_EÇbËd
 (1ULè

	)

3439 
	#MPU_PROTENSET1_PROTREG52_S‘
 (1ULè

	)

3442 
	#MPU_PROTENSET1_PROTREG51_Pos
 (19ULè

	)

3443 
	#MPU_PROTENSET1_PROTREG51_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG51_Pos
è

	)

3444 
	#MPU_PROTENSET1_PROTREG51_Di§bËd
 (0ULè

	)

3445 
	#MPU_PROTENSET1_PROTREG51_EÇbËd
 (1ULè

	)

3446 
	#MPU_PROTENSET1_PROTREG51_S‘
 (1ULè

	)

3449 
	#MPU_PROTENSET1_PROTREG50_Pos
 (18ULè

	)

3450 
	#MPU_PROTENSET1_PROTREG50_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG50_Pos
è

	)

3451 
	#MPU_PROTENSET1_PROTREG50_Di§bËd
 (0ULè

	)

3452 
	#MPU_PROTENSET1_PROTREG50_EÇbËd
 (1ULè

	)

3453 
	#MPU_PROTENSET1_PROTREG50_S‘
 (1ULè

	)

3456 
	#MPU_PROTENSET1_PROTREG49_Pos
 (17ULè

	)

3457 
	#MPU_PROTENSET1_PROTREG49_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG49_Pos
è

	)

3458 
	#MPU_PROTENSET1_PROTREG49_Di§bËd
 (0ULè

	)

3459 
	#MPU_PROTENSET1_PROTREG49_EÇbËd
 (1ULè

	)

3460 
	#MPU_PROTENSET1_PROTREG49_S‘
 (1ULè

	)

3463 
	#MPU_PROTENSET1_PROTREG48_Pos
 (16ULè

	)

3464 
	#MPU_PROTENSET1_PROTREG48_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG48_Pos
è

	)

3465 
	#MPU_PROTENSET1_PROTREG48_Di§bËd
 (0ULè

	)

3466 
	#MPU_PROTENSET1_PROTREG48_EÇbËd
 (1ULè

	)

3467 
	#MPU_PROTENSET1_PROTREG48_S‘
 (1ULè

	)

3470 
	#MPU_PROTENSET1_PROTREG47_Pos
 (15ULè

	)

3471 
	#MPU_PROTENSET1_PROTREG47_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG47_Pos
è

	)

3472 
	#MPU_PROTENSET1_PROTREG47_Di§bËd
 (0ULè

	)

3473 
	#MPU_PROTENSET1_PROTREG47_EÇbËd
 (1ULè

	)

3474 
	#MPU_PROTENSET1_PROTREG47_S‘
 (1ULè

	)

3477 
	#MPU_PROTENSET1_PROTREG46_Pos
 (14ULè

	)

3478 
	#MPU_PROTENSET1_PROTREG46_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG46_Pos
è

	)

3479 
	#MPU_PROTENSET1_PROTREG46_Di§bËd
 (0ULè

	)

3480 
	#MPU_PROTENSET1_PROTREG46_EÇbËd
 (1ULè

	)

3481 
	#MPU_PROTENSET1_PROTREG46_S‘
 (1ULè

	)

3484 
	#MPU_PROTENSET1_PROTREG45_Pos
 (13ULè

	)

3485 
	#MPU_PROTENSET1_PROTREG45_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG45_Pos
è

	)

3486 
	#MPU_PROTENSET1_PROTREG45_Di§bËd
 (0ULè

	)

3487 
	#MPU_PROTENSET1_PROTREG45_EÇbËd
 (1ULè

	)

3488 
	#MPU_PROTENSET1_PROTREG45_S‘
 (1ULè

	)

3491 
	#MPU_PROTENSET1_PROTREG44_Pos
 (12ULè

	)

3492 
	#MPU_PROTENSET1_PROTREG44_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG44_Pos
è

	)

3493 
	#MPU_PROTENSET1_PROTREG44_Di§bËd
 (0ULè

	)

3494 
	#MPU_PROTENSET1_PROTREG44_EÇbËd
 (1ULè

	)

3495 
	#MPU_PROTENSET1_PROTREG44_S‘
 (1ULè

	)

3498 
	#MPU_PROTENSET1_PROTREG43_Pos
 (11ULè

	)

3499 
	#MPU_PROTENSET1_PROTREG43_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG43_Pos
è

	)

3500 
	#MPU_PROTENSET1_PROTREG43_Di§bËd
 (0ULè

	)

3501 
	#MPU_PROTENSET1_PROTREG43_EÇbËd
 (1ULè

	)

3502 
	#MPU_PROTENSET1_PROTREG43_S‘
 (1ULè

	)

3505 
	#MPU_PROTENSET1_PROTREG42_Pos
 (10ULè

	)

3506 
	#MPU_PROTENSET1_PROTREG42_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG42_Pos
è

	)

3507 
	#MPU_PROTENSET1_PROTREG42_Di§bËd
 (0ULè

	)

3508 
	#MPU_PROTENSET1_PROTREG42_EÇbËd
 (1ULè

	)

3509 
	#MPU_PROTENSET1_PROTREG42_S‘
 (1ULè

	)

3512 
	#MPU_PROTENSET1_PROTREG41_Pos
 (9ULè

	)

3513 
	#MPU_PROTENSET1_PROTREG41_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG41_Pos
è

	)

3514 
	#MPU_PROTENSET1_PROTREG41_Di§bËd
 (0ULè

	)

3515 
	#MPU_PROTENSET1_PROTREG41_EÇbËd
 (1ULè

	)

3516 
	#MPU_PROTENSET1_PROTREG41_S‘
 (1ULè

	)

3519 
	#MPU_PROTENSET1_PROTREG40_Pos
 (8ULè

	)

3520 
	#MPU_PROTENSET1_PROTREG40_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG40_Pos
è

	)

3521 
	#MPU_PROTENSET1_PROTREG40_Di§bËd
 (0ULè

	)

3522 
	#MPU_PROTENSET1_PROTREG40_EÇbËd
 (1ULè

	)

3523 
	#MPU_PROTENSET1_PROTREG40_S‘
 (1ULè

	)

3526 
	#MPU_PROTENSET1_PROTREG39_Pos
 (7ULè

	)

3527 
	#MPU_PROTENSET1_PROTREG39_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG39_Pos
è

	)

3528 
	#MPU_PROTENSET1_PROTREG39_Di§bËd
 (0ULè

	)

3529 
	#MPU_PROTENSET1_PROTREG39_EÇbËd
 (1ULè

	)

3530 
	#MPU_PROTENSET1_PROTREG39_S‘
 (1ULè

	)

3533 
	#MPU_PROTENSET1_PROTREG38_Pos
 (6ULè

	)

3534 
	#MPU_PROTENSET1_PROTREG38_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG38_Pos
è

	)

3535 
	#MPU_PROTENSET1_PROTREG38_Di§bËd
 (0ULè

	)

3536 
	#MPU_PROTENSET1_PROTREG38_EÇbËd
 (1ULè

	)

3537 
	#MPU_PROTENSET1_PROTREG38_S‘
 (1ULè

	)

3540 
	#MPU_PROTENSET1_PROTREG37_Pos
 (5ULè

	)

3541 
	#MPU_PROTENSET1_PROTREG37_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG37_Pos
è

	)

3542 
	#MPU_PROTENSET1_PROTREG37_Di§bËd
 (0ULè

	)

3543 
	#MPU_PROTENSET1_PROTREG37_EÇbËd
 (1ULè

	)

3544 
	#MPU_PROTENSET1_PROTREG37_S‘
 (1ULè

	)

3547 
	#MPU_PROTENSET1_PROTREG36_Pos
 (4ULè

	)

3548 
	#MPU_PROTENSET1_PROTREG36_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG36_Pos
è

	)

3549 
	#MPU_PROTENSET1_PROTREG36_Di§bËd
 (0ULè

	)

3550 
	#MPU_PROTENSET1_PROTREG36_EÇbËd
 (1ULè

	)

3551 
	#MPU_PROTENSET1_PROTREG36_S‘
 (1ULè

	)

3554 
	#MPU_PROTENSET1_PROTREG35_Pos
 (3ULè

	)

3555 
	#MPU_PROTENSET1_PROTREG35_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG35_Pos
è

	)

3556 
	#MPU_PROTENSET1_PROTREG35_Di§bËd
 (0ULè

	)

3557 
	#MPU_PROTENSET1_PROTREG35_EÇbËd
 (1ULè

	)

3558 
	#MPU_PROTENSET1_PROTREG35_S‘
 (1ULè

	)

3561 
	#MPU_PROTENSET1_PROTREG34_Pos
 (2ULè

	)

3562 
	#MPU_PROTENSET1_PROTREG34_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG34_Pos
è

	)

3563 
	#MPU_PROTENSET1_PROTREG34_Di§bËd
 (0ULè

	)

3564 
	#MPU_PROTENSET1_PROTREG34_EÇbËd
 (1ULè

	)

3565 
	#MPU_PROTENSET1_PROTREG34_S‘
 (1ULè

	)

3568 
	#MPU_PROTENSET1_PROTREG33_Pos
 (1ULè

	)

3569 
	#MPU_PROTENSET1_PROTREG33_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG33_Pos
è

	)

3570 
	#MPU_PROTENSET1_PROTREG33_Di§bËd
 (0ULè

	)

3571 
	#MPU_PROTENSET1_PROTREG33_EÇbËd
 (1ULè

	)

3572 
	#MPU_PROTENSET1_PROTREG33_S‘
 (1ULè

	)

3575 
	#MPU_PROTENSET1_PROTREG32_Pos
 (0ULè

	)

3576 
	#MPU_PROTENSET1_PROTREG32_Msk
 (0x1UL << 
MPU_PROTENSET1_PROTREG32_Pos
è

	)

3577 
	#MPU_PROTENSET1_PROTREG32_Di§bËd
 (0ULè

	)

3578 
	#MPU_PROTENSET1_PROTREG32_EÇbËd
 (1ULè

	)

3579 
	#MPU_PROTENSET1_PROTREG32_S‘
 (1ULè

	)

3585 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
 (0ULè

	)

3586 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Msk
 (0x1UL << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
è

	)

3587 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_EÇbËd
 (0ULè

	)

3588 
	#MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 (1ULè

	)

3594 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
 (0ULè

	)

3595 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Msk
 (0x3UL << 
MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_Pos
è

	)

3596 
	#MPU_PROTBLOCKSIZE_PROTBLOCKSIZE_4k
 (0ULè

	)

3606 
	#NVMC_READY_READY_Pos
 (0ULè

	)

3607 
	#NVMC_READY_READY_Msk
 (0x1UL << 
NVMC_READY_READY_Pos
è

	)

3608 
	#NVMC_READY_READY_Busy
 (0ULè

	)

3609 
	#NVMC_READY_READY_R—dy
 (1ULè

	)

3615 
	#NVMC_CONFIG_WEN_Pos
 (0ULè

	)

3616 
	#NVMC_CONFIG_WEN_Msk
 (0x3UL << 
NVMC_CONFIG_WEN_Pos
è

	)

3617 
	#NVMC_CONFIG_WEN_R’
 (0x00ULè

	)

3618 
	#NVMC_CONFIG_WEN_W’
 (0x01ULè

	)

3619 
	#NVMC_CONFIG_WEN_E’
 (0x02ULè

	)

3625 
	#NVMC_ERASEALL_ERASEALL_Pos
 (0ULè

	)

3626 
	#NVMC_ERASEALL_ERASEALL_Msk
 (0x1UL << 
NVMC_ERASEALL_ERASEALL_Pos
è

	)

3627 
	#NVMC_ERASEALL_ERASEALL_NoO³¿tiÚ
 (0ULè

	)

3628 
	#NVMC_ERASEALL_ERASEALL_E¿£
 (1ULè

	)

3634 
	#NVMC_ERASEUICR_ERASEUICR_Pos
 (0ULè

	)

3635 
	#NVMC_ERASEUICR_ERASEUICR_Msk
 (0x1UL << 
NVMC_ERASEUICR_ERASEUICR_Pos
è

	)

3636 
	#NVMC_ERASEUICR_ERASEUICR_NoO³¿tiÚ
 (0ULè

	)

3637 
	#NVMC_ERASEUICR_ERASEUICR_E¿£
 (1ULè

	)

3647 
	#POWER_INTENSET_POFWARN_Pos
 (2ULè

	)

3648 
	#POWER_INTENSET_POFWARN_Msk
 (0x1UL << 
POWER_INTENSET_POFWARN_Pos
è

	)

3649 
	#POWER_INTENSET_POFWARN_Di§bËd
 (0ULè

	)

3650 
	#POWER_INTENSET_POFWARN_EÇbËd
 (1ULè

	)

3651 
	#POWER_INTENSET_POFWARN_S‘
 (1ULè

	)

3657 
	#POWER_INTENCLR_POFWARN_Pos
 (2ULè

	)

3658 
	#POWER_INTENCLR_POFWARN_Msk
 (0x1UL << 
POWER_INTENCLR_POFWARN_Pos
è

	)

3659 
	#POWER_INTENCLR_POFWARN_Di§bËd
 (0ULè

	)

3660 
	#POWER_INTENCLR_POFWARN_EÇbËd
 (1ULè

	)

3661 
	#POWER_INTENCLR_POFWARN_CË¬
 (1ULè

	)

3667 
	#POWER_RESETREAS_DIF_Pos
 (18ULè

	)

3668 
	#POWER_RESETREAS_DIF_Msk
 (0x1UL << 
POWER_RESETREAS_DIF_Pos
è

	)

3669 
	#POWER_RESETREAS_DIF_NÙD‘eùed
 (0ULè

	)

3670 
	#POWER_RESETREAS_DIF_D‘eùed
 (1ULè

	)

3673 
	#POWER_RESETREAS_LPCOMP_Pos
 (17ULè

	)

3674 
	#POWER_RESETREAS_LPCOMP_Msk
 (0x1UL << 
POWER_RESETREAS_LPCOMP_Pos
è

	)

3675 
	#POWER_RESETREAS_LPCOMP_NÙD‘eùed
 (0ULè

	)

3676 
	#POWER_RESETREAS_LPCOMP_D‘eùed
 (1ULè

	)

3679 
	#POWER_RESETREAS_OFF_Pos
 (16ULè

	)

3680 
	#POWER_RESETREAS_OFF_Msk
 (0x1UL << 
POWER_RESETREAS_OFF_Pos
è

	)

3681 
	#POWER_RESETREAS_OFF_NÙD‘eùed
 (0ULè

	)

3682 
	#POWER_RESETREAS_OFF_D‘eùed
 (1ULè

	)

3685 
	#POWER_RESETREAS_LOCKUP_Pos
 (3ULè

	)

3686 
	#POWER_RESETREAS_LOCKUP_Msk
 (0x1UL << 
POWER_RESETREAS_LOCKUP_Pos
è

	)

3687 
	#POWER_RESETREAS_LOCKUP_NÙD‘eùed
 (0ULè

	)

3688 
	#POWER_RESETREAS_LOCKUP_D‘eùed
 (1ULè

	)

3691 
	#POWER_RESETREAS_SREQ_Pos
 (2ULè

	)

3692 
	#POWER_RESETREAS_SREQ_Msk
 (0x1UL << 
POWER_RESETREAS_SREQ_Pos
è

	)

3693 
	#POWER_RESETREAS_SREQ_NÙD‘eùed
 (0ULè

	)

3694 
	#POWER_RESETREAS_SREQ_D‘eùed
 (1ULè

	)

3697 
	#POWER_RESETREAS_DOG_Pos
 (1ULè

	)

3698 
	#POWER_RESETREAS_DOG_Msk
 (0x1UL << 
POWER_RESETREAS_DOG_Pos
è

	)

3699 
	#POWER_RESETREAS_DOG_NÙD‘eùed
 (0ULè

	)

3700 
	#POWER_RESETREAS_DOG_D‘eùed
 (1ULè

	)

3703 
	#POWER_RESETREAS_RESETPIN_Pos
 (0ULè

	)

3704 
	#POWER_RESETREAS_RESETPIN_Msk
 (0x1UL << 
POWER_RESETREAS_RESETPIN_Pos
è

	)

3705 
	#POWER_RESETREAS_RESETPIN_NÙD‘eùed
 (0ULè

	)

3706 
	#POWER_RESETREAS_RESETPIN_D‘eùed
 (1ULè

	)

3712 
	#POWER_RAMSTATUS_RAMBLOCK3_Pos
 (3ULè

	)

3713 
	#POWER_RAMSTATUS_RAMBLOCK3_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK3_Pos
è

	)

3714 
	#POWER_RAMSTATUS_RAMBLOCK3_Off
 (0ULè

	)

3715 
	#POWER_RAMSTATUS_RAMBLOCK3_On
 (1ULè

	)

3718 
	#POWER_RAMSTATUS_RAMBLOCK2_Pos
 (2ULè

	)

3719 
	#POWER_RAMSTATUS_RAMBLOCK2_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK2_Pos
è

	)

3720 
	#POWER_RAMSTATUS_RAMBLOCK2_Off
 (0ULè

	)

3721 
	#POWER_RAMSTATUS_RAMBLOCK2_On
 (1ULè

	)

3724 
	#POWER_RAMSTATUS_RAMBLOCK1_Pos
 (1ULè

	)

3725 
	#POWER_RAMSTATUS_RAMBLOCK1_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK1_Pos
è

	)

3726 
	#POWER_RAMSTATUS_RAMBLOCK1_Off
 (0ULè

	)

3727 
	#POWER_RAMSTATUS_RAMBLOCK1_On
 (1ULè

	)

3730 
	#POWER_RAMSTATUS_RAMBLOCK0_Pos
 (0ULè

	)

3731 
	#POWER_RAMSTATUS_RAMBLOCK0_Msk
 (0x1UL << 
POWER_RAMSTATUS_RAMBLOCK0_Pos
è

	)

3732 
	#POWER_RAMSTATUS_RAMBLOCK0_Off
 (0ULè

	)

3733 
	#POWER_RAMSTATUS_RAMBLOCK0_On
 (1ULè

	)

3739 
	#POWER_SYSTEMOFF_SYSTEMOFF_Pos
 (0ULè

	)

3740 
	#POWER_SYSTEMOFF_SYSTEMOFF_Msk
 (0x1UL << 
POWER_SYSTEMOFF_SYSTEMOFF_Pos
è

	)

3741 
	#POWER_SYSTEMOFF_SYSTEMOFF_EÁ”
 (1ULè

	)

3747 
	#POWER_POFCON_THRESHOLD_Pos
 (1ULè

	)

3748 
	#POWER_POFCON_THRESHOLD_Msk
 (0x3UL << 
POWER_POFCON_THRESHOLD_Pos
è

	)

3749 
	#POWER_POFCON_THRESHOLD_V21
 (0x00ULè

	)

3750 
	#POWER_POFCON_THRESHOLD_V23
 (0x01ULè

	)

3751 
	#POWER_POFCON_THRESHOLD_V25
 (0x02ULè

	)

3752 
	#POWER_POFCON_THRESHOLD_V27
 (0x03ULè

	)

3755 
	#POWER_POFCON_POF_Pos
 (0ULè

	)

3756 
	#POWER_POFCON_POF_Msk
 (0x1UL << 
POWER_POFCON_POF_Pos
è

	)

3757 
	#POWER_POFCON_POF_Di§bËd
 (0ULè

	)

3758 
	#POWER_POFCON_POF_EÇbËd
 (1ULè

	)

3764 
	#POWER_GPREGRET_GPREGRET_Pos
 (0ULè

	)

3765 
	#POWER_GPREGRET_GPREGRET_Msk
 (0xFFUL << 
POWER_GPREGRET_GPREGRET_Pos
è

	)

3771 
	#POWER_RAMON_OFFRAM1_Pos
 (17ULè

	)

3772 
	#POWER_RAMON_OFFRAM1_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM1_Pos
è

	)

3773 
	#POWER_RAMON_OFFRAM1_RAM1Off
 (0ULè

	)

3774 
	#POWER_RAMON_OFFRAM1_RAM1On
 (1ULè

	)

3777 
	#POWER_RAMON_OFFRAM0_Pos
 (16ULè

	)

3778 
	#POWER_RAMON_OFFRAM0_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM0_Pos
è

	)

3779 
	#POWER_RAMON_OFFRAM0_RAM0Off
 (0ULè

	)

3780 
	#POWER_RAMON_OFFRAM0_RAM0On
 (1ULè

	)

3783 
	#POWER_RAMON_ONRAM1_Pos
 (1ULè

	)

3784 
	#POWER_RAMON_ONRAM1_Msk
 (0x1UL << 
POWER_RAMON_ONRAM1_Pos
è

	)

3785 
	#POWER_RAMON_ONRAM1_RAM1Off
 (0ULè

	)

3786 
	#POWER_RAMON_ONRAM1_RAM1On
 (1ULè

	)

3789 
	#POWER_RAMON_ONRAM0_Pos
 (0ULè

	)

3790 
	#POWER_RAMON_ONRAM0_Msk
 (0x1UL << 
POWER_RAMON_ONRAM0_Pos
è

	)

3791 
	#POWER_RAMON_ONRAM0_RAM0Off
 (0ULè

	)

3792 
	#POWER_RAMON_ONRAM0_RAM0On
 (1ULè

	)

3798 
	#POWER_RESET_RESET_Pos
 (0ULè

	)

3799 
	#POWER_RESET_RESET_Msk
 (0x1UL << 
POWER_RESET_RESET_Pos
è

	)

3800 
	#POWER_RESET_RESET_Di§bËd
 (0ULè

	)

3801 
	#POWER_RESET_RESET_EÇbËd
 (1ULè

	)

3807 
	#POWER_RAMONB_OFFRAM3_Pos
 (17ULè

	)

3808 
	#POWER_RAMONB_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM3_Pos
è

	)

3809 
	#POWER_RAMONB_OFFRAM3_RAM3Off
 (0ULè

	)

3810 
	#POWER_RAMONB_OFFRAM3_RAM3On
 (1ULè

	)

3813 
	#POWER_RAMONB_OFFRAM2_Pos
 (16ULè

	)

3814 
	#POWER_RAMONB_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMONB_OFFRAM2_Pos
è

	)

3815 
	#POWER_RAMONB_OFFRAM2_RAM2Off
 (0ULè

	)

3816 
	#POWER_RAMONB_OFFRAM2_RAM2On
 (1ULè

	)

3819 
	#POWER_RAMONB_ONRAM3_Pos
 (1ULè

	)

3820 
	#POWER_RAMONB_ONRAM3_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM3_Pos
è

	)

3821 
	#POWER_RAMONB_ONRAM3_RAM3Off
 (0ULè

	)

3822 
	#POWER_RAMONB_ONRAM3_RAM3On
 (1ULè

	)

3825 
	#POWER_RAMONB_ONRAM2_Pos
 (0ULè

	)

3826 
	#POWER_RAMONB_ONRAM2_Msk
 (0x1UL << 
POWER_RAMONB_ONRAM2_Pos
è

	)

3827 
	#POWER_RAMONB_ONRAM2_RAM2Off
 (0ULè

	)

3828 
	#POWER_RAMONB_ONRAM2_RAM2On
 (1ULè

	)

3834 
	#POWER_DCDCEN_DCDCEN_Pos
 (0ULè

	)

3835 
	#POWER_DCDCEN_DCDCEN_Msk
 (0x1UL << 
POWER_DCDCEN_DCDCEN_Pos
è

	)

3836 
	#POWER_DCDCEN_DCDCEN_Di§bËd
 (0ULè

	)

3837 
	#POWER_DCDCEN_DCDCEN_EÇbËd
 (1ULè

	)

3843 
	#POWER_DCDCFORCE_FORCEON_Pos
 (1ULè

	)

3844 
	#POWER_DCDCFORCE_FORCEON_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEON_Pos
è

	)

3845 
	#POWER_DCDCFORCE_FORCEON_NoFÜû
 (0ULè

	)

3846 
	#POWER_DCDCFORCE_FORCEON_FÜû
 (1ULè

	)

3849 
	#POWER_DCDCFORCE_FORCEOFF_Pos
 (0ULè

	)

3850 
	#POWER_DCDCFORCE_FORCEOFF_Msk
 (0x1UL << 
POWER_DCDCFORCE_FORCEOFF_Pos
è

	)

3851 
	#POWER_DCDCFORCE_FORCEOFF_NoFÜû
 (0ULè

	)

3852 
	#POWER_DCDCFORCE_FORCEOFF_FÜû
 (1ULè

	)

3862 
	#PPI_CHEN_CH31_Pos
 (31ULè

	)

3863 
	#PPI_CHEN_CH31_Msk
 (0x1UL << 
PPI_CHEN_CH31_Pos
è

	)

3864 
	#PPI_CHEN_CH31_Di§bËd
 (0ULè

	)

3865 
	#PPI_CHEN_CH31_EÇbËd
 (1ULè

	)

3868 
	#PPI_CHEN_CH30_Pos
 (30ULè

	)

3869 
	#PPI_CHEN_CH30_Msk
 (0x1UL << 
PPI_CHEN_CH30_Pos
è

	)

3870 
	#PPI_CHEN_CH30_Di§bËd
 (0ULè

	)

3871 
	#PPI_CHEN_CH30_EÇbËd
 (1ULè

	)

3874 
	#PPI_CHEN_CH29_Pos
 (29ULè

	)

3875 
	#PPI_CHEN_CH29_Msk
 (0x1UL << 
PPI_CHEN_CH29_Pos
è

	)

3876 
	#PPI_CHEN_CH29_Di§bËd
 (0ULè

	)

3877 
	#PPI_CHEN_CH29_EÇbËd
 (1ULè

	)

3880 
	#PPI_CHEN_CH28_Pos
 (28ULè

	)

3881 
	#PPI_CHEN_CH28_Msk
 (0x1UL << 
PPI_CHEN_CH28_Pos
è

	)

3882 
	#PPI_CHEN_CH28_Di§bËd
 (0ULè

	)

3883 
	#PPI_CHEN_CH28_EÇbËd
 (1ULè

	)

3886 
	#PPI_CHEN_CH27_Pos
 (27ULè

	)

3887 
	#PPI_CHEN_CH27_Msk
 (0x1UL << 
PPI_CHEN_CH27_Pos
è

	)

3888 
	#PPI_CHEN_CH27_Di§bËd
 (0ULè

	)

3889 
	#PPI_CHEN_CH27_EÇbËd
 (1ULè

	)

3892 
	#PPI_CHEN_CH26_Pos
 (26ULè

	)

3893 
	#PPI_CHEN_CH26_Msk
 (0x1UL << 
PPI_CHEN_CH26_Pos
è

	)

3894 
	#PPI_CHEN_CH26_Di§bËd
 (0ULè

	)

3895 
	#PPI_CHEN_CH26_EÇbËd
 (1ULè

	)

3898 
	#PPI_CHEN_CH25_Pos
 (25ULè

	)

3899 
	#PPI_CHEN_CH25_Msk
 (0x1UL << 
PPI_CHEN_CH25_Pos
è

	)

3900 
	#PPI_CHEN_CH25_Di§bËd
 (0ULè

	)

3901 
	#PPI_CHEN_CH25_EÇbËd
 (1ULè

	)

3904 
	#PPI_CHEN_CH24_Pos
 (24ULè

	)

3905 
	#PPI_CHEN_CH24_Msk
 (0x1UL << 
PPI_CHEN_CH24_Pos
è

	)

3906 
	#PPI_CHEN_CH24_Di§bËd
 (0ULè

	)

3907 
	#PPI_CHEN_CH24_EÇbËd
 (1ULè

	)

3910 
	#PPI_CHEN_CH23_Pos
 (23ULè

	)

3911 
	#PPI_CHEN_CH23_Msk
 (0x1UL << 
PPI_CHEN_CH23_Pos
è

	)

3912 
	#PPI_CHEN_CH23_Di§bËd
 (0ULè

	)

3913 
	#PPI_CHEN_CH23_EÇbËd
 (1ULè

	)

3916 
	#PPI_CHEN_CH22_Pos
 (22ULè

	)

3917 
	#PPI_CHEN_CH22_Msk
 (0x1UL << 
PPI_CHEN_CH22_Pos
è

	)

3918 
	#PPI_CHEN_CH22_Di§bËd
 (0ULè

	)

3919 
	#PPI_CHEN_CH22_EÇbËd
 (1ULè

	)

3922 
	#PPI_CHEN_CH21_Pos
 (21ULè

	)

3923 
	#PPI_CHEN_CH21_Msk
 (0x1UL << 
PPI_CHEN_CH21_Pos
è

	)

3924 
	#PPI_CHEN_CH21_Di§bËd
 (0ULè

	)

3925 
	#PPI_CHEN_CH21_EÇbËd
 (1ULè

	)

3928 
	#PPI_CHEN_CH20_Pos
 (20ULè

	)

3929 
	#PPI_CHEN_CH20_Msk
 (0x1UL << 
PPI_CHEN_CH20_Pos
è

	)

3930 
	#PPI_CHEN_CH20_Di§bËd
 (0ULè

	)

3931 
	#PPI_CHEN_CH20_EÇbËd
 (1ULè

	)

3934 
	#PPI_CHEN_CH15_Pos
 (15ULè

	)

3935 
	#PPI_CHEN_CH15_Msk
 (0x1UL << 
PPI_CHEN_CH15_Pos
è

	)

3936 
	#PPI_CHEN_CH15_Di§bËd
 (0ULè

	)

3937 
	#PPI_CHEN_CH15_EÇbËd
 (1ULè

	)

3940 
	#PPI_CHEN_CH14_Pos
 (14ULè

	)

3941 
	#PPI_CHEN_CH14_Msk
 (0x1UL << 
PPI_CHEN_CH14_Pos
è

	)

3942 
	#PPI_CHEN_CH14_Di§bËd
 (0ULè

	)

3943 
	#PPI_CHEN_CH14_EÇbËd
 (1ULè

	)

3946 
	#PPI_CHEN_CH13_Pos
 (13ULè

	)

3947 
	#PPI_CHEN_CH13_Msk
 (0x1UL << 
PPI_CHEN_CH13_Pos
è

	)

3948 
	#PPI_CHEN_CH13_Di§bËd
 (0ULè

	)

3949 
	#PPI_CHEN_CH13_EÇbËd
 (1ULè

	)

3952 
	#PPI_CHEN_CH12_Pos
 (12ULè

	)

3953 
	#PPI_CHEN_CH12_Msk
 (0x1UL << 
PPI_CHEN_CH12_Pos
è

	)

3954 
	#PPI_CHEN_CH12_Di§bËd
 (0ULè

	)

3955 
	#PPI_CHEN_CH12_EÇbËd
 (1ULè

	)

3958 
	#PPI_CHEN_CH11_Pos
 (11ULè

	)

3959 
	#PPI_CHEN_CH11_Msk
 (0x1UL << 
PPI_CHEN_CH11_Pos
è

	)

3960 
	#PPI_CHEN_CH11_Di§bËd
 (0ULè

	)

3961 
	#PPI_CHEN_CH11_EÇbËd
 (1ULè

	)

3964 
	#PPI_CHEN_CH10_Pos
 (10ULè

	)

3965 
	#PPI_CHEN_CH10_Msk
 (0x1UL << 
PPI_CHEN_CH10_Pos
è

	)

3966 
	#PPI_CHEN_CH10_Di§bËd
 (0ULè

	)

3967 
	#PPI_CHEN_CH10_EÇbËd
 (1ULè

	)

3970 
	#PPI_CHEN_CH9_Pos
 (9ULè

	)

3971 
	#PPI_CHEN_CH9_Msk
 (0x1UL << 
PPI_CHEN_CH9_Pos
è

	)

3972 
	#PPI_CHEN_CH9_Di§bËd
 (0ULè

	)

3973 
	#PPI_CHEN_CH9_EÇbËd
 (1ULè

	)

3976 
	#PPI_CHEN_CH8_Pos
 (8ULè

	)

3977 
	#PPI_CHEN_CH8_Msk
 (0x1UL << 
PPI_CHEN_CH8_Pos
è

	)

3978 
	#PPI_CHEN_CH8_Di§bËd
 (0ULè

	)

3979 
	#PPI_CHEN_CH8_EÇbËd
 (1ULè

	)

3982 
	#PPI_CHEN_CH7_Pos
 (7ULè

	)

3983 
	#PPI_CHEN_CH7_Msk
 (0x1UL << 
PPI_CHEN_CH7_Pos
è

	)

3984 
	#PPI_CHEN_CH7_Di§bËd
 (0ULè

	)

3985 
	#PPI_CHEN_CH7_EÇbËd
 (1ULè

	)

3988 
	#PPI_CHEN_CH6_Pos
 (6ULè

	)

3989 
	#PPI_CHEN_CH6_Msk
 (0x1UL << 
PPI_CHEN_CH6_Pos
è

	)

3990 
	#PPI_CHEN_CH6_Di§bËd
 (0ULè

	)

3991 
	#PPI_CHEN_CH6_EÇbËd
 (1ULè

	)

3994 
	#PPI_CHEN_CH5_Pos
 (5ULè

	)

3995 
	#PPI_CHEN_CH5_Msk
 (0x1UL << 
PPI_CHEN_CH5_Pos
è

	)

3996 
	#PPI_CHEN_CH5_Di§bËd
 (0ULè

	)

3997 
	#PPI_CHEN_CH5_EÇbËd
 (1ULè

	)

4000 
	#PPI_CHEN_CH4_Pos
 (4ULè

	)

4001 
	#PPI_CHEN_CH4_Msk
 (0x1UL << 
PPI_CHEN_CH4_Pos
è

	)

4002 
	#PPI_CHEN_CH4_Di§bËd
 (0ULè

	)

4003 
	#PPI_CHEN_CH4_EÇbËd
 (1ULè

	)

4006 
	#PPI_CHEN_CH3_Pos
 (3ULè

	)

4007 
	#PPI_CHEN_CH3_Msk
 (0x1UL << 
PPI_CHEN_CH3_Pos
è

	)

4008 
	#PPI_CHEN_CH3_Di§bËd
 (0ULè

	)

4009 
	#PPI_CHEN_CH3_EÇbËd
 (1ULè

	)

4012 
	#PPI_CHEN_CH2_Pos
 (2ULè

	)

4013 
	#PPI_CHEN_CH2_Msk
 (0x1UL << 
PPI_CHEN_CH2_Pos
è

	)

4014 
	#PPI_CHEN_CH2_Di§bËd
 (0ULè

	)

4015 
	#PPI_CHEN_CH2_EÇbËd
 (1ULè

	)

4018 
	#PPI_CHEN_CH1_Pos
 (1ULè

	)

4019 
	#PPI_CHEN_CH1_Msk
 (0x1UL << 
PPI_CHEN_CH1_Pos
è

	)

4020 
	#PPI_CHEN_CH1_Di§bËd
 (0ULè

	)

4021 
	#PPI_CHEN_CH1_EÇbËd
 (1ULè

	)

4024 
	#PPI_CHEN_CH0_Pos
 (0ULè

	)

4025 
	#PPI_CHEN_CH0_Msk
 (0x1UL << 
PPI_CHEN_CH0_Pos
è

	)

4026 
	#PPI_CHEN_CH0_Di§bËd
 (0ULè

	)

4027 
	#PPI_CHEN_CH0_EÇbËd
 (1ULè

	)

4033 
	#PPI_CHENSET_CH31_Pos
 (31ULè

	)

4034 
	#PPI_CHENSET_CH31_Msk
 (0x1UL << 
PPI_CHENSET_CH31_Pos
è

	)

4035 
	#PPI_CHENSET_CH31_Di§bËd
 (0ULè

	)

4036 
	#PPI_CHENSET_CH31_EÇbËd
 (1ULè

	)

4037 
	#PPI_CHENSET_CH31_S‘
 (1ULè

	)

4040 
	#PPI_CHENSET_CH30_Pos
 (30ULè

	)

4041 
	#PPI_CHENSET_CH30_Msk
 (0x1UL << 
PPI_CHENSET_CH30_Pos
è

	)

4042 
	#PPI_CHENSET_CH30_Di§bËd
 (0ULè

	)

4043 
	#PPI_CHENSET_CH30_EÇbËd
 (1ULè

	)

4044 
	#PPI_CHENSET_CH30_S‘
 (1ULè

	)

4047 
	#PPI_CHENSET_CH29_Pos
 (29ULè

	)

4048 
	#PPI_CHENSET_CH29_Msk
 (0x1UL << 
PPI_CHENSET_CH29_Pos
è

	)

4049 
	#PPI_CHENSET_CH29_Di§bËd
 (0ULè

	)

4050 
	#PPI_CHENSET_CH29_EÇbËd
 (1ULè

	)

4051 
	#PPI_CHENSET_CH29_S‘
 (1ULè

	)

4054 
	#PPI_CHENSET_CH28_Pos
 (28ULè

	)

4055 
	#PPI_CHENSET_CH28_Msk
 (0x1UL << 
PPI_CHENSET_CH28_Pos
è

	)

4056 
	#PPI_CHENSET_CH28_Di§bËd
 (0ULè

	)

4057 
	#PPI_CHENSET_CH28_EÇbËd
 (1ULè

	)

4058 
	#PPI_CHENSET_CH28_S‘
 (1ULè

	)

4061 
	#PPI_CHENSET_CH27_Pos
 (27ULè

	)

4062 
	#PPI_CHENSET_CH27_Msk
 (0x1UL << 
PPI_CHENSET_CH27_Pos
è

	)

4063 
	#PPI_CHENSET_CH27_Di§bËd
 (0ULè

	)

4064 
	#PPI_CHENSET_CH27_EÇbËd
 (1ULè

	)

4065 
	#PPI_CHENSET_CH27_S‘
 (1ULè

	)

4068 
	#PPI_CHENSET_CH26_Pos
 (26ULè

	)

4069 
	#PPI_CHENSET_CH26_Msk
 (0x1UL << 
PPI_CHENSET_CH26_Pos
è

	)

4070 
	#PPI_CHENSET_CH26_Di§bËd
 (0ULè

	)

4071 
	#PPI_CHENSET_CH26_EÇbËd
 (1ULè

	)

4072 
	#PPI_CHENSET_CH26_S‘
 (1ULè

	)

4075 
	#PPI_CHENSET_CH25_Pos
 (25ULè

	)

4076 
	#PPI_CHENSET_CH25_Msk
 (0x1UL << 
PPI_CHENSET_CH25_Pos
è

	)

4077 
	#PPI_CHENSET_CH25_Di§bËd
 (0ULè

	)

4078 
	#PPI_CHENSET_CH25_EÇbËd
 (1ULè

	)

4079 
	#PPI_CHENSET_CH25_S‘
 (1ULè

	)

4082 
	#PPI_CHENSET_CH24_Pos
 (24ULè

	)

4083 
	#PPI_CHENSET_CH24_Msk
 (0x1UL << 
PPI_CHENSET_CH24_Pos
è

	)

4084 
	#PPI_CHENSET_CH24_Di§bËd
 (0ULè

	)

4085 
	#PPI_CHENSET_CH24_EÇbËd
 (1ULè

	)

4086 
	#PPI_CHENSET_CH24_S‘
 (1ULè

	)

4089 
	#PPI_CHENSET_CH23_Pos
 (23ULè

	)

4090 
	#PPI_CHENSET_CH23_Msk
 (0x1UL << 
PPI_CHENSET_CH23_Pos
è

	)

4091 
	#PPI_CHENSET_CH23_Di§bËd
 (0ULè

	)

4092 
	#PPI_CHENSET_CH23_EÇbËd
 (1ULè

	)

4093 
	#PPI_CHENSET_CH23_S‘
 (1ULè

	)

4096 
	#PPI_CHENSET_CH22_Pos
 (22ULè

	)

4097 
	#PPI_CHENSET_CH22_Msk
 (0x1UL << 
PPI_CHENSET_CH22_Pos
è

	)

4098 
	#PPI_CHENSET_CH22_Di§bËd
 (0ULè

	)

4099 
	#PPI_CHENSET_CH22_EÇbËd
 (1ULè

	)

4100 
	#PPI_CHENSET_CH22_S‘
 (1ULè

	)

4103 
	#PPI_CHENSET_CH21_Pos
 (21ULè

	)

4104 
	#PPI_CHENSET_CH21_Msk
 (0x1UL << 
PPI_CHENSET_CH21_Pos
è

	)

4105 
	#PPI_CHENSET_CH21_Di§bËd
 (0ULè

	)

4106 
	#PPI_CHENSET_CH21_EÇbËd
 (1ULè

	)

4107 
	#PPI_CHENSET_CH21_S‘
 (1ULè

	)

4110 
	#PPI_CHENSET_CH20_Pos
 (20ULè

	)

4111 
	#PPI_CHENSET_CH20_Msk
 (0x1UL << 
PPI_CHENSET_CH20_Pos
è

	)

4112 
	#PPI_CHENSET_CH20_Di§bËd
 (0ULè

	)

4113 
	#PPI_CHENSET_CH20_EÇbËd
 (1ULè

	)

4114 
	#PPI_CHENSET_CH20_S‘
 (1ULè

	)

4117 
	#PPI_CHENSET_CH15_Pos
 (15ULè

	)

4118 
	#PPI_CHENSET_CH15_Msk
 (0x1UL << 
PPI_CHENSET_CH15_Pos
è

	)

4119 
	#PPI_CHENSET_CH15_Di§bËd
 (0ULè

	)

4120 
	#PPI_CHENSET_CH15_EÇbËd
 (1ULè

	)

4121 
	#PPI_CHENSET_CH15_S‘
 (1ULè

	)

4124 
	#PPI_CHENSET_CH14_Pos
 (14ULè

	)

4125 
	#PPI_CHENSET_CH14_Msk
 (0x1UL << 
PPI_CHENSET_CH14_Pos
è

	)

4126 
	#PPI_CHENSET_CH14_Di§bËd
 (0ULè

	)

4127 
	#PPI_CHENSET_CH14_EÇbËd
 (1ULè

	)

4128 
	#PPI_CHENSET_CH14_S‘
 (1ULè

	)

4131 
	#PPI_CHENSET_CH13_Pos
 (13ULè

	)

4132 
	#PPI_CHENSET_CH13_Msk
 (0x1UL << 
PPI_CHENSET_CH13_Pos
è

	)

4133 
	#PPI_CHENSET_CH13_Di§bËd
 (0ULè

	)

4134 
	#PPI_CHENSET_CH13_EÇbËd
 (1ULè

	)

4135 
	#PPI_CHENSET_CH13_S‘
 (1ULè

	)

4138 
	#PPI_CHENSET_CH12_Pos
 (12ULè

	)

4139 
	#PPI_CHENSET_CH12_Msk
 (0x1UL << 
PPI_CHENSET_CH12_Pos
è

	)

4140 
	#PPI_CHENSET_CH12_Di§bËd
 (0ULè

	)

4141 
	#PPI_CHENSET_CH12_EÇbËd
 (1ULè

	)

4142 
	#PPI_CHENSET_CH12_S‘
 (1ULè

	)

4145 
	#PPI_CHENSET_CH11_Pos
 (11ULè

	)

4146 
	#PPI_CHENSET_CH11_Msk
 (0x1UL << 
PPI_CHENSET_CH11_Pos
è

	)

4147 
	#PPI_CHENSET_CH11_Di§bËd
 (0ULè

	)

4148 
	#PPI_CHENSET_CH11_EÇbËd
 (1ULè

	)

4149 
	#PPI_CHENSET_CH11_S‘
 (1ULè

	)

4152 
	#PPI_CHENSET_CH10_Pos
 (10ULè

	)

4153 
	#PPI_CHENSET_CH10_Msk
 (0x1UL << 
PPI_CHENSET_CH10_Pos
è

	)

4154 
	#PPI_CHENSET_CH10_Di§bËd
 (0ULè

	)

4155 
	#PPI_CHENSET_CH10_EÇbËd
 (1ULè

	)

4156 
	#PPI_CHENSET_CH10_S‘
 (1ULè

	)

4159 
	#PPI_CHENSET_CH9_Pos
 (9ULè

	)

4160 
	#PPI_CHENSET_CH9_Msk
 (0x1UL << 
PPI_CHENSET_CH9_Pos
è

	)

4161 
	#PPI_CHENSET_CH9_Di§bËd
 (0ULè

	)

4162 
	#PPI_CHENSET_CH9_EÇbËd
 (1ULè

	)

4163 
	#PPI_CHENSET_CH9_S‘
 (1ULè

	)

4166 
	#PPI_CHENSET_CH8_Pos
 (8ULè

	)

4167 
	#PPI_CHENSET_CH8_Msk
 (0x1UL << 
PPI_CHENSET_CH8_Pos
è

	)

4168 
	#PPI_CHENSET_CH8_Di§bËd
 (0ULè

	)

4169 
	#PPI_CHENSET_CH8_EÇbËd
 (1ULè

	)

4170 
	#PPI_CHENSET_CH8_S‘
 (1ULè

	)

4173 
	#PPI_CHENSET_CH7_Pos
 (7ULè

	)

4174 
	#PPI_CHENSET_CH7_Msk
 (0x1UL << 
PPI_CHENSET_CH7_Pos
è

	)

4175 
	#PPI_CHENSET_CH7_Di§bËd
 (0ULè

	)

4176 
	#PPI_CHENSET_CH7_EÇbËd
 (1ULè

	)

4177 
	#PPI_CHENSET_CH7_S‘
 (1ULè

	)

4180 
	#PPI_CHENSET_CH6_Pos
 (6ULè

	)

4181 
	#PPI_CHENSET_CH6_Msk
 (0x1UL << 
PPI_CHENSET_CH6_Pos
è

	)

4182 
	#PPI_CHENSET_CH6_Di§bËd
 (0ULè

	)

4183 
	#PPI_CHENSET_CH6_EÇbËd
 (1ULè

	)

4184 
	#PPI_CHENSET_CH6_S‘
 (1ULè

	)

4187 
	#PPI_CHENSET_CH5_Pos
 (5ULè

	)

4188 
	#PPI_CHENSET_CH5_Msk
 (0x1UL << 
PPI_CHENSET_CH5_Pos
è

	)

4189 
	#PPI_CHENSET_CH5_Di§bËd
 (0ULè

	)

4190 
	#PPI_CHENSET_CH5_EÇbËd
 (1ULè

	)

4191 
	#PPI_CHENSET_CH5_S‘
 (1ULè

	)

4194 
	#PPI_CHENSET_CH4_Pos
 (4ULè

	)

4195 
	#PPI_CHENSET_CH4_Msk
 (0x1UL << 
PPI_CHENSET_CH4_Pos
è

	)

4196 
	#PPI_CHENSET_CH4_Di§bËd
 (0ULè

	)

4197 
	#PPI_CHENSET_CH4_EÇbËd
 (1ULè

	)

4198 
	#PPI_CHENSET_CH4_S‘
 (1ULè

	)

4201 
	#PPI_CHENSET_CH3_Pos
 (3ULè

	)

4202 
	#PPI_CHENSET_CH3_Msk
 (0x1UL << 
PPI_CHENSET_CH3_Pos
è

	)

4203 
	#PPI_CHENSET_CH3_Di§bËd
 (0ULè

	)

4204 
	#PPI_CHENSET_CH3_EÇbËd
 (1ULè

	)

4205 
	#PPI_CHENSET_CH3_S‘
 (1ULè

	)

4208 
	#PPI_CHENSET_CH2_Pos
 (2ULè

	)

4209 
	#PPI_CHENSET_CH2_Msk
 (0x1UL << 
PPI_CHENSET_CH2_Pos
è

	)

4210 
	#PPI_CHENSET_CH2_Di§bËd
 (0ULè

	)

4211 
	#PPI_CHENSET_CH2_EÇbËd
 (1ULè

	)

4212 
	#PPI_CHENSET_CH2_S‘
 (1ULè

	)

4215 
	#PPI_CHENSET_CH1_Pos
 (1ULè

	)

4216 
	#PPI_CHENSET_CH1_Msk
 (0x1UL << 
PPI_CHENSET_CH1_Pos
è

	)

4217 
	#PPI_CHENSET_CH1_Di§bËd
 (0ULè

	)

4218 
	#PPI_CHENSET_CH1_EÇbËd
 (1ULè

	)

4219 
	#PPI_CHENSET_CH1_S‘
 (1ULè

	)

4222 
	#PPI_CHENSET_CH0_Pos
 (0ULè

	)

4223 
	#PPI_CHENSET_CH0_Msk
 (0x1UL << 
PPI_CHENSET_CH0_Pos
è

	)

4224 
	#PPI_CHENSET_CH0_Di§bËd
 (0ULè

	)

4225 
	#PPI_CHENSET_CH0_EÇbËd
 (1ULè

	)

4226 
	#PPI_CHENSET_CH0_S‘
 (1ULè

	)

4232 
	#PPI_CHENCLR_CH31_Pos
 (31ULè

	)

4233 
	#PPI_CHENCLR_CH31_Msk
 (0x1UL << 
PPI_CHENCLR_CH31_Pos
è

	)

4234 
	#PPI_CHENCLR_CH31_Di§bËd
 (0ULè

	)

4235 
	#PPI_CHENCLR_CH31_EÇbËd
 (1ULè

	)

4236 
	#PPI_CHENCLR_CH31_CË¬
 (1ULè

	)

4239 
	#PPI_CHENCLR_CH30_Pos
 (30ULè

	)

4240 
	#PPI_CHENCLR_CH30_Msk
 (0x1UL << 
PPI_CHENCLR_CH30_Pos
è

	)

4241 
	#PPI_CHENCLR_CH30_Di§bËd
 (0ULè

	)

4242 
	#PPI_CHENCLR_CH30_EÇbËd
 (1ULè

	)

4243 
	#PPI_CHENCLR_CH30_CË¬
 (1ULè

	)

4246 
	#PPI_CHENCLR_CH29_Pos
 (29ULè

	)

4247 
	#PPI_CHENCLR_CH29_Msk
 (0x1UL << 
PPI_CHENCLR_CH29_Pos
è

	)

4248 
	#PPI_CHENCLR_CH29_Di§bËd
 (0ULè

	)

4249 
	#PPI_CHENCLR_CH29_EÇbËd
 (1ULè

	)

4250 
	#PPI_CHENCLR_CH29_CË¬
 (1ULè

	)

4253 
	#PPI_CHENCLR_CH28_Pos
 (28ULè

	)

4254 
	#PPI_CHENCLR_CH28_Msk
 (0x1UL << 
PPI_CHENCLR_CH28_Pos
è

	)

4255 
	#PPI_CHENCLR_CH28_Di§bËd
 (0ULè

	)

4256 
	#PPI_CHENCLR_CH28_EÇbËd
 (1ULè

	)

4257 
	#PPI_CHENCLR_CH28_CË¬
 (1ULè

	)

4260 
	#PPI_CHENCLR_CH27_Pos
 (27ULè

	)

4261 
	#PPI_CHENCLR_CH27_Msk
 (0x1UL << 
PPI_CHENCLR_CH27_Pos
è

	)

4262 
	#PPI_CHENCLR_CH27_Di§bËd
 (0ULè

	)

4263 
	#PPI_CHENCLR_CH27_EÇbËd
 (1ULè

	)

4264 
	#PPI_CHENCLR_CH27_CË¬
 (1ULè

	)

4267 
	#PPI_CHENCLR_CH26_Pos
 (26ULè

	)

4268 
	#PPI_CHENCLR_CH26_Msk
 (0x1UL << 
PPI_CHENCLR_CH26_Pos
è

	)

4269 
	#PPI_CHENCLR_CH26_Di§bËd
 (0ULè

	)

4270 
	#PPI_CHENCLR_CH26_EÇbËd
 (1ULè

	)

4271 
	#PPI_CHENCLR_CH26_CË¬
 (1ULè

	)

4274 
	#PPI_CHENCLR_CH25_Pos
 (25ULè

	)

4275 
	#PPI_CHENCLR_CH25_Msk
 (0x1UL << 
PPI_CHENCLR_CH25_Pos
è

	)

4276 
	#PPI_CHENCLR_CH25_Di§bËd
 (0ULè

	)

4277 
	#PPI_CHENCLR_CH25_EÇbËd
 (1ULè

	)

4278 
	#PPI_CHENCLR_CH25_CË¬
 (1ULè

	)

4281 
	#PPI_CHENCLR_CH24_Pos
 (24ULè

	)

4282 
	#PPI_CHENCLR_CH24_Msk
 (0x1UL << 
PPI_CHENCLR_CH24_Pos
è

	)

4283 
	#PPI_CHENCLR_CH24_Di§bËd
 (0ULè

	)

4284 
	#PPI_CHENCLR_CH24_EÇbËd
 (1ULè

	)

4285 
	#PPI_CHENCLR_CH24_CË¬
 (1ULè

	)

4288 
	#PPI_CHENCLR_CH23_Pos
 (23ULè

	)

4289 
	#PPI_CHENCLR_CH23_Msk
 (0x1UL << 
PPI_CHENCLR_CH23_Pos
è

	)

4290 
	#PPI_CHENCLR_CH23_Di§bËd
 (0ULè

	)

4291 
	#PPI_CHENCLR_CH23_EÇbËd
 (1ULè

	)

4292 
	#PPI_CHENCLR_CH23_CË¬
 (1ULè

	)

4295 
	#PPI_CHENCLR_CH22_Pos
 (22ULè

	)

4296 
	#PPI_CHENCLR_CH22_Msk
 (0x1UL << 
PPI_CHENCLR_CH22_Pos
è

	)

4297 
	#PPI_CHENCLR_CH22_Di§bËd
 (0ULè

	)

4298 
	#PPI_CHENCLR_CH22_EÇbËd
 (1ULè

	)

4299 
	#PPI_CHENCLR_CH22_CË¬
 (1ULè

	)

4302 
	#PPI_CHENCLR_CH21_Pos
 (21ULè

	)

4303 
	#PPI_CHENCLR_CH21_Msk
 (0x1UL << 
PPI_CHENCLR_CH21_Pos
è

	)

4304 
	#PPI_CHENCLR_CH21_Di§bËd
 (0ULè

	)

4305 
	#PPI_CHENCLR_CH21_EÇbËd
 (1ULè

	)

4306 
	#PPI_CHENCLR_CH21_CË¬
 (1ULè

	)

4309 
	#PPI_CHENCLR_CH20_Pos
 (20ULè

	)

4310 
	#PPI_CHENCLR_CH20_Msk
 (0x1UL << 
PPI_CHENCLR_CH20_Pos
è

	)

4311 
	#PPI_CHENCLR_CH20_Di§bËd
 (0ULè

	)

4312 
	#PPI_CHENCLR_CH20_EÇbËd
 (1ULè

	)

4313 
	#PPI_CHENCLR_CH20_CË¬
 (1ULè

	)

4316 
	#PPI_CHENCLR_CH15_Pos
 (15ULè

	)

4317 
	#PPI_CHENCLR_CH15_Msk
 (0x1UL << 
PPI_CHENCLR_CH15_Pos
è

	)

4318 
	#PPI_CHENCLR_CH15_Di§bËd
 (0ULè

	)

4319 
	#PPI_CHENCLR_CH15_EÇbËd
 (1ULè

	)

4320 
	#PPI_CHENCLR_CH15_CË¬
 (1ULè

	)

4323 
	#PPI_CHENCLR_CH14_Pos
 (14ULè

	)

4324 
	#PPI_CHENCLR_CH14_Msk
 (0x1UL << 
PPI_CHENCLR_CH14_Pos
è

	)

4325 
	#PPI_CHENCLR_CH14_Di§bËd
 (0ULè

	)

4326 
	#PPI_CHENCLR_CH14_EÇbËd
 (1ULè

	)

4327 
	#PPI_CHENCLR_CH14_CË¬
 (1ULè

	)

4330 
	#PPI_CHENCLR_CH13_Pos
 (13ULè

	)

4331 
	#PPI_CHENCLR_CH13_Msk
 (0x1UL << 
PPI_CHENCLR_CH13_Pos
è

	)

4332 
	#PPI_CHENCLR_CH13_Di§bËd
 (0ULè

	)

4333 
	#PPI_CHENCLR_CH13_EÇbËd
 (1ULè

	)

4334 
	#PPI_CHENCLR_CH13_CË¬
 (1ULè

	)

4337 
	#PPI_CHENCLR_CH12_Pos
 (12ULè

	)

4338 
	#PPI_CHENCLR_CH12_Msk
 (0x1UL << 
PPI_CHENCLR_CH12_Pos
è

	)

4339 
	#PPI_CHENCLR_CH12_Di§bËd
 (0ULè

	)

4340 
	#PPI_CHENCLR_CH12_EÇbËd
 (1ULè

	)

4341 
	#PPI_CHENCLR_CH12_CË¬
 (1ULè

	)

4344 
	#PPI_CHENCLR_CH11_Pos
 (11ULè

	)

4345 
	#PPI_CHENCLR_CH11_Msk
 (0x1UL << 
PPI_CHENCLR_CH11_Pos
è

	)

4346 
	#PPI_CHENCLR_CH11_Di§bËd
 (0ULè

	)

4347 
	#PPI_CHENCLR_CH11_EÇbËd
 (1ULè

	)

4348 
	#PPI_CHENCLR_CH11_CË¬
 (1ULè

	)

4351 
	#PPI_CHENCLR_CH10_Pos
 (10ULè

	)

4352 
	#PPI_CHENCLR_CH10_Msk
 (0x1UL << 
PPI_CHENCLR_CH10_Pos
è

	)

4353 
	#PPI_CHENCLR_CH10_Di§bËd
 (0ULè

	)

4354 
	#PPI_CHENCLR_CH10_EÇbËd
 (1ULè

	)

4355 
	#PPI_CHENCLR_CH10_CË¬
 (1ULè

	)

4358 
	#PPI_CHENCLR_CH9_Pos
 (9ULè

	)

4359 
	#PPI_CHENCLR_CH9_Msk
 (0x1UL << 
PPI_CHENCLR_CH9_Pos
è

	)

4360 
	#PPI_CHENCLR_CH9_Di§bËd
 (0ULè

	)

4361 
	#PPI_CHENCLR_CH9_EÇbËd
 (1ULè

	)

4362 
	#PPI_CHENCLR_CH9_CË¬
 (1ULè

	)

4365 
	#PPI_CHENCLR_CH8_Pos
 (8ULè

	)

4366 
	#PPI_CHENCLR_CH8_Msk
 (0x1UL << 
PPI_CHENCLR_CH8_Pos
è

	)

4367 
	#PPI_CHENCLR_CH8_Di§bËd
 (0ULè

	)

4368 
	#PPI_CHENCLR_CH8_EÇbËd
 (1ULè

	)

4369 
	#PPI_CHENCLR_CH8_CË¬
 (1ULè

	)

4372 
	#PPI_CHENCLR_CH7_Pos
 (7ULè

	)

4373 
	#PPI_CHENCLR_CH7_Msk
 (0x1UL << 
PPI_CHENCLR_CH7_Pos
è

	)

4374 
	#PPI_CHENCLR_CH7_Di§bËd
 (0ULè

	)

4375 
	#PPI_CHENCLR_CH7_EÇbËd
 (1ULè

	)

4376 
	#PPI_CHENCLR_CH7_CË¬
 (1ULè

	)

4379 
	#PPI_CHENCLR_CH6_Pos
 (6ULè

	)

4380 
	#PPI_CHENCLR_CH6_Msk
 (0x1UL << 
PPI_CHENCLR_CH6_Pos
è

	)

4381 
	#PPI_CHENCLR_CH6_Di§bËd
 (0ULè

	)

4382 
	#PPI_CHENCLR_CH6_EÇbËd
 (1ULè

	)

4383 
	#PPI_CHENCLR_CH6_CË¬
 (1ULè

	)

4386 
	#PPI_CHENCLR_CH5_Pos
 (5ULè

	)

4387 
	#PPI_CHENCLR_CH5_Msk
 (0x1UL << 
PPI_CHENCLR_CH5_Pos
è

	)

4388 
	#PPI_CHENCLR_CH5_Di§bËd
 (0ULè

	)

4389 
	#PPI_CHENCLR_CH5_EÇbËd
 (1ULè

	)

4390 
	#PPI_CHENCLR_CH5_CË¬
 (1ULè

	)

4393 
	#PPI_CHENCLR_CH4_Pos
 (4ULè

	)

4394 
	#PPI_CHENCLR_CH4_Msk
 (0x1UL << 
PPI_CHENCLR_CH4_Pos
è

	)

4395 
	#PPI_CHENCLR_CH4_Di§bËd
 (0ULè

	)

4396 
	#PPI_CHENCLR_CH4_EÇbËd
 (1ULè

	)

4397 
	#PPI_CHENCLR_CH4_CË¬
 (1ULè

	)

4400 
	#PPI_CHENCLR_CH3_Pos
 (3ULè

	)

4401 
	#PPI_CHENCLR_CH3_Msk
 (0x1UL << 
PPI_CHENCLR_CH3_Pos
è

	)

4402 
	#PPI_CHENCLR_CH3_Di§bËd
 (0ULè

	)

4403 
	#PPI_CHENCLR_CH3_EÇbËd
 (1ULè

	)

4404 
	#PPI_CHENCLR_CH3_CË¬
 (1ULè

	)

4407 
	#PPI_CHENCLR_CH2_Pos
 (2ULè

	)

4408 
	#PPI_CHENCLR_CH2_Msk
 (0x1UL << 
PPI_CHENCLR_CH2_Pos
è

	)

4409 
	#PPI_CHENCLR_CH2_Di§bËd
 (0ULè

	)

4410 
	#PPI_CHENCLR_CH2_EÇbËd
 (1ULè

	)

4411 
	#PPI_CHENCLR_CH2_CË¬
 (1ULè

	)

4414 
	#PPI_CHENCLR_CH1_Pos
 (1ULè

	)

4415 
	#PPI_CHENCLR_CH1_Msk
 (0x1UL << 
PPI_CHENCLR_CH1_Pos
è

	)

4416 
	#PPI_CHENCLR_CH1_Di§bËd
 (0ULè

	)

4417 
	#PPI_CHENCLR_CH1_EÇbËd
 (1ULè

	)

4418 
	#PPI_CHENCLR_CH1_CË¬
 (1ULè

	)

4421 
	#PPI_CHENCLR_CH0_Pos
 (0ULè

	)

4422 
	#PPI_CHENCLR_CH0_Msk
 (0x1UL << 
PPI_CHENCLR_CH0_Pos
è

	)

4423 
	#PPI_CHENCLR_CH0_Di§bËd
 (0ULè

	)

4424 
	#PPI_CHENCLR_CH0_EÇbËd
 (1ULè

	)

4425 
	#PPI_CHENCLR_CH0_CË¬
 (1ULè

	)

4431 
	#PPI_CHG_CH31_Pos
 (31ULè

	)

4432 
	#PPI_CHG_CH31_Msk
 (0x1UL << 
PPI_CHG_CH31_Pos
è

	)

4433 
	#PPI_CHG_CH31_Exşuded
 (0ULè

	)

4434 
	#PPI_CHG_CH31_Inşuded
 (1ULè

	)

4437 
	#PPI_CHG_CH30_Pos
 (30ULè

	)

4438 
	#PPI_CHG_CH30_Msk
 (0x1UL << 
PPI_CHG_CH30_Pos
è

	)

4439 
	#PPI_CHG_CH30_Exşuded
 (0ULè

	)

4440 
	#PPI_CHG_CH30_Inşuded
 (1ULè

	)

4443 
	#PPI_CHG_CH29_Pos
 (29ULè

	)

4444 
	#PPI_CHG_CH29_Msk
 (0x1UL << 
PPI_CHG_CH29_Pos
è

	)

4445 
	#PPI_CHG_CH29_Exşuded
 (0ULè

	)

4446 
	#PPI_CHG_CH29_Inşuded
 (1ULè

	)

4449 
	#PPI_CHG_CH28_Pos
 (28ULè

	)

4450 
	#PPI_CHG_CH28_Msk
 (0x1UL << 
PPI_CHG_CH28_Pos
è

	)

4451 
	#PPI_CHG_CH28_Exşuded
 (0ULè

	)

4452 
	#PPI_CHG_CH28_Inşuded
 (1ULè

	)

4455 
	#PPI_CHG_CH27_Pos
 (27ULè

	)

4456 
	#PPI_CHG_CH27_Msk
 (0x1UL << 
PPI_CHG_CH27_Pos
è

	)

4457 
	#PPI_CHG_CH27_Exşuded
 (0ULè

	)

4458 
	#PPI_CHG_CH27_Inşuded
 (1ULè

	)

4461 
	#PPI_CHG_CH26_Pos
 (26ULè

	)

4462 
	#PPI_CHG_CH26_Msk
 (0x1UL << 
PPI_CHG_CH26_Pos
è

	)

4463 
	#PPI_CHG_CH26_Exşuded
 (0ULè

	)

4464 
	#PPI_CHG_CH26_Inşuded
 (1ULè

	)

4467 
	#PPI_CHG_CH25_Pos
 (25ULè

	)

4468 
	#PPI_CHG_CH25_Msk
 (0x1UL << 
PPI_CHG_CH25_Pos
è

	)

4469 
	#PPI_CHG_CH25_Exşuded
 (0ULè

	)

4470 
	#PPI_CHG_CH25_Inşuded
 (1ULè

	)

4473 
	#PPI_CHG_CH24_Pos
 (24ULè

	)

4474 
	#PPI_CHG_CH24_Msk
 (0x1UL << 
PPI_CHG_CH24_Pos
è

	)

4475 
	#PPI_CHG_CH24_Exşuded
 (0ULè

	)

4476 
	#PPI_CHG_CH24_Inşuded
 (1ULè

	)

4479 
	#PPI_CHG_CH23_Pos
 (23ULè

	)

4480 
	#PPI_CHG_CH23_Msk
 (0x1UL << 
PPI_CHG_CH23_Pos
è

	)

4481 
	#PPI_CHG_CH23_Exşuded
 (0ULè

	)

4482 
	#PPI_CHG_CH23_Inşuded
 (1ULè

	)

4485 
	#PPI_CHG_CH22_Pos
 (22ULè

	)

4486 
	#PPI_CHG_CH22_Msk
 (0x1UL << 
PPI_CHG_CH22_Pos
è

	)

4487 
	#PPI_CHG_CH22_Exşuded
 (0ULè

	)

4488 
	#PPI_CHG_CH22_Inşuded
 (1ULè

	)

4491 
	#PPI_CHG_CH21_Pos
 (21ULè

	)

4492 
	#PPI_CHG_CH21_Msk
 (0x1UL << 
PPI_CHG_CH21_Pos
è

	)

4493 
	#PPI_CHG_CH21_Exşuded
 (0ULè

	)

4494 
	#PPI_CHG_CH21_Inşuded
 (1ULè

	)

4497 
	#PPI_CHG_CH20_Pos
 (20ULè

	)

4498 
	#PPI_CHG_CH20_Msk
 (0x1UL << 
PPI_CHG_CH20_Pos
è

	)

4499 
	#PPI_CHG_CH20_Exşuded
 (0ULè

	)

4500 
	#PPI_CHG_CH20_Inşuded
 (1ULè

	)

4503 
	#PPI_CHG_CH15_Pos
 (15ULè

	)

4504 
	#PPI_CHG_CH15_Msk
 (0x1UL << 
PPI_CHG_CH15_Pos
è

	)

4505 
	#PPI_CHG_CH15_Exşuded
 (0ULè

	)

4506 
	#PPI_CHG_CH15_Inşuded
 (1ULè

	)

4509 
	#PPI_CHG_CH14_Pos
 (14ULè

	)

4510 
	#PPI_CHG_CH14_Msk
 (0x1UL << 
PPI_CHG_CH14_Pos
è

	)

4511 
	#PPI_CHG_CH14_Exşuded
 (0ULè

	)

4512 
	#PPI_CHG_CH14_Inşuded
 (1ULè

	)

4515 
	#PPI_CHG_CH13_Pos
 (13ULè

	)

4516 
	#PPI_CHG_CH13_Msk
 (0x1UL << 
PPI_CHG_CH13_Pos
è

	)

4517 
	#PPI_CHG_CH13_Exşuded
 (0ULè

	)

4518 
	#PPI_CHG_CH13_Inşuded
 (1ULè

	)

4521 
	#PPI_CHG_CH12_Pos
 (12ULè

	)

4522 
	#PPI_CHG_CH12_Msk
 (0x1UL << 
PPI_CHG_CH12_Pos
è

	)

4523 
	#PPI_CHG_CH12_Exşuded
 (0ULè

	)

4524 
	#PPI_CHG_CH12_Inşuded
 (1ULè

	)

4527 
	#PPI_CHG_CH11_Pos
 (11ULè

	)

4528 
	#PPI_CHG_CH11_Msk
 (0x1UL << 
PPI_CHG_CH11_Pos
è

	)

4529 
	#PPI_CHG_CH11_Exşuded
 (0ULè

	)

4530 
	#PPI_CHG_CH11_Inşuded
 (1ULè

	)

4533 
	#PPI_CHG_CH10_Pos
 (10ULè

	)

4534 
	#PPI_CHG_CH10_Msk
 (0x1UL << 
PPI_CHG_CH10_Pos
è

	)

4535 
	#PPI_CHG_CH10_Exşuded
 (0ULè

	)

4536 
	#PPI_CHG_CH10_Inşuded
 (1ULè

	)

4539 
	#PPI_CHG_CH9_Pos
 (9ULè

	)

4540 
	#PPI_CHG_CH9_Msk
 (0x1UL << 
PPI_CHG_CH9_Pos
è

	)

4541 
	#PPI_CHG_CH9_Exşuded
 (0ULè

	)

4542 
	#PPI_CHG_CH9_Inşuded
 (1ULè

	)

4545 
	#PPI_CHG_CH8_Pos
 (8ULè

	)

4546 
	#PPI_CHG_CH8_Msk
 (0x1UL << 
PPI_CHG_CH8_Pos
è

	)

4547 
	#PPI_CHG_CH8_Exşuded
 (0ULè

	)

4548 
	#PPI_CHG_CH8_Inşuded
 (1ULè

	)

4551 
	#PPI_CHG_CH7_Pos
 (7ULè

	)

4552 
	#PPI_CHG_CH7_Msk
 (0x1UL << 
PPI_CHG_CH7_Pos
è

	)

4553 
	#PPI_CHG_CH7_Exşuded
 (0ULè

	)

4554 
	#PPI_CHG_CH7_Inşuded
 (1ULè

	)

4557 
	#PPI_CHG_CH6_Pos
 (6ULè

	)

4558 
	#PPI_CHG_CH6_Msk
 (0x1UL << 
PPI_CHG_CH6_Pos
è

	)

4559 
	#PPI_CHG_CH6_Exşuded
 (0ULè

	)

4560 
	#PPI_CHG_CH6_Inşuded
 (1ULè

	)

4563 
	#PPI_CHG_CH5_Pos
 (5ULè

	)

4564 
	#PPI_CHG_CH5_Msk
 (0x1UL << 
PPI_CHG_CH5_Pos
è

	)

4565 
	#PPI_CHG_CH5_Exşuded
 (0ULè

	)

4566 
	#PPI_CHG_CH5_Inşuded
 (1ULè

	)

4569 
	#PPI_CHG_CH4_Pos
 (4ULè

	)

4570 
	#PPI_CHG_CH4_Msk
 (0x1UL << 
PPI_CHG_CH4_Pos
è

	)

4571 
	#PPI_CHG_CH4_Exşuded
 (0ULè

	)

4572 
	#PPI_CHG_CH4_Inşuded
 (1ULè

	)

4575 
	#PPI_CHG_CH3_Pos
 (3ULè

	)

4576 
	#PPI_CHG_CH3_Msk
 (0x1UL << 
PPI_CHG_CH3_Pos
è

	)

4577 
	#PPI_CHG_CH3_Exşuded
 (0ULè

	)

4578 
	#PPI_CHG_CH3_Inşuded
 (1ULè

	)

4581 
	#PPI_CHG_CH2_Pos
 (2ULè

	)

4582 
	#PPI_CHG_CH2_Msk
 (0x1UL << 
PPI_CHG_CH2_Pos
è

	)

4583 
	#PPI_CHG_CH2_Exşuded
 (0ULè

	)

4584 
	#PPI_CHG_CH2_Inşuded
 (1ULè

	)

4587 
	#PPI_CHG_CH1_Pos
 (1ULè

	)

4588 
	#PPI_CHG_CH1_Msk
 (0x1UL << 
PPI_CHG_CH1_Pos
è

	)

4589 
	#PPI_CHG_CH1_Exşuded
 (0ULè

	)

4590 
	#PPI_CHG_CH1_Inşuded
 (1ULè

	)

4593 
	#PPI_CHG_CH0_Pos
 (0ULè

	)

4594 
	#PPI_CHG_CH0_Msk
 (0x1UL << 
PPI_CHG_CH0_Pos
è

	)

4595 
	#PPI_CHG_CH0_Exşuded
 (0ULè

	)

4596 
	#PPI_CHG_CH0_Inşuded
 (1ULè

	)

4606 
	#QDEC_SHORTS_SAMPLERDY_STOP_Pos
 (1ULè

	)

4607 
	#QDEC_SHORTS_SAMPLERDY_STOP_Msk
 (0x1UL << 
QDEC_SHORTS_SAMPLERDY_STOP_Pos
è

	)

4608 
	#QDEC_SHORTS_SAMPLERDY_STOP_Di§bËd
 (0ULè

	)

4609 
	#QDEC_SHORTS_SAMPLERDY_STOP_EÇbËd
 (1ULè

	)

4612 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
 (0ULè

	)

4613 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Msk
 (0x1UL << 
QDEC_SHORTS_REPORTRDY_READCLRACC_Pos
è

	)

4614 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_Di§bËd
 (0ULè

	)

4615 
	#QDEC_SHORTS_REPORTRDY_READCLRACC_EÇbËd
 (1ULè

	)

4621 
	#QDEC_INTENSET_ACCOF_Pos
 (2ULè

	)

4622 
	#QDEC_INTENSET_ACCOF_Msk
 (0x1UL << 
QDEC_INTENSET_ACCOF_Pos
è

	)

4623 
	#QDEC_INTENSET_ACCOF_Di§bËd
 (0ULè

	)

4624 
	#QDEC_INTENSET_ACCOF_EÇbËd
 (1ULè

	)

4625 
	#QDEC_INTENSET_ACCOF_S‘
 (1ULè

	)

4628 
	#QDEC_INTENSET_REPORTRDY_Pos
 (1ULè

	)

4629 
	#QDEC_INTENSET_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENSET_REPORTRDY_Pos
è

	)

4630 
	#QDEC_INTENSET_REPORTRDY_Di§bËd
 (0ULè

	)

4631 
	#QDEC_INTENSET_REPORTRDY_EÇbËd
 (1ULè

	)

4632 
	#QDEC_INTENSET_REPORTRDY_S‘
 (1ULè

	)

4635 
	#QDEC_INTENSET_SAMPLERDY_Pos
 (0ULè

	)

4636 
	#QDEC_INTENSET_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENSET_SAMPLERDY_Pos
è

	)

4637 
	#QDEC_INTENSET_SAMPLERDY_Di§bËd
 (0ULè

	)

4638 
	#QDEC_INTENSET_SAMPLERDY_EÇbËd
 (1ULè

	)

4639 
	#QDEC_INTENSET_SAMPLERDY_S‘
 (1ULè

	)

4645 
	#QDEC_INTENCLR_ACCOF_Pos
 (2ULè

	)

4646 
	#QDEC_INTENCLR_ACCOF_Msk
 (0x1UL << 
QDEC_INTENCLR_ACCOF_Pos
è

	)

4647 
	#QDEC_INTENCLR_ACCOF_Di§bËd
 (0ULè

	)

4648 
	#QDEC_INTENCLR_ACCOF_EÇbËd
 (1ULè

	)

4649 
	#QDEC_INTENCLR_ACCOF_CË¬
 (1ULè

	)

4652 
	#QDEC_INTENCLR_REPORTRDY_Pos
 (1ULè

	)

4653 
	#QDEC_INTENCLR_REPORTRDY_Msk
 (0x1UL << 
QDEC_INTENCLR_REPORTRDY_Pos
è

	)

4654 
	#QDEC_INTENCLR_REPORTRDY_Di§bËd
 (0ULè

	)

4655 
	#QDEC_INTENCLR_REPORTRDY_EÇbËd
 (1ULè

	)

4656 
	#QDEC_INTENCLR_REPORTRDY_CË¬
 (1ULè

	)

4659 
	#QDEC_INTENCLR_SAMPLERDY_Pos
 (0ULè

	)

4660 
	#QDEC_INTENCLR_SAMPLERDY_Msk
 (0x1UL << 
QDEC_INTENCLR_SAMPLERDY_Pos
è

	)

4661 
	#QDEC_INTENCLR_SAMPLERDY_Di§bËd
 (0ULè

	)

4662 
	#QDEC_INTENCLR_SAMPLERDY_EÇbËd
 (1ULè

	)

4663 
	#QDEC_INTENCLR_SAMPLERDY_CË¬
 (1ULè

	)

4669 
	#QDEC_ENABLE_ENABLE_Pos
 (0ULè

	)

4670 
	#QDEC_ENABLE_ENABLE_Msk
 (0x1UL << 
QDEC_ENABLE_ENABLE_Pos
è

	)

4671 
	#QDEC_ENABLE_ENABLE_Di§bËd
 (0ULè

	)

4672 
	#QDEC_ENABLE_ENABLE_EÇbËd
 (1ULè

	)

4678 
	#QDEC_LEDPOL_LEDPOL_Pos
 (0ULè

	)

4679 
	#QDEC_LEDPOL_LEDPOL_Msk
 (0x1UL << 
QDEC_LEDPOL_LEDPOL_Pos
è

	)

4680 
	#QDEC_LEDPOL_LEDPOL_AùiveLow
 (0ULè

	)

4681 
	#QDEC_LEDPOL_LEDPOL_AùiveHigh
 (1ULè

	)

4687 
	#QDEC_SAMPLEPER_SAMPLEPER_Pos
 (0ULè

	)

4688 
	#QDEC_SAMPLEPER_SAMPLEPER_Msk
 (0x7UL << 
QDEC_SAMPLEPER_SAMPLEPER_Pos
è

	)

4689 
	#QDEC_SAMPLEPER_SAMPLEPER_128us
 (0x00ULè

	)

4690 
	#QDEC_SAMPLEPER_SAMPLEPER_256us
 (0x01ULè

	)

4691 
	#QDEC_SAMPLEPER_SAMPLEPER_512us
 (0x02ULè

	)

4692 
	#QDEC_SAMPLEPER_SAMPLEPER_1024us
 (0x03ULè

	)

4693 
	#QDEC_SAMPLEPER_SAMPLEPER_2048us
 (0x04ULè

	)

4694 
	#QDEC_SAMPLEPER_SAMPLEPER_4096us
 (0x05ULè

	)

4695 
	#QDEC_SAMPLEPER_SAMPLEPER_8192us
 (0x06ULè

	)

4696 
	#QDEC_SAMPLEPER_SAMPLEPER_16384us
 (0x07ULè

	)

4702 
	#QDEC_SAMPLE_SAMPLE_Pos
 (0ULè

	)

4703 
	#QDEC_SAMPLE_SAMPLE_Msk
 (0xFFFFFFFFUL << 
QDEC_SAMPLE_SAMPLE_Pos
è

	)

4709 
	#QDEC_REPORTPER_REPORTPER_Pos
 (0ULè

	)

4710 
	#QDEC_REPORTPER_REPORTPER_Msk
 (0x7UL << 
QDEC_REPORTPER_REPORTPER_Pos
è

	)

4711 
	#QDEC_REPORTPER_REPORTPER_10Sm¶
 (0x00ULè

	)

4712 
	#QDEC_REPORTPER_REPORTPER_40Sm¶
 (0x01ULè

	)

4713 
	#QDEC_REPORTPER_REPORTPER_80Sm¶
 (0x02ULè

	)

4714 
	#QDEC_REPORTPER_REPORTPER_120Sm¶
 (0x03ULè

	)

4715 
	#QDEC_REPORTPER_REPORTPER_160Sm¶
 (0x04ULè

	)

4716 
	#QDEC_REPORTPER_REPORTPER_200Sm¶
 (0x05ULè

	)

4717 
	#QDEC_REPORTPER_REPORTPER_240Sm¶
 (0x06ULè

	)

4718 
	#QDEC_REPORTPER_REPORTPER_280Sm¶
 (0x07ULè

	)

4724 
	#QDEC_DBFEN_DBFEN_Pos
 (0ULè

	)

4725 
	#QDEC_DBFEN_DBFEN_Msk
 (0x1UL << 
QDEC_DBFEN_DBFEN_Pos
è

	)

4726 
	#QDEC_DBFEN_DBFEN_Di§bËd
 (0ULè

	)

4727 
	#QDEC_DBFEN_DBFEN_EÇbËd
 (1ULè

	)

4733 
	#QDEC_LEDPRE_LEDPRE_Pos
 (0ULè

	)

4734 
	#QDEC_LEDPRE_LEDPRE_Msk
 (0x1FFUL << 
QDEC_LEDPRE_LEDPRE_Pos
è

	)

4740 
	#QDEC_ACCDBL_ACCDBL_Pos
 (0ULè

	)

4741 
	#QDEC_ACCDBL_ACCDBL_Msk
 (0xFUL << 
QDEC_ACCDBL_ACCDBL_Pos
è

	)

4747 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Pos
 (0ULè

	)

4748 
	#QDEC_ACCDBLREAD_ACCDBLREAD_Msk
 (0xFUL << 
QDEC_ACCDBLREAD_ACCDBLREAD_Pos
è

	)

4754 
	#QDEC_POWER_POWER_Pos
 (0ULè

	)

4755 
	#QDEC_POWER_POWER_Msk
 (0x1UL << 
QDEC_POWER_POWER_Pos
è

	)

4756 
	#QDEC_POWER_POWER_Di§bËd
 (0ULè

	)

4757 
	#QDEC_POWER_POWER_EÇbËd
 (1ULè

	)

4767 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Pos
 (8ULè

	)

4768 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RSSISTOP_Pos
è

	)

4769 
	#RADIO_SHORTS_DISABLED_RSSISTOP_Di§bËd
 (0ULè

	)

4770 
	#RADIO_SHORTS_DISABLED_RSSISTOP_EÇbËd
 (1ULè

	)

4773 
	#RADIO_SHORTS_ADDRESS_BCSTART_Pos
 (6ULè

	)

4774 
	#RADIO_SHORTS_ADDRESS_BCSTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_BCSTART_Pos
è

	)

4775 
	#RADIO_SHORTS_ADDRESS_BCSTART_Di§bËd
 (0ULè

	)

4776 
	#RADIO_SHORTS_ADDRESS_BCSTART_EÇbËd
 (1ULè

	)

4779 
	#RADIO_SHORTS_END_START_Pos
 (5ULè

	)

4780 
	#RADIO_SHORTS_END_START_Msk
 (0x1UL << 
RADIO_SHORTS_END_START_Pos
è

	)

4781 
	#RADIO_SHORTS_END_START_Di§bËd
 (0ULè

	)

4782 
	#RADIO_SHORTS_END_START_EÇbËd
 (1ULè

	)

4785 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Pos
 (4ULè

	)

4786 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Msk
 (0x1UL << 
RADIO_SHORTS_ADDRESS_RSSISTART_Pos
è

	)

4787 
	#RADIO_SHORTS_ADDRESS_RSSISTART_Di§bËd
 (0ULè

	)

4788 
	#RADIO_SHORTS_ADDRESS_RSSISTART_EÇbËd
 (1ULè

	)

4791 
	#RADIO_SHORTS_DISABLED_RXEN_Pos
 (3ULè

	)

4792 
	#RADIO_SHORTS_DISABLED_RXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_RXEN_Pos
è

	)

4793 
	#RADIO_SHORTS_DISABLED_RXEN_Di§bËd
 (0ULè

	)

4794 
	#RADIO_SHORTS_DISABLED_RXEN_EÇbËd
 (1ULè

	)

4797 
	#RADIO_SHORTS_DISABLED_TXEN_Pos
 (2ULè

	)

4798 
	#RADIO_SHORTS_DISABLED_TXEN_Msk
 (0x1UL << 
RADIO_SHORTS_DISABLED_TXEN_Pos
è

	)

4799 
	#RADIO_SHORTS_DISABLED_TXEN_Di§bËd
 (0ULè

	)

4800 
	#RADIO_SHORTS_DISABLED_TXEN_EÇbËd
 (1ULè

	)

4803 
	#RADIO_SHORTS_END_DISABLE_Pos
 (1ULè

	)

4804 
	#RADIO_SHORTS_END_DISABLE_Msk
 (0x1UL << 
RADIO_SHORTS_END_DISABLE_Pos
è

	)

4805 
	#RADIO_SHORTS_END_DISABLE_Di§bËd
 (0ULè

	)

4806 
	#RADIO_SHORTS_END_DISABLE_EÇbËd
 (1ULè

	)

4809 
	#RADIO_SHORTS_READY_START_Pos
 (0ULè

	)

4810 
	#RADIO_SHORTS_READY_START_Msk
 (0x1UL << 
RADIO_SHORTS_READY_START_Pos
è

	)

4811 
	#RADIO_SHORTS_READY_START_Di§bËd
 (0ULè

	)

4812 
	#RADIO_SHORTS_READY_START_EÇbËd
 (1ULè

	)

4818 
	#RADIO_INTENSET_BCMATCH_Pos
 (10ULè

	)

4819 
	#RADIO_INTENSET_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_BCMATCH_Pos
è

	)

4820 
	#RADIO_INTENSET_BCMATCH_Di§bËd
 (0ULè

	)

4821 
	#RADIO_INTENSET_BCMATCH_EÇbËd
 (1ULè

	)

4822 
	#RADIO_INTENSET_BCMATCH_S‘
 (1ULè

	)

4825 
	#RADIO_INTENSET_RSSIEND_Pos
 (7ULè

	)

4826 
	#RADIO_INTENSET_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENSET_RSSIEND_Pos
è

	)

4827 
	#RADIO_INTENSET_RSSIEND_Di§bËd
 (0ULè

	)

4828 
	#RADIO_INTENSET_RSSIEND_EÇbËd
 (1ULè

	)

4829 
	#RADIO_INTENSET_RSSIEND_S‘
 (1ULè

	)

4832 
	#RADIO_INTENSET_DEVMISS_Pos
 (6ULè

	)

4833 
	#RADIO_INTENSET_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMISS_Pos
è

	)

4834 
	#RADIO_INTENSET_DEVMISS_Di§bËd
 (0ULè

	)

4835 
	#RADIO_INTENSET_DEVMISS_EÇbËd
 (1ULè

	)

4836 
	#RADIO_INTENSET_DEVMISS_S‘
 (1ULè

	)

4839 
	#RADIO_INTENSET_DEVMATCH_Pos
 (5ULè

	)

4840 
	#RADIO_INTENSET_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENSET_DEVMATCH_Pos
è

	)

4841 
	#RADIO_INTENSET_DEVMATCH_Di§bËd
 (0ULè

	)

4842 
	#RADIO_INTENSET_DEVMATCH_EÇbËd
 (1ULè

	)

4843 
	#RADIO_INTENSET_DEVMATCH_S‘
 (1ULè

	)

4846 
	#RADIO_INTENSET_DISABLED_Pos
 (4ULè

	)

4847 
	#RADIO_INTENSET_DISABLED_Msk
 (0x1UL << 
RADIO_INTENSET_DISABLED_Pos
è

	)

4848 
	#RADIO_INTENSET_DISABLED_Di§bËd
 (0ULè

	)

4849 
	#RADIO_INTENSET_DISABLED_EÇbËd
 (1ULè

	)

4850 
	#RADIO_INTENSET_DISABLED_S‘
 (1ULè

	)

4853 
	#RADIO_INTENSET_END_Pos
 (3ULè

	)

4854 
	#RADIO_INTENSET_END_Msk
 (0x1UL << 
RADIO_INTENSET_END_Pos
è

	)

4855 
	#RADIO_INTENSET_END_Di§bËd
 (0ULè

	)

4856 
	#RADIO_INTENSET_END_EÇbËd
 (1ULè

	)

4857 
	#RADIO_INTENSET_END_S‘
 (1ULè

	)

4860 
	#RADIO_INTENSET_PAYLOAD_Pos
 (2ULè

	)

4861 
	#RADIO_INTENSET_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENSET_PAYLOAD_Pos
è

	)

4862 
	#RADIO_INTENSET_PAYLOAD_Di§bËd
 (0ULè

	)

4863 
	#RADIO_INTENSET_PAYLOAD_EÇbËd
 (1ULè

	)

4864 
	#RADIO_INTENSET_PAYLOAD_S‘
 (1ULè

	)

4867 
	#RADIO_INTENSET_ADDRESS_Pos
 (1ULè

	)

4868 
	#RADIO_INTENSET_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENSET_ADDRESS_Pos
è

	)

4869 
	#RADIO_INTENSET_ADDRESS_Di§bËd
 (0ULè

	)

4870 
	#RADIO_INTENSET_ADDRESS_EÇbËd
 (1ULè

	)

4871 
	#RADIO_INTENSET_ADDRESS_S‘
 (1ULè

	)

4874 
	#RADIO_INTENSET_READY_Pos
 (0ULè

	)

4875 
	#RADIO_INTENSET_READY_Msk
 (0x1UL << 
RADIO_INTENSET_READY_Pos
è

	)

4876 
	#RADIO_INTENSET_READY_Di§bËd
 (0ULè

	)

4877 
	#RADIO_INTENSET_READY_EÇbËd
 (1ULè

	)

4878 
	#RADIO_INTENSET_READY_S‘
 (1ULè

	)

4884 
	#RADIO_INTENCLR_BCMATCH_Pos
 (10ULè

	)

4885 
	#RADIO_INTENCLR_BCMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_BCMATCH_Pos
è

	)

4886 
	#RADIO_INTENCLR_BCMATCH_Di§bËd
 (0ULè

	)

4887 
	#RADIO_INTENCLR_BCMATCH_EÇbËd
 (1ULè

	)

4888 
	#RADIO_INTENCLR_BCMATCH_CË¬
 (1ULè

	)

4891 
	#RADIO_INTENCLR_RSSIEND_Pos
 (7ULè

	)

4892 
	#RADIO_INTENCLR_RSSIEND_Msk
 (0x1UL << 
RADIO_INTENCLR_RSSIEND_Pos
è

	)

4893 
	#RADIO_INTENCLR_RSSIEND_Di§bËd
 (0ULè

	)

4894 
	#RADIO_INTENCLR_RSSIEND_EÇbËd
 (1ULè

	)

4895 
	#RADIO_INTENCLR_RSSIEND_CË¬
 (1ULè

	)

4898 
	#RADIO_INTENCLR_DEVMISS_Pos
 (6ULè

	)

4899 
	#RADIO_INTENCLR_DEVMISS_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMISS_Pos
è

	)

4900 
	#RADIO_INTENCLR_DEVMISS_Di§bËd
 (0ULè

	)

4901 
	#RADIO_INTENCLR_DEVMISS_EÇbËd
 (1ULè

	)

4902 
	#RADIO_INTENCLR_DEVMISS_CË¬
 (1ULè

	)

4905 
	#RADIO_INTENCLR_DEVMATCH_Pos
 (5ULè

	)

4906 
	#RADIO_INTENCLR_DEVMATCH_Msk
 (0x1UL << 
RADIO_INTENCLR_DEVMATCH_Pos
è

	)

4907 
	#RADIO_INTENCLR_DEVMATCH_Di§bËd
 (0ULè

	)

4908 
	#RADIO_INTENCLR_DEVMATCH_EÇbËd
 (1ULè

	)

4909 
	#RADIO_INTENCLR_DEVMATCH_CË¬
 (1ULè

	)

4912 
	#RADIO_INTENCLR_DISABLED_Pos
 (4ULè

	)

4913 
	#RADIO_INTENCLR_DISABLED_Msk
 (0x1UL << 
RADIO_INTENCLR_DISABLED_Pos
è

	)

4914 
	#RADIO_INTENCLR_DISABLED_Di§bËd
 (0ULè

	)

4915 
	#RADIO_INTENCLR_DISABLED_EÇbËd
 (1ULè

	)

4916 
	#RADIO_INTENCLR_DISABLED_CË¬
 (1ULè

	)

4919 
	#RADIO_INTENCLR_END_Pos
 (3ULè

	)

4920 
	#RADIO_INTENCLR_END_Msk
 (0x1UL << 
RADIO_INTENCLR_END_Pos
è

	)

4921 
	#RADIO_INTENCLR_END_Di§bËd
 (0ULè

	)

4922 
	#RADIO_INTENCLR_END_EÇbËd
 (1ULè

	)

4923 
	#RADIO_INTENCLR_END_CË¬
 (1ULè

	)

4926 
	#RADIO_INTENCLR_PAYLOAD_Pos
 (2ULè

	)

4927 
	#RADIO_INTENCLR_PAYLOAD_Msk
 (0x1UL << 
RADIO_INTENCLR_PAYLOAD_Pos
è

	)

4928 
	#RADIO_INTENCLR_PAYLOAD_Di§bËd
 (0ULè

	)

4929 
	#RADIO_INTENCLR_PAYLOAD_EÇbËd
 (1ULè

	)

4930 
	#RADIO_INTENCLR_PAYLOAD_CË¬
 (1ULè

	)

4933 
	#RADIO_INTENCLR_ADDRESS_Pos
 (1ULè

	)

4934 
	#RADIO_INTENCLR_ADDRESS_Msk
 (0x1UL << 
RADIO_INTENCLR_ADDRESS_Pos
è

	)

4935 
	#RADIO_INTENCLR_ADDRESS_Di§bËd
 (0ULè

	)

4936 
	#RADIO_INTENCLR_ADDRESS_EÇbËd
 (1ULè

	)

4937 
	#RADIO_INTENCLR_ADDRESS_CË¬
 (1ULè

	)

4940 
	#RADIO_INTENCLR_READY_Pos
 (0ULè

	)

4941 
	#RADIO_INTENCLR_READY_Msk
 (0x1UL << 
RADIO_INTENCLR_READY_Pos
è

	)

4942 
	#RADIO_INTENCLR_READY_Di§bËd
 (0ULè

	)

4943 
	#RADIO_INTENCLR_READY_EÇbËd
 (1ULè

	)

4944 
	#RADIO_INTENCLR_READY_CË¬
 (1ULè

	)

4950 
	#RADIO_CRCSTATUS_CRCSTATUS_Pos
 (0ULè

	)

4951 
	#RADIO_CRCSTATUS_CRCSTATUS_Msk
 (0x1UL << 
RADIO_CRCSTATUS_CRCSTATUS_Pos
è

	)

4952 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCE¼Ü
 (0ULè

	)

4953 
	#RADIO_CRCSTATUS_CRCSTATUS_CRCOk
 (1ULè

	)

4959 
	#RADIO_RXMATCH_RXMATCH_Pos
 (0ULè

	)

4960 
	#RADIO_RXMATCH_RXMATCH_Msk
 (0x7UL << 
RADIO_RXMATCH_RXMATCH_Pos
è

	)

4966 
	#RADIO_RXCRC_RXCRC_Pos
 (0ULè

	)

4967 
	#RADIO_RXCRC_RXCRC_Msk
 (0xFFFFFFUL << 
RADIO_RXCRC_RXCRC_Pos
è

	)

4973 
	#RADIO_DAI_DAI_Pos
 (0ULè

	)

4974 
	#RADIO_DAI_DAI_Msk
 (0x7UL << 
RADIO_DAI_DAI_Pos
è

	)

4980 
	#RADIO_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

4981 
	#RADIO_FREQUENCY_FREQUENCY_Msk
 (0x7FUL << 
RADIO_FREQUENCY_FREQUENCY_Pos
è

	)

4987 
	#RADIO_TXPOWER_TXPOWER_Pos
 (0ULè

	)

4988 
	#RADIO_TXPOWER_TXPOWER_Msk
 (0xFFUL << 
RADIO_TXPOWER_TXPOWER_Pos
è

	)

4989 
	#RADIO_TXPOWER_TXPOWER_0dBm
 (0x00ULè

	)

4990 
	#RADIO_TXPOWER_TXPOWER_Pos4dBm
 (0x04ULè

	)

4991 
	#RADIO_TXPOWER_TXPOWER_Neg30dBm
 (0xD8ULè

	)

4992 
	#RADIO_TXPOWER_TXPOWER_Neg20dBm
 (0xECULè

	)

4993 
	#RADIO_TXPOWER_TXPOWER_Neg16dBm
 (0xF0ULè

	)

4994 
	#RADIO_TXPOWER_TXPOWER_Neg12dBm
 (0xF4ULè

	)

4995 
	#RADIO_TXPOWER_TXPOWER_Neg8dBm
 (0xF8ULè

	)

4996 
	#RADIO_TXPOWER_TXPOWER_Neg4dBm
 (0xFCULè

	)

5002 
	#RADIO_MODE_MODE_Pos
 (0ULè

	)

5003 
	#RADIO_MODE_MODE_Msk
 (0x3UL << 
RADIO_MODE_MODE_Pos
è

	)

5004 
	#RADIO_MODE_MODE_Nrf_1Mb™
 (0x00ULè

	)

5005 
	#RADIO_MODE_MODE_Nrf_2Mb™
 (0x01ULè

	)

5006 
	#RADIO_MODE_MODE_Nrf_250Kb™
 (0x02ULè

	)

5007 
	#RADIO_MODE_MODE_BË_1Mb™
 (0x03ULè

	)

5013 
	#RADIO_PCNF0_S1LEN_Pos
 (16ULè

	)

5014 
	#RADIO_PCNF0_S1LEN_Msk
 (0xFUL << 
RADIO_PCNF0_S1LEN_Pos
è

	)

5017 
	#RADIO_PCNF0_S0LEN_Pos
 (8ULè

	)

5018 
	#RADIO_PCNF0_S0LEN_Msk
 (0x1UL << 
RADIO_PCNF0_S0LEN_Pos
è

	)

5021 
	#RADIO_PCNF0_LFLEN_Pos
 (0ULè

	)

5022 
	#RADIO_PCNF0_LFLEN_Msk
 (0xFUL << 
RADIO_PCNF0_LFLEN_Pos
è

	)

5028 
	#RADIO_PCNF1_WHITEEN_Pos
 (25ULè

	)

5029 
	#RADIO_PCNF1_WHITEEN_Msk
 (0x1UL << 
RADIO_PCNF1_WHITEEN_Pos
è

	)

5030 
	#RADIO_PCNF1_WHITEEN_Di§bËd
 (0ULè

	)

5031 
	#RADIO_PCNF1_WHITEEN_EÇbËd
 (1ULè

	)

5034 
	#RADIO_PCNF1_ENDIAN_Pos
 (24ULè

	)

5035 
	#RADIO_PCNF1_ENDIAN_Msk
 (0x1UL << 
RADIO_PCNF1_ENDIAN_Pos
è

	)

5036 
	#RADIO_PCNF1_ENDIAN_L™e
 (0ULè

	)

5037 
	#RADIO_PCNF1_ENDIAN_Big
 (1ULè

	)

5040 
	#RADIO_PCNF1_BALEN_Pos
 (16ULè

	)

5041 
	#RADIO_PCNF1_BALEN_Msk
 (0x7UL << 
RADIO_PCNF1_BALEN_Pos
è

	)

5044 
	#RADIO_PCNF1_STATLEN_Pos
 (8ULè

	)

5045 
	#RADIO_PCNF1_STATLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_STATLEN_Pos
è

	)

5048 
	#RADIO_PCNF1_MAXLEN_Pos
 (0ULè

	)

5049 
	#RADIO_PCNF1_MAXLEN_Msk
 (0xFFUL << 
RADIO_PCNF1_MAXLEN_Pos
è

	)

5055 
	#RADIO_PREFIX0_AP3_Pos
 (24ULè

	)

5056 
	#RADIO_PREFIX0_AP3_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP3_Pos
è

	)

5059 
	#RADIO_PREFIX0_AP2_Pos
 (16ULè

	)

5060 
	#RADIO_PREFIX0_AP2_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP2_Pos
è

	)

5063 
	#RADIO_PREFIX0_AP1_Pos
 (8ULè

	)

5064 
	#RADIO_PREFIX0_AP1_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP1_Pos
è

	)

5067 
	#RADIO_PREFIX0_AP0_Pos
 (0ULè

	)

5068 
	#RADIO_PREFIX0_AP0_Msk
 (0xFFUL << 
RADIO_PREFIX0_AP0_Pos
è

	)

5074 
	#RADIO_PREFIX1_AP7_Pos
 (24ULè

	)

5075 
	#RADIO_PREFIX1_AP7_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP7_Pos
è

	)

5078 
	#RADIO_PREFIX1_AP6_Pos
 (16ULè

	)

5079 
	#RADIO_PREFIX1_AP6_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP6_Pos
è

	)

5082 
	#RADIO_PREFIX1_AP5_Pos
 (8ULè

	)

5083 
	#RADIO_PREFIX1_AP5_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP5_Pos
è

	)

5086 
	#RADIO_PREFIX1_AP4_Pos
 (0ULè

	)

5087 
	#RADIO_PREFIX1_AP4_Msk
 (0xFFUL << 
RADIO_PREFIX1_AP4_Pos
è

	)

5093 
	#RADIO_TXADDRESS_TXADDRESS_Pos
 (0ULè

	)

5094 
	#RADIO_TXADDRESS_TXADDRESS_Msk
 (0x7UL << 
RADIO_TXADDRESS_TXADDRESS_Pos
è

	)

5100 
	#RADIO_RXADDRESSES_ADDR7_Pos
 (7ULè

	)

5101 
	#RADIO_RXADDRESSES_ADDR7_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR7_Pos
è

	)

5102 
	#RADIO_RXADDRESSES_ADDR7_Di§bËd
 (0ULè

	)

5103 
	#RADIO_RXADDRESSES_ADDR7_EÇbËd
 (1ULè

	)

5106 
	#RADIO_RXADDRESSES_ADDR6_Pos
 (6ULè

	)

5107 
	#RADIO_RXADDRESSES_ADDR6_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR6_Pos
è

	)

5108 
	#RADIO_RXADDRESSES_ADDR6_Di§bËd
 (0ULè

	)

5109 
	#RADIO_RXADDRESSES_ADDR6_EÇbËd
 (1ULè

	)

5112 
	#RADIO_RXADDRESSES_ADDR5_Pos
 (5ULè

	)

5113 
	#RADIO_RXADDRESSES_ADDR5_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR5_Pos
è

	)

5114 
	#RADIO_RXADDRESSES_ADDR5_Di§bËd
 (0ULè

	)

5115 
	#RADIO_RXADDRESSES_ADDR5_EÇbËd
 (1ULè

	)

5118 
	#RADIO_RXADDRESSES_ADDR4_Pos
 (4ULè

	)

5119 
	#RADIO_RXADDRESSES_ADDR4_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR4_Pos
è

	)

5120 
	#RADIO_RXADDRESSES_ADDR4_Di§bËd
 (0ULè

	)

5121 
	#RADIO_RXADDRESSES_ADDR4_EÇbËd
 (1ULè

	)

5124 
	#RADIO_RXADDRESSES_ADDR3_Pos
 (3ULè

	)

5125 
	#RADIO_RXADDRESSES_ADDR3_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR3_Pos
è

	)

5126 
	#RADIO_RXADDRESSES_ADDR3_Di§bËd
 (0ULè

	)

5127 
	#RADIO_RXADDRESSES_ADDR3_EÇbËd
 (1ULè

	)

5130 
	#RADIO_RXADDRESSES_ADDR2_Pos
 (2ULè

	)

5131 
	#RADIO_RXADDRESSES_ADDR2_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR2_Pos
è

	)

5132 
	#RADIO_RXADDRESSES_ADDR2_Di§bËd
 (0ULè

	)

5133 
	#RADIO_RXADDRESSES_ADDR2_EÇbËd
 (1ULè

	)

5136 
	#RADIO_RXADDRESSES_ADDR1_Pos
 (1ULè

	)

5137 
	#RADIO_RXADDRESSES_ADDR1_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR1_Pos
è

	)

5138 
	#RADIO_RXADDRESSES_ADDR1_Di§bËd
 (0ULè

	)

5139 
	#RADIO_RXADDRESSES_ADDR1_EÇbËd
 (1ULè

	)

5142 
	#RADIO_RXADDRESSES_ADDR0_Pos
 (0ULè

	)

5143 
	#RADIO_RXADDRESSES_ADDR0_Msk
 (0x1UL << 
RADIO_RXADDRESSES_ADDR0_Pos
è

	)

5144 
	#RADIO_RXADDRESSES_ADDR0_Di§bËd
 (0ULè

	)

5145 
	#RADIO_RXADDRESSES_ADDR0_EÇbËd
 (1ULè

	)

5151 
	#RADIO_CRCCNF_SKIPADDR_Pos
 (8ULè

	)

5152 
	#RADIO_CRCCNF_SKIPADDR_Msk
 (0x1UL << 
RADIO_CRCCNF_SKIPADDR_Pos
è

	)

5153 
	#RADIO_CRCCNF_SKIPADDR_Inşude
 (0ULè

	)

5154 
	#RADIO_CRCCNF_SKIPADDR_Sk
 (1ULè

	)

5157 
	#RADIO_CRCCNF_LEN_Pos
 (0ULè

	)

5158 
	#RADIO_CRCCNF_LEN_Msk
 (0x3UL << 
RADIO_CRCCNF_LEN_Pos
è

	)

5159 
	#RADIO_CRCCNF_LEN_Di§bËd
 (0ULè

	)

5160 
	#RADIO_CRCCNF_LEN_OÃ
 (1ULè

	)

5161 
	#RADIO_CRCCNF_LEN_Two
 (2ULè

	)

5162 
	#RADIO_CRCCNF_LEN_Th»e
 (3ULè

	)

5168 
	#RADIO_CRCPOLY_CRCPOLY_Pos
 (0ULè

	)

5169 
	#RADIO_CRCPOLY_CRCPOLY_Msk
 (0xFFFFFFUL << 
RADIO_CRCPOLY_CRCPOLY_Pos
è

	)

5175 
	#RADIO_CRCINIT_CRCINIT_Pos
 (0ULè

	)

5176 
	#RADIO_CRCINIT_CRCINIT_Msk
 (0xFFFFFFUL << 
RADIO_CRCINIT_CRCINIT_Pos
è

	)

5182 
	#RADIO_TEST_PLLLOCK_Pos
 (1ULè

	)

5183 
	#RADIO_TEST_PLLLOCK_Msk
 (0x1UL << 
RADIO_TEST_PLLLOCK_Pos
è

	)

5184 
	#RADIO_TEST_PLLLOCK_Di§bËd
 (0ULè

	)

5185 
	#RADIO_TEST_PLLLOCK_EÇbËd
 (1ULè

	)

5188 
	#RADIO_TEST_CONSTCARRIER_Pos
 (0ULè

	)

5189 
	#RADIO_TEST_CONSTCARRIER_Msk
 (0x1UL << 
RADIO_TEST_CONSTCARRIER_Pos
è

	)

5190 
	#RADIO_TEST_CONSTCARRIER_Di§bËd
 (0ULè

	)

5191 
	#RADIO_TEST_CONSTCARRIER_EÇbËd
 (1ULè

	)

5197 
	#RADIO_TIFS_TIFS_Pos
 (0ULè

	)

5198 
	#RADIO_TIFS_TIFS_Msk
 (0xFFUL << 
RADIO_TIFS_TIFS_Pos
è

	)

5204 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Pos
 (0ULè

	)

5205 
	#RADIO_RSSISAMPLE_RSSISAMPLE_Msk
 (0x7FUL << 
RADIO_RSSISAMPLE_RSSISAMPLE_Pos
è

	)

5211 
	#RADIO_STATE_STATE_Pos
 (0ULè

	)

5212 
	#RADIO_STATE_STATE_Msk
 (0xFUL << 
RADIO_STATE_STATE_Pos
è

	)

5213 
	#RADIO_STATE_STATE_Di§bËd
 (0x00ULè

	)

5214 
	#RADIO_STATE_STATE_RxRu
 (0x01ULè

	)

5215 
	#RADIO_STATE_STATE_RxIdË
 (0x02ULè

	)

5216 
	#RADIO_STATE_STATE_Rx
 (0x03ULè

	)

5217 
	#RADIO_STATE_STATE_RxDi§bË
 (0x04ULè

	)

5218 
	#RADIO_STATE_STATE_TxRu
 (0x09ULè

	)

5219 
	#RADIO_STATE_STATE_TxIdË
 (0x0AULè

	)

5220 
	#RADIO_STATE_STATE_Tx
 (0x0BULè

	)

5221 
	#RADIO_STATE_STATE_TxDi§bË
 (0x0CULè

	)

5227 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Pos
 (0ULè

	)

5228 
	#RADIO_DATAWHITEIV_DATAWHITEIV_Msk
 (0x7FUL << 
RADIO_DATAWHITEIV_DATAWHITEIV_Pos
è

	)

5234 
	#RADIO_DAP_DAP_Pos
 (0ULè

	)

5235 
	#RADIO_DAP_DAP_Msk
 (0xFFFFUL << 
RADIO_DAP_DAP_Pos
è

	)

5241 
	#RADIO_DACNF_TXADD7_Pos
 (15ULè

	)

5242 
	#RADIO_DACNF_TXADD7_Msk
 (0x1UL << 
RADIO_DACNF_TXADD7_Pos
è

	)

5245 
	#RADIO_DACNF_TXADD6_Pos
 (14ULè

	)

5246 
	#RADIO_DACNF_TXADD6_Msk
 (0x1UL << 
RADIO_DACNF_TXADD6_Pos
è

	)

5249 
	#RADIO_DACNF_TXADD5_Pos
 (13ULè

	)

5250 
	#RADIO_DACNF_TXADD5_Msk
 (0x1UL << 
RADIO_DACNF_TXADD5_Pos
è

	)

5253 
	#RADIO_DACNF_TXADD4_Pos
 (12ULè

	)

5254 
	#RADIO_DACNF_TXADD4_Msk
 (0x1UL << 
RADIO_DACNF_TXADD4_Pos
è

	)

5257 
	#RADIO_DACNF_TXADD3_Pos
 (11ULè

	)

5258 
	#RADIO_DACNF_TXADD3_Msk
 (0x1UL << 
RADIO_DACNF_TXADD3_Pos
è

	)

5261 
	#RADIO_DACNF_TXADD2_Pos
 (10ULè

	)

5262 
	#RADIO_DACNF_TXADD2_Msk
 (0x1UL << 
RADIO_DACNF_TXADD2_Pos
è

	)

5265 
	#RADIO_DACNF_TXADD1_Pos
 (9ULè

	)

5266 
	#RADIO_DACNF_TXADD1_Msk
 (0x1UL << 
RADIO_DACNF_TXADD1_Pos
è

	)

5269 
	#RADIO_DACNF_TXADD0_Pos
 (8ULè

	)

5270 
	#RADIO_DACNF_TXADD0_Msk
 (0x1UL << 
RADIO_DACNF_TXADD0_Pos
è

	)

5273 
	#RADIO_DACNF_ENA7_Pos
 (7ULè

	)

5274 
	#RADIO_DACNF_ENA7_Msk
 (0x1UL << 
RADIO_DACNF_ENA7_Pos
è

	)

5275 
	#RADIO_DACNF_ENA7_Di§bËd
 (0ULè

	)

5276 
	#RADIO_DACNF_ENA7_EÇbËd
 (1ULè

	)

5279 
	#RADIO_DACNF_ENA6_Pos
 (6ULè

	)

5280 
	#RADIO_DACNF_ENA6_Msk
 (0x1UL << 
RADIO_DACNF_ENA6_Pos
è

	)

5281 
	#RADIO_DACNF_ENA6_Di§bËd
 (0ULè

	)

5282 
	#RADIO_DACNF_ENA6_EÇbËd
 (1ULè

	)

5285 
	#RADIO_DACNF_ENA5_Pos
 (5ULè

	)

5286 
	#RADIO_DACNF_ENA5_Msk
 (0x1UL << 
RADIO_DACNF_ENA5_Pos
è

	)

5287 
	#RADIO_DACNF_ENA5_Di§bËd
 (0ULè

	)

5288 
	#RADIO_DACNF_ENA5_EÇbËd
 (1ULè

	)

5291 
	#RADIO_DACNF_ENA4_Pos
 (4ULè

	)

5292 
	#RADIO_DACNF_ENA4_Msk
 (0x1UL << 
RADIO_DACNF_ENA4_Pos
è

	)

5293 
	#RADIO_DACNF_ENA4_Di§bËd
 (0ULè

	)

5294 
	#RADIO_DACNF_ENA4_EÇbËd
 (1ULè

	)

5297 
	#RADIO_DACNF_ENA3_Pos
 (3ULè

	)

5298 
	#RADIO_DACNF_ENA3_Msk
 (0x1UL << 
RADIO_DACNF_ENA3_Pos
è

	)

5299 
	#RADIO_DACNF_ENA3_Di§bËd
 (0ULè

	)

5300 
	#RADIO_DACNF_ENA3_EÇbËd
 (1ULè

	)

5303 
	#RADIO_DACNF_ENA2_Pos
 (2ULè

	)

5304 
	#RADIO_DACNF_ENA2_Msk
 (0x1UL << 
RADIO_DACNF_ENA2_Pos
è

	)

5305 
	#RADIO_DACNF_ENA2_Di§bËd
 (0ULè

	)

5306 
	#RADIO_DACNF_ENA2_EÇbËd
 (1ULè

	)

5309 
	#RADIO_DACNF_ENA1_Pos
 (1ULè

	)

5310 
	#RADIO_DACNF_ENA1_Msk
 (0x1UL << 
RADIO_DACNF_ENA1_Pos
è

	)

5311 
	#RADIO_DACNF_ENA1_Di§bËd
 (0ULè

	)

5312 
	#RADIO_DACNF_ENA1_EÇbËd
 (1ULè

	)

5315 
	#RADIO_DACNF_ENA0_Pos
 (0ULè

	)

5316 
	#RADIO_DACNF_ENA0_Msk
 (0x1UL << 
RADIO_DACNF_ENA0_Pos
è

	)

5317 
	#RADIO_DACNF_ENA0_Di§bËd
 (0ULè

	)

5318 
	#RADIO_DACNF_ENA0_EÇbËd
 (1ULè

	)

5324 
	#RADIO_OVERRIDE0_OVERRIDE0_Pos
 (0ULè

	)

5325 
	#RADIO_OVERRIDE0_OVERRIDE0_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE0_OVERRIDE0_Pos
è

	)

5331 
	#RADIO_OVERRIDE1_OVERRIDE1_Pos
 (0ULè

	)

5332 
	#RADIO_OVERRIDE1_OVERRIDE1_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE1_OVERRIDE1_Pos
è

	)

5338 
	#RADIO_OVERRIDE2_OVERRIDE2_Pos
 (0ULè

	)

5339 
	#RADIO_OVERRIDE2_OVERRIDE2_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE2_OVERRIDE2_Pos
è

	)

5345 
	#RADIO_OVERRIDE3_OVERRIDE3_Pos
 (0ULè

	)

5346 
	#RADIO_OVERRIDE3_OVERRIDE3_Msk
 (0xFFFFFFFFUL << 
RADIO_OVERRIDE3_OVERRIDE3_Pos
è

	)

5352 
	#RADIO_OVERRIDE4_ENABLE_Pos
 (31ULè

	)

5353 
	#RADIO_OVERRIDE4_ENABLE_Msk
 (0x1UL << 
RADIO_OVERRIDE4_ENABLE_Pos
è

	)

5354 
	#RADIO_OVERRIDE4_ENABLE_Di§bËd
 (0ULè

	)

5355 
	#RADIO_OVERRIDE4_ENABLE_EÇbËd
 (1ULè

	)

5358 
	#RADIO_OVERRIDE4_OVERRIDE4_Pos
 (0ULè

	)

5359 
	#RADIO_OVERRIDE4_OVERRIDE4_Msk
 (0xFFFFFFFUL << 
RADIO_OVERRIDE4_OVERRIDE4_Pos
è

	)

5365 
	#RADIO_POWER_POWER_Pos
 (0ULè

	)

5366 
	#RADIO_POWER_POWER_Msk
 (0x1UL << 
RADIO_POWER_POWER_Pos
è

	)

5367 
	#RADIO_POWER_POWER_Di§bËd
 (0ULè

	)

5368 
	#RADIO_POWER_POWER_EÇbËd
 (1ULè

	)

5378 
	#RNG_SHORTS_VALRDY_STOP_Pos
 (0ULè

	)

5379 
	#RNG_SHORTS_VALRDY_STOP_Msk
 (0x1UL << 
RNG_SHORTS_VALRDY_STOP_Pos
è

	)

5380 
	#RNG_SHORTS_VALRDY_STOP_Di§bËd
 (0ULè

	)

5381 
	#RNG_SHORTS_VALRDY_STOP_EÇbËd
 (1ULè

	)

5387 
	#RNG_INTENSET_VALRDY_Pos
 (0ULè

	)

5388 
	#RNG_INTENSET_VALRDY_Msk
 (0x1UL << 
RNG_INTENSET_VALRDY_Pos
è

	)

5389 
	#RNG_INTENSET_VALRDY_Di§bËd
 (0ULè

	)

5390 
	#RNG_INTENSET_VALRDY_EÇbËd
 (1ULè

	)

5391 
	#RNG_INTENSET_VALRDY_S‘
 (1ULè

	)

5397 
	#RNG_INTENCLR_VALRDY_Pos
 (0ULè

	)

5398 
	#RNG_INTENCLR_VALRDY_Msk
 (0x1UL << 
RNG_INTENCLR_VALRDY_Pos
è

	)

5399 
	#RNG_INTENCLR_VALRDY_Di§bËd
 (0ULè

	)

5400 
	#RNG_INTENCLR_VALRDY_EÇbËd
 (1ULè

	)

5401 
	#RNG_INTENCLR_VALRDY_CË¬
 (1ULè

	)

5407 
	#RNG_CONFIG_DERCEN_Pos
 (0ULè

	)

5408 
	#RNG_CONFIG_DERCEN_Msk
 (0x1UL << 
RNG_CONFIG_DERCEN_Pos
è

	)

5409 
	#RNG_CONFIG_DERCEN_Di§bËd
 (0ULè

	)

5410 
	#RNG_CONFIG_DERCEN_EÇbËd
 (1ULè

	)

5416 
	#RNG_VALUE_VALUE_Pos
 (0ULè

	)

5417 
	#RNG_VALUE_VALUE_Msk
 (0xFFUL << 
RNG_VALUE_VALUE_Pos
è

	)

5423 
	#RNG_POWER_POWER_Pos
 (0ULè

	)

5424 
	#RNG_POWER_POWER_Msk
 (0x1UL << 
RNG_POWER_POWER_Pos
è

	)

5425 
	#RNG_POWER_POWER_Di§bËd
 (0ULè

	)

5426 
	#RNG_POWER_POWER_EÇbËd
 (1ULè

	)

5436 
	#RTC_INTENSET_COMPARE3_Pos
 (19ULè

	)

5437 
	#RTC_INTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE3_Pos
è

	)

5438 
	#RTC_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5439 
	#RTC_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5440 
	#RTC_INTENSET_COMPARE3_S‘
 (1ULè

	)

5443 
	#RTC_INTENSET_COMPARE2_Pos
 (18ULè

	)

5444 
	#RTC_INTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE2_Pos
è

	)

5445 
	#RTC_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5446 
	#RTC_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5447 
	#RTC_INTENSET_COMPARE2_S‘
 (1ULè

	)

5450 
	#RTC_INTENSET_COMPARE1_Pos
 (17ULè

	)

5451 
	#RTC_INTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE1_Pos
è

	)

5452 
	#RTC_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5453 
	#RTC_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5454 
	#RTC_INTENSET_COMPARE1_S‘
 (1ULè

	)

5457 
	#RTC_INTENSET_COMPARE0_Pos
 (16ULè

	)

5458 
	#RTC_INTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_INTENSET_COMPARE0_Pos
è

	)

5459 
	#RTC_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5460 
	#RTC_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5461 
	#RTC_INTENSET_COMPARE0_S‘
 (1ULè

	)

5464 
	#RTC_INTENSET_OVRFLW_Pos
 (1ULè

	)

5465 
	#RTC_INTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_INTENSET_OVRFLW_Pos
è

	)

5466 
	#RTC_INTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5467 
	#RTC_INTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5468 
	#RTC_INTENSET_OVRFLW_S‘
 (1ULè

	)

5471 
	#RTC_INTENSET_TICK_Pos
 (0ULè

	)

5472 
	#RTC_INTENSET_TICK_Msk
 (0x1UL << 
RTC_INTENSET_TICK_Pos
è

	)

5473 
	#RTC_INTENSET_TICK_Di§bËd
 (0ULè

	)

5474 
	#RTC_INTENSET_TICK_EÇbËd
 (1ULè

	)

5475 
	#RTC_INTENSET_TICK_S‘
 (1ULè

	)

5481 
	#RTC_INTENCLR_COMPARE3_Pos
 (19ULè

	)

5482 
	#RTC_INTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE3_Pos
è

	)

5483 
	#RTC_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5484 
	#RTC_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5485 
	#RTC_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

5488 
	#RTC_INTENCLR_COMPARE2_Pos
 (18ULè

	)

5489 
	#RTC_INTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE2_Pos
è

	)

5490 
	#RTC_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5491 
	#RTC_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5492 
	#RTC_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

5495 
	#RTC_INTENCLR_COMPARE1_Pos
 (17ULè

	)

5496 
	#RTC_INTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE1_Pos
è

	)

5497 
	#RTC_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5498 
	#RTC_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5499 
	#RTC_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

5502 
	#RTC_INTENCLR_COMPARE0_Pos
 (16ULè

	)

5503 
	#RTC_INTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_INTENCLR_COMPARE0_Pos
è

	)

5504 
	#RTC_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5505 
	#RTC_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5506 
	#RTC_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

5509 
	#RTC_INTENCLR_OVRFLW_Pos
 (1ULè

	)

5510 
	#RTC_INTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_INTENCLR_OVRFLW_Pos
è

	)

5511 
	#RTC_INTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5512 
	#RTC_INTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5513 
	#RTC_INTENCLR_OVRFLW_CË¬
 (1ULè

	)

5516 
	#RTC_INTENCLR_TICK_Pos
 (0ULè

	)

5517 
	#RTC_INTENCLR_TICK_Msk
 (0x1UL << 
RTC_INTENCLR_TICK_Pos
è

	)

5518 
	#RTC_INTENCLR_TICK_Di§bËd
 (0ULè

	)

5519 
	#RTC_INTENCLR_TICK_EÇbËd
 (1ULè

	)

5520 
	#RTC_INTENCLR_TICK_CË¬
 (1ULè

	)

5526 
	#RTC_EVTEN_COMPARE3_Pos
 (19ULè

	)

5527 
	#RTC_EVTEN_COMPARE3_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE3_Pos
è

	)

5528 
	#RTC_EVTEN_COMPARE3_Di§bËd
 (0ULè

	)

5529 
	#RTC_EVTEN_COMPARE3_EÇbËd
 (1ULè

	)

5532 
	#RTC_EVTEN_COMPARE2_Pos
 (18ULè

	)

5533 
	#RTC_EVTEN_COMPARE2_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE2_Pos
è

	)

5534 
	#RTC_EVTEN_COMPARE2_Di§bËd
 (0ULè

	)

5535 
	#RTC_EVTEN_COMPARE2_EÇbËd
 (1ULè

	)

5538 
	#RTC_EVTEN_COMPARE1_Pos
 (17ULè

	)

5539 
	#RTC_EVTEN_COMPARE1_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE1_Pos
è

	)

5540 
	#RTC_EVTEN_COMPARE1_Di§bËd
 (0ULè

	)

5541 
	#RTC_EVTEN_COMPARE1_EÇbËd
 (1ULè

	)

5544 
	#RTC_EVTEN_COMPARE0_Pos
 (16ULè

	)

5545 
	#RTC_EVTEN_COMPARE0_Msk
 (0x1UL << 
RTC_EVTEN_COMPARE0_Pos
è

	)

5546 
	#RTC_EVTEN_COMPARE0_Di§bËd
 (0ULè

	)

5547 
	#RTC_EVTEN_COMPARE0_EÇbËd
 (1ULè

	)

5550 
	#RTC_EVTEN_OVRFLW_Pos
 (1ULè

	)

5551 
	#RTC_EVTEN_OVRFLW_Msk
 (0x1UL << 
RTC_EVTEN_OVRFLW_Pos
è

	)

5552 
	#RTC_EVTEN_OVRFLW_Di§bËd
 (0ULè

	)

5553 
	#RTC_EVTEN_OVRFLW_EÇbËd
 (1ULè

	)

5556 
	#RTC_EVTEN_TICK_Pos
 (0ULè

	)

5557 
	#RTC_EVTEN_TICK_Msk
 (0x1UL << 
RTC_EVTEN_TICK_Pos
è

	)

5558 
	#RTC_EVTEN_TICK_Di§bËd
 (0ULè

	)

5559 
	#RTC_EVTEN_TICK_EÇbËd
 (1ULè

	)

5565 
	#RTC_EVTENSET_COMPARE3_Pos
 (19ULè

	)

5566 
	#RTC_EVTENSET_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE3_Pos
è

	)

5567 
	#RTC_EVTENSET_COMPARE3_Di§bËd
 (0ULè

	)

5568 
	#RTC_EVTENSET_COMPARE3_EÇbËd
 (1ULè

	)

5569 
	#RTC_EVTENSET_COMPARE3_S‘
 (1ULè

	)

5572 
	#RTC_EVTENSET_COMPARE2_Pos
 (18ULè

	)

5573 
	#RTC_EVTENSET_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE2_Pos
è

	)

5574 
	#RTC_EVTENSET_COMPARE2_Di§bËd
 (0ULè

	)

5575 
	#RTC_EVTENSET_COMPARE2_EÇbËd
 (1ULè

	)

5576 
	#RTC_EVTENSET_COMPARE2_S‘
 (1ULè

	)

5579 
	#RTC_EVTENSET_COMPARE1_Pos
 (17ULè

	)

5580 
	#RTC_EVTENSET_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE1_Pos
è

	)

5581 
	#RTC_EVTENSET_COMPARE1_Di§bËd
 (0ULè

	)

5582 
	#RTC_EVTENSET_COMPARE1_EÇbËd
 (1ULè

	)

5583 
	#RTC_EVTENSET_COMPARE1_S‘
 (1ULè

	)

5586 
	#RTC_EVTENSET_COMPARE0_Pos
 (16ULè

	)

5587 
	#RTC_EVTENSET_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENSET_COMPARE0_Pos
è

	)

5588 
	#RTC_EVTENSET_COMPARE0_Di§bËd
 (0ULè

	)

5589 
	#RTC_EVTENSET_COMPARE0_EÇbËd
 (1ULè

	)

5590 
	#RTC_EVTENSET_COMPARE0_S‘
 (1ULè

	)

5593 
	#RTC_EVTENSET_OVRFLW_Pos
 (1ULè

	)

5594 
	#RTC_EVTENSET_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENSET_OVRFLW_Pos
è

	)

5595 
	#RTC_EVTENSET_OVRFLW_Di§bËd
 (0ULè

	)

5596 
	#RTC_EVTENSET_OVRFLW_EÇbËd
 (1ULè

	)

5597 
	#RTC_EVTENSET_OVRFLW_S‘
 (1ULè

	)

5600 
	#RTC_EVTENSET_TICK_Pos
 (0ULè

	)

5601 
	#RTC_EVTENSET_TICK_Msk
 (0x1UL << 
RTC_EVTENSET_TICK_Pos
è

	)

5602 
	#RTC_EVTENSET_TICK_Di§bËd
 (0ULè

	)

5603 
	#RTC_EVTENSET_TICK_EÇbËd
 (1ULè

	)

5604 
	#RTC_EVTENSET_TICK_S‘
 (1ULè

	)

5610 
	#RTC_EVTENCLR_COMPARE3_Pos
 (19ULè

	)

5611 
	#RTC_EVTENCLR_COMPARE3_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE3_Pos
è

	)

5612 
	#RTC_EVTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

5613 
	#RTC_EVTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

5614 
	#RTC_EVTENCLR_COMPARE3_CË¬
 (1ULè

	)

5617 
	#RTC_EVTENCLR_COMPARE2_Pos
 (18ULè

	)

5618 
	#RTC_EVTENCLR_COMPARE2_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE2_Pos
è

	)

5619 
	#RTC_EVTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

5620 
	#RTC_EVTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

5621 
	#RTC_EVTENCLR_COMPARE2_CË¬
 (1ULè

	)

5624 
	#RTC_EVTENCLR_COMPARE1_Pos
 (17ULè

	)

5625 
	#RTC_EVTENCLR_COMPARE1_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE1_Pos
è

	)

5626 
	#RTC_EVTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

5627 
	#RTC_EVTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

5628 
	#RTC_EVTENCLR_COMPARE1_CË¬
 (1ULè

	)

5631 
	#RTC_EVTENCLR_COMPARE0_Pos
 (16ULè

	)

5632 
	#RTC_EVTENCLR_COMPARE0_Msk
 (0x1UL << 
RTC_EVTENCLR_COMPARE0_Pos
è

	)

5633 
	#RTC_EVTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

5634 
	#RTC_EVTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

5635 
	#RTC_EVTENCLR_COMPARE0_CË¬
 (1ULè

	)

5638 
	#RTC_EVTENCLR_OVRFLW_Pos
 (1ULè

	)

5639 
	#RTC_EVTENCLR_OVRFLW_Msk
 (0x1UL << 
RTC_EVTENCLR_OVRFLW_Pos
è

	)

5640 
	#RTC_EVTENCLR_OVRFLW_Di§bËd
 (0ULè

	)

5641 
	#RTC_EVTENCLR_OVRFLW_EÇbËd
 (1ULè

	)

5642 
	#RTC_EVTENCLR_OVRFLW_CË¬
 (1ULè

	)

5645 
	#RTC_EVTENCLR_TICK_Pos
 (0ULè

	)

5646 
	#RTC_EVTENCLR_TICK_Msk
 (0x1UL << 
RTC_EVTENCLR_TICK_Pos
è

	)

5647 
	#RTC_EVTENCLR_TICK_Di§bËd
 (0ULè

	)

5648 
	#RTC_EVTENCLR_TICK_EÇbËd
 (1ULè

	)

5649 
	#RTC_EVTENCLR_TICK_CË¬
 (1ULè

	)

5655 
	#RTC_COUNTER_COUNTER_Pos
 (0ULè

	)

5656 
	#RTC_COUNTER_COUNTER_Msk
 (0xFFFFFFUL << 
RTC_COUNTER_COUNTER_Pos
è

	)

5662 
	#RTC_PRESCALER_PRESCALER_Pos
 (0ULè

	)

5663 
	#RTC_PRESCALER_PRESCALER_Msk
 (0xFFFUL << 
RTC_PRESCALER_PRESCALER_Pos
è

	)

5669 
	#RTC_CC_COMPARE_Pos
 (0ULè

	)

5670 
	#RTC_CC_COMPARE_Msk
 (0xFFFFFFUL << 
RTC_CC_COMPARE_Pos
è

	)

5676 
	#RTC_POWER_POWER_Pos
 (0ULè

	)

5677 
	#RTC_POWER_POWER_Msk
 (0x1UL << 
RTC_POWER_POWER_Pos
è

	)

5678 
	#RTC_POWER_POWER_Di§bËd
 (0ULè

	)

5679 
	#RTC_POWER_POWER_EÇbËd
 (1ULè

	)

5689 
	#SPI_INTENSET_READY_Pos
 (2ULè

	)

5690 
	#SPI_INTENSET_READY_Msk
 (0x1UL << 
SPI_INTENSET_READY_Pos
è

	)

5691 
	#SPI_INTENSET_READY_Di§bËd
 (0ULè

	)

5692 
	#SPI_INTENSET_READY_EÇbËd
 (1ULè

	)

5693 
	#SPI_INTENSET_READY_S‘
 (1ULè

	)

5699 
	#SPI_INTENCLR_READY_Pos
 (2ULè

	)

5700 
	#SPI_INTENCLR_READY_Msk
 (0x1UL << 
SPI_INTENCLR_READY_Pos
è

	)

5701 
	#SPI_INTENCLR_READY_Di§bËd
 (0ULè

	)

5702 
	#SPI_INTENCLR_READY_EÇbËd
 (1ULè

	)

5703 
	#SPI_INTENCLR_READY_CË¬
 (1ULè

	)

5709 
	#SPI_ENABLE_ENABLE_Pos
 (0ULè

	)

5710 
	#SPI_ENABLE_ENABLE_Msk
 (0x7UL << 
SPI_ENABLE_ENABLE_Pos
è

	)

5711 
	#SPI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

5712 
	#SPI_ENABLE_ENABLE_EÇbËd
 (0x01ULè

	)

5718 
	#SPI_RXD_RXD_Pos
 (0ULè

	)

5719 
	#SPI_RXD_RXD_Msk
 (0xFFUL << 
SPI_RXD_RXD_Pos
è

	)

5725 
	#SPI_TXD_TXD_Pos
 (0ULè

	)

5726 
	#SPI_TXD_TXD_Msk
 (0xFFUL << 
SPI_TXD_TXD_Pos
è

	)

5732 
	#SPI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5733 
	#SPI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPI_FREQUENCY_FREQUENCY_Pos
è

	)

5734 
	#SPI_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

5735 
	#SPI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

5736 
	#SPI_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

5737 
	#SPI_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

5738 
	#SPI_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

5739 
	#SPI_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

5740 
	#SPI_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

5746 
	#SPI_CONFIG_CPOL_Pos
 (2ULè

	)

5747 
	#SPI_CONFIG_CPOL_Msk
 (0x1UL << 
SPI_CONFIG_CPOL_Pos
è

	)

5748 
	#SPI_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

5749 
	#SPI_CONFIG_CPOL_AùiveLow
 (1ULè

	)

5752 
	#SPI_CONFIG_CPHA_Pos
 (1ULè

	)

5753 
	#SPI_CONFIG_CPHA_Msk
 (0x1UL << 
SPI_CONFIG_CPHA_Pos
è

	)

5754 
	#SPI_CONFIG_CPHA_L—dšg
 (0ULè

	)

5755 
	#SPI_CONFIG_CPHA_T¿šg
 (1ULè

	)

5758 
	#SPI_CONFIG_ORDER_Pos
 (0ULè

	)

5759 
	#SPI_CONFIG_ORDER_Msk
 (0x1UL << 
SPI_CONFIG_ORDER_Pos
è

	)

5760 
	#SPI_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

5761 
	#SPI_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

5767 
	#SPI_POWER_POWER_Pos
 (0ULè

	)

5768 
	#SPI_POWER_POWER_Msk
 (0x1UL << 
SPI_POWER_POWER_Pos
è

	)

5769 
	#SPI_POWER_POWER_Di§bËd
 (0ULè

	)

5770 
	#SPI_POWER_POWER_EÇbËd
 (1ULè

	)

5780 
	#SPIM_INTENSET_STARTED_Pos
 (19ULè

	)

5781 
	#SPIM_INTENSET_STARTED_Msk
 (0x1UL << 
SPIM_INTENSET_STARTED_Pos
è

	)

5782 
	#SPIM_INTENSET_STARTED_Di§bËd
 (0ULè

	)

5783 
	#SPIM_INTENSET_STARTED_EÇbËd
 (1ULè

	)

5784 
	#SPIM_INTENSET_STARTED_S‘
 (1ULè

	)

5787 
	#SPIM_INTENSET_ENDTX_Pos
 (8ULè

	)

5788 
	#SPIM_INTENSET_ENDTX_Msk
 (0x1UL << 
SPIM_INTENSET_ENDTX_Pos
è

	)

5789 
	#SPIM_INTENSET_ENDTX_Di§bËd
 (0ULè

	)

5790 
	#SPIM_INTENSET_ENDTX_EÇbËd
 (1ULè

	)

5791 
	#SPIM_INTENSET_ENDTX_S‘
 (1ULè

	)

5794 
	#SPIM_INTENSET_ENDRX_Pos
 (4ULè

	)

5795 
	#SPIM_INTENSET_ENDRX_Msk
 (0x1UL << 
SPIM_INTENSET_ENDRX_Pos
è

	)

5796 
	#SPIM_INTENSET_ENDRX_Di§bËd
 (0ULè

	)

5797 
	#SPIM_INTENSET_ENDRX_EÇbËd
 (1ULè

	)

5798 
	#SPIM_INTENSET_ENDRX_S‘
 (1ULè

	)

5801 
	#SPIM_INTENSET_STOPPED_Pos
 (1ULè

	)

5802 
	#SPIM_INTENSET_STOPPED_Msk
 (0x1UL << 
SPIM_INTENSET_STOPPED_Pos
è

	)

5803 
	#SPIM_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

5804 
	#SPIM_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

5805 
	#SPIM_INTENSET_STOPPED_S‘
 (1ULè

	)

5811 
	#SPIM_INTENCLR_STARTED_Pos
 (19ULè

	)

5812 
	#SPIM_INTENCLR_STARTED_Msk
 (0x1UL << 
SPIM_INTENCLR_STARTED_Pos
è

	)

5813 
	#SPIM_INTENCLR_STARTED_Di§bËd
 (0ULè

	)

5814 
	#SPIM_INTENCLR_STARTED_EÇbËd
 (1ULè

	)

5815 
	#SPIM_INTENCLR_STARTED_CË¬
 (1ULè

	)

5818 
	#SPIM_INTENCLR_ENDTX_Pos
 (8ULè

	)

5819 
	#SPIM_INTENCLR_ENDTX_Msk
 (0x1UL << 
SPIM_INTENCLR_ENDTX_Pos
è

	)

5820 
	#SPIM_INTENCLR_ENDTX_Di§bËd
 (0ULè

	)

5821 
	#SPIM_INTENCLR_ENDTX_EÇbËd
 (1ULè

	)

5822 
	#SPIM_INTENCLR_ENDTX_CË¬
 (1ULè

	)

5825 
	#SPIM_INTENCLR_ENDRX_Pos
 (4ULè

	)

5826 
	#SPIM_INTENCLR_ENDRX_Msk
 (0x1UL << 
SPIM_INTENCLR_ENDRX_Pos
è

	)

5827 
	#SPIM_INTENCLR_ENDRX_Di§bËd
 (0ULè

	)

5828 
	#SPIM_INTENCLR_ENDRX_EÇbËd
 (1ULè

	)

5829 
	#SPIM_INTENCLR_ENDRX_CË¬
 (1ULè

	)

5832 
	#SPIM_INTENCLR_STOPPED_Pos
 (1ULè

	)

5833 
	#SPIM_INTENCLR_STOPPED_Msk
 (0x1UL << 
SPIM_INTENCLR_STOPPED_Pos
è

	)

5834 
	#SPIM_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

5835 
	#SPIM_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

5836 
	#SPIM_INTENCLR_STOPPED_CË¬
 (1ULè

	)

5842 
	#SPIM_ENABLE_ENABLE_Pos
 (0ULè

	)

5843 
	#SPIM_ENABLE_ENABLE_Msk
 (0xFUL << 
SPIM_ENABLE_ENABLE_Pos
è

	)

5844 
	#SPIM_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

5845 
	#SPIM_ENABLE_ENABLE_EÇbËd
 (0x07ULè

	)

5851 
	#SPIM_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

5852 
	#SPIM_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
SPIM_FREQUENCY_FREQUENCY_Pos
è

	)

5853 
	#SPIM_FREQUENCY_FREQUENCY_K125
 (0x02000000ULè

	)

5854 
	#SPIM_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

5855 
	#SPIM_FREQUENCY_FREQUENCY_K500
 (0x08000000ULè

	)

5856 
	#SPIM_FREQUENCY_FREQUENCY_M1
 (0x10000000ULè

	)

5857 
	#SPIM_FREQUENCY_FREQUENCY_M2
 (0x20000000ULè

	)

5858 
	#SPIM_FREQUENCY_FREQUENCY_M4
 (0x40000000ULè

	)

5859 
	#SPIM_FREQUENCY_FREQUENCY_M8
 (0x80000000ULè

	)

5865 
	#SPIM_RXD_PTR_PTR_Pos
 (0ULè

	)

5866 
	#SPIM_RXD_PTR_PTR_Msk
 (0xFFFFFFFFUL << 
SPIM_RXD_PTR_PTR_Pos
è

	)

5872 
	#SPIM_RXD_MAXCNT_MAXCNT_Pos
 (0ULè

	)

5873 
	#SPIM_RXD_MAXCNT_MAXCNT_Msk
 (0xFFUL << 
SPIM_RXD_MAXCNT_MAXCNT_Pos
è

	)

5879 
	#SPIM_RXD_AMOUNT_AMOUNT_Pos
 (0ULè

	)

5880 
	#SPIM_RXD_AMOUNT_AMOUNT_Msk
 (0xFFUL << 
SPIM_RXD_AMOUNT_AMOUNT_Pos
è

	)

5886 
	#SPIM_TXD_PTR_PTR_Pos
 (0ULè

	)

5887 
	#SPIM_TXD_PTR_PTR_Msk
 (0xFFFFFFFFUL << 
SPIM_TXD_PTR_PTR_Pos
è

	)

5893 
	#SPIM_TXD_MAXCNT_MAXCNT_Pos
 (0ULè

	)

5894 
	#SPIM_TXD_MAXCNT_MAXCNT_Msk
 (0xFFUL << 
SPIM_TXD_MAXCNT_MAXCNT_Pos
è

	)

5900 
	#SPIM_TXD_AMOUNT_AMOUNT_Pos
 (0ULè

	)

5901 
	#SPIM_TXD_AMOUNT_AMOUNT_Msk
 (0xFFUL << 
SPIM_TXD_AMOUNT_AMOUNT_Pos
è

	)

5907 
	#SPIM_CONFIG_CPOL_Pos
 (2ULè

	)

5908 
	#SPIM_CONFIG_CPOL_Msk
 (0x1UL << 
SPIM_CONFIG_CPOL_Pos
è

	)

5909 
	#SPIM_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

5910 
	#SPIM_CONFIG_CPOL_AùiveLow
 (1ULè

	)

5913 
	#SPIM_CONFIG_CPHA_Pos
 (1ULè

	)

5914 
	#SPIM_CONFIG_CPHA_Msk
 (0x1UL << 
SPIM_CONFIG_CPHA_Pos
è

	)

5915 
	#SPIM_CONFIG_CPHA_L—dšg
 (0ULè

	)

5916 
	#SPIM_CONFIG_CPHA_T¿šg
 (1ULè

	)

5919 
	#SPIM_CONFIG_ORDER_Pos
 (0ULè

	)

5920 
	#SPIM_CONFIG_ORDER_Msk
 (0x1UL << 
SPIM_CONFIG_ORDER_Pos
è

	)

5921 
	#SPIM_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

5922 
	#SPIM_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

5928 
	#SPIM_ORC_ORC_Pos
 (0ULè

	)

5929 
	#SPIM_ORC_ORC_Msk
 (0xFFUL << 
SPIM_ORC_ORC_Pos
è

	)

5935 
	#SPIM_POWER_POWER_Pos
 (0ULè

	)

5936 
	#SPIM_POWER_POWER_Msk
 (0x1UL << 
SPIM_POWER_POWER_Pos
è

	)

5937 
	#SPIM_POWER_POWER_Di§bËd
 (0ULè

	)

5938 
	#SPIM_POWER_POWER_EÇbËd
 (1ULè

	)

5948 
	#SPIS_SHORTS_END_ACQUIRE_Pos
 (2ULè

	)

5949 
	#SPIS_SHORTS_END_ACQUIRE_Msk
 (0x1UL << 
SPIS_SHORTS_END_ACQUIRE_Pos
è

	)

5950 
	#SPIS_SHORTS_END_ACQUIRE_Di§bËd
 (0ULè

	)

5951 
	#SPIS_SHORTS_END_ACQUIRE_EÇbËd
 (1ULè

	)

5957 
	#SPIS_INTENSET_ACQUIRED_Pos
 (10ULè

	)

5958 
	#SPIS_INTENSET_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENSET_ACQUIRED_Pos
è

	)

5959 
	#SPIS_INTENSET_ACQUIRED_Di§bËd
 (0ULè

	)

5960 
	#SPIS_INTENSET_ACQUIRED_EÇbËd
 (1ULè

	)

5961 
	#SPIS_INTENSET_ACQUIRED_S‘
 (1ULè

	)

5964 
	#SPIS_INTENSET_ENDRX_Pos
 (4ULè

	)

5965 
	#SPIS_INTENSET_ENDRX_Msk
 (0x1UL << 
SPIS_INTENSET_ENDRX_Pos
è

	)

5966 
	#SPIS_INTENSET_ENDRX_Di§bËd
 (0ULè

	)

5967 
	#SPIS_INTENSET_ENDRX_EÇbËd
 (1ULè

	)

5968 
	#SPIS_INTENSET_ENDRX_S‘
 (1ULè

	)

5971 
	#SPIS_INTENSET_END_Pos
 (1ULè

	)

5972 
	#SPIS_INTENSET_END_Msk
 (0x1UL << 
SPIS_INTENSET_END_Pos
è

	)

5973 
	#SPIS_INTENSET_END_Di§bËd
 (0ULè

	)

5974 
	#SPIS_INTENSET_END_EÇbËd
 (1ULè

	)

5975 
	#SPIS_INTENSET_END_S‘
 (1ULè

	)

5981 
	#SPIS_INTENCLR_ACQUIRED_Pos
 (10ULè

	)

5982 
	#SPIS_INTENCLR_ACQUIRED_Msk
 (0x1UL << 
SPIS_INTENCLR_ACQUIRED_Pos
è

	)

5983 
	#SPIS_INTENCLR_ACQUIRED_Di§bËd
 (0ULè

	)

5984 
	#SPIS_INTENCLR_ACQUIRED_EÇbËd
 (1ULè

	)

5985 
	#SPIS_INTENCLR_ACQUIRED_CË¬
 (1ULè

	)

5988 
	#SPIS_INTENCLR_ENDRX_Pos
 (4ULè

	)

5989 
	#SPIS_INTENCLR_ENDRX_Msk
 (0x1UL << 
SPIS_INTENCLR_ENDRX_Pos
è

	)

5990 
	#SPIS_INTENCLR_ENDRX_Di§bËd
 (0ULè

	)

5991 
	#SPIS_INTENCLR_ENDRX_EÇbËd
 (1ULè

	)

5992 
	#SPIS_INTENCLR_ENDRX_CË¬
 (1ULè

	)

5995 
	#SPIS_INTENCLR_END_Pos
 (1ULè

	)

5996 
	#SPIS_INTENCLR_END_Msk
 (0x1UL << 
SPIS_INTENCLR_END_Pos
è

	)

5997 
	#SPIS_INTENCLR_END_Di§bËd
 (0ULè

	)

5998 
	#SPIS_INTENCLR_END_EÇbËd
 (1ULè

	)

5999 
	#SPIS_INTENCLR_END_CË¬
 (1ULè

	)

6005 
	#SPIS_SEMSTAT_SEMSTAT_Pos
 (0ULè

	)

6006 
	#SPIS_SEMSTAT_SEMSTAT_Msk
 (0x3UL << 
SPIS_SEMSTAT_SEMSTAT_Pos
è

	)

6007 
	#SPIS_SEMSTAT_SEMSTAT_F»e
 (0x00ULè

	)

6008 
	#SPIS_SEMSTAT_SEMSTAT_CPU
 (0x01ULè

	)

6009 
	#SPIS_SEMSTAT_SEMSTAT_SPIS
 (0x02ULè

	)

6010 
	#SPIS_SEMSTAT_SEMSTAT_CPUP’dšg
 (0x03ULè

	)

6016 
	#SPIS_STATUS_OVERFLOW_Pos
 (1ULè

	)

6017 
	#SPIS_STATUS_OVERFLOW_Msk
 (0x1UL << 
SPIS_STATUS_OVERFLOW_Pos
è

	)

6018 
	#SPIS_STATUS_OVERFLOW_NÙP»£Á
 (0ULè

	)

6019 
	#SPIS_STATUS_OVERFLOW_P»£Á
 (1ULè

	)

6020 
	#SPIS_STATUS_OVERFLOW_CË¬
 (1ULè

	)

6023 
	#SPIS_STATUS_OVERREAD_Pos
 (0ULè

	)

6024 
	#SPIS_STATUS_OVERREAD_Msk
 (0x1UL << 
SPIS_STATUS_OVERREAD_Pos
è

	)

6025 
	#SPIS_STATUS_OVERREAD_NÙP»£Á
 (0ULè

	)

6026 
	#SPIS_STATUS_OVERREAD_P»£Á
 (1ULè

	)

6027 
	#SPIS_STATUS_OVERREAD_CË¬
 (1ULè

	)

6033 
	#SPIS_ENABLE_ENABLE_Pos
 (0ULè

	)

6034 
	#SPIS_ENABLE_ENABLE_Msk
 (0x7UL << 
SPIS_ENABLE_ENABLE_Pos
è

	)

6035 
	#SPIS_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6036 
	#SPIS_ENABLE_ENABLE_EÇbËd
 (0x02ULè

	)

6042 
	#SPIS_MAXRX_MAXRX_Pos
 (0ULè

	)

6043 
	#SPIS_MAXRX_MAXRX_Msk
 (0xFFUL << 
SPIS_MAXRX_MAXRX_Pos
è

	)

6049 
	#SPIS_AMOUNTRX_AMOUNTRX_Pos
 (0ULè

	)

6050 
	#SPIS_AMOUNTRX_AMOUNTRX_Msk
 (0xFFUL << 
SPIS_AMOUNTRX_AMOUNTRX_Pos
è

	)

6056 
	#SPIS_MAXTX_MAXTX_Pos
 (0ULè

	)

6057 
	#SPIS_MAXTX_MAXTX_Msk
 (0xFFUL << 
SPIS_MAXTX_MAXTX_Pos
è

	)

6063 
	#SPIS_AMOUNTTX_AMOUNTTX_Pos
 (0ULè

	)

6064 
	#SPIS_AMOUNTTX_AMOUNTTX_Msk
 (0xFFUL << 
SPIS_AMOUNTTX_AMOUNTTX_Pos
è

	)

6070 
	#SPIS_CONFIG_CPOL_Pos
 (2ULè

	)

6071 
	#SPIS_CONFIG_CPOL_Msk
 (0x1UL << 
SPIS_CONFIG_CPOL_Pos
è

	)

6072 
	#SPIS_CONFIG_CPOL_AùiveHigh
 (0ULè

	)

6073 
	#SPIS_CONFIG_CPOL_AùiveLow
 (1ULè

	)

6076 
	#SPIS_CONFIG_CPHA_Pos
 (1ULè

	)

6077 
	#SPIS_CONFIG_CPHA_Msk
 (0x1UL << 
SPIS_CONFIG_CPHA_Pos
è

	)

6078 
	#SPIS_CONFIG_CPHA_L—dšg
 (0ULè

	)

6079 
	#SPIS_CONFIG_CPHA_T¿šg
 (1ULè

	)

6082 
	#SPIS_CONFIG_ORDER_Pos
 (0ULè

	)

6083 
	#SPIS_CONFIG_ORDER_Msk
 (0x1UL << 
SPIS_CONFIG_ORDER_Pos
è

	)

6084 
	#SPIS_CONFIG_ORDER_MsbFœ¡
 (0ULè

	)

6085 
	#SPIS_CONFIG_ORDER_LsbFœ¡
 (1ULè

	)

6091 
	#SPIS_DEF_DEF_Pos
 (0ULè

	)

6092 
	#SPIS_DEF_DEF_Msk
 (0xFFUL << 
SPIS_DEF_DEF_Pos
è

	)

6098 
	#SPIS_ORC_ORC_Pos
 (0ULè

	)

6099 
	#SPIS_ORC_ORC_Msk
 (0xFFUL << 
SPIS_ORC_ORC_Pos
è

	)

6105 
	#SPIS_POWER_POWER_Pos
 (0ULè

	)

6106 
	#SPIS_POWER_POWER_Msk
 (0x1UL << 
SPIS_POWER_POWER_Pos
è

	)

6107 
	#SPIS_POWER_POWER_Di§bËd
 (0ULè

	)

6108 
	#SPIS_POWER_POWER_EÇbËd
 (1ULè

	)

6118 
	#TEMP_INTENSET_DATARDY_Pos
 (0ULè

	)

6119 
	#TEMP_INTENSET_DATARDY_Msk
 (0x1UL << 
TEMP_INTENSET_DATARDY_Pos
è

	)

6120 
	#TEMP_INTENSET_DATARDY_Di§bËd
 (0ULè

	)

6121 
	#TEMP_INTENSET_DATARDY_EÇbËd
 (1ULè

	)

6122 
	#TEMP_INTENSET_DATARDY_S‘
 (1ULè

	)

6128 
	#TEMP_INTENCLR_DATARDY_Pos
 (0ULè

	)

6129 
	#TEMP_INTENCLR_DATARDY_Msk
 (0x1UL << 
TEMP_INTENCLR_DATARDY_Pos
è

	)

6130 
	#TEMP_INTENCLR_DATARDY_Di§bËd
 (0ULè

	)

6131 
	#TEMP_INTENCLR_DATARDY_EÇbËd
 (1ULè

	)

6132 
	#TEMP_INTENCLR_DATARDY_CË¬
 (1ULè

	)

6138 
	#TEMP_POWER_POWER_Pos
 (0ULè

	)

6139 
	#TEMP_POWER_POWER_Msk
 (0x1UL << 
TEMP_POWER_POWER_Pos
è

	)

6140 
	#TEMP_POWER_POWER_Di§bËd
 (0ULè

	)

6141 
	#TEMP_POWER_POWER_EÇbËd
 (1ULè

	)

6151 
	#TIMER_SHORTS_COMPARE3_STOP_Pos
 (11ULè

	)

6152 
	#TIMER_SHORTS_COMPARE3_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_STOP_Pos
è

	)

6153 
	#TIMER_SHORTS_COMPARE3_STOP_Di§bËd
 (0ULè

	)

6154 
	#TIMER_SHORTS_COMPARE3_STOP_EÇbËd
 (1ULè

	)

6157 
	#TIMER_SHORTS_COMPARE2_STOP_Pos
 (10ULè

	)

6158 
	#TIMER_SHORTS_COMPARE2_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_STOP_Pos
è

	)

6159 
	#TIMER_SHORTS_COMPARE2_STOP_Di§bËd
 (0ULè

	)

6160 
	#TIMER_SHORTS_COMPARE2_STOP_EÇbËd
 (1ULè

	)

6163 
	#TIMER_SHORTS_COMPARE1_STOP_Pos
 (9ULè

	)

6164 
	#TIMER_SHORTS_COMPARE1_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_STOP_Pos
è

	)

6165 
	#TIMER_SHORTS_COMPARE1_STOP_Di§bËd
 (0ULè

	)

6166 
	#TIMER_SHORTS_COMPARE1_STOP_EÇbËd
 (1ULè

	)

6169 
	#TIMER_SHORTS_COMPARE0_STOP_Pos
 (8ULè

	)

6170 
	#TIMER_SHORTS_COMPARE0_STOP_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_STOP_Pos
è

	)

6171 
	#TIMER_SHORTS_COMPARE0_STOP_Di§bËd
 (0ULè

	)

6172 
	#TIMER_SHORTS_COMPARE0_STOP_EÇbËd
 (1ULè

	)

6175 
	#TIMER_SHORTS_COMPARE3_CLEAR_Pos
 (3ULè

	)

6176 
	#TIMER_SHORTS_COMPARE3_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE3_CLEAR_Pos
è

	)

6177 
	#TIMER_SHORTS_COMPARE3_CLEAR_Di§bËd
 (0ULè

	)

6178 
	#TIMER_SHORTS_COMPARE3_CLEAR_EÇbËd
 (1ULè

	)

6181 
	#TIMER_SHORTS_COMPARE2_CLEAR_Pos
 (2ULè

	)

6182 
	#TIMER_SHORTS_COMPARE2_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE2_CLEAR_Pos
è

	)

6183 
	#TIMER_SHORTS_COMPARE2_CLEAR_Di§bËd
 (0ULè

	)

6184 
	#TIMER_SHORTS_COMPARE2_CLEAR_EÇbËd
 (1ULè

	)

6187 
	#TIMER_SHORTS_COMPARE1_CLEAR_Pos
 (1ULè

	)

6188 
	#TIMER_SHORTS_COMPARE1_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE1_CLEAR_Pos
è

	)

6189 
	#TIMER_SHORTS_COMPARE1_CLEAR_Di§bËd
 (0ULè

	)

6190 
	#TIMER_SHORTS_COMPARE1_CLEAR_EÇbËd
 (1ULè

	)

6193 
	#TIMER_SHORTS_COMPARE0_CLEAR_Pos
 (0ULè

	)

6194 
	#TIMER_SHORTS_COMPARE0_CLEAR_Msk
 (0x1UL << 
TIMER_SHORTS_COMPARE0_CLEAR_Pos
è

	)

6195 
	#TIMER_SHORTS_COMPARE0_CLEAR_Di§bËd
 (0ULè

	)

6196 
	#TIMER_SHORTS_COMPARE0_CLEAR_EÇbËd
 (1ULè

	)

6202 
	#TIMER_INTENSET_COMPARE3_Pos
 (19ULè

	)

6203 
	#TIMER_INTENSET_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE3_Pos
è

	)

6204 
	#TIMER_INTENSET_COMPARE3_Di§bËd
 (0ULè

	)

6205 
	#TIMER_INTENSET_COMPARE3_EÇbËd
 (1ULè

	)

6206 
	#TIMER_INTENSET_COMPARE3_S‘
 (1ULè

	)

6209 
	#TIMER_INTENSET_COMPARE2_Pos
 (18ULè

	)

6210 
	#TIMER_INTENSET_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE2_Pos
è

	)

6211 
	#TIMER_INTENSET_COMPARE2_Di§bËd
 (0ULè

	)

6212 
	#TIMER_INTENSET_COMPARE2_EÇbËd
 (1ULè

	)

6213 
	#TIMER_INTENSET_COMPARE2_S‘
 (1ULè

	)

6216 
	#TIMER_INTENSET_COMPARE1_Pos
 (17ULè

	)

6217 
	#TIMER_INTENSET_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE1_Pos
è

	)

6218 
	#TIMER_INTENSET_COMPARE1_Di§bËd
 (0ULè

	)

6219 
	#TIMER_INTENSET_COMPARE1_EÇbËd
 (1ULè

	)

6220 
	#TIMER_INTENSET_COMPARE1_S‘
 (1ULè

	)

6223 
	#TIMER_INTENSET_COMPARE0_Pos
 (16ULè

	)

6224 
	#TIMER_INTENSET_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENSET_COMPARE0_Pos
è

	)

6225 
	#TIMER_INTENSET_COMPARE0_Di§bËd
 (0ULè

	)

6226 
	#TIMER_INTENSET_COMPARE0_EÇbËd
 (1ULè

	)

6227 
	#TIMER_INTENSET_COMPARE0_S‘
 (1ULè

	)

6233 
	#TIMER_INTENCLR_COMPARE3_Pos
 (19ULè

	)

6234 
	#TIMER_INTENCLR_COMPARE3_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE3_Pos
è

	)

6235 
	#TIMER_INTENCLR_COMPARE3_Di§bËd
 (0ULè

	)

6236 
	#TIMER_INTENCLR_COMPARE3_EÇbËd
 (1ULè

	)

6237 
	#TIMER_INTENCLR_COMPARE3_CË¬
 (1ULè

	)

6240 
	#TIMER_INTENCLR_COMPARE2_Pos
 (18ULè

	)

6241 
	#TIMER_INTENCLR_COMPARE2_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE2_Pos
è

	)

6242 
	#TIMER_INTENCLR_COMPARE2_Di§bËd
 (0ULè

	)

6243 
	#TIMER_INTENCLR_COMPARE2_EÇbËd
 (1ULè

	)

6244 
	#TIMER_INTENCLR_COMPARE2_CË¬
 (1ULè

	)

6247 
	#TIMER_INTENCLR_COMPARE1_Pos
 (17ULè

	)

6248 
	#TIMER_INTENCLR_COMPARE1_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE1_Pos
è

	)

6249 
	#TIMER_INTENCLR_COMPARE1_Di§bËd
 (0ULè

	)

6250 
	#TIMER_INTENCLR_COMPARE1_EÇbËd
 (1ULè

	)

6251 
	#TIMER_INTENCLR_COMPARE1_CË¬
 (1ULè

	)

6254 
	#TIMER_INTENCLR_COMPARE0_Pos
 (16ULè

	)

6255 
	#TIMER_INTENCLR_COMPARE0_Msk
 (0x1UL << 
TIMER_INTENCLR_COMPARE0_Pos
è

	)

6256 
	#TIMER_INTENCLR_COMPARE0_Di§bËd
 (0ULè

	)

6257 
	#TIMER_INTENCLR_COMPARE0_EÇbËd
 (1ULè

	)

6258 
	#TIMER_INTENCLR_COMPARE0_CË¬
 (1ULè

	)

6264 
	#TIMER_MODE_MODE_Pos
 (0ULè

	)

6265 
	#TIMER_MODE_MODE_Msk
 (0x1UL << 
TIMER_MODE_MODE_Pos
è

	)

6266 
	#TIMER_MODE_MODE_Tim”
 (0ULè

	)

6267 
	#TIMER_MODE_MODE_CouÁ”
 (1ULè

	)

6273 
	#TIMER_BITMODE_BITMODE_Pos
 (0ULè

	)

6274 
	#TIMER_BITMODE_BITMODE_Msk
 (0x3UL << 
TIMER_BITMODE_BITMODE_Pos
è

	)

6275 
	#TIMER_BITMODE_BITMODE_16B™
 (0x00ULè

	)

6276 
	#TIMER_BITMODE_BITMODE_08B™
 (0x01ULè

	)

6277 
	#TIMER_BITMODE_BITMODE_24B™
 (0x02ULè

	)

6278 
	#TIMER_BITMODE_BITMODE_32B™
 (0x03ULè

	)

6284 
	#TIMER_PRESCALER_PRESCALER_Pos
 (0ULè

	)

6285 
	#TIMER_PRESCALER_PRESCALER_Msk
 (0xFUL << 
TIMER_PRESCALER_PRESCALER_Pos
è

	)

6291 
	#TIMER_POWER_POWER_Pos
 (0ULè

	)

6292 
	#TIMER_POWER_POWER_Msk
 (0x1UL << 
TIMER_POWER_POWER_Pos
è

	)

6293 
	#TIMER_POWER_POWER_Di§bËd
 (0ULè

	)

6294 
	#TIMER_POWER_POWER_EÇbËd
 (1ULè

	)

6304 
	#TWI_SHORTS_BB_STOP_Pos
 (1ULè

	)

6305 
	#TWI_SHORTS_BB_STOP_Msk
 (0x1UL << 
TWI_SHORTS_BB_STOP_Pos
è

	)

6306 
	#TWI_SHORTS_BB_STOP_Di§bËd
 (0ULè

	)

6307 
	#TWI_SHORTS_BB_STOP_EÇbËd
 (1ULè

	)

6310 
	#TWI_SHORTS_BB_SUSPEND_Pos
 (0ULè

	)

6311 
	#TWI_SHORTS_BB_SUSPEND_Msk
 (0x1UL << 
TWI_SHORTS_BB_SUSPEND_Pos
è

	)

6312 
	#TWI_SHORTS_BB_SUSPEND_Di§bËd
 (0ULè

	)

6313 
	#TWI_SHORTS_BB_SUSPEND_EÇbËd
 (1ULè

	)

6319 
	#TWI_INTENSET_SUSPENDED_Pos
 (18ULè

	)

6320 
	#TWI_INTENSET_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENSET_SUSPENDED_Pos
è

	)

6321 
	#TWI_INTENSET_SUSPENDED_Di§bËd
 (0ULè

	)

6322 
	#TWI_INTENSET_SUSPENDED_EÇbËd
 (1ULè

	)

6323 
	#TWI_INTENSET_SUSPENDED_S‘
 (1ULè

	)

6326 
	#TWI_INTENSET_BB_Pos
 (14ULè

	)

6327 
	#TWI_INTENSET_BB_Msk
 (0x1UL << 
TWI_INTENSET_BB_Pos
è

	)

6328 
	#TWI_INTENSET_BB_Di§bËd
 (0ULè

	)

6329 
	#TWI_INTENSET_BB_EÇbËd
 (1ULè

	)

6330 
	#TWI_INTENSET_BB_S‘
 (1ULè

	)

6333 
	#TWI_INTENSET_ERROR_Pos
 (9ULè

	)

6334 
	#TWI_INTENSET_ERROR_Msk
 (0x1UL << 
TWI_INTENSET_ERROR_Pos
è

	)

6335 
	#TWI_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6336 
	#TWI_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6337 
	#TWI_INTENSET_ERROR_S‘
 (1ULè

	)

6340 
	#TWI_INTENSET_TXDSENT_Pos
 (7ULè

	)

6341 
	#TWI_INTENSET_TXDSENT_Msk
 (0x1UL << 
TWI_INTENSET_TXDSENT_Pos
è

	)

6342 
	#TWI_INTENSET_TXDSENT_Di§bËd
 (0ULè

	)

6343 
	#TWI_INTENSET_TXDSENT_EÇbËd
 (1ULè

	)

6344 
	#TWI_INTENSET_TXDSENT_S‘
 (1ULè

	)

6347 
	#TWI_INTENSET_RXDREADY_Pos
 (2ULè

	)

6348 
	#TWI_INTENSET_RXDREADY_Msk
 (0x1UL << 
TWI_INTENSET_RXDREADY_Pos
è

	)

6349 
	#TWI_INTENSET_RXDREADY_Di§bËd
 (0ULè

	)

6350 
	#TWI_INTENSET_RXDREADY_EÇbËd
 (1ULè

	)

6351 
	#TWI_INTENSET_RXDREADY_S‘
 (1ULè

	)

6354 
	#TWI_INTENSET_STOPPED_Pos
 (1ULè

	)

6355 
	#TWI_INTENSET_STOPPED_Msk
 (0x1UL << 
TWI_INTENSET_STOPPED_Pos
è

	)

6356 
	#TWI_INTENSET_STOPPED_Di§bËd
 (0ULè

	)

6357 
	#TWI_INTENSET_STOPPED_EÇbËd
 (1ULè

	)

6358 
	#TWI_INTENSET_STOPPED_S‘
 (1ULè

	)

6364 
	#TWI_INTENCLR_SUSPENDED_Pos
 (18ULè

	)

6365 
	#TWI_INTENCLR_SUSPENDED_Msk
 (0x1UL << 
TWI_INTENCLR_SUSPENDED_Pos
è

	)

6366 
	#TWI_INTENCLR_SUSPENDED_Di§bËd
 (0ULè

	)

6367 
	#TWI_INTENCLR_SUSPENDED_EÇbËd
 (1ULè

	)

6368 
	#TWI_INTENCLR_SUSPENDED_CË¬
 (1ULè

	)

6371 
	#TWI_INTENCLR_BB_Pos
 (14ULè

	)

6372 
	#TWI_INTENCLR_BB_Msk
 (0x1UL << 
TWI_INTENCLR_BB_Pos
è

	)

6373 
	#TWI_INTENCLR_BB_Di§bËd
 (0ULè

	)

6374 
	#TWI_INTENCLR_BB_EÇbËd
 (1ULè

	)

6375 
	#TWI_INTENCLR_BB_CË¬
 (1ULè

	)

6378 
	#TWI_INTENCLR_ERROR_Pos
 (9ULè

	)

6379 
	#TWI_INTENCLR_ERROR_Msk
 (0x1UL << 
TWI_INTENCLR_ERROR_Pos
è

	)

6380 
	#TWI_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6381 
	#TWI_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6382 
	#TWI_INTENCLR_ERROR_CË¬
 (1ULè

	)

6385 
	#TWI_INTENCLR_TXDSENT_Pos
 (7ULè

	)

6386 
	#TWI_INTENCLR_TXDSENT_Msk
 (0x1UL << 
TWI_INTENCLR_TXDSENT_Pos
è

	)

6387 
	#TWI_INTENCLR_TXDSENT_Di§bËd
 (0ULè

	)

6388 
	#TWI_INTENCLR_TXDSENT_EÇbËd
 (1ULè

	)

6389 
	#TWI_INTENCLR_TXDSENT_CË¬
 (1ULè

	)

6392 
	#TWI_INTENCLR_RXDREADY_Pos
 (2ULè

	)

6393 
	#TWI_INTENCLR_RXDREADY_Msk
 (0x1UL << 
TWI_INTENCLR_RXDREADY_Pos
è

	)

6394 
	#TWI_INTENCLR_RXDREADY_Di§bËd
 (0ULè

	)

6395 
	#TWI_INTENCLR_RXDREADY_EÇbËd
 (1ULè

	)

6396 
	#TWI_INTENCLR_RXDREADY_CË¬
 (1ULè

	)

6399 
	#TWI_INTENCLR_STOPPED_Pos
 (1ULè

	)

6400 
	#TWI_INTENCLR_STOPPED_Msk
 (0x1UL << 
TWI_INTENCLR_STOPPED_Pos
è

	)

6401 
	#TWI_INTENCLR_STOPPED_Di§bËd
 (0ULè

	)

6402 
	#TWI_INTENCLR_STOPPED_EÇbËd
 (1ULè

	)

6403 
	#TWI_INTENCLR_STOPPED_CË¬
 (1ULè

	)

6409 
	#TWI_ERRORSRC_DNACK_Pos
 (2ULè

	)

6410 
	#TWI_ERRORSRC_DNACK_Msk
 (0x1UL << 
TWI_ERRORSRC_DNACK_Pos
è

	)

6411 
	#TWI_ERRORSRC_DNACK_NÙP»£Á
 (0ULè

	)

6412 
	#TWI_ERRORSRC_DNACK_P»£Á
 (1ULè

	)

6413 
	#TWI_ERRORSRC_DNACK_CË¬
 (1ULè

	)

6416 
	#TWI_ERRORSRC_ANACK_Pos
 (1ULè

	)

6417 
	#TWI_ERRORSRC_ANACK_Msk
 (0x1UL << 
TWI_ERRORSRC_ANACK_Pos
è

	)

6418 
	#TWI_ERRORSRC_ANACK_NÙP»£Á
 (0ULè

	)

6419 
	#TWI_ERRORSRC_ANACK_P»£Á
 (1ULè

	)

6420 
	#TWI_ERRORSRC_ANACK_CË¬
 (1ULè

	)

6423 
	#TWI_ERRORSRC_OVERRUN_Pos
 (0ULè

	)

6424 
	#TWI_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
TWI_ERRORSRC_OVERRUN_Pos
è

	)

6425 
	#TWI_ERRORSRC_OVERRUN_NÙP»£Á
 (0ULè

	)

6426 
	#TWI_ERRORSRC_OVERRUN_P»£Á
 (1ULè

	)

6427 
	#TWI_ERRORSRC_OVERRUN_CË¬
 (1ULè

	)

6433 
	#TWI_ENABLE_ENABLE_Pos
 (0ULè

	)

6434 
	#TWI_ENABLE_ENABLE_Msk
 (0x7UL << 
TWI_ENABLE_ENABLE_Pos
è

	)

6435 
	#TWI_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6436 
	#TWI_ENABLE_ENABLE_EÇbËd
 (0x05ULè

	)

6442 
	#TWI_RXD_RXD_Pos
 (0ULè

	)

6443 
	#TWI_RXD_RXD_Msk
 (0xFFUL << 
TWI_RXD_RXD_Pos
è

	)

6449 
	#TWI_TXD_TXD_Pos
 (0ULè

	)

6450 
	#TWI_TXD_TXD_Msk
 (0xFFUL << 
TWI_TXD_TXD_Pos
è

	)

6456 
	#TWI_FREQUENCY_FREQUENCY_Pos
 (0ULè

	)

6457 
	#TWI_FREQUENCY_FREQUENCY_Msk
 (0xFFFFFFFFUL << 
TWI_FREQUENCY_FREQUENCY_Pos
è

	)

6458 
	#TWI_FREQUENCY_FREQUENCY_K100
 (0x01980000ULè

	)

6459 
	#TWI_FREQUENCY_FREQUENCY_K250
 (0x04000000ULè

	)

6460 
	#TWI_FREQUENCY_FREQUENCY_K400
 (0x06680000ULè

	)

6466 
	#TWI_ADDRESS_ADDRESS_Pos
 (0ULè

	)

6467 
	#TWI_ADDRESS_ADDRESS_Msk
 (0x7FUL << 
TWI_ADDRESS_ADDRESS_Pos
è

	)

6473 
	#TWI_POWER_POWER_Pos
 (0ULè

	)

6474 
	#TWI_POWER_POWER_Msk
 (0x1UL << 
TWI_POWER_POWER_Pos
è

	)

6475 
	#TWI_POWER_POWER_Di§bËd
 (0ULè

	)

6476 
	#TWI_POWER_POWER_EÇbËd
 (1ULè

	)

6486 
	#UART_SHORTS_NCTS_STOPRX_Pos
 (4ULè

	)

6487 
	#UART_SHORTS_NCTS_STOPRX_Msk
 (0x1UL << 
UART_SHORTS_NCTS_STOPRX_Pos
è

	)

6488 
	#UART_SHORTS_NCTS_STOPRX_Di§bËd
 (0ULè

	)

6489 
	#UART_SHORTS_NCTS_STOPRX_EÇbËd
 (1ULè

	)

6492 
	#UART_SHORTS_CTS_STARTRX_Pos
 (3ULè

	)

6493 
	#UART_SHORTS_CTS_STARTRX_Msk
 (0x1UL << 
UART_SHORTS_CTS_STARTRX_Pos
è

	)

6494 
	#UART_SHORTS_CTS_STARTRX_Di§bËd
 (0ULè

	)

6495 
	#UART_SHORTS_CTS_STARTRX_EÇbËd
 (1ULè

	)

6501 
	#UART_INTENSET_RXTO_Pos
 (17ULè

	)

6502 
	#UART_INTENSET_RXTO_Msk
 (0x1UL << 
UART_INTENSET_RXTO_Pos
è

	)

6503 
	#UART_INTENSET_RXTO_Di§bËd
 (0ULè

	)

6504 
	#UART_INTENSET_RXTO_EÇbËd
 (1ULè

	)

6505 
	#UART_INTENSET_RXTO_S‘
 (1ULè

	)

6508 
	#UART_INTENSET_ERROR_Pos
 (9ULè

	)

6509 
	#UART_INTENSET_ERROR_Msk
 (0x1UL << 
UART_INTENSET_ERROR_Pos
è

	)

6510 
	#UART_INTENSET_ERROR_Di§bËd
 (0ULè

	)

6511 
	#UART_INTENSET_ERROR_EÇbËd
 (1ULè

	)

6512 
	#UART_INTENSET_ERROR_S‘
 (1ULè

	)

6515 
	#UART_INTENSET_TXDRDY_Pos
 (7ULè

	)

6516 
	#UART_INTENSET_TXDRDY_Msk
 (0x1UL << 
UART_INTENSET_TXDRDY_Pos
è

	)

6517 
	#UART_INTENSET_TXDRDY_Di§bËd
 (0ULè

	)

6518 
	#UART_INTENSET_TXDRDY_EÇbËd
 (1ULè

	)

6519 
	#UART_INTENSET_TXDRDY_S‘
 (1ULè

	)

6522 
	#UART_INTENSET_RXDRDY_Pos
 (2ULè

	)

6523 
	#UART_INTENSET_RXDRDY_Msk
 (0x1UL << 
UART_INTENSET_RXDRDY_Pos
è

	)

6524 
	#UART_INTENSET_RXDRDY_Di§bËd
 (0ULè

	)

6525 
	#UART_INTENSET_RXDRDY_EÇbËd
 (1ULè

	)

6526 
	#UART_INTENSET_RXDRDY_S‘
 (1ULè

	)

6529 
	#UART_INTENSET_NCTS_Pos
 (1ULè

	)

6530 
	#UART_INTENSET_NCTS_Msk
 (0x1UL << 
UART_INTENSET_NCTS_Pos
è

	)

6531 
	#UART_INTENSET_NCTS_Di§bËd
 (0ULè

	)

6532 
	#UART_INTENSET_NCTS_EÇbËd
 (1ULè

	)

6533 
	#UART_INTENSET_NCTS_S‘
 (1ULè

	)

6536 
	#UART_INTENSET_CTS_Pos
 (0ULè

	)

6537 
	#UART_INTENSET_CTS_Msk
 (0x1UL << 
UART_INTENSET_CTS_Pos
è

	)

6538 
	#UART_INTENSET_CTS_Di§bËd
 (0ULè

	)

6539 
	#UART_INTENSET_CTS_EÇbËd
 (1ULè

	)

6540 
	#UART_INTENSET_CTS_S‘
 (1ULè

	)

6546 
	#UART_INTENCLR_RXTO_Pos
 (17ULè

	)

6547 
	#UART_INTENCLR_RXTO_Msk
 (0x1UL << 
UART_INTENCLR_RXTO_Pos
è

	)

6548 
	#UART_INTENCLR_RXTO_Di§bËd
 (0ULè

	)

6549 
	#UART_INTENCLR_RXTO_EÇbËd
 (1ULè

	)

6550 
	#UART_INTENCLR_RXTO_CË¬
 (1ULè

	)

6553 
	#UART_INTENCLR_ERROR_Pos
 (9ULè

	)

6554 
	#UART_INTENCLR_ERROR_Msk
 (0x1UL << 
UART_INTENCLR_ERROR_Pos
è

	)

6555 
	#UART_INTENCLR_ERROR_Di§bËd
 (0ULè

	)

6556 
	#UART_INTENCLR_ERROR_EÇbËd
 (1ULè

	)

6557 
	#UART_INTENCLR_ERROR_CË¬
 (1ULè

	)

6560 
	#UART_INTENCLR_TXDRDY_Pos
 (7ULè

	)

6561 
	#UART_INTENCLR_TXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_TXDRDY_Pos
è

	)

6562 
	#UART_INTENCLR_TXDRDY_Di§bËd
 (0ULè

	)

6563 
	#UART_INTENCLR_TXDRDY_EÇbËd
 (1ULè

	)

6564 
	#UART_INTENCLR_TXDRDY_CË¬
 (1ULè

	)

6567 
	#UART_INTENCLR_RXDRDY_Pos
 (2ULè

	)

6568 
	#UART_INTENCLR_RXDRDY_Msk
 (0x1UL << 
UART_INTENCLR_RXDRDY_Pos
è

	)

6569 
	#UART_INTENCLR_RXDRDY_Di§bËd
 (0ULè

	)

6570 
	#UART_INTENCLR_RXDRDY_EÇbËd
 (1ULè

	)

6571 
	#UART_INTENCLR_RXDRDY_CË¬
 (1ULè

	)

6574 
	#UART_INTENCLR_NCTS_Pos
 (1ULè

	)

6575 
	#UART_INTENCLR_NCTS_Msk
 (0x1UL << 
UART_INTENCLR_NCTS_Pos
è

	)

6576 
	#UART_INTENCLR_NCTS_Di§bËd
 (0ULè

	)

6577 
	#UART_INTENCLR_NCTS_EÇbËd
 (1ULè

	)

6578 
	#UART_INTENCLR_NCTS_CË¬
 (1ULè

	)

6581 
	#UART_INTENCLR_CTS_Pos
 (0ULè

	)

6582 
	#UART_INTENCLR_CTS_Msk
 (0x1UL << 
UART_INTENCLR_CTS_Pos
è

	)

6583 
	#UART_INTENCLR_CTS_Di§bËd
 (0ULè

	)

6584 
	#UART_INTENCLR_CTS_EÇbËd
 (1ULè

	)

6585 
	#UART_INTENCLR_CTS_CË¬
 (1ULè

	)

6591 
	#UART_ERRORSRC_BREAK_Pos
 (3ULè

	)

6592 
	#UART_ERRORSRC_BREAK_Msk
 (0x1UL << 
UART_ERRORSRC_BREAK_Pos
è

	)

6593 
	#UART_ERRORSRC_BREAK_NÙP»£Á
 (0ULè

	)

6594 
	#UART_ERRORSRC_BREAK_P»£Á
 (1ULè

	)

6595 
	#UART_ERRORSRC_BREAK_CË¬
 (1ULè

	)

6598 
	#UART_ERRORSRC_FRAMING_Pos
 (2ULè

	)

6599 
	#UART_ERRORSRC_FRAMING_Msk
 (0x1UL << 
UART_ERRORSRC_FRAMING_Pos
è

	)

6600 
	#UART_ERRORSRC_FRAMING_NÙP»£Á
 (0ULè

	)

6601 
	#UART_ERRORSRC_FRAMING_P»£Á
 (1ULè

	)

6602 
	#UART_ERRORSRC_FRAMING_CË¬
 (1ULè

	)

6605 
	#UART_ERRORSRC_PARITY_Pos
 (1ULè

	)

6606 
	#UART_ERRORSRC_PARITY_Msk
 (0x1UL << 
UART_ERRORSRC_PARITY_Pos
è

	)

6607 
	#UART_ERRORSRC_PARITY_NÙP»£Á
 (0ULè

	)

6608 
	#UART_ERRORSRC_PARITY_P»£Á
 (1ULè

	)

6609 
	#UART_ERRORSRC_PARITY_CË¬
 (1ULè

	)

6612 
	#UART_ERRORSRC_OVERRUN_Pos
 (0ULè

	)

6613 
	#UART_ERRORSRC_OVERRUN_Msk
 (0x1UL << 
UART_ERRORSRC_OVERRUN_Pos
è

	)

6614 
	#UART_ERRORSRC_OVERRUN_NÙP»£Á
 (0ULè

	)

6615 
	#UART_ERRORSRC_OVERRUN_P»£Á
 (1ULè

	)

6616 
	#UART_ERRORSRC_OVERRUN_CË¬
 (1ULè

	)

6622 
	#UART_ENABLE_ENABLE_Pos
 (0ULè

	)

6623 
	#UART_ENABLE_ENABLE_Msk
 (0x7UL << 
UART_ENABLE_ENABLE_Pos
è

	)

6624 
	#UART_ENABLE_ENABLE_Di§bËd
 (0x00ULè

	)

6625 
	#UART_ENABLE_ENABLE_EÇbËd
 (0x04ULè

	)

6631 
	#UART_RXD_RXD_Pos
 (0ULè

	)

6632 
	#UART_RXD_RXD_Msk
 (0xFFUL << 
UART_RXD_RXD_Pos
è

	)

6638 
	#UART_TXD_TXD_Pos
 (0ULè

	)

6639 
	#UART_TXD_TXD_Msk
 (0xFFUL << 
UART_TXD_TXD_Pos
è

	)

6645 
	#UART_BAUDRATE_BAUDRATE_Pos
 (0ULè

	)

6646 
	#UART_BAUDRATE_BAUDRATE_Msk
 (0xFFFFFFFFUL << 
UART_BAUDRATE_BAUDRATE_Pos
è

	)

6647 
	#UART_BAUDRATE_BAUDRATE_Baud1200
 (0x0004F000ULè

	)

6648 
	#UART_BAUDRATE_BAUDRATE_Baud2400
 (0x0009D000ULè

	)

6649 
	#UART_BAUDRATE_BAUDRATE_Baud4800
 (0x0013B000ULè

	)

6650 
	#UART_BAUDRATE_BAUDRATE_Baud9600
 (0x00275000ULè

	)

6651 
	#UART_BAUDRATE_BAUDRATE_Baud14400
 (0x003B0000ULè

	)

6652 
	#UART_BAUDRATE_BAUDRATE_Baud19200
 (0x004EA000ULè

	)

6653 
	#UART_BAUDRATE_BAUDRATE_Baud28800
 (0x0075F000ULè

	)

6654 
	#UART_BAUDRATE_BAUDRATE_Baud38400
 (0x009D5000ULè

	)

6655 
	#UART_BAUDRATE_BAUDRATE_Baud57600
 (0x00EBF000ULè

	)

6656 
	#UART_BAUDRATE_BAUDRATE_Baud76800
 (0x013A9000ULè

	)

6657 
	#UART_BAUDRATE_BAUDRATE_Baud115200
 (0x01D7E000ULè

	)

6658 
	#UART_BAUDRATE_BAUDRATE_Baud230400
 (0x03AFB000ULè

	)

6659 
	#UART_BAUDRATE_BAUDRATE_Baud250000
 (0x04000000ULè

	)

6660 
	#UART_BAUDRATE_BAUDRATE_Baud460800
 (0x075F7000ULè

	)

6661 
	#UART_BAUDRATE_BAUDRATE_Baud921600
 (0x0EBED000ULè

	)

6662 
	#UART_BAUDRATE_BAUDRATE_Baud1M
 (0x10000000ULè

	)

6668 
	#UART_CONFIG_PARITY_Pos
 (1ULè

	)

6669 
	#UART_CONFIG_PARITY_Msk
 (0x7UL << 
UART_CONFIG_PARITY_Pos
è

	)

6670 
	#UART_CONFIG_PARITY_Exşuded
 (0ULè

	)

6671 
	#UART_CONFIG_PARITY_Inşuded
 (7ULè

	)

6674 
	#UART_CONFIG_HWFC_Pos
 (0ULè

	)

6675 
	#UART_CONFIG_HWFC_Msk
 (0x1UL << 
UART_CONFIG_HWFC_Pos
è

	)

6676 
	#UART_CONFIG_HWFC_Di§bËd
 (0ULè

	)

6677 
	#UART_CONFIG_HWFC_EÇbËd
 (1ULè

	)

6683 
	#UART_POWER_POWER_Pos
 (0ULè

	)

6684 
	#UART_POWER_POWER_Msk
 (0x1UL << 
UART_POWER_POWER_Pos
è

	)

6685 
	#UART_POWER_POWER_Di§bËd
 (0ULè

	)

6686 
	#UART_POWER_POWER_EÇbËd
 (1ULè

	)

6696 
	#UICR_RBPCONF_PALL_Pos
 (8ULè

	)

6697 
	#UICR_RBPCONF_PALL_Msk
 (0xFFUL << 
UICR_RBPCONF_PALL_Pos
è

	)

6698 
	#UICR_RBPCONF_PALL_EÇbËd
 (0x00ULè

	)

6699 
	#UICR_RBPCONF_PALL_Di§bËd
 (0xFFULè

	)

6702 
	#UICR_RBPCONF_PR0_Pos
 (0ULè

	)

6703 
	#UICR_RBPCONF_PR0_Msk
 (0xFFUL << 
UICR_RBPCONF_PR0_Pos
è

	)

6704 
	#UICR_RBPCONF_PR0_EÇbËd
 (0x00ULè

	)

6705 
	#UICR_RBPCONF_PR0_Di§bËd
 (0xFFULè

	)

6711 
	#UICR_XTALFREQ_XTALFREQ_Pos
 (0ULè

	)

6712 
	#UICR_XTALFREQ_XTALFREQ_Msk
 (0xFFUL << 
UICR_XTALFREQ_XTALFREQ_Pos
è

	)

6713 
	#UICR_XTALFREQ_XTALFREQ_32MHz
 (0x00ULè

	)

6714 
	#UICR_XTALFREQ_XTALFREQ_16MHz
 (0xFFULè

	)

6720 
	#UICR_FWID_FWID_Pos
 (0ULè

	)

6721 
	#UICR_FWID_FWID_Msk
 (0xFFFFUL << 
UICR_FWID_FWID_Pos
è

	)

6731 
	#WDT_INTENSET_TIMEOUT_Pos
 (0ULè

	)

6732 
	#WDT_INTENSET_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENSET_TIMEOUT_Pos
è

	)

6733 
	#WDT_INTENSET_TIMEOUT_Di§bËd
 (0ULè

	)

6734 
	#WDT_INTENSET_TIMEOUT_EÇbËd
 (1ULè

	)

6735 
	#WDT_INTENSET_TIMEOUT_S‘
 (1ULè

	)

6741 
	#WDT_INTENCLR_TIMEOUT_Pos
 (0ULè

	)

6742 
	#WDT_INTENCLR_TIMEOUT_Msk
 (0x1UL << 
WDT_INTENCLR_TIMEOUT_Pos
è

	)

6743 
	#WDT_INTENCLR_TIMEOUT_Di§bËd
 (0ULè

	)

6744 
	#WDT_INTENCLR_TIMEOUT_EÇbËd
 (1ULè

	)

6745 
	#WDT_INTENCLR_TIMEOUT_CË¬
 (1ULè

	)

6751 
	#WDT_RUNSTATUS_RUNSTATUS_Pos
 (0ULè

	)

6752 
	#WDT_RUNSTATUS_RUNSTATUS_Msk
 (0x1UL << 
WDT_RUNSTATUS_RUNSTATUS_Pos
è

	)

6753 
	#WDT_RUNSTATUS_RUNSTATUS_NÙRuÂšg
 (0ULè

	)

6754 
	#WDT_RUNSTATUS_RUNSTATUS_RuÂšg
 (1ULè

	)

6760 
	#WDT_REQSTATUS_RR7_Pos
 (7ULè

	)

6761 
	#WDT_REQSTATUS_RR7_Msk
 (0x1UL << 
WDT_REQSTATUS_RR7_Pos
è

	)

6762 
	#WDT_REQSTATUS_RR7_Di§bËdOrReque¡ed
 (0ULè

	)

6763 
	#WDT_REQSTATUS_RR7_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6766 
	#WDT_REQSTATUS_RR6_Pos
 (6ULè

	)

6767 
	#WDT_REQSTATUS_RR6_Msk
 (0x1UL << 
WDT_REQSTATUS_RR6_Pos
è

	)

6768 
	#WDT_REQSTATUS_RR6_Di§bËdOrReque¡ed
 (0ULè

	)

6769 
	#WDT_REQSTATUS_RR6_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6772 
	#WDT_REQSTATUS_RR5_Pos
 (5ULè

	)

6773 
	#WDT_REQSTATUS_RR5_Msk
 (0x1UL << 
WDT_REQSTATUS_RR5_Pos
è

	)

6774 
	#WDT_REQSTATUS_RR5_Di§bËdOrReque¡ed
 (0ULè

	)

6775 
	#WDT_REQSTATUS_RR5_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6778 
	#WDT_REQSTATUS_RR4_Pos
 (4ULè

	)

6779 
	#WDT_REQSTATUS_RR4_Msk
 (0x1UL << 
WDT_REQSTATUS_RR4_Pos
è

	)

6780 
	#WDT_REQSTATUS_RR4_Di§bËdOrReque¡ed
 (0ULè

	)

6781 
	#WDT_REQSTATUS_RR4_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6784 
	#WDT_REQSTATUS_RR3_Pos
 (3ULè

	)

6785 
	#WDT_REQSTATUS_RR3_Msk
 (0x1UL << 
WDT_REQSTATUS_RR3_Pos
è

	)

6786 
	#WDT_REQSTATUS_RR3_Di§bËdOrReque¡ed
 (0ULè

	)

6787 
	#WDT_REQSTATUS_RR3_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6790 
	#WDT_REQSTATUS_RR2_Pos
 (2ULè

	)

6791 
	#WDT_REQSTATUS_RR2_Msk
 (0x1UL << 
WDT_REQSTATUS_RR2_Pos
è

	)

6792 
	#WDT_REQSTATUS_RR2_Di§bËdOrReque¡ed
 (0ULè

	)

6793 
	#WDT_REQSTATUS_RR2_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6796 
	#WDT_REQSTATUS_RR1_Pos
 (1ULè

	)

6797 
	#WDT_REQSTATUS_RR1_Msk
 (0x1UL << 
WDT_REQSTATUS_RR1_Pos
è

	)

6798 
	#WDT_REQSTATUS_RR1_Di§bËdOrReque¡ed
 (0ULè

	)

6799 
	#WDT_REQSTATUS_RR1_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6802 
	#WDT_REQSTATUS_RR0_Pos
 (0ULè

	)

6803 
	#WDT_REQSTATUS_RR0_Msk
 (0x1UL << 
WDT_REQSTATUS_RR0_Pos
è

	)

6804 
	#WDT_REQSTATUS_RR0_Di§bËdOrReque¡ed
 (0ULè

	)

6805 
	#WDT_REQSTATUS_RR0_EÇbËdAndUÄeque¡ed
 (1ULè

	)

6811 
	#WDT_RREN_RR7_Pos
 (7ULè

	)

6812 
	#WDT_RREN_RR7_Msk
 (0x1UL << 
WDT_RREN_RR7_Pos
è

	)

6813 
	#WDT_RREN_RR7_Di§bËd
 (0ULè

	)

6814 
	#WDT_RREN_RR7_EÇbËd
 (1ULè

	)

6817 
	#WDT_RREN_RR6_Pos
 (6ULè

	)

6818 
	#WDT_RREN_RR6_Msk
 (0x1UL << 
WDT_RREN_RR6_Pos
è

	)

6819 
	#WDT_RREN_RR6_Di§bËd
 (0ULè

	)

6820 
	#WDT_RREN_RR6_EÇbËd
 (1ULè

	)

6823 
	#WDT_RREN_RR5_Pos
 (5ULè

	)

6824 
	#WDT_RREN_RR5_Msk
 (0x1UL << 
WDT_RREN_RR5_Pos
è

	)

6825 
	#WDT_RREN_RR5_Di§bËd
 (0ULè

	)

6826 
	#WDT_RREN_RR5_EÇbËd
 (1ULè

	)

6829 
	#WDT_RREN_RR4_Pos
 (4ULè

	)

6830 
	#WDT_RREN_RR4_Msk
 (0x1UL << 
WDT_RREN_RR4_Pos
è

	)

6831 
	#WDT_RREN_RR4_Di§bËd
 (0ULè

	)

6832 
	#WDT_RREN_RR4_EÇbËd
 (1ULè

	)

6835 
	#WDT_RREN_RR3_Pos
 (3ULè

	)

6836 
	#WDT_RREN_RR3_Msk
 (0x1UL << 
WDT_RREN_RR3_Pos
è

	)

6837 
	#WDT_RREN_RR3_Di§bËd
 (0ULè

	)

6838 
	#WDT_RREN_RR3_EÇbËd
 (1ULè

	)

6841 
	#WDT_RREN_RR2_Pos
 (2ULè

	)

6842 
	#WDT_RREN_RR2_Msk
 (0x1UL << 
WDT_RREN_RR2_Pos
è

	)

6843 
	#WDT_RREN_RR2_Di§bËd
 (0ULè

	)

6844 
	#WDT_RREN_RR2_EÇbËd
 (1ULè

	)

6847 
	#WDT_RREN_RR1_Pos
 (1ULè

	)

6848 
	#WDT_RREN_RR1_Msk
 (0x1UL << 
WDT_RREN_RR1_Pos
è

	)

6849 
	#WDT_RREN_RR1_Di§bËd
 (0ULè

	)

6850 
	#WDT_RREN_RR1_EÇbËd
 (1ULè

	)

6853 
	#WDT_RREN_RR0_Pos
 (0ULè

	)

6854 
	#WDT_RREN_RR0_Msk
 (0x1UL << 
WDT_RREN_RR0_Pos
è

	)

6855 
	#WDT_RREN_RR0_Di§bËd
 (0ULè

	)

6856 
	#WDT_RREN_RR0_EÇbËd
 (1ULè

	)

6862 
	#WDT_CONFIG_HALT_Pos
 (3ULè

	)

6863 
	#WDT_CONFIG_HALT_Msk
 (0x1UL << 
WDT_CONFIG_HALT_Pos
è

	)

6864 
	#WDT_CONFIG_HALT_Pau£
 (0ULè

	)

6865 
	#WDT_CONFIG_HALT_Run
 (1ULè

	)

6868 
	#WDT_CONFIG_SLEEP_Pos
 (0ULè

	)

6869 
	#WDT_CONFIG_SLEEP_Msk
 (0x1UL << 
WDT_CONFIG_SLEEP_Pos
è

	)

6870 
	#WDT_CONFIG_SLEEP_Pau£
 (0ULè

	)

6871 
	#WDT_CONFIG_SLEEP_Run
 (1ULè

	)

6877 
	#WDT_RR_RR_Pos
 (0ULè

	)

6878 
	#WDT_RR_RR_Msk
 (0xFFFFFFFFUL << 
WDT_RR_RR_Pos
è

	)

6879 
	#WDT_RR_RR_R–ßd
 (0x6E524635ULè

	)

6885 
	#WDT_POWER_POWER_Pos
 (0ULè

	)

6886 
	#WDT_POWER_POWER_Msk
 (0x1UL << 
WDT_POWER_POWER_Pos
è

	)

6887 
	#WDT_POWER_POWER_Di§bËd
 (0ULè

	)

6888 
	#WDT_POWER_POWER_EÇbËd
 (1ULè

	)

	@E:\EmWorkspace\RingP\components\device\nrf51_deprecated.h

31 #iâdeà
NRF51_DEPRECATED_H


32 
	#NRF51_DEPRECATED_H


	)

43 
	#ERASEPROTECTEDPAGE
 
ERASEPCR0


	)

48 
	#LPCOMP_COMP_IRQHªdËr
 
LPCOMP_IRQHªdËr


	)

49 
	#LPCOMP_COMP_IRQn
 
LPCOMP_IRQn


	)

54 
	#MPU_PERR0_LPCOMP_COMP_Pos
 
MPU_PERR0_LPCOMP_Pos


	)

55 
	#MPU_PERR0_LPCOMP_COMP_Msk
 
MPU_PERR0_LPCOMP_Msk


	)

56 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ1
 
MPU_PERR0_LPCOMP_InRegiÚ1


	)

57 
	#MPU_PERR0_LPCOMP_COMP_InRegiÚ0
 
MPU_PERR0_LPCOMP_InRegiÚ0


	)

62 
	#POWER_RAMON_OFFRAM3_Pos
 (19UL)

	)

63 
	#POWER_RAMON_OFFRAM3_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM3_Pos
)

	)

64 
	#POWER_RAMON_OFFRAM3_RAM3Off
 (0UL)

	)

65 
	#POWER_RAMON_OFFRAM3_RAM3On
 (1UL)

	)

67 
	#POWER_RAMON_OFFRAM2_Pos
 (18UL)

	)

68 
	#POWER_RAMON_OFFRAM2_Msk
 (0x1UL << 
POWER_RAMON_OFFRAM2_Pos
)

	)

69 
	#POWER_RAMON_OFFRAM2_RAM2Off
 (0UL)

	)

70 
	#POWER_RAMON_OFFRAM2_RAM2On
 (1UL)

	)

72 
	#POWER_RAMON_ONRAM3_Pos
 (3UL)

	)

73 
	#POWER_RAMON_ONRAM3_Msk
 (0x1UL << 
POWER_RAMON_ONRAM3_Pos
)

	)

74 
	#POWER_RAMON_ONRAM3_RAM3Off
 (0UL)

	)

75 
	#POWER_RAMON_ONRAM3_RAM3On
 (1UL)

	)

77 
	#POWER_RAMON_ONRAM2_Pos
 (2UL)

	)

78 
	#POWER_RAMON_ONRAM2_Msk
 (0x1UL << 
POWER_RAMON_ONRAM2_Pos
)

	)

79 
	#POWER_RAMON_ONRAM2_RAM2Off
 (0UL)

	)

80 
	#POWER_RAMON_ONRAM2_RAM2On
 (1UL)

	)

85 
	#RADIO_TXPOWER_TXPOWER_Neg40dBm
 
RADIO_TXPOWER_TXPOWER_Neg30dBm


	)

87 
	#RADIO_CRCCNF_SKIP_ADDR_Pos
 
RADIO_CRCCNF_SKIPADDR_Pos


	)

88 
	#RADIO_CRCCNF_SKIP_ADDR_Msk
 
RADIO_CRCCNF_SKIPADDR_Msk


	)

89 
	#RADIO_CRCCNF_SKIP_ADDR_Inşude
 
RADIO_CRCCNF_SKIPADDR_Inşude


	)

90 
	#RADIO_CRCCNF_SKIP_ADDR_Sk
 
RADIO_CRCCNF_SKIPADDR_Sk


	)

92 
	#RADIO_TEST_PLL_LOCK_Pos
 
RADIO_TEST_PLLLOCK_Pos


	)

93 
	#RADIO_TEST_PLL_LOCK_Msk
 
RADIO_TEST_PLLLOCK_Msk


	)

94 
	#RADIO_TEST_PLL_LOCK_Di§bËd
 
RADIO_TEST_PLLLOCK_Di§bËd


	)

95 
	#RADIO_TEST_PLL_LOCK_EÇbËd
 
RADIO_TEST_PLLLOCK_EÇbËd


	)

97 
	#RADIO_TEST_CONST_CARRIER_Pos
 
RADIO_TEST_CONSTCARRIER_Pos


	)

98 
	#RADIO_TEST_CONST_CARRIER_Msk
 
RADIO_TEST_CONSTCARRIER_Msk


	)

99 
	#RADIO_TEST_CONST_CARRIER_Di§bËd
 
RADIO_TEST_CONSTCARRIER_Di§bËd


	)

100 
	#RADIO_TEST_CONST_CARRIER_EÇbËd
 
RADIO_TEST_CONSTCARRIER_EÇbËd


	)

105 
	#SIZERAMBLOCK0
 
SIZERAMBLOCKS


	)

106 
	#SIZERAMBLOCK1
 
SIZERAMBLOCKS


	)

107 
	#SIZERAMBLOCK2
 
SIZERAMBLOCK
[2]

	)

108 
	#SIZERAMBLOCK3
 
SIZERAMBLOCK
[3]

	)

110 
	#DEVICEID0
 
DEVICEID
[0]

	)

111 
	#DEVICEID1
 
DEVICEID
[1]

	)

113 
	#ER0
 
ER
[0]

	)

114 
	#ER1
 
ER
[1]

	)

115 
	#ER2
 
ER
[2]

	)

116 
	#ER3
 
ER
[3]

	)

118 
	#IR0
 
IR
[0]

	)

119 
	#IR1
 
IR
[1]

	)

120 
	#IR2
 
IR
[2]

	)

121 
	#IR3
 
IR
[3]

	)

123 
	#DEVICEADDR0
 
DEVICEADDR
[0]

	)

124 
	#DEVICEADDR1
 
DEVICEADDR
[1]

	)

129 
	#TASKS_CHG0EN
 
TASKS_CHG
[0].
EN


	)

130 
	#TASKS_CHG0DIS
 
TASKS_CHG
[0].
DIS


	)

131 
	#TASKS_CHG1EN
 
TASKS_CHG
[1].
EN


	)

132 
	#TASKS_CHG1DIS
 
TASKS_CHG
[1].
DIS


	)

133 
	#TASKS_CHG2EN
 
TASKS_CHG
[2].
EN


	)

134 
	#TASKS_CHG2DIS
 
TASKS_CHG
[2].
DIS


	)

135 
	#TASKS_CHG3EN
 
TASKS_CHG
[3].
EN


	)

136 
	#TASKS_CHG3DIS
 
TASKS_CHG
[3].
DIS


	)

138 
	#CH0_EEP
 
CH
[0].
EEP


	)

139 
	#CH0_TEP
 
CH
[0].
TEP


	)

140 
	#CH1_EEP
 
CH
[1].
EEP


	)

141 
	#CH1_TEP
 
CH
[1].
TEP


	)

142 
	#CH2_EEP
 
CH
[2].
EEP


	)

143 
	#CH2_TEP
 
CH
[2].
TEP


	)

144 
	#CH3_EEP
 
CH
[3].
EEP


	)

145 
	#CH3_TEP
 
CH
[3].
TEP


	)

146 
	#CH4_EEP
 
CH
[4].
EEP


	)

147 
	#CH4_TEP
 
CH
[4].
TEP


	)

148 
	#CH5_EEP
 
CH
[5].
EEP


	)

149 
	#CH5_TEP
 
CH
[5].
TEP


	)

150 
	#CH6_EEP
 
CH
[6].
EEP


	)

151 
	#CH6_TEP
 
CH
[6].
TEP


	)

152 
	#CH7_EEP
 
CH
[7].
EEP


	)

153 
	#CH7_TEP
 
CH
[7].
TEP


	)

154 
	#CH8_EEP
 
CH
[8].
EEP


	)

155 
	#CH8_TEP
 
CH
[8].
TEP


	)

156 
	#CH9_EEP
 
CH
[9].
EEP


	)

157 
	#CH9_TEP
 
CH
[9].
TEP


	)

158 
	#CH10_EEP
 
CH
[10].
EEP


	)

159 
	#CH10_TEP
 
CH
[10].
TEP


	)

160 
	#CH11_EEP
 
CH
[11].
EEP


	)

161 
	#CH11_TEP
 
CH
[11].
TEP


	)

162 
	#CH12_EEP
 
CH
[12].
EEP


	)

163 
	#CH12_TEP
 
CH
[12].
TEP


	)

164 
	#CH13_EEP
 
CH
[13].
EEP


	)

165 
	#CH13_TEP
 
CH
[13].
TEP


	)

166 
	#CH14_EEP
 
CH
[14].
EEP


	)

167 
	#CH14_TEP
 
CH
[14].
TEP


	)

168 
	#CH15_EEP
 
CH
[15].
EEP


	)

169 
	#CH15_TEP
 
CH
[15].
TEP


	)

171 
	#CHG0
 
CHG
[0]

	)

172 
	#CHG1
 
CHG
[1]

	)

173 
	#CHG2
 
CHG
[2]

	)

174 
	#CHG3
 
CHG
[3]

	)

176 
	#PPI_CHG0_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

177 
	#PPI_CHG0_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

178 
	#PPI_CHG0_CH15_Exşuded
 
PPI_CHG_CH15_Exşuded


	)

179 
	#PPI_CHG0_CH15_Inşuded
 
PPI_CHG_CH15_Inşuded


	)

180 
	#PPI_CHG0_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

181 
	#PPI_CHG0_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

182 
	#PPI_CHG0_CH14_Exşuded
 
PPI_CHG_CH14_Exşuded


	)

183 
	#PPI_CHG0_CH14_Inşuded
 
PPI_CHG_CH14_Inşuded


	)

184 
	#PPI_CHG0_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

185 
	#PPI_CHG0_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

186 
	#PPI_CHG0_CH13_Exşuded
 
PPI_CHG_CH13_Exşuded


	)

187 
	#PPI_CHG0_CH13_Inşuded
 
PPI_CHG_CH13_Inşuded


	)

188 
	#PPI_CHG0_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

189 
	#PPI_CHG0_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

190 
	#PPI_CHG0_CH12_Exşuded
 
PPI_CHG_CH12_Exşuded


	)

191 
	#PPI_CHG0_CH12_Inşuded
 
PPI_CHG_CH12_Inşuded


	)

192 
	#PPI_CHG0_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

193 
	#PPI_CHG0_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

194 
	#PPI_CHG0_CH11_Exşuded
 
PPI_CHG_CH11_Exşuded


	)

195 
	#PPI_CHG0_CH11_Inşuded
 
PPI_CHG_CH11_Inşuded


	)

196 
	#PPI_CHG0_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

197 
	#PPI_CHG0_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

198 
	#PPI_CHG0_CH10_Exşuded
 
PPI_CHG_CH10_Exşuded


	)

199 
	#PPI_CHG0_CH10_Inşuded
 
PPI_CHG_CH10_Inşuded


	)

200 
	#PPI_CHG0_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

201 
	#PPI_CHG0_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

202 
	#PPI_CHG0_CH9_Exşuded
 
PPI_CHG_CH9_Exşuded


	)

203 
	#PPI_CHG0_CH9_Inşuded
 
PPI_CHG_CH9_Inşuded


	)

204 
	#PPI_CHG0_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

205 
	#PPI_CHG0_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

206 
	#PPI_CHG0_CH8_Exşuded
 
PPI_CHG_CH8_Exşuded


	)

207 
	#PPI_CHG0_CH8_Inşuded
 
PPI_CHG_CH8_Inşuded


	)

208 
	#PPI_CHG0_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

209 
	#PPI_CHG0_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

210 
	#PPI_CHG0_CH7_Exşuded
 
PPI_CHG_CH7_Exşuded


	)

211 
	#PPI_CHG0_CH7_Inşuded
 
PPI_CHG_CH7_Inşuded


	)

212 
	#PPI_CHG0_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

213 
	#PPI_CHG0_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

214 
	#PPI_CHG0_CH6_Exşuded
 
PPI_CHG_CH6_Exşuded


	)

215 
	#PPI_CHG0_CH6_Inşuded
 
PPI_CHG_CH6_Inşuded


	)

216 
	#PPI_CHG0_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

217 
	#PPI_CHG0_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

218 
	#PPI_CHG0_CH5_Exşuded
 
PPI_CHG_CH5_Exşuded


	)

219 
	#PPI_CHG0_CH5_Inşuded
 
PPI_CHG_CH5_Inşuded


	)

220 
	#PPI_CHG0_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

221 
	#PPI_CHG0_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

222 
	#PPI_CHG0_CH4_Exşuded
 
PPI_CHG_CH4_Exşuded


	)

223 
	#PPI_CHG0_CH4_Inşuded
 
PPI_CHG_CH4_Inşuded


	)

224 
	#PPI_CHG0_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

225 
	#PPI_CHG0_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

226 
	#PPI_CHG0_CH3_Exşuded
 
PPI_CHG_CH3_Exşuded


	)

227 
	#PPI_CHG0_CH3_Inşuded
 
PPI_CHG_CH3_Inşuded


	)

228 
	#PPI_CHG0_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

229 
	#PPI_CHG0_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

230 
	#PPI_CHG0_CH2_Exşuded
 
PPI_CHG_CH2_Exşuded


	)

231 
	#PPI_CHG0_CH2_Inşuded
 
PPI_CHG_CH2_Inşuded


	)

232 
	#PPI_CHG0_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

233 
	#PPI_CHG0_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

234 
	#PPI_CHG0_CH1_Exşuded
 
PPI_CHG_CH1_Exşuded


	)

235 
	#PPI_CHG0_CH1_Inşuded
 
PPI_CHG_CH1_Inşuded


	)

236 
	#PPI_CHG0_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

237 
	#PPI_CHG0_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

238 
	#PPI_CHG0_CH0_Exşuded
 
PPI_CHG_CH0_Exşuded


	)

239 
	#PPI_CHG0_CH0_Inşuded
 
PPI_CHG_CH0_Inşuded


	)

240 
	#PPI_CHG1_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

241 
	#PPI_CHG1_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

242 
	#PPI_CHG1_CH15_Exşuded
 
PPI_CHG_CH15_Exşuded


	)

243 
	#PPI_CHG1_CH15_Inşuded
 
PPI_CHG_CH15_Inşuded


	)

244 
	#PPI_CHG1_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

245 
	#PPI_CHG1_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

246 
	#PPI_CHG1_CH14_Exşuded
 
PPI_CHG_CH14_Exşuded


	)

247 
	#PPI_CHG1_CH14_Inşuded
 
PPI_CHG_CH14_Inşuded


	)

248 
	#PPI_CHG1_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

249 
	#PPI_CHG1_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

250 
	#PPI_CHG1_CH13_Exşuded
 
PPI_CHG_CH13_Exşuded


	)

251 
	#PPI_CHG1_CH13_Inşuded
 
PPI_CHG_CH13_Inşuded


	)

252 
	#PPI_CHG1_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

253 
	#PPI_CHG1_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

254 
	#PPI_CHG1_CH12_Exşuded
 
PPI_CHG_CH12_Exşuded


	)

255 
	#PPI_CHG1_CH12_Inşuded
 
PPI_CHG_CH12_Inşuded


	)

256 
	#PPI_CHG1_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

257 
	#PPI_CHG1_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

258 
	#PPI_CHG1_CH11_Exşuded
 
PPI_CHG_CH11_Exşuded


	)

259 
	#PPI_CHG1_CH11_Inşuded
 
PPI_CHG_CH11_Inşuded


	)

260 
	#PPI_CHG1_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

261 
	#PPI_CHG1_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

262 
	#PPI_CHG1_CH10_Exşuded
 
PPI_CHG_CH10_Exşuded


	)

263 
	#PPI_CHG1_CH10_Inşuded
 
PPI_CHG_CH10_Inşuded


	)

264 
	#PPI_CHG1_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

265 
	#PPI_CHG1_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

266 
	#PPI_CHG1_CH9_Exşuded
 
PPI_CHG_CH9_Exşuded


	)

267 
	#PPI_CHG1_CH9_Inşuded
 
PPI_CHG_CH9_Inşuded


	)

268 
	#PPI_CHG1_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

269 
	#PPI_CHG1_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

270 
	#PPI_CHG1_CH8_Exşuded
 
PPI_CHG_CH8_Exşuded


	)

271 
	#PPI_CHG1_CH8_Inşuded
 
PPI_CHG_CH8_Inşuded


	)

272 
	#PPI_CHG1_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

273 
	#PPI_CHG1_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

274 
	#PPI_CHG1_CH7_Exşuded
 
PPI_CHG_CH7_Exşuded


	)

275 
	#PPI_CHG1_CH7_Inşuded
 
PPI_CHG_CH7_Inşuded


	)

276 
	#PPI_CHG1_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

277 
	#PPI_CHG1_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

278 
	#PPI_CHG1_CH6_Exşuded
 
PPI_CHG_CH6_Exşuded


	)

279 
	#PPI_CHG1_CH6_Inşuded
 
PPI_CHG_CH6_Inşuded


	)

280 
	#PPI_CHG1_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

281 
	#PPI_CHG1_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

282 
	#PPI_CHG1_CH5_Exşuded
 
PPI_CHG_CH5_Exşuded


	)

283 
	#PPI_CHG1_CH5_Inşuded
 
PPI_CHG_CH5_Inşuded


	)

284 
	#PPI_CHG1_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

285 
	#PPI_CHG1_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

286 
	#PPI_CHG1_CH4_Exşuded
 
PPI_CHG_CH4_Exşuded


	)

287 
	#PPI_CHG1_CH4_Inşuded
 
PPI_CHG_CH4_Inşuded


	)

288 
	#PPI_CHG1_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

289 
	#PPI_CHG1_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

290 
	#PPI_CHG1_CH3_Exşuded
 
PPI_CHG_CH3_Exşuded


	)

291 
	#PPI_CHG1_CH3_Inşuded
 
PPI_CHG_CH3_Inşuded


	)

292 
	#PPI_CHG1_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

293 
	#PPI_CHG1_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

294 
	#PPI_CHG1_CH2_Exşuded
 
PPI_CHG_CH2_Exşuded


	)

295 
	#PPI_CHG1_CH2_Inşuded
 
PPI_CHG_CH2_Inşuded


	)

296 
	#PPI_CHG1_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

297 
	#PPI_CHG1_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

298 
	#PPI_CHG1_CH1_Exşuded
 
PPI_CHG_CH1_Exşuded


	)

299 
	#PPI_CHG1_CH1_Inşuded
 
PPI_CHG_CH1_Inşuded


	)

300 
	#PPI_CHG1_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

301 
	#PPI_CHG1_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

302 
	#PPI_CHG1_CH0_Exşuded
 
PPI_CHG_CH0_Exşuded


	)

303 
	#PPI_CHG1_CH0_Inşuded
 
PPI_CHG_CH0_Inşuded


	)

304 
	#PPI_CHG2_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

305 
	#PPI_CHG2_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

306 
	#PPI_CHG2_CH15_Exşuded
 
PPI_CHG_CH15_Exşuded


	)

307 
	#PPI_CHG2_CH15_Inşuded
 
PPI_CHG_CH15_Inşuded


	)

308 
	#PPI_CHG2_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

309 
	#PPI_CHG2_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

310 
	#PPI_CHG2_CH14_Exşuded
 
PPI_CHG_CH14_Exşuded


	)

311 
	#PPI_CHG2_CH14_Inşuded
 
PPI_CHG_CH14_Inşuded


	)

312 
	#PPI_CHG2_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

313 
	#PPI_CHG2_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

314 
	#PPI_CHG2_CH13_Exşuded
 
PPI_CHG_CH13_Exşuded


	)

315 
	#PPI_CHG2_CH13_Inşuded
 
PPI_CHG_CH13_Inşuded


	)

316 
	#PPI_CHG2_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

317 
	#PPI_CHG2_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

318 
	#PPI_CHG2_CH12_Exşuded
 
PPI_CHG_CH12_Exşuded


	)

319 
	#PPI_CHG2_CH12_Inşuded
 
PPI_CHG_CH12_Inşuded


	)

320 
	#PPI_CHG2_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

321 
	#PPI_CHG2_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

322 
	#PPI_CHG2_CH11_Exşuded
 
PPI_CHG_CH11_Exşuded


	)

323 
	#PPI_CHG2_CH11_Inşuded
 
PPI_CHG_CH11_Inşuded


	)

324 
	#PPI_CHG2_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

325 
	#PPI_CHG2_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

326 
	#PPI_CHG2_CH10_Exşuded
 
PPI_CHG_CH10_Exşuded


	)

327 
	#PPI_CHG2_CH10_Inşuded
 
PPI_CHG_CH10_Inşuded


	)

328 
	#PPI_CHG2_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

329 
	#PPI_CHG2_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

330 
	#PPI_CHG2_CH9_Exşuded
 
PPI_CHG_CH9_Exşuded


	)

331 
	#PPI_CHG2_CH9_Inşuded
 
PPI_CHG_CH9_Inşuded


	)

332 
	#PPI_CHG2_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

333 
	#PPI_CHG2_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

334 
	#PPI_CHG2_CH8_Exşuded
 
PPI_CHG_CH8_Exşuded


	)

335 
	#PPI_CHG2_CH8_Inşuded
 
PPI_CHG_CH8_Inşuded


	)

336 
	#PPI_CHG2_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

337 
	#PPI_CHG2_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

338 
	#PPI_CHG2_CH7_Exşuded
 
PPI_CHG_CH7_Exşuded


	)

339 
	#PPI_CHG2_CH7_Inşuded
 
PPI_CHG_CH7_Inşuded


	)

340 
	#PPI_CHG2_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

341 
	#PPI_CHG2_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

342 
	#PPI_CHG2_CH6_Exşuded
 
PPI_CHG_CH6_Exşuded


	)

343 
	#PPI_CHG2_CH6_Inşuded
 
PPI_CHG_CH6_Inşuded


	)

344 
	#PPI_CHG2_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

345 
	#PPI_CHG2_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

346 
	#PPI_CHG2_CH5_Exşuded
 
PPI_CHG_CH5_Exşuded


	)

347 
	#PPI_CHG2_CH5_Inşuded
 
PPI_CHG_CH5_Inşuded


	)

348 
	#PPI_CHG2_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

349 
	#PPI_CHG2_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

350 
	#PPI_CHG2_CH4_Exşuded
 
PPI_CHG_CH4_Exşuded


	)

351 
	#PPI_CHG2_CH4_Inşuded
 
PPI_CHG_CH4_Inşuded


	)

352 
	#PPI_CHG2_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

353 
	#PPI_CHG2_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

354 
	#PPI_CHG2_CH3_Exşuded
 
PPI_CHG_CH3_Exşuded


	)

355 
	#PPI_CHG2_CH3_Inşuded
 
PPI_CHG_CH3_Inşuded


	)

356 
	#PPI_CHG2_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

357 
	#PPI_CHG2_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

358 
	#PPI_CHG2_CH2_Exşuded
 
PPI_CHG_CH2_Exşuded


	)

359 
	#PPI_CHG2_CH2_Inşuded
 
PPI_CHG_CH2_Inşuded


	)

360 
	#PPI_CHG2_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

361 
	#PPI_CHG2_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

362 
	#PPI_CHG2_CH1_Exşuded
 
PPI_CHG_CH1_Exşuded


	)

363 
	#PPI_CHG2_CH1_Inşuded
 
PPI_CHG_CH1_Inşuded


	)

364 
	#PPI_CHG2_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

365 
	#PPI_CHG2_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

366 
	#PPI_CHG2_CH0_Exşuded
 
PPI_CHG_CH0_Exşuded


	)

367 
	#PPI_CHG2_CH0_Inşuded
 
PPI_CHG_CH0_Inşuded


	)

368 
	#PPI_CHG3_CH15_Pos
 
PPI_CHG_CH15_Pos


	)

369 
	#PPI_CHG3_CH15_Msk
 
PPI_CHG_CH15_Msk


	)

370 
	#PPI_CHG3_CH15_Exşuded
 
PPI_CHG_CH15_Exşuded


	)

371 
	#PPI_CHG3_CH15_Inşuded
 
PPI_CHG_CH15_Inşuded


	)

372 
	#PPI_CHG3_CH14_Pos
 
PPI_CHG_CH14_Pos


	)

373 
	#PPI_CHG3_CH14_Msk
 
PPI_CHG_CH14_Msk


	)

374 
	#PPI_CHG3_CH14_Exşuded
 
PPI_CHG_CH14_Exşuded


	)

375 
	#PPI_CHG3_CH14_Inşuded
 
PPI_CHG_CH14_Inşuded


	)

376 
	#PPI_CHG3_CH13_Pos
 
PPI_CHG_CH13_Pos


	)

377 
	#PPI_CHG3_CH13_Msk
 
PPI_CHG_CH13_Msk


	)

378 
	#PPI_CHG3_CH13_Exşuded
 
PPI_CHG_CH13_Exşuded


	)

379 
	#PPI_CHG3_CH13_Inşuded
 
PPI_CHG_CH13_Inşuded


	)

380 
	#PPI_CHG3_CH12_Pos
 
PPI_CHG_CH12_Pos


	)

381 
	#PPI_CHG3_CH12_Msk
 
PPI_CHG_CH12_Msk


	)

382 
	#PPI_CHG3_CH12_Exşuded
 
PPI_CHG_CH12_Exşuded


	)

383 
	#PPI_CHG3_CH12_Inşuded
 
PPI_CHG_CH12_Inşuded


	)

384 
	#PPI_CHG3_CH11_Pos
 
PPI_CHG_CH11_Pos


	)

385 
	#PPI_CHG3_CH11_Msk
 
PPI_CHG_CH11_Msk


	)

386 
	#PPI_CHG3_CH11_Exşuded
 
PPI_CHG_CH11_Exşuded


	)

387 
	#PPI_CHG3_CH11_Inşuded
 
PPI_CHG_CH11_Inşuded


	)

388 
	#PPI_CHG3_CH10_Pos
 
PPI_CHG_CH10_Pos


	)

389 
	#PPI_CHG3_CH10_Msk
 
PPI_CHG_CH10_Msk


	)

390 
	#PPI_CHG3_CH10_Exşuded
 
PPI_CHG_CH10_Exşuded


	)

391 
	#PPI_CHG3_CH10_Inşuded
 
PPI_CHG_CH10_Inşuded


	)

392 
	#PPI_CHG3_CH9_Pos
 
PPI_CHG_CH9_Pos


	)

393 
	#PPI_CHG3_CH9_Msk
 
PPI_CHG_CH9_Msk


	)

394 
	#PPI_CHG3_CH9_Exşuded
 
PPI_CHG_CH9_Exşuded


	)

395 
	#PPI_CHG3_CH9_Inşuded
 
PPI_CHG_CH9_Inşuded


	)

396 
	#PPI_CHG3_CH8_Pos
 
PPI_CHG_CH8_Pos


	)

397 
	#PPI_CHG3_CH8_Msk
 
PPI_CHG_CH8_Msk


	)

398 
	#PPI_CHG3_CH8_Exşuded
 
PPI_CHG_CH8_Exşuded


	)

399 
	#PPI_CHG3_CH8_Inşuded
 
PPI_CHG_CH8_Inşuded


	)

400 
	#PPI_CHG3_CH7_Pos
 
PPI_CHG_CH7_Pos


	)

401 
	#PPI_CHG3_CH7_Msk
 
PPI_CHG_CH7_Msk


	)

402 
	#PPI_CHG3_CH7_Exşuded
 
PPI_CHG_CH7_Exşuded


	)

403 
	#PPI_CHG3_CH7_Inşuded
 
PPI_CHG_CH7_Inşuded


	)

404 
	#PPI_CHG3_CH6_Pos
 
PPI_CHG_CH6_Pos


	)

405 
	#PPI_CHG3_CH6_Msk
 
PPI_CHG_CH6_Msk


	)

406 
	#PPI_CHG3_CH6_Exşuded
 
PPI_CHG_CH6_Exşuded


	)

407 
	#PPI_CHG3_CH6_Inşuded
 
PPI_CHG_CH6_Inşuded


	)

408 
	#PPI_CHG3_CH5_Pos
 
PPI_CHG_CH5_Pos


	)

409 
	#PPI_CHG3_CH5_Msk
 
PPI_CHG_CH5_Msk


	)

410 
	#PPI_CHG3_CH5_Exşuded
 
PPI_CHG_CH5_Exşuded


	)

411 
	#PPI_CHG3_CH5_Inşuded
 
PPI_CHG_CH5_Inşuded


	)

412 
	#PPI_CHG3_CH4_Pos
 
PPI_CHG_CH4_Pos


	)

413 
	#PPI_CHG3_CH4_Msk
 
PPI_CHG_CH4_Msk


	)

414 
	#PPI_CHG3_CH4_Exşuded
 
PPI_CHG_CH4_Exşuded


	)

415 
	#PPI_CHG3_CH4_Inşuded
 
PPI_CHG_CH4_Inşuded


	)

416 
	#PPI_CHG3_CH3_Pos
 
PPI_CHG_CH3_Pos


	)

417 
	#PPI_CHG3_CH3_Msk
 
PPI_CHG_CH3_Msk


	)

418 
	#PPI_CHG3_CH3_Exşuded
 
PPI_CHG_CH3_Exşuded


	)

419 
	#PPI_CHG3_CH3_Inşuded
 
PPI_CHG_CH3_Inşuded


	)

420 
	#PPI_CHG3_CH2_Pos
 
PPI_CHG_CH2_Pos


	)

421 
	#PPI_CHG3_CH2_Msk
 
PPI_CHG_CH2_Msk


	)

422 
	#PPI_CHG3_CH2_Exşuded
 
PPI_CHG_CH2_Exşuded


	)

423 
	#PPI_CHG3_CH2_Inşuded
 
PPI_CHG_CH2_Inşuded


	)

424 
	#PPI_CHG3_CH1_Pos
 
PPI_CHG_CH1_Pos


	)

425 
	#PPI_CHG3_CH1_Msk
 
PPI_CHG_CH1_Msk


	)

426 
	#PPI_CHG3_CH1_Exşuded
 
PPI_CHG_CH1_Exşuded


	)

427 
	#PPI_CHG3_CH1_Inşuded
 
PPI_CHG_CH1_Inşuded


	)

428 
	#PPI_CHG3_CH0_Pos
 
PPI_CHG_CH0_Pos


	)

429 
	#PPI_CHG3_CH0_Msk
 
PPI_CHG_CH0_Msk


	)

430 
	#PPI_CHG3_CH0_Exşuded
 
PPI_CHG_CH0_Exşuded


	)

431 
	#PPI_CHG3_CH0_Inşuded
 
PPI_CHG_CH0_Inşuded


	)

	@E:\EmWorkspace\RingP\components\drivers_nrf\adc\nrf_drv_adc.c

13 
	~"Äf_drv_adc.h
"

14 
	~"Äf_drv_commÚ.h
"

15 
	~"Äf_as£¹.h
"

16 
	~"­p_ut_¶©fÜm.h
"

17 
	~"­p_ut.h
"

21 
Äf_drv_adc_ev’t_hªdËr_t
 
	mev’t_hªdËr
;

22 
Äf_drv_adc_chªÃl_t
 * 
	mp_h—d
;

23 
Äf_drv_adc_chªÃl_t
 * 
	mp_cu¼’t_cÚv
;

24 
Äf_adc_v®ue_t
 * 
	mp_bufãr
;

25 
ušt8_t
 
	msize
;

26 
ušt8_t
 
	midx
;

27 
Äf_drv_¡©e_t
 
	m¡©e
;

28 } 
	tadc_cb_t
;

30 
adc_cb_t
 
	gm_cb
;

31 cÚ¡ 
Äf_drv_adc_cÚfig_t
 
	gm_deçuÉ_cÚfig
 = 
NRF_DRV_ADC_DEFAULT_CONFIG
;

33 
»t_code_t
 
	$Äf_drv_adc_š™
(
Äf_drv_adc_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

34 
Äf_drv_adc_ev’t_hªdËr_t
 
ev’t_hªdËr
)

36 ià(
m_cb
.
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
)

38  
NRF_ERROR_INVALID_STATE
;

41 
	`Äf_adc_ev’t_ş—r
(
NRF_ADC_EVENT_END
);

42 ià(
ev’t_hªdËr
)

44 ià(!
p_cÚfig
)

46 
p_cÚfig
 = (
Äf_drv_adc_cÚfig_t
 *)&
m_deçuÉ_cÚfig
;

48 
	`Äf_drv_commÚ_œq_’abË
(
ADC_IRQn
, 
p_cÚfig
->
š‹¼u±_´iÜ™y
);

50 
m_cb
.
ev’t_hªdËr
 =ƒvent_handler;

51 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

53  
NRF_SUCCESS
;

54 
	}
}

56 
	$Äf_drv_adc_unš™
()

58 
m_cb
.
p_h—d
 = 
NULL
;

59 
	`Äf_drv_commÚ_œq_di§bË
(
ADC_IRQn
);

60 
	`Äf_adc_št_di§bË
(
NRF_ADC_INT_END_MASK
);

61 
	`Äf_adc_sk_Œigg”
(
NRF_ADC_TASK_STOP
);

63 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_UNINITIALIZED
;

64 
	}
}

66 
	$Äf_drv_adc_chªÃl_’abË
(
Äf_drv_adc_chªÃl_t
 * cÚ¡ 
p_chªÃl
)

68 
	`ASSERT
(
mp_¡©e
 =ğ
NRF_DRV_STATE_INITIALIZED
);

69 
	`ASSERT
(!
	`is_add»ss_äom_¡ack
(
p_chªÃl
));

71 
p_chªÃl
->
p_Ãxt
 = 
NULL
;

72 ià(
m_cb
.
p_h—d
 =ğ
NULL
)

74 
m_cb
.
p_h—d
 = 
p_chªÃl
;

78 
Äf_drv_adc_chªÃl_t
 * 
p_cu¼_chªÃl
 = 
m_cb
.
p_h—d
;

79 
p_cu¼_chªÃl
->
p_Ãxt
 !ğ
NULL
)

81 
	`ASSERT
(
p_chªÃl
 !ğ
p_cu¼_chªÃl
);

82 
p_cu¼_chªÃl
 =…_cu¼_chªÃl->
p_Ãxt
;

84 
p_cu¼_chªÃl
->
p_Ãxt
 = 
p_chªÃl
;

86 
	}
}

88 
	$Äf_drv_adc_chªÃl_di§bË
(
Äf_drv_adc_chªÃl_t
 * cÚ¡ 
p_chªÃl
)

90 
	`ASSERT
(
mp_¡©e
 =ğ
NRF_DRV_STATE_INITIALIZED
);

91 
	`ASSERT
(
m_cb
.
p_h—d
);

93 
Äf_drv_adc_chªÃl_t
 * 
p_cu¼_chªÃl
 = 
m_cb
.
p_h—d
;

94 
Äf_drv_adc_chªÃl_t
 * 
p_´ev_chªÃl
 = 
NULL
;

95 
p_cu¼_chªÃl
 !ğ
p_chªÃl
)

97 
p_´ev_chªÃl
 = 
p_cu¼_chªÃl
;

98 
p_cu¼_chªÃl
 =…_cu¼_chªÃl->
p_Ãxt
;

99 
	`ASSERT
(
p_cu¼_chªÃl
 =ğ
NULL
);

101 ià(
p_´ev_chªÃl
)

103 
p_´ev_chªÃl
->
p_Ãxt
 = 
p_cu¼_chªÃl
->p_next;

107 
m_cb
.
p_h—d
 = 
p_cu¼_chªÃl
->
p_Ãxt
;

109 
	}
}

111 
	$Äf_drv_adc_§m¶e
()

113 
	`ASSERT
(
mp_¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

114 
	`ASSERT
(!
	`Äf_adc_is_busy
());

115 
	`Äf_adc_¡¬t
();

116 
	}
}

118 
»t_code_t
 
	$Äf_drv_adc_§m¶e_cÚv”t
(
Äf_drv_adc_chªÃl_t
 cÚ¡ * cÚ¡ 
p_chªÃl
,

119 
Äf_adc_v®ue_t
 * 
p_v®ue
)

121 
	`ASSERT
(
mp_¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

122 if(
m_cb
.
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
)

124  
NRF_ERROR_BUSY
;

128 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_POWERED_ON
;

130 
	`Äf_adc_cÚfig_£t
(
p_chªÃl
->
cÚfig
.
d©a
);

131 
	`Äf_adc_’abË
();

132 
	`Äf_adc_št_di§bË
(
NRF_ADC_INT_END_MASK
);

133 
	`Äf_adc_¡¬t
();

134 ià(
p_v®ue
)

136 !
	`Äf_adc_ev’t_check
(
NRF_ADC_EVENT_END
)) {}

137 
	`Äf_adc_ev’t_ş—r
(
NRF_ADC_EVENT_END
);

138 *
p_v®ue
 = (
Äf_adc_v®ue_t
)
	`Äf_adc_»suÉ_g‘
();

139 
	`Äf_adc_di§bË
();

141 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

145 
	`ASSERT
(
m_cb
.
ev’t_hªdËr
);

146 
m_cb
.
p_bufãr
 = 
NULL
;

147 
	`Äf_adc_št_’abË
(
NRF_ADC_INT_END_MASK
);

149  
NRF_SUCCESS
;

151 
	}
}

153 
boŞ
 
	$adc_§m¶e_´oûss
()

155 
	`Äf_adc_ev’t_ş—r
(
NRF_ADC_EVENT_END
);

156 
	`Äf_adc_di§bË
();

157 
m_cb
.
p_bufãr
[m_cb.
idx
] = (
Äf_adc_v®ue_t
)
	`Äf_adc_»suÉ_g‘
();

158 
m_cb
.
idx
++;

159 ià(
m_cb
.
idx
 < m_cb.
size
)

161 
boŞ
 
sk_Œigg”
 = 
çl£
;

162 ià(
m_cb
.
p_cu¼’t_cÚv
->
p_Ãxt
 =ğ
NULL
)

164 
m_cb
.
p_cu¼’t_cÚv
 = m_cb.
p_h—d
;

168 
m_cb
.
p_cu¼’t_cÚv
 = m_cb.p_cu¼’t_cÚv->
p_Ãxt
;

169 
sk_Œigg”
 = 
Œue
;

171 
	`Äf_adc_cÚfig_£t
(
m_cb
.
p_cu¼’t_cÚv
->
cÚfig
.
d©a
);

172 
	`Äf_adc_’abË
();

173 ià(
sk_Œigg”
)

176 
	`Äf_adc_sk_Œigg”
(
NRF_ADC_TASK_START
);

178  
çl£
;

182  
Œue
;

184 
	}
}

186 
»t_code_t
 
	$Äf_drv_adc_bufãr_cÚv”t
(
Äf_adc_v®ue_t
 * 
bufãr
, 
ušt16_t
 
size
)

188 
	`ASSERT
(
mp_¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

189 if(
m_cb
.
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
)

191  
NRF_ERROR_BUSY
;

195 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_POWERED_ON
;

196 
m_cb
.
p_cu¼’t_cÚv
 = m_cb.
p_h—d
;

197 
m_cb
.
size
 = size;

198 
m_cb
.
idx
 = 0;

199 
m_cb
.
p_bufãr
 = 
bufãr
;

200 
	`Äf_adc_cÚfig_£t
(
m_cb
.
p_cu¼’t_cÚv
->
cÚfig
.
d©a
);

201 
	`Äf_adc_ev’t_ş—r
(
NRF_ADC_EVENT_END
);

202 
	`Äf_adc_’abË
();

203 ià(
m_cb
.
ev’t_hªdËr
)

205 
	`Äf_adc_št_’abË
(
NRF_ADC_INT_END_MASK
);

211 !
	`Äf_adc_ev’t_check
(
NRF_ADC_EVENT_END
)){}

213 ià(
	`adc_§m¶e_´oûss
())

215 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

220  
NRF_SUCCESS
;

222 
	}
}

224 
boŞ
 
	$Äf_drv_adc_is_busy
()

226 
	`ASSERT
(
mp_¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

227  (
m_cb
.
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
è? 
Œue
 : 
çl£
;

228 
	}
}

230 
	$ADC_IRQHªdËr
()

232 ià(
m_cb
.
p_bufãr
 =ğ
NULL
)

234 
	`Äf_adc_ev’t_ş—r
(
NRF_ADC_EVENT_END
);

235 
	`Äf_adc_št_di§bË
(
NRF_ADC_INT_END_MASK
);

236 
	`Äf_adc_di§bË
();

237 
Äf_drv_adc_evt_t
 
evt
;

238 
evt
.
ty³
 = 
NRF_DRV_ADC_EVT_SAMPLE
;

239 
evt
.
d©a
.
§m¶e
.§m¶ğ(
Äf_adc_v®ue_t
)
	`Äf_adc_»suÉ_g‘
();

240 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

241 
m_cb
.
	`ev’t_hªdËr
(&
evt
);

243 ià(
	`adc_§m¶e_´oûss
())

245 
	`Äf_adc_št_di§bË
(
NRF_ADC_INT_END_MASK
);

246 
Äf_drv_adc_evt_t
 
evt
;

247 
evt
.
ty³
 = 
NRF_DRV_ADC_EVT_DONE
;

248 
evt
.
d©a
.
dÚe
.
p_bufãr
 = 
m_cb
.p_buffer;

249 
evt
.
d©a
.
dÚe
.
size
 = 
m_cb
.size;

250 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

251 
m_cb
.
	`ev’t_hªdËr
(&
evt
);

253 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\adc\nrf_drv_adc.h

13 
	~"Äf_adc.h
"

14 
	~"Äf_drv_cÚfig.h
"

15 
	~"sdk_”rÜs.h
"

16 
	~<¡dboŞ.h
>

37 
	mNRF_DRV_ADC_EVT_DONE
,

38 
	mNRF_DRV_ADC_EVT_SAMPLE
,

39 } 
	tÄf_drv_adc_evt_ty³_t
;

41 
št16_t
 
	tÄf_adc_v®ue_t
;

48 
Äf_adc_v®ue_t
 * 
	mp_bufãr
;

49 
ušt16_t
 
	msize
;

50 } 
	tÄf_drv_adc_dÚe_evt_t
;

57 
Äf_adc_v®ue_t
 
	m§m¶e
;

58 } 
	tÄf_drv_adc_§m¶e_evt_t
;

65 
Äf_drv_adc_evt_ty³_t
 
	mty³
;

68 
Äf_drv_adc_dÚe_evt_t
 
	mdÚe
;

69 
Äf_drv_adc_§m¶e_evt_t
 
	m§m¶e
;

70 } 
	md©a
;

71 } 
	tÄf_drv_adc_evt_t
;

74 
	#NRF_DRV_ADC_DEFAULT_CHANNEL
(
ª®og_šput
) \

76 .
»sŞutiÚ
 = 
NRF_ADC_CONFIG_RES_10BIT
, \

77 .
šput
 = 
NRF_ADC_CONFIG_SCALING_INPUT_FULL_SCALE
, \

78 .
»ã»nû
 = 
NRF_ADC_CONFIG_REF_VBG
, \

79 .
aš
 = (
ª®og_šput
) \

80 }}, 
NULL
}

	)

89 
ušt32_t
 
	m»sŞutiÚ
 :2;

90 
ušt32_t
 
	mšput
 :3;

91 
ušt32_t
 
	m»ã»nû
 :2;

92 
ušt32_t
 
	m»£rved
 :1;

93 
ušt32_t
 
	maš
 :8;

94 
ušt32_t
 
	mex‹º®_»ã»nû
:2;

95 }
	tÄf_drv_adc_chªÃl_cÚfig_t
;

98 
Äf_drv_adc_chªÃl_s
 
	tÄf_drv_adc_chªÃl_t
;

106 
	sÄf_drv_adc_chªÃl_s


110 
Äf_drv_adc_chªÃl_cÚfig_t
 
	mcÚfig
;

111 
ušt32_t
 
	md©a
;

112 } 
	mcÚfig
;

113 
Äf_drv_adc_chªÃl_t
 * 
	mp_Ãxt
;

121 
ušt8_t
 
	mš‹¼u±_´iÜ™y
;

122 } 
	tÄf_drv_adc_cÚfig_t
;

125 
	#NRF_DRV_ADC_DEFAULT_CONFIG
 \

127 .
š‹¼u±_´iÜ™y
 = 
ADC_CONFIG_IRQ_PRIORITY
 \

128 }

	)

137 (*
	tÄf_drv_adc_ev’t_hªdËr_t
)(
	tÄf_drv_adc_evt_t
 cÚ¡ * 
	tp_ev’t
);

151 
»t_code_t
 
	`Äf_drv_adc_š™
(
Äf_drv_adc_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

152 
Äf_drv_adc_ev’t_hªdËr_t
 
ev’t_hªdËr
);

159 
	`Äf_drv_adc_unš™
();

171 
	`Äf_drv_adc_chªÃl_’abË
(
Äf_drv_adc_chªÃl_t
 * cÚ¡ 
p_chªÃl
);

176 
	`Äf_drv_adc_chªÃl_di§bË
(
Äf_drv_adc_chªÃl_t
 * cÚ¡ 
p_chªÃl
);

184 
	`Äf_drv_adc_§m¶e
();

202 
»t_code_t
 
	`Äf_drv_adc_§m¶e_cÚv”t
(
Äf_drv_adc_chªÃl_t
 cÚ¡ * cÚ¡ 
p_chªÃl
,

203 
Äf_adc_v®ue_t
 * 
p_v®ue
);

232 
»t_code_t
 
	`Äf_drv_adc_bufãr_cÚv”t
(
Äf_adc_v®ue_t
 * 
bufãr
, 
ušt16_t
 
size
);

240 
boŞ
 
	`Äf_drv_adc_is_busy
();

250 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_adc_¡¬t_sk_g‘
();

261 
__STATIC_INLINE
 
Äf_adc_cÚfig_šput_t
 
	`Äf_drv_adc_gpio_to_aš
(
ušt32_t
 
pš
);

263 #iâdeà
SUPPRESS_INLINE_IMPLEMENTATION


265 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_adc_¡¬t_sk_g‘
()

267  
	`Äf_adc_sk_add»ss_g‘
(
NRF_ADC_TASK_START
);

268 
	}
}

270 
__STATIC_INLINE
 
Äf_adc_cÚfig_šput_t
 
	$Äf_drv_adc_gpio_to_aš
(
ušt32_t
 
pš
)

273 ià(
pš
 >= 1 &&…in <= 6)

275  (
Äf_adc_cÚfig_šput_t
)(1 << (
pš
+1));

278 ià(
pš
 >= 26 &&…in <= 27)

280  (
Äf_adc_cÚfig_šput_t
)(1 <<(
pš
 - 26));

284  
NRF_ADC_CONFIG_INPUT_DISABLED
;

286 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\common\nrf_drv_common.c

13 
	~<¡ddef.h
>

14 
	~"Äf_drv_commÚ.h
"

15 
	~"Äf_as£¹.h
"

16 
	~"­p_ut_¶©fÜm.h
"

18 #ifdeà
SOFTDEVICE_PRESENT


19 
	~"Äf_soc.h
"

23 #ià
PERIPHERAL_RESOURCE_SHARING_ENABLED


26 
Äf_drv_œq_hªdËr_t
 
	mhªdËr
;

27 
boŞ
 
	macquœed
;

28 } 
	tsh¬ed_»sourû_t
;

31 #ià(
SPI0_ENABLED
 || 
SPIS0_ENABLED
 || 
TWI0_ENABLED
 || 
TWIS0_ENABLED
)

32 
	#SERIAL_BOX_0_IN_USE


	)

34 #iâdeà
IS_SERIAL_BOX_0


35 
	#IS_SERIAL_BOX_0
(
p_³r_ba£
èÕ_³r_ba£ =ğ
NRF_SPI0
)

	)

38 
sh¬ed_»sourû_t
 
	gm_£rŸl_box_0
 = { .
acquœed
 = 
çl£
 };

39 
	$SPI0_TWI0_IRQHªdËr
()

41 
	`ASSERT
(
m_£rŸl_box_0
.
hªdËr
);

42 
m_£rŸl_box_0
.
	`hªdËr
();

43 
	}
}

47 #ià(
SPI1_ENABLED
 || 
SPIS1_ENABLED
 || 
TWI1_ENABLED
 || 
TWIS1_ENABLED
)

48 
	#SERIAL_BOX_1_IN_USE


	)

50 #iâdeà
IS_SERIAL_BOX_1


51 
	#IS_SERIAL_BOX_1
(
p_³r_ba£
èÕ_³r_ba£ =ğ
NRF_SPI1
)

	)

54 
sh¬ed_»sourû_t
 
	gm_£rŸl_box_1
 = { .
acquœed
 = 
çl£
 };

55 
	$SPI1_TWI1_IRQHªdËr
()

57 
	`ASSERT
(
m_£rŸl_box_1
.
hªdËr
);

58 
m_£rŸl_box_1
.
	`hªdËr
();

59 
	}
}

63 #ià(
SPI2_ENABLED
 || 
SPIS2_ENABLED
)

64 
	#SERIAL_BOX_2_IN_USE


	)

66 #iâdeà
IS_SERIAL_BOX_2


67 
	#IS_SERIAL_BOX_2
(
p_³r_ba£
èÕ_³r_ba£ =ğ
NRF_SPI2
)

	)

70 
sh¬ed_»sourû_t
 
	gm_£rŸl_box_2
 = { .
acquœed
 = 
çl£
 };

71 
	$SPIM2_SPIS2_SPI2_IRQHªdËr
()

73 
	`ASSERT
(
m_£rŸl_box_2
.
hªdËr
);

74 
m_£rŸl_box_2
.
	`hªdËr
();

75 
	}
}

79 #ià(
COMP_ENABLED
 || 
LPCOMP_ENABLED
)

80 
	#COMP_LPCOMP_IN_USE


	)

82 #iâdeà
IS_COMP_LPCOMP


83 
	#IS_COMP_LPCOMP
(
p_³r_ba£
è(Õ_³r_ba£è=ğ
NRF_LPCOMP
)

	)

86 
sh¬ed_»sourû_t
 
	gm_comp_Ícomp
 = { .
acquœed
 = 
çl£
 };

87 
	$LPCOMP_IRQHªdËr
()

89 
	`ASSERT
(
m_comp_Ícomp
.
hªdËr
);

90 
m_comp_Ícomp
.
	`hªdËr
();

91 
	}
}

94 #ià
defšed
(
SERIAL_BOX_0_IN_USE
) || \

95 
defšed
(
SERIAL_BOX_1_IN_USE
) || \

96 
defšed
(
SERIAL_BOX_2_IN_USE
) || \

97 
	$defšed
(
COMP_LPCOMP_IN_USE
)

98 
»t_code_t
 
	$acquœe_sh¬ed_»sourû
(
sh¬ed_»sourû_t
 * 
p_»sourû
,

99 
Äf_drv_œq_hªdËr_t
 
hªdËr
)

101 
boŞ
 
busy
 = 
çl£
;

103 
	`CRITICAL_REGION_ENTER
();

104 ià(
p_»sourû
->
acquœed
)

106 
busy
 = 
Œue
;

110 
p_»sourû
->
acquœed
 = 
Œue
;

112 
	`CRITICAL_REGION_EXIT
();

114 ià(
busy
)

116  
NRF_ERROR_BUSY
;

119 
p_»sourû
->
hªdËr
 = handler;

120  
NRF_SUCCESS
;

121 
	}
}

124 
»t_code_t
 
	$Äf_drv_commÚ_³r_»s_acquœe
(cÚ¡ * 
p_³r_ba£
,

125 
Äf_drv_œq_hªdËr_t
 
hªdËr
)

127 #ifdeà
SERIAL_BOX_0_IN_USE


128 ià(
	`IS_SERIAL_BOX_0
(
p_³r_ba£
))

130  
	`acquœe_sh¬ed_»sourû
(&
m_£rŸl_box_0
, 
hªdËr
);

134 #ifdeà
SERIAL_BOX_1_IN_USE


135 ià(
	`IS_SERIAL_BOX_1
(
p_³r_ba£
))

137  
	`acquœe_sh¬ed_»sourû
(&
m_£rŸl_box_1
, 
hªdËr
);

141 #ifdeà
SERIAL_BOX_2_IN_USE


142 ià(
	`IS_SERIAL_BOX_2
(
p_³r_ba£
))

144  
	`acquœe_sh¬ed_»sourû
(&
m_£rŸl_box_2
, 
hªdËr
);

148 #ifdeà
COMP_LPCOMP_IN_USE


149 ià(
	`IS_COMP_LPCOMP
(
p_³r_ba£
))

151  
	`acquœe_sh¬ed_»sourû
(&
m_comp_Ícomp
, 
hªdËr
);

155  
NRF_ERROR_INVALID_PARAM
;

156 
	}
}

158 
	$Äf_drv_commÚ_³r_»s_»Ëa£
(cÚ¡ * 
p_³r_ba£
)

160 #ifdeà
SERIAL_BOX_0_IN_USE


161 ià(
	`IS_SERIAL_BOX_0
(
p_³r_ba£
))

163 
m_£rŸl_box_0
.
acquœed
 = 
çl£
;

168 #ifdeà
SERIAL_BOX_1_IN_USE


169 ià(
	`IS_SERIAL_BOX_1
(
p_³r_ba£
))

171 
m_£rŸl_box_1
.
acquœed
 = 
çl£
;

176 #ifdeà
SERIAL_BOX_2_IN_USE


177 ià(
	`IS_SERIAL_BOX_2
(
p_³r_ba£
))

179 
m_£rŸl_box_2
.
acquœed
 = 
çl£
;

184 #ifdeà
COMP_LPCOMP_IN_USE


185 ià(
	`IS_COMP_LPCOMP
(
p_³r_ba£
))

187 
m_comp_Ícomp
.
acquœed
 = 
çl£
;

193 
	}
}

198 
	$Äf_drv_commÚ_œq_’abË
(
IRQn_Ty³
 
IRQn
, 
ušt8_t
 
´iÜ™y
)

201 #ifdeà
SOFTDEVICE_PRESENT


202 
	`ASSERT
((
´iÜ™y
 =ğ
APP_IRQ_PRIORITY_LOW
è|| (´iÜ™y =ğ
APP_IRQ_PRIORITY_HIGH
));

205 
	`NVIC_S‘PriÜ™y
(
IRQn
, 
´iÜ™y
);

206 
	`NVIC_CË¬P’dšgIRQ
(
IRQn
);

207 
	`NVIC_EÇbËIRQ
(
IRQn
);

208 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\common\nrf_drv_common.h

13 #iâdeà
NRF_DRV_COMMON_H__


14 
	#NRF_DRV_COMMON_H__


	)

16 
	~<¡dšt.h
>

17 
	~<¡dboŞ.h
>

18 
	~"Äf.h
"

19 
	~"sdk_”rÜs.h
"

20 
	~"Äf_drv_cÚfig.h
"

28 
	#NRF_DRV_COMMON_EVREGS_OFFSET
 0x100U

	)

35 
	mNRF_DRV_STATE_UNINITIALIZED
,

36 
	mNRF_DRV_STATE_INITIALIZED
,

37 
	mNRF_DRV_STATE_POWERED_ON


38 } 
	tÄf_drv_¡©e_t
;

45 
	mNRF_DRV_PWR_CTRL_ON
,

46 
	mNRF_DRV_PWR_CTRL_OFF


47 } 
	tÄf_drv_pwr_ù¾_t
;

52 (*
	tÄf_drv_œq_hªdËr_t
)();

55 #ià
PERIPHERAL_RESOURCE_SHARING_ENABLED


81 
»t_code_t
 
	`Äf_drv_commÚ_³r_»s_acquœe
(cÚ¡ * 
p_³r_ba£
,

82 
Äf_drv_œq_hªdËr_t
 
hªdËr
);

90 
	`Äf_drv_commÚ_³r_»s_»Ëa£
(cÚ¡ * 
p_³r_ba£
);

103 
	`Äf_drv_commÚ_œq_’abË
(
IRQn_Ty³
 
IRQn
, 
ušt8_t
 
´iÜ™y
);

110 
__STATIC_INLINE
 
	`Äf_drv_commÚ_œq_di§bË
(
IRQn_Ty³
 
IRQn
);

128 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_b™pos_to_ev’t
(ušt32_ˆ
b™
);

141 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_ev’t_to_b™pos
(ušt32_ˆ
ev’t
);

150 
__STATIC_INLINE
 
IRQn_Ty³
 
	`Äf_drv_g‘_IRQn
(cÚ¡ * cÚ¡ 
pš¡
);

161 
__STATIC_INLINE
 
boŞ
 
	`Äf_drv_is_š_RAM
(cÚ¡ * cÚ¡ 
±r
);

164 #iâdeà
SUPPRESS_INLINE_IMPLEMENTATION


166 
__STATIC_INLINE
 
	$Äf_drv_commÚ_œq_di§bË
(
IRQn_Ty³
 
IRQn
)

168 
	`NVIC_Di§bËIRQ
(
IRQn
);

169 
	}
}

171 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_b™pos_to_ev’t
(
ušt32_t
 
b™
)

173  
NRF_DRV_COMMON_EVREGS_OFFSET
 + 
b™
 * (
ušt32_t
);

174 
	}
}

176 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_ev’t_to_b™pos
(
ušt32_t
 
ev’t
)

178  (
ev’t
 - 
NRF_DRV_COMMON_EVREGS_OFFSET
è/ (
ušt32_t
);

179 
	}
}

181 
__STATIC_INLINE
 
IRQn_Ty³
 
	$Äf_drv_g‘_IRQn
(cÚ¡ * cÚ¡ 
pš¡
)

183 
ušt8_t
 
»t
 = (ušt8_t)((
ušt32_t
)
pš¡
>>12U);

184  (
IRQn_Ty³
è
»t
;

185 
	}
}

187 
__STATIC_INLINE
 
boŞ
 
	$Äf_drv_is_š_RAM
(cÚ¡ * cÚ¡ 
±r
)

189  ((((
ušŒ_t
)
±r
) & 0xE0000000u) == 0x20000000u);

190 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\config\nrf_drv_config_validation.h

13 #iâdeà
NRF_DRV_CONFIG_VALIDATION_H


14 
	#NRF_DRV_CONFIG_VALIDATION_H


	)

16 #ifdeà
NRF52


18 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

19 ((
	gSPI0_ENABLED
 + 
	gSPIS0_ENABLED
 + 
	gTWI0_ENABLED
 + 
	gTWIS0_ENABLED
) > 1)

23 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

24 ((
	gSPI1_ENABLED
 + 
	gSPIS1_ENABLED
 + 
	gTWI1_ENABLED
 + 
	gTWIS1_ENABLED
) > 1)

28 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

29 ((
	gSPI2_ENABLED
 + 
	gSPIS2_ENABLED
) > 1)

33 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

34 ((
	gCOMP_ENABLED
 + 
	gLPCOMP_ENABLED
) > 1)

40 #ià(
TWIS0_ENABLED
 + 
TWIS1_ENABLED
) > 0

44 #ià
SPIS0_ENABLED
 > 0

48 #ià(
SPI2_ENABLED
 + 
SPIS2_ENABLED
) > 0

52 #ià
RTC2_ENABLED


56 #ià(
TIMER3_ENABLED
 + 
TIMER4_ENABLED
) > 0

60 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

61 ((
	gSPI0_ENABLED
 + 
	gTWI0_ENABLED
) > 1)

65 #ià(!
PERIPHERAL_RESOURCE_SHARING_ENABLED
) && \

66 ((
	gSPI1_ENABLED
 + 
	gSPIS1_ENABLED
 + 
	gTWI1_ENABLED
) > 1)

70 #ià
SAADC_ENABLED
 > 0

74 #ià
I2S_ENABLED
 > 0

77 #ià
COMP_ENABLED
 > 0

	@E:\EmWorkspace\RingP\components\drivers_nrf\delay\nrf_delay.c

13 
	~<¡dio.h
>

14 
	~"comp”_ab¡¿ùiÚ.h
"

15 
	~"Äf.h
"

16 
	~"Äf_d–ay.h
"

19 
	$Äf_d–ay_ms
(
ušt32_t
 vŞ©
numb”_of_ms
)

21 
numb”_of_ms
 != 0)

23 
numb”_of_ms
--;

24 
	`Äf_d–ay_us
(999);

26 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\delay\nrf_delay.h

1 #iâdeà
_NRF_DELAY_H


2 
	#_NRF_DELAY_H


	)

4 
	~"Äf.h
"

14 #ià
defšed
 ( 
__CC_ARM
 )

16 
__ASM
 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
)

18 
loİ


19 
SUBS
 
R0
, R0, #1

20 
NOP


21 
NOP


22 
NOP


23 
NOP


24 
NOP


25 
NOP


26 
NOP


27 
NOP


28 
NOP


29 
NOP


30 
NOP


31 
NOP


32 #ifdeà
NRF52


33 
NOP


34 
NOP


35 
NOP


36 
NOP


37 
NOP


38 
NOP


39 
NOP


40 
NOP


41 
NOP


42 
NOP


43 
NOP


44 
NOP


45 
NOP


46 
NOP


47 
NOP


48 
NOP


49 
NOP


50 
NOP


51 
NOP


52 
NOP


53 
NOP


54 
NOP


55 
NOP


56 
NOP


57 
NOP


58 
NOP


59 
NOP


60 
NOP


61 
NOP


62 
NOP


63 
NOP


64 
NOP


65 
NOP


66 
NOP


67 
NOP


68 
NOP


69 
NOP


70 
NOP


71 
NOP


72 
NOP


73 
NOP


74 
NOP


75 
NOP


76 
NOP


78 
BNE
 
loİ


79 
BX
 
LR


80 
	}
}

82 #–ià
defšed
 ( 
__ICCARM__
 )

84 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
)

86 
	`__ASM
 (

101 #ifdeà
NRF52


149 
	}
}

151 #–ià
defšed
 ( 
_WIN32
 ) || defšed ( 
__unix
 ) || defšedĞ
__APPLE__
 )

153 
__STATIC_INLINE
 
Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
);

155 #iâdeà
CUSTOM_NRF_DELAY_US


156 
__STATIC_INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
)

157 {
	}
}

160 #–ià
defšed
 ( 
__GNUC__
 )

162 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
è
	`__©Œibu‹__
((
®ways_šlše
));

163 
__INLINE
 
	$Äf_d–ay_us
(
ušt32_t
 vŞ©
numb”_of_us
)

165 
ušt32_t
 
d–ay
 
	`__ASM
 ("r0"èğ
numb”_of_us
;

166 
__ASM
 volatile (

167 #ifdeà
NRF51


184 #ifdeà
NRF52


233 #ifdeà
NRF51


236 : "+r" (
d–ay
));

237 
	}
}

240 
Äf_d–ay_ms
(
ušt32_t
 vŞ©
numb”_of_ms
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\gpiote\nrf_drv_gpiote.h

13 #iâdeà
NRF_DRV_GPIOTE__


14 
	#NRF_DRV_GPIOTE__


	)

26 
	~"Äf_gpiÙe.h
"

27 
	~"Äf_gpio.h
"

28 
	~"Äf_drv_cÚfig.h
"

29 
	~"sdk_”rÜs.h
"

30 
	~<¡dšt.h
>

31 
	~<¡dboŞ.h
>

36 
Äf_gpiÙe_pŞ¬™y_t
 
	m£n£
;

37 
Äf_gpio_pš_puÎ_t
 
	mpuÎ
;

38 
boŞ
 
	mis_w©ch”
;

39 
boŞ
 
	mhi_accu¿cy
;

40 } 
	tÄf_drv_gpiÙe_š_cÚfig_t
;

44 
	#GPIOTE_CONFIG_IN_SENSE_LOTOHI
(
hi_accu
) \

46 .
is_w©ch”
 = 
çl£
, \

47 .
hi_accu¿cy
 = 
hi_accu
, \

48 .
puÎ
 = 
NRF_GPIO_PIN_NOPULL
, \

49 .
£n£
 = 
NRF_GPIOTE_POLARITY_LOTOHI
, \

50 }

	)

54 
	#GPIOTE_CONFIG_IN_SENSE_HITOLO
(
hi_accu
) \

56 .
is_w©ch”
 = 
çl£
, \

57 .
hi_accu¿cy
 = 
hi_accu
, \

58 .
puÎ
 = 
NRF_GPIO_PIN_NOPULL
, \

59 .
£n£
 = 
NRF_GPIOTE_POLARITY_HITOLO
, \

60 }

	)

64 
	#GPIOTE_CONFIG_IN_SENSE_TOGGLE
(
hi_accu
) \

66 .
is_w©ch”
 = 
çl£
, \

67 .
hi_accu¿cy
 = 
hi_accu
, \

68 .
puÎ
 = 
NRF_GPIO_PIN_NOPULL
, \

69 .
£n£
 = 
NRF_GPIOTE_POLARITY_TOGGLE
, \

70 }

	)

75 
Äf_gpiÙe_pŞ¬™y_t
 
	maùiÚ
;

76 
Äf_gpiÙe_outš™_t
 
	mš™_¡©e
;

77 
boŞ
 
	msk_pš
;

78 } 
	tÄf_drv_gpiÙe_out_cÚfig_t
;

81 
	#GPIOTE_CONFIG_OUT_SIMPLE
(
š™_high
) \

83 .
š™_¡©e
 = 
š™_high
 ? 
NRF_GPIOTE_INITIAL_VALUE_HIGH
 : 
NRF_GPIOTE_INITIAL_VALUE_LOW
, \

84 .
sk_pš
 = 
çl£
, \

85 }

	)

89 
	#GPIOTE_CONFIG_OUT_TASK_LOW
 \

91 .
š™_¡©e
 = 
NRF_GPIOTE_INITIAL_VALUE_HIGH
, \

92 .
sk_pš
 = 
Œue
, \

93 .
aùiÚ
 = 
NRF_GPIOTE_POLARITY_HITOLO
, \

94 }

	)

98 
	#GPIOTE_CONFIG_OUT_TASK_HIGH
 \

100 .
š™_¡©e
 = 
NRF_GPIOTE_INITIAL_VALUE_LOW
, \

101 .
sk_pš
 = 
Œue
, \

102 .
aùiÚ
 = 
NRF_GPIOTE_POLARITY_LOTOHI
, \

103 }

	)

107 
	#GPIOTE_CONFIG_OUT_TASK_TOGGLE
(
š™_high
) \

109 .
š™_¡©e
 = 
š™_high
 ? 
NRF_GPIOTE_INITIAL_VALUE_HIGH
 : 
NRF_GPIOTE_INITIAL_VALUE_LOW
, \

110 .
sk_pš
 = 
Œue
, \

111 .
aùiÚ
 = 
NRF_GPIOTE_POLARITY_TOGGLE
, \

112 }

	)

115 
ušt32_t
 
	tÄf_drv_gpiÙe_pš_t
;

122 (*
	tÄf_drv_gpiÙe_evt_hªdËr_t
)(
	tÄf_drv_gpiÙe_pš_t
 
	tpš
, 
	tÄf_gpiÙe_pŞ¬™y_t
 
	taùiÚ
);

133 
»t_code_t
 
	`Äf_drv_gpiÙe_š™
();

144 
boŞ
 
	`Äf_drv_gpiÙe_is_š™
();

149 
	`Äf_drv_gpiÙe_unš™
();

165 
»t_code_t
 
	`Äf_drv_gpiÙe_out_š™
(
Äf_drv_gpiÙe_pš_t
 
pš
,

166 
Äf_drv_gpiÙe_out_cÚfig_t
 cÚ¡ * 
p_cÚfig
);

174 
	`Äf_drv_gpiÙe_out_unš™
(
Äf_drv_gpiÙe_pš_t
 
pš
);

181 
	`Äf_drv_gpiÙe_out_£t
(
Äf_drv_gpiÙe_pš_t
 
pš
);

188 
	`Äf_drv_gpiÙe_out_ş—r
(
Äf_drv_gpiÙe_pš_t
 
pš
);

195 
	`Äf_drv_gpiÙe_out_toggË
(
Äf_drv_gpiÙe_pš_t
 
pš
);

202 
	`Äf_drv_gpiÙe_out_sk_’abË
(
Äf_drv_gpiÙe_pš_t
 
pš
);

209 
	`Äf_drv_gpiÙe_out_sk_di§bË
(
Äf_drv_gpiÙe_pš_t
 
pš
);

216 
ušt32_t
 
	`Äf_drv_gpiÙe_out_sk_addr_g‘
(
Äf_drv_gpiÙe_pš_t
 
pš
);

241 
»t_code_t
 
	`Äf_drv_gpiÙe_š_š™
(
Äf_drv_gpiÙe_pš_t
 
pš
,

242 
Äf_drv_gpiÙe_š_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

243 
Äf_drv_gpiÙe_evt_hªdËr_t
 
evt_hªdËr
);

251 
	`Äf_drv_gpiÙe_š_unš™
(
Äf_drv_gpiÙe_pš_t
 
pš
);

264 
	`Äf_drv_gpiÙe_š_ev’t_’abË
(
Äf_drv_gpiÙe_pš_t
 
pš
, 
boŞ
 
št_’abË
);

271 
	`Äf_drv_gpiÙe_š_ev’t_di§bË
(
Äf_drv_gpiÙe_pš_t
 
pš
);

280 
boŞ
 
	`Äf_drv_gpiÙe_š_is_£t
(
Äf_drv_gpiÙe_pš_t
 
pš
);

288 
ušt32_t
 
	`Äf_drv_gpiÙe_š_ev’t_addr_g‘
(
Äf_drv_gpiÙe_pš_t
 
pš
);

296 
	`Äf_drv_gpiÙe_out_sk_fÜû
(
Äf_drv_gpiÙe_pš_t
 
pš
, 
ušt8_t
 
¡©e
);

303 
	`Äf_drv_gpiÙe_out_sk_Œigg”
(
Äf_drv_gpiÙe_pš_t
 
pš
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_ecb.c

22 
	~<¡dlib.h
>

23 
	~<¡dboŞ.h
>

24 
	~<¡ršg.h
>

25 
	~"Äf.h
"

26 
	~"Äf_ecb.h
"

28 
ušt8_t
 
	gecb_d©a
[48];

29 
ušt8_t
* 
	gecb_key
;

30 
ušt8_t
* 
	gecb_ş—¹ext
;

31 
ušt8_t
* 
	gecb_ch”‹xt
;

33 
boŞ
 
	$Äf_ecb_š™
()

35 
ecb_key
 = 
ecb_d©a
;

36 
ecb_ş—¹ext
 = 
ecb_d©a
 + 16;

37 
ecb_ch”‹xt
 = 
ecb_d©a
 + 32;

39 
NRF_ECB
->
ECBDATAPTR
 = (
ušt32_t
)
ecb_d©a
;

40  
Œue
;

41 
	}
}

44 
boŞ
 
	$Äf_ecb_üy±
(
ušt8_t
 * 
de¡_buf
, cÚ¡ ušt8_ˆ* 
¤c_buf
)

46 
ušt32_t
 
couÁ”
 = 0x1000000;

47 if(
¤c_buf
 !ğ
ecb_ş—¹ext
)

49 
	`memıy
(
ecb_ş—¹ext
,
¤c_buf
,16);

51 
NRF_ECB
->
EVENTS_ENDECB
 = 0;

52 
NRF_ECB
->
TASKS_STARTECB
 = 1;

53 
NRF_ECB
->
EVENTS_ENDECB
 == 0)

55 
couÁ”
--;

56 if(
couÁ”
 == 0)

58  
çl£
;

61 
NRF_ECB
->
EVENTS_ENDECB
 = 0;

62 if(
de¡_buf
 !ğ
ecb_ch”‹xt
)

64 
	`memıy
(
de¡_buf
,
ecb_ch”‹xt
,16);

66  
Œue
;

67 
	}
}

69 
	$Äf_ecb_£t_key
(cÚ¡ 
ušt8_t
 * 
key
)

71 
	`memıy
(
ecb_key
,
key
,16);

72 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_ecb.h

19 #iâdeà
NRF_ECB_H__


20 
	#NRF_ECB_H__


	)

32 
	~<¡dšt.h
>

41 
boŞ
 
Äf_ecb_š™
();

55 
boŞ
 
Äf_ecb_üy±
(
ušt8_t
 * 
d¡
, cÚ¡ ušt8_ˆ* 
¤c
);

62 
Äf_ecb_£t_key
(cÚ¡ 
ušt8_t
 * 
key
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_gpio.h

12 #iâdeà
NRF_GPIO_H__


13 
	#NRF_GPIO_H__


	)

15 
	~"Äf.h
"

16 
	~<¡dboŞ.h
>

31 
	#NUMBER_OF_PINS
 32

	)

38 
	mNRF_GPIO_PORT_SELECT_PORT0
 = 0,

39 
	mNRF_GPIO_PORT_SELECT_PORT1
,

40 
	mNRF_GPIO_PORT_SELECT_PORT2
,

41 
	mNRF_GPIO_PORT_SELECT_PORT3
,

42 } 
	tÄf_gpio_pÜt_£Ëù_t
;

49 
	mNRF_GPIO_PORT_DIR_OUTPUT
,

50 
	mNRF_GPIO_PORT_DIR_INPUT


51 } 
	tÄf_gpio_pÜt_dœ_t
;

58 
	mNRF_GPIO_PIN_DIR_INPUT
 = 
GPIO_PIN_CNF_DIR_IÅut
,

59 
	mNRF_GPIO_PIN_DIR_OUTPUT
 = 
GPIO_PIN_CNF_DIR_Ouut


60 } 
	tÄf_gpio_pš_dœ_t
;

67 
	mNRF_GPIO_PIN_INPUT_CONNECT
 = 
GPIO_PIN_CNF_INPUT_CÚÃù
,

68 
	mNRF_GPIO_PIN_INPUT_DISCONNECT
 = 
GPIO_PIN_CNF_INPUT_DiscÚÃù


69 } 
	tÄf_gpio_pš_šput_t
;

76 
	mNRF_GPIO_PIN_NOPULL
 = 
GPIO_PIN_CNF_PULL_Di§bËd
,

77 
	mNRF_GPIO_PIN_PULLDOWN
 = 
GPIO_PIN_CNF_PULL_PuÎdown
,

78 
	mNRF_GPIO_PIN_PULLUP
 = 
GPIO_PIN_CNF_PULL_PuÎup
,

79 } 
	tÄf_gpio_pš_puÎ_t
;

86 
	mNRF_GPIO_PIN_S0S1
 = 
GPIO_PIN_CNF_DRIVE_S0S1
,

87 
	mNRF_GPIO_PIN_H0S1
 = 
GPIO_PIN_CNF_DRIVE_H0S1
,

88 
	mNRF_GPIO_PIN_S0H1
 = 
GPIO_PIN_CNF_DRIVE_S0H1
,

89 
	mNRF_GPIO_PIN_H0H1
 = 
GPIO_PIN_CNF_DRIVE_H0H1
,

90 
	mNRF_GPIO_PIN_D0S1
 = 
GPIO_PIN_CNF_DRIVE_D0S1
,

91 
	mNRF_GPIO_PIN_D0H1
 = 
GPIO_PIN_CNF_DRIVE_D0H1
,

92 
	mNRF_GPIO_PIN_S0D1
 = 
GPIO_PIN_CNF_DRIVE_S0D1
,

93 
	mNRF_GPIO_PIN_H0D1
 = 
GPIO_PIN_CNF_DRIVE_H0D1
,

94 } 
	tÄf_gpio_pš_drive_t
;

101 
	mNRF_GPIO_PIN_NOSENSE
 = 
GPIO_PIN_CNF_SENSE_Di§bËd
,

102 
	mNRF_GPIO_PIN_SENSE_LOW
 = 
GPIO_PIN_CNF_SENSE_Low
,

103 
	mNRF_GPIO_PIN_SENSE_HIGH
 = 
GPIO_PIN_CNF_SENSE_High
,

104 } 
	tÄf_gpio_pš_£n£_t
;

118 
__STATIC_INLINE
 
Äf_gpio_¿nge_cfg_ouut
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
);

133 
__STATIC_INLINE
 
Äf_gpio_¿nge_cfg_šput
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
);

147 
__STATIC_INLINE
 
Äf_gpio_cfg
(

148 
ušt32_t
 
pš_numb”
,

149 
Äf_gpio_pš_dœ_t
 
dœ
,

150 
Äf_gpio_pš_šput_t
 
šput
,

151 
Äf_gpio_pš_puÎ_t
 
puÎ
,

152 
Äf_gpio_pš_drive_t
 
drive
,

153 
Äf_gpio_pš_£n£_t
 
£n£
);

163 
__STATIC_INLINE
 
Äf_gpio_cfg_ouut
(
ušt32_t
 
pš_numb”
);

174 
__STATIC_INLINE
 
Äf_gpio_cfg_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
);

181 
__STATIC_INLINE
 
Äf_gpio_cfg_deçuÉ
(
ušt32_t
 
pš_numb”
);

189 
__STATIC_INLINE
 
Äf_gpio_cfg_w©ch”
(
ušt32_t
 
pš_numb”
);

197 
__STATIC_INLINE
 
Äf_gpio_šput_discÚÃù
(
ušt32_t
 
pš_numb”
);

208 
__STATIC_INLINE
 
Äf_gpio_cfg_£n£_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
, 
Äf_gpio_pš_£n£_t
 
£n£_cÚfig
);

217 
__STATIC_INLINE
 
Äf_gpio_cfg_£n£_£t
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_£n£_t
 
£n£_cÚfig
);

227 
__STATIC_INLINE
 
Äf_gpio_pš_dœ_£t
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_dœ_t
 
dœeùiÚ
);

237 
__STATIC_INLINE
 
Äf_gpio_pš_£t
(
ušt32_t
 
pš_numb”
);

247 
__STATIC_INLINE
 
Äf_gpio_pšs_£t
(
ušt32_t
 
pš_mask
);

257 
__STATIC_INLINE
 
Äf_gpio_pš_ş—r
(
ušt32_t
 
pš_numb”
);

267 
__STATIC_INLINE
 
Äf_gpio_pšs_ş—r
(
ušt32_t
 
pš_mask
);

277 
__STATIC_INLINE
 
Äf_gpio_pš_toggË
(
ušt32_t
 
pš_numb”
);

287 
__STATIC_INLINE
 
Äf_gpio_pšs_toggË
(
ušt32_t
 
pš_mask
);

302 
__STATIC_INLINE
 
Äf_gpio_pš_wr™e
(
ušt32_t
 
pš_numb”
, ušt32_ˆ
v®ue
);

318 
__STATIC_INLINE
 
ušt32_t
 
Äf_gpio_pš_»ad
(ušt32_ˆ
pš_numb”
);

328 
__STATIC_INLINE
 
ušt32_t
 
Äf_gpio_pšs_»ad
();

338 
__STATIC_INLINE
 
Äf_gpio_pš_£n£_t
 
Äf_gpio_pš_£n£_g‘
(
ušt32_t
 
pš_numb”
);

354 
__STATIC_INLINE
 
Äf_gpio_wÜd_by‹_wr™e
(vŞ©
ušt32_t
 * 
wÜd_add»ss
, 
ušt8_t
 
by‹_no
, ušt8_ˆ
v®ue
);

369 
__STATIC_INLINE
 
ušt8_t
 
Äf_gpio_wÜd_by‹_»ad
(cÚ¡ vŞ©
ušt32_t
* 
wÜd_add»ss
, ušt8_ˆ
by‹_no
);

378 
__STATIC_INLINE
 
Äf_gpio_pÜt_dœ_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
Äf_gpio_pÜt_dœ_t
 
dœ
);

387 
__STATIC_INLINE
 
ušt8_t
 
Äf_gpio_pÜt_»ad
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
);

398 
__STATIC_INLINE
 
Äf_gpio_pÜt_wr™e
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
v®ue
);

411 
__STATIC_INLINE
 
Äf_gpio_pÜt_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
£t_mask
);

424 
__STATIC_INLINE
 
Äf_gpio_pÜt_ş—r
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
şr_mask
);

426 #iâdeà
SUPPRESS_INLINE_IMPLEMENTATION


427 
__STATIC_INLINE
 
	$Äf_gpio_¿nge_cfg_ouut
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
)

430 ; 
pš_¿nge_¡¬t
 <ğ
pš_¿nge_’d
;…in_range_start++)

432 
	`Äf_gpio_cfg_ouut
(
pš_¿nge_¡¬t
);

434 
	}
}

436 
__STATIC_INLINE
 
	$Äf_gpio_¿nge_cfg_šput
(
ušt32_t
 
pš_¿nge_¡¬t
, ušt32_ˆ
pš_¿nge_’d
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
)

439 ; 
pš_¿nge_¡¬t
 <ğ
pš_¿nge_’d
;…in_range_start++)

441 
	`Äf_gpio_cfg_šput
(
pš_¿nge_¡¬t
, 
puÎ_cÚfig
);

443 
	}
}

445 
__STATIC_INLINE
 
	$Äf_gpio_cfg
(

446 
ušt32_t
 
pš_numb”
,

447 
Äf_gpio_pš_dœ_t
 
dœ
,

448 
Äf_gpio_pš_šput_t
 
šput
,

449 
Äf_gpio_pš_puÎ_t
 
puÎ
,

450 
Äf_gpio_pš_drive_t
 
drive
,

451 
Äf_gpio_pš_£n£_t
 
£n£
)

453 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = ((
ušt32_t
)
dœ
 << 
GPIO_PIN_CNF_DIR_Pos
)

454 | ((
ušt32_t
)
šput
 << 
GPIO_PIN_CNF_INPUT_Pos
)

455 | ((
ušt32_t
)
puÎ
 << 
GPIO_PIN_CNF_PULL_Pos
)

456 | ((
ušt32_t
)
drive
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

457 | ((
ušt32_t
)
£n£
 << 
GPIO_PIN_CNF_SENSE_Pos
);

458 
	}
}

460 
__STATIC_INLINE
 
	$Äf_gpio_cfg_ouut
(
ušt32_t
 
pš_numb”
)

462 
	`Äf_gpio_cfg
(

463 
pš_numb”
,

464 
NRF_GPIO_PIN_DIR_OUTPUT
,

465 
NRF_GPIO_PIN_INPUT_DISCONNECT
,

466 
NRF_GPIO_PIN_NOPULL
,

467 
NRF_GPIO_PIN_S0S1
,

468 
NRF_GPIO_PIN_NOSENSE
);

469 
	}
}

471 
__STATIC_INLINE
 
	$Äf_gpio_cfg_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
)

473 
	`Äf_gpio_cfg
(

474 
pš_numb”
,

475 
NRF_GPIO_PIN_DIR_INPUT
,

476 
NRF_GPIO_PIN_INPUT_CONNECT
,

477 
puÎ_cÚfig
,

478 
NRF_GPIO_PIN_S0S1
,

479 
NRF_GPIO_PIN_NOSENSE
);

480 
	}
}

482 
__STATIC_INLINE
 
	$Äf_gpio_cfg_deçuÉ
(
ušt32_t
 
pš_numb”
)

484 
	`Äf_gpio_cfg
(

485 
pš_numb”
,

486 
NRF_GPIO_PIN_DIR_INPUT
,

487 
NRF_GPIO_PIN_INPUT_DISCONNECT
,

488 
NRF_GPIO_PIN_NOPULL
,

489 
NRF_GPIO_PIN_S0S1
,

490 
NRF_GPIO_PIN_NOSENSE
);

491 
	}
}

493 
__STATIC_INLINE
 
	$Äf_gpio_cfg_w©ch”
(
ušt32_t
 
pš_numb”
)

496 
ušt32_t
 
úf
 = 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] & ~
GPIO_PIN_CNF_INPUT_Msk
;

497 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = 
úf
 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
);

498 
	}
}

500 
__STATIC_INLINE
 
	$Äf_gpio_šput_discÚÃù
(
ušt32_t
 
pš_numb”
)

503 
ušt32_t
 
úf
 = 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] & ~
GPIO_PIN_CNF_INPUT_Msk
;

504 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] = 
úf
 | (
GPIO_PIN_CNF_INPUT_DiscÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
);

505 
	}
}

507 
__STATIC_INLINE
 
	$Äf_gpio_cfg_£n£_šput
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_puÎ_t
 
puÎ_cÚfig
, 
Äf_gpio_pš_£n£_t
 
£n£_cÚfig
)

509 
	`Äf_gpio_cfg
(

510 
pš_numb”
,

511 
NRF_GPIO_PIN_DIR_INPUT
,

512 
NRF_GPIO_PIN_INPUT_CONNECT
,

513 
puÎ_cÚfig
,

514 
NRF_GPIO_PIN_S0S1
,

515 
£n£_cÚfig
);

516 
	}
}

518 
__STATIC_INLINE
 
	$Äf_gpio_cfg_£n£_£t
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_£n£_t
 
£n£_cÚfig
)

522 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] &ğ~
GPIO_PIN_CNF_SENSE_Msk
;

523 
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] |ğ(
£n£_cÚfig
 << 
GPIO_PIN_CNF_SENSE_Pos
);

524 
	}
}

526 
__STATIC_INLINE
 
	$Äf_gpio_pš_dœ_£t
(
ušt32_t
 
pš_numb”
, 
Äf_gpio_pš_dœ_t
 
dœeùiÚ
)

528 if(
dœeùiÚ
 =ğ
NRF_GPIO_PIN_DIR_INPUT
)

530 
	`Äf_gpio_cfg
(

531 
pš_numb”
,

532 
NRF_GPIO_PIN_DIR_INPUT
,

533 
NRF_GPIO_PIN_INPUT_CONNECT
,

534 
NRF_GPIO_PIN_NOPULL
,

535 
NRF_GPIO_PIN_S0S1
,

536 
NRF_GPIO_PIN_NOSENSE
);

540 
NRF_GPIO
->
DIRSET
 = (1UL << 
pš_numb”
);

542 
	}
}

544 
__STATIC_INLINE
 
	$Äf_gpio_pš_£t
(
ušt32_t
 
pš_numb”
)

546 
NRF_GPIO
->
OUTSET
 = (1UL << 
pš_numb”
);

547 
	}
}

549 
__STATIC_INLINE
 
	$Äf_gpio_pšs_£t
(
ušt32_t
 
pš_mask
)

551 
NRF_GPIO
->
OUTSET
 = 
pš_mask
;

552 
	}
}

554 
__STATIC_INLINE
 
	$Äf_gpio_pš_ş—r
(
ušt32_t
 
pš_numb”
)

556 
NRF_GPIO
->
OUTCLR
 = (1UL << 
pš_numb”
);

557 
	}
}

559 
__STATIC_INLINE
 
	$Äf_gpio_pšs_ş—r
(
ušt32_t
 
pš_mask
)

561 
NRF_GPIO
->
OUTCLR
 = 
pš_mask
;

562 
	}
}

564 
__STATIC_INLINE
 
	$Äf_gpio_pš_toggË
(
ušt32_t
 
pš_numb”
)

566 
	`Äf_gpio_pšs_toggË
(1UL << 
pš_numb”
);

567 
	}
}

569 
__STATIC_INLINE
 
	$Äf_gpio_pšs_toggË
(
ušt32_t
 
pš_mask
)

571 
ušt32_t
 
pšs_¡©e
 = 
NRF_GPIO
->
OUT
;

572 
NRF_GPIO
->
OUTSET
 = (~
pšs_¡©e
 & 
pš_mask
);

573 
NRF_GPIO
->
OUTCLR
 = ( 
pšs_¡©e
 & 
pš_mask
);

574 
	}
}

576 
__STATIC_INLINE
 
	$Äf_gpio_pš_wr™e
(
ušt32_t
 
pš_numb”
, ušt32_ˆ
v®ue
)

578 ià(
v®ue
 == 0)

580 
	`Äf_gpio_pš_ş—r
(
pš_numb”
);

584 
	`Äf_gpio_pš_£t
(
pš_numb”
);

586 
	}
}

588 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_gpio_pš_»ad
(
ušt32_t
 
pš_numb”
)

590  ((
NRF_GPIO
->
IN
 >> 
pš_numb”
) & 1UL);

591 
	}
}

593 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_gpio_pšs_»ad
()

595  
NRF_GPIO
->
IN
;

596 
	}
}

598 
__STATIC_INLINE
 
Äf_gpio_pš_£n£_t
 
	$Äf_gpio_pš_£n£_g‘
(
ušt32_t
 
pš_numb”
)

600  (
Äf_gpio_pš_£n£_t
)((
NRF_GPIO
->
PIN_CNF
[
pš_numb”
] & 
GPIO_PIN_CNF_SENSE_Msk
è>> 
GPIO_PIN_CNF_SENSE_Pos
);

601 
	}
}

603 
__STATIC_INLINE
 
	$Äf_gpio_wÜd_by‹_wr™e
(vŞ©
ušt32_t
 * 
wÜd_add»ss
, 
ušt8_t
 
by‹_no
, ušt8_ˆ
v®ue
)

605 *((vŞ©
ušt8_t
*)(
wÜd_add»ss
è+ 
by‹_no
èğ
v®ue
;

606 
	}
}

608 
__STATIC_INLINE
 
ušt8_t
 
	$Äf_gpio_wÜd_by‹_»ad
(cÚ¡ vŞ©
ušt32_t
* 
wÜd_add»ss
, 
ušt8_t
 
by‹_no
)

610  (*((cÚ¡ vŞ©
ušt8_t
*)(
wÜd_add»ss
è+ 
by‹_no
));

611 
	}
}

613 
__STATIC_INLINE
 
	$Äf_gpio_pÜt_dœ_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
Äf_gpio_pÜt_dœ_t
 
dœ
)

615 ià(
dœ
 =ğ
NRF_GPIO_PORT_DIR_OUTPUT
)

617 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
DIRSET
, 
pÜt
, 0xFF);

621 
	`Äf_gpio_¿nge_cfg_šput
(
pÜt
*8, (pÜt+1)*8-1, 
NRF_GPIO_PIN_NOPULL
);

623 
	}
}

625 
__STATIC_INLINE
 
ušt8_t
 
	$Äf_gpio_pÜt_»ad
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
)

627  
	`Äf_gpio_wÜd_by‹_»ad
(&
NRF_GPIO
->
IN
, 
pÜt
);

628 
	}
}

630 
__STATIC_INLINE
 
	$Äf_gpio_pÜt_wr™e
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
v®ue
)

632 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUT
, 
pÜt
, 
v®ue
);

633 
	}
}

635 
__STATIC_INLINE
 
	$Äf_gpio_pÜt_£t
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
£t_mask
)

637 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUTSET
, 
pÜt
, 
£t_mask
);

638 
	}
}

640 
__STATIC_INLINE
 
	$Äf_gpio_pÜt_ş—r
(
Äf_gpio_pÜt_£Ëù_t
 
pÜt
, 
ušt8_t
 
şr_mask
)

642 
	`Äf_gpio_wÜd_by‹_wr™e
(&
NRF_GPIO
->
OUTCLR
, 
pÜt
, 
şr_mask
);

643 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_nvmc.c

19 
	~<¡dboŞ.h
>

20 
	~"Äf.h
"

21 
	~"Äf_nvmc.h
"

24 
	$Äf_nvmc_·ge_”a£
(
ušt32_t
 
add»ss
)

27 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_E’
;

28 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

33 
NRF_NVMC
->
ERASEPAGE
 = 
add»ss
;

34 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

38 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

39 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

42 
	}
}

45 
	$Äf_nvmc_wr™e_by‹
(
ušt32_t
 
add»ss
, 
ušt8_t
 
v®ue
)

47 
ušt32_t
 
by‹_shiá
 = 
add»ss
 & (uint32_t)0x03;

48 
ušt32_t
 
add»ss32
 = 
add»ss
 & ~
by‹_shiá
;

49 
ušt32_t
 
v®ue32
 = (*(ušt32_t*)
add»ss32
 & ~((ušt32_t)0xFF << (
by‹_shiá
 << (uint32_t)3)));

50 
v®ue32
 = v®ue32 + ((
ušt32_t
)
v®ue
 << (
by‹_shiá
 << 3));

53 
NRF_NVMC
->
CONFIG
 = (
NVMC_CONFIG_WEN_W’
 << 
NVMC_CONFIG_WEN_Pos
);

54 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

58 *(
ušt32_t
*)
add»ss32
 = 
v®ue32
;

59 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

63 
NRF_NVMC
->
CONFIG
 = (
NVMC_CONFIG_WEN_R’
 << 
NVMC_CONFIG_WEN_Pos
);

66 
	}
}

68 
	$Äf_nvmc_wr™e_wÜd
(
ušt32_t
 
add»ss
, ušt32_ˆ
v®ue
)

71 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_W’
;

72 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
){

75 *(
ušt32_t
*)
add»ss
 = 
v®ue
;

76 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
){

79 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

80 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

83 
	}
}

85 
	$Äf_nvmc_wr™e_by‹s
(
ušt32_t
 
add»ss
, cÚ¡ 
ušt8_t
 * 
¤c
, ušt32_ˆ
num_by‹s
)

87 
ušt32_t
 
i
;

88 
i
=0;i<
num_by‹s
;i++)

90 
	`Äf_nvmc_wr™e_by‹
(
add»ss
+
i
,
¤c
[i]);

92 
	}
}

94 
	$Äf_nvmc_wr™e_wÜds
(
ušt32_t
 
add»ss
, cÚ¡ ušt32_ˆ* 
¤c
, ušt32_ˆ
num_wÜds
)

96 
ušt32_t
 
i
;

99 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_W’
;

100 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

104 
i
=0;i<
num_wÜds
;i++)

106 ((
ušt32_t
*)
add»ss
)[
i
] = 
¤c
[i];

107 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

112 
NRF_NVMC
->
CONFIG
 = 
NVMC_CONFIG_WEN_R’
;

113 
NRF_NVMC
->
READY
 =ğ
NVMC_READY_READY_Busy
)

116 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_nvmc.h

19 #iâdeà
NRF_NVMC_H__


20 
	#NRF_NVMC_H__


	)

22 
	~<¡dšt.h
>

44 
Äf_nvmc_·ge_”a£
(
ušt32_t
 
add»ss
);

56 
Äf_nvmc_wr™e_by‹
(
ušt32_t
 
add»ss
 , 
ušt8_t
 
v®ue
);

64 
Äf_nvmc_wr™e_wÜd
(
ušt32_t
 
add»ss
, ušt32_ˆ
v®ue
);

74 
Äf_nvmc_wr™e_by‹s
(
ušt32_t
 
add»ss
, cÚ¡ 
ušt8_t
 * 
¤c
, ušt32_ˆ
num_by‹s
);

84 
Äf_nvmc_wr™e_wÜds
(
ušt32_t
 
add»ss
, cÚ¡ ušt32_ˆ* 
¤c
, ušt32_ˆ
num_wÜds
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\ppi\nrf_drv_ppi.c

13 
	~<¡dlib.h
>

15 
	~"Äf.h
"

16 
	~"Äf_drv_µi.h
"

17 
	~"Äf_drv_commÚ.h
"

18 
	~"Äf_µi.h
"

19 
	~"­p_ut_¶©fÜm.h
"

20 
	~"sdk_commÚ.h
"

23 
Äf_drv_¡©e_t
 
	gm_drv_¡©e
;

24 
ušt32_t
 
	gm_chªÃls_®loÿ‹d
;

25 
ušt8_t
 
	gm_groups_®loÿ‹d
;

32 
__STATIC_INLINE
 
ušt32_t
 
	$group_to_mask
(
Äf_µi_chªÃl_group_t
 
group
)

34  (1uL << (
ušt32_t
è
group
);

35 
	}
}

43 
__STATIC_INLINE
 
boŞ
 
	$is_´og¿mmabË_­p_chªÃl
(
Äf_µi_chªÃl_t
 
chªÃl
)

45  ((
NRF_PPI_PROG_APP_CHANNELS_MASK
 & 
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
)) != 0);

46 
	}
}

54 
__STATIC_INLINE
 
boŞ
 
	$¬e_­p_chªÃls
(
ušt32_t
 
chªÃl_mask
)

57  ((~(
NRF_PPI_ALL_APP_CHANNELS_MASK
è& 
chªÃl_mask
) == 0);

58 
	}
}

66 
__STATIC_INLINE
 
boŞ
 
	$is_­p_chªÃl
(
Äf_µi_chªÃl_t
 
chªÃl
)

68  
	`¬e_­p_chªÃls
(
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
));

69 
	}
}

78 
__STATIC_INLINE
 
boŞ
 
	$is_­p_group
(
Äf_µi_chªÃl_group_t
 
group
)

80  ((
NRF_PPI_ALL_APP_GROUPS_MASK
 & 
	`group_to_mask
(
group
)) != 0);

81 
	}
}

89 
__STATIC_INLINE
 
boŞ
 
	$is_®loÿ‹d_chªÃl
(
Äf_µi_chªÃl_t
 
chªÃl
)

91  ((
m_chªÃls_®loÿ‹d
 & 
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
)) != 0);

92 
	}
}

98 
__STATIC_INLINE
 
	$chªÃl_®loÿ‹d_£t
(
Äf_µi_chªÃl_t
 
chªÃl
)

100 
m_chªÃls_®loÿ‹d
 |ğ
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
);

101 
	}
}

107 
__STATIC_INLINE
 
	$chªÃl_®loÿ‹d_şr
(
Äf_µi_chªÃl_t
 
chªÃl
)

109 
m_chªÃls_®loÿ‹d
 &ğ~
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
);

110 
	}
}

115 
__STATIC_INLINE
 
	$chªÃl_®loÿ‹d_şr_®l
()

117 
m_chªÃls_®loÿ‹d
 &ğ~
NRF_PPI_ALL_APP_CHANNELS_MASK
;

118 
	}
}

126 
__STATIC_INLINE
 
boŞ
 
	$is_®loÿ‹d_group
(
Äf_µi_chªÃl_group_t
 
group
)

128  ((
m_groups_®loÿ‹d
 & 
	`group_to_mask
(
group
)) != 0);

129 
	}
}

135 
__STATIC_INLINE
 
	$group_®loÿ‹d_£t
(
Äf_µi_chªÃl_group_t
 
group
)

137 
m_groups_®loÿ‹d
 |ğ
	`group_to_mask
(
group
);

138 
	}
}

144 
__STATIC_INLINE
 
	$group_®loÿ‹d_şr
(
Äf_µi_chªÃl_group_t
 
group
)

146 
m_groups_®loÿ‹d
 &ğ~
	`group_to_mask
(
group
);

147 
	}
}

152 
__STATIC_INLINE
 
	$group_®loÿ‹d_şr_®l
()

154 
m_groups_®loÿ‹d
 &ğ~
NRF_PPI_ALL_APP_GROUPS_MASK
;

155 
	}
}

158 
ušt32_t
 
	$Äf_drv_µi_š™
()

160 
ušt32_t
 
”r_code
;

162 ià(
m_drv_¡©e
 =ğ
NRF_DRV_STATE_UNINITIALIZED
)

164 
m_drv_¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

165 
”r_code
 = 
NRF_SUCCESS
;

169 
”r_code
 = 
MODULE_ALREADY_INITIALIZED
;

172  
”r_code
;

173 
	}
}

176 
ušt32_t
 
	$Äf_drv_µi_unš™
()

178 
ušt32_t
 
mask
 = 
NRF_PPI_ALL_APP_GROUPS_MASK
;

179 
Äf_µi_chªÃl_group_t
 
group
;

181 ià(
m_drv_¡©e
 =ğ
NRF_DRV_STATE_UNINITIALIZED
)

183  
NRF_ERROR_INVALID_STATE
;

186 
m_drv_¡©e
 = 
NRF_DRV_STATE_UNINITIALIZED
;

189 
	`Äf_µi_chªÃls_di§bË
(
NRF_PPI_ALL_APP_CHANNELS_MASK
);

191 
group
 = 
NRF_PPI_CHANNEL_GROUP0
; 
mask
 !ğ0; mask &ğ~
	`group_to_mask
(group), group++)

193 if(
mask
 & 
	`group_to_mask
(
group
))

195 
	`Äf_µi_chªÃl_group_ş—r
(
group
);

198 
	`chªÃl_®loÿ‹d_şr_®l
();

199 
	`group_®loÿ‹d_şr_®l
();

200  
NRF_SUCCESS
;

201 
	}
}

204 
ušt32_t
 
	$Äf_drv_µi_chªÃl_®loc
(
Äf_µi_chªÃl_t
 * 
p_chªÃl
)

206 
ušt32_t
 
”r_code
;

207 
Äf_µi_chªÃl_t
 
chªÃl
;

208 
ušt32_t
 
mask
 = 0;

210 
”r_code
 = 
NRF_ERROR_NO_MEM
;

212 
mask
 = 
NRF_PPI_PROG_APP_CHANNELS_MASK
;

213 
chªÃl
 = 
NRF_PPI_CHANNEL0
; 
mask
 !ğ0; mask &ğ~
	`Äf_drv_µi_chªÃl_to_mask
(channel), channel++)

215 
	`CRITICAL_REGION_ENTER
();

216 ià((
mask
 & 
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
)è&& (!
	`is_®loÿ‹d_chªÃl
(channel)))

218 
	`chªÃl_®loÿ‹d_£t
(
chªÃl
);

219 *
p_chªÃl
 = 
chªÃl
;

220 
”r_code
 = 
NRF_SUCCESS
;

222 
	`CRITICAL_REGION_EXIT
();

223 ià(
”r_code
 =ğ
NRF_SUCCESS
)

229  
”r_code
;

230 
	}
}

233 
ušt32_t
 
	$Äf_drv_µi_chªÃl_ä“
(
Äf_µi_chªÃl_t
 
chªÃl
)

235 ià(!
	`is_´og¿mmabË_­p_chªÃl
(
chªÃl
))

237  
NRF_ERROR_INVALID_PARAM
;

240 
	`Äf_µi_chªÃl_di§bË
(
chªÃl
);

241 
	`CRITICAL_REGION_ENTER
();

242 
	`chªÃl_®loÿ‹d_şr
(
chªÃl
);

243 
	`CRITICAL_REGION_EXIT
();

244  
NRF_SUCCESS
;

245 
	}
}

248 
ušt32_t
 
	$Äf_drv_µi_chªÃl_assign
(
Äf_µi_chªÃl_t
 
chªÃl
, 
ušt32_t
 
“p
, ušt32_ˆ
‹p
)

250 
	`VERIFY_PARAM_NOT_NULL
((
ušt32_t
 *)
“p
);

251 
	`VERIFY_PARAM_NOT_NULL
((
ušt32_t
 *)
‹p
);

253 ià(!
	`is_´og¿mmabË_­p_chªÃl
(
chªÃl
))

255  
NRF_ERROR_INVALID_PARAM
;

257 ià(!
	`is_®loÿ‹d_chªÃl
(
chªÃl
))

259  
NRF_ERROR_INVALID_STATE
;

262 
	`Äf_µi_chªÃl_’dpošt_£tup
(
chªÃl
, 
“p
, 
‹p
);

263  
NRF_SUCCESS
;

264 
	}
}

266 
ušt32_t
 
	$Äf_drv_µi_chªÃl_fÜk_assign
(
Äf_µi_chªÃl_t
 
chªÃl
, 
ušt32_t
 
fÜk_‹p
)

268 #ifdeà
NRF51


269  
NRF_ERROR_NOT_SUPPORTED
;

271 ià(!
	`is_´og¿mmabË_­p_chªÃl
(
chªÃl
))

273  
NRF_ERROR_INVALID_PARAM
;

275 ià(!
	`is_®loÿ‹d_chªÃl
(
chªÃl
))

277  
NRF_ERROR_INVALID_STATE
;

279 
	`Äf_µi_fÜk_’dpošt_£tup
(
chªÃl
, 
fÜk_‹p
);

280  
NRF_SUCCESS
;

282 
	}
}

284 
ušt32_t
 
	$Äf_drv_µi_chªÃl_’abË
(
Äf_µi_chªÃl_t
 
chªÃl
)

286 ià(!
	`is_­p_chªÃl
(
chªÃl
))

288  
NRF_ERROR_INVALID_PARAM
;

290 ià(
	`is_´og¿mmabË_­p_chªÃl
(
chªÃl
è&& !
	`is_®loÿ‹d_chªÃl
(channel))

292  
NRF_ERROR_INVALID_STATE
;

294 
	`Äf_µi_chªÃl_’abË
(
chªÃl
);

295  
NRF_SUCCESS
;

296 
	}
}

299 
ušt32_t
 
	$Äf_drv_µi_chªÃl_di§bË
(
Äf_µi_chªÃl_t
 
chªÃl
)

301 ià(!
	`is_­p_chªÃl
(
chªÃl
))

303  
NRF_ERROR_INVALID_PARAM
;

305 ià(
	`is_´og¿mmabË_­p_chªÃl
(
chªÃl
è&& !
	`is_®loÿ‹d_chªÃl
(channel))

307  
NRF_ERROR_INVALID_STATE
;

309 
	`Äf_µi_chªÃl_di§bË
(
chªÃl
);

310  
NRF_SUCCESS
;

311 
	}
}

314 
ušt32_t
 
	$Äf_drv_µi_group_®loc
(
Äf_µi_chªÃl_group_t
 * 
p_group
)

316 
ušt32_t
 
”r_code
;

317 
ušt32_t
 
mask
 = 0;

318 
Äf_µi_chªÃl_group_t
 
group
;

320 
”r_code
 = 
NRF_ERROR_NO_MEM
;

322 
mask
 = 
NRF_PPI_ALL_APP_GROUPS_MASK
;

323 
group
 = 
NRF_PPI_CHANNEL_GROUP0
; 
mask
 !ğ0; mask &ğ~
	`group_to_mask
(group), group++)

325 
	`CRITICAL_REGION_ENTER
();

326 ià((
mask
 & 
	`group_to_mask
(
group
)è&& (!
	`is_®loÿ‹d_group
(group)))

328 
	`group_®loÿ‹d_£t
(
group
);

329 *
p_group
 = 
group
;

330 
”r_code
 = 
NRF_SUCCESS
;

332 
	`CRITICAL_REGION_EXIT
();

333 ià(
”r_code
 =ğ
NRF_SUCCESS
)

339  
”r_code
;

340 
	}
}

343 
ušt32_t
 
	$Äf_drv_µi_group_ä“
(
Äf_µi_chªÃl_group_t
 
group
)

345 ià(!
	`is_­p_group
(
group
))

347  
NRF_ERROR_INVALID_PARAM
;

349 ià(!
	`is_®loÿ‹d_group
(
group
))

351  
NRF_ERROR_INVALID_STATE
;

354 
	`Äf_µi_group_di§bË
(
group
);

355 
	`CRITICAL_REGION_ENTER
();

356 
	`group_®loÿ‹d_şr
(
group
);

357 
	`CRITICAL_REGION_EXIT
();

358  
NRF_SUCCESS
;

359 
	}
}

362 
ušt32_t
 
	$Äf_drv_µi_group_’abË
(
Äf_µi_chªÃl_group_t
 
group
)

364 ià(!
	`is_­p_group
(
group
))

366  
NRF_ERROR_INVALID_PARAM
;

368 ià(!
	`is_®loÿ‹d_group
(
group
))

370  
NRF_ERROR_INVALID_STATE
;

372 
	`Äf_µi_group_’abË
(
group
);

373  
NRF_SUCCESS
;

374 
	}
}

377 
ušt32_t
 
	$Äf_drv_µi_group_di§bË
(
Äf_µi_chªÃl_group_t
 
group
)

379 ià(!
	`is_­p_group
(
group
))

381  
NRF_ERROR_INVALID_PARAM
;

383 
	`Äf_µi_group_di§bË
(
group
);

384  
NRF_SUCCESS
;

385 
	}
}

387 
ušt32_t
 
	$Äf_drv_µi_chªÃls_»move_äom_group
(
ušt32_t
 
chªÃl_mask
,

388 
Äf_µi_chªÃl_group_t
 
group
)

390 ià(!
	`is_­p_group
(
group
))

392  
NRF_ERROR_INVALID_PARAM
;

394 ià(!
	`is_®loÿ‹d_group
(
group
))

396  
NRF_ERROR_INVALID_STATE
;

398 ià(!
	`¬e_­p_chªÃls
(
chªÃl_mask
))

400  
NRF_ERROR_INVALID_PARAM
;

402 
	`CRITICAL_REGION_ENTER
();

403 
	`Äf_µi_chªÃls_»move_äom_group
(
chªÃl_mask
, 
group
);

404 
	`CRITICAL_REGION_EXIT
();

405  
NRF_SUCCESS
;

406 
	}
}

408 
ušt32_t
 
	$Äf_drv_µi_chªÃls_šşude_š_group
(
ušt32_t
 
chªÃl_mask
,

409 
Äf_µi_chªÃl_group_t
 
group
)

411 ià(!
	`is_­p_group
(
group
))

413  
NRF_ERROR_INVALID_PARAM
;

415 ià(!
	`is_®loÿ‹d_group
(
group
))

417  
NRF_ERROR_INVALID_STATE
;

419 ià(!
	`¬e_­p_chªÃls
(
chªÃl_mask
))

421  
NRF_ERROR_INVALID_PARAM
;

423 
	`CRITICAL_REGION_ENTER
();

424 
	`Äf_µi_chªÃls_šşude_š_group
(
chªÃl_mask
, 
group
);

425 
	`CRITICAL_REGION_EXIT
();

426  
NRF_SUCCESS
;

427 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\ppi\nrf_drv_ppi.h

13 #iâdeà
NRF_DRV_PPI_H


14 
	#NRF_DRV_PPI_H


	)

17 
	~"sdk_”rÜs.h
"

18 
	~"Äf_µi.h
"

19 
	~<¡dboŞ.h
>

20 
	~<¡dšt.h
>

38 
	~"sdk_»sourûs.h
"

40 #ifdeà
NRF52


42 
	#NRF_PPI_ALL_APP_CHANNELS_MASK
 ((
ušt32_t
)0xFFFFFFFFuL & ~(
NRF_PPI_CHANNELS_USED
)è

	)

43 
	#NRF_PPI_PROG_APP_CHANNELS_MASK
 ((
ušt32_t
)0x000FFFFFuL & ~(
NRF_PPI_CHANNELS_USED
)è

	)

44 
	#NRF_PPI_ALL_APP_GROUPS_MASK
 ((
ušt32_t
)0x0000003FuL & ~(
NRF_PPI_GROUPS_USED
)è

	)

48 
	#NRF_PPI_ALL_APP_CHANNELS_MASK
 ((
ušt32_t
)0xFFF0FFFFuL & ~(
NRF_PPI_CHANNELS_USED
)è

	)

49 
	#NRF_PPI_PROG_APP_CHANNELS_MASK
 ((
ušt32_t
)0x0000FFFFuL & ~(
NRF_PPI_CHANNELS_USED
)è

	)

50 
	#NRF_PPI_ALL_APP_GROUPS_MASK
 ((
ušt32_t
)0x0000000FuL & ~(
NRF_PPI_GROUPS_USED
)è

	)

60 
ušt32_t
 
Äf_drv_µi_š™
();

70 
ušt32_t
 
Äf_drv_µi_unš™
();

80 
ušt32_t
 
Äf_drv_µi_chªÃl_®loc
(
Äf_µi_chªÃl_t
 * 
p_chªÃl
);

90 
ušt32_t
 
Äf_drv_µi_chªÃl_ä“
(
Äf_µi_chªÃl_t
 
chªÃl
);

104 
ušt32_t
 
Äf_drv_µi_chªÃl_assign
(
Äf_µi_chªÃl_t
 
chªÃl
, ušt32_ˆ
“p
, ušt32_ˆ
‹p
);

117 
ušt32_t
 
Äf_drv_µi_chªÃl_fÜk_assign
(
Äf_µi_chªÃl_t
 
chªÃl
, ušt32_ˆ
fÜk_‹p
);

127 
ušt32_t
 
Äf_drv_µi_chªÃl_’abË
(
Äf_µi_chªÃl_t
 
chªÃl
);

137 
ušt32_t
 
Äf_drv_µi_chªÃl_di§bË
(
Äf_µi_chªÃl_t
 
chªÃl
);

147 
ušt32_t
 
Äf_drv_µi_group_®loc
(
Äf_µi_chªÃl_group_t
 * 
p_group
);

157 
ušt32_t
 
Äf_drv_µi_group_ä“
(
Äf_µi_chªÃl_group_t
 
group
);

165 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_chªÃl_to_mask
(
Äf_µi_chªÃl_t
 
chªÃl
)

167  (1uL << (
ušt32_t
è
chªÃl
);

168 
	}
}

177 
ušt32_t
 
Äf_drv_µi_chªÃls_šşude_š_group
(ušt32_ˆ
chªÃl_mask
,

178 
Äf_µi_chªÃl_group_t
 
group
);

187 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_chªÃl_šşude_š_group
(
Äf_µi_chªÃl_t
 
chªÃl
,

188 
Äf_µi_chªÃl_group_t
 
group
)

190  
	`Äf_drv_µi_chªÃls_šşude_š_group
(
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
), 
group
);

191 
	}
}

200 
ušt32_t
 
Äf_drv_µi_chªÃls_»move_äom_group
(ušt32_ˆ
chªÃl_mask
,

201 
Äf_µi_chªÃl_group_t
 
group
);

210 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_chªÃl_»move_äom_group
(
Äf_µi_chªÃl_t
 
chªÃl
,

211 
Äf_µi_chªÃl_group_t
 
group
)

213  
	`Äf_drv_µi_chªÃls_»move_äom_group
(
	`Äf_drv_µi_chªÃl_to_mask
(
chªÃl
), 
group
);

214 
	}
}

222 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_group_ş—r
(
Äf_µi_chªÃl_group_t
 
group
)

224  
	`Äf_drv_µi_chªÃls_»move_äom_group
(
NRF_PPI_ALL_APP_CHANNELS_MASK
, 
group
);

225 
	}
}

233 
ušt32_t
 
Äf_drv_µi_group_’abË
(
Äf_µi_chªÃl_group_t
 
group
);

241 
ušt32_t
 
Äf_drv_µi_group_di§bË
(
Äf_µi_chªÃl_group_t
 
group
);

250 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_sk_addr_g‘
(
Äf_µi_sk_t
 
sk
)

252  (
ušt32_t
è
	`Äf_µi_sk_add»ss_g‘
(
sk
);

253 
	}
}

262 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_sk_addr_group_’abË_g‘
(
Äf_µi_chªÃl_group_t
 
group
)

264  (
ušt32_t
è
	`Äf_µi_sk_group_’abË_add»ss_g‘
(
group
);

265 
	}
}

274 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_µi_sk_addr_group_di§bË_g‘
(
Äf_µi_chªÃl_group_t
 
group
)

276  (
ušt32_t
è
	`Äf_µi_sk_group_di§bË_add»ss_g‘
(
group
);

277 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\pstorage\pstorage.c

13 
	~"p¡Üage.h
"

14 
	~<¡dlib.h
>

15 
	~<¡dšt.h
>

16 
	~<¡ršg.h
>

17 
	~"nÜdic_commÚ.h
"

18 
	~"Äf_”rÜ.h
"

19 
	~"Äf_as£¹.h
"

20 
	~"Äf.h
"

21 
	~"Äf_soc.h
"

22 
	~"­p_ut.h
"

23 
	~"­p_”rÜ.h
"

25 
	#INVALID_OPCODE
 0x00

	)

26 
	#SOC_MAX_WRITE_SIZE
 
PSTORAGE_FLASH_PAGE_SIZE


	)

27 
	#RAW_MODE_APP_ID
 (
PSTORAGE_NUM_OF_PAGES
 + 1è

	)

29 #ià
defšed
(
NRF52
)

30 
	#SD_CMD_MAX_TRIES
 1000

	)

32 
	#SD_CMD_MAX_TRIES
 3

	)

35 
	#MASK_TAIL_SWAP_DONE
 (1 << 0è

	)

36 
	#MASK_SINGLE_PAGE_OPERATION
 (1 << 1è

	)

37 
	#MASK_MODULE_INITIALIZED
 (1 << 2è

	)

38 
	#MASK_FLASH_API_ERR_BUSY
 (1 << 3è

	)

51 
	#NULL_PARAM_CHECK
(
PARAM
) \

52 ià((
PARAM
è=ğ
NULL
) \

54  
NRF_ERROR_NULL
; \

55 }

	)

60 
	#MODULE_ID_RANGE_CHECK
(
ID
) \

61 ià((((
ID
)->
moduË_id
è>ğ
PSTORAGE_NUM_OF_PAGES
) || \

62 (
m_­p_bË
[(
ID
)->
moduË_id
].
cb
 =ğ
NULL
)) \

64  
NRF_ERROR_INVALID_PARAM
; \

65 }

	)

70 
	#BLOCK_ID_RANGE_CHECK
(
ID
) \

71 ià(((
ID
)->
block_id
è>ğ(
m_­p_bË
[(ID)->
moduË_id
].
ba£_id
 + \

72 (
m_­p_bË
[(
ID
)->
moduË_id
].
block_couÁ
 * 
	`MODULE_BLOCK_SIZE
(ID)))) \

74  
NRF_ERROR_INVALID_PARAM
; \

75 }

	)

79 
	#BLOCK_SIZE_CHECK
(
X
) \

80 ià(((
X
è> 
PSTORAGE_MAX_BLOCK_SIZE
è|| ((Xè< 
PSTORAGE_MIN_BLOCK_SIZE
)) \

82  
NRF_ERROR_INVALID_PARAM
; \

83 }

	)

87 
	#BLOCK_COUNT_CHECK
(
COUNT
, 
SIZE
) \

88 ià(((
COUNT
) == 0) || \

89 ((
m_Ãxt_·ge_addr
 + ((
COUNT
è*(
SIZE
)è> 
PSTORAGE_SWAP_ADDR
))) \

91  
NRF_ERROR_INVALID_PARAM
; \

92 }

	)

96 
	#SIZE_CHECK
(
ID
, 
SIZE
) \

97 if(((
SIZE
è=ğ0è|| ((SIZEè> 
	`MODULE_BLOCK_SIZE
(
ID
))) \

99  
NRF_ERROR_INVALID_PARAM
; \

100 }

	)

104 
	#OFFSET_CHECK
(
ID
, 
OFFSET
, 
SIZE
) \

105 if(((
SIZE
è+ (
OFFSET
)è> 
	`MODULE_BLOCK_SIZE
(
ID
)) \

107  
NRF_ERROR_INVALID_PARAM
; \

108 }

	)

110 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


114 
	#MODULE_RAW_HANDLE_CHECK
(
ID
) \

115 ià((((
ID
)->
moduË_id
è!ğ
RAW_MODE_APP_ID
)) \

117  
NRF_ERROR_INVALID_PARAM
; \

118 }

	)

130 
	#VERIFY_MODULE_INITIALIZED
() \

133 ià(!(
m_æags
 & 
MASK_MODULE_INITIALIZED
)) \

135  
NRF_ERROR_INVALID_STATE
; \

137 } 0)

	)

140 
	#MODULE_BLOCK_SIZE
(
ID
è(
m_­p_bË
[(ID)->
moduË_id
].
block_size
)

	)

145 
	mSTATE_IDLE
,

146 
	mSTATE_STORE
,

147 
	mSTATE_DATA_ERASE_WITH_SWAP
,

148 
	mSTATE_DATA_ERASE
,

149 
	mSTATE_ERROR


150 } 
	tp¡Üage_¡©e_t
;

155 
	mSTATE_ERASE_SWAP
,

156 
	mSTATE_WRITE_DATA_TO_SWAP
,

157 
	mSTATE_ERASE_DATA_PAGE
,

158 
	mSTATE_RESTORE_TAIL
,

159 
	mSTATE_RESTORE_HEAD
,

160 
	mSWAP_SUB_STATE_MAX


161 } 
	tæash_sw­_sub_¡©e_t
;

170 
p¡Üage_Áf_cb_t
 
	mcb
;

171 
p¡Üage_block_t
 
	mba£_id
;

172 
p¡Üage_size_t
 
	mblock_size
;

173 
p¡Üage_size_t
 
	mblock_couÁ
;

174 } 
	tp¡Üage_moduË_bË_t
;

177 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


184 
p¡Üage_Áf_cb_t
 
	mcb
;

185 } 
	tp¡Üage_¿w_moduË_bË_t
;

196 
ušt8_t
 
	mİ_code
;

197 
p¡Üage_size_t
 
	msize
;

198 
p¡Üage_size_t
 
	moff£t
;

199 
p¡Üage_hªdË_t
 
	m¡Üage_addr
;

200 
ušt8_t
 * 
	mp_d©a_addr
;

201 } 
	tcmd_queue_–em’t_t
;

214 
ušt8_t
 
	m½
;

215 
ušt8_t
 
	mcouÁ
;

216 
cmd_queue_–em’t_t
 
	mcmd
[
PSTORAGE_CMD_QUEUE_SIZE
];

217 } 
	tcmd_queue_t
;

219 
cmd_queue_t
 
	gm_cmd_queue
;

220 
p¡Üage_size_t
 
	gm_Ãxt_­p_š¡ªû
;

221 
ušt32_t
 
	gm_Ãxt_·ge_addr
;

222 
p¡Üage_¡©e_t
 
	gm_¡©e
;

223 
æash_sw­_sub_¡©e_t
 
	gm_sw­_sub_¡©e
;

224 
ušt32_t
 
	gm_h—d_wÜd_size
;

225 
ušt32_t
 
	gm__wÜd_size
;

226 
ušt32_t
 
	gm_cu¼’t_·ge_id
;

227 
ušt32_t
 
	gm_num_of_commªd_»Œ›s
;

228 
p¡Üage_moduË_bË_t
 
	gm_­p_bË
[
PSTORAGE_NUM_OF_PAGES
];

229 
ušt32_t
 
	gm_num_of_by‹s_wr™‹n
;

230 
ušt32_t
 
	gm_­p_d©a_size
;

231 
ušt32_t
 
	gm_æags
 = 0;

233 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


234 
p¡Üage_¿w_moduË_bË_t
 
	gm_¿w_­p_bË
;

238 
cmd_´oûss
();

239 
¡Üe_İ”©iÚ_execu‹
();

240 
­p_nÙify
(
ušt32_t
 
»suÉ
, 
cmd_queue_–em’t_t
 * 
p_–em
);

241 
cmd_queue_–em’t_š™
(
ušt32_t
 
šdex
);

242 
cmd_queue_dequeue
();

243 
sm_¡©e_chªge
(
p¡Üage_¡©e_t
 
Ãw_¡©e
);

244 
sw­_sub_¡©e_¡©e_chªge
(
æash_sw­_sub_¡©e_t
 
Ãw_¡©e
);

250 
	$commªd_queue_–em’t_cÚsume
()

253 
	`cmd_queue_–em’t_š™
(
m_cmd_queue
.
½
);

256 --(
m_cmd_queue
.
couÁ
);

257 ià(++(
m_cmd_queue
.
½
è=ğ
PSTORAGE_CMD_QUEUE_SIZE
)

259 
m_cmd_queue
.
½
 = 0;

261 
	}
}

270 
	$commªd_’d_´oûdu»_run
()

272 
	`­p_nÙify
(
NRF_SUCCESS
, &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
]);

274 
	`commªd_queue_–em’t_cÚsume
();

276 
	`sm_¡©e_chªge
(
STATE_IDLE
);

277 
	}
}

285 
	$¡©e_idË_’Œy_run
()

287 
m_num_of_commªd_»Œ›s
 = 0;

288 
m_num_of_by‹s_wr™‹n
 = 0;

291 
	`cmd_queue_dequeue
();

292 
	}
}

300 
	$­p_nÙify_”rÜ_¡©e_Œªs™
(
ušt32_t
 
»suÉ
)

302 
	`­p_nÙify
(
»suÉ
, &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
]);

303 
	`sm_¡©e_chªge
(
STATE_ERROR
);

304 
	}
}

311 
	$æash_­i_”r_code_´oûss
(
ušt32_t
 
”r_code
)

313 
”r_code
)

315 
NRF_SUCCESS
:

318 
NRF_ERROR_BUSY
:

321 
m_æags
 |ğ
MASK_FLASH_API_ERR_BUSY
;

326 
	`­p_nÙify_”rÜ_¡©e_Œªs™
(
”r_code
);

329 
	}
}

337 
	$æash_wr™e
(
ušt32_t
 * cÚ¡ 
p_d¡
,

338 
ušt32_t
 cÚ¡ * cÚ¡ 
p_¤c
,

339 
ušt32_t
 
size_š_wÜds
)

341 
	`æash_­i_”r_code_´oûss
(
	`sd_æash_wr™e
(
p_d¡
, 
p_¤c
, 
size_š_wÜds
));

342 
	}
}

351 
	$¡Üe_cmd_æash_wr™e_execu‹
()

353 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

355 ià(
p_cmd
->
size
 > 
SOC_MAX_WRITE_SIZE
)

357 cÚ¡ 
ušt32_t
 
off£t
 = 
p_cmd
->
size
 - 
PSTORAGE_FLASH_PAGE_SIZE
;

358 
	`æash_wr™e
((
ušt32_t
 *)(
p_cmd
->
¡Üage_addr
.
block_id
 +…_cmd->
off£t
 + offset),

359 (
ušt32_t
 *)(
p_cmd
->
p_d©a_addr
 + 
off£t
),

360 
PSTORAGE_FLASH_PAGE_SIZE
 / (
ušt32_t
));

362 
m_num_of_by‹s_wr™‹n
 = 
PSTORAGE_FLASH_PAGE_SIZE
;

366 
	`æash_wr™e
((
ušt32_t
 *)(
p_cmd
->
¡Üage_addr
.
block_id
 +…_cmd->
off£t
),

367 (
ušt32_t
 *)(
p_cmd
->
p_d©a_addr
),

368 
p_cmd
->
size
 / (
ušt32_t
));

370 
m_num_of_by‹s_wr™‹n
 = 
p_cmd
->
size
;

372 
	}
}

379 
	$¡©e_¡Üe_’Œy_run
()

381 
	`¡Üe_cmd_æash_wr™e_execu‹
();

382 
	}
}

390 
	$¡©e_d©a_”a£_sw­_’Œy_run
()

392 
m_æags
 &ğ~
MASK_TAIL_SWAP_DONE
;

394 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

395 cÚ¡ 
p¡Üage_block_t
 
cmd_block_id
 = 
p_cmd
->
¡Üage_addr
.
block_id
;

397 cÚ¡ 
ušt32_t
 
ş—r_¡¬t_·ge_id
 = 
cmd_block_id
 / 
PSTORAGE_FLASH_PAGE_SIZE
;

398 
m_cu¼’t_·ge_id
 = 
ş—r_¡¬t_·ge_id
;

405 cÚ¡ 
ušt32_t
 
ş—r_’d_·ge_id
 = (
cmd_block_id
 + 
p_cmd
->
size
 - 1u) /

406 
PSTORAGE_FLASH_PAGE_SIZE
;

408 ià(
ş—r_¡¬t_·ge_id
 =ğ
ş—r_’d_·ge_id
)

410 
m_æags
 |ğ
MASK_SINGLE_PAGE_OPERATION
;

414 
m_æags
 &ğ~
MASK_SINGLE_PAGE_OPERATION
;

417 ià((
m_h—d_wÜd_size
 =ğ0è&& !(
m_æags
 & 
MASK_SINGLE_PAGE_OPERATION
))

422 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_DATA_PAGE
);

426 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_SWAP
);

428 
	}
}

435 
	$æash_·ge_”a£
(
ušt32_t
 
·ge_numb”
)

437 
	`æash_­i_”r_code_´oûss
(
	`sd_æash_·ge_”a£
(
·ge_numb”
));

438 
	}
}

445 
	$¡©e_d©a_”a£_’Œy_run
()

447 
	`æash_·ge_”a£
(
m_cu¼’t_·ge_id
);

448 
	}
}

453 
	$¡©e_’Œy_aùiÚ_run
()

455 
m_¡©e
)

457 
STATE_IDLE
:

458 
	`¡©e_idË_’Œy_run
();

461 
STATE_STORE
:

462 
	`¡©e_¡Üe_’Œy_run
();

465 
STATE_DATA_ERASE_WITH_SWAP
:

466 
	`¡©e_d©a_”a£_sw­_’Œy_run
();

469 
STATE_DATA_ERASE
:

470 
	`¡©e_d©a_”a£_’Œy_run
();

477 
	}
}

484 
	$sm_¡©e_chªge
(
p¡Üage_¡©e_t
 
Ãw_¡©e
)

486 
m_¡©e
 = 
Ãw_¡©e
;

487 
	`¡©e_’Œy_aùiÚ_run
();

488 
	}
}

496 
	$¡©e_sw­_”a£_’Œy_run
()

498 
	`æash_·ge_”a£
(
PSTORAGE_SWAP_ADDR
 / 
PSTORAGE_FLASH_PAGE_SIZE
);

499 
	}
}

507 
	$¡©e_wr™e_d©a_sw­_’Œy_run
()

512 
	`æash_wr™e
((
ušt32_t
 *)(
PSTORAGE_SWAP_ADDR
),

513 (
ušt32_t
 *)(
m_cu¼’t_·ge_id
 * 
PSTORAGE_FLASH_PAGE_SIZE
),

514 
PSTORAGE_FLASH_PAGE_SIZE
 / (
ušt32_t
));

515 
	}
}

523 
	$¡©e_”a£_d©a_·ge_’Œy_run
()

525 
	`æash_·ge_”a£
(
m_cu¼’t_·ge_id
);

526 
	}
}

534 
	$¡©e_»¡Üe__’Œy_run
()

536 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

537 cÚ¡ 
p¡Üage_block_t
 
cmd_block_id
 = 
p_cmd
->
¡Üage_addr
.
block_id
;

539 cÚ¡ 
ušt32_t
 
_off£t
 = (
cmd_block_id
 + 
p_cmd
->
size
 +…_cmd->
off£t
) %

540 
PSTORAGE_FLASH_PAGE_SIZE
;

542 
	`æash_wr™e
((
ušt32_t
 *)(
cmd_block_id
 + 
p_cmd
->
size
 +…_cmd->
off£t
),

543 (
ušt32_t
 *)(
PSTORAGE_SWAP_ADDR
 + 
_off£t
),

544 
m__wÜd_size
);

545 
	}
}

553 
	$¡©e_»¡Üe_h—d_’Œy_run
()

555 
	`æash_wr™e
((
ušt32_t
 *)((
m_cu¼’t_·ge_id
 - 1uè* 
PSTORAGE_FLASH_PAGE_SIZE
),

556 (
ušt32_t
 *)
PSTORAGE_SWAP_ADDR
,

557 
m_h—d_wÜd_size
);

558 
	}
}

563 
	$sw­_sub_¡©e_’Œy_aùiÚ_run
()

565 (* cÚ¡ 
sw­_sub_¡©e_sm_lut
[
SWAP_SUB_STATE_MAX
])() =

567 
¡©e_sw­_”a£_’Œy_run
,

568 
¡©e_wr™e_d©a_sw­_’Œy_run
,

569 
¡©e_”a£_d©a_·ge_’Œy_run
,

570 
¡©e_»¡Üe__’Œy_run
,

571 
¡©e_»¡Üe_h—d_’Œy_run


574 
sw­_sub_¡©e_sm_lut
[
m_sw­_sub_¡©e
]();

575 
	}
}

582 
	$sw­_sub_¡©e_¡©e_chªge
(
æash_sw­_sub_¡©e_t
 
Ãw_¡©e
)

584 
m_sw­_sub_¡©e
 = 
Ãw_¡©e
;

585 
	`sw­_sub_¡©e_’Œy_aùiÚ_run
();

586 
	}
}

593 
	$cmd_queue_–em’t_š™
(
ušt32_t
 
šdex
)

596 
m_cmd_queue
.
cmd
[
šdex
].
İ_code
 = 
INVALID_OPCODE
;

597 
m_cmd_queue
.
cmd
[
šdex
].
size
 = 0;

598 
m_cmd_queue
.
cmd
[
šdex
].
¡Üage_addr
.
moduË_id
 = 
PSTORAGE_NUM_OF_PAGES
;

599 
m_cmd_queue
.
cmd
[
šdex
].
¡Üage_addr
.
block_id
 = 0;

600 
m_cmd_queue
.
cmd
[
šdex
].
p_d©a_addr
 = 
NULL
;

601 
m_cmd_queue
.
cmd
[
šdex
].
off£t
 = 0;

602 
	}
}

607 
	$cmd_queue_š™
()

609 
m_cmd_queue
.
½
 = 0;

610 
m_cmd_queue
.
couÁ
 = 0;

612 
ušt32_t
 
cmd_šdex
 = 0; cmd_šdex < 
PSTORAGE_CMD_QUEUE_SIZE
; ++cmd_index)

614 
	`cmd_queue_–em’t_š™
(
cmd_šdex
);

616 
	}
}

631 
ušt32_t
 
	$cmd_queue_’queue
(
ušt8_t
 
İcode
,

632 
p¡Üage_hªdË_t
 * 
p_¡Üage_addr
,

633 
ušt8_t
 * 
p_d©a_addr
,

634 
p¡Üage_size_t
 
size
,

635 
p¡Üage_size_t
 
off£t
)

637 
ušt32_t
 
”r_code
;

639 ià(
m_cmd_queue
.
couÁ
 !ğ
PSTORAGE_CMD_QUEUE_SIZE
)

642 
ušt32_t
 
wr™e_šdex
 = 
m_cmd_queue
.
½
 + m_cmd_queue.
couÁ
;

644 ià(
wr™e_šdex
 >ğ
PSTORAGE_CMD_QUEUE_SIZE
)

646 
wr™e_šdex
 -ğ
PSTORAGE_CMD_QUEUE_SIZE
;

649 
m_cmd_queue
.
cmd
[
wr™e_šdex
].
İ_code
 = 
İcode
;

650 
m_cmd_queue
.
cmd
[
wr™e_šdex
].
p_d©a_addr
 =…_data_addr;

651 
m_cmd_queue
.
cmd
[
wr™e_šdex
].
¡Üage_addr
 = (*
p_¡Üage_addr
);

652 
m_cmd_queue
.
cmd
[
wr™e_šdex
].
size
 = size;

653 
m_cmd_queue
.
cmd
[
wr™e_šdex
].
off£t
 = offset;

655 
m_cmd_queue
.
couÁ
++;

657 ià(
m_¡©e
 =ğ
STATE_IDLE
)

659 
	`cmd_´oûss
();

662 
”r_code
 = 
NRF_SUCCESS
;

666 
”r_code
 = 
NRF_ERROR_NO_MEM
;

669  
”r_code
;

670 
	}
}

675 
	$cmd_queue_dequeue
()

677 ià((
m_cmd_queue
.
couÁ
 != 0))

679 
	`cmd_´oûss
();

681 
	}
}

689 
	$­p_nÙify
(
ušt32_t
 
»suÉ
, 
cmd_queue_–em’t_t
 * 
p_–em
)

691 
p¡Üage_Áf_cb_t
 
Áf_cb
;

692 cÚ¡ 
ušt8_t
 
İ_code
 = 
p_–em
->op_code;

694 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


695 ià(
p_–em
->
¡Üage_addr
.
moduË_id
 =ğ
RAW_MODE_APP_ID
)

697 
Áf_cb
 = 
m_¿w_­p_bË
.
cb
;

702 
Áf_cb
 = 
m_­p_bË
[
p_–em
->
¡Üage_addr
.
moduË_id
].
cb
;

705 
	`Áf_cb
(&
p_–em
->
¡Üage_addr
, 
İ_code
, 
»suÉ
,…_–em->
p_d©a_addr
, 
m_­p_d©a_size
);

706 
	}
}

715 
boŞ
 
	$is__d©a_·ge_sw­_»quœed
()

717 
boŞ
 
»t_v®ue
;

720 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

721 cÚ¡ 
p¡Üage_block_t
 
cmd_block_id
 = 
p_cmd
->
¡Üage_addr
.
block_id
;

722 cÚ¡ 
ušt32_t
 
Ï¡_·ge_id
 = (
cmd_block_id
 + 
p_cmd
->
size
 +…_cmd->
off£t
 - 1u) /

723 
PSTORAGE_FLASH_PAGE_SIZE
;

727 ià((
m__wÜd_size
 !ğ0è&& (
m_cu¼’t_·ge_id
 =ğ
Ï¡_·ge_id
))

729 
»t_v®ue
 = 
Œue
;

733 
»t_v®ue
 = 
çl£
;

736  
»t_v®ue
;

737 
	}
}

745 
	$ş—r_po¡_´oûssšg_run
()

747 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

749 ià(
p_cmd
->
İ_code
 !ğ
PSTORAGE_UPDATE_OP_CODE
)

751 
	`commªd_’d_´oûdu»_run
();

755 
	`¡Üe_İ”©iÚ_execu‹
();

757 
	}
}

762 
	$sw­_sub_sm_ex™_aùiÚ_run
()

764 
	`ş—r_po¡_´oûssšg_run
();

765 
	}
}

773 
boŞ
 
	$is_·ge_”a£_»quœed
()

775 
boŞ
 
»t
;

777 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

778 cÚ¡ 
p¡Üage_block_t
 
cmd_block_id
 = 
p_cmd
->
¡Üage_addr
.
block_id
;

779 cÚ¡ 
ušt32_t
 
id_Ï¡_·ge_to_be_ş—»d
 = (
cmd_block_id
 + 
p_cmd
->
size
 +

780 
p_cmd
->
off£t
 - 1u) /

781 
PSTORAGE_FLASH_PAGE_SIZE
;

786 ià((
m_cu¼’t_·ge_id
 < 
id_Ï¡_·ge_to_be_ş—»d
) ||

787 ((
m_cu¼’t_·ge_id
 =ğ
id_Ï¡_·ge_to_be_ş—»d
è&& (
m__wÜd_size
 == 0)))

789 
»t
 = 
Œue
;

793 
»t
 = 
çl£
;

796  
»t
;

797 
	}
}

803 
	$sw­_sub_¡©e_”r_busy_´oûss
()

806 
m_æags
 &ğ~
MASK_FLASH_API_ERR_BUSY
;

807 
	`sw­_sub_¡©e_¡©e_chªge
(
m_sw­_sub_¡©e
);

808 
	}
}

816 
	$h—d_»¡Üe_¡©e_run
()

818 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

820 ià(
	`is__d©a_·ge_sw­_»quœed
())

827 
m_h—d_wÜd_size
 = 0;

828 
m_æags
 |ğ
MASK_TAIL_SWAP_DONE
;

830 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_SWAP
);

832 ià(
	`is_·ge_”a£_»quœed
())

838 
m_h—d_wÜd_size
 = 0;

839 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_DATA_PAGE
);

841 ià(
m__wÜd_size
 != 0)

844 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_RESTORE_TAIL
);

849 
	`sw­_sub_sm_ex™_aùiÚ_run
();

855 
	`sw­_sub_¡©e_”r_busy_´oûss
();

857 
	}
}

862 
	$_»¡Üe_¡©e_run
()

864 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

866 
	`sw­_sub_sm_ex™_aùiÚ_run
();

871 
	`sw­_sub_¡©e_”r_busy_´oûss
();

873 
	}
}

881 
	$d©a_·ge_”a£_¡©e_run
()

883 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

885 ++
m_cu¼’t_·ge_id
;

887 ià(
m_h—d_wÜd_size
 != 0)

889 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_RESTORE_HEAD
);

891 ià(
	`is_·ge_”a£_»quœed
())

894 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_DATA_PAGE
);

896 ià(
m__wÜd_size
 != 0)

898 ià(!(
m_æags
 & 
MASK_TAIL_SWAP_DONE
))

902 
m_æags
 |ğ
MASK_TAIL_SWAP_DONE
;

904 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_SWAP
);

910 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_RESTORE_TAIL
);

915 
	`sw­_sub_sm_ex™_aùiÚ_run
();

921 
	`sw­_sub_¡©e_”r_busy_´oûss
();

923 
	}
}

928 
	$d©a_to_sw­_wr™e_¡©e_run
()

930 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

934 ià(
m_æags
 & 
MASK_SINGLE_PAGE_OPERATION
)

936 
m_æags
 |ğ
MASK_TAIL_SWAP_DONE
;

939 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_ERASE_DATA_PAGE
);

944 
	`sw­_sub_¡©e_”r_busy_´oûss
();

946 
	}
}

951 
	$sw­_”a£_¡©e_run
()

953 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

955 
	`sw­_sub_¡©e_¡©e_chªge
(
STATE_WRITE_DATA_TO_SWAP
);

960 
	`sw­_sub_¡©e_”r_busy_´oûss
();

962 
	}
}

968 
	$sw­_sub_¡©e_sm_run
()

970 (* cÚ¡ 
sw­_sub_¡©e_sm_lut
[
SWAP_SUB_STATE_MAX
])() =

972 
sw­_”a£_¡©e_run
,

973 
d©a_to_sw­_wr™e_¡©e_run
,

974 
d©a_·ge_”a£_¡©e_run
,

975 
_»¡Üe_¡©e_run
,

976 
h—d_»¡Üe_¡©e_run


979 
sw­_sub_¡©e_sm_lut
[
m_sw­_sub_¡©e
]();

980 
	}
}

986 
	$maš_¡©e_”r_busy_´oûss
()

989 
m_æags
 &ğ~
MASK_FLASH_API_ERR_BUSY
;

990 
	`sm_¡©e_chªge
(
m_¡©e
);

991 
	}
}

999 
	$”a£_sub_¡©e_sm_run
()

1001 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

1004 ++
m_cu¼’t_·ge_id
;

1006 ià(!
	`is_·ge_”a£_»quœed
())

1008 
	`ş—r_po¡_´oûssšg_run
();

1014 
	`sm_¡©e_chªge
(
m_¡©e
);

1020 
	`maš_¡©e_”r_busy_´oûss
();

1022 
	}
}

1027 
	$¡Üe_sub_¡©e_sm_run
()

1029 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

1033 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

1034 
p_cmd
->
size
 -ğ
m_num_of_by‹s_wr™‹n
;

1036 ià(
p_cmd
->
size
 == 0)

1038 
	`commªd_’d_´oûdu»_run
();

1042 
	`¡Üe_cmd_æash_wr™e_execu‹
();

1048 
	`maš_¡©e_”r_busy_´oûss
();

1050 
	}
}

1055 
	$æash_İ”©iÚ_sucûss_run
()

1057 
m_¡©e
)

1059 
STATE_STORE
:

1060 
	`¡Üe_sub_¡©e_sm_run
();

1063 
STATE_DATA_ERASE
:

1064 
	`”a£_sub_¡©e_sm_run
();

1067 
STATE_DATA_ERASE_WITH_SWAP
:

1068 
	`sw­_sub_¡©e_sm_run
();

1075 
	}
}

1089 
	$æash_İ”©iÚ_çu»_run
()

1091 ià(++
m_num_of_commªd_»Œ›s
 !ğ
SD_CMD_MAX_TRIES
)

1095 ià(
m_¡©e
 !ğ
STATE_DATA_ERASE_WITH_SWAP
)

1097 
	`sm_¡©e_chªge
(
m_¡©e
);

1101 
	`sw­_sub_¡©e_¡©e_chªge
(
m_sw­_sub_¡©e
);

1107 
	`­p_nÙify_”rÜ_¡©e_Œªs™
(
NRF_ERROR_TIMEOUT
);

1109 
	}
}

1116 
	$p¡Üage_sys_ev’t_hªdËr
(
ušt32_t
 
sys_evt
)

1118 ià(
m_¡©e
 !ğ
STATE_IDLE
 && m_¡©!ğ
STATE_ERROR
)

1120 
sys_evt
)

1122 
NRF_EVT_FLASH_OPERATION_SUCCESS
:

1123 
	`æash_İ”©iÚ_sucûss_run
();

1126 
NRF_EVT_FLASH_OPERATION_ERROR
:

1127 ià(!(
m_æags
 & 
MASK_FLASH_API_ERR_BUSY
))

1129 
	`æash_İ”©iÚ_çu»_run
();

1136 
	`æash_İ”©iÚ_sucûss_run
();

1146 
	}
}

1154 
	$_wÜd_size_ÿlcuÏ‹
(
p¡Üage_size_t
 
cmd_’d_of_¡Üage_add»ss
,

1155 
p¡Üage_size_t
 
’d_of_¡Üage_add»ss
)

1161 cÚ¡ 
ušt32_t
 
’d_of_¡Üage_¬—_·ge
 = 
’d_of_¡Üage_add»ss
 /

1162 
PSTORAGE_FLASH_PAGE_SIZE
;

1163 cÚ¡ 
ušt32_t
 
commªd_’d_of_¡Üage_¬—_·ge
 = 
cmd_’d_of_¡Üage_add»ss
 /

1164 
PSTORAGE_FLASH_PAGE_SIZE
;

1166 ià(
’d_of_¡Üage_¬—_·ge
 =ğ
commªd_’d_of_¡Üage_¬—_·ge
)

1169 
m__wÜd_size
 = (
’d_of_¡Üage_add»ss
 - 
cmd_’d_of_¡Üage_add»ss
è/ (
ušt32_t
);

1174 
m__wÜd_size
 = (
PSTORAGE_FLASH_PAGE_SIZE
 -

1175 (
cmd_’d_of_¡Üage_add»ss
 % 
PSTORAGE_FLASH_PAGE_SIZE
)) /

1176 (
ušt32_t
);

1178 
	}
}

1183 
	$ş—r_İ”©iÚ_execu‹
()

1185 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

1186 cÚ¡ 
p¡Üage_block_t
 
cmd_block_id
 = 
p_cmd
->
¡Üage_addr
.
block_id
;

1188 cÚ¡ 
p¡Üage_size_t
 
block_size
 = 
m_­p_bË
[
p_cmd
->
¡Üage_addr
.
moduË_id
].block_size;

1189 cÚ¡ 
p¡Üage_size_t
 
block_couÁ
 = 
m_­p_bË
[
p_cmd
->
¡Üage_addr
.
moduË_id
].block_count;

1190 cÚ¡ 
p¡Üage_block_t
 
block_ba£_id
 = 
m_­p_bË
[
p_cmd
->
¡Üage_addr
.
moduË_id
].
ba£_id
;

1192 cÚ¡ 
boŞ
 
is_¡¬t_add»ss_·ge_®igÃd
 = (
cmd_block_id
 % 
PSTORAGE_FLASH_PAGE_SIZE
) == 0;

1196 cÚ¡ 
p¡Üage_block_t
 
’d_of_¡Üage_add»ss
 = 
block_ba£_id
 + (
block_size
 * 
block_couÁ
);

1197 cÚ¡ 
p¡Üage_block_t
 
cmd_’d_of_¡Üage_add»ss
 = 
cmd_block_id
 + 
p_cmd
->
size
 +…_cmd->
off£t
;

1200 
m__wÜd_size
 = 0;

1208 ià((
is_¡¬t_add»ss_·ge_®igÃd
 && (
p_cmd
->
size
 =ğ
PSTORAGE_FLASH_PAGE_SIZE
)) ||

1209 (
is_¡¬t_add»ss_·ge_®igÃd
 && (
cmd_’d_of_¡Üage_add»ss
 =ğ
’d_of_¡Üage_add»ss
) &&

1210 (
p_cmd
->
off£t
 =ğ0)è|| (p_cmd->
¡Üage_addr
.
moduË_id
 =ğ
RAW_MODE_APP_ID
))

1214 
m_cu¼’t_·ge_id
 = 
cmd_block_id
 / 
PSTORAGE_FLASH_PAGE_SIZE
;

1216 
	`sm_¡©e_chªge
(
STATE_DATA_ERASE
);

1223 
m_h—d_wÜd_size
 = ((
cmd_block_id
 + 
p_cmd
->
off£t
è% 
PSTORAGE_FLASH_PAGE_SIZE
) /

1224 (
ušt32_t
);

1226 cÚ¡ 
boŞ
 
is_cmd_’d_add»ss_·ge_®igÃd
 = ((
cmd_’d_of_¡Üage_add»ss
 %

1227 
PSTORAGE_FLASH_PAGE_SIZE
) == 0);

1228 ià((
cmd_’d_of_¡Üage_add»ss
 !ğ
’d_of_¡Üage_add»ss
) &&

1229 !
is_cmd_’d_add»ss_·ge_®igÃd
)

1233 
	`_wÜd_size_ÿlcuÏ‹
(
cmd_’d_of_¡Üage_add»ss
, 
’d_of_¡Üage_add»ss
);

1236 
	`sm_¡©e_chªge
(
STATE_DATA_ERASE_WITH_SWAP
);

1238 
	}
}

1243 
	$¡Üe_İ”©iÚ_execu‹
()

1245 
	`sm_¡©e_chªge
(
STATE_STORE
);

1246 
	}
}

1251 
	$upd©e_İ”©iÚ_execu‹
()

1253 
	`ş—r_İ”©iÚ_execu‹
();

1254 
	}
}

1259 
	$cmd_´oûss
()

1261 cÚ¡ 
cmd_queue_–em’t_t
 * 
p_cmd
 = &
m_cmd_queue
.
cmd
[m_cmd_queue.
½
];

1262 
m_­p_d©a_size
 = 
p_cmd
->
size
;

1264 
p_cmd
->
İ_code
)

1266 
PSTORAGE_STORE_OP_CODE
:

1267 
	`¡Üe_İ”©iÚ_execu‹
();

1270 
PSTORAGE_CLEAR_OP_CODE
:

1271 
	`ş—r_İ”©iÚ_execu‹
();

1274 
PSTORAGE_UPDATE_OP_CODE
:

1275 
	`upd©e_İ”©iÚ_execu‹
();

1282 
	}
}

1285 
ušt32_t
 
	$p¡Üage_š™
()

1287 
	`cmd_queue_š™
();

1289 
m_Ãxt_­p_š¡ªû
 = 0;

1290 
m_Ãxt_·ge_addr
 = 
PSTORAGE_DATA_START_ADDR
;

1291 
m_cu¼’t_·ge_id
 = 0;

1293 
ušt32_t
 
šdex
 = 0; index < 
PSTORAGE_NUM_OF_PAGES
; index++)

1295 
m_­p_bË
[
šdex
].
cb
 = 
NULL
;

1296 
m_­p_bË
[
šdex
].
block_size
 = 0;

1297 
m_­p_bË
[
šdex
].
block_couÁ
 = 0;

1300 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


1301 
m_¿w_­p_bË
.
cb
 = 
NULL
;

1304 
m_¡©e
 = 
STATE_IDLE
;

1305 
m_num_of_commªd_»Œ›s
 = 0;

1306 
m_æags
 = 0;

1307 
m_num_of_by‹s_wr™‹n
 = 0;

1308 
m_æags
 |ğ
MASK_MODULE_INITIALIZED
;

1310  
NRF_SUCCESS
;

1311 
	}
}

1314 
ušt32_t
 
	$p¡Üage_»gi¡”
(
p¡Üage_moduË_·¿m_t
 * 
p_moduË_·¿m
,

1315 
p¡Üage_hªdË_t
 * 
p_block_id
)

1317 
	`VERIFY_MODULE_INITIALIZED
();

1318 
	`NULL_PARAM_CHECK
(
p_moduË_·¿m
);

1319 
	`NULL_PARAM_CHECK
(
p_block_id
);

1320 
	`NULL_PARAM_CHECK
(
p_moduË_·¿m
->
cb
);

1321 
	`BLOCK_SIZE_CHECK
(
p_moduË_·¿m
->
block_size
);

1322 
	`BLOCK_COUNT_CHECK
(
p_moduË_·¿m
->
block_couÁ
,…_moduË_·¿m->
block_size
);

1324 ià(!((
p_moduË_·¿m
->
block_size
 % (
ušt32_t
)) == 0))

1326  
NRF_ERROR_INVALID_PARAM
;

1329 ià(
m_Ãxt_­p_š¡ªû
 =ğ
PSTORAGE_NUM_OF_PAGES
)

1331  
NRF_ERROR_NO_MEM
;

1334 
p_block_id
->
moduË_id
 = 
m_Ãxt_­p_š¡ªû
;

1335 
p_block_id
->
block_id
 = 
m_Ãxt_·ge_addr
;

1337 
m_­p_bË
[
m_Ãxt_­p_š¡ªû
].
ba£_id
 = 
p_block_id
->
block_id
;

1338 
m_­p_bË
[
m_Ãxt_­p_š¡ªû
].
cb
 = 
p_moduË_·¿m
->cb;

1339 
m_­p_bË
[
m_Ãxt_­p_š¡ªû
].
block_size
 = 
p_moduË_·¿m
->block_size;

1340 
m_­p_bË
[
m_Ãxt_­p_š¡ªû
].
block_couÁ
 = 
p_moduË_·¿m
->block_count;

1344 cÚ¡ 
ušt32_t
 
·ge_couÁ
 = 
	`CEIL_DIV
((
p_moduË_·¿m
->
block_size
 *…_moduË_·¿m->
block_couÁ
),

1345 
PSTORAGE_FLASH_PAGE_SIZE
);

1347 
m_Ãxt_·ge_addr
 +ğ
·ge_couÁ
 * 
PSTORAGE_FLASH_PAGE_SIZE
;

1349 ++
m_Ãxt_­p_š¡ªû
;

1351  
NRF_SUCCESS
;

1352 
	}
}

1355 
ušt32_t
 
	$p¡Üage_block_id’tif›r_g‘
(
p¡Üage_hªdË_t
 * 
p_ba£_id
,

1356 
p¡Üage_size_t
 
block_num
,

1357 
p¡Üage_hªdË_t
 * 
p_block_id
)

1359 
p¡Üage_hªdË_t
 
‹mp_id
;

1361 
	`VERIFY_MODULE_INITIALIZED
();

1362 
	`NULL_PARAM_CHECK
(
p_ba£_id
);

1363 
	`NULL_PARAM_CHECK
(
p_block_id
);

1364 
	`MODULE_ID_RANGE_CHECK
(
p_ba£_id
);

1366 
‹mp_id
 = (*
p_ba£_id
);

1367 
‹mp_id
.
block_id
 +ğ(
block_num
 * 
	`MODULE_BLOCK_SIZE
(
p_ba£_id
));

1369 
	`BLOCK_ID_RANGE_CHECK
(&
‹mp_id
);

1371 (*
p_block_id
èğ
‹mp_id
;

1373  
NRF_SUCCESS
;

1374 
	}
}

1377 
ušt32_t
 
	$p¡Üage_¡Üe
(
p¡Üage_hªdË_t
 * 
p_de¡
,

1378 
ušt8_t
 * 
p_¤c
,

1379 
p¡Üage_size_t
 
size
,

1380 
p¡Üage_size_t
 
off£t
)

1382 
	`VERIFY_MODULE_INITIALIZED
();

1383 
	`NULL_PARAM_CHECK
(
p_¤c
);

1384 
	`NULL_PARAM_CHECK
(
p_de¡
);

1385 
	`MODULE_ID_RANGE_CHECK
(
p_de¡
);

1386 
	`BLOCK_ID_RANGE_CHECK
(
p_de¡
);

1387 
	`SIZE_CHECK
(
p_de¡
, 
size
);

1388 
	`OFFSET_CHECK
(
p_de¡
, 
off£t
, 
size
);

1390 ià((!
	`is_wÜd_®igÃd
(
p_¤c
)) ||

1391 (!
	`is_wÜd_®igÃd
((*)(
ušt32_t
)
off£t
)) ||

1392 (!
	`is_wÜd_®igÃd
((
ušt32_t
 *)
p_de¡
->
block_id
)))

1394  
NRF_ERROR_INVALID_ADDR
;

1397  
	`cmd_queue_’queue
(
PSTORAGE_STORE_OP_CODE
, 
p_de¡
, 
p_¤c
, 
size
, 
off£t
);

1398 
	}
}

1401 
ušt32_t
 
	$p¡Üage_upd©e
(
p¡Üage_hªdË_t
 * 
p_de¡
,

1402 
ušt8_t
 * 
p_¤c
,

1403 
p¡Üage_size_t
 
size
,

1404 
p¡Üage_size_t
 
off£t
)

1406 
	`VERIFY_MODULE_INITIALIZED
();

1407 
	`NULL_PARAM_CHECK
(
p_¤c
);

1408 
	`NULL_PARAM_CHECK
(
p_de¡
);

1409 
	`MODULE_ID_RANGE_CHECK
(
p_de¡
);

1410 
	`BLOCK_ID_RANGE_CHECK
(
p_de¡
);

1411 
	`SIZE_CHECK
(
p_de¡
, 
size
);

1412 
	`OFFSET_CHECK
(
p_de¡
, 
off£t
, 
size
);

1414 ià((!
	`is_wÜd_®igÃd
(
p_¤c
)) ||

1415 (!
	`is_wÜd_®igÃd
((*)(
ušt32_t
)
off£t
)) ||

1416 (!
	`is_wÜd_®igÃd
((
ušt32_t
 *)
p_de¡
->
block_id
)))

1418  
NRF_ERROR_INVALID_ADDR
;

1421  
	`cmd_queue_’queue
(
PSTORAGE_UPDATE_OP_CODE
, 
p_de¡
, 
p_¤c
, 
size
, 
off£t
);

1422 
	}
}

1425 
ušt32_t
 
	$p¡Üage_lßd
(
ušt8_t
 * 
p_de¡
,

1426 
p¡Üage_hªdË_t
 * 
p_¤c
,

1427 
p¡Üage_size_t
 
size
,

1428 
p¡Üage_size_t
 
off£t
)

1430 
	`VERIFY_MODULE_INITIALIZED
();

1431 
	`NULL_PARAM_CHECK
(
p_¤c
);

1432 
	`NULL_PARAM_CHECK
(
p_de¡
);

1433 
	`MODULE_ID_RANGE_CHECK
(
p_¤c
);

1434 
	`BLOCK_ID_RANGE_CHECK
(
p_¤c
);

1435 
	`SIZE_CHECK
(
p_¤c
, 
size
);

1436 
	`OFFSET_CHECK
(
p_¤c
, 
off£t
, 
size
);

1438 ià((!
	`is_wÜd_®igÃd
(
p_de¡
)) ||

1439 (!
	`is_wÜd_®igÃd
((*)(
ušt32_t
)
off£t
)) ||

1440 (!
	`is_wÜd_®igÃd
((
ušt32_t
 *)
p_¤c
->
block_id
)))

1442  
NRF_ERROR_INVALID_ADDR
;

1445 
	`memıy
(
p_de¡
, (((
ušt8_t
 *)
p_¤c
->
block_id
è+ 
off£t
), 
size
);

1447 
m_­p_bË
[
p_¤c
->
moduË_id
].
	`cb
Õ_¤c, 
PSTORAGE_LOAD_OP_CODE
, 
NRF_SUCCESS
, 
p_de¡
, 
size
);

1449  
NRF_SUCCESS
;

1450 
	}
}

1453 
ušt32_t
 
	$p¡Üage_ş—r
(
p¡Üage_hªdË_t
 * 
p_de¡
, 
p¡Üage_size_t
 
size
)

1455 
	`VERIFY_MODULE_INITIALIZED
();

1456 
	`NULL_PARAM_CHECK
(
p_de¡
);

1457 
	`MODULE_ID_RANGE_CHECK
(
p_de¡
);

1458 
	`BLOCK_ID_RANGE_CHECK
(
p_de¡
);

1460 ià((!
	`is_wÜd_®igÃd
((
ušt32_t
 *)
p_de¡
->
block_id
)))

1462  
NRF_ERROR_INVALID_ADDR
;

1468 ((
p_de¡
->
block_id
 - 
m_­p_bË
[p_de¡->
moduË_id
].
ba£_id
) %

1469 
m_­p_bË
[
p_de¡
->
moduË_id
].
block_size
) == 0

1473  
NRF_ERROR_INVALID_PARAM
;

1477 ià(((
size
 % 
m_­p_bË
[
p_de¡
->
moduË_id
].
block_size
) != 0) || (size == 0))

1479  
NRF_ERROR_INVALID_PARAM
;

1482 cÚ¡ 
ušt32_t
 
»gi¡”ed_®loÿtiÚ_size
 = 
m_­p_bË
[
p_de¡
->
moduË_id
].
block_size
 *

1483 
m_­p_bË
[
p_de¡
->
moduË_id
].
block_couÁ
;

1485 cÚ¡ 
p¡Üage_block_t
 
ş—r_»que¡_’d_add»ss
 = 
p_de¡
->
block_id
 + 
size
;

1486 cÚ¡ 
p¡Üage_block_t
 
®loÿtiÚ_’d_add»ss
 = 
m_­p_bË
[
p_de¡
->
moduË_id
].
ba£_id
 +

1487 
»gi¡”ed_®loÿtiÚ_size
;

1489 ià(
ş—r_»que¡_’d_add»ss
 > 
®loÿtiÚ_’d_add»ss
)

1491  
NRF_ERROR_INVALID_PARAM
;

1494  
	`cmd_queue_’queue
(
PSTORAGE_CLEAR_OP_CODE
, 
p_de¡
, 
NULL
, 
size
, 0);

1495 
	}
}

1498 
ušt32_t
 
	$p¡Üage_acûss_¡©us_g‘
(
ušt32_t
 * 
p_couÁ
)

1500 
	`VERIFY_MODULE_INITIALIZED
();

1501 
	`NULL_PARAM_CHECK
(
p_couÁ
);

1503 (*
p_couÁ
èğ
m_cmd_queue
.
couÁ
;

1505  
NRF_SUCCESS
;

1506 
	}
}

1508 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


1510 
ušt32_t
 
	$p¡Üage_¿w_»gi¡”
(
p¡Üage_moduË_·¿m_t
 * 
p_moduË_·¿m
,

1511 
p¡Üage_hªdË_t
 * 
p_block_id
)

1513 
	`VERIFY_MODULE_INITIALIZED
();

1514 
	`NULL_PARAM_CHECK
(
p_moduË_·¿m
);

1515 
	`NULL_PARAM_CHECK
(
p_block_id
);

1516 
	`NULL_PARAM_CHECK
(
p_moduË_·¿m
->
cb
);

1518 ià(
m_¿w_­p_bË
.
cb
 !ğ
NULL
)

1520  
NRF_ERROR_NO_MEM
;

1523 
p_block_id
->
moduË_id
 = 
RAW_MODE_APP_ID
;

1524 
m_¿w_­p_bË
.
cb
 = 
p_moduË_·¿m
->cb;

1526  
NRF_SUCCESS
;

1527 
	}
}

1530 
ušt32_t
 
	$p¡Üage_¿w_¡Üe
(
p¡Üage_hªdË_t
 * 
p_de¡
,

1531 
ušt8_t
 * 
p_¤c
,

1532 
p¡Üage_size_t
 
size
,

1533 
p¡Üage_size_t
 
off£t
)

1535 
	`VERIFY_MODULE_INITIALIZED
();

1536 
	`NULL_PARAM_CHECK
(
p_¤c
);

1537 
	`NULL_PARAM_CHECK
(
p_de¡
);

1538 
	`MODULE_RAW_HANDLE_CHECK
(
p_de¡
);

1540 ià(
size
 == 0)

1542  
NRF_ERROR_INVALID_PARAM
;

1546 ià((!
	`is_wÜd_®igÃd
(
p_¤c
)) ||

1547 (!
	`is_wÜd_®igÃd
((*)(
ušt32_t
)
size
)) ||

1548 (!
	`is_wÜd_®igÃd
((*)(
ušt32_t
)
off£t
)) ||

1549 (!
	`is_wÜd_®igÃd
((*)(
p_de¡
->
block_id
))))

1551  
NRF_ERROR_INVALID_ADDR
;

1554  
	`cmd_queue_’queue
(
PSTORAGE_STORE_OP_CODE
, 
p_de¡
, 
p_¤c
, 
size
, 
off£t
);

1555 
	}
}

1558 
ušt32_t
 
	$p¡Üage_¿w_ş—r
(
p¡Üage_hªdË_t
 * 
p_de¡
, 
p¡Üage_size_t
 
size
)

1560 
	`VERIFY_MODULE_INITIALIZED
();

1561 
	`NULL_PARAM_CHECK
(
p_de¡
);

1562 
	`MODULE_RAW_HANDLE_CHECK
(
p_de¡
);

1564 ià((!
	`is_wÜd_®igÃd
((
ušt32_t
 *)
p_de¡
->
block_id
)))

1566  
NRF_ERROR_INVALID_ADDR
;

1569  
	`cmd_queue_’queue
(
PSTORAGE_CLEAR_OP_CODE
, 
p_de¡
, 
NULL
, 
size
, 0);

1570 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\pstorage\pstorage.h

25 #iâdeà
PSTORAGE_H__


26 
	#PSTORAGE_H__


	)

28 
	~"p¡Üage_¶©fÜm.h
"

39 
	#PSTORAGE_STORE_OP_CODE
 0x01

	)

40 
	#PSTORAGE_LOAD_OP_CODE
 0x02

	)

41 
	#PSTORAGE_CLEAR_OP_CODE
 0x03

	)

42 
	#PSTORAGE_UPDATE_OP_CODE
 0x04

	)

75 (*
	tp¡Üage_Áf_cb_t
)(
	tp¡Üage_hªdË_t
 * 
	tp_hªdË
,

76 
	tušt8_t
 
	tİ_code
,

77 
	tušt32_t
 
	t»suÉ
,

78 
	tušt8_t
 * 
	tp_d©a
,

79 
	tušt32_t
 
	td©a_Ën
);

84 
p¡Üage_Áf_cb_t
 
cb
;

85 
p¡Üage_size_t
 
block_size
;

91 
p¡Üage_size_t
 
block_couÁ
;

92 } 
	tp¡Üage_moduË_·¿m_t
;

113 
ušt32_t
 
	`p¡Üage_š™
();

140 
ušt32_t
 
	`p¡Üage_»gi¡”
(
p¡Üage_moduË_·¿m_t
 * 
p_moduË_·¿m
,

141 
p¡Üage_hªdË_t
 * 
p_block_id
);

166 
ušt32_t
 
	`p¡Üage_block_id’tif›r_g‘
(
p¡Üage_hªdË_t
 * 
p_ba£_id
,

167 
p¡Üage_size_t
 
block_num
,

168 
p¡Üage_hªdË_t
 * 
p_block_id
);

197 
ušt32_t
 
	`p¡Üage_¡Üe
(
p¡Üage_hªdË_t
 * 
p_de¡
,

198 
ušt8_t
 * 
p_¤c
,

199 
p¡Üage_size_t
 
size
,

200 
p¡Üage_size_t
 
off£t
);

228 
ušt32_t
 
	`p¡Üage_upd©e
(
p¡Üage_hªdË_t
 * 
p_de¡
,

229 
ušt8_t
 * 
p_¤c
,

230 
p¡Üage_size_t
 
size
,

231 
p¡Üage_size_t
 
off£t
);

253 
ušt32_t
 
	`p¡Üage_lßd
(
ušt8_t
 * 
p_de¡
,

254 
p¡Üage_hªdË_t
 * 
p_¤c
,

255 
p¡Üage_size_t
 
size
,

256 
p¡Üage_size_t
 
off£t
);

282 
ušt32_t
 
	`p¡Üage_ş—r
(
p¡Üage_hªdË_t
 * 
p_ba£_id
, 
p¡Üage_size_t
 
size
);

294 
ušt32_t
 
	`p¡Üage_acûss_¡©us_g‘
(ušt32_ˆ* 
p_couÁ
);

296 #ifdeà
PSTORAGE_RAW_MODE_ENABLE


320 
ušt32_t
 
	`p¡Üage_¿w_»gi¡”
(
p¡Üage_moduË_·¿m_t
 * 
p_moduË_·¿m
,

321 
p¡Üage_hªdË_t
 * 
p_block_id
);

349 
ušt32_t
 
	`p¡Üage_¿w_¡Üe
(
p¡Üage_hªdË_t
 * 
p_de¡
,

350 
ušt8_t
 * 
p_¤c
,

351 
p¡Üage_size_t
 
size
,

352 
p¡Üage_size_t
 
off£t
);

373 
ušt32_t
 
	`p¡Üage_¿w_ş—r
(
p¡Üage_hªdË_t
 * 
p_de¡
, 
p¡Üage_size_t
 
size
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\spi_master\nrf_drv_spi.c

13 
	~"Äf_drv_¥i.h
"

14 
	~"Äf_drv_commÚ.h
"

15 
	~"Äf_gpio.h
"

16 
	~"Äf_as£¹.h
"

17 
	~"­p_ut_¶©fÜm.h
"

20 #iâdeà
NRF52


23 #undeà
SPI0_USE_EASY_DMA


24 
	#SPI0_USE_EASY_DMA
 0

	)

25 #undeà
SPI1_USE_EASY_DMA


26 
	#SPI1_USE_EASY_DMA
 0

	)

27 #undeà
SPI2_USE_EASY_DMA


28 
	#SPI2_USE_EASY_DMA
 0

	)

33 #ià((
SPI0_ENABLED
 && 
SPI0_USE_EASY_DMA
) || \

34 (
	gSPI1_ENABLED
 && 
	gSPI1_USE_EASY_DMA
) || \

35 (
	gSPI2_ENABLED
 && 
	gSPI2_USE_EASY_DMA
))

36 
	#SPIM_IN_USE


	)

38 #ià((
SPI0_ENABLED
 && !
SPI0_USE_EASY_DMA
) || \

39 (
	gSPI1_ENABLED
 && !
	gSPI1_USE_EASY_DMA
) || \

40 (
	gSPI2_ENABLED
 && !
	gSPI2_USE_EASY_DMA
))

41 
	#SPI_IN_USE


	)

43 #ià
defšed
(
SPIM_IN_USE
è&& defšed(
SPI_IN_USE
)

45 
	#CODE_FOR_SPIM
(
code
èià(
p_š¡ªû
->
u£_—sy_dma
è{ cod}

	)

46 
	#CODE_FOR_SPI
(
code
è{ cod}

	)

47 #–ià
defšed
(
SPIM_IN_USE
è&& !defšed(
SPI_IN_USE
)

49 
	#CODE_FOR_SPIM
(
code
è{ cod}

	)

50 
	#CODE_FOR_SPI
(
code
)

	)

51 #–ià!
defšed
(
SPIM_IN_USE
è&& defšed(
SPI_IN_USE
)

53 
	#CODE_FOR_SPIM
(
code
)

	)

54 
	#CODE_FOR_SPI
(
code
è{ cod}

	)

59 #ifdeà
SPIM_IN_USE


60 #ifdeà
NRF52_PAN_23


61 
	#END_INT_MASK
 (
NRF_SPIM_INT_ENDTX_MASK
 | 
NRF_SPIM_INT_ENDRX_MASK
)

	)

63 
	#END_INT_MASK
 
NRF_SPIM_INT_END_MASK


	)

70 
Äf_drv_¥i_hªdËr_t
 
	mhªdËr
;

71 
Äf_drv_¥i_evt_t
 
	mevt
;

72 
Äf_drv_¡©e_t
 
	m¡©e
;

73 vŞ©
boŞ
 
	mŒªsãr_š_´og»ss
;

77 
ušt8_t
 
	mss_pš
;

78 
ušt8_t
 
	mÜc
;

79 
ušt8_t
 
	mby‹s_Œªsã¼ed
;

81 
boŞ
 
	mtx_dÚe
 : 1;

82 
boŞ
 
	mrx_dÚe
 : 1;

83 } 
	t¥i_cÚŒŞ_block_t
;

84 
¥i_cÚŒŞ_block_t
 
	gm_cb
[
SPI_COUNT
];

86 
Äf_drv_¥i_cÚfig_t
 cÚ¡ 
	gm_deçuÉ_cÚfig
[
SPI_COUNT
] = {

87 #ià
SPI0_ENABLED


88 
NRF_DRV_SPI_DEFAULT_CONFIG
(0),

90 #ià
SPI1_ENABLED


91 
NRF_DRV_SPI_DEFAULT_CONFIG
(1),

93 #ià
SPI2_ENABLED


94 
NRF_DRV_SPI_DEFAULT_CONFIG
(2),

98 #ià
PERIPHERAL_RESOURCE_SHARING_ENABLED


99 
	#IRQ_HANDLER_NAME
(
n
è
œq_hªdËr_fÜ_š¡ªû_
##
	)
n

100 
	#IRQ_HANDLER
(
n
è
	`IRQ_HANDLER_NAME
Ò)()

	)

102 #ià
SPI0_ENABLED


103 
IRQ_HANDLER
(0);

105 #ià
SPI1_ENABLED


106 
IRQ_HANDLER
(1);

108 #ià
SPI2_ENABLED


109 
IRQ_HANDLER
(2);

111 
Äf_drv_œq_hªdËr_t
 cÚ¡ 
	gm_œq_hªdËrs
[
SPI_COUNT
] = {

112 #ià
SPI0_ENABLED


113 
IRQ_HANDLER_NAME
(0),

115 #ià
SPI1_ENABLED


116 
IRQ_HANDLER_NAME
(1),

118 #ià
SPI2_ENABLED


119 
IRQ_HANDLER_NAME
(2),

123 
	#IRQ_HANDLER
(
n
è
SPI
##n##
	`_IRQ_HANDLER
()

	)

127 
»t_code_t
 
	$Äf_drv_¥i_š™
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

128 
Äf_drv_¥i_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

129 
Äf_drv_¥i_hªdËr_t
 
hªdËr
)

131 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
p_š¡ªû
->
drv_š¡_idx
];

133 ià(
p_cb
->
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
)

135  
NRF_ERROR_INVALID_STATE
;

138 #ià
PERIPHERAL_RESOURCE_SHARING_ENABLED


139 ià(
	`Äf_drv_commÚ_³r_»s_acquœe
(
p_š¡ªû
->
p_»gi¡”s
,

140 
m_œq_hªdËrs
[
p_š¡ªû
->
drv_š¡_idx
]è!ğ
NRF_SUCCESS
)

142  
NRF_ERROR_BUSY
;

146 ià(
p_cÚfig
 =ğ
NULL
)

148 
p_cÚfig
 = &
m_deçuÉ_cÚfig
[
p_š¡ªû
->
drv_š¡_idx
];

151 
p_cb
->
hªdËr
 = handler;

153 
ušt32_t
 
mosi_pš
;

154 
ušt32_t
 
miso_pš
;

160 ià(
p_cÚfig
->
mode
 <ğ
NRF_DRV_SPI_MODE_1
)

162 
	`Äf_gpio_pš_ş—r
(
p_cÚfig
->
sck_pš
);

166 
	`Äf_gpio_pš_£t
(
p_cÚfig
->
sck_pš
);

168 
NRF_GPIO
->
PIN_CNF
[
p_cÚfig
->
sck_pš
] =

169 (
GPIO_PIN_CNF_DIR_Ouut
 << 
GPIO_PIN_CNF_DIR_Pos
)

170 | (
GPIO_PIN_CNF_INPUT_CÚÃù
 << 
GPIO_PIN_CNF_INPUT_Pos
)

171 | (
GPIO_PIN_CNF_PULL_Di§bËd
 << 
GPIO_PIN_CNF_PULL_Pos
)

172 | (
GPIO_PIN_CNF_DRIVE_S0S1
 << 
GPIO_PIN_CNF_DRIVE_Pos
)

173 | (
GPIO_PIN_CNF_SENSE_Di§bËd
 << 
GPIO_PIN_CNF_SENSE_Pos
);

175 ià(
p_cÚfig
->
mosi_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

177 
mosi_pš
 = 
p_cÚfig
->mosi_pin;

178 
	`Äf_gpio_pš_ş—r
(
mosi_pš
);

179 
	`Äf_gpio_cfg_ouut
(
mosi_pš
);

183 
mosi_pš
 = 
NRF_SPI_PIN_NOT_CONNECTED
;

186 ià(
p_cÚfig
->
miso_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

188 
miso_pš
 = 
p_cÚfig
->miso_pin;

189 
	`Äf_gpio_cfg_šput
(
miso_pš
, 
NRF_GPIO_PIN_NOPULL
);

193 
miso_pš
 = 
NRF_SPI_PIN_NOT_CONNECTED
;

196 ià(
p_cÚfig
->
ss_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

198 
	`Äf_gpio_pš_£t
(
p_cÚfig
->
ss_pš
);

199 
	`Äf_gpio_cfg_ouut
(
p_cÚfig
->
ss_pš
);

201 
m_cb
[
p_š¡ªû
->
drv_š¡_idx
].
ss_pš
 = 
p_cÚfig
->ss_pin;

203 
CODE_FOR_SPIM


205 
NRF_SPIM_Ty³
 * 
p_¥im
 = 
p_š¡ªû
->
p_»gi¡”s
;

206 
	`Äf_¥im_pšs_£t
(
p_¥im
, 
p_cÚfig
->
sck_pš
, 
mosi_pš
, 
miso_pš
);

207 
	`Äf_¥im_äequ’cy_£t
(
p_¥im
,

208 (
Äf_¥im_äequ’cy_t
)
p_cÚfig
->
äequ’cy
);

209 
	`Äf_¥im_cÚfigu»
(
p_¥im
,

210 (
Äf_¥im_mode_t
)
p_cÚfig
->
mode
,

211 (
Äf_¥im_b™_Üd”_t
)
p_cÚfig
->
b™_Üd”
);

213 
	`Äf_¥im_Üc_£t
(
p_¥im
, 
p_cÚfig
->
Üc
);

215 ià(
p_cb
->
hªdËr
)

217 
	`Äf_¥im_št_’abË
(
p_¥im
, 
END_INT_MASK
 | 
NRF_SPIM_INT_STOPPED_MASK
);

220 
	`Äf_¥im_’abË
(
p_¥im
);

222 
CODE_FOR_SPI


224 
NRF_SPI_Ty³
 * 
p_¥i
 = 
p_š¡ªû
->
p_»gi¡”s
;

225 
	`Äf_¥i_pšs_£t
(
p_¥i
, 
p_cÚfig
->
sck_pš
, 
mosi_pš
, 
miso_pš
);

226 
	`Äf_¥i_äequ’cy_£t
(
p_¥i
,

227 (
Äf_¥i_äequ’cy_t
)
p_cÚfig
->
äequ’cy
);

228 
	`Äf_¥i_cÚfigu»
(
p_¥i
,

229 (
Äf_¥i_mode_t
)
p_cÚfig
->
mode
,

230 (
Äf_¥i_b™_Üd”_t
)
p_cÚfig
->
b™_Üd”
);

232 
m_cb
[
p_š¡ªû
->
drv_š¡_idx
].
Üc
 = 
p_cÚfig
->orc;

234 ià(
p_cb
->
hªdËr
)

236 
	`Äf_¥i_št_’abË
(
p_¥i
, 
NRF_SPI_INT_READY_MASK
);

239 
	`Äf_¥i_’abË
(
p_¥i
);

242 ià(
p_cb
->
hªdËr
)

244 
	`Äf_drv_commÚ_œq_’abË
(
p_š¡ªû
->
œq
, 
p_cÚfig
->
œq_´iÜ™y
);

247 
p_cb
->
Œªsãr_š_´og»ss
 = 
çl£
;

248 
p_cb
->
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

250  
NRF_SUCCESS
;

251 
	}
}

253 
	$Äf_drv_¥i_unš™
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

255 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
p_š¡ªû
->
drv_š¡_idx
];

256 
	`ASSERT
(
p_cb
->
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

258 ià(
p_cb
->
hªdËr
)

260 
	`Äf_drv_commÚ_œq_di§bË
(
p_š¡ªû
->
œq
);

263 
	#DISABLE_ALL
 0xFFFFFFFF

	)

265 
CODE_FOR_SPIM


267 
NRF_SPIM_Ty³
 * 
p_¥im
 = 
p_š¡ªû
->
p_»gi¡”s
;

268 ià(
p_cb
->
hªdËr
)

270 
	`Äf_¥im_št_di§bË
(
p_¥im
, 
DISABLE_ALL
);

271 ià(
p_cb
->
Œªsãr_š_´og»ss
)

274 
	`Äf_¥im_sk_Œigg”
(
p_¥im
, 
NRF_SPIM_TASK_STOP
);

275 !
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_STOPPED
)) {}

276 
p_cb
->
Œªsãr_š_´og»ss
 = 
çl£
;

279 
	`Äf_¥im_di§bË
(
p_¥im
);

281 
CODE_FOR_SPI


283 
NRF_SPI_Ty³
 * 
p_¥i
 = 
p_š¡ªû
->
p_»gi¡”s
;

284 ià(
p_cb
->
hªdËr
)

286 
	`Äf_¥i_št_di§bË
(
p_¥i
, 
DISABLE_ALL
);

288 
	`Äf_¥i_di§bË
(
p_¥i
);

290 #undeà
DISABLE_ALL


292 #ià
PERIPHERAL_RESOURCE_SHARING_ENABLED


293 
	`Äf_drv_commÚ_³r_»s_»Ëa£
(
p_š¡ªû
->
p_»gi¡”s
);

296 
p_cb
->
¡©e
 = 
NRF_DRV_STATE_UNINITIALIZED
;

297 
	}
}

299 
»t_code_t
 
	$Äf_drv_¥i_Œªsãr
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

300 
ušt8_t
 cÚ¡ * 
p_tx_bufãr
,

301 
ušt8_t
 
tx_bufãr_Ëngth
,

302 
ušt8_t
 * 
p_rx_bufãr
,

303 
ušt8_t
 
rx_bufãr_Ëngth
)

305 
Äf_drv_¥i_xãr_desc_t
 
xãr_desc
;

306 
xãr_desc
.
p_tx_bufãr
 =…_tx_buffer;

307 
xãr_desc
.
p_rx_bufãr
 =…_rx_buffer;

308 
xãr_desc
.
tx_Ëngth
 = 
tx_bufãr_Ëngth
;

309 
xãr_desc
.
rx_Ëngth
 = 
rx_bufãr_Ëngth
;

311  
	`Äf_drv_¥i_xãr
(
p_š¡ªû
, &
xãr_desc
, 0);

312 
	}
}

314 
	$fšish_Œªsãr
(
¥i_cÚŒŞ_block_t
 * 
p_cb
)

317 ià(
p_cb
->
ss_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

319 
	`Äf_gpio_pš_£t
(
p_cb
->
ss_pš
);

324 
p_cb
->
Œªsãr_š_´og»ss
 = 
çl£
;

325 
p_cb
->
evt
.
ty³
 = 
NRF_DRV_SPI_EVENT_DONE
;

326 
p_cb
->
	`hªdËr
(&p_cb->
evt
);

327 
	}
}

329 #ifdeà
SPI_IN_USE


334 
boŞ
 
	$Œªsãr_by‹
(
NRF_SPI_Ty³
 * 
p_¥i
, 
¥i_cÚŒŞ_block_t
 * 
p_cb
)

338 vŞ©
ušt8_t
 
rx_d©a
 = 
	`Äf_¥i_rxd_g‘
(
p_¥i
);

339 ià(
p_cb
->
by‹s_Œªsã¼ed
 <…_cb->
evt
.
d©a
.
dÚe
.
rx_Ëngth
)

341 
p_cb
->
evt
.
d©a
.
dÚe
.
p_rx_bufãr
[p_cb->
by‹s_Œªsã¼ed
] = 
rx_d©a
;

344 ++
p_cb
->
by‹s_Œªsã¼ed
;

354 
ušt16_t
 
by‹s_u£d
 = 
p_cb
->
by‹s_Œªsã¼ed
 + 1;

355 ià(
by‹s_u£d
 < 
p_cb
->
evt
.
d©a
.
dÚe
.
tx_Ëngth
)

357 
	`Äf_¥i_txd_£t
(
p_¥i
, 
p_cb
->
evt
.
d©a
.
dÚe
.
p_tx_bufãr
[
by‹s_u£d
]);

358  
Œue
;

360 ià(
by‹s_u£d
 < 
p_cb
->
evt
.
d©a
.
dÚe
.
rx_Ëngth
)

362 
	`Äf_¥i_txd_£t
(
p_¥i
, 
p_cb
->
Üc
);

363  
Œue
;

366  (
p_cb
->
by‹s_Œªsã¼ed
 <…_cb->
evt
.
d©a
.
dÚe
.
tx_Ëngth
 ||

367 
p_cb
->
by‹s_Œªsã¼ed
 <…_cb->
evt
.
d©a
.
dÚe
.
rx_Ëngth
);

368 
	}
}

370 
	$¥i_xãr
(
NRF_SPI_Ty³
 * 
p_¥i
,

371 
¥i_cÚŒŞ_block_t
 * 
p_cb
,

372 
Äf_drv_¥i_xãr_desc_t
 cÚ¡ * 
p_xãr_desc
)

374 
p_cb
->
by‹s_Œªsã¼ed
 = 0;

375 
	`Äf_¥i_št_di§bË
(
p_¥i
, 
NRF_SPI_INT_READY_MASK
);

377 
	`Äf_¥i_ev’t_ş—r
(
p_¥i
, 
NRF_SPI_EVENT_READY
);

382 
	`Äf_¥i_txd_£t
(
p_¥i
,

383 (
p_xãr_desc
->
tx_Ëngth
 > 0 ?…_xãr_desc->
p_tx_bufãr
[0] : 
p_cb
->
Üc
));

389 ià(
p_xãr_desc
->
tx_Ëngth
 > 1)

391 
	`Äf_¥i_txd_£t
(
p_¥i
, 
p_xãr_desc
->
p_tx_bufãr
[1]);

393 ià(
p_xãr_desc
->
rx_Ëngth
 > 1)

395 
	`Äf_¥i_txd_£t
(
p_¥i
, 
p_cb
->
Üc
);

403 ià(
p_cb
->
hªdËr
)

405 
	`Äf_¥i_št_’abË
(
p_¥i
, 
NRF_SPI_INT_READY_MASK
);

410 !
	`Äf_¥i_ev’t_check
(
p_¥i
, 
NRF_SPI_EVENT_READY
)) {}

411 
	`Äf_¥i_ev’t_ş—r
(
p_¥i
, 
NRF_SPI_EVENT_READY
);

412 } 
	`Œªsãr_by‹
(
p_¥i
, 
p_cb
));

413 ià(
p_cb
->
ss_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

415 
	`Äf_gpio_pš_£t
(
p_cb
->
ss_pš
);

418 
	}
}

421 #ifdeà
SPIM_IN_USE


422 
__STATIC_INLINE
 
	$¥im_št_’abË
(
NRF_SPIM_Ty³
 * 
p_¥im
, 
boŞ
 
’abË
)

424 ià(!
’abË
)

426 
	`Äf_¥im_št_di§bË
(
p_¥im
, 
END_INT_MASK
 | 
NRF_SPIM_INT_STOPPED_MASK
);

430 
	`Äf_¥im_št_’abË
(
p_¥im
, 
END_INT_MASK
 | 
NRF_SPIM_INT_STOPPED_MASK
);

432 
	}
}

434 
__STATIC_INLINE
 
	$¥im_li¡_’abË_hªdË
(
NRF_SPIM_Ty³
 * 
p_¥im
, 
ušt32_t
 
æags
)

436 #iâdeà
NRF52_PAN_46


437 ià(
NRF_DRV_SPI_FLAG_TX_POSTINC
 & 
æags
)

439 
	`Äf_¥im_tx_li¡_’abË
(
p_¥im
);

443 
	`Äf_¥im_tx_li¡_di§bË
(
p_¥im
);

446 ià(
NRF_DRV_SPI_FLAG_RX_POSTINC
 & 
æags
)

448 
	`Äf_¥im_rx_li¡_’abË
(
p_¥im
);

452 
	`Äf_¥im_rx_li¡_di§bË
(
p_¥im
);

455 
	}
}

457 
»t_code_t
 
	$¥im_xãr
(
NRF_SPIM_Ty³
 * 
p_¥im
,

458 
¥i_cÚŒŞ_block_t
 * 
p_cb
,

459 
Äf_drv_¥i_xãr_desc_t
 cÚ¡ * 
p_xãr_desc
,

460 
ušt32_t
 
æags
)

464 ià((
p_xãr_desc
->
p_tx_bufãr
 !ğ
NULL
 && !
	`Äf_drv_is_š_RAM
(p_xfer_desc->p_tx_buffer)) ||

465 (
p_xãr_desc
->
p_rx_bufãr
 !ğ
NULL
 && !
	`Äf_drv_is_š_RAM
(p_xfer_desc->p_rx_buffer)))

467 
p_cb
->
Œªsãr_š_´og»ss
 = 
çl£
;

468  
NRF_ERROR_INVALID_ADDR
;

471 
	`Äf_¥im_tx_bufãr_£t
(
p_¥im
, 
p_xãr_desc
->
p_tx_bufãr
,…_xãr_desc->
tx_Ëngth
);

472 
	`Äf_¥im_rx_bufãr_£t
(
p_¥im
, 
p_xãr_desc
->
p_rx_bufãr
,…_xãr_desc->
rx_Ëngth
);

474 #ifdeà
NRF52_PAN_23


475 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_ENDTX
);

476 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_ENDRX
);

478 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_END
);

480 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_STOPPED
);

482 
	`¥im_li¡_’abË_hªdË
(
p_¥im
, 
æags
);

484 ià(!(
æags
 & 
NRF_DRV_SPI_FLAG_HOLD_XFER
))

486 
	`Äf_¥im_sk_Œigg”
(
p_¥im
, 
NRF_SPIM_TASK_START
);

489 ià(!
p_cb
->
hªdËr
)

491 #ifdeà
NRF52_PAN_23


492 !
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_ENDTX
) ||

493 !
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_ENDRX
)) {}

495 !
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_END
)){}

498 
	`Äf_¥im_sk_Œigg”
(
p_¥im
, 
NRF_SPIM_TASK_STOP
);

499 !
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_STOPPED
)) {}

500 ià(
p_cb
->
ss_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

502 
	`Äf_gpio_pš_£t
(
p_cb
->
ss_pš
);

507 
	`¥im_št_’abË
(
p_¥im
, !(
æags
 & 
NRF_DRV_SPI_FLAG_NO_XFER_EVT_HANDLER
));

509  
NRF_SUCCESS
;

510 
	}
}

513 
»t_code_t
 
	$Äf_drv_¥i_xãr
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

514 
Äf_drv_¥i_xãr_desc_t
 cÚ¡ * 
p_xãr_desc
,

515 
ušt32_t
 
æags
)

517 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
p_š¡ªû
->
drv_š¡_idx
];

518 
	`ASSERT
(
p_cb
->
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

519 
	`ASSERT
(
p_tx_bufãr
 !ğ
NULL
 || 
tx_bufãr_Ëngth
 == 0);

520 
	`ASSERT
(
p_rx_bufãr
 !ğ
NULL
 || 
rx_bufãr_Ëngth
 == 0);

522 ià(
p_cb
->
Œªsãr_š_´og»ss
)

524  
NRF_ERROR_BUSY
;

528 ià(
p_cb
->
hªdËr
 && !(
æags
 & (
NRF_DRV_SPI_FLAG_REPEATED_XFER
 | 
NRF_DRV_SPI_FLAG_NO_XFER_EVT_HANDLER
)))

530 
p_cb
->
Œªsãr_š_´og»ss
 = 
Œue
;

534 
p_cb
->
evt
.
d©a
.
dÚe
 = *
p_xãr_desc
;

535 
p_cb
->
tx_dÚe
 = 
çl£
;

536 
p_cb
->
rx_dÚe
 = 
çl£
;

538 ià(
p_cb
->
ss_pš
 !ğ
NRF_DRV_SPI_PIN_NOT_USED
)

540 
	`Äf_gpio_pš_ş—r
(
p_cb
->
ss_pš
);

542 
CODE_FOR_SPIM


544  
	`¥im_xãr
(
p_š¡ªû
->
p_»gi¡”s
, 
p_cb
, 
p_xãr_desc
, 
æags
);

546 
CODE_FOR_SPI


548 ià(
æags
)

550 
p_cb
->
Œªsãr_š_´og»ss
 = 
çl£
;

551  
NRF_ERROR_NOT_SUPPORTED
;

553 
	`¥i_xãr
(
p_š¡ªû
->
p_»gi¡”s
, 
p_cb
, 
p_xãr_desc
);

554  
NRF_SUCCESS
;

556 
	}
}

557 #ifdeà
SPIM_IN_USE


558 
	$œq_hªdËr_¥im
(
NRF_SPIM_Ty³
 * 
p_¥im
, 
¥i_cÚŒŞ_block_t
 * 
p_cb
)

560 
	`ASSERT
(
p_cb
->
hªdËr
);

562 #ifdeà
NRF52_PAN_23


563 ià(
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_STOPPED
))

565 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_STOPPED
);

566 
	`fšish_Œªsãr
(
p_cb
);

570 ià(
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_ENDTX
))

572 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_ENDTX
);

573 
p_cb
->
tx_dÚe
 = 
Œue
;

575 ià(
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_ENDRX
))

577 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_ENDRX
);

578 
p_cb
->
rx_dÚe
 = 
Œue
;

580 ià(
p_cb
->
tx_dÚe
 &&…_cb->
rx_dÚe
)

582 
	`Äf_¥im_sk_Œigg”
(
p_¥im
, 
NRF_SPIM_TASK_STOP
);

586 ià(
	`Äf_¥im_ev’t_check
(
p_¥im
, 
NRF_SPIM_EVENT_END
))

588 
	`Äf_¥im_ev’t_ş—r
(
p_¥im
, 
NRF_SPIM_EVENT_END
);

589 
	`fšish_Œªsãr
(
p_cb
);

592 
	}
}

594 
ušt32_t
 
	$Äf_drv_¥i_¡¬t_sk_g‘
(
Äf_drv_¥i_t
 cÚ¡ * 
p_š¡ªû
)

596 
NRF_SPIM_Ty³
 * 
p_¥im
 = (NRF_SPIM_Ty³ *)
p_š¡ªû
->
p_»gi¡”s
;

597  
	`Äf_¥im_sk_add»ss_g‘
(
p_¥im
, 
NRF_SPIM_TASK_START
);

598 
	}
}

600 
ušt32_t
 
	$Äf_drv_¥i_’d_ev’t_g‘
(
Äf_drv_¥i_t
 cÚ¡ * 
p_š¡ªû
)

602 
NRF_SPIM_Ty³
 * 
p_¥im
 = (NRF_SPIM_Ty³ *)
p_š¡ªû
->
p_»gi¡”s
;

603  
	`Äf_¥im_ev’t_add»ss_g‘
(
p_¥im
, 
NRF_SPIM_EVENT_END
);

604 
	}
}

607 #ifdeà
SPI_IN_USE


608 
	$œq_hªdËr_¥i
(
NRF_SPI_Ty³
 * 
p_¥i
, 
¥i_cÚŒŞ_block_t
 * 
p_cb
)

610 
	`ASSERT
(
p_cb
->
hªdËr
);

612 
	`Äf_¥i_ev’t_ş—r
(
p_¥i
, 
NRF_SPI_EVENT_READY
);

614 ià(!
	`Œªsãr_by‹
(
p_¥i
, 
p_cb
))

616 
	`fšish_Œªsãr
(
p_cb
);

618 
	}
}

621 #ià
SPI0_ENABLED


622 
	$IRQ_HANDLER
(0)

624 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
SPI0_INSTANCE_INDEX
];

625 #ià
SPI0_USE_EASY_DMA


626 
	`œq_hªdËr_¥im
(
NRF_SPIM0
, 
p_cb
);

628 
	`œq_hªdËr_¥i
(
NRF_SPI0
, 
p_cb
);

630 
	}
}

633 #ià
SPI1_ENABLED


634 
	$IRQ_HANDLER
(1)

636 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
SPI1_INSTANCE_INDEX
];

637 #ià
SPI1_USE_EASY_DMA


638 
	`œq_hªdËr_¥im
(
NRF_SPIM1
, 
p_cb
);

640 
	`œq_hªdËr_¥i
(
NRF_SPI1
, 
p_cb
);

642 
	}
}

645 #ià
SPI2_ENABLED


646 
	$IRQ_HANDLER
(2)

648 
¥i_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
SPI2_INSTANCE_INDEX
];

649 #ià
SPI2_USE_EASY_DMA


650 
	`œq_hªdËr_¥im
(
NRF_SPIM2
, 
p_cb
);

652 
	`œq_hªdËr_¥i
(
NRF_SPI2
, 
p_cb
);

654 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\spi_master\nrf_drv_spi.h

24 #iâdeà
NRF_DRV_SPI_H__


25 
	#NRF_DRV_SPI_H__


	)

27 
	~"nÜdic_commÚ.h
"

28 
	~"Äf_drv_cÚfig.h
"

29 
	~"Äf_¥i.h
"

30 
	~"Äf_¥im.h
"

31 
	~"sdk_”rÜs.h
"

33 #ià
defšed
(
NRF52
)

34 
	#NRF_DRV_SPI_PERIPHERAL
(
id
) \

35 (
	`CONCAT_3
(
SPI
, 
id
, 
_USE_EASY_DMA
) == 1 ? \

36 (*)
	`CONCAT_2
(
NRF_SPIM
, 
id
) \

37 : (*)
	`CONCAT_2
(
NRF_SPI
, 
id
))

	)

38 
	#SPI2_IRQ
 
SPIM2_SPIS2_SPI2_IRQn


	)

39 
	#SPI2_IRQ_HANDLER
 
SPIM2_SPIS2_SPI2_IRQHªdËr


	)

41 
	#NRF_DRV_SPI_PERIPHERAL
(
id
è(*)
	`CONCAT_2
(
NRF_SPI
, id)

	)

43 
	#SPI0_IRQ
 
SPI0_TWI0_IRQn


	)

44 
	#SPI0_IRQ_HANDLER
 
SPI0_TWI0_IRQHªdËr


	)

45 
	#SPI1_IRQ
 
SPI1_TWI1_IRQn


	)

46 
	#SPI1_IRQ_HANDLER
 
SPI1_TWI1_IRQHªdËr


	)

62 * 
	mp_»gi¡”s
;

63 
IRQn_Ty³
 
	mœq
;

64 
ušt8_t
 
	mdrv_š¡_idx
;

65 
boŞ
 
	mu£_—sy_dma
;

66 } 
	tÄf_drv_¥i_t
;

71 
	#NRF_DRV_SPI_INSTANCE
(
id
) \

73 .
p_»gi¡”s
 = 
	`NRF_DRV_SPI_PERIPHERAL
(
id
), \

74 .
œq
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_IRQ
), \

75 .
drv_š¡_idx
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_INSTANCE_INDEX
), \

76 .
u£_—sy_dma
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_USE_EASY_DMA
) \

77 }

	)

84 
	#NRF_DRV_SPI_PIN_NOT_USED
 0xFF

	)

91 
	mNRF_DRV_SPI_FREQ_125K
 = 
NRF_SPI_FREQ_125K
,

92 
	mNRF_DRV_SPI_FREQ_250K
 = 
NRF_SPI_FREQ_250K
,

93 
	mNRF_DRV_SPI_FREQ_500K
 = 
NRF_SPI_FREQ_500K
,

94 
	mNRF_DRV_SPI_FREQ_1M
 = 
NRF_SPI_FREQ_1M
,

95 
	mNRF_DRV_SPI_FREQ_2M
 = 
NRF_SPI_FREQ_2M
,

96 
	mNRF_DRV_SPI_FREQ_4M
 = 
NRF_SPI_FREQ_4M
,

97 
	mNRF_DRV_SPI_FREQ_8M
 = 
NRF_SPI_FREQ_8M


98 } 
	tÄf_drv_¥i_äequ’cy_t
;

105 
	mNRF_DRV_SPI_MODE_0
 = 
NRF_SPI_MODE_0
,

106 
	mNRF_DRV_SPI_MODE_1
 = 
NRF_SPI_MODE_1
,

107 
	mNRF_DRV_SPI_MODE_2
 = 
NRF_SPI_MODE_2
,

108 
	mNRF_DRV_SPI_MODE_3
 = 
NRF_SPI_MODE_3


109 } 
	tÄf_drv_¥i_mode_t
;

116 
	mNRF_DRV_SPI_BIT_ORDER_MSB_FIRST
 = 
NRF_SPI_BIT_ORDER_MSB_FIRST
,

117 
	mNRF_DRV_SPI_BIT_ORDER_LSB_FIRST
 = 
NRF_SPI_BIT_ORDER_LSB_FIRST


118 } 
	tÄf_drv_¥i_b™_Üd”_t
;

125 
ušt8_t
 
	msck_pš
;

126 
ušt8_t
 
	mmosi_pš
;

129 
ušt8_t
 
	mmiso_pš
;

132 
ušt8_t
 
	mss_pš
;

138 
ušt8_t
 
	mœq_´iÜ™y
;

139 
ušt8_t
 
	mÜc
;

142 
Äf_drv_¥i_äequ’cy_t
 
	mäequ’cy
;

143 
Äf_drv_¥i_mode_t
 
	mmode
;

144 
Äf_drv_¥i_b™_Üd”_t
 
	mb™_Üd”
;

145 } 
	tÄf_drv_¥i_cÚfig_t
;

150 
	#NRF_DRV_SPI_DEFAULT_CONFIG
(
id
) \

152 .
sck_pš
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_CONFIG_SCK_PIN
), \

153 .
mosi_pš
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_CONFIG_MOSI_PIN
), \

154 .
miso_pš
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_CONFIG_MISO_PIN
), \

155 .
ss_pš
 = 
NRF_DRV_SPI_PIN_NOT_USED
, \

156 .
œq_´iÜ™y
 = 
	`CONCAT_3
(
SPI
, 
id
, 
_CONFIG_IRQ_PRIORITY
), \

157 .
Üc
 = 0xFF, \

158 .
äequ’cy
 = 
NRF_DRV_SPI_FREQ_4M
, \

159 .
mode
 = 
NRF_DRV_SPI_MODE_0
, \

160 .
b™_Üd”
 = 
NRF_DRV_SPI_BIT_ORDER_MSB_FIRST
, \

161 }

	)

163 
	#NRF_DRV_SPI_FLAG_TX_POSTINC
 (1UL << 0è

	)

164 
	#NRF_DRV_SPI_FLAG_RX_POSTINC
 (1UL << 1è

	)

165 
	#NRF_DRV_SPI_FLAG_NO_XFER_EVT_HANDLER
 (1UL << 2è

	)

166 
	#NRF_DRV_SPI_FLAG_HOLD_XFER
 (1UL << 3è

	)

167 
	#NRF_DRV_SPI_FLAG_REPEATED_XFER
 (1UL << 4è

	)

174 
ušt8_t
 cÚ¡ * 
	mp_tx_bufãr
;

175 
ušt8_t
 
	mtx_Ëngth
;

176 
ušt8_t
 * 
	mp_rx_bufãr
;

177 
ušt8_t
 
	mrx_Ëngth
;

178 }
	tÄf_drv_¥i_xãr_desc_t
;

186 
	#NRF_DRV_SPI_SINGLE_XFER
(
p_tx
, 
tx_Ën
, 
p_rx
, 
rx_Ën
) \

188 .
p_tx_bufãr
 = (
ušt8_t
 cÚ¡ *)(
p_tx
), \

189 .
tx_Ëngth
 = (
tx_Ën
), \

190 .
p_rx_bufãr
 = (
p_rx
), \

191 .
rx_Ëngth
 = (
rx_Ën
), \

192 }

	)

197 
	#NRF_DRV_SPI_XFER_TRX
(
p_tx_buf
, 
tx_Ëngth
, 
p_rx_buf
, 
rx_Ëngth
) \

198 
	`NRF_DRV_SPI_SINGLE_XFER
(
p_tx_buf
, 
tx_Ëngth
, 
p_rx_buf
, 
rx_Ëngth
)

	)

203 
	#NRF_DRV_SPI_XFER_TX
(
p_buf
, 
Ëngth
) \

204 
	`NRF_DRV_SPI_SINGLE_XFER
(
p_buf
, 
Ëngth
, 
NULL
, 0)

	)

209 
	#NRF_DRV_SPI_XFER_RX
(
p_buf
, 
Ëngth
) \

210 
	`NRF_DRV_SPI_SINGLE_XFER
(
NULL
, 0, 
p_buf
, 
Ëngth
)

	)

218 
	mNRF_DRV_SPI_EVENT_DONE
,

219 } 
	tÄf_drv_¥i_evt_ty³_t
;

223 
Äf_drv_¥i_evt_ty³_t
 
	mty³
;

226 
Äf_drv_¥i_xãr_desc_t
 
	mdÚe
;

227 } 
	md©a
;

228 } 
	tÄf_drv_¥i_evt_t
;

233 (*
	tÄf_drv_¥i_hªdËr_t
)(
	tÄf_drv_¥i_evt_t
 cÚ¡ * 
	tp_ev’t
);

254 
»t_code_t
 
	`Äf_drv_¥i_š™
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

255 
Äf_drv_¥i_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

256 
Äf_drv_¥i_hªdËr_t
 
hªdËr
);

263 
	`Äf_drv_¥i_unš™
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

291 
»t_code_t
 
	`Äf_drv_¥i_Œªsãr
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

292 
ušt8_t
 cÚ¡ * 
p_tx_bufãr
,

293 
ušt8_t
 
tx_bufãr_Ëngth
,

294 
ušt8_t
 * 
p_rx_bufãr
,

295 
ušt8_t
 
rx_bufãr_Ëngth
);

339 
»t_code_t
 
	`Äf_drv_¥i_xãr
(
Äf_drv_¥i_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

340 
Äf_drv_¥i_xãr_desc_t
 cÚ¡ * 
p_xãr_desc
,

341 
ušt32_t
 
æags
);

353 
ušt32_t
 
	`Äf_drv_¥i_¡¬t_sk_g‘
(
Äf_drv_¥i_t
 cÚ¡ * 
p_š¡ªû
);

365 
ušt32_t
 
	`Äf_drv_¥i_’d_ev’t_g‘
(
Äf_drv_¥i_t
 cÚ¡ * 
p_š¡ªû
);

	@E:\EmWorkspace\RingP\components\drivers_nrf\timer\nrf_drv_timer.c

13 
	~"Äf_drv_tim”.h
"

14 
	~"Äf_drv_commÚ.h
"

15 
	~"­p_ut_¶©fÜm.h
"

17 #ià(
TIMER_COUNT
 == 0)

25 
Äf_tim”_ev’t_hªdËr_t
 
	mhªdËr
;

26 * 
	mcÚ‹xt
;

27 
Äf_drv_¡©e_t
 
	m¡©e
;

28 } 
	ttim”_cÚŒŞ_block_t
;

30 
tim”_cÚŒŞ_block_t
 
	gm_cb
[
TIMER_COUNT
];

32 cÚ¡ 
Äf_drv_tim”_cÚfig_t
 
	gm_deçuÉ_cÚfig
[
TIMER_COUNT
] = {

33 #ià
TIMER0_ENABLED


34 
NRF_DRV_TIMER_DEFAULT_CONFIG
(0),

36 #ià
TIMER1_ENABLED


37 
NRF_DRV_TIMER_DEFAULT_CONFIG
(1),

39 #ià
TIMER2_ENABLED


40 
NRF_DRV_TIMER_DEFAULT_CONFIG
(2),

42 #ià
TIMER3_ENABLED


43 
NRF_DRV_TIMER_DEFAULT_CONFIG
(3),

45 #ià
TIMER4_ENABLED


46 
NRF_DRV_TIMER_DEFAULT_CONFIG
(4),

51 
»t_code_t
 
	$Äf_drv_tim”_š™
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

52 
Äf_drv_tim”_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

53 
Äf_tim”_ev’t_hªdËr_t
 
tim”_ev’t_hªdËr
)

55 
tim”_cÚŒŞ_block_t
 * 
p_cb
 = &
m_cb
[
p_š¡ªû
->
š¡ªû_id
];

57 #ifdeà
SOFTDEVICE_PRESENT


58 
	`ASSERT
(
p_š¡ªû
->
p_»g
 !ğ
NRF_TIMER0
);

60 
	`ASSERT
(
	`NRF_TIMER_IS_BIT_WIDTH_VALID
(
p_š¡ªû
->
p_»g
, 
p_cÚfig
->
b™_width
));

62 ià(
p_cb
->
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
)

64  
NRF_ERROR_INVALID_STATE
;

67 ià(
tim”_ev’t_hªdËr
 =ğ
NULL
)

69  
NRF_ERROR_INVALID_PARAM
;

72 ià(
p_cÚfig
 =ğ
NULL
)

74 
p_cÚfig
 = &
m_deçuÉ_cÚfig
[
p_š¡ªû
->
š¡ªû_id
];

77 
p_cb
->
hªdËr
 = 
tim”_ev’t_hªdËr
;

78 
p_cb
->
cÚ‹xt
 = 
p_cÚfig
->
p_cÚ‹xt
;

80 
ušt8_t
 
i
;

81 
i
 = 0; i < 
p_š¡ªû
->
cc_chªÃl_couÁ
; ++i)

83 
	`Äf_tim”_ev’t_ş—r
(
p_š¡ªû
->
p_»g
,

84 
	`Äf_tim”_com·»_ev’t_g‘
(
i
));

87 
	`Äf_drv_commÚ_œq_’abË
(
	`Äf_drv_g‘_IRQn
(
p_š¡ªû
->
p_»g
),

88 
p_cÚfig
->
š‹¼u±_´iÜ™y
);

90 
	`Äf_tim”_mode_£t
(
p_š¡ªû
->
p_»g
, 
p_cÚfig
->
mode
);

91 
	`Äf_tim”_b™_width_£t
(
p_š¡ªû
->
p_»g
, 
p_cÚfig
->
b™_width
);

92 
	`Äf_tim”_äequ’cy_£t
(
p_š¡ªû
->
p_»g
, 
p_cÚfig
->
äequ’cy
);

94 
p_cb
->
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

96  
NRF_SUCCESS
;

97 
	}
}

99 
	$Äf_drv_tim”_unš™
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

101 
	`Äf_drv_commÚ_œq_di§bË
(
	`Äf_drv_g‘_IRQn
(
p_š¡ªû
->
p_»g
));

103 
	#DISABLE_ALL
 
UINT32_MAX


	)

104 
	`Äf_tim”_shÜts_di§bË
(
p_š¡ªû
->
p_»g
, 
DISABLE_ALL
);

105 
	`Äf_tim”_št_di§bË
(
p_š¡ªû
->
p_»g
, 
DISABLE_ALL
);

106 #undeà
DISABLE_ALL


108 
	`Äf_drv_tim”_di§bË
(
p_š¡ªû
);

110 
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 = 
NRF_DRV_STATE_UNINITIALIZED
;

111 
	}
}

113 
	$Äf_drv_tim”_’abË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

115 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_INITIALIZED
);

116 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_START
);

117 
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 = 
NRF_DRV_STATE_POWERED_ON
;

118 
	}
}

120 
	$Äf_drv_tim”_di§bË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

122 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
);

123 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_SHUTDOWN
);

124 
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

125 
	}
}

127 
	$Äf_drv_tim”_»sume
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

129 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
);

130 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_START
);

131 
	}
}

133 
	$Äf_drv_tim”_·u£
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

135 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
);

136 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_STOP
);

137 
	}
}

139 
	$Äf_drv_tim”_ş—r
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

141 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

142 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_CLEAR
);

143 
	}
}

145 
	$Äf_drv_tim”_šüem’t
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
)

147 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
);

148 
	`ASSERT
(
	`Äf_tim”_mode_g‘
(
p_š¡ªû
->
p_»g
è!ğ
NRF_TIMER_MODE_TIMER
);

150 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
, 
NRF_TIMER_TASK_COUNT
);

151 
	}
}

153 
ušt32_t
 
	$Äf_drv_tim”_ÿ±u»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

154 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
)

156 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 =ğ
NRF_DRV_STATE_POWERED_ON
);

157 
	`ASSERT
(
cc_chªÃl
 < 
p_š¡ªû
->
cc_chªÃl_couÁ
);

159 
	`Äf_tim”_sk_Œigg”
(
p_š¡ªû
->
p_»g
,

160 
	`Äf_tim”_ÿ±u»_sk_g‘
(
cc_chªÃl
));

161  
	`Äf_tim”_cc_»ad
(
p_š¡ªû
->
p_»g
, 
cc_chªÃl
);

162 
	}
}

164 
	$Äf_drv_tim”_com·»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

165 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
,

166 
ušt32_t
 
cc_v®ue
,

167 
boŞ
 
’abË_št
)

169 
Äf_tim”_št_mask_t
 
tim”_št
 = 
	`Äf_tim”_com·»_št_g‘
(
cc_chªÃl
);

171 ià(
’abË_št
)

173 
	`Äf_tim”_št_’abË
(
p_š¡ªû
->
p_»g
, 
tim”_št
);

177 
	`Äf_tim”_št_di§bË
(
p_š¡ªû
->
p_»g
, 
tim”_št
);

180 
	`Äf_tim”_cc_wr™e
(
p_š¡ªû
->
p_»g
, 
cc_chªÃl
, 
cc_v®ue
);

181 
	}
}

183 
	$Äf_drv_tim”_ex‹nded_com·»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

184 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
,

185 
ušt32_t
 
cc_v®ue
,

186 
Äf_tim”_shÜt_mask_t
 
tim”_shÜt_mask
,

187 
boŞ
 
’abË_št
)

189 
	`Äf_tim”_shÜts_di§bË
(
p_š¡ªû
->
p_»g
,

190 (
TIMER_SHORTS_COMPARE0_STOP_Msk
 << 
cc_chªÃl
) |

191 (
TIMER_SHORTS_COMPARE0_CLEAR_Msk
 << 
cc_chªÃl
));

193 
	`Äf_tim”_shÜts_’abË
(
p_š¡ªû
->
p_»g
, 
tim”_shÜt_mask
);

195 ()
	`Äf_drv_tim”_com·»
(
p_š¡ªû
,

196 
cc_chªÃl
,

197 
cc_v®ue
,

198 
’abË_št
);

199 
	}
}

201 
	$Äf_drv_tim”_com·»_št_’abË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

202 
ušt32_t
 
chªÃl
)

204 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

205 
	`ASSERT
(
chªÃl
 < 
p_š¡ªû
->
cc_chªÃl_couÁ
);

207 
	`Äf_tim”_ev’t_ş—r
(
p_š¡ªû
->
p_»g
,

208 
	`Äf_tim”_com·»_ev’t_g‘
(
chªÃl
));

209 
	`Äf_tim”_št_’abË
(
p_š¡ªû
->
p_»g
,

210 
	`Äf_tim”_com·»_št_g‘
(
chªÃl
));

211 
	}
}

213 
	$Äf_drv_tim”_com·»_št_di§bË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

214 
ušt32_t
 
chªÃl
)

216 
	`ASSERT
(
m_cb
[
p_š¡ªû
->
š¡ªû_id
].
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
);

217 
	`ASSERT
(
chªÃl
 < 
p_š¡ªû
->
cc_chªÃl_couÁ
);

219 
	`Äf_tim”_št_di§bË
(
p_š¡ªû
->
p_»g
,

220 
	`Äf_tim”_com·»_št_g‘
(
chªÃl
));

221 
	}
}

223 
	$œq_hªdËr
(
NRF_TIMER_Ty³
 * 
p_»g
,

224 
tim”_cÚŒŞ_block_t
 * 
p_cb
,

225 
ušt8_t
 
chªÃl_couÁ
)

227 
ušt8_t
 
i
;

228 
i
 = 0; i < 
chªÃl_couÁ
; ++i)

230 
Äf_tim”_ev’t_t
 
ev’t
 = 
	`Äf_tim”_com·»_ev’t_g‘
(
i
);

231 
Äf_tim”_št_mask_t
 
št_mask
 = 
	`Äf_tim”_com·»_št_g‘
(
i
);

233 ià(
	`Äf_tim”_ev’t_check
(
p_»g
, 
ev’t
) &&

234 
	`Äf_tim”_št_’abË_check
(
p_»g
, 
št_mask
))

236 
	`Äf_tim”_ev’t_ş—r
(
p_»g
, 
ev’t
);

237 
p_cb
->
	`hªdËr
(
ev’t
,…_cb->
cÚ‹xt
);

240 
	}
}

242 #ià
TIMER0_ENABLED


243 
	$TIMER0_IRQHªdËr
()

245 
	`œq_hªdËr
(
NRF_TIMER0
, &
m_cb
[
TIMER0_INSTANCE_INDEX
],

246 
	`NRF_TIMER_CC_CHANNEL_COUNT
(0));

247 
	}
}

250 #ià
TIMER1_ENABLED


251 
	$TIMER1_IRQHªdËr
()

253 
	`œq_hªdËr
(
NRF_TIMER1
, &
m_cb
[
TIMER1_INSTANCE_INDEX
],

254 
	`NRF_TIMER_CC_CHANNEL_COUNT
(1));

255 
	}
}

258 #ià
TIMER2_ENABLED


259 
	$TIMER2_IRQHªdËr
()

261 
	`œq_hªdËr
(
NRF_TIMER2
, &
m_cb
[
TIMER2_INSTANCE_INDEX
],

262 
	`NRF_TIMER_CC_CHANNEL_COUNT
(2));

263 
	}
}

266 #ià
TIMER3_ENABLED


267 
	$TIMER3_IRQHªdËr
()

269 
	`œq_hªdËr
(
NRF_TIMER3
, &
m_cb
[
TIMER3_INSTANCE_INDEX
],

270 
	`NRF_TIMER_CC_CHANNEL_COUNT
(3));

271 
	}
}

274 #ià
TIMER4_ENABLED


275 
	$TIMER4_IRQHªdËr
()

277 
	`œq_hªdËr
(
NRF_TIMER4
, &
m_cb
[
TIMER4_INSTANCE_INDEX
],

278 
	`NRF_TIMER_CC_CHANNEL_COUNT
(4));

279 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\timer\nrf_drv_timer.h

26 #iâdeà
NRF_DRV_TIMER_H__


27 
	#NRF_DRV_TIMER_H__


	)

29 
	~"nÜdic_commÚ.h
"

30 
	~"Äf_drv_cÚfig.h
"

31 
	~"Äf_tim”.h
"

32 
	~"sdk_”rÜs.h
"

33 
	~"Äf_as£¹.h
"

40 
NRF_TIMER_Ty³
 * 
	mp_»g
;

41 
ušt8_t
 
	mš¡ªû_id
;

42 
ušt8_t
 
	mcc_chªÃl_couÁ
;

43 } 
	tÄf_drv_tim”_t
;

48 
	#NRF_DRV_TIMER_INSTANCE
(
id
) \

50 .
p_»g
 = 
	`CONCAT_2
(
NRF_TIMER
, 
id
), \

51 .
š¡ªû_id
 = 
	`CONCAT_3
(
TIMER
, 
id
, 
_INSTANCE_INDEX
), \

52 .
cc_chªÃl_couÁ
 = 
	`NRF_TIMER_CC_CHANNEL_COUNT
(
id
), \

53 }

	)

60 
Äf_tim”_äequ’cy_t
 
	mäequ’cy
;

61 
Äf_tim”_mode_t
 
	mmode
;

62 
Äf_tim”_b™_width_t
 
	mb™_width
;

63 
ušt8_t
 
	mš‹¼u±_´iÜ™y
;

64 * 
	mp_cÚ‹xt
;

65 } 
	tÄf_drv_tim”_cÚfig_t
;

67 
	#TIMER_CONFIG_FREQUENCY
(
id
è
	`CONCAT_3
(
TIMER
, id, 
_CONFIG_FREQUENCY
)

	)

68 
	#TIMER_CONFIG_MODE
(
id
è
	`CONCAT_3
(
TIMER
, id, 
_CONFIG_MODE
)

	)

69 
	#TIMER_CONFIG_BIT_WIDTH
(
id
è
	`CONCAT_3
(
TIMER
, id, 
_CONFIG_BIT_WIDTH
)

	)

70 
	#TIMER_CONFIG_IRQ_PRIORITY
(
id
è
	`CONCAT_3
(
TIMER
, id, 
_CONFIG_IRQ_PRIORITY
)

	)

75 
	#NRF_DRV_TIMER_DEFAULT_CONFIG
(
id
) \

77 .
äequ’cy
 = 
	`TIMER_CONFIG_FREQUENCY
(
id
), \

78 .
mode
 = (
Äf_tim”_mode_t
)
	`TIMER_CONFIG_MODE
(
id
), \

79 .
b™_width
 = (
Äf_tim”_b™_width_t
)
	`TIMER_CONFIG_BIT_WIDTH
(
id
), \

80 .
š‹¼u±_´iÜ™y
 = 
	`TIMER_CONFIG_IRQ_PRIORITY
(
id
), \

81 .
p_cÚ‹xt
 = 
NULL
 \

82 }

	)

93 (* 
	tÄf_tim”_ev’t_hªdËr_t
)(
	tÄf_tim”_ev’t_t
 
	tev’t_ty³
,

94 * 
	tp_cÚ‹xt
);

109 
»t_code_t
 
	`Äf_drv_tim”_š™
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

110 
Äf_drv_tim”_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

111 
Äf_tim”_ev’t_hªdËr_t
 
tim”_ev’t_hªdËr
);

118 
	`Äf_drv_tim”_unš™
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

125 
	`Äf_drv_tim”_’abË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

135 
	`Äf_drv_tim”_di§bË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

142 
	`Äf_drv_tim”_·u£
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

149 
	`Äf_drv_tim”_»sume
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

156 
	`Äf_drv_tim”_ş—r
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

163 
	`Äf_drv_tim”_šüem’t
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
);

173 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_sk_add»ss_g‘
(

174 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

175 
Äf_tim”_sk_t
 
tim”_sk
);

185 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_ÿ±u»_sk_add»ss_g‘
(

186 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

187 
ušt32_t
 
chªÃl
);

197 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_ev’t_add»ss_g‘
(

198 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

199 
Äf_tim”_ev’t_t
 
tim”_ev’t
);

209 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_com·»_ev’t_add»ss_g‘
(

210 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

211 
ušt32_t
 
chªÃl
);

221 
ušt32_t
 
	`Äf_drv_tim”_ÿ±u»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

222 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
);

234 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_ÿ±u»_g‘
(

235 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

236 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
);

246 
	`Äf_drv_tim”_com·»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

247 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
,

248 
ušt32_t
 
cc_v®ue
,

249 
boŞ
 
’abË_št
);

262 
	`Äf_drv_tim”_ex‹nded_com·»
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

263 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
,

264 
ušt32_t
 
cc_v®ue
,

265 
Äf_tim”_shÜt_mask_t
 
tim”_shÜt_mask
,

266 
boŞ
 
’abË_št
);

276 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_us_to_ticks
(

277 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

278 
ušt32_t
 
time_us
);

288 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_tim”_ms_to_ticks
(

289 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

290 
ušt32_t
 
time_ms
);

298 
	`Äf_drv_tim”_com·»_št_’abË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

299 
ušt32_t
 
chªÃl
);

307 
	`Äf_drv_tim”_com·»_št_di§bË
(
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

308 
ušt32_t
 
chªÃl
);

311 #iâdeà
SUPPRESS_INLINE_IMPLEMENTATION


313 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_sk_add»ss_g‘
(

314 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

315 
Äf_tim”_sk_t
 
tim”_sk
)

317  (
ušt32_t
)
	`Äf_tim”_sk_add»ss_g‘
(
p_š¡ªû
->
p_»g
, 
tim”_sk
);

318 
	}
}

320 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_ÿ±u»_sk_add»ss_g‘
(

321 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

322 
ušt32_t
 
chªÃl
)

324 
	`ASSERT
(
chªÃl
 < 
p_š¡ªû
->
cc_chªÃl_couÁ
);

325  (
ušt32_t
)
	`Äf_tim”_sk_add»ss_g‘
(
p_š¡ªû
->
p_»g
,

326 
	`Äf_tim”_ÿ±u»_sk_g‘
(
chªÃl
));

327 
	}
}

329 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_ev’t_add»ss_g‘
(

330 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

331 
Äf_tim”_ev’t_t
 
tim”_ev’t
)

333  (
ušt32_t
)
	`Äf_tim”_ev’t_add»ss_g‘
(
p_š¡ªû
->
p_»g
, 
tim”_ev’t
);

334 
	}
}

336 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_com·»_ev’t_add»ss_g‘
(

337 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

338 
ušt32_t
 
chªÃl
)

340 
	`ASSERT
(
chªÃl
 < 
p_š¡ªû
->
cc_chªÃl_couÁ
);

341  (
ušt32_t
)
	`Äf_tim”_ev’t_add»ss_g‘
(
p_š¡ªû
->
p_»g
,

342 
	`Äf_tim”_com·»_ev’t_g‘
(
chªÃl
));

343 
	}
}

345 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_ÿ±u»_g‘
(

346 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

347 
Äf_tim”_cc_chªÃl_t
 
cc_chªÃl
)

349  
	`Äf_tim”_cc_»ad
(
p_š¡ªû
->
p_»g
, 
cc_chªÃl
);

350 
	}
}

352 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_us_to_ticks
(

353 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

354 
ušt32_t
 
tim”_us
)

356  
	`Äf_tim”_us_to_ticks
(
tim”_us
,

357 
	`Äf_tim”_äequ’cy_g‘
(
p_š¡ªû
->
p_»g
));

358 
	}
}

360 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_tim”_ms_to_ticks
(

361 
Äf_drv_tim”_t
 cÚ¡ * cÚ¡ 
p_š¡ªû
,

362 
ušt32_t
 
tim”_ms
)

364  
	`Äf_tim”_ms_to_ticks
(
tim”_ms
,

365 
	`Äf_tim”_äequ’cy_g‘
(
p_š¡ªû
->
p_»g
));

366 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\uart\nrf_drv_uart.c

13 
	~"Äf_drv_u¬t.h
"

14 
	~"Äf_as£¹.h
"

15 
	~"nÜdic_commÚ.h
"

16 
	~"Äf_drv_commÚ.h
"

17 
	~"Äf_gpio.h
"

18 
	~"­p_ut_¶©fÜm.h
"

22 #ifdeà
NRF51


23 
	#UART_IN_USE


	)

24 #–ià
defšed
(
NRF52
)

25 #ià(
UART_EASY_DMA_SUPPORT
 == 1)

26 
	#UARTE_IN_USE


	)

28 #ià(
UART_LEGACY_SUPPORT
 == 1)

29 
	#UART_IN_USE


	)

34 #ià(
defšed
(
UARTE_IN_USE
è&& defšed(
UART_IN_USE
))

36 
	#CODE_FOR_UARTE
(
code
èià(
m_cb
.
u£_—sy_dma
è{ cod}

	)

37 
	#CODE_FOR_UART
(
code
è{ cod}

	)

38 #–ià(
defšed
(
UARTE_IN_USE
è&& !defšed(
UART_IN_USE
))

40 
	#CODE_FOR_UARTE
(
code
è{ cod}

	)

41 
	#CODE_FOR_UART
(
code
)

	)

42 #–ià(!
defšed
(
UARTE_IN_USE
è&& defšed(
UART_IN_USE
))

44 
	#CODE_FOR_UARTE
(
code
)

	)

45 
	#CODE_FOR_UART
(
code
è{ cod}

	)

50 #iâdeà
IS_EASY_DMA_RAM_ADDRESS


51 
	#IS_EASY_DMA_RAM_ADDRESS
(
addr
è(((
ušt32_t
ïdd¸& 0xFFFF0000è=ğ0x20000000)

	)

54 
	#TX_COUNTER_ABORT_REQ_VALUE
 256

	)

58 * 
	mp_cÚ‹xt
;

59 
Äf_u¬t_ev’t_hªdËr_t
 
	mhªdËr
;

60 
ušt8_t
 cÚ¡ * 
	mp_tx_bufãr
;

61 
ušt8_t
 * 
	mp_rx_bufãr
;

62 
ušt8_t
 * 
	mp_rx_£cÚd¬y_bufãr
;

63 vŞ©
ušt16_t
 
	mtx_couÁ”
;

64 
ušt8_t
 
	mtx_bufãr_Ëngth
;

65 
ušt8_t
 
	mrx_bufãr_Ëngth
;

66 
ušt8_t
 
	mrx_£cÚd¬y_bufãr_Ëngth
;

67 vŞ©
ušt8_t
 
	mrx_couÁ”
;

68 
boŞ
 
	mrx_’abËd
;

69 
Äf_drv_¡©e_t
 
	m¡©e
;

70 #ià(
defšed
(
UARTE_IN_USE
è&& defšed(
UART_IN_USE
))

71 
boŞ
 
	mu£_—sy_dma
;

73 } 
	tu¬t_cÚŒŞ_block_t
;

75 
u¬t_cÚŒŞ_block_t
 
	gm_cb
;

76 cÚ¡ 
Äf_drv_u¬t_cÚfig_t
 
	gm_deçuÉ_cÚfig
 = 
NRF_DRV_UART_DEFAULT_CONFIG
;

78 
__STATIC_INLINE
 
	$­¶y_cÚfig
(
Äf_drv_u¬t_cÚfig_t
 cÚ¡ * 
p_cÚfig
)

80 
	`Äf_gpio_pš_£t
(
p_cÚfig
->
p£Éxd
);

81 
	`Äf_gpio_cfg_ouut
(
p_cÚfig
->
p£Éxd
);

82 
	`Äf_gpio_cfg_šput
(
p_cÚfig
->
p£Ìxd
, 
NRF_GPIO_PIN_NOPULL
);

84 
CODE_FOR_UARTE


86 
	`Äf_u¬‹_baud¿‹_£t
(
NRF_UARTE0
, (
Äf_u¬‹_baud¿‹_t
)
p_cÚfig
->
baud¿‹
);

87 
	`Äf_u¬‹_cÚfigu»
(
NRF_UARTE0
, (
Äf_u¬‹_·r™y_t
)
p_cÚfig
->
·r™y
,

88 (
Äf_u¬‹_hwfc_t
)
p_cÚfig
->
hwfc
);

89 
	`Äf_u¬‹_txrx_pšs_£t
(
NRF_UARTE0
, 
p_cÚfig
->
p£Éxd
,…_cÚfig->
p£Ìxd
);

90 ià(
p_cÚfig
->
hwfc
 =ğ
NRF_UART_HWFC_ENABLED
)

92 
	`Äf_gpio_cfg_šput
(
p_cÚfig
->
p£lùs
, 
NRF_GPIO_PIN_NOPULL
);

93 
	`Äf_gpio_pš_£t
(
p_cÚfig
->
p£Ìts
);

94 
	`Äf_gpio_cfg_ouut
(
p_cÚfig
->
p£Ìts
);

95 
	`Äf_u¬‹_hwfc_pšs_£t
(
NRF_UARTE0
, 
p_cÚfig
->
p£Ìts
,…_cÚfig->
p£lùs
);

98 
CODE_FOR_UART


100 
	`Äf_u¬t_baud¿‹_£t
(
NRF_UART0
, 
p_cÚfig
->
baud¿‹
);

101 
	`Äf_u¬t_cÚfigu»
(
NRF_UART0
, 
p_cÚfig
->
·r™y
,…_cÚfig->
hwfc
);

102 
	`Äf_u¬t_txrx_pšs_£t
(
NRF_UART0
, 
p_cÚfig
->
p£Éxd
,…_cÚfig->
p£Ìxd
);

103 ià(
p_cÚfig
->
hwfc
 =ğ
NRF_UART_HWFC_ENABLED
)

105 
	`Äf_gpio_cfg_šput
(
p_cÚfig
->
p£lùs
, 
NRF_GPIO_PIN_NOPULL
);

106 
	`Äf_gpio_pš_£t
(
p_cÚfig
->
p£Ìts
);

107 
	`Äf_gpio_cfg_ouut
(
p_cÚfig
->
p£Ìts
);

108 
	`Äf_u¬t_hwfc_pšs_£t
(
NRF_UART0
, 
p_cÚfig
->
p£Ìts
,…_cÚfig->
p£lùs
);

111 
	}
}

113 
__STATIC_INLINE
 
	$š‹¼u±s_’abË
(
ušt8_t
 
š‹¼u±_´iÜ™y
)

115 
CODE_FOR_UARTE


117 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDRX
);

118 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDTX
);

119 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ERROR
);

120 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_RXTO
);

121 
	`Äf_u¬‹_št_’abË
(
NRF_UARTE0
, 
NRF_UARTE_INT_ENDRX_MASK
 |

122 
NRF_UARTE_INT_ENDTX_MASK
 |

123 
NRF_UARTE_INT_ERROR_MASK
 |

124 
NRF_UARTE_INT_RXTO_MASK
);

126 
CODE_FOR_UART


128 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
);

129 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXTO
);

130 
	`Äf_u¬t_št_’abË
(
NRF_UART0
, 
NRF_UART_INT_MASK_TXDRDY
 |

131 
NRF_UART_INT_MASK_RXTO
);

133 
	`Äf_drv_commÚ_œq_’abË
(
UART0_IRQn
, 
š‹¼u±_´iÜ™y
);

134 
	}
}

136 
__STATIC_INLINE
 
	$š‹¼u±s_di§bË
()

138 
CODE_FOR_UARTE


140 
	`Äf_u¬‹_št_di§bË
(
NRF_UARTE0
, 
NRF_UARTE_INT_ENDRX_MASK
 |

141 
NRF_UARTE_INT_ENDTX_MASK
 |

142 
NRF_UARTE_INT_ERROR_MASK
 |

143 
NRF_UARTE_INT_RXTO_MASK
);

145 
CODE_FOR_UART


147 
	`Äf_u¬t_št_di§bË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 |

148 
NRF_UART_INT_MASK_TXDRDY
 |

149 
NRF_UART_INT_MASK_ERROR
 |

150 
NRF_UART_INT_MASK_RXTO
);

152 
	`Äf_drv_commÚ_œq_di§bË
(
UART0_IRQn
);

153 
	}
}

155 
__STATIC_INLINE
 
	$pšs_to_deçuÉ
()

158 
ušt32_t
 
txd
;

159 
ušt32_t
 
rxd
;

160 
ušt32_t
 
¹s
;

161 
ušt32_t
 
ùs
;

163 
CODE_FOR_UARTE


165 
txd
 = 
	`Äf_u¬‹_tx_pš_g‘
(
NRF_UARTE0
);

166 
rxd
 = 
	`Äf_u¬‹_rx_pš_g‘
(
NRF_UARTE0
);

167 
¹s
 = 
	`Äf_u¬‹_¹s_pš_g‘
(
NRF_UARTE0
);

168 
ùs
 = 
	`Äf_u¬‹_ùs_pš_g‘
(
NRF_UARTE0
);

169 
	`Äf_u¬‹_txrx_pšs_discÚÃù
(
NRF_UARTE0
);

170 
	`Äf_u¬‹_hwfc_pšs_discÚÃù
(
NRF_UARTE0
);

172 
CODE_FOR_UART


174 
txd
 = 
	`Äf_u¬t_tx_pš_g‘
(
NRF_UART0
);

175 
rxd
 = 
	`Äf_u¬t_rx_pš_g‘
(
NRF_UART0
);

176 
¹s
 = 
	`Äf_u¬t_¹s_pš_g‘
(
NRF_UART0
);

177 
ùs
 = 
	`Äf_u¬t_ùs_pš_g‘
(
NRF_UART0
);

178 
	`Äf_u¬t_txrx_pšs_discÚÃù
(
NRF_UART0
);

179 
	`Äf_u¬t_hwfc_pšs_discÚÃù
(
NRF_UART0
);

182 
	`Äf_gpio_cfg_deçuÉ
(
txd
);

183 
	`Äf_gpio_cfg_deçuÉ
(
rxd
);

185 ià(
ùs
 !ğ
NRF_UART_PSEL_DISCONNECTED
)

187 
	`Äf_gpio_cfg_deçuÉ
(
ùs
);

190 ià(
¹s
 !ğ
NRF_UART_PSEL_DISCONNECTED
)

192 
	`Äf_gpio_cfg_deçuÉ
(
¹s
);

195 
	}
}

197 
__STATIC_INLINE
 
	$u¬t_’abË
()

199 
	`CODE_FOR_UARTE
(
	`Äf_u¬‹_’abË
(
NRF_UARTE0
);)

200 
	`CODE_FOR_UART
(
	`Äf_u¬t_’abË
(
NRF_UART0
););

201 
	}
}

203 
__STATIC_INLINE
 
	$u¬t_di§bË
()

205 
	`CODE_FOR_UARTE
(
	`Äf_u¬‹_di§bË
(
NRF_UARTE0
);)

206 
	`CODE_FOR_UART
(
	`Äf_u¬t_di§bË
(
NRF_UART0
););

207 
	}
}

209 
»t_code_t
 
	$Äf_drv_u¬t_š™
(
Äf_drv_u¬t_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

210 
Äf_u¬t_ev’t_hªdËr_t
 
ev’t_hªdËr
)

212 ià(
m_cb
.
¡©e
 !ğ
NRF_DRV_STATE_UNINITIALIZED
)

214  
NRF_ERROR_INVALID_STATE
;

217 ià(
p_cÚfig
 =ğ
NULL
)

219 
p_cÚfig
 = &
m_deçuÉ_cÚfig
;

221 #ià(
	`defšed
(
UARTE_IN_USE
è&& defšed(
UART_IN_USE
))

222 
m_cb
.
u£_—sy_dma
 = 
p_cÚfig
->use_easy_dma;

224 
	`­¶y_cÚfig
(
p_cÚfig
);

226 
m_cb
.
hªdËr
 = 
ev’t_hªdËr
;

227 
m_cb
.
p_cÚ‹xt
 = 
p_cÚfig
->p_context;

229 ià(
m_cb
.
hªdËr
)

231 
	`š‹¼u±s_’abË
(
p_cÚfig
->
š‹¼u±_´iÜ™y
);

234 
	`u¬t_’abË
();

235 
m_cb
.
rx_bufãr_Ëngth
 = 0;

236 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

237 
m_cb
.
tx_bufãr_Ëngth
 = 0;

238 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_INITIALIZED
;

239 
m_cb
.
rx_’abËd
 = 
çl£
;

240  
NRF_SUCCESS
;

241 
	}
}

243 
	$Äf_drv_u¬t_unš™
()

245 
	`u¬t_di§bË
();

247 ià(
m_cb
.
hªdËr
)

249 
	`š‹¼u±s_di§bË
();

252 
	`pšs_to_deçuÉ
();

254 
m_cb
.
¡©e
 = 
NRF_DRV_STATE_UNINITIALIZED
;

255 
m_cb
.
hªdËr
 = 
NULL
;

256 
	}
}

258 #ià
defšed
(
UART_IN_USE
)

259 
__STATIC_INLINE
 
	$tx_by‹
()

261 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
);

262 
ušt8_t
 
txd
 = 
m_cb
.
p_tx_bufãr
[m_cb.
tx_couÁ”
];

263 
m_cb
.
tx_couÁ”
++;

264 
	`Äf_u¬t_txd_£t
(
NRF_UART0
, 
txd
);

265 
	}
}

267 
__STATIC_INLINE
 
»t_code_t
 
	$Äf_drv_u¬t_tx_fÜ_u¬t
()

269 
»t_code_t
 
”r_code
 = 
NRF_SUCCESS
;

271 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
);

272 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STARTTX
);

274 
	`tx_by‹
();

276 ià(
m_cb
.
hªdËr
 =ğ
NULL
)

278 
m_cb
.
tx_couÁ”
 < (
ušt16_t
èm_cb.
tx_bufãr_Ëngth
)

280 !
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
) &&

281 
m_cb
.
tx_couÁ”
 !ğ
TX_COUNTER_ABORT_REQ_VALUE
)

284 ià(
m_cb
.
tx_couÁ”
 !ğ
TX_COUNTER_ABORT_REQ_VALUE
)

286 
	`tx_by‹
();

290 ià(
m_cb
.
tx_couÁ”
 =ğ
TX_COUNTER_ABORT_REQ_VALUE
)

292 
”r_code
 = 
NRF_ERROR_FORBIDDEN
;

296 !
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
))

299 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPTX
);

301 
m_cb
.
tx_bufãr_Ëngth
 = 0;

304  
”r_code
;

305 
	}
}

308 #ià
defšed
(
UARTE_IN_USE
)

309 
__STATIC_INLINE
 
»t_code_t
 
	$Äf_drv_u¬t_tx_fÜ_u¬‹
()

311 
»t_code_t
 
”r_code
 = 
NRF_SUCCESS
;

313 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDTX
);

314 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_TXSTOPPED
);

315 
	`Äf_u¬‹_tx_bufãr_£t
(
NRF_UARTE0
, 
m_cb
.
p_tx_bufãr
, m_cb.
tx_bufãr_Ëngth
);

316 
	`Äf_u¬‹_sk_Œigg”
(
NRF_UARTE0
, 
NRF_UARTE_TASK_STARTTX
);

318 ià(
m_cb
.
hªdËr
 =ğ
NULL
)

320 
boŞ
 
’dtx
;

321 
boŞ
 
tx¡İ³d
;

324 
’dtx
 = 
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDTX
);

325 
tx¡İ³d
 = 
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_TXSTOPPED
);

327 (!
’dtx
è&& (!
tx¡İ³d
));

329 ià(
tx¡İ³d
)

331 
”r_code
 = 
NRF_ERROR_FORBIDDEN
;

333 
m_cb
.
tx_bufãr_Ëngth
 = 0;

336  
”r_code
;

337 
	}
}

340 
»t_code_t
 
	$Äf_drv_u¬t_tx
(
ušt8_t
 cÚ¡ * cÚ¡ 
p_d©a
, ušt8_ˆ
Ëngth
)

342 
	`ASSERT
(
m_cb
.
¡©e
 =ğ
NRF_DRV_STATE_INITIALIZED
);

343 
	`ASSERT
(
Ëngth
>0);

344 
	`ASSERT
(
p_d©a
);

346 
CODE_FOR_UARTE


350 ià(!
	`IS_EASY_DMA_RAM_ADDRESS
(
p_d©a
))

352  
NRF_ERROR_INVALID_ADDR
;

356 ià(
	`Äf_drv_u¬t_tx_š_´og»ss
())

358  
NRF_ERROR_BUSY
;

360 
m_cb
.
tx_bufãr_Ëngth
 = 
Ëngth
;

361 
m_cb
.
p_tx_bufãr
 = 
p_d©a
;

362 
m_cb
.
tx_couÁ”
 = 0;

364 
CODE_FOR_UARTE


366  
	`Äf_drv_u¬t_tx_fÜ_u¬‹
();

368 
CODE_FOR_UART


370  
	`Äf_drv_u¬t_tx_fÜ_u¬t
();

372 
	}
}

374 
boŞ
 
	$Äf_drv_u¬t_tx_š_´og»ss
()

376  (
m_cb
.
tx_bufãr_Ëngth
 != 0);

377 
	}
}

379 #ià
defšed
(
UART_IN_USE
)

380 
__STATIC_INLINE
 
	$rx_’abË
()

382 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_ERROR
);

383 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXDRDY
);

384 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STARTRX
);

385 
	}
}

387 
__STATIC_INLINE
 
	$rx_by‹
()

389 ià(!
m_cb
.
rx_bufãr_Ëngth
)

391 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXDRDY
);

393 (è
	`Äf_u¬t_rxd_g‘
(
NRF_UART0
);

396 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXDRDY
);

397 
m_cb
.
p_rx_bufãr
[m_cb.
rx_couÁ”
] = 
	`Äf_u¬t_rxd_g‘
(
NRF_UART0
);

398 
m_cb
.
rx_couÁ”
++;

399 
	}
}

401 
__STATIC_INLINE
 
»t_code_t
 
	$Äf_drv_u¬t_rx_fÜ_u¬t
(
ušt8_t
 * 
p_d©a
, ušt8_ˆ
Ëngth
, 
boŞ
 
£cÚd_bufãr
)

403 ià((!
m_cb
.
rx_’abËd
è&& (!
£cÚd_bufãr
))

405 
	`rx_’abË
();

407 ià(
m_cb
.
hªdËr
 =ğ
NULL
)

409 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXTO
);

411 
boŞ
 
rxrdy
;

412 
boŞ
 
rxto
;

413 
boŞ
 
”rÜ
;

418 
”rÜ
 = 
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_ERROR
);

419 
rxrdy
 = 
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_RXDRDY
);

420 
rxto
 = 
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_RXTO
);

421 } (!
rxrdy
è&& (!
rxto
è&& (!
”rÜ
));

423 ià(
”rÜ
 || 
rxto
)

427 
	`rx_by‹
();

428 } 
m_cb
.
rx_bufãr_Ëngth
 > m_cb.
rx_couÁ”
);

430 
m_cb
.
rx_bufãr_Ëngth
 = 0;

431 ià(
”rÜ
)

433  
NRF_ERROR_INTERNAL
;

436 ià(
rxto
)

438  
NRF_ERROR_FORBIDDEN
;

441 ià(
m_cb
.
rx_’abËd
)

443 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STARTRX
);

448 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPRX
);

453 
	`Äf_u¬t_št_’abË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

455  
NRF_SUCCESS
;

456 
	}
}

459 #ià
defšed
(
UARTE_IN_USE
)

460 
__STATIC_INLINE
 
»t_code_t
 
	$Äf_drv_u¬t_rx_fÜ_u¬‹
(
ušt8_t
 * 
p_d©a
, ušt8_ˆ
Ëngth
, 
boŞ
 
£cÚd_bufãr
)

462 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDRX
);

463 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_RXTO
);

464 
	`Äf_u¬‹_rx_bufãr_£t
(
NRF_UARTE0
, 
p_d©a
, 
Ëngth
);

465 ià(!
£cÚd_bufãr
)

467 
	`Äf_u¬‹_sk_Œigg”
(
NRF_UARTE0
, 
NRF_UARTE_TASK_STARTRX
);

471 
	`Äf_u¬‹_shÜts_’abË
(
NRF_UARTE0
, 
NRF_UARTE_SHORT_ENDRX_STARTRX
);

474 ià(
m_cb
.
hªdËr
 =ğ
NULL
)

476 
boŞ
 
’drx
;

477 
boŞ
 
rxto
;

478 
boŞ
 
”rÜ
;

480 
’drx
 = 
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDRX
);

481 
rxto
 = 
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_RXTO
);

482 
”rÜ
 = 
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ERROR
);

483 }(!
’drx
è&& (!
rxto
è&& (!
”rÜ
));

485 
m_cb
.
rx_bufãr_Ëngth
 = 0;

487 ià(
”rÜ
)

489  
NRF_ERROR_INTERNAL
;

492 ià(
rxto
)

494  
NRF_ERROR_FORBIDDEN
;

499 
	`Äf_u¬‹_št_’abË
(
NRF_UARTE0
, 
NRF_UARTE_INT_ERROR_MASK
 | 
NRF_UARTE_INT_ENDRX_MASK
);

501  
NRF_SUCCESS
;

502 
	}
}

505 
»t_code_t
 
	$Äf_drv_u¬t_rx
(
ušt8_t
 * 
p_d©a
, ušt8_ˆ
Ëngth
)

507 
	`ASSERT
(
m_cb
.
¡©e
 =ğ
NRF_DRV_STATE_INITIALIZED
);

508 
	`ASSERT
(
Ëngth
>0);

510 
CODE_FOR_UARTE


514 ià(!
	`IS_EASY_DMA_RAM_ADDRESS
(
p_d©a
))

516  
NRF_ERROR_INVALID_ADDR
;

520 
boŞ
 
£cÚd_bufãr
 = 
çl£
;

522 ià(
m_cb
.
hªdËr
)

524 
CODE_FOR_UARTE


526 
	`Äf_u¬‹_št_di§bË
(
NRF_UARTE0
, 
NRF_UARTE_INT_ERROR_MASK
 | 
NRF_UARTE_INT_ENDRX_MASK
);

528 
CODE_FOR_UART


530 
	`Äf_u¬t_št_di§bË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

533 ià(
m_cb
.
rx_bufãr_Ëngth
 != 0)

535 ià(
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 != 0)

537 ià(
m_cb
.
hªdËr
)

539 
CODE_FOR_UARTE


541 
	`Äf_u¬‹_št_’abË
(
NRF_UARTE0
, 
NRF_UARTE_INT_ERROR_MASK
 | 
NRF_UARTE_INT_ENDRX_MASK
);

543 
CODE_FOR_UART


545 
	`Äf_u¬t_št_’abË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

548  
NRF_ERROR_BUSY
;

550 
£cÚd_bufãr
 = 
Œue
;

553 ià(!
£cÚd_bufãr
)

555 
m_cb
.
rx_bufãr_Ëngth
 = 
Ëngth
;

556 
m_cb
.
p_rx_bufãr
 = 
p_d©a
;

557 
m_cb
.
rx_couÁ”
 = 0;

558 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

562 
m_cb
.
p_rx_£cÚd¬y_bufãr
 = 
p_d©a
;

563 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 
Ëngth
;

566 
CODE_FOR_UARTE


568  
	`Äf_drv_u¬t_rx_fÜ_u¬‹
(
p_d©a
, 
Ëngth
, 
£cÚd_bufãr
);

570 
CODE_FOR_UART


572  
	`Äf_drv_u¬t_rx_fÜ_u¬t
(
p_d©a
, 
Ëngth
, 
£cÚd_bufãr
);

574 
	}
}

576 
	$Äf_drv_u¬t_rx_’abË
()

579 
CODE_FOR_UARTE


581 
	`ASSERT
(
çl£
);

583 
CODE_FOR_UART


585 ià(!
m_cb
.
rx_’abËd
)

587 
	`rx_’abË
();

588 
m_cb
.
rx_’abËd
 = 
Œue
;

591 
	}
}

593 
	$Äf_drv_u¬t_rx_di§bË
()

596 
CODE_FOR_UARTE


598 
	`ASSERT
(
çl£
);

600 
CODE_FOR_UART


602 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPRX
);

603 
m_cb
.
rx_’abËd
 = 
çl£
;

605 
	}
}

607 
ušt32_t
 
	$Äf_drv_u¬t_”rÜ¤c_g‘
()

609 
ušt32_t
 
”r¤c
;

610 
CODE_FOR_UARTE


612 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ERROR
);

613 
”r¤c
 = 
	`Äf_u¬‹_”rÜ¤c_g‘_ªd_ş—r
(
NRF_UARTE0
);

615 
CODE_FOR_UART


617 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_ERROR
);

618 
”r¤c
 = 
	`Äf_u¬t_”rÜ¤c_g‘_ªd_ş—r
(
NRF_UART0
);

620  
”r¤c
;

621 
	}
}

623 
__STATIC_INLINE
 
	$rx_dÚe_ev’t
(
ušt8_t
 
by‹s
, ušt8_ˆ* 
p_d©a
)

625 
Äf_drv_u¬t_ev’t_t
 
ev’t
;

627 
ev’t
.
ty³
 = 
NRF_DRV_UART_EVT_RX_DONE
;

628 
ev’t
.
d©a
.
rxtx
.
by‹s
 = bytes;

629 
ev’t
.
d©a
.
rxtx
.
p_d©a
 =…_data;

631 
m_cb
.
	`hªdËr
(&
ev’t
,m_cb.
p_cÚ‹xt
);

632 
	}
}

634 
__STATIC_INLINE
 
	$tx_dÚe_ev’t
(
ušt8_t
 
by‹s
)

636 
Äf_drv_u¬t_ev’t_t
 
ev’t
;

638 
ev’t
.
ty³
 = 
NRF_DRV_UART_EVT_TX_DONE
;

639 
ev’t
.
d©a
.
rxtx
.
by‹s
 = bytes;

640 
ev’t
.
d©a
.
rxtx
.
p_d©a
 = (
ušt8_t
 *)
m_cb
.
p_tx_bufãr
;

642 
m_cb
.
tx_bufãr_Ëngth
 = 0;

644 
m_cb
.
	`hªdËr
(&
ev’t
,m_cb.
p_cÚ‹xt
);

645 
	}
}

647 
	$Äf_drv_u¬t_tx_abÜt
()

649 
CODE_FOR_UARTE


651 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_TXSTOPPED
);

652 
	`Äf_u¬‹_sk_Œigg”
(
NRF_UARTE0
, 
NRF_UARTE_TASK_STOPTX
);

653 ià(
m_cb
.
hªdËr
 =ğ
NULL
)

655 !
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_TXSTOPPED
));

658 
CODE_FOR_UART


660 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPTX
);

661 ià(
m_cb
.
hªdËr
)

663 
	`tx_dÚe_ev’t
(
m_cb
.
tx_couÁ”
);

667 
m_cb
.
tx_couÁ”
 = 
TX_COUNTER_ABORT_REQ_VALUE
;

670 
	}
}

672 
	$Äf_drv_u¬t_rx_abÜt
()

674 
CODE_FOR_UARTE


676 
	`Äf_u¬‹_sk_Œigg”
(
NRF_UARTE0
, 
NRF_UARTE_TASK_STOPRX
);

678 
CODE_FOR_UART


680 
	`Äf_u¬t_št_di§bË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

681 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPRX
);

683 
	}
}

686 #ià
defšed
(
UART_IN_USE
)

687 
__STATIC_INLINE
 
	$u¬t_œq_hªdËr
()

689 ià(
	`Äf_u¬t_št_’abË_check
(
NRF_UART0
, 
NRF_UART_INT_MASK_ERROR
) &&

690 
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_ERROR
))

692 
Äf_drv_u¬t_ev’t_t
 
ev’t
;

693 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_ERROR
);

694 
	`Äf_u¬t_št_di§bË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

695 ià(!
m_cb
.
rx_’abËd
)

697 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPRX
);

699 
ev’t
.
ty³
 = 
NRF_DRV_UART_EVT_ERROR
;

700 
ev’t
.
d©a
.
”rÜ
.
”rÜ_mask
 = 
	`Äf_u¬t_”rÜ¤c_g‘_ªd_ş—r
(
NRF_UART0
);

701 
ev’t
.
d©a
.
”rÜ
.
rxtx
.
by‹s
 = 
m_cb
.
rx_bufãr_Ëngth
;

702 
ev’t
.
d©a
.
”rÜ
.
rxtx
.
p_d©a
 = 
m_cb
.
p_rx_bufãr
;

705 
m_cb
.
rx_bufãr_Ëngth
 = 0;

706 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

708 
m_cb
.
	`hªdËr
(&
ev’t
,m_cb.
p_cÚ‹xt
);

710 ià(
	`Äf_u¬t_št_’abË_check
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
) &&

711 
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_RXDRDY
))

713 
	`rx_by‹
();

714 ià(
m_cb
.
rx_bufãr_Ëngth
 =ğm_cb.
rx_couÁ”
)

716 ià(
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
)

718 
ušt8_t
 * 
p_d©a
 = 
m_cb
.
p_rx_bufãr
;

719 
ušt8_t
 
rx_couÁ”
 = 
m_cb
.rx_counter;

722 
m_cb
.
rx_bufãr_Ëngth
 = m_cb.
rx_£cÚd¬y_bufãr_Ëngth
;

723 
m_cb
.
p_rx_bufãr
 = m_cb.
p_rx_£cÚd¬y_bufãr
;

724 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

725 
m_cb
.
rx_couÁ”
 = 0;

726 
	`rx_dÚe_ev’t
(
rx_couÁ”
, 
p_d©a
);

730 ià(!
m_cb
.
rx_’abËd
)

732 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STOPRX
);

734 
	`Äf_u¬t_št_di§bË
(
NRF_UART0
, 
NRF_UART_INT_MASK_RXDRDY
 | 
NRF_UART_INT_MASK_ERROR
);

735 
m_cb
.
rx_bufãr_Ëngth
 = 0;

736 
	`rx_dÚe_ev’t
(
m_cb
.
rx_couÁ”
, m_cb.
p_rx_bufãr
);

741 ià(
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
))

743 ià(
m_cb
.
tx_couÁ”
 < (
ušt16_t
èm_cb.
tx_bufãr_Ëngth
)

745 
	`tx_by‹
();

749 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_TXDRDY
);

750 ià(
m_cb
.
tx_bufãr_Ëngth
)

752 
	`tx_dÚe_ev’t
(
m_cb
.
tx_bufãr_Ëngth
);

757 ià(
	`Äf_u¬t_ev’t_check
(
NRF_UART0
, 
NRF_UART_EVENT_RXTO
))

759 
	`Äf_u¬t_ev’t_ş—r
(
NRF_UART0
, 
NRF_UART_EVENT_RXTO
);

762 ià(
m_cb
.
rx_’abËd
)

764 
	`Äf_u¬t_sk_Œigg”
(
NRF_UART0
, 
NRF_UART_TASK_STARTRX
);

766 ià(
m_cb
.
rx_bufãr_Ëngth
)

768 
m_cb
.
rx_bufãr_Ëngth
 = 0;

769 
	`rx_dÚe_ev’t
(
m_cb
.
rx_couÁ”
, m_cb.
p_rx_bufãr
);

772 
	}
}

775 #ià
defšed
(
UARTE_IN_USE
)

776 
__STATIC_INLINE
 
	$u¬‹_œq_hªdËr
()

778 ià(
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ERROR
))

780 
Äf_drv_u¬t_ev’t_t
 
ev’t
;

782 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ERROR
);

784 
ev’t
.
ty³
 = 
NRF_DRV_UART_EVT_ERROR
;

785 
ev’t
.
d©a
.
”rÜ
.
”rÜ_mask
 = 
	`Äf_u¬‹_”rÜ¤c_g‘_ªd_ş—r
(
NRF_UARTE0
);

786 
ev’t
.
d©a
.
”rÜ
.
rxtx
.
by‹s
 = 
	`Äf_u¬‹_rx_amouÁ_g‘
(
NRF_UARTE0
);

787 
ev’t
.
d©a
.
”rÜ
.
rxtx
.
p_d©a
 = 
m_cb
.
p_rx_bufãr
;

790 
m_cb
.
rx_bufãr_Ëngth
 = 0;

791 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

793 
m_cb
.
	`hªdËr
(&
ev’t
,m_cb.
p_cÚ‹xt
);

795 ià(
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDRX
))

797 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDRX
);

798 
ušt8_t
 
amouÁ
 = 
	`Äf_u¬‹_rx_amouÁ_g‘
(
NRF_UARTE0
);

801 ià(
amouÁ
 =ğ
m_cb
.
rx_bufãr_Ëngth
)

803 ià(
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
)

805 
ušt8_t
 * 
p_d©a
 = 
m_cb
.
p_rx_bufãr
;

806 
	`Äf_u¬‹_shÜts_di§bË
(
NRF_UARTE0
, 
NRF_UARTE_SHORT_ENDRX_STARTRX
);

807 
m_cb
.
rx_bufãr_Ëngth
 = m_cb.
rx_£cÚd¬y_bufãr_Ëngth
;

808 
m_cb
.
p_rx_bufãr
 = m_cb.
p_rx_£cÚd¬y_bufãr
;

809 
m_cb
.
rx_£cÚd¬y_bufãr_Ëngth
 = 0;

810 
	`rx_dÚe_ev’t
(
amouÁ
, 
p_d©a
);

814 
m_cb
.
rx_bufãr_Ëngth
 = 0;

815 
	`rx_dÚe_ev’t
(
amouÁ
, 
m_cb
.
p_rx_bufãr
);

820 ià(
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_RXTO
))

822 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_RXTO
);

823 ià(
m_cb
.
rx_bufãr_Ëngth
)

825 
m_cb
.
rx_bufãr_Ëngth
 = 0;

826 
	`rx_dÚe_ev’t
(
	`Äf_u¬‹_rx_amouÁ_g‘
(
NRF_UARTE0
), 
m_cb
.
p_rx_bufãr
);

830 ià(
	`Äf_u¬‹_ev’t_check
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDTX
))

832 
	`Äf_u¬‹_ev’t_ş—r
(
NRF_UARTE0
, 
NRF_UARTE_EVENT_ENDTX
);

833 ià(
m_cb
.
tx_bufãr_Ëngth
)

835 
	`tx_dÚe_ev’t
(
	`Äf_u¬‹_tx_amouÁ_g‘
(
NRF_UARTE0
));

838 
	}
}

841 
	$UART0_IRQHªdËr
()

843 
CODE_FOR_UARTE


845 
	`u¬‹_œq_hªdËr
();

847 
CODE_FOR_UART


849 
	`u¬t_œq_hªdËr
();

851 
	}
}

	@E:\EmWorkspace\RingP\components\drivers_nrf\uart\nrf_drv_uart.h

26 #iâdeà
NRF_DRV_UART_H


27 
	#NRF_DRV_UART_H


	)

29 
	~"Äf_u¬t.h
"

30 #ifdeà
NRF52


31 
	~"Äf_u¬‹.h
"

34 
	~"sdk_”rÜs.h
"

35 
	~"Äf_drv_cÚfig.h
"

42 
	mNRF_DRV_UART_EVT_TX_DONE
,

43 
	mNRF_DRV_UART_EVT_RX_DONE
,

44 
	mNRF_DRV_UART_EVT_ERROR
,

45 } 
	tÄf_drv_u¬t_evt_ty³_t
;

50 
ušt32_t
 
	mp£Éxd
;

51 
ušt32_t
 
	mp£Ìxd
;

52 
ušt32_t
 
	mp£lùs
;

53 
ušt32_t
 
	mp£Ìts
;

54 * 
	mp_cÚ‹xt
;

55 
Äf_u¬t_hwfc_t
 
	mhwfc
;

56 
Äf_u¬t_·r™y_t
 
	m·r™y
;

57 
Äf_u¬t_baud¿‹_t
 
	mbaud¿‹
;

58 
ušt8_t
 
	mš‹¼u±_´iÜ™y
;

59 #ifdeà
NRF52


60 
boŞ
 
	mu£_—sy_dma
;

62 } 
	tÄf_drv_u¬t_cÚfig_t
;

65 #ifdeà
NRF52


66 #ià!
UART_LEGACY_SUPPORT


67 
	#DEFAULT_CONFIG_USE_EASY_DMA
 
Œue


	)

68 #–ià!
UART_EASY_DMA_SUPPORT


69 
	#DEFAULT_CONFIG_USE_EASY_DMA
 
çl£


	)

71 
	#DEFAULT_CONFIG_USE_EASY_DMA
 
UART0_CONFIG_USE_EASY_DMA


	)

73 
	#NRF_DRV_UART_DEFAULT_CONFIG
 \

75 .
p£Éxd
 = 
UART0_CONFIG_PSEL_TXD
, \

76 .
p£Ìxd
 = 
UART0_CONFIG_PSEL_RXD
, \

77 .
p£lùs
 = 
UART0_CONFIG_PSEL_CTS
, \

78 .
p£Ìts
 = 
UART0_CONFIG_PSEL_RTS
, \

79 .
p_cÚ‹xt
 = 
NULL
, \

80 .
hwfc
 = 
UART0_CONFIG_HWFC
, \

81 .
·r™y
 = 
UART0_CONFIG_PARITY
, \

82 .
baud¿‹
 = 
UART0_CONFIG_BAUDRATE
, \

83 .
š‹¼u±_´iÜ™y
 = 
UART0_CONFIG_IRQ_PRIORITY
, \

84 .
u£_—sy_dma
 = 
DEFAULT_CONFIG_USE_EASY_DMA
 \

85 }

	)

87 
	#NRF_DRV_UART_DEFAULT_CONFIG
 \

89 .
p£Éxd
 = 
UART0_CONFIG_PSEL_TXD
, \

90 .
p£Ìxd
 = 
UART0_CONFIG_PSEL_RXD
, \

91 .
p£lùs
 = 
UART0_CONFIG_PSEL_CTS
, \

92 .
p£Ìts
 = 
UART0_CONFIG_PSEL_RTS
, \

93 .
p_cÚ‹xt
 = 
NULL
, \

94 .
hwfc
 = 
UART0_CONFIG_HWFC
, \

95 .
·r™y
 = 
UART0_CONFIG_PARITY
, \

96 .
baud¿‹
 = 
UART0_CONFIG_BAUDRATE
, \

97 .
š‹¼u±_´iÜ™y
 = 
UART0_CONFIG_IRQ_PRIORITY
 \

98 }

	)

104 
ušt8_t
 * 
	mp_d©a
;

105 
ušt8_t
 
	mby‹s
;

106 } 
	tÄf_drv_u¬t_xãr_evt_t
;

111 
Äf_drv_u¬t_xãr_evt_t
 
	mrxtx
;

112 
ušt32_t
 
	m”rÜ_mask
;

113 } 
	tÄf_drv_u¬t_”rÜ_evt_t
;

118 
Äf_drv_u¬t_evt_ty³_t
 
	mty³
;

121 
Äf_drv_u¬t_xãr_evt_t
 
	mrxtx
;

122 
Äf_drv_u¬t_”rÜ_evt_t
 
	m”rÜ
;

123 } 
	md©a
;

124 } 
	tÄf_drv_u¬t_ev’t_t
;

133 (*
	tÄf_u¬t_ev’t_hªdËr_t
)(
	tÄf_drv_u¬t_ev’t_t
 * 
	tp_ev’t
, * 
	tp_cÚ‹xt
);

147 
»t_code_t
 
	`Äf_drv_u¬t_š™
(
Äf_drv_u¬t_cÚfig_t
 cÚ¡ * 
p_cÚfig
,

148 
Äf_u¬t_ev’t_hªdËr_t
 
ev’t_hªdËr
);

153 
	`Äf_drv_u¬t_unš™
();

162 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_u¬t_sk_add»ss_g‘
(
Äf_u¬t_sk_t
 
sk
);

171 
__STATIC_INLINE
 
ušt32_t
 
	`Äf_drv_u¬t_ev’t_add»ss_g‘
(
Äf_u¬t_ev’t_t
 
ev’t
);

195 
»t_code_t
 
	`Äf_drv_u¬t_tx
(
ušt8_t
 cÚ¡ * cÚ¡ 
p_d©a
, ušt8_ˆ
Ëngth
);

203 
boŞ
 
	`Äf_drv_u¬t_tx_š_´og»ss
();

212 
	`Äf_drv_u¬t_tx_abÜt
();

242 
»t_code_t
 
	`Äf_drv_u¬t_rx
(
ušt8_t
 * 
p_d©a
, ušt8_ˆ
Ëngth
);

252 
	`Äf_drv_u¬t_rx_’abË
();

261 
	`Äf_drv_u¬t_rx_di§bË
();

270 
	`Äf_drv_u¬t_rx_abÜt
();

279 
ušt32_t
 
	`Äf_drv_u¬t_”rÜ¤c_g‘
();

281 #iâdeà
SUPPRESS_INLINE_IMPLEMENTATION


282 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_u¬t_sk_add»ss_g‘
(
Äf_u¬t_sk_t
 
sk
)

284  
	`Äf_u¬t_sk_add»ss_g‘
(
NRF_UART0
, 
sk
);

285 
	}
}

287 
__STATIC_INLINE
 
ušt32_t
 
	$Äf_drv_u¬t_ev’t_add»ss_g‘
(
Äf_u¬t_ev’t_t
 
ev’t
)

289  
	`Äf_u¬t_ev’t_add»ss_g‘
(
NRF_UART0
, 
ev’t
);

290 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\button\app_button.c

13 
	~"­p_bu‰Ú.h
"

14 
	~"­p_tim”.h
"

15 
	~"­p_”rÜ.h
"

16 
	~"Äf_drv_gpiÙe.h
"

17 
	~"Äf_as£¹.h
"

18 
	~"sdk_commÚ.h
"

20 
­p_bu‰Ú_cfg_t
 * 
	gmp_bu‰Ús
 = 
NULL
;

21 
ušt8_t
 
	gm_bu‰Ú_couÁ
;

22 
ušt32_t
 
	gm_d‘eùiÚ_d–ay
;

23 
APP_TIMER_DEF
(
m_d‘eùiÚ_d–ay_tim”_id
);

26 
ušt32_t
 
	gm_pš_¡©e
;

27 
ušt32_t
 
	gm_pš_Œªs™iÚ
;

41 
	$d‘eùiÚ_d–ay_timeout_hªdËr
(* 
p_cÚ‹xt
)

43 
ušt8_t
 
i
;

46 
i
 = 0; i < 
m_bu‰Ú_couÁ
; i++)

48 
­p_bu‰Ú_cfg_t
 * 
p_bŠ
 = &
mp_bu‰Ús
[
i
];

49 
ušt32_t
 
bŠ_mask
 = 1 << 
p_bŠ
->
pš_no
;

50 ià(
bŠ_mask
 & 
m_pš_Œªs™iÚ
)

52 
m_pš_Œªs™iÚ
 &ğ~
bŠ_mask
;

53 
boŞ
 
pš_is_£t
 = 
	`Äf_drv_gpiÙe_š_is_£t
(
p_bŠ
->
pš_no
);

54 ià((
m_pš_¡©e
 & (1 << 
p_bŠ
->
pš_no
)è=ğ(
pš_is_£t
 <<…_btn->pin_no))

56 
ušt32_t
 
Œªs™iÚ
 = !(
pš_is_£t
 ^ (
p_bŠ
->
aùive_¡©e
 =ğ
APP_BUTTON_ACTIVE_HIGH
));

58 ià(
p_bŠ
->
bu‰Ú_hªdËr
)

60 
p_bŠ
->
	`bu‰Ú_hªdËr
Õ_bŠ->
pš_no
, 
Œªs™iÚ
);

65 
	}
}

67 
	$gpiÙe_ev’t_hªdËr
(
Äf_drv_gpiÙe_pš_t
 
pš
, 
Äf_gpiÙe_pŞ¬™y_t
 
aùiÚ
)

69 
ušt32_t
 
”r_code
;

70 
ušt32_t
 
pš_mask
 = 1 << 
pš
;

76 
”r_code
 = 
	`­p_tim”_¡İ
(
m_d‘eùiÚ_d–ay_tim”_id
);

77 ià(
”r_code
 !ğ
NRF_SUCCESS
)

84 ià(!(
m_pš_Œªs™iÚ
 & 
pš_mask
))

86 ià(
	`Äf_drv_gpiÙe_š_is_£t
(
pš
))

88 
m_pš_¡©e
 |ğ
pš_mask
;

92 
m_pš_¡©e
 &ğ~(
pš_mask
);

94 
m_pš_Œªs™iÚ
 |ğ(
pš_mask
);

96 
”r_code
 = 
	`­p_tim”_¡¬t
(
m_d‘eùiÚ_d–ay_tim”_id
, 
m_d‘eùiÚ_d–ay
, 
NULL
);

97 ià(
”r_code
 !ğ
NRF_SUCCESS
)

105 
m_pš_Œªs™iÚ
 &ğ~
pš_mask
;

107 
	}
}

109 
ušt32_t
 
	$­p_bu‰Ú_š™
(
­p_bu‰Ú_cfg_t
 * 
p_bu‰Ús
,

110 
ušt8_t
 
bu‰Ú_couÁ
,

111 
ušt32_t
 
d‘eùiÚ_d–ay
)

113 
ušt32_t
 
”r_code
;

115 ià(
d‘eùiÚ_d–ay
 < 
APP_TIMER_MIN_TIMEOUT_TICKS
)

117  
NRF_ERROR_INVALID_PARAM
;

120 ià(!
	`Äf_drv_gpiÙe_is_š™
())

122 
”r_code
 = 
	`Äf_drv_gpiÙe_š™
();

123 
	`VERIFY_SUCCESS
(
”r_code
);

127 
mp_bu‰Ús
 = 
p_bu‰Ús
;

128 
m_bu‰Ú_couÁ
 = 
bu‰Ú_couÁ
;

129 
m_d‘eùiÚ_d–ay
 = 
d‘eùiÚ_d–ay
;

131 
m_pš_¡©e
 = 0;

132 
m_pš_Œªs™iÚ
 = 0;

134 
bu‰Ú_couÁ
--)

136 
­p_bu‰Ú_cfg_t
 * 
p_bŠ
 = &
p_bu‰Ús
[
bu‰Ú_couÁ
];

138 
Äf_drv_gpiÙe_š_cÚfig_t
 
cÚfig
 = 
	`GPIOTE_CONFIG_IN_SENSE_TOGGLE
(
çl£
);

139 
cÚfig
.
puÎ
 = 
p_bŠ
->
puÎ_cfg
;

141 
”r_code
 = 
	`Äf_drv_gpiÙe_š_š™
(
p_bŠ
->
pš_no
, &
cÚfig
, 
gpiÙe_ev’t_hªdËr
);

142 
	`VERIFY_SUCCESS
(
”r_code
);

146  
	`­p_tim”_ü—‹
(&
m_d‘eùiÚ_d–ay_tim”_id
,

147 
APP_TIMER_MODE_SINGLE_SHOT
,

148 
d‘eùiÚ_d–ay_timeout_hªdËr
);

149 
	}
}

151 
ušt32_t
 
	$­p_bu‰Ú_’abË
()

153 
	`ASSERT
(
mp_bu‰Ús
);

155 
ušt32_t
 
i
;

156 
i
 = 0; i < 
m_bu‰Ú_couÁ
; i++)

158 
	`Äf_drv_gpiÙe_š_ev’t_’abË
(
mp_bu‰Ús
[
i
].
pš_no
, 
Œue
);

161  
NRF_SUCCESS
;

162 
	}
}

165 
ušt32_t
 
	$­p_bu‰Ú_di§bË
()

167 
	`ASSERT
(
mp_bu‰Ús
);

169 
ušt32_t
 
i
;

170 
i
 = 0; i < 
m_bu‰Ú_couÁ
; i++)

172 
	`Äf_drv_gpiÙe_š_ev’t_di§bË
(
mp_bu‰Ús
[
i
].
pš_no
);

176  
	`­p_tim”_¡İ
(
m_d‘eùiÚ_d–ay_tim”_id
);

177 
	}
}

180 
ušt32_t
 
	$­p_bu‰Ú_is_pushed
(
ušt8_t
 
bu‰Ú_id
, 
boŞ
 * 
p_is_pushed
)

182 
	`ASSERT
(
bu‰Ú_id
 <ğ
m_bu‰Ú_couÁ
);

183 
	`ASSERT
(
mp_bu‰Ús
 !ğ
NULL
);

185 
­p_bu‰Ú_cfg_t
 * 
p_bŠ
 = &
mp_bu‰Ús
[
bu‰Ú_id
];

186 
boŞ
 
is_£t
 = 
	`Äf_drv_gpiÙe_š_is_£t
(
p_bŠ
->
pš_no
);

188 *
p_is_pushed
 = !(
is_£t
^(
p_bŠ
->
aùive_¡©e
 =ğ
APP_BUTTON_ACTIVE_HIGH
));

190  
NRF_SUCCESS
;

191 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\button\app_button.h

36 #iâdeà
APP_BUTTON_H__


37 
	#APP_BUTTON_H__


	)

39 
	~<¡dšt.h
>

40 
	~<¡dboŞ.h
>

41 
	~"Äf.h
"

42 
	~"­p_”rÜ.h
"

43 
	~"Äf_gpio.h
"

45 
	#APP_BUTTON_PUSH
 1

	)

46 
	#APP_BUTTON_RELEASE
 0

	)

47 
	#APP_BUTTON_ACTIVE_HIGH
 1

	)

48 
	#APP_BUTTON_ACTIVE_LOW
 0

	)

51 (*
	t­p_bu‰Ú_hªdËr_t
)(
	tušt8_t
 
	tpš_no
, ušt8_ˆ
	tbu‰Ú_aùiÚ
);

56 
ušt8_t
 
pš_no
;

57 
ušt8_t
 
aùive_¡©e
;

58 
Äf_gpio_pš_puÎ_t
 
puÎ_cfg
;

59 
­p_bu‰Ú_hªdËr_t
 
bu‰Ú_hªdËr
;

60 } 
	t­p_bu‰Ú_cfg_t
;

65 
ušt32_t
 
high_to_low
;

66 
ušt32_t
 
low_to_high
;

67 } 
	tpš_Œªs™iÚ_t
;

84 
ušt32_t
 
	`­p_bu‰Ú_š™
(
­p_bu‰Ú_cfg_t
 * 
p_bu‰Ús
,

85 
ušt8_t
 
bu‰Ú_couÁ
,

86 
ušt32_t
 
d‘eùiÚ_d–ay
);

92 
ušt32_t
 
	`­p_bu‰Ú_’abË
();

98 
ušt32_t
 
	`­p_bu‰Ú_di§bË
();

108 
ušt32_t
 
	`­p_bu‰Ú_is_pushed
(
ušt8_t
 
bu‰Ú_id
, 
boŞ
 * 
p_is_pushed
);

	@E:\EmWorkspace\RingP\components\libraries\experimental_section_vars\section_vars.h

13 #iâdeà
SECTION_VARS_H__


14 
	#SECTION_VARS_H__


	)

25 #ià
defšed
(
__ICCARM__
)

27 #´agm¨
Ïnguage
=
ex‹nded


32 
	#NRF_PRAGMA
(
x
è
	`_P¿gma
(#x)

	)

39 #ià
defšed
(
__CC_ARM
)

42 
	#NRF_SECTION_VARS_REGISTER_SECTION
(
£ùiÚ_Çme
)

	)

44 #–ià
defšed
(
__GNUC__
)

47 
	#NRF_SECTION_VARS_REGISTER_SECTION
(
£ùiÚ_Çme
)

	)

49 #–ià
defšed
(
__ICCARM__
)

51 
	#NRF_SECTION_VARS_REGISTER_SECTION
(
£ùiÚ_Çme
è
	`NRF_PRAGMA
(
£ùiÚ
 = #£ùiÚ_Çme)

	)

64 #ià
defšed
(
__CC_ARM
)

66 
	#NRF_SECTION_VARS_START_SYMBOL
(
£ùiÚ_Çme
è£ùiÚ_Çm## 
$$Ba£


	)

68 #–ià
defšed
(
__GNUC__
)

70 
	#NRF_SECTION_VARS_START_SYMBOL
(
£ùiÚ_Çme
è
__¡¬t_
 ## 
	)
section_name

72 #–ià
defšed
(
__ICCARM__
)

74 
	#NRF_SECTION_VARS_START_SYMBOL
(
£ùiÚ_Çme
è
	`__£ùiÚ_begš
(#£ùiÚ_Çme)

	)

85 #ià
defšed
(
__CC_ARM
)

87 
	#NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è£ùiÚ_Çm## 
$$Lim™


	)

89 #–ià
defšed
(
__GNUC__
)

91 
	#NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è
__¡İ_
 ## 
	)
section_name

93 #–ià
defšed
(
__ICCARM__
)

95 
	#NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è
	`__£ùiÚ_’d
(#£ùiÚ_Çme)

	)

106 #ià
defšed
(
__CC_ARM
)

108 
	#NRF_SECTION_VARS_LENGTH
(
£ùiÚ_Çme
) \

109 ((
ušt32_t
)&
	`NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è- (ušt32_t)&
	`NRF_SECTION_VARS_START_SYMBOL
(£ùiÚ_Çme))

	)

111 #–ià
defšed
(
__GNUC__
)

113 
	#NRF_SECTION_VARS_LENGTH
(
£ùiÚ_Çme
) \

114 ((
ušt32_t
)&
	`NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è- (ušt32_t)&
	`NRF_SECTION_VARS_START_SYMBOL
(£ùiÚ_Çme))

	)

116 #–ià
defšed
(
__ICCARM__
)

118 
	#NRF_SECTION_VARS_LENGTH
(
£ùiÚ_Çme
) \

119 ((
ušt32_t
)
	`NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
è- (ušt32_t)
	`NRF_SECTION_VARS_START_SYMBOL
(£ùiÚ_Çme))

	)

128 #ià
defšed
(
__CC_ARM
)

130 
	#NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)&
	`NRF_SECTION_VARS_START_SYMBOL
(£ùiÚ_Çme)

	)

132 #–ià
defšed
(
__GNUC__
)

134 
	#NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)&
	`NRF_SECTION_VARS_START_SYMBOL
(£ùiÚ_Çme)

	)

136 #–ià
defšed
(
__ICCARM__
)

138 
	#NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)
Ÿr_
 ## seùiÚ_Çm## 
_¡¬t


	)

147 #ià
defšed
(
__CC_ARM
)

149 
	#NRF_SECTION_VARS_END_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)&
	`NRF_SECTION_VARS_END_SYMBOL
(£ùiÚ_Çme)

	)

151 #–ià
defšed
(
__GNUC__
)

153 
	#NRF_SECTION_VARS_END_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)&
	`NRF_SECTION_VARS_END_SYMBOL
(£ùiÚ_Çme)

	)

155 #–ià
defšed
(
__ICCARM__
)

157 
	#NRF_SECTION_VARS_END_ADDR
(
£ùiÚ_Çme
è(
ušt32_t
)
Ÿr_
 ## seùiÚ_Çm## 
_’d


	)

169 #ià
defšed
(
__CC_ARM
)

171 
	#NRF_SECTION_VARS_REGISTER_SYMBOLS
(
ty³_Çme
, 
£ùiÚ_Çme
) \

172 
ty³_Çme
 * 
	`NRF_SECTION_VARS_START_SYMBOL
(
£ùiÚ_Çme
); \

173 * 
	`NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
)

	)

175 #–ià
defšed
(
__GNUC__
)

177 
	#NRF_SECTION_VARS_REGISTER_SYMBOLS
(
ty³_Çme
, 
£ùiÚ_Çme
) \

178 
ty³_Çme
 * 
	`NRF_SECTION_VARS_START_SYMBOL
(
£ùiÚ_Çme
); \

179 * 
	`NRF_SECTION_VARS_END_SYMBOL
(
£ùiÚ_Çme
)

	)

181 #–ià
defšed
(
__ICCARM__
)

184 
	#NRF_SECTION_VARS_REGISTER_SYMBOLS
(
ty³_Çme
, 
£ùiÚ_Çme
) \

185 * 
Ÿr_
 ## 
£ùiÚ_Çme
 ## 
_¡¬t
 = 
	`__£ùiÚ_begš
(#section_name); \

186 * 
Ÿr_
 ## 
£ùiÚ_Çme
 ## 
_’d
 = 
	`__£ùiÚ_’d
(#£ùiÚ_Çme)

	)

205 #ià
defšed
(
__CC_ARM
)

207 
	#NRF_SECTION_VARS_ADD
(
£ùiÚ_Çme
, 
ty³_def
) \

208 
ty³_def
 
	`__©Œibu‹__
 ((
	`£ùiÚ
(#£ùiÚ_Çme))è__©Œibu‹__((
u£d
))

	)

210 #–ià
defšed
(
__GNUC__
)

212 
	#NRF_SECTION_VARS_ADD
(
£ùiÚ_Çme
, 
ty³_def
) \

213 
ty³_def
 
	`__©Œibu‹__
 ((
	`£ùiÚ
("."#£ùiÚ_Çme))è__©Œibu‹__((
u£d
))

	)

215 #–ià
defšed
(
__ICCARM__
)

217 
	#NRF_SECTION_VARS_ADD
(
£ùiÚ_Çme
, 
ty³_def
) \

218 
__roÙ
 
ty³_def
 @ #£ùiÚ_Çme

	)

235 #ià
defšed
(
__CC_ARM
)

237 
	#NRF_SECTION_VARS_GET
(
i
, 
ty³_Çme
, 
£ùiÚ_Çme
) \

238 (
ty³_Çme
*)(
	`NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è+ 
i
 * Ñy³_Çme))

	)

240 #–ià
defšed
(
__GNUC__
)

242 
	#NRF_SECTION_VARS_GET
(
i
, 
ty³_Çme
, 
£ùiÚ_Çme
) \

243 (
ty³_Çme
*)(
	`NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è+ 
i
 * Ñy³_Çme))

	)

245 #–ià
defšed
(
__ICCARM__
)

247 
	#NRF_SECTION_VARS_GET
(
i
, 
ty³_Çme
, 
£ùiÚ_Çme
) \

248 (
ty³_Çme
*)(
	`NRF_SECTION_VARS_START_ADDR
(
£ùiÚ_Çme
è+ 
i
 * Ñy³_Çme))

	)

258 
	#NRF_SECTION_VARS_COUNT
(
ty³_Çme
, 
£ùiÚ_Çme
) \

259 
	`NRF_SECTION_VARS_LENGTH
(
£ùiÚ_Çme
è/ (
ty³_Çme
)

	)

	@E:\EmWorkspace\RingP\components\libraries\fifo\app_fifo.c

13 
	~"­p_fifo.h
"

14 
	~"sdk_commÚ.h
"

15 
	~"nÜdic_commÚ.h
"

17 
__INLINE
 
ušt32_t
 
	$fifo_Ëngth
(
­p_fifo_t
 * 
p_fifo
)

19 
ušt32_t
 
tmp
 = 
p_fifo
->
»ad_pos
;

20  
p_fifo
->
wr™e_pos
 - 
tmp
;

21 
	}
}

24 
	#FIFO_LENGTH
 
	`fifo_Ëngth
(
p_fifo
è

	)

28 
__INLINE
 
	$fifo_put
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 
by‹
)

30 
p_fifo
->
p_buf
[p_fifo->
wr™e_pos
 &…_fifo->
buf_size_mask
] = 
by‹
;

31 
p_fifo
->
wr™e_pos
++;

32 
	}
}

36 
__INLINE
 
	$fifo_³ek
(
­p_fifo_t
 * 
p_fifo
, 
ušt16_t
 
šdex
, 
ušt8_t
 * 
p_by‹
)

38 *
p_by‹
 = 
p_fifo
->
p_buf
[Õ_fifo->
»ad_pos
 + 
šdex
è&…_fifo->
buf_size_mask
];

39 
	}
}

43 
__INLINE
 
	$fifo_g‘
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_by‹
)

45 
	`fifo_³ek
(
p_fifo
, 0, 
p_by‹
);

46 
p_fifo
->
»ad_pos
++;

47 
	}
}

50 
ušt32_t
 
	$­p_fifo_š™
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_buf
, 
ušt16_t
 
buf_size
)

53 ià(
p_buf
 =ğ
NULL
)

55  
NRF_ERROR_NULL
;

59 ià(!
	`IS_POWER_OF_TWO
(
buf_size
))

61  
NRF_ERROR_INVALID_LENGTH
;

64 
p_fifo
->
p_buf
 =…_buf;

65 
p_fifo
->
buf_size_mask
 = 
buf_size
 - 1;

66 
p_fifo
->
»ad_pos
 = 0;

67 
p_fifo
->
wr™e_pos
 = 0;

69  
NRF_SUCCESS
;

70 
	}
}

73 
ušt32_t
 
	$­p_fifo_put
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 
by‹
)

75 ià(
FIFO_LENGTH
 <ğ
p_fifo
->
buf_size_mask
)

77 
	`fifo_put
(
p_fifo
, 
by‹
);

78  
NRF_SUCCESS
;

81  
NRF_ERROR_NO_MEM
;

82 
	}
}

85 
ušt32_t
 
	$­p_fifo_g‘
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_by‹
)

87 ià(
FIFO_LENGTH
 != 0)

89 
	`fifo_g‘
(
p_fifo
, 
p_by‹
);

90  
NRF_SUCCESS
;

93  
NRF_ERROR_NOT_FOUND
;

95 
	}
}

98 
ušt32_t
 
	$­p_fifo_³ek
(
­p_fifo_t
 * 
p_fifo
, 
ušt16_t
 
šdex
, 
ušt8_t
 * 
p_by‹
)

100 ià(
FIFO_LENGTH
 > 
šdex
)

102 
	`fifo_³ek
(
p_fifo
, 
šdex
, 
p_by‹
);

103  
NRF_SUCCESS
;

106  
NRF_ERROR_NOT_FOUND
;

107 
	}
}

110 
ušt32_t
 
	$­p_fifo_æush
(
­p_fifo_t
 * 
p_fifo
)

112 
p_fifo
->
»ad_pos
 =…_fifo->
wr™e_pos
;

113  
NRF_SUCCESS
;

114 
	}
}

117 
ušt32_t
 
	$­p_fifo_»ad
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_by‹_¬¿y
, 
ušt32_t
 * 
p_size
)

119 
	`VERIFY_PARAM_NOT_NULL
(
p_fifo
);

120 
	`VERIFY_PARAM_NOT_NULL
(
p_size
);

122 cÚ¡ 
ušt32_t
 
by‹_couÁ
 = 
	`fifo_Ëngth
(
p_fifo
);

123 cÚ¡ 
ušt32_t
 
»que¡ed_Ën
 = (*
p_size
);

124 
ušt32_t
 
šdex
 = 0;

125 
ušt32_t
 
»ad_size
 = 
	`MIN
(
»que¡ed_Ën
, 
by‹_couÁ
);

127 (*
p_size
èğ
by‹_couÁ
;

130 ià(
by‹_couÁ
 == 0)

132  
NRF_ERROR_NOT_FOUND
;

136 ià(
p_by‹_¬¿y
 =ğ
NULL
)

138  
NRF_SUCCESS
;

142 
šdex
 < 
»ad_size
)

144 
	`fifo_g‘
(
p_fifo
, &
p_by‹_¬¿y
[
šdex
++]);

147 (*
p_size
èğ
»ad_size
;

149  
NRF_SUCCESS
;

150 
	}
}

153 
ušt32_t
 
	$­p_fifo_wr™e
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 cÚ¡ * 
p_by‹_¬¿y
, 
ušt32_t
 * 
p_size
)

155 
	`VERIFY_PARAM_NOT_NULL
(
p_fifo
);

156 
	`VERIFY_PARAM_NOT_NULL
(
p_size
);

158 cÚ¡ 
ušt32_t
 
avaabË_couÁ
 = 
p_fifo
->
buf_size_mask
 - 
	`fifo_Ëngth
(p_fifo) + 1;

159 cÚ¡ 
ušt32_t
 
»que¡ed_Ën
 = (*
p_size
);

160 
ušt32_t
 
šdex
 = 0;

161 
ušt32_t
 
wr™e_size
 = 
	`MIN
(
»que¡ed_Ën
, 
avaabË_couÁ
);

163 (*
p_size
èğ
avaabË_couÁ
;

166 ià(
avaabË_couÁ
 == 0)

168  
NRF_ERROR_NO_MEM
;

172 ià(
p_by‹_¬¿y
 =ğ
NULL
)

174  
NRF_SUCCESS
;

178 
šdex
 < 
wr™e_size
)

180 
	`fifo_put
(
p_fifo
, 
p_by‹_¬¿y
[
šdex
++]);

183 (*
p_size
èğ
wr™e_size
;

185  
NRF_SUCCESS
;

186 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\fifo\app_fifo.h

22 #iâdeà
APP_FIFO_H__


23 
	#APP_FIFO_H__


	)

25 
	~<¡dšt.h
>

26 
	~<¡dlib.h
>

35 
ušt8_t
 * 
	mp_buf
;

36 
ušt16_t
 
	mbuf_size_mask
;

37 vŞ©
ušt32_t
 
	m»ad_pos
;

38 vŞ©
ušt32_t
 
	mwr™e_pos
;

39 } 
	t­p_fifo_t
;

51 
ušt32_t
 
­p_fifo_š™
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_buf
, 
ušt16_t
 
buf_size
);

61 
ušt32_t
 
­p_fifo_put
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 
by‹
);

71 
ušt32_t
 
­p_fifo_g‘
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_by‹
);

83 
ušt32_t
 
­p_fifo_³ek
(
­p_fifo_t
 * 
p_fifo
, 
ušt16_t
 
šdex
, 
ušt8_t
 * 
p_by‹
);

91 
ušt32_t
 
­p_fifo_æush
(
­p_fifo_t
 * 
p_fifo
);

115 
ušt32_t
 
­p_fifo_»ad
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 * 
p_by‹_¬¿y
, ušt32_ˆ* 
p_size
);

141 
ušt32_t
 
­p_fifo_wr™e
(
­p_fifo_t
 * 
p_fifo
, 
ušt8_t
 cÚ¡ * 
p_by‹_¬¿y
, ušt32_ˆ* 
p_size
);

	@E:\EmWorkspace\RingP\components\libraries\fstorage\config\fstorage_config.h

13 #iâdeà
FS_CONFIG_H__


14 
	#FS_CONFIG_H__


	)

31 
	#FS_QUEUE_SIZE
 (4)

	)

38 
	#FS_OP_MAX_RETRIES
 (3)

	)

50 #ià 
defšed
 (
NRF51
)

51 
	#FS_MAX_WRITE_SIZE_WORDS
 (256)

	)

52 #–ià
defšed
 (
NRF52
)

53 
	#FS_MAX_WRITE_SIZE_WORDS
 (1024)

	)

	@E:\EmWorkspace\RingP\components\libraries\fstorage\fstorage.c

13 
	~"f¡Üage.h
"

14 
	~"f¡Üage_cÚfig.h
"

15 
	~"f¡Üage_š‹º®_defs.h
"

17 
	~<¡dšt.h
>

18 
	~<¡ršg.h
>

19 
	~<¡dboŞ.h
>

20 
	~"Äf_”rÜ.h
"

21 
	~"Äf_soc.h
"

24 
ušt8_t
 
	gm_æags
;

25 
fs_İ_queue_t
 
	gm_queue
;

26 
ušt8_t
 
	gm_»Œy_couÁ
;

30 
	$£nd_ev’t
(
fs_İ_t
 cÚ¡ * cÚ¡ 
p_İ
, 
fs_»t_t
 
»suÉ
)

32 
fs_evt_t
 
evt
;

33 
	`mem£t
(&
evt
, 0x00, (
fs_evt_t
));

35 
p_İ
->
İ_code
)

37 
FS_OP_STORE
:

38 
evt
.
id
 = 
FS_EVT_STORE
;

39 
evt
.
¡Üe
.
p_d©a
 = 
p_İ
->¡Üe.
p_de¡
;

40 
evt
.
¡Üe
.
Ëngth_wÜds
 = 
p_İ
->store.length_words;

43 
FS_OP_ERASE
:

44 
evt
.
id
 = 
FS_EVT_ERASE
;

45 
evt
.
”a£
.
fœ¡_·ge
 = 
p_İ
->”a£.
·ge
 -…_İ->”a£.
·ges_”a£d
;

46 
evt
.
”a£
.
Ï¡_·ge
 = 
p_İ
->”a£.
·ge
;

54 
p_İ
->
p_cÚfig
->
	`ÿÎback
(&
evt
, 
»suÉ
);

55 
	}
}

59 
boŞ
 
	$check_cÚfig
(
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
cÚfig
)

61 ià((
cÚfig
 !ğ
NULL
) &&

62 (
FS_SECTION_VARS_START_ADDR
 <ğ(
ušt32_t
)
cÚfig
) &&

63 (
FS_SECTION_VARS_END_ADDR
 > (
ušt32_t
)
cÚfig
))

65  
Œue
;

68  
çl£
;

69 
	}
}

73 
ušt32_t
 
	$¡Üe_execu‹
(
fs_İ_t
 cÚ¡ * cÚ¡ 
p_İ
)

75 
ušt16_t
 
chunk_Ën
;

77 ià((
p_İ
->
¡Üe
.
Ëngth_wÜds
 -…_İ->¡Üe.
off£t
è< 
FS_MAX_WRITE_SIZE_WORDS
)

79 
chunk_Ën
 = 
p_İ
->
¡Üe
.
Ëngth_wÜds
 -…_İ->¡Üe.
off£t
;

83 
chunk_Ën
 = 
FS_MAX_WRITE_SIZE_WORDS
;

86  
	`sd_æash_wr™e
((
ušt32_t
*)
p_İ
->
¡Üe
.
p_de¡
 +…_İ->¡Üe.
off£t
,

87 (
ušt32_t
*)
p_İ
->
¡Üe
.
p_¤c
 +…_İ->¡Üe.
off£t
,

88 
chunk_Ën
);

89 
	}
}

93 
ušt32_t
 
	$”a£_execu‹
(
fs_İ_t
 cÚ¡ * cÚ¡ 
p_İ
)

95  
	`sd_æash_·ge_”a£
(
p_İ
->
”a£
.
·ge
);

96 
	}
}

101 
	$queue_advªû
()

103 ià(--
m_queue
.
couÁ
 == 0)

105 
m_æags
 &ğ~
FS_FLAG_PROCESSING
;

108 ià(++
m_queue
.
½
 =ğ
FS_QUEUE_SIZE
)

110 
m_queue
.
½
 = 0;

112 
	}
}

116 
	$queue_´oûss
()

118 
ušt32_t
 
»t
;

119 
fs_İ_t
 * cÚ¡ 
p_İ
 = &
m_queue
.
İ
[m_queue.
½
];

121 ià(
m_queue
.
couÁ
 > 0)

123 
p_İ
->
İ_code
)

125 
FS_OP_STORE
:

126 
»t
 = 
	`¡Üe_execu‹
(
p_İ
);

129 
FS_OP_ERASE
:

130 
»t
 = 
	`”a£_execu‹
(
p_İ
);

134 
»t
 = 
FS_ERR_INTERNAL
;

140 ià(
»t
 =ğ
NRF_ERROR_BUSY
)

142 
m_æags
 &ğ~
FS_FLAG_PROCESSING
;

143 
m_æags
 |ğ
FS_FLAG_FLASH_REQ_PENDING
;

145 ià(
»t
 !ğ
NRF_SUCCESS
)

148 
	`£nd_ev’t
(
p_İ
, 
FS_ERR_INTERNAL
);

155 
	}
}

160 
	$queue_¡¬t
()

162 ià(!(
m_æags
 & 
FS_FLAG_PROCESSING
) &&

163 !(
m_æags
 & 
FS_FLAG_FLASH_REQ_PENDING
))

165 
m_æags
 |ğ
FS_FLAG_PROCESSING
;

166 
	`queue_´oûss
();

168 
	}
}

173 
	$Ú_İ”©iÚ_sucûss
(
fs_İ_t
 * cÚ¡ 
p_İ
)

175 
m_»Œy_couÁ
 = 0;

177 
p_İ
->
İ_code
)

179 
FS_OP_STORE
:

181 
ušt16_t
 
chunk_Ën
;

183 ià((
p_İ
->
¡Üe
.
Ëngth_wÜds
 -…_İ->¡Üe.
off£t
è< 
FS_MAX_WRITE_SIZE_WORDS
)

185 
chunk_Ën
 = 
p_İ
->
¡Üe
.
Ëngth_wÜds
 -…_İ->¡Üe.
off£t
;

189 
chunk_Ën
 = 
FS_MAX_WRITE_SIZE_WORDS
;

192 
p_İ
->
¡Üe
.
off£t
 +ğ
chunk_Ën
;

194 ià(
p_İ
->
¡Üe
.
off£t
 =ğp_İ->¡Üe.
Ëngth_wÜds
)

197 
	`£nd_ev’t
(
p_İ
, 
FS_SUCCESS
);

198 
	`queue_advªû
();

203 
FS_OP_ERASE
:

205 
p_İ
->
”a£
.
·ge
++;

206 
p_İ
->
”a£
.
·ges_”a£d
++;

208 ià(
p_İ
->
”a£
.
·ges_”a£d
 =ğp_İ->”a£.
·ges_to_”a£
)

210 
	`£nd_ev’t
(
p_İ
, 
FS_SUCCESS
);

211 
	`queue_advªû
();

220 
	}
}

225 
	$Ú_İ”©iÚ_çu»
(
fs_İ_t
 cÚ¡ * cÚ¡ 
p_İ
)

227 ià(++
m_»Œy_couÁ
 > 
FS_OP_MAX_RETRIES
)

229 
m_»Œy_couÁ
 = 0;

231 
	`£nd_ev’t
(
p_İ
, 
FS_ERR_OPERATION_TIMEOUT
);

232 
	`queue_advªû
();

234 
	}
}

239 
boŞ
 
	$queue_g‘_Ãxt_ä“
(
fs_İ_t
 ** 
p_İ
)

241 
ušt32_t
 
idx
;

243 ià(
m_queue
.
couÁ
 =ğ
FS_QUEUE_SIZE
)

245  
çl£
;

248 
idx
 = ((
m_queue
.
½
 + m_queue.
couÁ
è< 
FS_QUEUE_SIZE
) ?

249 (
m_queue
.
½
 + m_queue.
couÁ
) : 0;

251 
m_queue
.
couÁ
++;

254 
	`mem£t
(&
m_queue
.
İ
[
idx
], 0x00, (
fs_İ_t
));

256 *
p_İ
 = &
m_queue
.
İ
[
idx
];

258  
Œue
;

259 
	}
}

262 
fs_»t_t
 
	$fs_š™
()

264 
ušt32_t
 cÚ¡ 
u£rs
 = 
FS_SECTION_VARS_COUNT
;

265 
ušt32_t
 cÚ¡ * 
p_cu¼’t_’d
 = 
FS_PAGE_END_ADDR
;

266 
ušt32_t
 
šdex_max
 = 0x00;

267 
ušt32_t
 
šdex_Ï¡
 = 0xFFFFFFFF;

269 ià(
m_æags
 & 
FS_FLAG_INITIALIZED
)

271  
FS_SUCCESS
;

276 
ušt32_t
 
i
 = 0; i < 
u£rs
; i++)

278 
ušt32_t
 
j
 = 
i
 + 1; j < 
u£rs
; j++)

280 
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig_i
 = 
	`FS_SECTION_VARS_GET
(
i
);

281 
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig_j
 = 
	`FS_SECTION_VARS_GET
(
j
);

283 ià(
p_cÚfig_i
->
·ge_Üd”
 =ğ
p_cÚfig_j
->page_order)

286  
FS_ERR_INVALID_CFG
;

295 
ušt32_t
 
i
 = 0; i < 
u£rs
; i++)

297 
ušt8_t
 
max_´iÜ™y
 = 0x00;

299 
ušt32_t
 
j
 = 0; j < 
u£rs
; j++)

301 
fs_cÚfig_t
 * cÚ¡ 
p_cÚfig
 = 
	`FS_SECTION_VARS_GET
(
j
);

304 ià(
j
 =ğ
šdex_Ï¡
)

309 ià(
p_cÚfig
->
´iÜ™y
 >ğ
max_´iÜ™y
)

311 
max_´iÜ™y
 = 
p_cÚfig
->
´iÜ™y
;

312 
šdex_max
 = 
j
;

316 
fs_cÚfig_t
 * cÚ¡ 
p_cÚfig
 = 
	`FS_SECTION_VARS_GET
(
šdex_max
);

318 
p_cÚfig
->
p_’d_addr
 = 
p_cu¼’t_’d
;

319 
p_cÚfig
->
p_¡¬t_addr
 = 
p_cu¼’t_’d
 - (p_cÚfig->
num_·ges
 * 
FS_PAGE_SIZE_WORDS
);

321 
p_cu¼’t_’d
 = 
p_cÚfig
->
p_¡¬t_addr
;

323 
šdex_Ï¡
 = 
šdex_max
;

326 
m_æags
 |ğ
FS_FLAG_INITIALIZED
;

328  
FS_SUCCESS
;

329 
	}
}

332 
fs_»t_t
 
	$fs_¡Üe
(
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig
,

333 
ušt32_t
 cÚ¡ * cÚ¡ 
p_de¡
,

334 
ušt32_t
 cÚ¡ * cÚ¡ 
p_¤c
,

335 
ušt16_t
 cÚ¡ 
Ëngth_wÜds
)

337 
fs_İ_t
 * 
p_İ
;

339 ià(!(
m_æags
 & 
FS_FLAG_INITIALIZED
))

341  
FS_ERR_NOT_INITIALIZED
;

344 ià(!
	`check_cÚfig
(
p_cÚfig
))

346  
FS_ERR_INVALID_CFG
;

349 ià((
p_¤c
 =ğ
NULL
è|| (
p_de¡
 == NULL))

351  
FS_ERR_NULL_ARG
;

355 ià(((
ušt32_t
)
p_¤c
 & 0x03) ||

356 ((
ušt32_t
)
p_de¡
 & 0x03))

358  
FS_ERR_UNALIGNED_ADDR
;

362 ià((
p_cÚfig
->
p_¡¬t_addr
 > 
p_de¡
) ||

363 (
p_cÚfig
->
p_’d_addr
 < (
p_de¡
 + 
Ëngth_wÜds
)))

365  
FS_ERR_INVALID_ADDR
;

368 ià(
Ëngth_wÜds
 == 0)

370  
FS_ERR_INVALID_ARG
;

373 ià(!
	`queue_g‘_Ãxt_ä“
(&
p_İ
))

375  
FS_ERR_QUEUE_FULL
;

379 
p_İ
->
p_cÚfig
 =…_config;

380 
p_İ
->
İ_code
 = 
FS_OP_STORE
;

381 
p_İ
->
¡Üe
.
p_¤c
 =…_src;

382 
p_İ
->
¡Üe
.
p_de¡
 =…_dest;

383 
p_İ
->
¡Üe
.
Ëngth_wÜds
 =†ength_words;

385 
	`queue_¡¬t
();

387  
FS_SUCCESS
;

388 
	}
}

391 
fs_»t_t
 
	$fs_”a£
(
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig
,

392 
ušt32_t
 cÚ¡ * cÚ¡ 
p_·ge_addr
,

393 
ušt16_t
 cÚ¡ 
num_·ges
)

395 
fs_İ_t
 * 
p_İ
;

397 ià(!(
m_æags
 & 
FS_FLAG_INITIALIZED
))

399  
FS_ERR_NOT_INITIALIZED
;

402 ià(!
	`check_cÚfig
(
p_cÚfig
))

404  
FS_ERR_INVALID_CFG
;

407 ià(
p_·ge_addr
 =ğ
NULL
)

409  
FS_ERR_NULL_ARG
;

413 ià(((
ušt32_t
)
p_·ge_addr
 % 
FS_PAGE_SIZE
) != 0)

415  
FS_ERR_UNALIGNED_ADDR
;

419 ià((
p_·ge_addr
 < 
p_cÚfig
->
p_¡¬t_addr
) ||

420 (
p_·ge_addr
 + (
FS_PAGE_SIZE_WORDS
 * 
num_·ges
è> 
p_cÚfig
->
p_’d_addr
))

422  
FS_ERR_INVALID_ADDR
;

425 ià(
num_·ges
 == 0)

427  
FS_ERR_INVALID_ARG
;

430 ià(!
	`queue_g‘_Ãxt_ä“
(&
p_İ
))

432  
FS_ERR_QUEUE_FULL
;

436 
p_İ
->
p_cÚfig
 =…_config;

437 
p_İ
->
İ_code
 = 
FS_OP_ERASE
;

438 
p_İ
->
”a£
.
·ge
 = ((
ušt32_t
)
p_·ge_addr
 / 
FS_PAGE_SIZE
);

439 
p_İ
->
”a£
.
·ges_to_”a£
 = 
num_·ges
;

441 
	`queue_¡¬t
();

443  
FS_SUCCESS
;

444 
	}
}

447 
fs_»t_t
 
	$fs_queued_İ_couÁ_g‘
(
ušt32_t
 * cÚ¡ 
p_İ_couÁ
)

449 ià(
p_İ_couÁ
 =ğ
NULL
)

451  
FS_ERR_NULL_ARG
;

454 *
p_İ_couÁ
 = 
m_queue
.
couÁ
;

456  
FS_SUCCESS
;

457 
	}
}

460 
	$fs_sys_ev’t_hªdËr
(
ušt32_t
 
sys_evt
)

462 
fs_İ_t
 * cÚ¡ 
p_İ
 = &
m_queue
.
İ
[m_queue.
½
];

464 ià(
m_æags
 & 
FS_FLAG_PROCESSING
)

467 
sys_evt
)

469 
NRF_EVT_FLASH_OPERATION_SUCCESS
:

470 
	`Ú_İ”©iÚ_sucûss
(
p_İ
);

473 
NRF_EVT_FLASH_OPERATION_ERROR
:

474 
	`Ú_İ”©iÚ_çu»
(
p_İ
);

478 ià((
m_æags
 & 
FS_FLAG_FLASH_REQ_PENDING
))

482 
m_æags
 &ğ~
FS_FLAG_FLASH_REQ_PENDING
;

485 ià(
m_queue
.
couÁ
 > 0)

487 
m_æags
 |ğ
FS_FLAG_PROCESSING
;

492 
	`queue_´oûss
();

493 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\fstorage\fstorage.h

13 #iâdeà
FSTORAGE_H__


14 
	#FSTORAGE_H__


	)

24 
	~<¡dšt.h
>

25 
	~"£ùiÚ_v¬s.h
"

31 
	mFS_SUCCESS
,

32 
	mFS_ERR_NOT_INITIALIZED
,

33 
	mFS_ERR_INVALID_CFG
,

34 
	mFS_ERR_NULL_ARG
,

35 
	mFS_ERR_INVALID_ARG
,

36 
	mFS_ERR_INVALID_ADDR
,

37 
	mFS_ERR_UNALIGNED_ADDR
,

38 
	mFS_ERR_QUEUE_FULL
,

39 
	mFS_ERR_OPERATION_TIMEOUT
,

40 
	mFS_ERR_INTERNAL
,

41 } 
	tfs_»t_t
;

47 
	mFS_EVT_STORE
,

48 
	mFS_EVT_ERASE


49 } 
	tfs_evt_id_t
;

52 #ià
defšed
(
__CC_ARM
)

53 #´agm¨
push


54 #´agm¨
ªÚ_uniÚs


55 #–ià
defšed
(
__ICCARM__
)

56 #´agm¨
Ïnguage
=
ex‹nded


57 #–ià
defšed
(
__GNUC__
)

64 
fs_evt_id_t
 
	mid
;

69 
ušt32_t
 cÚ¡ * 
	mp_d©a
;

70 
ušt16_t
 
	mËngth_wÜds
;

71 } 
	m¡Üe
;

74 
ušt16_t
 
	mfœ¡_·ge
;

75 
ušt16_t
 
	mÏ¡_·ge
;

76 } 
	m”a£
;

78 } 
	tfs_evt_t
;

80 #ià
defšed
(
__CC_ARM
)

81 #´agm¨
pİ


82 #–ià
defšed
(
__ICCARM__
)

84 #–ià
defšed
(
__GNUC__
)

94 (*
	tfs_cb_t
)(
	tfs_evt_t
 cÚ¡ * cÚ¡ 
	tevt
, 
	tfs_»t_t
 
	t»suÉ
);

113 
ušt32_t
 cÚ¡ * 
p_¡¬t_addr
;

118 
ušt32_t
 cÚ¡ * 
p_’d_addr
;

120 
fs_cb_t
 cÚ¡ 
ÿÎback
;

121 
ušt8_t
 cÚ¡ 
num_·ges
;

128 
ušt8_t
 cÚ¡ 
´iÜ™y
;

129 } 
	tfs_cÚfig_t
;

142 
	#FS_REGISTER_CFG
(
cfg_v¬
è
	`NRF_SECTION_VARS_ADD
(
fs_d©a
, cfg_v¬)

	)

151 
fs_»t_t
 
	`fs_š™
();

181 
fs_»t_t
 
	`fs_¡Üe
(
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig
,

182 
ušt32_t
 cÚ¡ * cÚ¡ 
p_de¡
,

183 
ušt32_t
 cÚ¡ * cÚ¡ 
p_¤c
,

184 
ušt16_t
 
Ëngth_wÜds
);

208 
fs_»t_t
 
	`fs_”a£
(
fs_cÚfig_t
 cÚ¡ * cÚ¡ 
p_cÚfig
,

209 
ušt32_t
 cÚ¡ * cÚ¡ 
p_·ge_addr
,

210 
ušt16_t
 
num_·ges
);

220 
fs_»t_t
 
	`fs_queued_İ_couÁ_g‘
(
ušt32_t
 * cÚ¡ 
p_İ_couÁ
);

230 
	`fs_sys_ev’t_hªdËr
(
ušt32_t
 
sys_evt
);

	@E:\EmWorkspace\RingP\components\libraries\scheduler\app_scheduler.c

13 
	~"­p_scheduËr.h
"

14 
	~<¡dlib.h
>

15 
	~<¡dšt.h
>

16 
	~<¡ršg.h
>

17 
	~"Äf_soc.h
"

18 
	~"Äf_as£¹.h
"

19 
	~"­p_ut.h
"

20 
	~"­p_ut_¶©fÜm.h
"

25 
­p_sched_ev’t_hªdËr_t
 
	mhªdËr
;

26 
ušt16_t
 
	mev’t_d©a_size
;

27 } 
	tev’t_h—d”_t
;

29 
STATIC_ASSERT
((
ev’t_h—d”_t
è<ğ
APP_SCHED_EVENT_HEADER_SIZE
);

31 
ev’t_h—d”_t
 * 
	gm_queue_ev’t_h—d”s
;

32 
ušt8_t
 * 
	gm_queue_ev’t_d©a
;

33 vŞ©
ušt8_t
 
	gm_queue_¡¬t_šdex
;

34 vŞ©
ušt8_t
 
	gm_queue_’d_šdex
;

35 
ušt16_t
 
	gm_queue_ev’t_size
;

36 
ušt16_t
 
	gm_queue_size
;

38 #ifdeà
APP_SCHEDULER_WITH_PROFILER


39 
ušt16_t
 
	gm_max_queue_utiz©iÚ
;

48 
__INLINE
 
ušt8_t
 
	$Ãxt_šdex
(
ušt8_t
 
šdex
)

50  (
šdex
 < 
m_queue_size
) ? (index + 1) : 0;

51 
	}
}

54 
__INLINE
 
ušt8_t
 
	$­p_sched_queue_fuÎ
()

56 
ušt8_t
 
tmp
 = 
m_queue_¡¬t_šdex
;

57  
	`Ãxt_šdex
(
m_queue_’d_šdex
è=ğ
tmp
;

58 
	}
}

61 
	#APP_SCHED_QUEUE_FULL
(è
	`­p_sched_queue_fuÎ
()

	)

64 
__INLINE
 
ušt8_t
 
	$­p_sched_queue_em±y
()

66 
ušt8_t
 
tmp
 = 
m_queue_¡¬t_šdex
;

67  
m_queue_’d_šdex
 =ğ
tmp
;

68 
	}
}

71 
	#APP_SCHED_QUEUE_EMPTY
(è
	`­p_sched_queue_em±y
()

	)

74 
ušt32_t
 
	$­p_sched_š™
(
ušt16_t
 
ev’t_size
, ušt16_ˆ
queue_size
, * 
p_ev’t_bufãr
)

76 
ušt16_t
 
d©a_¡¬t_šdex
 = (
queue_size
 + 1è* (
ev’t_h—d”_t
);

79 ià(!
	`is_wÜd_®igÃd
(
p_ev’t_bufãr
))

81  
NRF_ERROR_INVALID_PARAM
;

85 
m_queue_ev’t_h—d”s
 = 
p_ev’t_bufãr
;

86 
m_queue_ev’t_d©a
 = &((
ušt8_t
 *)
p_ev’t_bufãr
)[
d©a_¡¬t_šdex
];

87 
m_queue_’d_šdex
 = 0;

88 
m_queue_¡¬t_šdex
 = 0;

89 
m_queue_ev’t_size
 = 
ev’t_size
;

90 
m_queue_size
 = 
queue_size
;

92 #ifdeà
APP_SCHEDULER_WITH_PROFILER


93 
m_max_queue_utiz©iÚ
 = 0;

96  
NRF_SUCCESS
;

97 
	}
}

100 #ifdeà
APP_SCHEDULER_WITH_PROFILER


101 
	$queue_utiz©iÚ_check
()

103 
ušt16_t
 
¡¬t
 = 
m_queue_¡¬t_šdex
;

104 
ušt16_t
 
’d
 = 
m_queue_’d_šdex
;

105 
ušt16_t
 
queue_utiz©iÚ
 = (
’d
 >ğ
¡¬t
) ? (end - start) :

106 (
m_queue_size
 + 1 - 
¡¬t
 + 
’d
);

108 ià(
queue_utiz©iÚ
 > 
m_max_queue_utiz©iÚ
)

110 
m_max_queue_utiz©iÚ
 = 
queue_utiz©iÚ
;

112 
	}
}

114 
ušt16_t
 
	$­p_sched_queue_utiz©iÚ_g‘
()

116  
m_max_queue_utiz©iÚ
;

117 
	}
}

121 
ušt32_t
 
	$­p_sched_ev’t_put
(* 
p_ev’t_d©a
,

122 
ušt16_t
 
ev’t_d©a_size
,

123 
­p_sched_ev’t_hªdËr_t
 
hªdËr
)

125 
ušt32_t
 
”r_code
;

127 ià(
ev’t_d©a_size
 <ğ
m_queue_ev’t_size
)

129 
ušt16_t
 
ev’t_šdex
 = 0xFFFF;

131 
	`CRITICAL_REGION_ENTER
();

133 ià(!
	`APP_SCHED_QUEUE_FULL
())

135 
ev’t_šdex
 = 
m_queue_’d_šdex
;

136 
m_queue_’d_šdex
 = 
	`Ãxt_šdex
(m_queue_end_index);

138 #ifdeà
APP_SCHEDULER_WITH_PROFILER


141 
	`queue_utiz©iÚ_check
();

145 
	`CRITICAL_REGION_EXIT
();

147 ià(
ev’t_šdex
 != 0xFFFF)

151 
m_queue_ev’t_h—d”s
[
ev’t_šdex
].
hªdËr
 = handler;

152 ià((
p_ev’t_d©a
 !ğ
NULL
è&& (
ev’t_d©a_size
 > 0))

154 
	`memıy
(&
m_queue_ev’t_d©a
[
ev’t_šdex
 * 
m_queue_ev’t_size
],

155 
p_ev’t_d©a
,

156 
ev’t_d©a_size
);

157 
m_queue_ev’t_h—d”s
[
ev’t_šdex
].
ev’t_d©a_size
 =ƒvent_data_size;

161 
m_queue_ev’t_h—d”s
[
ev’t_šdex
].
ev’t_d©a_size
 = 0;

164 
”r_code
 = 
NRF_SUCCESS
;

168 
”r_code
 = 
NRF_ERROR_NO_MEM
;

173 
”r_code
 = 
NRF_ERROR_INVALID_LENGTH
;

176  
”r_code
;

177 
	}
}

188 
ušt32_t
 
	$­p_sched_ev’t_g‘
(** 
µ_ev’t_d©a
,

189 
ušt16_t
 * 
p_ev’t_d©a_size
,

190 
­p_sched_ev’t_hªdËr_t
 * 
p_ev’t_hªdËr
)

192 
ušt32_t
 
”r_code
 = 
NRF_ERROR_NOT_FOUND
;

194 ià(!
	`APP_SCHED_QUEUE_EMPTY
())

196 
ušt16_t
 
ev’t_šdex
;

202 
ev’t_šdex
 = 
m_queue_¡¬t_šdex
;

203 
m_queue_¡¬t_šdex
 = 
	`Ãxt_šdex
(m_queue_start_index);

205 *
µ_ev’t_d©a
 = &
m_queue_ev’t_d©a
[
ev’t_šdex
 * 
m_queue_ev’t_size
];

206 *
p_ev’t_d©a_size
 = 
m_queue_ev’t_h—d”s
[
ev’t_šdex
].
ev’t_d©a_size
;

207 *
p_ev’t_hªdËr
 = 
m_queue_ev’t_h—d”s
[
ev’t_šdex
].
hªdËr
;

209 
”r_code
 = 
NRF_SUCCESS
;

212  
”r_code
;

213 
	}
}

216 
	$­p_sched_execu‹
()

218 * 
p_ev’t_d©a
;

219 
ušt16_t
 
ev’t_d©a_size
;

220 
­p_sched_ev’t_hªdËr_t
 
ev’t_hªdËr
;

223 (
	`­p_sched_ev’t_g‘
(&
p_ev’t_d©a
, &
ev’t_d©a_size
, &
ev’t_hªdËr
è=ğ
NRF_SUCCESS
))

225 
	`ev’t_hªdËr
(
p_ev’t_d©a
, 
ev’t_d©a_size
);

227 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\scheduler\app_scheduler.h

50 #iâdeà
APP_SCHEDULER_H__


51 
	#APP_SCHEDULER_H__


	)

53 
	~<¡dšt.h
>

54 
	~"­p_”rÜ.h
"

55 
	~"­p_ut.h
"

57 
	#APP_SCHED_EVENT_HEADER_SIZE
 8

	)

67 
	#APP_SCHED_BUF_SIZE
(
EVENT_SIZE
, 
QUEUE_SIZE
) \

68 (((
EVENT_SIZE
è+ 
APP_SCHED_EVENT_HEADER_SIZE
è* ((
QUEUE_SIZE
è+ 1))

	)

71 (*
	t­p_sched_ev’t_hªdËr_t
)(* 
	tp_ev’t_d©a
, 
	tušt16_t
 
	tev’t_size
);

85 
	#APP_SCHED_INIT
(
EVENT_SIZE
, 
QUEUE_SIZE
) \

88 
ušt32_t
 
APP_SCHED_BUF
[
	`CEIL_DIV
(
	`APP_SCHED_BUF_SIZE
((
EVENT_SIZE
), (
QUEUE_SIZE
)), \

89 (
ušt32_t
))]; \

90 
ušt32_t
 
ERR_CODE
 = 
	`­p_sched_š™
((
EVENT_SIZE
), (
QUEUE_SIZE
), 
APP_SCHED_BUF
); \

91 
	`APP_ERROR_CHECK
(
ERR_CODE
); \

92 
	}
} 0)

	)

112 
ušt32_t
 
­p_sched_š™
(
ušt16_t
 
max_ev’t_size
, ušt16_ˆ
queue_size
, * 
p_evt_bufãr
);

119 
­p_sched_execu‹
();

131 
ušt32_t
 
­p_sched_ev’t_put
(* 
p_ev’t_d©a
,

132 
ušt16_t
 
ev’t_size
,

133 
­p_sched_ev’t_hªdËr_t
 
hªdËr
);

135 #ifdeà
APP_SCHEDULER_WITH_PROFILER


142 
ušt16_t
 
­p_sched_queue_utiz©iÚ_g‘
();

145 #ifdeà
APP_SCHEDULER_WITH_PAUSE


152 
­p_sched_·u£
();

159 
­p_sched_»sume
();

	@E:\EmWorkspace\RingP\components\libraries\sensorsim\sensorsim.c

13 
	~"£nsÜsim.h
"

16 
	$£nsÜsim_š™
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

17 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
)

19 ià(
p_cfg
->
¡¬t_©_max
)

21 
p_¡©e
->
cu¼’t_v®
 = 
p_cfg
->
max
;

22 
p_¡©e
->
is_šü—sšg
 = 
çl£
;

26 
p_¡©e
->
cu¼’t_v®
 = 
p_cfg
->
mš
;

27 
p_¡©e
->
is_šü—sšg
 = 
Œue
;

29 
	}
}

32 
ušt32_t
 
	$£nsÜsim_m—su»
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

33 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
)

35 ià(
p_¡©e
->
is_šü—sšg
)

37 
	`£nsÜsim_šüem’t
(
p_¡©e
, 
p_cfg
);

41 
	`£nsÜsim_deüem’t
(
p_¡©e
, 
p_cfg
);

43  
p_¡©e
->
cu¼’t_v®
;

44 
	}
}

46 
	$£nsÜsim_šüem’t
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

47 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
)

49 ià(
p_cfg
->
max
 - 
p_¡©e
->
cu¼’t_v®
 >…_cfg->
šü
)

51 
p_¡©e
->
cu¼’t_v®
 +ğ
p_cfg
->
šü
;

55 
p_¡©e
->
cu¼’t_v®
 = 
p_cfg
->
max
;

56 
p_¡©e
->
is_šü—sšg
 = 
çl£
;

58 
	}
}

61 
	$£nsÜsim_deüem’t
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

62 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
)

64 ià(
p_¡©e
->
cu¼’t_v®
 - 
p_cfg
->
mš
 >…_cfg->
šü
)

66 
p_¡©e
->
cu¼’t_v®
 -ğ
p_cfg
->
šü
;

70 
p_¡©e
->
cu¼’t_v®
 = 
p_cfg
->
mš
;

71 
p_¡©e
->
is_šü—sšg
 = 
Œue
;

73 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\sensorsim\sensorsim.h

23 #iâdeà
SENSORSIM_H__


24 
	#SENSORSIM_H__


	)

26 
	~<¡dšt.h
>

27 
	~<¡dboŞ.h
>

32 
ušt32_t
 
	mmš
;

33 
ušt32_t
 
	mmax
;

34 
ušt32_t
 
	mšü
;

35 
boŞ
 
	m¡¬t_©_max
;

36 } 
	t£nsÜsim_cfg_t
;

41 
ušt32_t
 
	mcu¼’t_v®
;

42 
boŞ
 
	mis_šü—sšg
;

43 } 
	t£nsÜsim_¡©e_t
;

50 
£nsÜsim_š™
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

51 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
);

60 
ušt32_t
 
£nsÜsim_m—su»
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

61 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
);

70 
£nsÜsim_šüem’t
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

71 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
);

80 
£nsÜsim_deüem’t
(
£nsÜsim_¡©e_t
 * 
p_¡©e
,

81 cÚ¡ 
£nsÜsim_cfg_t
 * 
p_cfg
);

	@E:\EmWorkspace\RingP\components\libraries\timer\app_timer.h

40 #iâdeà
APP_TIMER_H__


41 
	#APP_TIMER_H__


	)

43 
	~<¡dšt.h
>

44 
	~<¡dboŞ.h
>

45 
	~<¡dio.h
>

46 
	~"­p_”rÜ.h
"

47 
	~"­p_ut.h
"

48 
	~"comp”_ab¡¿ùiÚ.h
"

50 
	#APP_TIMER_CLOCK_FREQ
 32768

	)

51 
	#APP_TIMER_MIN_TIMEOUT_TICKS
 5

	)

53 
	#APP_TIMER_NODE_SIZE
 32

	)

54 
	#APP_TIMER_USER_OP_SIZE
 24

	)

55 
	#APP_TIMER_USER_SIZE
 8

	)

56 
	#APP_TIMER_INT_LEVELS
 3

	)

66 
	#APP_TIMER_BUF_SIZE
(
OP_QUEUE_SIZE
) \

69 
APP_TIMER_INT_LEVELS
 \

71 (
APP_TIMER_USER_SIZE
 + ((
OP_QUEUE_SIZE
è+ 1è* 
APP_TIMER_USER_OP_SIZE
) \

73 )

	)

93 
	#APP_TIMER_TICKS
(
MS
, 
PRESCALER
)\

94 ((
ušt32_t
)
	`ROUNDED_DIV
((
MS
è* (
ušt64_t
)
APP_TIMER_CLOCK_FREQ
, ((
PRESCALER
è+ 1è* 1000))

	)

96 
	s­p_tim”_t
 { 
ušt32_t
 
	md©a
[
CEIL_DIV
(
APP_TIMER_NODE_SIZE
, (ušt32_t))]; } 
	t­p_tim”_t
;

100 
­p_tim”_t
 * 
	t­p_tim”_id_t
;

107 
	#APP_TIMER_DEF
(
tim”_id
) \

108 
­p_tim”_t
 
tim”_id
##
_d©a
 = { {0} }; \

109 cÚ¡ 
­p_tim”_id_t
 
tim”_id
 = &tim”_id##
_d©a


	)

113 (*
	t­p_tim”_timeout_hªdËr_t
)(* 
	tp_cÚ‹xt
);

116 
	$ušt32_t
 (*
	t­p_tim”_evt_scheduË_func_t
è(
	t­p_tim”_timeout_hªdËr_t
 
	ttimeout_hªdËr
,

117 * 
	tp_cÚ‹xt
);

122 
APP_TIMER_MODE_SINGLE_SHOT
,

123 
APP_TIMER_MODE_REPEATED


124 } 
	t­p_tim”_mode_t
;

148 
	#APP_TIMER_INIT
(
PRESCALER
, 
OP_QUEUES_SIZE
, 
SCHEDULER_FUNC
) \

151 
ušt32_t
 
APP_TIMER_BUF
[
	`CEIL_DIV
(
	`APP_TIMER_BUF_SIZE
((
OP_QUEUES_SIZE
) + 1), \

152 (
ušt32_t
))]; \

153 
ušt32_t
 
ERR_CODE
 = 
	`­p_tim”_š™
((
PRESCALER
), \

154 (
OP_QUEUES_SIZE
) + 1, \

155 
APP_TIMER_BUF
, \

156 
SCHEDULER_FUNC
); \

157 
	`APP_ERROR_CHECK
(
ERR_CODE
); \

158 
	}
} 0)

	)

185 
ušt32_t
 
­p_tim”_š™
(ušt32_ˆ
´esÿËr
,

186 
ušt8_t
 
İ_queues_size
,

187 * 
p_bufãr
,

188 
­p_tim”_evt_scheduË_func_t
 
evt_scheduË_func
);

209 
ušt32_t
 
­p_tim”_ü—‹
(
­p_tim”_id_t
 cÚ¡ * 
p_tim”_id
,

210 
­p_tim”_mode_t
 
mode
,

211 
­p_tim”_timeout_hªdËr_t
 
timeout_hªdËr
);

233 
ušt32_t
 
­p_tim”_¡¬t
(
­p_tim”_id_t
 
tim”_id
, ušt32_ˆ
timeout_ticks
, * 
p_cÚ‹xt
);

245 
ušt32_t
 
­p_tim”_¡İ
(
­p_tim”_id_t
 
tim”_id
);

253 
ušt32_t
 
­p_tim”_¡İ_®l
();

261 
ušt32_t
 
­p_tim”_út_g‘
(ušt32_ˆ* 
p_ticks
);

271 
ušt32_t
 
­p_tim”_út_diff_compu‹
(ušt32_ˆ
ticks_to
,

272 
ušt32_t
 
ticks_äom
,

273 
ušt32_t
 * 
p_ticks_diff
);

275 #ifdeà
APP_TIMER_WITH_PROFILER


282 
ušt16_t
 
­p_tim”_İ_queue_utiz©iÚ_g‘
();

	@E:\EmWorkspace\RingP\components\libraries\timer\app_timer_appsh.c

13 
	~"­p_tim”_­psh.h
"

14 
	~"­p_scheduËr.h
"

16 
	$­p_tim”_evt_g‘
(* 
p_ev’t_d©a
, 
ušt16_t
 
ev’t_size
)

18 
­p_tim”_ev’t_t
 * 
p_tim”_ev’t
 = (­p_tim”_ev’t_ˆ*)
p_ev’t_d©a
;

20 
	`APP_ERROR_CHECK_BOOL
(
ev’t_size
 =ğ(
­p_tim”_ev’t_t
));

21 
p_tim”_ev’t
->
	`timeout_hªdËr
Õ_tim”_ev’t->
p_cÚ‹xt
);

22 
	}
}

24 
ušt32_t
 
	$­p_tim”_evt_scheduË
(
­p_tim”_timeout_hªdËr_t
 
timeout_hªdËr
,

25 * 
p_cÚ‹xt
)

27 
­p_tim”_ev’t_t
 
tim”_ev’t
;

29 
tim”_ev’t
.
timeout_hªdËr
 =imeout_handler;

30 
tim”_ev’t
.
p_cÚ‹xt
 =…_context;

32  
	`­p_sched_ev’t_put
(&
tim”_ev’t
, Ñim”_ev’t), 
­p_tim”_evt_g‘
);

33 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\timer\app_timer_appsh.h

13 #iâdeà
APP_TIMER_APPSH_H


14 
	#APP_TIMER_APPSH_H


	)

16 
	~"­p_tim”.h
"

18 
	#APP_TIMER_SCHED_EVT_SIZE
 (
­p_tim”_ev’t_t
è

	)

31 
	#APP_TIMER_APPSH_INIT
(
PRESCALER
, 
OP_QUEUES_SIZE
, 
USE_SCHEDULER
) \

32 
	`APP_TIMER_INIT
(
PRESCALER
, 
OP_QUEUES_SIZE
, \

33 (
USE_SCHEDULER
è? 
­p_tim”_evt_scheduË
 : 
NULL
)

	)

37 
­p_tim”_timeout_hªdËr_t
 
	mtimeout_hªdËr
;

38 * 
	mp_cÚ‹xt
;

39 } 
	t­p_tim”_ev’t_t
;

41 
ušt32_t
 
­p_tim”_evt_scheduË
(
­p_tim”_timeout_hªdËr_t
 
timeout_hªdËr
,

42 * 
p_cÚ‹xt
);

	@E:\EmWorkspace\RingP\components\libraries\timer\app_timer_ble_gzll.c

13 
	~"­p_tim”.h
"

14 
	~<¡dlib.h
>

15 
	~"Äf.h
"

16 
	~"Äf_soc.h
"

17 
	~"Äf_d–ay.h
"

18 
	~"­p_ut_¶©fÜm.h
"

19 
	~"sdk_commÚ.h
"

21 
	#RTC1_IRQ_PRI
 
APP_IRQ_PRIORITY_LOW


	)

22 
	#SWI_IRQ_PRI
 
APP_IRQ_PRIORITY_LOW


	)

27 
STATIC_ASSERT
(
RTC1_IRQ_PRI
 =ğ
SWI_IRQ_PRI
);

29 
	#MAX_RTC_COUNTER_VAL
 0x00FFFFFF

	)

31 
	#APP_HIGH_USER_ID
 0

	)

32 
	#APP_LOW_USER_ID
 1

	)

33 
	#THREAD_MODE_USER_ID
 2

	)

35 
	#RTC_COMPARE_OFFSET_MIN
 3

	)

37 
	#MAX_RTC_TASKS_DELAY
 47

	)

39 #ifdeà
NRF51


40 
	#SWI_IRQn
 
SWI1_IRQn


	)

41 
	#SWI_IRQHªdËr
 
SWI1_IRQHªdËr


	)

42 #–ià
defšed
 
NRF52


43 
	#SWI_IRQn
 
SWI1_EGU1_IRQn


	)

44 
	#SWI_IRQHªdËr
 
SWI1_EGU1_IRQHªdËr


	)

50 
ušt32_t
 
	mticks_to_expœe
;

51 
ušt32_t
 
	mticks_©_¡¬t
;

52 
ušt32_t
 
	mticks_fœ¡_š‹rv®
;

53 
ušt32_t
 
	mticks_³riodic_š‹rv®
;

54 
boŞ
 
	mis_ruÂšg
;

55 
­p_tim”_mode_t
 
	mmode
;

56 
­p_tim”_timeout_hªdËr_t
 
	mp_timeout_hªdËr
;

57 * 
	mp_cÚ‹xt
;

58 * 
	mÃxt
;

59 } 
	ttim”_node_t
;

61 
STATIC_ASSERT
((
tim”_node_t
è=ğ
APP_TIMER_NODE_SIZE
);

66 
	mTIMER_USER_OP_TYPE_NONE
,

67 
	mTIMER_USER_OP_TYPE_START
,

68 
	mTIMER_USER_OP_TYPE_STOP
,

69 
	mTIMER_USER_OP_TYPE_STOP_ALL


70 } 
	ttim”_u£r_İ_ty³_t
;

75 
ušt32_t
 
	mticks_©_¡¬t
;

76 
ušt32_t
 
	mticks_fœ¡_š‹rv®
;

77 
ušt32_t
 
	mticks_³riodic_š‹rv®
;

78 * 
	mp_cÚ‹xt
;

79 } 
	ttim”_u£r_İ_¡¬t_t
;

84 
tim”_u£r_İ_ty³_t
 
	mİ_ty³
;

85 
tim”_node_t
 * 
	mp_node
;

88 
tim”_u£r_İ_¡¬t_t
 
	m¡¬t
;

89 } 
	m·¿ms
;

90 } 
	ttim”_u£r_İ_t
;

92 
STATIC_ASSERT
((
tim”_u£r_İ_t
è<ğ
APP_TIMER_USER_OP_SIZE
);

93 
STATIC_ASSERT
((
tim”_u£r_İ_t
) % 4 == 0);

107 
ušt8_t
 
	mfœ¡
;

108 
ušt8_t
 
	mÏ¡
;

109 
ušt8_t
 
	mu£r_İ_queue_size
;

110 
tim”_u£r_İ_t
 * 
	mp_u£r_İ_queue
;

111 } 
	ttim”_u£r_t
;

113 
STATIC_ASSERT
((
tim”_u£r_t
è=ğ
APP_TIMER_USER_SIZE
);

114 
STATIC_ASSERT
((
tim”_u£r_t
) % 4 == 0);

121 
ušt32_t
 
	ttim”_u£r_id_t
;

123 
	#CONTEXT_QUEUE_SIZE_MAX
 (2)

	)

125 
ušt8_t
 
	gm_u£r_¬¿y_size
;

126 
tim”_u£r_t
 * 
	gmp_u£rs
 = 
NULL
;

127 
tim”_node_t
 * 
	gmp_tim”_id_h—d
;

128 
ušt32_t
 
	gm_ticks_Ï‹¡
;

129 
ušt32_t
 
	gm_ticks_–­£d
[
CONTEXT_QUEUE_SIZE_MAX
];

130 
ušt8_t
 
	gm_ticks_–­£d_q_»ad_šd
;

131 
ušt8_t
 
	gm_ticks_–­£d_q_wr™e_šd
;

132 
­p_tim”_evt_scheduË_func_t
 
	gm_evt_scheduË_func
;

133 
boŞ
 
	gm_¹c1_ruÂšg
;

134 
boŞ
 
	gm_¹c1_»£t
;

137 
	#MODULE_INITIALIZED
 (
mp_u£rs
 !ğ
NULL
)

	)

138 
	~"sdk_maüos.h
"

145 
	$¹c1_š™
(
ušt32_t
 
´esÿËr
)

147 
NRF_RTC1
->
PRESCALER
 = 
´esÿËr
;

148 
	`NVIC_S‘PriÜ™y
(
RTC1_IRQn
, 
RTC1_IRQ_PRI
);

149 
	}
}

154 
	$¹c1_¡¬t
()

156 
NRF_RTC1
->
EVTENSET
 = 
RTC_EVTEN_COMPARE0_Msk
;

157 
NRF_RTC1
->
INTENSET
 = 
RTC_INTENSET_COMPARE0_Msk
;

159 
	`NVIC_CË¬P’dšgIRQ
(
RTC1_IRQn
);

160 
	`NVIC_EÇbËIRQ
(
RTC1_IRQn
);

162 
NRF_RTC1
->
TASKS_START
 = 1;

163 
	`Äf_d–ay_us
(
MAX_RTC_TASKS_DELAY
);

165 
m_¹c1_ruÂšg
 = 
Œue
;

166 
	}
}

171 
	$¹c1_¡İ
()

173 
	`NVIC_Di§bËIRQ
(
RTC1_IRQn
);

175 
NRF_RTC1
->
EVTENCLR
 = 
RTC_EVTEN_COMPARE0_Msk
;

176 
NRF_RTC1
->
INTENCLR
 = 
RTC_INTENSET_COMPARE0_Msk
;

178 
NRF_RTC1
->
TASKS_STOP
 = 1;

179 
	`Äf_d–ay_us
(
MAX_RTC_TASKS_DELAY
);

181 
NRF_RTC1
->
TASKS_CLEAR
 = 1;

182 
m_ticks_Ï‹¡
 = 0;

183 
	`Äf_d–ay_us
(
MAX_RTC_TASKS_DELAY
);

185 
m_¹c1_ruÂšg
 = 
çl£
;

186 
	}
}

193 
__INLINE
 
ušt32_t
 
	$¹c1_couÁ”_g‘
()

195  
NRF_RTC1
->
COUNTER
;

196 
	}
}

203 
__INLINE
 
ušt32_t
 
	$ticks_diff_g‘
(
ušt32_t
 
ticks_now
, ušt32_ˆ
ticks_Şd
)

205  ((
ticks_now
 - 
ticks_Şd
è& 
MAX_RTC_COUNTER_VAL
);

206 
	}
}

214 
__INLINE
 
	$¹c1_com·»0_£t
(
ušt32_t
 
v®ue
)

216 
NRF_RTC1
->
CC
[0] = 
v®ue
;

217 
	}
}

224 
	$tim”_li¡_š£¹
(
tim”_node_t
 * 
p_tim”
)

226 ià(
mp_tim”_id_h—d
 =ğ
NULL
)

228 
mp_tim”_id_h—d
 = 
p_tim”
;

232 ià(
p_tim”
->
ticks_to_expœe
 <ğ
mp_tim”_id_h—d
->ticks_to_expire)

234 
mp_tim”_id_h—d
->
ticks_to_expœe
 -ğ
p_tim”
->ticks_to_expire;

236 
p_tim”
->
Ãxt
 = 
mp_tim”_id_h—d
;

237 
mp_tim”_id_h—d
 = 
p_tim”
;

241 
tim”_node_t
 * 
p_´evious
;

242 
tim”_node_t
 * 
p_cu¼’t
;

243 
ušt32_t
 
ticks_to_expœe
;

245 
ticks_to_expœe
 = 
p_tim”
->ticks_to_expire;

246 
p_´evious
 = 
mp_tim”_id_h—d
;

247 
p_cu¼’t
 = 
mp_tim”_id_h—d
;

249 (
p_cu¼’t
 !ğ
NULL
è&& (
ticks_to_expœe
 >…_current->ticks_to_expire))

251 
ticks_to_expœe
 -ğ
p_cu¼’t
->ticks_to_expire;

252 
p_´evious
 = 
p_cu¼’t
;

253 
p_cu¼’t
 =…_cu¼’t->
Ãxt
;

256 ià(
p_cu¼’t
 !ğ
NULL
)

258 
p_cu¼’t
->
ticks_to_expœe
 -=icks_to_expire;

261 
p_tim”
->
ticks_to_expœe
 =icks_to_expire;

262 
p_tim”
->
Ãxt
 = 
p_cu¼’t
;

263 
p_´evious
->
Ãxt
 = 
p_tim”
;

266 
	}
}

273 
	$tim”_li¡_»move
(
tim”_node_t
 * 
p_tim”
)

275 
tim”_node_t
 * 
p_´evious
;

276 
tim”_node_t
 * 
p_cu¼’t
;

277 
ušt32_t
 
timeout
;

280 
p_´evious
 = 
mp_tim”_id_h—d
;

281 
p_cu¼’t
 = 
p_´evious
;

283 
p_cu¼’t
 !ğ
NULL
)

285 ià(
p_cu¼’t
 =ğ
p_tim”
)

289 
p_´evious
 = 
p_cu¼’t
;

290 
p_cu¼’t
 =…_cu¼’t->
Ãxt
;

294 ià(
p_cu¼’t
 =ğ
NULL
)

300 ià(
p_´evious
 =ğ
p_cu¼’t
)

302 
mp_tim”_id_h—d
 = mp_tim”_id_h—d->
Ãxt
;

305 ià(
mp_tim”_id_h—d
 =ğ
NULL
)

307 
NRF_RTC1
->
TASKS_CLEAR
 = 1;

308 
m_ticks_Ï‹¡
 = 0;

309 
m_¹c1_»£t
 = 
Œue
;

314 
timeout
 = 
p_cu¼’t
->
ticks_to_expœe
;

317 
p_´evious
->
Ãxt
 = 
p_cu¼’t
->next;

320 
p_cu¼’t
 = 
p_´evious
->
Ãxt
;

321 ià(
p_cu¼’t
 !ğ
NULL
)

323 
p_cu¼’t
->
ticks_to_expœe
 +ğ
timeout
;

325 
	}
}

330 
	$tim”_timeouts_check_sched
()

332 
	`NVIC_S‘P’dšgIRQ
(
RTC1_IRQn
);

333 
	}
}

338 
	$tim”_li¡_hªdËr_sched
()

340 
	`NVIC_S‘P’dšgIRQ
(
SWI_IRQn
);

341 
	}
}

349 
	$timeout_hªdËr_exec
(
tim”_node_t
 * 
p_tim”
)

351 ià(
m_evt_scheduË_func
 !ğ
NULL
)

353 
ušt32_t
 
”r_code
 = 
	`m_evt_scheduË_func
(
p_tim”
->
p_timeout_hªdËr
,…_tim”->
p_cÚ‹xt
);

354 
	`APP_ERROR_CHECK
(
”r_code
);

358 
p_tim”
->
	`p_timeout_hªdËr
Õ_tim”->
p_cÚ‹xt
);

360 
	}
}

365 
	$tim”_timeouts_check
()

368 ià(
mp_tim”_id_h—d
 !ğ
NULL
)

370 
tim”_node_t
 * 
p_tim”
;

371 
tim”_node_t
 * 
p_´evious_tim”
;

372 
ušt32_t
 
ticks_–­£d
;

373 
ušt32_t
 
ticks_expœed
;

376 
ticks_expœed
 = 0;

379 
ticks_–­£d
 = 
	`ticks_diff_g‘
(
	`¹c1_couÁ”_g‘
(), 
m_ticks_Ï‹¡
);

382 
p_tim”
 = 
mp_tim”_id_h—d
;

385 
p_tim”
 !ğ
NULL
)

388 ià(
ticks_–­£d
 < 
p_tim”
->
ticks_to_expœe
)

394 
ticks_–­£d
 -ğ
p_tim”
->
ticks_to_expœe
;

395 
ticks_expœed
 +ğ
p_tim”
->
ticks_to_expœe
;

398 
p_´evious_tim”
 = 
p_tim”
;

399 
p_tim”
 =…_tim”->
Ãxt
;

402 
	`timeout_hªdËr_exec
(
p_´evious_tim”
);

406 ià(
m_ticks_–­£d_q_»ad_šd
 =ğ
m_ticks_–­£d_q_wr™e_šd
)

413 ià(++
m_ticks_–­£d_q_wr™e_šd
 =ğ
CONTEXT_QUEUE_SIZE_MAX
)

417 
m_ticks_–­£d_q_wr™e_šd
 = 0;

422 
m_ticks_–­£d
[
m_ticks_–­£d_q_wr™e_šd
] = 
ticks_expœed
;

424 
	`tim”_li¡_hªdËr_sched
();

426 
	}
}

435 
boŞ
 
	$–­£d_ticks_acquœe
(
ušt32_t
 * 
p_ticks_–­£d
)

438 ià(
m_ticks_–­£d_q_»ad_šd
 !ğ
m_ticks_–­£d_q_wr™e_šd
)

441 
m_ticks_–­£d_q_»ad_šd
++;

442 ià(
m_ticks_–­£d_q_»ad_šd
 =ğ
CONTEXT_QUEUE_SIZE_MAX
)

444 
m_ticks_–­£d_q_»ad_šd
 = 0;

447 *
p_ticks_–­£d
 = 
m_ticks_–­£d
[
m_ticks_–­£d_q_»ad_šd
];

449 
m_ticks_Ï‹¡
 +ğ*
p_ticks_–­£d
;

450 
m_ticks_Ï‹¡
 &ğ
MAX_RTC_COUNTER_VAL
;

452  
Œue
;

457 *
p_ticks_–­£d
 = 0;

458  
çl£
;

460 
	}
}

467 
boŞ
 
	$li¡_d–‘iÚs_hªdËr
()

469 
tim”_node_t
 * 
p_tim”_Şd_h—d
;

470 
ušt8_t
 
u£r_id
;

473 
p_tim”_Şd_h—d
 = 
mp_tim”_id_h—d
;

475 
u£r_id
 = 
m_u£r_¬¿y_size
;

476 
u£r_id
--)

478 
tim”_u£r_t
 * 
p_u£r
 = &
mp_u£rs
[
u£r_id
];

479 
ušt8_t
 
u£r_İs_fœ¡
 = 
p_u£r
->
fœ¡
;

481 
u£r_İs_fœ¡
 !ğ
p_u£r
->
Ï¡
)

483 
tim”_node_t
 * 
p_tim”
;

484 
tim”_u£r_İ_t
 * 
p_u£r_İ
 = &
p_u£r
->
p_u£r_İ_queue
[
u£r_İs_fœ¡
];

487 
u£r_İs_fœ¡
++;

488 ià(
u£r_İs_fœ¡
 =ğ
p_u£r
->
u£r_İ_queue_size
)

490 
u£r_İs_fœ¡
 = 0;

493 
p_u£r_İ
->
İ_ty³
)

495 
TIMER_USER_OP_TYPE_STOP
:

497 
p_tim”
 = 
p_u£r_İ
->
p_node
;

498 ià(
p_tim”
->
is_ruÂšg
)

500 
	`tim”_li¡_»move
(
p_u£r_İ
->
p_node
);

501 
p_tim”
->
is_ruÂšg
 = 
çl£
;

505 
TIMER_USER_OP_TYPE_STOP_ALL
:

507 
mp_tim”_id_h—d
 !ğ
NULL
)

509 
tim”_node_t
 * 
p_h—d
 = 
mp_tim”_id_h—d
;

511 
p_h—d
->
is_ruÂšg
 = 
çl£
;

512 
mp_tim”_id_h—d
 = 
p_h—d
->
Ãxt
;

524  (
mp_tim”_id_h—d
 !ğ
p_tim”_Şd_h—d
);

525 
	}
}

534 
	$expœed_tim”s_hªdËr
(
ušt32_t
 
ticks_–­£d
,

535 
ušt32_t
 
ticks_´evious
,

536 
tim”_node_t
 ** 
p_»¡¬t_li¡_h—d
)

538 
ušt32_t
 
ticks_expœed
 = 0;

540 
mp_tim”_id_h—d
 !ğ
NULL
)

542 
tim”_node_t
 * 
p_tim”
;

543 
tim”_node_t
 * 
p_tim”_expœed
;

546 
p_tim”
 = 
mp_tim”_id_h—d
;

549 ià(
ticks_–­£d
 < 
p_tim”
->
ticks_to_expœe
)

551 
p_tim”
->
ticks_to_expœe
 -ğ
ticks_–­£d
;

556 
ticks_–­£d
 -ğ
p_tim”
->
ticks_to_expœe
;

557 
ticks_expœed
 +ğ
p_tim”
->
ticks_to_expœe
;

560 
p_tim”
->
ticks_to_expœe
 = 0;

561 
p_tim”
->
is_ruÂšg
 = 
çl£
;

564 
p_tim”_expœed
 = 
mp_tim”_id_h—d
;

565 
mp_tim”_id_h—d
 = 
p_tim”
->
Ãxt
;

568 ià(
p_tim”
->
ticks_³riodic_š‹rv®
 != 0)

570 
p_tim”
->
ticks_©_¡¬t
 = (
ticks_´evious
 + 
ticks_expœed
è& 
MAX_RTC_COUNTER_VAL
;

571 
p_tim”
->
ticks_fœ¡_š‹rv®
 =…_tim”->
ticks_³riodic_š‹rv®
;

572 
p_tim”
->
Ãxt
 = *
p_»¡¬t_li¡_h—d
;

573 *
p_»¡¬t_li¡_h—d
 = 
p_tim”_expœed
;

576 
	}
}

585 
boŞ
 
	$li¡_š£¹iÚs_hªdËr
(
tim”_node_t
 * 
p_»¡¬t_li¡_h—d
)

587 
tim”_node_t
 * 
p_tim”_id_Şd_h—d
;

588 
ušt8_t
 
u£r_id
;

591 
p_tim”_id_Şd_h—d
 = 
mp_tim”_id_h—d
;

593 
u£r_id
 = 
m_u£r_¬¿y_size
;

594 
u£r_id
--)

596 
tim”_u£r_t
 * 
p_u£r
 = &
mp_u£rs
[
u£r_id
];

599 (
p_»¡¬t_li¡_h—d
 !ğ
NULL
è|| (
p_u£r
->
fœ¡
 !ğp_u£r->
Ï¡
))

601 
tim”_node_t
 * 
p_tim”
;

603 ià(
p_»¡¬t_li¡_h—d
 !ğ
NULL
)

605 
p_tim”
 = 
p_»¡¬t_li¡_h—d
;

606 
p_»¡¬t_li¡_h—d
 = 
p_tim”
->
Ãxt
;

610 
tim”_u£r_İ_t
 * 
p_u£r_İ
 = &
p_u£r
->
p_u£r_İ_queue
[p_u£r->
fœ¡
];

612 
p_u£r
->
fœ¡
++;

613 ià(
p_u£r
->
fœ¡
 =ğp_u£r->
u£r_İ_queue_size
)

615 
p_u£r
->
fœ¡
 = 0;

618 
p_tim”
 = 
p_u£r_İ
->
p_node
;

620 ià((
p_u£r_İ
->
İ_ty³
 !ğ
TIMER_USER_OP_TYPE_START
è|| 
p_tim”
->
is_ruÂšg
)

625 
p_tim”
->
ticks_©_¡¬t
 = 
p_u£r_İ
->
·¿ms
.
¡¬t
.ticks_at_start;

626 
p_tim”
->
ticks_fœ¡_š‹rv®
 = 
p_u£r_İ
->
·¿ms
.
¡¬t
.ticks_first_interval;

627 
p_tim”
->
ticks_³riodic_š‹rv®
 = 
p_u£r_İ
->
·¿ms
.
¡¬t
.ticks_periodic_interval;

628 
p_tim”
->
p_cÚ‹xt
 = 
p_u£r_İ
->
·¿ms
.
¡¬t
.p_context;

630 ià(
m_¹c1_»£t
)

632 
p_tim”
->
ticks_©_¡¬t
 = 0;

638 ((
p_tim”
->
ticks_©_¡¬t
 - 
m_ticks_Ï‹¡
è& 
MAX_RTC_COUNTER_VAL
)

640 (
MAX_RTC_COUNTER_VAL
 / 2)

643 
p_tim”
->
ticks_to_expœe
 = 
	`ticks_diff_g‘
Õ_tim”->
ticks_©_¡¬t
, 
m_ticks_Ï‹¡
) +

644 
p_tim”
->
ticks_fœ¡_š‹rv®
;

648 
ušt32_t
 
d–_cu¼’t_¡¬t
;

650 
d–_cu¼’t_¡¬t
 = 
	`ticks_diff_g‘
(
m_ticks_Ï‹¡
, 
p_tim”
->
ticks_©_¡¬t
);

651 ià(
p_tim”
->
ticks_fœ¡_š‹rv®
 > 
d–_cu¼’t_¡¬t
)

653 
p_tim”
->
ticks_to_expœe
 =…_tim”->
ticks_fœ¡_š‹rv®
 - 
d–_cu¼’t_¡¬t
;

657 
p_tim”
->
ticks_to_expœe
 = 0;

661 
p_tim”
->
ticks_©_¡¬t
 = 0;

662 
p_tim”
->
ticks_fœ¡_š‹rv®
 = 0;

663 
p_tim”
->
is_ruÂšg
 = 
Œue
;

664 
p_tim”
->
Ãxt
 = 
NULL
;

667 
	`tim”_li¡_š£¹
(
p_tim”
);

671  (
mp_tim”_id_h—d
 !ğ
p_tim”_id_Şd_h—d
);

672 
	}
}

677 
	$com·»_»g_upd©e
(
tim”_node_t
 * 
p_tim”_id_h—d_Şd
)

680 ià(
mp_tim”_id_h—d
 !ğ
NULL
)

682 
ušt32_t
 
ticks_to_expœe
 = 
mp_tim”_id_h—d
->ticks_to_expire;

683 
ušt32_t
 
´e_couÁ”_v®
 = 
	`¹c1_couÁ”_g‘
();

684 
ušt32_t
 
cc
 = 
m_ticks_Ï‹¡
;

685 
ušt32_t
 
ticks_–­£d
 = 
	`ticks_diff_g‘
(
´e_couÁ”_v®
, 
cc
è+ 
RTC_COMPARE_OFFSET_MIN
;

687 ià(!
m_¹c1_ruÂšg
)

690 
	`¹c1_¡¬t
();

693 
cc
 +ğ(
ticks_–­£d
 < 
ticks_to_expœe
) ?icks_to_expire :icks_elapsed;

694 
cc
 &ğ
MAX_RTC_COUNTER_VAL
;

696 
	`¹c1_com·»0_£t
(
cc
);

698 
ušt32_t
 
po¡_couÁ”_v®
 = 
	`¹c1_couÁ”_g‘
();

701 (
	`ticks_diff_g‘
(
po¡_couÁ”_v®
, 
´e_couÁ”_v®
è+ 
RTC_COMPARE_OFFSET_MIN
)

703 
	`ticks_diff_g‘
(
cc
, 
´e_couÁ”_v®
)

711 
	`tim”_timeouts_check_sched
();

717 
	`¹c1_¡İ
();

719 
	}
}

724 
	$tim”_li¡_hªdËr
()

726 
tim”_node_t
 * 
p_»¡¬t_li¡_h—d
 = 
NULL
;

728 
ušt32_t
 
ticks_–­£d
;

729 
ušt32_t
 
ticks_´evious
;

730 
boŞ
 
ticks_have_–­£d
;

731 
boŞ
 
com·»_upd©e
;

732 
tim”_node_t
 * 
p_tim”_id_h—d_Şd
;

735 
ticks_´evious
 = 
m_ticks_Ï‹¡
;

736 
p_tim”_id_h—d_Şd
 = 
mp_tim”_id_h—d
;

739 
ticks_have_–­£d
 = 
	`–­£d_ticks_acquœe
(&
ticks_–­£d
);

742 
com·»_upd©e
 = 
	`li¡_d–‘iÚs_hªdËr
();

745 ià(
ticks_have_–­£d
)

747 
	`expœed_tim”s_hªdËr
(
ticks_–­£d
, 
ticks_´evious
, &
p_»¡¬t_li¡_h—d
);

748 
com·»_upd©e
 = 
Œue
;

752 ià(
	`li¡_š£¹iÚs_hªdËr
(
p_»¡¬t_li¡_h—d
))

754 
com·»_upd©e
 = 
Œue
;

758 ià(
com·»_upd©e
)

760 
	`com·»_»g_upd©e
(
p_tim”_id_h—d_Şd
);

762 
m_¹c1_»£t
 = 
çl£
;

763 
	}
}

771 
	$u£r_İ_’que
(
tim”_u£r_t
 * 
p_u£r
, 
ušt8_t
 
Ï¡_šdex
)

773 
p_u£r
->
Ï¡
 = 
Ï¡_šdex
;

774 
	}
}

784 
tim”_u£r_İ_t
 * 
	$u£r_İ_®loc
(
tim”_u£r_t
 * 
p_u£r
, 
ušt8_t
 * 
p_Ï¡_šdex
)

786 
ušt8_t
 
Ï¡
;

787 
tim”_u£r_İ_t
 * 
p_u£r_İ
;

789 
Ï¡
 = 
p_u£r
->last + 1;

790 ià(
Ï¡
 =ğ
p_u£r
->
u£r_İ_queue_size
)

793 
Ï¡
 = 0;

795 ià(
Ï¡
 =ğ
p_u£r
->
fœ¡
)

798  
NULL
;

801 *
p_Ï¡_šdex
 = 
Ï¡
;

802 
p_u£r_İ
 = &
p_u£r
->
p_u£r_İ_queue
[p_u£r->
Ï¡
];

804  
p_u£r_İ
;

805 
	}
}

818 
ušt32_t
 
	$tim”_¡¬t_İ_scheduË
(
tim”_u£r_id_t
 
u£r_id
,

819 
tim”_node_t
 * 
p_node
,

820 
ušt32_t
 
timeout_š™Ÿl
,

821 
ušt32_t
 
timeout_³riodic
,

822 * 
p_cÚ‹xt
)

824 
ušt8_t
 
Ï¡_šdex
;

826 
tim”_u£r_İ_t
 * 
p_u£r_İ
 = 
	`u£r_İ_®loc
(&
mp_u£rs
[
u£r_id
], &
Ï¡_šdex
);

827 ià(
p_u£r_İ
 =ğ
NULL
)

829  
NRF_ERROR_NO_MEM
;

832 
p_u£r_İ
->
İ_ty³
 = 
TIMER_USER_OP_TYPE_START
;

833 
p_u£r_İ
->
p_node
 =…_node;

834 
p_u£r_İ
->
·¿ms
.
¡¬t
.
ticks_©_¡¬t
 = 
	`¹c1_couÁ”_g‘
();

835 
p_u£r_İ
->
·¿ms
.
¡¬t
.
ticks_fœ¡_š‹rv®
 = 
timeout_š™Ÿl
;

836 
p_u£r_İ
->
·¿ms
.
¡¬t
.
ticks_³riodic_š‹rv®
 = 
timeout_³riodic
;

837 
p_u£r_İ
->
·¿ms
.
¡¬t
.
p_cÚ‹xt
 =…_context;

839 
	`u£r_İ_’que
(&
mp_u£rs
[
u£r_id
], 
Ï¡_šdex
);

841 
	`tim”_li¡_hªdËr_sched
();

843  
NRF_SUCCESS
;

844 
	}
}

855 
ušt32_t
 
	$tim”_¡İ_İ_scheduË
(
tim”_u£r_id_t
 
u£r_id
, 
tim”_node_t
 * 
p_node
)

857 
ušt8_t
 
Ï¡_šdex
;

859 
tim”_u£r_İ_t
 * 
p_u£r_İ
 = 
	`u£r_İ_®loc
(&
mp_u£rs
[
u£r_id
], &
Ï¡_šdex
);

860 ià(
p_u£r_İ
 =ğ
NULL
)

862  
NRF_ERROR_NO_MEM
;

865 
p_u£r_İ
->
İ_ty³
 = 
TIMER_USER_OP_TYPE_STOP
;

866 
p_u£r_İ
->
p_node
 =…_node;

868 
	`u£r_İ_’que
(&
mp_u£rs
[
u£r_id
], 
Ï¡_šdex
);

870 
	`tim”_li¡_hªdËr_sched
();

872  
NRF_SUCCESS
;

873 
	}
}

880 
ušt32_t
 
	$tim”_¡İ_®l_İ_scheduË
(
tim”_u£r_id_t
 
u£r_id
)

882 
ušt8_t
 
Ï¡_šdex
;

884 
tim”_u£r_İ_t
 * 
p_u£r_İ
 = 
	`u£r_İ_®loc
(&
mp_u£rs
[
u£r_id
], &
Ï¡_šdex
);

885 ià(
p_u£r_İ
 =ğ
NULL
)

887  
NRF_ERROR_NO_MEM
;

890 
p_u£r_İ
->
İ_ty³
 = 
TIMER_USER_OP_TYPE_STOP_ALL
;

891 
p_u£r_İ
->
p_node
 = 
NULL
;

893 
	`u£r_İ_’que
(&
mp_u£rs
[
u£r_id
], 
Ï¡_šdex
);

895 
	`tim”_li¡_hªdËr_sched
();

897  
NRF_SUCCESS
;

898 
	}
}

905 
	$RTC1_IRQHªdËr
()

908 
NRF_RTC1
->
EVENTS_COMPARE
[0] = 0;

909 
NRF_RTC1
->
EVENTS_COMPARE
[1] = 0;

910 
NRF_RTC1
->
EVENTS_COMPARE
[2] = 0;

911 
NRF_RTC1
->
EVENTS_COMPARE
[3] = 0;

912 
NRF_RTC1
->
EVENTS_TICK
 = 0;

913 
NRF_RTC1
->
EVENTS_OVRFLW
 = 0;

916 
	`tim”_timeouts_check
();

917 
	}
}

924 
	$SWI_IRQHªdËr
()

926 
	`tim”_li¡_hªdËr
();

927 
	}
}

930 
ušt32_t
 
	$­p_tim”_š™
(
ušt32_t
 
´esÿËr
,

931 
ušt8_t
 
İ_queues_size
,

932 * 
p_bufãr
,

933 
­p_tim”_evt_scheduË_func_t
 
evt_scheduË_func
)

935 
i
;

938 ià(!
	`is_wÜd_®igÃd
(
p_bufãr
))

940  
NRF_ERROR_INVALID_PARAM
;

943 ià(
p_bufãr
 =ğ
NULL
)

945 
mp_u£rs
 = 
NULL
;

946  
NRF_ERROR_INVALID_PARAM
;

950 
	`¹c1_¡İ
();

952 
m_evt_scheduË_func
 = 
evt_scheduË_func
;

955 
m_u£r_¬¿y_size
 = 
APP_TIMER_INT_LEVELS
;

956 
mp_u£rs
 = 
p_bufãr
;

959 
p_bufãr
 = &((
ušt8_t
 *í_bufãr)[
APP_TIMER_INT_LEVELS
 * (
tim”_u£r_t
)];

962 
i
 = 0; i < 
APP_TIMER_INT_LEVELS
; i++)

964 
tim”_u£r_t
 * 
p_u£r
 = &
mp_u£rs
[
i
];

966 
p_u£r
->
fœ¡
 = 0;

967 
p_u£r
->
Ï¡
 = 0;

968 
p_u£r
->
u£r_İ_queue_size
 = 
İ_queues_size
;

969 
p_u£r
->
p_u£r_İ_queue
 = 
p_bufãr
;

972 
p_bufãr
 = &((
ušt8_t
 *í_bufãr)[
İ_queues_size
 * (
tim”_u£r_İ_t
)];

975 
mp_tim”_id_h—d
 = 
NULL
;

976 
m_ticks_–­£d_q_»ad_šd
 = 0;

977 
m_ticks_–­£d_q_wr™e_šd
 = 0;

979 
	`NVIC_CË¬P’dšgIRQ
(
SWI_IRQn
);

980 
	`NVIC_S‘PriÜ™y
(
SWI_IRQn
, 
SWI_IRQ_PRI
);

981 
	`NVIC_EÇbËIRQ
(
SWI_IRQn
);

983 
	`¹c1_š™
(
´esÿËr
);

985 
m_ticks_Ï‹¡
 = 
	`¹c1_couÁ”_g‘
();

987  
NRF_SUCCESS
;

988 
	}
}

991 
ušt32_t
 
	$­p_tim”_ü—‹
(
­p_tim”_id_t
 cÚ¡ * 
p_tim”_id
,

992 
­p_tim”_mode_t
 
mode
,

993 
­p_tim”_timeout_hªdËr_t
 
timeout_hªdËr
)

996 
	`VERIFY_MODULE_INITIALIZED
();

998 ià(
timeout_hªdËr
 =ğ
NULL
)

1000  
NRF_ERROR_INVALID_PARAM
;

1002 ià(
p_tim”_id
 =ğ
NULL
)

1004  
NRF_ERROR_INVALID_PARAM
;

1006 ià(((
tim”_node_t
*)*
p_tim”_id
)->
is_ruÂšg
)

1008  
NRF_ERROR_INVALID_STATE
;

1011 
tim”_node_t
 * 
p_node
 = (tim”_node_ˆ*)*
p_tim”_id
;

1012 
p_node
->
is_ruÂšg
 = 
çl£
;

1013 
p_node
->
mode
 = mode;

1014 
p_node
->
p_timeout_hªdËr
 = 
timeout_hªdËr
;

1015  
NRF_SUCCESS
;

1016 
	}
}

1023 
tim”_u£r_id_t
 
	$u£r_id_g‘
()

1025 
tim”_u£r_id_t
 
»t
;

1027 
	`STATIC_ASSERT
(
APP_TIMER_INT_LEVELS
 == 3);

1029 
	`cu¼’t_št_´iÜ™y_g‘
())

1031 
APP_IRQ_PRIORITY_HIGH
:

1032 
»t
 = 
APP_HIGH_USER_ID
;

1035 
APP_IRQ_PRIORITY_LOW
:

1036 
»t
 = 
APP_LOW_USER_ID
;

1040 
»t
 = 
THREAD_MODE_USER_ID
;

1044  
»t
;

1045 
	}
}

1048 
ušt32_t
 
	$­p_tim”_¡¬t
(
­p_tim”_id_t
 
tim”_id
, 
ušt32_t
 
timeout_ticks
, * 
p_cÚ‹xt
)

1050 
ušt32_t
 
timeout_³riodic
;

1051 
tim”_node_t
 * 
p_node
 = (tim”_node_t*)
tim”_id
;

1054 
	`VERIFY_MODULE_INITIALIZED
();

1056 ià(
tim”_id
 == 0)

1058  
NRF_ERROR_INVALID_STATE
;

1060 ià(
timeout_ticks
 < 
APP_TIMER_MIN_TIMEOUT_TICKS
)

1062  
NRF_ERROR_INVALID_PARAM
;

1064 ià(
p_node
->
p_timeout_hªdËr
 =ğ
NULL
)

1066  
NRF_ERROR_INVALID_STATE
;

1070 
timeout_³riodic
 = (
p_node
->
mode
 =ğ
APP_TIMER_MODE_REPEATED
è? 
timeout_ticks
 : 0;

1072  
	`tim”_¡¬t_İ_scheduË
(
	`u£r_id_g‘
(),

1073 
p_node
,

1074 
timeout_ticks
,

1075 
timeout_³riodic
,

1076 
p_cÚ‹xt
);

1077 
	}
}

1080 
ušt32_t
 
	$­p_tim”_¡İ
(
­p_tim”_id_t
 
tim”_id
)

1082 
tim”_node_t
 * 
p_node
 = (tim”_node_t*)
tim”_id
;

1084 
	`VERIFY_MODULE_INITIALIZED
();

1086 ià((
tim”_id
 =ğ
NULL
è|| (
p_node
->
p_timeout_hªdËr
 == NULL))

1088  
NRF_ERROR_INVALID_STATE
;

1092  
	`tim”_¡İ_İ_scheduË
(
	`u£r_id_g‘
(), 
p_node
);

1093 
	}
}

1096 
ušt32_t
 
	$­p_tim”_¡İ_®l
()

1099 
	`VERIFY_MODULE_INITIALIZED
();

1101  
	`tim”_¡İ_®l_İ_scheduË
(
	`u£r_id_g‘
());

1102 
	}
}

1105 
ušt32_t
 
	$­p_tim”_út_g‘
(
ušt32_t
 * 
p_ticks
)

1107 *
p_ticks
 = 
	`¹c1_couÁ”_g‘
();

1108  
NRF_SUCCESS
;

1109 
	}
}

1112 
ušt32_t
 
	$­p_tim”_út_diff_compu‹
(
ušt32_t
 
ticks_to
,

1113 
ušt32_t
 
ticks_äom
,

1114 
ušt32_t
 * 
p_ticks_diff
)

1116 *
p_ticks_diff
 = 
	`ticks_diff_g‘
(
ticks_to
, 
ticks_äom
);

1117  
NRF_SUCCESS
;

1118 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\trace\app_trace.c

13 
	~<¡dio.h
>

14 
	~<¡dšt.h
>

15 
	~<¡ršg.h
>

16 
	~<¡d¬g.h
>

19 #ifdeà
ENABLE_DEBUG_LOG_SUPPORT


20 
	~"­p_Œaû.h
"

21 
	~"Äf_log.h
"

23 
	$­p_Œaû_š™
()

25 ()
	`NRF_LOG_INIT
();

26 
	}
}

28 
	$­p_Œaû_dump
(
ušt8_t
 * 
p_bufãr
, 
ušt32_t
 
Ën
)

30 
	`­p_Œaû_log
("\r\n");

31 
ušt32_t
 
šdex
 = 0; index < 
Ën
; index++)

33 
	`­p_Œaû_log
("0x%02X ", 
p_bufãr
[
šdex
]);

35 
	`­p_Œaû_log
("\r\n");

36 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\trace\app_trace.h

1 #iâdeà
__DEBUG_H_


2 
	#__DEBUG_H_


	)

4 
	~<¡dšt.h
>

5 
	~<¡dio.h
>

15 #ifdeà
ENABLE_DEBUG_LOG_SUPPORT


16 
	~"Äf_log.h
"

25 
­p_Œaû_š™
();

34 
	#­p_Œaû_log
 
NRF_LOG_PRINTF


	)

44 
­p_Œaû_dump
(
ušt8_t
 * 
p_bufãr
, 
ušt32_t
 
Ën
);

48 
	#­p_Œaû_š™
(...)

	)

49 
	#­p_Œaû_log
(...)

	)

50 
	#­p_Œaû_dump
(...)

	)

	@E:\EmWorkspace\RingP\components\libraries\uart\app_uart.h

22 #iâdeà
APP_UART_H__


23 
	#APP_UART_H__


	)

25 
	~<¡dšt.h
>

26 
	~<¡dboŞ.h
>

27 
	~"­p_ut_¶©fÜm.h
"

29 
	#UART_PIN_DISCONNECTED
 0xFFFFFFFF

	)

35 
	mAPP_UART_FLOW_CONTROL_DISABLED
,

36 
	mAPP_UART_FLOW_CONTROL_ENABLED
,

37 
	mAPP_UART_FLOW_CONTROL_LOW_POWER


38 } 
	t­p_u¬t_æow_cÚŒŞ_t
;

44 
ušt8_t
 
	mrx_pš_no
;

45 
ušt8_t
 
	mtx_pš_no
;

46 
ušt8_t
 
	m¹s_pš_no
;

47 
ušt8_t
 
	mùs_pš_no
;

48 
­p_u¬t_æow_cÚŒŞ_t
 
	mæow_cÚŒŞ
;

49 
boŞ
 
	mu£_·r™y
;

50 
ušt32_t
 
	mbaud_¿‹
;

51 } 
	t­p_u¬t_comm_·¿ms_t
;

57 
ušt8_t
 * 
	mrx_buf
;

58 
ušt32_t
 
	mrx_buf_size
;

59 
ušt8_t
 * 
	mtx_buf
;

60 
ušt32_t
 
	mtx_buf_size
;

61 } 
	t­p_u¬t_bufãrs_t
;

70 
	mAPP_UART_DATA_READY
,

71 
	mAPP_UART_FIFO_ERROR
,

72 
	mAPP_UART_COMMUNICATION_ERROR
,

73 
	mAPP_UART_TX_EMPTY
,

74 
	mAPP_UART_DATA
,

75 } 
	t­p_u¬t_evt_ty³_t
;

84 
­p_u¬t_evt_ty³_t
 
	mevt_ty³
;

87 
ušt32_t
 
	m”rÜ_communiÿtiÚ
;

88 
ušt32_t
 
	m”rÜ_code
;

89 
ušt8_t
 
	mv®ue
;

90 } 
	md©a
;

91 } 
	t­p_u¬t_evt_t
;

100 (* 
	t­p_u¬t_ev’t_hªdËr_t
è(
	t­p_u¬t_evt_t
 * 
	tp_­p_u¬t_ev’t
);

117 
	#APP_UART_FIFO_INIT
(
P_COMM_PARAMS
, 
RX_BUF_SIZE
, 
TX_BUF_SIZE
, 
EVT_HANDLER
, 
IRQ_PRIO
, 
ERR_CODE
) \

120 
­p_u¬t_bufãrs_t
 
bufãrs
; \

121 
ušt8_t
 
rx_buf
[
RX_BUF_SIZE
]; \

122 
ušt8_t
 
tx_buf
[
TX_BUF_SIZE
]; \

124 
bufãrs
.
rx_buf
 =„x_buf; \

125 
bufãrs
.
rx_buf_size
 =  (
rx_buf
); \

126 
bufãrs
.
tx_buf
 =x_buf; \

127 
bufãrs
.
tx_buf_size
 =  (
tx_buf
); \

128 
ERR_CODE
 = 
	`­p_u¬t_š™
(
P_COMM_PARAMS
, &
bufãrs
, 
EVT_HANDLER
, 
IRQ_PRIO
); \

129 
	}
} 0)

	)

143 
	#APP_UART_INIT
(
P_COMM_PARAMS
, 
EVT_HANDLER
, 
IRQ_PRIO
, 
ERR_CODE
) \

146 
ERR_CODE
 = 
	`­p_u¬t_š™
(
P_COMM_PARAMS
, 
NULL
, 
EVT_HANDLER
, 
IRQ_PRIO
); \

147 } 0)

	)

177 
ušt32_t
 
­p_u¬t_š™
(cÚ¡ 
­p_u¬t_comm_·¿ms_t
 * 
p_comm_·¿ms
,

178 
­p_u¬t_bufãrs_t
 * 
p_bufãrs
,

179 
­p_u¬t_ev’t_hªdËr_t
 
”rÜ_hªdËr
,

180 
­p_œq_´iÜ™y_t
 
œq_´iÜ™y
);

193 
ušt32_t
 
­p_u¬t_g‘
(
ušt8_t
 * 
p_by‹
);

207 
ušt32_t
 
­p_u¬t_put
(
ušt8_t
 
by‹
);

214 
ušt32_t
 
­p_u¬t_æush
();

222 
ušt32_t
 
­p_u¬t_şo£
();

	@E:\EmWorkspace\RingP\components\libraries\uart\app_uart_fifo.c

13 
	~"­p_u¬t.h
"

14 
	~"­p_fifo.h
"

15 
	~"Äf_drv_u¬t.h
"

16 
	~"Äf_as£¹.h
"

17 
	~"sdk_commÚ.h
"

19 
__INLINE
 
ušt32_t
 
	$fifo_Ëngth
(
­p_fifo_t
 * cÚ¡ 
fifo
)

21 
ušt32_t
 
tmp
 = 
fifo
->
»ad_pos
;

22  
fifo
->
wr™e_pos
 - 
tmp
;

23 
	}
}

25 
	#FIFO_LENGTH
(
F
è
	`fifo_Ëngth
(&Fè

	)

28 
­p_u¬t_ev’t_hªdËr_t
 
	gm_ev’t_hªdËr
;

29 
ušt8_t
 
	gtx_bufãr
[1];

30 
ušt8_t
 
	grx_bufãr
[1];

32 
­p_fifo_t
 
	gm_rx_fifo
;

33 
­p_fifo_t
 
	gm_tx_fifo
;

35 
	$u¬t_ev’t_hªdËr
(
Äf_drv_u¬t_ev’t_t
 * 
p_ev’t
, * 
p_cÚ‹xt
)

37 
­p_u¬t_evt_t
 
­p_u¬t_ev’t
;

39 ià(
p_ev’t
->
ty³
 =ğ
NRF_DRV_UART_EVT_RX_DONE
)

42 
ušt32_t
 
”r_code
 = 
	`­p_fifo_put
(&
m_rx_fifo
, 
p_ev’t
->
d©a
.
rxtx
.
p_d©a
[0]);

43 ià(
”r_code
 !ğ
NRF_SUCCESS
)

45 
­p_u¬t_ev’t
.
evt_ty³
 = 
APP_UART_FIFO_ERROR
;

46 
­p_u¬t_ev’t
.
d©a
.
”rÜ_code
 = 
”r_code
;

47 
	`m_ev’t_hªdËr
(&
­p_u¬t_ev’t
);

50 ià(
	`FIFO_LENGTH
(
m_rx_fifo
) == 1)

52 
­p_u¬t_ev’t
.
evt_ty³
 = 
APP_UART_DATA_READY
;

53 
	`m_ev’t_hªdËr
(&
­p_u¬t_ev’t
);

59 ià(
	`FIFO_LENGTH
(
m_rx_fifo
è<ğm_rx_fifo.
buf_size_mask
)

61 ()
	`Äf_drv_u¬t_rx
(
rx_bufãr
, 1);

64 ià(
p_ev’t
->
ty³
 =ğ
NRF_DRV_UART_EVT_ERROR
)

66 
­p_u¬t_ev’t
.
evt_ty³
 = 
APP_UART_COMMUNICATION_ERROR
;

67 
­p_u¬t_ev’t
.
d©a
.
”rÜ_communiÿtiÚ
 = 
p_ev’t
->d©a.
”rÜ
.
”rÜ_mask
;

68 ()
	`Äf_drv_u¬t_rx
(
rx_bufãr
, 1);

69 
	`m_ev’t_hªdËr
(&
­p_u¬t_ev’t
);

71 ià(
p_ev’t
->
ty³
 =ğ
NRF_DRV_UART_EVT_TX_DONE
)

74 ià(
	`­p_fifo_g‘
(&
m_tx_fifo
, 
tx_bufãr
è=ğ
NRF_SUCCESS
)

76 ()
	`Äf_drv_u¬t_tx
(
tx_bufãr
, 1);

78 ià(
	`FIFO_LENGTH
(
m_tx_fifo
) == 0)

81 
­p_u¬t_ev’t
.
evt_ty³
 = 
APP_UART_TX_EMPTY
;

82 
	`m_ev’t_hªdËr
(&
­p_u¬t_ev’t
);

85 
	}
}

87 
ušt32_t
 
	$­p_u¬t_š™
(cÚ¡ 
­p_u¬t_comm_·¿ms_t
 * 
p_comm_·¿ms
,

88 
­p_u¬t_bufãrs_t
 * 
p_bufãrs
,

89 
­p_u¬t_ev’t_hªdËr_t
 
ev’t_hªdËr
,

90 
­p_œq_´iÜ™y_t
 
œq_´iÜ™y
)

92 
ušt32_t
 
”r_code
;

94 
m_ev’t_hªdËr
 = 
ev’t_hªdËr
;

96 ià(
p_bufãrs
 =ğ
NULL
)

98  
NRF_ERROR_INVALID_PARAM
;

102 
”r_code
 = 
	`­p_fifo_š™
(&
m_rx_fifo
, 
p_bufãrs
->
rx_buf
,…_bufãrs->
rx_buf_size
);

103 
	`VERIFY_SUCCESS
(
”r_code
);

106 
”r_code
 = 
	`­p_fifo_š™
(&
m_tx_fifo
, 
p_bufãrs
->
tx_buf
,…_bufãrs->
tx_buf_size
);

107 
	`VERIFY_SUCCESS
(
”r_code
);

109 
Äf_drv_u¬t_cÚfig_t
 
cÚfig
 = 
NRF_DRV_UART_DEFAULT_CONFIG
;

110 
cÚfig
.
baud¿‹
 = (
Äf_u¬t_baud¿‹_t
)
p_comm_·¿ms
->
baud_¿‹
;

111 
cÚfig
.
hwfc
 = (
p_comm_·¿ms
->
æow_cÚŒŞ
 =ğ
APP_UART_FLOW_CONTROL_DISABLED
) ?

112 
NRF_UART_HWFC_DISABLED
 : 
NRF_UART_HWFC_ENABLED
;

113 
cÚfig
.
š‹¼u±_´iÜ™y
 = 
œq_´iÜ™y
;

114 
cÚfig
.
·r™y
 = 
p_comm_·¿ms
->
u£_·r™y
 ? 
NRF_UART_PARITY_INCLUDED
 : 
NRF_UART_PARITY_EXCLUDED
;

115 
cÚfig
.
p£lùs
 = 
p_comm_·¿ms
->
ùs_pš_no
;

116 
cÚfig
.
p£Ìts
 = 
p_comm_·¿ms
->
¹s_pš_no
;

117 
cÚfig
.
p£Ìxd
 = 
p_comm_·¿ms
->
rx_pš_no
;

118 
cÚfig
.
p£Éxd
 = 
p_comm_·¿ms
->
tx_pš_no
;

120 
”r_code
 = 
	`Äf_drv_u¬t_š™
(&
cÚfig
, 
u¬t_ev’t_hªdËr
);

121 
	`VERIFY_SUCCESS
(
”r_code
);

123 #ifdeà
NRF52


124 ià(!
cÚfig
.
u£_—sy_dma
)

127 
	`Äf_drv_u¬t_rx_’abË
();

129  
	`Äf_drv_u¬t_rx
(
rx_bufãr
,1);

130 
	}
}

132 
ušt32_t
 
	$­p_u¬t_æush
()

134 
ušt32_t
 
”r_code
;

136 
”r_code
 = 
	`­p_fifo_æush
(&
m_rx_fifo
);

137 
	`VERIFY_SUCCESS
(
”r_code
);

139 
”r_code
 = 
	`­p_fifo_æush
(&
m_tx_fifo
);

140 
	`VERIFY_SUCCESS
(
”r_code
);

142  
NRF_SUCCESS
;

143 
	}
}

145 
ušt32_t
 
	$­p_u¬t_g‘
(
ušt8_t
 * 
p_by‹
)

147 
	`ASSERT
(
p_by‹
);

149 ià(
	`FIFO_LENGTH
(
m_rx_fifo
è=ğm_rx_fifo.
buf_size_mask
)

151 
ušt32_t
 
”r_code
 = 
	`Äf_drv_u¬t_rx
(
rx_bufãr
,1);

152 ià(
”r_code
 !ğ
NRF_SUCCESS
)

154  
NRF_ERROR_NOT_FOUND
;

157  
	`­p_fifo_g‘
(&
m_rx_fifo
, 
p_by‹
);

158 
	}
}

160 
ušt32_t
 
	$­p_u¬t_put
(
ušt8_t
 
by‹
)

162 
ušt32_t
 
”r_code
;

164 
”r_code
 = 
	`­p_fifo_put
(&
m_tx_fifo
, 
by‹
);

165 ià(
”r_code
 =ğ
NRF_SUCCESS
)

171 ià(!
	`Äf_drv_u¬t_tx_š_´og»ss
())

177 ià(
	`­p_fifo_g‘
(&
m_tx_fifo
, 
tx_bufãr
è=ğ
NRF_SUCCESS
)

179 
”r_code
 = 
	`Äf_drv_u¬t_tx
(
tx_bufãr
, 1);

184  
”r_code
;

185 
	}
}

187 
ušt32_t
 
	$­p_u¬t_şo£
()

189 
	`Äf_drv_u¬t_unš™
();

190  
NRF_SUCCESS
;

191 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\uart\retarget.c

13 #ià!
defšed
(
NRF_LOG_USES_RTT
) || NRF_LOG_USES_RTT != 1

14 #ià!
defšed
(
HAS_SIMPLE_UART_RETARGET
)

16 
	~<¡dio.h
>

17 
	~<¡dšt.h
>

18 
	~"­p_u¬t.h
"

19 
	~"nÜdic_commÚ.h
"

20 
	~"Äf_”rÜ.h
"

22 #ià!
defšed
(
__ICCARM__
)

23 
	s__FILE


25 
	mhªdË
;

29 
FILE
 
	g__¡dout
;

30 
FILE
 
	g__¡dš
;

33 #ià
defšed
(
__CC_ARM
è|| defšed(
__ICCARM__
)

34 
	$fg‘c
(
FILE
 * 
p_fe
)

36 
ušt8_t
 
šput
;

37 
	`­p_u¬t_g‘
(&
šput
è=ğ
NRF_ERROR_NOT_FOUND
)

41  
šput
;

42 
	}
}

45 
	$åutc
(
ch
, 
FILE
 * 
p_fe
)

47 
	`UNUSED_PARAMETER
(
p_fe
);

49 
	`UNUSED_VARIABLE
(
	`­p_u¬t_put
((
ušt8_t
)
ch
));

50  
ch
;

51 
	}
}

53 #–ià
defšed
(
__GNUC__
)

56 
	$_wr™e
(
fe
, cÚ¡ * 
p_ch¬
, 
Ën
)

58 
i
;

60 
	`UNUSED_PARAMETER
(
fe
);

62 
i
 = 0; i < 
Ën
; i++)

64 
	`UNUSED_VARIABLE
(
	`­p_u¬t_put
(*
p_ch¬
++));

67  
Ën
;

68 
	}
}

71 
	$_»ad
(
fe
, * 
p_ch¬
, 
Ën
)

73 
	`UNUSED_PARAMETER
(
fe
);

74 
	`­p_u¬t_g‘
((
ušt8_t
 *)
p_ch¬
è=ğ
NRF_ERROR_NOT_FOUND
)

80 
	}
}

83 #ià
defšed
(
__ICCARM__
)

85 
__ATTRIBUTES
 
size_t
 
	$__wr™e
(
fe
, cÚ¡ * 
p_ch¬
, 
size_t
 
Ën
)

87 
i
;

89 
	`UNUSED_PARAMETER
(
fe
);

91 
i
 = 0; i < 
Ën
; i++)

93 
	`UNUSED_VARIABLE
(
	`­p_u¬t_put
(*
p_ch¬
++));

96  
Ën
;

97 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\app_error.c

22 
	~"Äf.h
"

23 
	~<¡dio.h
>

24 
	~"­p_”rÜ.h
"

25 
	~"nÜdic_commÚ.h
"

26 
	~"sdk_”rÜs.h
"

27 
	~"Äf_log.h
"

29 #ifdeà
DEBUG


30 
	~"b¥.h
"

46 
	$­p_”rÜ_hªdËr
(
»t_code_t
 
”rÜ_code
, 
ušt32_t
 
lše_num
, cÚ¡ 
ušt8_t
 * 
p_fe_Çme
)

48 
”rÜ_šfo_t
 
”rÜ_šfo
 =

50 .
lše_num
 =†ine_num,

51 .
p_fe_Çme
 =…_file_name,

52 .
”r_code
 = 
”rÜ_code
,

54 
	`­p_”rÜ_çuÉ_hªdËr
(
NRF_FAULT_ID_SDK_ERROR
, 0, (
ušt32_t
)(&
”rÜ_šfo
));

56 
	`UNUSED_VARIABLE
(
”rÜ_šfo
);

57 
	}
}

60 
	$­p_”rÜ_hªdËr_b¬e
(
»t_code_t
 
”rÜ_code
)

62 
”rÜ_šfo_t
 
”rÜ_šfo
 =

64 .
lše_num
 = 0,

65 .
p_fe_Çme
 = 
NULL
,

66 .
”r_code
 = 
”rÜ_code
,

68 
	`­p_”rÜ_çuÉ_hªdËr
(
NRF_FAULT_ID_SDK_ERROR
, 0, (
ušt32_t
)(&
”rÜ_šfo
));

70 
	`UNUSED_VARIABLE
(
”rÜ_šfo
);

71 
	}
}

74 
	$­p_”rÜ_§ve_ªd_¡İ
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
)

79 
ušt32_t
 
çuÉ_id
;

80 
ušt32_t
 
pc
;

81 
ušt32_t
 
”rÜ_šfo
;

82 
as£¹_šfo_t
 * 
p_as£¹_šfo
;

83 
”rÜ_šfo_t
 * 
p_”rÜ_šfo
;

84 
»t_code_t
 
”r_code
;

85 
ušt32_t
 
lše_num
;

86 cÚ¡ 
ušt8_t
 * 
p_fe_Çme
;

87 } 
m_”rÜ_d©a
 = {0};

91 vŞ©
boŞ
 
loİ
 = 
Œue
;

92 
	`UNUSED_VARIABLE
(
loİ
);

94 
m_”rÜ_d©a
.
çuÉ_id
 = 
id
;

95 
m_”rÜ_d©a
.
pc
 =…c;

96 
m_”rÜ_d©a
.
”rÜ_šfo
 = 
šfo
;

98 
id
)

100 
NRF_FAULT_ID_SDK_ASSERT
:

101 
m_”rÜ_d©a
.
p_as£¹_šfo
 = (
as£¹_šfo_t
 *)
šfo
;

102 
m_”rÜ_d©a
.
lše_num
 = m_”rÜ_d©a.
p_as£¹_šfo
->line_num;

103 
m_”rÜ_d©a
.
p_fe_Çme
 = m_”rÜ_d©a.
p_as£¹_šfo
->p_file_name;

106 
NRF_FAULT_ID_SDK_ERROR
:

107 
m_”rÜ_d©a
.
p_”rÜ_šfo
 = (
”rÜ_šfo_t
 *)
šfo
;

108 
m_”rÜ_d©a
.
”r_code
 = m_”rÜ_d©a.
p_”rÜ_šfo
->err_code;

109 
m_”rÜ_d©a
.
lše_num
 = m_”rÜ_d©a.
p_”rÜ_šfo
->line_num;

110 
m_”rÜ_d©a
.
p_fe_Çme
 = m_”rÜ_d©a.
p_”rÜ_šfo
->p_file_name;

114 
	`UNUSED_VARIABLE
(
m_”rÜ_d©a
);

117 
	`__di§bË_œq
();

119 
loİ
);

121 
	`__’abË_œq
();

122 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\app_error.h

22 #iâdeà
APP_ERROR_H__


23 
	#APP_ERROR_H__


	)

25 
	~<¡dšt.h
>

26 
	~<¡dio.h
>

27 
	~<¡dboŞ.h
>

28 
	~"Äf.h
"

29 
	~"sdk_”rÜs.h
"

30 
	~"nÜdic_commÚ.h
"

31 
	~"Äf_log.h
"

32 
	~"­p_”rÜ_w—k.h
"

34 
	#NRF_FAULT_ID_SDK_RANGE_START
 0x00004000

	)

38 
	#NRF_FAULT_ID_SDK_ERROR
 
NRF_FAULT_ID_SDK_RANGE_START
 + 1

	)

39 
	#NRF_FAULT_ID_SDK_ASSERT
 
NRF_FAULT_ID_SDK_RANGE_START
 + 2

	)

46 
ušt16_t
 
	mlše_num
;

47 
ušt8_t
 cÚ¡ * 
	mp_fe_Çme
;

48 
ušt32_t
 
	m”r_code
;

49 } 
	t”rÜ_šfo_t
;

55 
ušt16_t
 
	mlše_num
;

56 
ušt8_t
 cÚ¡ * 
	mp_fe_Çme
;

57 } 
	tas£¹_šfo_t
;

65 
­p_”rÜ_hªdËr
(
ušt32_t
 
”rÜ_code
, ušt32_ˆ
lše_num
, cÚ¡ 
ušt8_t
 * 
p_fe_Çme
);

71 
­p_”rÜ_hªdËr_b¬e
(
»t_code_t
 
”rÜ_code
);

81 
­p_”rÜ_§ve_ªd_¡İ
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
);

94 
__INLINE
 
	$­p_”rÜ_log
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
)

96 
id
)

98 
NRF_FAULT_ID_SDK_ASSERT
:

99 
	`NRF_LOG
(
NRF_LOG_COLOR_RED
 "\n*** ASSERTION FAILED ***\n");

100 ià(((
as£¹_šfo_t
 *)(
šfo
))->
p_fe_Çme
)

102 
	`NRF_LOG_PRINTF
(
NRF_LOG_COLOR_WHITE
 "LšNumb”: %u\n", (è((
as£¹_šfo_t
 *)(
šfo
))->
lše_num
);

103 
	`NRF_LOG_PRINTF
("FName: %s\n", ((
as£¹_šfo_t
 *)(
šfo
))->
p_fe_Çme
);

105 
	`NRF_LOG_PRINTF
(
NRF_LOG_COLOR_DEFAULT
 "\n");

108 
NRF_FAULT_ID_SDK_ERROR
:

109 
	`NRF_LOG
(
NRF_LOG_COLOR_RED
 "\n*** APPLICATION ERROR *** \n" 
NRF_LOG_COLOR_WHITE
);

110 ià(((
”rÜ_šfo_t
 *)(
šfo
))->
p_fe_Çme
)

112 
	`NRF_LOG_PRINTF
("LšNumb”: %u\n", (è((
”rÜ_šfo_t
 *)(
šfo
))->
lše_num
);

113 
	`NRF_LOG_PRINTF
("FName: %s\n", ((
”rÜ_šfo_t
 *)(
šfo
))->
p_fe_Çme
);

115 
	`NRF_LOG_PRINTF
("E¼Ü Code: 0x%X\n" 
NRF_LOG_COLOR_DEFAULT
 "\n", (è((
”rÜ_šfo_t
 *)(
šfo
))->
”r_code
);

118 
	}
}

129 
__INLINE
 
	$­p_”rÜ_´št
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
)

131 
tmp
 = 
id
;

132 
	`´štf
("app_error_print():\r\n");

133 
	`´štf
("FauÉ id’tif›r: 0x%X\r\n", 
tmp
);

134 
	`´štf
("Prog¿m couÁ”: 0x%X\r\n", 
tmp
 = 
pc
);

135 
	`´štf
("FauÉ infÜm©iÚ: 0x%X\r\n", 
tmp
 = 
šfo
);

137 
id
)

139 
NRF_FAULT_ID_SDK_ASSERT
:

140 
	`´štf
("LšNumb”: %u\r\n", 
tmp
 = ((
as£¹_šfo_t
 *)(
šfo
))->
lše_num
);

141 
	`´štf
("FName: %s\r\n", ((
as£¹_šfo_t
 *)(
šfo
))->
p_fe_Çme
);

144 
NRF_FAULT_ID_SDK_ERROR
:

145 
	`´štf
("LšNumb”: %u\r\n", 
tmp
 = ((
”rÜ_šfo_t
 *)(
šfo
))->
lše_num
);

146 
	`´štf
("FName: %s\r\n", ((
”rÜ_šfo_t
 *)(
šfo
))->
p_fe_Çme
);

147 
	`´štf
("E¼Ü Code: 0x%X\r\n", 
tmp
 = ((
”rÜ_šfo_t
 *)(
šfo
))->
”r_code
);

150 
	}
}

158 #ifdeà
DEBUG


159 
	#APP_ERROR_HANDLER
(
ERR_CODE
) \

162 
	`­p_”rÜ_hªdËr
((
ERR_CODE
), 
__LINE__
, (
ušt8_t
*è
__FILE__
); \

163 } 0)

	)

165 
	#APP_ERROR_HANDLER
(
ERR_CODE
) \

168 
	`­p_”rÜ_hªdËr_b¬e
((
ERR_CODE
)); \

169 } 0)

	)

175 
	#APP_ERROR_CHECK
(
ERR_CODE
) \

178 cÚ¡ 
ušt32_t
 
LOCAL_ERR_CODE
 = (
ERR_CODE
); \

179 ià(
LOCAL_ERR_CODE
 !ğ
NRF_SUCCESS
) \

181 
	`APP_ERROR_HANDLER
(
LOCAL_ERR_CODE
); \

183 } 0)

	)

189 
	#APP_ERROR_CHECK_BOOL
(
BOOLEAN_VALUE
) \

192 cÚ¡ 
ušt32_t
 
LOCAL_BOOLEAN_VALUE
 = (
BOOLEAN_VALUE
); \

193 ià(!
LOCAL_BOOLEAN_VALUE
) \

195 
	`APP_ERROR_HANDLER
(0); \

197 } 0)

	)

	@E:\EmWorkspace\RingP\components\libraries\util\app_error_weak.c

13 
	~"­p_”rÜ.h
"

15 #ifdeà
DEBUG


16 
	~"b¥.h
"

25 
__WEAK
 
	$­p_”rÜ_çuÉ_hªdËr
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
)

28 #iâdeà
DEBUG


29 
	`NVIC_Sy¡emRe£t
();

32 #ifdeà
BSP_DEFINES_ONLY


33 
	`LEDS_ON
(
LEDS_MASK
);

35 
	`UNUSED_VARIABLE
(
	`b¥_šdiÿtiÚ_£t
(
BSP_INDICATE_FATAL_ERROR
));

46 
	`­p_”rÜ_§ve_ªd_¡İ
(
id
, 
pc
, 
šfo
);

49 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\app_util_platform.c

13 
	~"­p_ut_¶©fÜm.h
"

15 
ušt32_t
 
	gm_š_ü™iÿl_»giÚ
 = 0;

17 
	$­p_ut_di§bË_œq
()

19 
	`__di§bË_œq
();

20 
m_š_ü™iÿl_»giÚ
++;

21 
	}
}

23 
	$­p_ut_’abË_œq
()

25 
m_š_ü™iÿl_»giÚ
--;

26 ià(
m_š_ü™iÿl_»giÚ
 == 0)

28 
	`__’abË_œq
();

30 
	}
}

32 
	$­p_ut_ü™iÿl_»giÚ_’‹r
(
ušt8_t
 *
p_Ã¡ed
)

34 #ifdeà
NRF52


35 
	`ASSERT
(
APP_LEVEL_PRIVILEGED
 =ğ
	`´ivege_Ëv–_g‘
())

38 #ià
	`defšed
(
SOFTDEVICE_PRESENT
)

40 (è
	`sd_nvic_ü™iÿl_»giÚ_’‹r
(
p_Ã¡ed
);

42 
	`­p_ut_di§bË_œq
();

44 
	}
}

46 
	$­p_ut_ü™iÿl_»giÚ_ex™
(
ušt8_t
 
Ã¡ed
)

48 #ifdeà
NRF52


49 
	`ASSERT
(
APP_LEVEL_PRIVILEGED
 =ğ
	`´ivege_Ëv–_g‘
())

52 #ià
	`defšed
(
SOFTDEVICE_PRESENT
)

54 (è
	`sd_nvic_ü™iÿl_»giÚ_ex™
(
Ã¡ed
);

56 
	`­p_ut_’abË_œq
();

58 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\app_util_platform.h

22 #iâdeà
APP_UTIL_PLATFORM_H__


23 
	#APP_UTIL_PLATFORM_H__


	)

25 
	~<¡dšt.h
>

26 
	~"comp”_ab¡¿ùiÚ.h
"

27 
	~"Äf.h
"

28 #ifdeà
SOFTDEVICE_PRESENT


29 
	~"Äf_soc.h
"

30 
	~"Äf_nvic.h
"

32 
	~"Äf_as£¹.h
"

33 
	~"­p_”rÜ.h
"

35 #ià
defšed
(
NRF51
)

36 
	#_PRIO_SD_HIGH
 0

	)

37 
	#_PRIO_APP_HIGH
 1

	)

38 
	#_PRIO_APP_MID
 1

	)

39 
	#_PRIO_SD_LOW
 2

	)

40 
	#_PRIO_APP_LOW
 3

	)

41 
	#_PRIO_APP_LOWEST
 3

	)

42 
	#_PRIO_THREAD
 4

	)

43 #–ià
defšed
(
NRF52
)

44 
	#_PRIO_SD_HIGH
 0

	)

45 
	#_PRIO_SD_MID
 1

	)

46 
	#_PRIO_APP_HIGH
 2

	)

47 
	#_PRIO_APP_MID
 3

	)

48 
	#_PRIO_SD_LOW
 4

	)

49 
	#_PRIO_SD_LOWEST
 5

	)

50 
	#_PRIO_APP_LOW
 6

	)

51 
	#_PRIO_APP_LOWEST
 7

	)

52 
	#_PRIO_THREAD
 15

	)

60 #ifdeà
SOFTDEVICE_PRESENT


61 
	mAPP_IRQ_PRIORITY_HIGHEST
 = 
_PRIO_SD_HIGH
,

63 
	mAPP_IRQ_PRIORITY_HIGHEST
 = 
_PRIO_APP_HIGH
,

65 
	mAPP_IRQ_PRIORITY_HIGH
 = 
_PRIO_APP_HIGH
,

66 #iâdeà
SOFTDEVICE_PRESENT


67 
	mAPP_IRQ_PRIORITY_MID
 = 
_PRIO_SD_LOW
,

69 
	mAPP_IRQ_PRIORITY_MID
 = 
_PRIO_APP_MID
,

71 
	mAPP_IRQ_PRIORITY_LOW
 = 
_PRIO_APP_LOW
,

72 
	mAPP_IRQ_PRIORITY_LOWEST
 = 
_PRIO_APP_LOWEST
,

73 
	mAPP_IRQ_PRIORITY_THREAD
 = 
_PRIO_THREAD


74 } 
	t­p_œq_´iÜ™y_t
;

79 
	mAPP_LEVEL_UNPRIVILEGED
,

80 
	mAPP_LEVEL_PRIVILEGED


81 } 
	t­p_Ëv–_t
;

84 
	#EXTERNAL_INT_VECTOR_OFFSET
 16

	)

87 
	#PACKED
(
TYPE
è
__·cked
 
	)
TYPE

89 
­p_ut_ü™iÿl_»giÚ_’‹r
 (
ušt8_t
 *
p_Ã¡ed
);

90 
­p_ut_ü™iÿl_»giÚ_ex™
 (
ušt8_t
 
Ã¡ed
);

98 #ifdeà
SOFTDEVICE_PRESENT


99 
	#CRITICAL_REGION_ENTER
() \

101 
ušt8_t
 
__CR_NESTED
 = 0; \

102 
	`­p_ut_ü™iÿl_»giÚ_’‹r
(&
__CR_NESTED
);

	)

104 
	#CRITICAL_REGION_ENTER
(è
	`­p_ut_ü™iÿl_»giÚ_’‹r
(
NULL
)

	)

113 #ifdeà
SOFTDEVICE_PRESENT


114 
	#CRITICAL_REGION_EXIT
() \

115 
	`­p_ut_ü™iÿl_»giÚ_ex™
(
__CR_NESTED
); \

116 }

	)

118 
	#CRITICAL_REGION_EXIT
(è
	`­p_ut_ü™iÿl_»giÚ_ex™
(0)

	)

122 #iâdeà
IPSR_ISR_Msk


123 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

130 #ià
defšed
(
__CC_ARM
)

131 
	#ANON_UNIONS_ENABLE
 
	`_P¿gma
("push") \

132 
	`_P¿gma
("ªÚ_uniÚs")

	)

133 #–ià
defšed
(
__ICCARM__
)

134 
	#ANON_UNIONS_ENABLE
 
	`_P¿gma
("Ïnguageóx‹nded")

	)

136 
	#ANON_UNIONS_ENABLE


	)

144 #ià
defšed
(
__CC_ARM
)

145 
	#ANON_UNIONS_DISABLE
 
	`_P¿gma
("pİ")

	)

146 #–ià
defšed
(
__ICCARM__
)

147 
	#ANON_UNIONS_DISABLE


	)

150 
	#ANON_UNIONS_DISABLE


	)

157 #iâdeà
CONTROL_nPRIV_Msk


158 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

168 
__INLINE
 
ušt8_t
 
cu¼’t_št_´iÜ™y_g‘
()

170 
ušt32_t
 
	gi¤_veùÜ_num
 = 
__g‘_IPSR
(è& 
IPSR_ISR_Msk
 ;

171 ià(
	gi¤_veùÜ_num
 > 0)

173 
št32_t
 
	gœq_ty³
 = ((št32_t)
i¤_veùÜ_num
 - 
EXTERNAL_INT_VECTOR_OFFSET
);

174  (
NVIC_G‘PriÜ™y
((
IRQn_Ty³
)
œq_ty³
) & 0xFF);

178  
	gAPP_IRQ_PRIORITY_THREAD
;

188 
__INLINE
 
ušt8_t
 
´ivege_Ëv–_g‘
()

190 #ià
defšed
(
NRF51
)

192  
	gAPP_LEVEL_PRIVILEGED
;

193 #–ià
defšed
(
NRF52
)

194 
ušt32_t
 
	gi¤_veùÜ_num
 = 
__g‘_IPSR
(è& 
IPSR_ISR_Msk
 ;

195 ià(0 =ğ
i¤_veùÜ_num
)

198 
št32_t
 
cÚŒŞ
 = 
__g‘_CONTROL
();

199  
	gcÚŒŞ
 & 
	gCONTROL_nPRIV_Msk
 ? 
	gAPP_LEVEL_UNPRIVILEGED
 : 
APP_LEVEL_PRIVILEGED
;

204  
	gAPP_LEVEL_PRIVILEGED
;

	@E:\EmWorkspace\RingP\components\libraries\util\nordic_common.h

16 #iâdeà
NORDIC_COMMON_H__


17 
	#NORDIC_COMMON_H__


	)

21 
	#MSB_32
(
a
è((×è& 0xFF000000è>> 24)

	)

23 
	#LSB_32
(
a
è(×è& 0x000000FF)

	)

27 
	#MSB_16
(
a
è((×è& 0xFF00è>> 8)

	)

29 
	#LSB_16
(
a
è(×è& 0x00FF)

	)

33 
	#MIN
(
a
, 
b
è(×è< (bè? (aè: (b))

	)

36 
	#MAX
(
a
, 
b
è(×è< (bè? (bè: (a))

	)

40 
	#CONCAT_2
(
p1
, 
p2
èp1##
	)
p2

43 
	#CONCAT_3
(
p1
, 
p2
, 
p3
èp1##p2##
	)
p3

50 
	#SET_BIT
(
W
,
B
è((Wè|ğ(
ušt32_t
)(1U << (B)))

	)

58 
	#CLR_BIT
(
W
, 
B
è((Wè&ğ(~((
ušt32_t
)1 << (B))))

	)

69 
	#IS_SET
(
W
,
B
è(((Wè>> (B)è& 1)

	)

71 
	#BIT_0
 0x01

	)

72 
	#BIT_1
 0x02

	)

73 
	#BIT_2
 0x04

	)

74 
	#BIT_3
 0x08

	)

75 
	#BIT_4
 0x10

	)

76 
	#BIT_5
 0x20

	)

77 
	#BIT_6
 0x40

	)

78 
	#BIT_7
 0x80

	)

79 
	#BIT_8
 0x0100

	)

80 
	#BIT_9
 0x0200

	)

81 
	#BIT_10
 0x0400

	)

82 
	#BIT_11
 0x0800

	)

83 
	#BIT_12
 0x1000

	)

84 
	#BIT_13
 0x2000

	)

85 
	#BIT_14
 0x4000

	)

86 
	#BIT_15
 0x8000

	)

87 
	#BIT_16
 0x00010000

	)

88 
	#BIT_17
 0x00020000

	)

89 
	#BIT_18
 0x00040000

	)

90 
	#BIT_19
 0x00080000

	)

91 
	#BIT_20
 0x00100000

	)

92 
	#BIT_21
 0x00200000

	)

93 
	#BIT_22
 0x00400000

	)

94 
	#BIT_23
 0x00800000

	)

95 
	#BIT_24
 0x01000000

	)

96 
	#BIT_25
 0x02000000

	)

97 
	#BIT_26
 0x04000000

	)

98 
	#BIT_27
 0x08000000

	)

99 
	#BIT_28
 0x10000000

	)

100 
	#BIT_29
 0x20000000

	)

101 
	#BIT_30
 0x40000000

	)

102 
	#BIT_31
 0x80000000

	)

104 
	#UNUSED_VARIABLE
(
X
è(()(X))

	)

105 
	#UNUSED_PARAMETER
(
X
è
	`UNUSED_VARIABLE
(X)

	)

106 
	#UNUSED_RETURN_VALUE
(
X
è
	`UNUSED_VARIABLE
(X)

	)

	@E:\EmWorkspace\RingP\components\libraries\util\nrf_assert.c

12 
	~"Äf_as£¹.h
"

13 
	~"­p_”rÜ.h
"

14 
	~"nÜdic_commÚ.h
"

16 #ià
defšed
(
DEBUG_NRF
)

17 
	$as£¹_Äf_ÿÎback
(
ušt16_t
 
lše_num
, cÚ¡ 
ušt8_t
 * 
fe_Çme
)

19 
as£¹_šfo_t
 
as£¹_šfo
 =

21 .
lše_num
 =†ine_num,

22 .
p_fe_Çme
 = 
fe_Çme
,

24 
	`­p_”rÜ_çuÉ_hªdËr
(
NRF_FAULT_ID_SDK_ASSERT
, 0, (
ušt32_t
)(&
as£¹_šfo
));

26 
	`UNUSED_VARIABLE
(
as£¹_šfo
);

27 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\nrf_assert.h

14 #iâdeà
NRF_ASSERT_H_


15 
	#NRF_ASSERT_H_


	)

17 
	~<¡dšt.h
>

18 
	~"Äf.h
"

19 
	~"­p_”rÜ.h
"

21 #ià
defšed
(
DEBUG_NRF
è|| defšed(
DEBUG_NRF_USER
)

39 
as£¹_Äf_ÿÎback
(
ušt16_t
 
lše_num
, cÚ¡ 
ušt8_t
 *
fe_Çme
);

47 
	#ASSERT
(
ex´
) \

48 ià(
ex´
) \

53 
	`as£¹_Äf_ÿÎback
((
ušt16_t
)
__LINE__
, (
ušt8_t
 *)
__FILE__
); \

54 }

	)

56 
	#ASSERT
(
ex´
)

57 
__WEAK
 
	`as£¹_Äf_ÿÎback
(
ušt16_t
 
lše_num
, cÚ¡ 
ušt8_t
 *
fe_Çme
);

	)

	@E:\EmWorkspace\RingP\components\libraries\util\nrf_log.c

1 
	~"Äf.h
"

2 
	~"Äf_log.h
"

3 
	~"Äf_”rÜ.h
"

4 
	~<¡d¬g.h
>

5 
	~<¡ršg.h
>

6 
	~<¡dio.h
>

8 #ià
defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

10 
	~<SEGGER_RTT_CÚf.h
>

11 
	~<SEGGER_RTT.h
>

13 
	gbuf_nÜm®_up
[
BUFFER_SIZE_UP
];

14 
	gbuf_down
[
BUFFER_SIZE_DOWN
];

16 
ušt32_t
 
	$log_¹t_š™
()

18 
boŞ
 
š™Ÿlized
 = 
çl£
;

19 ià(
š™Ÿlized
)

21  
NRF_SUCCESS
;

24 ià(
	`SEGGER_RTT_CÚfigUpBufãr
(
LOG_TERMINAL_NORMAL
,

26 
buf_nÜm®_up
,

27 
BUFFER_SIZE_UP
,

28 
SEGGER_RTT_MODE_NO_BLOCK_TRIM


32  
NRF_ERROR_INVALID_STATE
;

35 ià(
	`SEGGER_RTT_CÚfigDownBufãr
(
LOG_TERMINAL_INPUT
,

37 
buf_down
,

38 
BUFFER_SIZE_DOWN
,

39 
SEGGER_RTT_MODE_NO_BLOCK_SKIP


43  
NRF_ERROR_INVALID_STATE
;

46 
š™Ÿlized
 = 
Œue
;

48  
NRF_SUCCESS
;

49 
	}
}

52 
SEGGER_RTT_v´štf
(
BufãrIndex
, cÚ¡ * 
sFÜm©
, 
va_li¡
 * 
pP¬amLi¡
);

54 
	$log_¹t_´štf
(
‹rmš®_šdex
, * 
fÜm©_msg
, ...)

57 
va_li¡
 
p_¬gs
;

58 
	`va_¡¬t
(
p_¬gs
, 
fÜm©_msg
);

59 ()
	`SEGGER_RTT_v´štf
(
‹rmš®_šdex
, 
fÜm©_msg
, &
p_¬gs
);

60 
	`va_’d
(
p_¬gs
);

62 
	}
}

64 
__INLINE
 
	$log_¹t_wr™e_¡ršg
(
‹rmš®_šdex
, 
num_¬gs
, ...)

66 cÚ¡ * 
msg
;

68 
va_li¡
 
p_¬gs
;

69 
	`va_¡¬t
(
p_¬gs
, 
num_¬gs
);

72 
i
 = 0; i < 
num_¬gs
; i++)

75 
msg
 = 
	`va_¬g
(
p_¬gs
, const *);

77 ()
	`SEGGER_RTT_Wr™eSŒšg
(
‹rmš®_šdex
, 
msg
);

79 
	`va_’d
(
p_¬gs
);

80 
	}
}

82 
	$log_¹t_wr™e_hex
(
‹rmš®_šdex
, 
ušt32_t
 
v®ue
)

84 
‹mp
[11];

85 
‹mp
[0] = '0';

86 
‹mp
[1] = 'x';

87 
‹mp
[10] = 0;

88 
ušt8_t
 
nibbË
;

89 
ušt8_t
 
i
 = 8;

91 
i
-- != 0)

93 
nibbË
 = (
v®ue
 >> (4 * 
i
)) & 0x0F;

94 
‹mp
[9-
i
] = (
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble);

97 ()
	`SEGGER_RTT_Wr™eSŒšg
(
‹rmš®_šdex
, 
‹mp
);

98 
	}
}

100 
	$log_¹t_wr™e_hex_ch¬
(
‹rmš®_šdex
, 
ušt8_t
 
v®ue
)

102 
‹mp
[3];

103 
‹mp
[2] = 0;

104 
ušt8_t
 
nibbË
;

105 
ušt8_t
 
i
 = 2;

107 
i
-- != 0)

109 
nibbË
 = (
v®ue
 >> (4 * 
i
)) & 0x0F;

110 
‹mp
[1-
i
] = (
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble);

113 ()
	`SEGGER_RTT_Wr™eSŒšg
(
‹rmš®_šdex
, 
‹mp
);

114 
	}
}

116 
__INLINE
 
	$log_¹t_has_šput
()

118  
	`SEGGER_RTT_HasKey
();

119 
	}
}

121 
ušt32_t
 
	$log_¹t_»ad_šput
(* 
c
)

123 
r
;

125 
r
 = 
	`SEGGER_RTT_R—d
(
LOG_TERMINAL_INPUT
, 
c
, 1);

126 ià(
r
 == 1)

127  
NRF_SUCCESS
;

129  
NRF_ERROR_NULL
;

130 
	}
}

132 #–ià
defšed
(
NRF_LOG_USES_UART
) && NRF_LOG_USES_UART == 1

134 
	~"­p_u¬t.h
"

135 
	~"­p_”rÜ.h
"

136 
	~<¡dio.h
>

137 
	~<¡ršg.h
>

138 
	~"Äf.h
"

141 
	#MAX_TEST_DATA_BYTES
 (15Uè

	)

142 
	#UART_TX_BUF_SIZE
 512

	)

143 
	#UART_RX_BUF_SIZE
 1

	)

145 
ušt8_t
 
	gm_u¬t_d©a
;

146 
boŞ
 
	gm_u¬t_has_šput
;

148 
	$u¬t_”rÜ_cb
(
­p_u¬t_evt_t
 * 
p_ev’t
)

150 ià(
p_ev’t
->
evt_ty³
 =ğ
APP_UART_COMMUNICATION_ERROR
)

152 
	`APP_ERROR_HANDLER
(
p_ev’t
->
d©a
.
”rÜ_communiÿtiÚ
);

154 ià(
p_ev’t
->
evt_ty³
 =ğ
APP_UART_FIFO_ERROR
)

156 
	`APP_ERROR_HANDLER
(
p_ev’t
->
d©a
.
”rÜ_code
);

158 
	}
}

160 
ušt32_t
 
	$log_u¬t_š™
()

162 
boŞ
 
š™Ÿlized
 = 
çl£
;

163 ià(
š™Ÿlized
)

165  
NRF_SUCCESS
;

168 
ušt32_t
 
”r_code
;

169 cÚ¡ 
­p_u¬t_comm_·¿ms_t
 
comm_·¿ms
 =

171 
RX_PIN_NUMBER
,

172 
TX_PIN_NUMBER
,

173 
RTS_PIN_NUMBER
,

174 
CTS_PIN_NUMBER
,

175 
APP_UART_FLOW_CONTROL_ENABLED
,

176 
çl£
,

177 
UART_BAUDRATE_BAUDRATE_Baud115200


180 
	`APP_UART_FIFO_INIT
(&
comm_·¿ms
,

181 
UART_RX_BUF_SIZE
,

182 
UART_TX_BUF_SIZE
,

183 
u¬t_”rÜ_cb
,

184 
APP_IRQ_PRIORITY_LOW
,

185 
”r_code
);

187 
š™Ÿlized
 = 
Œue
;

189  
”r_code
;

190 
	}
}

193 
	$log_u¬t_´štf
(cÚ¡ * 
fÜm©_msg
, ...)

195 
va_li¡
 
p_¬gs
;

196 
	`va_¡¬t
(
p_¬gs
, 
fÜm©_msg
);

197 ()
	`v´štf
(
fÜm©_msg
, 
p_¬gs
);

198 
	`va_’d
(
p_¬gs
);

199 
	}
}

201 
__INLINE
 
	$log_u¬t_wr™e_¡ršg_mªy
(
num_¬gs
, ...)

203 cÚ¡ * 
msg
;

204 
va_li¡
 
p_¬gs
;

205 
	`va_¡¬t
(
p_¬gs
, 
num_¬gs
);

207 
i
 = 0; i < 
num_¬gs
; i++)

209 
msg
 = 
	`va_¬g
(
p_¬gs
, const *);

210 
	`log_u¬t_wr™e_¡ršg
(
msg
);

212 
	`va_’d
(
p_¬gs
);

213 
	}
}

215 
__INLINE
 
	$log_u¬t_wr™e_¡ršg
(cÚ¡ * 
msg
)

217  *
msg
 )

219 ()
	`­p_u¬t_put
(*
msg
++);

221 
	}
}

224 
	$log_u¬t_wr™e_hex
(
ušt32_t
 
v®ue
)

226 
ušt8_t
 
nibbË
;

227 
ušt8_t
 
i
 = 8;

229 ()
	`­p_u¬t_put
('0');

230 ()
	`­p_u¬t_put
('x');

231  
i
-- != 0 )

233 
nibbË
 = (
v®ue
 >> (4 * 
i
)) & 0x0F;

234 ()
	`­p_u¬t_put
Ğ(
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble) );

236 
	}
}

238 
	$log_u¬t_wr™e_hex_ch¬
(
ušt8_t
 
c
)

240 
ušt8_t
 
nibbË
;

241 
ušt8_t
 
i
 = 2;

243  
i
-- != 0 )

245 
nibbË
 = (
c
 >> (4 * 
i
)) & 0x0F;

246 ()
	`­p_u¬t_put
Ğ(
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble) );

248 
	}
}

250 
__INLINE
 
	$log_u¬t_has_šput
()

252 ià(
m_u¬t_has_šput
)  1;

253 ià(
	`­p_u¬t_g‘
(&
m_u¬t_d©a
è=ğ
NRF_SUCCESS
)

255 
m_u¬t_has_šput
 = 
Œue
;

259 
	}
}

261 
ušt32_t
 
	$log_u¬t_»ad_šput
(* 
c
)

263 ià(
m_u¬t_has_šput
)

265 *
c
 = ()
m_u¬t_d©a
;

266 
m_u¬t_has_šput
 = 
çl£
;

267  
NRF_SUCCESS
;

269 ià(
	`­p_u¬t_g‘
((
ušt8_t
 *)
c
è=ğ
NRF_SUCCESS
)

271  
NRF_SUCCESS
;

273  
NRF_ERROR_NULL
;

274 
	}
}

276 #–ià
defšed
(
NRF_LOG_USES_RAW_UART
) && NRF_LOG_USES_RAW_UART == 1

278 
	~"­p_u¬t.h
"

279 
	~<¡dio.h
>

280 
	~<¡ršg.h
>

281 
	~"b¥.h
"

283 
ušt32_t
 
	$log_¿w_u¬t_š™
()

286 
NRF_UART0
->
ENABLE
 = 
UART_ENABLE_ENABLE_Di§bËd
;

289 
	`Äf_gpio_cfg_ouut
Ğ
TX_PIN_NUMBER
 );

290 
	`Äf_gpio_cfg_šput
(
RX_PIN_NUMBER
, 
NRF_GPIO_PIN_NOPULL
);

293 
NRF_UART0
->
PSELTXD
 = 
TX_PIN_NUMBER
;

294 
NRF_UART0
->
BAUDRATE
 = 
UART0_CONFIG_BAUDRATE
;

296 
NRF_UART0
->
PSELRTS
 = 0xFFFFFFFF;

297 
NRF_UART0
->
PSELCTS
 = 0xFFFFFFFF;

300 
NRF_UART0
->
CONFIG
 = (
UART_CONFIG_PARITY_Exşuded
 << 
UART_CONFIG_PARITY_Pos
 );

301 
NRF_UART0
->
CONFIG
 |ğ(
UART_CONFIG_HWFC_Di§bËd
 << 
UART_CONFIG_HWFC_Pos
 );

304 
NRF_UART0
->
ENABLE
 = 
UART_ENABLE_ENABLE_EÇbËd
;

305 
NRF_UART0
->
INTENSET
 = 0;

306 
NRF_UART0
->
TASKS_STARTTX
 = 1;

307 
NRF_UART0
->
TASKS_STARTRX
 = 1;

309  
NRF_SUCCESS
;

310 
	}
}

312 
	$log_¿w_u¬t_´štf
(cÚ¡ * 
fÜm©_msg
, ...)

314 
bufãr
[256];

316 
va_li¡
 
p_¬gs
;

317 
	`va_¡¬t
(
p_¬gs
, 
fÜm©_msg
);

318 
	`¥rštf
(
bufãr
, 
fÜm©_msg
, 
p_¬gs
);

319 
	`va_’d
(
p_¬gs
);

321 
	`log_¿w_u¬t_wr™e_¡ršg
(
bufãr
);

322 
	}
}

324 
__INLINE
 
	$log_¿w_u¬t_wr™e_ch¬
(cÚ¡ 
c
)

326 
NRF_UART0
->
TXD
 = 
c
;

327  
NRF_UART0
->
EVENTS_TXDRDY
 != 1 );

328 
NRF_UART0
->
EVENTS_TXDRDY
 = 0;

329 
	}
}

331 
__INLINE
 
	$log_¿w_u¬t_wr™e_¡ršg_mªy
(
num_¬gs
, ...)

334 cÚ¡ * 
msg
;

335 
va_li¡
 
p_¬gs
;

336 
	`va_¡¬t
(
p_¬gs
, 
num_¬gs
);

338 
i
 = 0; i < 
num_¬gs
; i++)

340 
msg
 = 
	`va_¬g
(
p_¬gs
, const *);

341 
	`log_¿w_u¬t_wr™e_¡ršg
(
msg
);

343 
	`va_’d
(
p_¬gs
);

344 
	}
}

346 
__INLINE
 
	$log_¿w_u¬t_wr™e_¡ršg
(cÚ¡ * 
msg
)

348  *
msg
 )

350 
NRF_UART0
->
TXD
 = *
msg
++;

351  
NRF_UART0
->
EVENTS_TXDRDY
 != 1 );

352 
NRF_UART0
->
EVENTS_TXDRDY
 = 0;

354 
	}
}

356 
	$log_¿w_u¬t_wr™e_hex
(
ušt32_t
 
v®ue
)

358 
ušt8_t
 
nibbË
;

359 
ušt8_t
 
i
 = 8;

361 
	`log_¿w_u¬t_wr™e_¡ršg
( "0x" );

362  
i
-- != 0 )

364 
nibbË
 = (
v®ue
 >> (4 * 
i
)) & 0x0F;

365 
	`log_¿w_u¬t_wr™e_ch¬
Ğ(
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble) );

367 
	}
}

369 
	$log_¿w_u¬t_wr™e_hex_ch¬
(
ušt8_t
 
c
)

371 
ušt8_t
 
nibbË
;

372 
ušt8_t
 
i
 = 2;

374  
i
-- != 0 )

376 
nibbË
 = (
c
 >> (4 * 
i
)) & 0x0F;

377 
	`log_¿w_u¬t_wr™e_hex
Ğ(
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble) );

379 
	}
}

381 
__INLINE
 
	$log_¿w_u¬t_has_šput
()

384 
	}
}

386 
ušt32_t
 
	$log_¿w_u¬t_»ad_šput
(* 
c
)

388  
NRF_ERROR_NULL
;

389 
	}
}

394 cÚ¡ * 
	$log_hex_ch¬
(cÚ¡ 
c
)

396 vŞ©
hex_¡ršg
[3];

397 
hex_¡ršg
[2] = 0;

398 
ušt8_t
 
nibbË
;

399 
ušt8_t
 
i
 = 2;

400 
i
-- != 0)

402 
nibbË
 = (
c
 >> (4 * 
i
)) & 0x0F;

403 
hex_¡ršg
[1-
i
] = (
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble);

405  (cÚ¡ *è
hex_¡ršg
;

406 
	}
}

408 cÚ¡ * 
	$log_hex
(
ušt32_t
 
v®ue
)

410 vŞ©
hex_¡ršg
[11];

411 
hex_¡ršg
[0] = '0';

412 
hex_¡ršg
[1] = 'x';

413 
hex_¡ršg
[10] = 0;

414 
ušt8_t
 
nibbË
;

415 
ušt8_t
 
i
 = 8;

417 
i
-- != 0)

419 
nibbË
 = (
v®ue
 >> (4 * 
i
)) & 0x0F;

420 
hex_¡ršg
[9-
i
] = (
nibbË
 > 9) ? ('A' +‚ibble - 10) : ('0' +‚ibble);

423  (cÚ¡ *)
hex_¡ršg
;

424 
	}
}

	@E:\EmWorkspace\RingP\components\libraries\util\nrf_log.h

1 #iâdeà
NRF_LOG_H_


2 
	#NRF_LOG_H_


	)

4 #iâdeà
DOXYGEN


6 
	~<¡dšt.h
>

7 
	~<¡d¬g.h
>

8 
	~<­p_ut.h
>

10 #iâdeà
NRF_LOG_USES_RTT


11 
	#NRF_LOG_USES_RTT
 0

	)

14 #iâdeà
NRF_LOG_USES_UART


15 
	#NRF_LOG_USES_UART
 0

	)

18 #iâdeà
NRF_LOG_USES_RAW_UART


19 
	#NRF_LOG_USES_RAW_UART
 0

	)

22 #iâdeà
NRF_LOG_USES_COLORS


23 
	#NRF_LOG_USES_COLORS
 1

	)

26 #ià
NRF_LOG_USES_COLORS
 == 1

27 
	#NRF_LOG_COLOR_DEFAULT
 "\x1B[0m"

	)

28 
	#NRF_LOG_COLOR_BLACK
 "\x1B[1;30m"

	)

29 
	#NRF_LOG_COLOR_RED
 "\x1B[1;31m"

	)

30 
	#NRF_LOG_COLOR_GREEN
 "\x1B[1;32m"

	)

31 
	#NRF_LOG_COLOR_YELLOW
 "\x1B[1;33m"

	)

32 
	#NRF_LOG_COLOR_BLUE
 "\x1B[1;34m"

	)

33 
	#NRF_LOG_COLOR_MAGENTA
 "\x1B[1;35m"

	)

34 
	#NRF_LOG_COLOR_CYAN
 "\x1B[1;36m"

	)

35 
	#NRF_LOG_COLOR_WHITE
 "\x1B[1;37m"

	)

37 
	#NRF_LOG_COLOR_DEFAULT


	)

38 
	#NRF_LOG_COLOR_BLACK


	)

39 
	#NRF_LOG_COLOR_RED


	)

40 
	#NRF_LOG_COLOR_GREEN


	)

41 
	#NRF_LOG_COLOR_YELLOW


	)

42 
	#NRF_LOG_COLOR_BLUE


	)

43 
	#NRF_LOG_COLOR_MAGENTA


	)

44 
	#NRF_LOG_COLOR_CYAN


	)

45 
	#NRF_LOG_COLOR_WHITE


	)

48 #ià
defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

50 
	#LOG_TERMINAL_NORMAL
 (0)

	)

51 
	#LOG_TERMINAL_ERROR
 (1)

	)

52 
	#LOG_TERMINAL_INPUT
 (0)

	)

66 
ušt32_t
 
log_¹t_š™
();

86 
log_¹t_´štf
(
‹rmš®_šdex
, * 
fÜm©_msg
, ...);

104 
log_¹t_wr™e_¡ršg
(
‹rmš®_šdex
, 
num_¬gs
, ...);

120 
log_¹t_wr™e_hex
(
‹rmš®_šdex
, 
ušt32_t
 
v®ue
);

136 
log_¹t_wr™e_hex_ch¬
(
‹rmš®_šdex
, 
ušt8_t
 
v®ue
);

147 
log_¹t_has_šput
();

160 
ušt32_t
 
log_¹t_»ad_šput
(* 
p_ch¬
);

162 
	#NRF_LOG_INIT
(è
	`log_¹t_š™
(è

	)

164 
	#NRF_LOG_PRINTF
(...è
	`log_¹t_´štf
(
LOG_TERMINAL_NORMAL
, ##
__VA_ARGS__
è

	)

165 
	#NRF_LOG_PRINTF_DEBUG
(...è
	`log_¹t_´štf
(
LOG_TERMINAL_NORMAL
, ##
__VA_ARGS__
è

	)

166 
	#NRF_LOG_PRINTF_ERROR
(...è
	`log_¹t_´štf
(
LOG_TERMINAL_ERROR
, ##
__VA_ARGS__
è

	)

168 
	#NRF_LOG
(...è
	`log_¹t_wr™e_¡ršg
(
LOG_TERMINAL_NORMAL
, 
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

169 
	#NRF_LOG_DEBUG
(...è
	`log_¹t_wr™e_¡ršg
(
LOG_TERMINAL_NORMAL
, 
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

170 
	#NRF_LOG_ERROR
(...è
	`log_¹t_wr™e_¡ršg
(
LOG_TERMINAL_ERROR
, 
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

172 
	#NRF_LOG_HEX
(
v®
è
	`log_¹t_wr™e_hex
(
LOG_TERMINAL_NORMAL
, v®è

	)

173 
	#NRF_LOG_HEX_DEBUG
(
v®
è
	`log_¹t_wr™e_hex
(
LOG_TERMINAL_NORMAL
, v®è

	)

174 
	#NRF_LOG_HEX_ERROR
(
v®
è
	`log_¹t_wr™e_hex
(
LOG_TERMINAL_ERROR
, v®è

	)

176 
	#NRF_LOG_HEX_CHAR
(
v®
è
	`log_¹t_wr™e_hex_ch¬
(
LOG_TERMINAL_NORMAL
, v®è

	)

177 
	#NRF_LOG_HEX_CHAR_DEBUG
(
v®
è
	`log_¹t_wr™e_hex_ch¬
(
LOG_TERMINAL_NORMAL
, v®è

	)

178 
	#NRF_LOG_HEX_CHAR_ERROR
(
v®
è
	`log_¹t_wr™e_hex_ch¬
(
LOG_TERMINAL_ERROR
, v®è

	)

180 
	#NRF_LOG_HAS_INPUT
(è
	`log_¹t_has_šput
(è

	)

181 
	#NRF_LOG_READ_INPUT
(
p_ch¬
è
	`log_¹t_»ad_šput
Õ_ch¬è

	)

183 #ià!
defšed
(
DEBUG
è&& !defšed(
DOXYGEN
)

185 #undeà
NRF_LOG_DEBUG


186 
	#NRF_LOG_DEBUG
(...)

	)

188 #undeà
NRF_LOG_STR_DEBUG


189 
	#NRF_LOG_STR_DEBUG
(...)

	)

191 #undeà
NRF_LOG_HEX_DEBUG


192 
	#NRF_LOG_HEX_DEBUG
(...)

	)

194 #undeà
NRF_LOG_HEX_CHAR_DEBUG


195 
	#NRF_LOG_HEX_CHAR_DEBUG
(...)

	)

199 #–ià
defšed
(
NRF_LOG_USES_UART
) && NRF_LOG_USES_UART == 1

210 
ušt32_t
 
log_u¬t_š™
();

231 
log_u¬t_´štf
(cÚ¡ * 
fÜm©_msg
, ...);

239 
log_u¬t_wr™e_ch¬
(cÚ¡ 
c
);

255 
log_u¬t_wr™e_¡ršg_mªy
(
num_¬gs
, ...);

272 
log_u¬t_wr™e_¡ršg
(cÚ¡ * 
msg
);

292 
log_u¬t_wr™e_hex
(
ušt32_t
 
v®ue
);

310 
log_u¬t_wr™e_hex_ch¬
(
ušt8_t
 
c
);

321 
log_u¬t_has_šput
();

334 
ušt32_t
 
log_u¬t_»ad_šput
(* 
p_ch¬
);

337 
	#NRF_LOG_INIT
(è
	`log_u¬t_š™
(è

	)

339 
	#NRF_LOG_PRINTF
(...è
	`log_u¬t_´štf
(
__VA_ARGS__
è

	)

340 
	#NRF_LOG_PRINTF_DEBUG
(...è
	`log_u¬t_´štf
(
__VA_ARGS__
è

	)

341 
	#NRF_LOG_PRINTF_ERROR
(...è
	`log_u¬t_´štf
(
__VA_ARGS__
è

	)

343 
	#NRF_LOG
(...è
	`log_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

344 
	#NRF_LOG_DEBUG
(...è
	`log_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

345 
	#NRF_LOG_ERROR
(...è
	`log_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

347 
	#NRF_LOG_HEX
(
v®
è
	`log_u¬t_wr™e_hex
(v®è

	)

348 
	#NRF_LOG_HEX_DEBUG
(
v®
è
	`log_u¬t_wr™e_hex
(v®è

	)

349 
	#NRF_LOG_HEX_ERROR
(
v®
è
	`log_u¬t_wr™e_hex
(v®è

	)

351 
	#NRF_LOG_HEX_CHAR
(
v®
è
	`log_u¬t_wr™e_hex_ch¬
(v®è

	)

352 
	#NRF_LOG_HEX_CHAR_DEBUG
(
v®
è
	`log_u¬t_wr™e_hex_ch¬
(v®è

	)

353 
	#NRF_LOG_HEX_CHAR_ERROR
(
v®
è
	`log_u¬t_wr™e_hex_ch¬
(v®è

	)

355 
	#NRF_LOG_HAS_INPUT
(è
	`log_u¬t_has_šput
(è

	)

356 
	#NRF_LOG_READ_INPUT
(
p_ch¬
è
	`log_u¬t_»ad_šput
Õ_ch¬è

	)

358 #ià!
defšed
(
DEBUG
è&& !defšed(
DOXYGEN
)

360 #undeà
NRF_LOG_DEBUG


361 
	#NRF_LOG_DEBUG
(...)

	)

363 #undeà
NRF_LOG_PRINTF_DEBUG


364 
	#NRF_LOG_PRINTF_DEBUG
(...)

	)

366 #undeà
NRF_LOG_STR_DEBUG


367 
	#NRF_LOG_STR_DEBUG
(...)

	)

369 #undeà
NRF_LOG_HEX_DEBUG


370 
	#NRF_LOG_HEX_DEBUG
(...)

	)

372 #undeà
NRF_LOG_HEX_CHAR_DEBUG


373 
	#NRF_LOG_HEX_CHAR_DEBUG
(...)

	)

377 #–ià
defšed
(
NRF_LOG_USES_RAW_UART
) && NRF_LOG_USES_RAW_UART == 1

388 
ušt32_t
 
log_¿w_u¬t_š™
();

409 
log_¿w_u¬t_´štf
(cÚ¡ * 
fÜm©_msg
, ...);

417 
log_¿w_u¬t_wr™e_ch¬
(cÚ¡ 
c
);

433 
log_¿w_u¬t_wr™e_¡ršg_mªy
(
num_¬gs
, ...);

450 
log_¿w_u¬t_wr™e_¡ršg
(cÚ¡ * 
¡r
);

469 
log_¿w_u¬t_wr™e_hex
(
ušt32_t
 
v®ue
);

487 
log_¿w_u¬t_wr™e_hex_ch¬
(
ušt8_t
 
c
);

498 
log_¿w_u¬t_has_šput
();

512 
ušt32_t
 
log_¿w_u¬t_»ad_šput
(* 
p_ch¬
);

514 
	#NRF_LOG_INIT
(è
	`log_¿w_u¬t_š™
(è

	)

516 
	#NRF_LOG_PRINTF
(...è
	`log_¿w_u¬t_´štf
(
__VA_ARGS__
è

	)

517 
	#NRF_LOG_PRINTF_DEBUG
(...è
	`log_¿w_u¬t_´štf
(
__VA_ARGS__
è

	)

518 
	#NRF_LOG_PRINTF_ERROR
(...è
	`log_¿w_u¬t_´štf
(
__VA_ARGS__
è

	)

520 
	#NRF_LOG
(...è
	`log_¿w_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

521 
	#NRF_LOG_DEBUG
(...è
	`log_¿w_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

522 
	#NRF_LOG_ERROR
(...è
	`log_¿w_u¬t_wr™e_¡ršg_mªy
(
	`NUM_VA_ARGS
(
__VA_ARGS__
), ##__VA_ARGS__è

	)

524 
	#NRF_LOG_HEX
(
v®
è
	`log_¿w_u¬t_wr™e_hex
(v®è

	)

525 
	#NRF_LOG_HEX_DEBUG
(
v®
è
	`log_¿w_u¬t_wr™e_hex
(v®è

	)

526 
	#NRF_LOG_HEX_ERROR
(
v®
è
	`log_¿w_u¬t_wr™e_hex
(v®è

	)

528 
	#NRF_LOG_HEX_CHAR
(
v®
è
	`log_¿w_u¬t_wr™e_hex_ch¬
(v®è

	)

529 
	#NRF_LOG_HEX_CHAR_DEBUG
(
v®
è
	`log_¿w_u¬t_wr™e_hex_ch¬
(v®è

	)

530 
	#NRF_LOG_HEX_CHAR_ERROR
(
v®
è
	`log_¿w_u¬t_wr™e_hex_ch¬
(v®è

	)

532 
	#NRF_LOG_HAS_INPUT
(è
	`log_¿w_u¬t_has_šput
(è

	)

533 
	#NRF_LOG_READ_INPUT
(
p_ch¬
è
	`log_¿w_u¬t_»ad_šput
Õ_ch¬è

	)

535 #ià!
defšed
(
DEBUG
è&& !defšed(
DOXYGEN
)

537 #undeà
NRF_LOG_DEBUG


538 
	#NRF_LOG_DEBUG
(...)

	)

540 #undeà
NRF_LOG_PRINTF_DEBUG


541 
	#NRF_LOG_PRINTF_DEBUG
(...)

	)

543 #undeà
NRF_LOG_STR_DEBUG


544 
	#NRF_LOG_STR_DEBUG
(...)

	)

546 #undeà
NRF_LOG_HEX_DEBUG


547 
	#NRF_LOG_HEX_DEBUG
(...)

	)

549 #undeà
NRF_LOG_HEX_CHAR_DEBUG


550 
	#NRF_LOG_HEX_CHAR_DEBUG
(...)

	)

556 
	~"Äf_”rÜ.h
"

557 
	~"nÜdic_commÚ.h
"

561 
	#NRF_LOG_INIT
(è
NRF_SUCCESS


	)

562 
	#NRF_LOG
(...)

	)

563 
	#NRF_LOG_DEBUG
(...)

	)

564 
	#NRF_LOG_ERROR
(...)

	)

566 
	#NRF_LOG_PRINTF
(...)

	)

567 
	#NRF_LOG_PRINTF_DEBUG
(...)

	)

568 
	#NRF_LOG_PRINTF_ERROR
(...)

	)

570 
	#NRF_LOG_HEX
(
v®
)

	)

571 
	#NRF_LOG_HEX_DEBUG
(
v®
)

	)

572 
	#NRF_LOG_HEX_ERROR
(
v®
)

	)

574 
	#NRF_LOG_HEX_CHAR
(
v®
)

	)

575 
	#NRF_LOG_HEX_CHAR_DEBUG
(
v®
)

	)

576 
	#NRF_LOG_HEX_CHAR_ERROR
(
v®
)

	)

578 
	#NRF_LOG_HAS_INPUT
(è0

	)

579 
	#NRF_LOG_READ_INPUT
(
ignÜe
è
NRF_SUCCESS


	)

590 cÚ¡ * 
log_hex
(
ušt32_t
 
v®ue
);

599 cÚ¡ * 
log_hex_ch¬
(cÚ¡ 
v®ue
);

629 
ušt32_t
 
NRF_LOG_INIT
();

638 
NRF_LOG
(cÚ¡ * 
msg
);

653 
NRF_LOG_PRINTF
(cÚ¡ * 
fÜm©_msg
, ...);

665 
NRF_LOG_HEX
(
ušt32_t
 
v®ue
);

676 
NRF_LOG_HEX_CHAR
(
ušt8_t
 
c
);

686 
NRF_LOG_HAS_INPUT
();

695 
ušt32_t
 
NRF_LOG_READ_INPUT
(* 
p_ch¬
);

	@E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler.c

13 
	~"soádeviû_hªdËr.h
"

14 
	~<¡dlib.h
>

15 
	~<¡dšt.h
>

16 
	~<¡dio.h
>

17 
	~<¡ršg.h
>

18 
	~"nÜdic_commÚ.h
"

19 
	~"­p_”rÜ.h
"

20 
	~"Äf_as£¹.h
"

21 
	~"Äf_nvic.h
"

22 
	~"Äf.h
"

23 
	~"Äf_log.h
"

24 
	~"sdk_commÚ.h
"

25 
	~"Äf_drv_cÚfig.h
"

26 #ià
CLOCK_ENABLED


27 
	~"Äf_drv_şock.h
"

30 #ià
defšed
(
ANT_STACK_SUPPORT_REQD
è&& defšed(
BLE_STACK_SUPPORT_REQD
)

31 
	~"ªt_š‹rçû.h
"

32 #–ià
defšed
(
ANT_STACK_SUPPORT_REQD
)

33 
	~"ªt_š‹rçû.h
"

34 #–ià
defšed
(
BLE_STACK_SUPPORT_REQD
)

35 
	~"bË.h
"

39 #ià
defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

40 
	#SD_HANDLER_LOG
(...è
	`NRF_LOG_PRINTF
(
__VA_ARGS__
)

	)

42 
	#SD_HANDLER_LOG
(...)

	)

45 #ià
defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

46 
	#SD_HANDLER_LOG_INIT
(è
	`NRF_LOG_INIT
()

	)

48 
	#SD_HANDLER_LOG_INIT
()

	)

53 
	#RAM_START_ADDRESS
 0x20000000

	)

54 
	#SOFTDEVICE_EVT_IRQ
 
SD_EVT_IRQn


	)

55 
	#SOFTDEVICE_EVT_IRQHªdËr
 
SD_EVT_IRQHªdËr


	)

56 
	#RAM_TOTAL_SIZE
 ((
NRF_FICR
->
INFO
.
RAM
)*1024)

	)

57 
	#RAM_END_ADDRESS
 (
RAM_START_ADDRESS
 + 
RAM_TOTAL_SIZE
)

	)

60 
	#SOFTDEVICE_VS_UUID_COUNT
 0

	)

61 
	#SOFTDEVICE_GATTS_ATTR_TAB_SIZE
 
BLE_GATTS_ATTR_TAB_SIZE_DEFAULT


	)

62 
	#SOFTDEVICE_GATTS_SRV_CHANGED
 0

	)

63 
	#SOFTDEVICE_PERIPH_CONN_COUNT
 1

	)

64 
	#SOFTDEVICE_CENTRAL_CONN_COUNT
 4

	)

65 
	#SOFTDEVICE_CENTRAL_SEC_COUNT
 1

	)

68 
Äf_nvic_¡©e_t
 
	gÄf_nvic_¡©e
;

70 
soádeviû_evt_scheduË_func_t
 
	gm_evt_scheduË_func
;

72 vŞ©
boŞ
 
	gm_soádeviû_’abËd
 = 
çl£
;

74 #ifdeà
BLE_STACK_SUPPORT_REQD


76 
ušt8_t
 * 
	gmp_bË_evt_bufãr
;

77 
ušt16_t
 
	gm_bË_evt_bufãr_size
;

78 
bË_evt_hªdËr_t
 
	gm_bË_evt_hªdËr
;

81 #ifdeà
ANT_STACK_SUPPORT_REQD


83 
ªt_evt_t
 
	gm_ªt_evt_bufãr
;

84 
ªt_evt_hªdËr_t
 
	gm_ªt_evt_hªdËr
;

87 
sys_evt_hªdËr_t
 
	gm_sys_evt_hªdËr
;

103 
	$soádeviû_çuÉ_hªdËr
(
ušt32_t
 
id
, ušt32_ˆ
pc
, ušt32_ˆ
šfo
)

105 
	`­p_”rÜ_çuÉ_hªdËr
(
id
, 
pc
, 
šfo
);

106 
	}
}

109 
	$š‹º_soádeviû_ev’ts_execu‹
()

111 ià(!
m_soádeviû_’abËd
)

118 #ià
CLOCK_ENABLED


119 
boŞ
 
no_mÜe_soc_evts
 = 
çl£
;

121 
boŞ
 
no_mÜe_soc_evts
 = (
m_sys_evt_hªdËr
 =ğ
NULL
);

123 #ifdeà
BLE_STACK_SUPPORT_REQD


124 
boŞ
 
no_mÜe_bË_evts
 = (
m_bË_evt_hªdËr
 =ğ
NULL
);

126 #ifdeà
ANT_STACK_SUPPORT_REQD


127 
boŞ
 
no_mÜe_ªt_evts
 = (
m_ªt_evt_hªdËr
 =ğ
NULL
);

132 
ušt32_t
 
”r_code
;

134 ià(!
no_mÜe_soc_evts
)

136 
ušt32_t
 
evt_id
;

139 
”r_code
 = 
	`sd_evt_g‘
(&
evt_id
);

141 ià(
”r_code
 =ğ
NRF_ERROR_NOT_FOUND
)

143 
no_mÜe_soc_evts
 = 
Œue
;

145 ià(
”r_code
 !ğ
NRF_SUCCESS
)

147 
	`APP_ERROR_HANDLER
(
”r_code
);

152 #ià
CLOCK_ENABLED


153 
	`Äf_drv_şock_Ú_soc_ev’t
(
evt_id
);

154 ià(
m_sys_evt_hªdËr
)

156 
	`m_sys_evt_hªdËr
(
evt_id
);

159 
	`m_sys_evt_hªdËr
(
evt_id
);

164 #ifdeà
BLE_STACK_SUPPORT_REQD


166 ià(!
no_mÜe_bË_evts
)

169 
ušt16_t
 
evt_Ën
 = 
m_bË_evt_bufãr_size
;

171 
”r_code
 = 
	`sd_bË_evt_g‘
(
mp_bË_evt_bufãr
, &
evt_Ën
);

172 ià(
”r_code
 =ğ
NRF_ERROR_NOT_FOUND
)

174 
no_mÜe_bË_evts
 = 
Œue
;

176 ià(
”r_code
 !ğ
NRF_SUCCESS
)

178 
	`APP_ERROR_HANDLER
(
”r_code
);

183 
	`m_bË_evt_hªdËr
((
bË_evt_t
 *)
mp_bË_evt_bufãr
);

188 #ifdeà
ANT_STACK_SUPPORT_REQD


190 ià(!
no_mÜe_ªt_evts
)

193 
”r_code
 = 
	`sd_ªt_ev’t_g‘
(&
m_ªt_evt_bufãr
.
chªÃl
,

194 &
m_ªt_evt_bufãr
.
ev’t
,

195 
m_ªt_evt_bufãr
.
msg
.
evt_bufãr
);

196 ià(
”r_code
 =ğ
NRF_ERROR_NOT_FOUND
)

198 
no_mÜe_ªt_evts
 = 
Œue
;

200 ià(
”r_code
 !ğ
NRF_SUCCESS
)

202 
	`APP_ERROR_HANDLER
(
”r_code
);

207 
	`m_ªt_evt_hªdËr
(&
m_ªt_evt_bufãr
);

212 ià(
no_mÜe_soc_evts
)

215 #ià
	`defšed
(
ANT_STACK_SUPPORT_REQD
è&& defšed(
BLE_STACK_SUPPORT_REQD
)

217 ià(
no_mÜe_bË_evts
 && 
no_mÜe_ªt_evts
)

221 #–ià
	`defšed
(
BLE_STACK_SUPPORT_REQD
)

223 ià(
no_mÜe_bË_evts
)

227 #–ià
	`defšed
(
ANT_STACK_SUPPORT_REQD
)

229 ià(
no_mÜe_ªt_evts
)

240 
	}
}

242 
boŞ
 
	$soádeviû_hªdËr_isEÇbËd
()

244  
m_soádeviû_’abËd
;

245 
	}
}

247 
ušt32_t
 
	$soádeviû_hªdËr_š™
(
Äf_şock_lf_cfg_t
 * 
p_şock_lf_cfg
,

248 * 
p_bË_evt_bufãr
,

249 
ušt16_t
 
bË_evt_bufãr_size
,

250 
soádeviû_evt_scheduË_func_t
 
evt_scheduË_func
)

252 
ušt32_t
 
”r_code
;

254 
	`SD_HANDLER_LOG_INIT
();

257 #ià
	`defšed
 (
BLE_STACK_SUPPORT_REQD
)

259 ià(
p_bË_evt_bufãr
 =ğ
NULL
)

261  
NRF_ERROR_INVALID_PARAM
;

265 ià(!
	`is_wÜd_®igÃd
(
p_bË_evt_bufãr
))

267  
NRF_ERROR_INVALID_PARAM
;

270 
mp_bË_evt_bufãr
 = (
ušt8_t
 *)
p_bË_evt_bufãr
;

271 
m_bË_evt_bufãr_size
 = 
bË_evt_bufãr_size
;

275 
	`UNUSED_PARAMETER
(
p_bË_evt_bufãr
);

276 
	`UNUSED_PARAMETER
(
bË_evt_bufãr_size
);

279 
m_evt_scheduË_func
 = 
evt_scheduË_func
;

282 #ià
	`defšed
(
S212
è|| defšed(
S332
)

283 
”r_code
 = 
	`sd_soádeviû_’abË
(
p_şock_lf_cfg
, 
soádeviû_çuÉ_hªdËr
, 
ANT_LICENSE_KEY
);

285 
”r_code
 = 
	`sd_soádeviû_’abË
(
p_şock_lf_cfg
, 
soádeviû_çuÉ_hªdËr
);

287 ià(
”r_code
 !ğ
NRF_SUCCESS
)

289  
”r_code
;

292 
m_soádeviû_’abËd
 = 
Œue
;

295 #ifdeà
SOFTDEVICE_PRESENT


296  
	`sd_nvic_EÇbËIRQ
((
IRQn_Ty³
)
SOFTDEVICE_EVT_IRQ
);

299 
	`NVIC_EÇbËIRQ
(
SOFTDEVICE_EVT_IRQ
);

300  
NRF_SUCCESS
;

302 
	}
}

305 
ušt32_t
 
	$soádeviû_hªdËr_sd_di§bË
()

307 
ušt32_t
 
”r_code
 = 
	`sd_soádeviû_di§bË
();

309 
m_soádeviû_’abËd
 = !(
”r_code
 =ğ
NRF_SUCCESS
);

311  
”r_code
;

312 
	}
}

315 #ifdeà
BLE_STACK_SUPPORT_REQD


316 
ušt32_t
 
	$soádeviû_bË_evt_hªdËr_£t
(
bË_evt_hªdËr_t
 
bË_evt_hªdËr
)

318 
	`VERIFY_PARAM_NOT_NULL
(
bË_evt_hªdËr
);

320 
m_bË_evt_hªdËr
 = 
bË_evt_hªdËr
;

322  
NRF_SUCCESS
;

323 
	}
}

327 #ifdeà
ANT_STACK_SUPPORT_REQD


328 
ušt32_t
 
	$soádeviû_ªt_evt_hªdËr_£t
(
ªt_evt_hªdËr_t
 
ªt_evt_hªdËr
)

330 
	`VERIFY_PARAM_NOT_NULL
(
ªt_evt_hªdËr
);

332 
m_ªt_evt_hªdËr
 = 
ªt_evt_hªdËr
;

334  
NRF_SUCCESS
;

335 
	}
}

339 
ušt32_t
 
	$soádeviû_sys_evt_hªdËr_£t
(
sys_evt_hªdËr_t
 
sys_evt_hªdËr
)

341 
	`VERIFY_PARAM_NOT_NULL
(
sys_evt_hªdËr
);

343 
m_sys_evt_hªdËr
 = 
sys_evt_hªdËr
;

345  
NRF_SUCCESS
;

346 
	}
}

353 
	$SOFTDEVICE_EVT_IRQHªdËr
()

355 ià(
m_evt_scheduË_func
 !ğ
NULL
)

357 
ušt32_t
 
”r_code
 = 
	`m_evt_scheduË_func
();

358 
	`APP_ERROR_CHECK
(
”r_code
);

362 
	`š‹º_soádeviû_ev’ts_execu‹
();

364 
	}
}

366 #ià
defšed
(
BLE_STACK_SUPPORT_REQD
)

367 
ušt32_t
 
	$soádeviû_’abË_g‘_deçuÉ_cÚfig
(
ušt8_t
 
ûÁ¿l_lšks_couÁ
,

368 
ušt8_t
 
³rh_lšks_couÁ
,

369 
bË_’abË_·¿ms_t
 * 
p_bË_’abË_·¿ms
)

371 
	`mem£t
(
p_bË_’abË_·¿ms
, 0, (
bË_’abË_·¿ms_t
));

372 
p_bË_’abË_·¿ms
->
commÚ_’abË_·¿ms
.
vs_uuid_couÁ
 = 1;

373 
p_bË_’abË_·¿ms
->
g©ts_’abË_·¿ms
.
©Œ_b_size
 = 
SOFTDEVICE_GATTS_ATTR_TAB_SIZE
;

374 
p_bË_’abË_·¿ms
->
g©ts_’abË_·¿ms
.
£rviû_chªged
 = 
SOFTDEVICE_GATTS_SRV_CHANGED
;

375 
p_bË_’abË_·¿ms
->
g­_’abË_·¿ms
.
³rh_cÚn_couÁ
 = 
³rh_lšks_couÁ
;

376 
p_bË_’abË_·¿ms
->
g­_’abË_·¿ms
.
ûÁ¿l_cÚn_couÁ
 = 
ûÁ¿l_lšks_couÁ
;

377 ià(
p_bË_’abË_·¿ms
->
g­_’abË_·¿ms
.
ûÁ¿l_cÚn_couÁ
 != 0)

379 
p_bË_’abË_·¿ms
->
g­_’abË_·¿ms
.
ûÁ¿l_£c_couÁ
 = 
SOFTDEVICE_CENTRAL_SEC_COUNT
;

382  
NRF_SUCCESS
;

383 
	}
}

386 #ià
defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

387 
šlše
 
ušt32_t
 
	$¿m_tÙ®_size_g‘
()

389 #ifdeà
NRF51


390 
ušt32_t
 
size_¿m_blocks
 = (ušt32_t)
NRF_FICR
->
SIZERAMBLOCKS
;

391 
ušt32_t
 
tÙ®_¿m_size
 = 
size_¿m_blocks
;

392 
tÙ®_¿m_size
 =Ù®_¿m_size*(
NRF_FICR
->
NUMRAMBLOCK
);

393  
tÙ®_¿m_size
;

394 #–ià
	`defšed
 (
NRF52
)

395  
RAM_TOTAL_SIZE
;

397 
	}
}

404 
šlše
 
ušt32_t
 
	$¿m_’d_add»ss_g‘
()

406 
ušt32_t
 
¿m_’d_add»ss
 = (ušt32_t)
RAM_START_ADDRESS
;

407 
¿m_’d_add»ss
+ğ
	`¿m_tÙ®_size_g‘
();

408  
¿m_’d_add»ss
;

409 
	}
}

414 
ušt32_t
 
	$sd_check_¿m_¡¬t
(
ušt32_t
 
sd_»q_¿m_¡¬t
)

416 #ià(
	`defšed
(
S130
è|| defšed(
S132
è|| defšed(
S332
))

417 #ià
	`defšed
 ( 
__CC_ARM
 )

418 
ušt32_t
 
Image$$RW_IRAM1$$Ba£
;

419 cÚ¡ vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
Image$$RW_IRAM1$$Ba£
;

420 #–ià
	`defšed
 ( 
__ICCARM__
 )

421 
ušt32_t
 
__ICFEDIT_»giÚ_RAM_¡¬t__
;

422 vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
__ICFEDIT_»giÚ_RAM_¡¬t__
;

423 #–ià
	`defšed
 ( 
__GNUC__
 )

424 
ušt32_t
 
__d©a_¡¬t__
;

425 vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
__d©a_¡¬t__
;

427 ià(
¿m_¡¬t
 !ğ
sd_»q_¿m_¡¬t
)

429 #ià
	`defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

430 
ušt32_t
 
­p_¿m_size
ğ
	`¿m_’d_add»ss_g‘
();

431 
	`SD_HANDLER_LOG
("RAM START ADDR 0x%x should be‡djustedo 0x%x\r\n",

432 
¿m_¡¬t
,

433 
sd_»q_¿m_¡¬t
);

434 
­p_¿m_size
 -ğ
sd_»q_¿m_¡¬t
;

435 
	`SD_HANDLER_LOG
("RAM SIZE should be‡djustedo 0x%x \r\n",

436 
­p_¿m_size
);

438  
NRF_SUCCESS
;

441  
NRF_SUCCESS
;

442 
	}
}

444 
ušt32_t
 
	$soádeviû_’abË
(
bË_’abË_·¿ms_t
 * 
p_bË_’abË_·¿ms
)

446 #ià(
	`defšed
(
S130
è|| defšed(
S132
è|| defšed(
S332
))

447 
ušt32_t
 
”r_code
;

448 
ušt32_t
 
­p_¿m_ba£
;

450 #ià
	`defšed
 ( 
__CC_ARM
 )

451 
ušt32_t
 
Image$$RW_IRAM1$$Ba£
;

452 cÚ¡ vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
Image$$RW_IRAM1$$Ba£
;

453 #–ià
	`defšed
 ( 
__ICCARM__
 )

454 
ušt32_t
 
__ICFEDIT_»giÚ_RAM_¡¬t__
;

455 vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
__ICFEDIT_»giÚ_RAM_¡¬t__
;

456 #–ià
	`defšed
 ( 
__GNUC__
 )

457 
ušt32_t
 
__d©a_¡¬t__
;

458 vŞ©
ušt32_t
 
¿m_¡¬t
 = (ušt32_tè&
__d©a_¡¬t__
;

461 
­p_¿m_ba£
 = 
¿m_¡¬t
;

462 
	`SD_HANDLER_LOG
("sd_ble_enable: RAM START‡t 0x%x\r\n",

463 
­p_¿m_ba£
);

464 
”r_code
 = 
	`sd_bË_’abË
(
p_bË_’abË_·¿ms
, &
­p_¿m_ba£
);

466 #ià
	`defšed
(
NRF_LOG_USES_RTT
) && NRF_LOG_USES_RTT == 1

467 ià(
­p_¿m_ba£
 !ğ
¿m_¡¬t
)

469 
ušt32_t
 
­p_¿m_size
ğ
	`¿m_’d_add»ss_g‘
();

470 
	`SD_HANDLER_LOG
("sd_ble_enable:‡pp_ram_base should be‡djustedo 0x%x\r\n",

471 
­p_¿m_ba£
);

472 
­p_¿m_size
 -ğ
­p_¿m_ba£
;

473 
	`SD_HANDLER_LOG
("ram size should be‡djustedo 0x%x \r\n",

474 
­p_¿m_size
);

476 ià(
”r_code
 !ğ
NRF_SUCCESS
)

478 
	`SD_HANDLER_LOG
("sd_bË_’abË:ƒ¼Ü 0x%x\r\n", 
”r_code
);

482  
”r_code
;

484  
NRF_SUCCESS
;

487 
	}
}

	@E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler_appsh.c

13 
	~"soádeviû_hªdËr_­psh.h
"

14 
	~"­p_scheduËr.h
"

15 
	~<¡ršg.h
>

17 
	$soádeviû_evt_g‘
(* 
p_ev’t_d©a
, 
ušt16_t
 
ev’t_size
)

19 
	`APP_ERROR_CHECK_BOOL
(
ev’t_size
 == 0);

20 
	`š‹º_soádeviû_ev’ts_execu‹
();

21 
	}
}

23 
ušt32_t
 
	$soádeviû_evt_scheduË
()

25  
	`­p_sched_ev’t_put
(
NULL
, 0, 
soádeviû_evt_g‘
);

26 
	}
}

	@E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler_appsh.h

13 #iâdeà
SOFTDEVICE_HANDLER_APPSH_H


14 
	#SOFTDEVICE_HANDLER_APPSH_H


	)

16 
	~"soádeviû_hªdËr.h
"

17 
	~<¡dšt.h
>

19 
	#SOFTDEVICE_HANDLER_APPSH_INIT
(
CLOCK_SOURCE
,
USE_SCHEDULER
) \

20 
	`SOFTDEVICE_HANDLER_INIT
(
CLOCK_SOURCE
,(
USE_SCHEDULER
è? 
soádeviû_evt_scheduË
 : 
NULL
)

	)

22 
ušt32_t
 
soádeviû_evt_scheduË
();

	@E:\EmWorkspace\RingP\components\softdevice\s130\headers\ble.h

47 #iâdeà
BLE_H__


48 
	#BLE_H__


	)

50 
	~"bË_¿nges.h
"

51 
	~"bË_ty³s.h
"

52 
	~"bË_g­.h
"

53 
	~"bË_l2ÿp.h
"

54 
	~"bË_g©t.h
"

55 
	~"bË_g©tc.h
"

56 
	~"bË_g©ts.h
"

58 #ifdeà
__ılu¥lus


68 
	eBLE_COMMON_SVCS


70 
SD_BLE_ENABLE
 = 
BLE_SVC_BASE
,

71 
SD_BLE_EVT_GET
,

72 
SD_BLE_TX_PACKET_COUNT_GET
,

73 
SD_BLE_UUID_VS_ADD
,

74 
SD_BLE_UUID_DECODE
,

75 
SD_BLE_UUID_ENCODE
,

76 
SD_BLE_VERSION_GET
,

77 
SD_BLE_USER_MEM_REPLY
,

78 
SD_BLE_OPT_SET
,

79 
SD_BLE_OPT_GET
,

85 
	eBLE_COMMON_EVTS


87 
BLE_EVT_TX_COMPLETE
 = 
BLE_EVT_BASE
,

88 
BLE_EVT_USER_MEM_REQUEST
,

89 
BLE_EVT_USER_MEM_RELEASE


95 
	eBLE_CONN_BWS


97 
BLE_CONN_BW_NONE
 = 0,

98 
BLE_CONN_BW_LOW
,

99 
BLE_CONN_BW_MID
,

100 
BLE_CONN_BW_HIGH


106 
	eBLE_COMMON_OPTS


108 
BLE_COMMON_OPT_CONN_BW
 = 
BLE_OPT_BASE
,

109 
BLE_COMMON_OPT_PA_LNA


119 
	#BLE_EVTS_PTR_ALIGNMENT
 4

	)

123 
	#BLE_USER_MEM_TYPE_INVALID
 0x00

	)

124 
	#BLE_USER_MEM_TYPE_GATTS_QUEUED_WRITES
 0x01

	)

130 
	#BLE_UUID_VS_COUNT_MIN
 1

	)

131 
	#BLE_UUID_VS_COUNT_DEFAULT
 0

	)

142 
ušt8_t
 *
p_mem
;

143 
ušt16_t
 
Ën
;

144 } 
	tbË_u£r_mem_block_t
;

151 
ušt8_t
 
couÁ
;

152 } 
	tbË_evt_tx_com¶‘e_t
;

157 
ušt8_t
 
ty³
;

158 } 
	tbË_evt_u£r_mem_»que¡_t
;

163 
ušt8_t
 
ty³
;

164 
bË_u£r_mem_block_t
 
mem_block
;

165 } 
	tbË_evt_u£r_mem_»Ëa£_t
;

171 
ušt16_t
 
cÚn_hªdË
;

174 
bË_evt_tx_com¶‘e_t
 
tx_com¶‘e
;

175 
bË_evt_u£r_mem_»que¡_t
 
u£r_mem_»que¡
;

176 
bË_evt_u£r_mem_»Ëa£_t
 
u£r_mem_»Ëa£
;

177 } 
·¿ms
;

178 } 
	tbË_commÚ_evt_t
;

183 
ušt16_t
 
evt_id
;

184 
ušt16_t
 
evt_Ën
;

185 } 
	tbË_evt_hdr_t
;

190 
bË_evt_hdr_t
 
h—d”
;

193 
bË_commÚ_evt_t
 
commÚ_evt
;

194 
bË_g­_evt_t
 
g­_evt
;

195 
bË_l2ÿp_evt_t
 
l2ÿp_evt
;

196 
bË_g©tc_evt_t
 
g©tc_evt
;

197 
bË_g©ts_evt_t
 
g©ts_evt
;

198 } 
evt
;

199 } 
	tbË_evt_t
;

207 
ušt8_t
 
v”siÚ_numb”
;

208 
ušt16_t
 
com·ny_id
;

209 
ušt16_t
 
subv”siÚ_numb”
;

210 } 
	tbË_v”siÚ_t
;

215 
ušt8_t
 
’abË
 :1;

216 
ušt8_t
 
aùive_high
 :1;

217 
ušt8_t
 
gpio_pš
 :6;

218 } 
	tbË_·_Êa_cfg_t
;

237 
bË_·_Êa_cfg_t
 
·_cfg
;

238 
bË_·_Êa_cfg_t
 
Êa_cfg
;

240 
ušt8_t
 
µi_ch_id_£t
;

241 
ušt8_t
 
µi_ch_id_şr
;

242 
ušt8_t
 
gpiÙe_ch_id
;

243 } 
	tbË_commÚ_İt_·_Êa_t
;

250 
ušt8_t
 
cÚn_bw_tx
;

251 
ušt8_t
 
cÚn_bw_rx
;

252 } 
	tbË_cÚn_bw_t
;

285 
ušt8_t
 
rŞe
;

286 
bË_cÚn_bw_t
 
cÚn_bw
;

287 } 
	tbË_commÚ_İt_cÚn_bw_t
;

292 
bË_commÚ_İt_cÚn_bw_t
 
cÚn_bw
;

293 
bË_commÚ_İt_·_Êa_t
 
·_Êa
;

294 } 
	tbË_commÚ_İt_t
;

299 
bË_commÚ_İt_t
 
commÚ_İt
;

300 
bË_g­_İt_t
 
g­_İt
;

301 } 
	tbË_İt_t
;

313 
ušt8_t
 
high_couÁ
;

314 
ušt8_t
 
mid_couÁ
;

315 
ušt8_t
 
low_couÁ
;

316 } 
	tbË_cÚn_bw_couÁ_t
;

336 
bË_cÚn_bw_couÁ_t
 
tx_couÁs
;

337 
bË_cÚn_bw_couÁ_t
 
rx_couÁs
;

338 } 
	tbË_cÚn_bw_couÁs_t
;

350 
ušt16_t
 
vs_uuid_couÁ
;

351 
bË_cÚn_bw_couÁs_t
 *
p_cÚn_bw_couÁs
;

352 } 
	tbË_commÚ_’abË_·¿ms_t
;

359 
bË_commÚ_’abË_·¿ms_t
 
commÚ_’abË_·¿ms
;

360 
bË_g­_’abË_·¿ms_t
 
g­_’abË_·¿ms
;

361 
bË_g©ts_’abË_·¿ms_t
 
g©ts_’abË_·¿ms
;

362 } 
	tbË_’abË_·¿ms_t
;

401 
SVCALL
(
SD_BLE_ENABLE
, 
ušt32_t
, 
sd_bË_’abË
(
bË_’abË_·¿ms_t
 * 
p_bË_’abË_·¿ms
, ušt32_ˆ* 
p_­p_¿m_ba£
));

441 
SVCALL
(
SD_BLE_EVT_GET
, 
ušt32_t
, 
sd_bË_evt_g‘
(
ušt8_t
 *
p_de¡
, 
ušt16_t
 *
p_Ën
));

479 
SVCALL
(
SD_BLE_TX_PACKET_COUNT_GET
, 
ušt32_t
, 
sd_bË_tx_·ck‘_couÁ_g‘
(
ušt16_t
 
cÚn_hªdË
, 
ušt8_t
 *
p_couÁ
));

508 
SVCALL
(
SD_BLE_UUID_VS_ADD
, 
ušt32_t
, 
sd_bË_uuid_vs_add
(
bË_uuid128_t
 cÚ¡ *
p_vs_uuid
, 
ušt8_t
 *
p_uuid_ty³
));

529 
SVCALL
(
SD_BLE_UUID_DECODE
, 
ušt32_t
, 
sd_bË_uuid_decode
(
ušt8_t
 
uuid_Ë_Ën
, ušt8_ˆcÚ¡ *
p_uuid_Ë
, 
bË_uuid_t
 *
p_uuid
));

544 
SVCALL
(
SD_BLE_UUID_ENCODE
, 
ušt32_t
, 
sd_bË_uuid_’code
(
bË_uuid_t
 cÚ¡ *
p_uuid
, 
ušt8_t
 *
p_uuid_Ë_Ën
, ušt8_ˆ*
p_uuid_Ë
));

557 
SVCALL
(
SD_BLE_VERSION_GET
, 
ušt32_t
, 
sd_bË_v”siÚ_g‘
(
bË_v”siÚ_t
 *
p_v”siÚ
));

581 
SVCALL
(
SD_BLE_USER_MEM_REPLY
, 
ušt32_t
, 
sd_bË_u£r_mem_»¶y
(
ušt16_t
 
cÚn_hªdË
, 
bË_u£r_mem_block_t
 cÚ¡ *
p_block
));

602 
SVCALL
(
SD_BLE_OPT_SET
, 
ušt32_t
, 
sd_bË_İt_£t
(ušt32_ˆ
İt_id
, 
bË_İt_t
 cÚ¡ *
p_İt
));

621 
SVCALL
(
SD_BLE_OPT_GET
, 
ušt32_t
, 
sd_bË_İt_g‘
(ušt32_ˆ
İt_id
, 
bË_İt_t
 *
p_İt
));

624 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\softdevice\s130\headers\ble_hci.h

43 #iâdeà
BLE_HCI_H__


44 
	#BLE_HCI_H__


	)

45 #ifdeà
__ılu¥lus


52 
	#BLE_HCI_STATUS_CODE_SUCCESS
 0x00

	)

53 
	#BLE_HCI_STATUS_CODE_UNKNOWN_BTLE_COMMAND
 0x01

	)

54 
	#BLE_HCI_STATUS_CODE_UNKNOWN_CONNECTION_IDENTIFIER
 0x02

	)

58 
	#BLE_HCI_AUTHENTICATION_FAILURE
 0x05

	)

59 
	#BLE_HCI_STATUS_CODE_PIN_OR_KEY_MISSING
 0x06

	)

60 
	#BLE_HCI_MEMORY_CAPACITY_EXCEEDED
 0x07

	)

61 
	#BLE_HCI_CONNECTION_TIMEOUT
 0x08

	)

65 
	#BLE_HCI_STATUS_CODE_COMMAND_DISALLOWED
 0x0C

	)

71 
	#BLE_HCI_STATUS_CODE_INVALID_BTLE_COMMAND_PARAMETERS
 0x12

	)

72 
	#BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION
 0x13

	)

73 
	#BLE_HCI_REMOTE_DEV_TERMINATION_DUE_TO_LOW_RESOURCES
 0x14

	)

74 
	#BLE_HCI_REMOTE_DEV_TERMINATION_DUE_TO_POWER_OFF
 0x15

	)

75 
	#BLE_HCI_LOCAL_HOST_TERMINATED_CONNECTION
 0x16

	)

81 
	#BLE_HCI_UNSUPPORTED_REMOTE_FEATURE
 0x1A

	)

86 
	#BLE_HCI_STATUS_CODE_INVALID_LMP_PARAMETERS
 0x1E

	)

87 
	#BLE_HCI_STATUS_CODE_UNSPECIFIED_ERROR
 0x1F

	)

91 
	#BLE_HCI_STATUS_CODE_LMP_RESPONSE_TIMEOUT
 0x22

	)

93 
	#BLE_HCI_STATUS_CODE_LMP_PDU_NOT_ALLOWED
 0x24

	)

98 
	#BLE_HCI_INSTANT_PASSED
 0x28

	)

99 
	#BLE_HCI_PAIRING_WITH_UNIT_KEY_UNSUPPORTED
 0x29

	)

100 
	#BLE_HCI_DIFFERENT_TRANSACTION_COLLISION
 0x2A

	)

117 
	#BLE_HCI_CONTROLLER_BUSY
 0x3A

	)

118 
	#BLE_HCI_CONN_INTERVAL_UNACCEPTABLE
 0x3B

	)

119 
	#BLE_HCI_DIRECTED_ADVERTISER_TIMEOUT
 0x3C

	)

120 
	#BLE_HCI_CONN_TERMINATED_DUE_TO_MIC_FAILURE
 0x3D

	)

121 
	#BLE_HCI_CONN_FAILED_TO_BE_ESTABLISHED
 0x3E

	)

126 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\softdevice\s130\headers\nrf_sdm.h

45 #iâdeà
NRF_SDM_H__


46 
	#NRF_SDM_H__


	)

48 
	~"Äf_svc.h
"

49 
	~"Äf.h
"

50 
	~"Äf_soc.h
"

51 
	~"Äf_”rÜ_sdm.h
"

53 #ifdeà
__ılu¥lus


59 #ifdeà
NRFSOC_DOXYGEN


61 
	#MBR_SIZE
 0

	)

62 #w¬nšg 
‹¡


66 
	#SDM_SVC_BASE
 0x10

	)

70 
	#SOFTDEVICE_INFO_STRUCT_OFFSET
 (0x2000)

	)

73 
	#SOFTDEVICE_INFO_STRUCT_ADDRESS
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 
MBR_SIZE
)

	)

76 
	#SD_SIZE_OFFSET
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 0x08)

	)

79 
	#SD_FWID_OFFSET
 (
SOFTDEVICE_INFO_STRUCT_OFFSET
 + 0x0C)

	)

83 
	#SD_SIZE_GET
(
ba£addr
è(*((
ušt32_t
 *è((ba£addrè+ 
SD_SIZE_OFFSET
)))

	)

87 
	#SD_FWID_GET
(
ba£addr
è((*((
ušt32_t
 *è((ba£addrè+ 
SD_FWID_OFFSET
))è& 0xFFFF)

	)

91 
	#NRF_FAULT_ID_SD_RANGE_START
 0x00000000

	)

92 
	#NRF_FAULT_ID_APP_RANGE_START
 0x00001000

	)

97 
	#NRF_FAULT_ID_SD_ASSERT
 (
NRF_FAULT_ID_SD_RANGE_START
 + 1è

	)

98 
	#NRF_FAULT_ID_APP_MEMACC
 (
NRF_FAULT_ID_APP_RANGE_START
 + 1è

	)

107 
	eNRF_SD_SVCS


109 
SD_SOFTDEVICE_ENABLE
 = 
SDM_SVC_BASE
,

110 
SD_SOFTDEVICE_DISABLE
,

111 
SD_SOFTDEVICE_IS_ENABLED
,

112 
SD_SOFTDEVICE_VECTOR_TABLE_BASE_SET
,

113 
SVC_SDM_LAST


123 
	#NRF_CLOCK_LF_XTAL_ACCURACY_250_PPM
 (0è

	)

124 
	#NRF_CLOCK_LF_XTAL_ACCURACY_500_PPM
 (1)

	)

125 
	#NRF_CLOCK_LF_XTAL_ACCURACY_150_PPM
 (2)

	)

126 
	#NRF_CLOCK_LF_XTAL_ACCURACY_100_PPM
 (3)

	)

127 
	#NRF_CLOCK_LF_XTAL_ACCURACY_75_PPM
 (4)

	)

128 
	#NRF_CLOCK_LF_XTAL_ACCURACY_50_PPM
 (5)

	)

129 
	#NRF_CLOCK_LF_XTAL_ACCURACY_30_PPM
 (6)

	)

130 
	#NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM
 (7)

	)

136 
	#NRF_CLOCK_LF_SRC_RC
 (0è

	)

137 
	#NRF_CLOCK_LF_SRC_XTAL
 (1è

	)

138 
	#NRF_CLOCK_LF_SRC_SYNTH
 (2è

	)

149 
ušt8_t
 
sourû
;

150 
ušt8_t
 
rc_ùiv
;

157 
ušt8_t
 
rc_‹mp_ùiv
;

175 
ušt8_t
 
xl_accu¿cy
;

178 } 
	tÄf_şock_lf_cfg_t
;

192 (*
Äf_çuÉ_hªdËr_t
)(
	tušt32_t
 
	tid
, ušt32_ˆ
	tpc
, ušt32_ˆ
	tšfo
);

226 
SVCALL
(
SD_SOFTDEVICE_ENABLE
, 
ušt32_t
, 
sd_soádeviû_’abË
(
Äf_şock_lf_cfg_t
 cÚ¡ * 
p_şock_lf_cfg
, 
Äf_çuÉ_hªdËr_t
 
çuÉ_hªdËr
));

242 
SVCALL
(
SD_SOFTDEVICE_DISABLE
, 
ušt32_t
, 
sd_soádeviû_di§bË
());

250 
SVCALL
(
SD_SOFTDEVICE_IS_ENABLED
, 
ušt32_t
, 
sd_soádeviû_is_’abËd
(
ušt8_t
 * 
p_soádeviû_’abËd
));

260 
SVCALL
(
SD_SOFTDEVICE_VECTOR_TABLE_BASE_SET
, 
ušt32_t
, 
sd_soádeviû_veùÜ_bË_ba£_£t
(ušt32_ˆ
add»ss
));

264 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\softdevice\s130\headers\nrf_soc.h

44 #iâdeà
NRF_SOC_H__


45 
	#NRF_SOC_H__


	)

47 
	~<¡dšt.h
>

48 
	~<¡dboŞ.h
>

49 
	~"Äf_svc.h
"

50 
	~"Äf.h
"

52 
	~"Äf_”rÜ_soc.h
"

54 #ifdeà
__ılu¥lus


62 
	#SOC_SVC_BASE
 (0x20)

	)

63 
	#SOC_SVC_BASE_NOT_AVAILABLE
 (0x2B)

	)

66 
	#NRF_RADIO_NOTIFICATION_INACTIVE_GUARANTEED_TIME_US
 (62)

	)

69 
	#NRF_RADIO_MINIMUM_TIMESLOT_LENGTH_EXTENSION_TIME_US
 (200)

	)

71 
	#SOC_ECB_KEY_LENGTH
 (16è

	)

72 
	#SOC_ECB_CLEARTEXT_LENGTH
 (16è

	)

73 
	#SOC_ECB_CIPHERTEXT_LENGTH
 (
SOC_ECB_CLEARTEXT_LENGTH
è

	)

75 #ifdeà
NRF51


76 
	#SD_EVT_IRQn
 (
SWI2_IRQn
è

	)

77 
	#SD_EVT_IRQHªdËr
 (
SWI2_IRQHªdËr
è

	)

78 
	#RADIO_NOTIFICATION_IRQn
 (
SWI1_IRQn
è

	)

79 
	#RADIO_NOTIFICATION_IRQHªdËr
 (
SWI1_IRQHªdËr
è

	)

81 #ifdeà
NRF52


82 
	#SD_EVT_IRQn
 (
SWI2_EGU2_IRQn
è

	)

83 
	#SD_EVT_IRQHªdËr
 (
SWI2_EGU2_IRQHªdËr
è

	)

84 
	#RADIO_NOTIFICATION_IRQn
 (
SWI1_EGU1_IRQn
è

	)

85 
	#RADIO_NOTIFICATION_IRQHªdËr
 (
SWI1_EGU1_IRQHªdËr
è

	)

88 
	#NRF_RADIO_LENGTH_MIN_US
 (100è

	)

89 
	#NRF_RADIO_LENGTH_MAX_US
 (100000è

	)

91 
	#NRF_RADIO_DISTANCE_MAX_US
 (128000000UL - 1ULè

	)

93 
	#NRF_RADIO_EARLIEST_TIMEOUT_MAX_US
 (128000000UL - 1ULè

	)

95 
	#NRF_RADIO_START_JITTER_US
 (2è

	)

103 
	eNRF_SOC_SVCS


105 
SD_PPI_CHANNEL_ENABLE_GET
 = 
SOC_SVC_BASE
,

106 
SD_PPI_CHANNEL_ENABLE_SET
,

107 
SD_PPI_CHANNEL_ENABLE_CLR
,

108 
SD_PPI_CHANNEL_ASSIGN
,

109 
SD_PPI_GROUP_TASK_ENABLE
,

110 
SD_PPI_GROUP_TASK_DISABLE
,

111 
SD_PPI_GROUP_ASSIGN
,

112 
SD_PPI_GROUP_GET
,

113 
SD_FLASH_PAGE_ERASE
,

114 
SD_FLASH_WRITE
,

115 
SD_FLASH_PROTECT
,

116 
SD_MUTEX_NEW
 = 
SOC_SVC_BASE_NOT_AVAILABLE
,

117 
SD_MUTEX_ACQUIRE
,

118 
SD_MUTEX_RELEASE
,

119 
SD_RFU_1
,

120 
SD_RFU_2
,

121 
SD_RFU_3
,

122 
SD_RFU_4
,

123 
SD_RFU_5
,

124 
SD_RFU_6
,

125 
SD_RFU_7
,

126 
SD_RFU_8
,

127 
SD_RFU_9
,

128 
SD_RFU_10
,

129 
SD_RAND_APPLICATION_POOL_CAPACITY_GET
,

130 
SD_RAND_APPLICATION_BYTES_AVAILABLE_GET
,

131 
SD_RAND_APPLICATION_VECTOR_GET
,

132 
SD_POWER_MODE_SET
,

133 
SD_POWER_SYSTEM_OFF
,

134 
SD_POWER_RESET_REASON_GET
,

135 
SD_POWER_RESET_REASON_CLR
,

136 
SD_POWER_POF_ENABLE
,

137 
SD_POWER_POF_THRESHOLD_SET
,

138 
SD_POWER_RAMON_SET
,

139 
SD_POWER_RAMON_CLR
,

140 
SD_POWER_RAMON_GET
,

141 
SD_POWER_GPREGRET_SET
,

142 
SD_POWER_GPREGRET_CLR
,

143 
SD_POWER_GPREGRET_GET
,

144 
SD_POWER_DCDC_MODE_SET
,

145 
SD_APP_EVT_WAIT
,

146 
SD_CLOCK_HFCLK_REQUEST
,

147 
SD_CLOCK_HFCLK_RELEASE
,

148 
SD_CLOCK_HFCLK_IS_RUNNING
,

149 
SD_RADIO_NOTIFICATION_CFG_SET
,

150 
SD_ECB_BLOCK_ENCRYPT
,

151 
SD_ECB_BLOCKS_ENCRYPT
,

152 
SD_RADIO_SESSION_OPEN
,

153 
SD_RADIO_SESSION_CLOSE
,

154 
SD_RADIO_REQUEST
,

155 
SD_EVT_GET
,

156 
SD_TEMP_GET
,

157 
SVC_SOC_LAST


161 
	eNRF_MUTEX_VALUES


163 
NRF_MUTEX_FREE
,

164 
NRF_MUTEX_TAKEN


168 
	eNRF_POWER_MODES


170 
NRF_POWER_MODE_CONSTLAT
,

171 
NRF_POWER_MODE_LOWPWR


176 
	eNRF_POWER_THRESHOLDS


178 
NRF_POWER_THRESHOLD_V21
,

179 
NRF_POWER_THRESHOLD_V23
,

180 
NRF_POWER_THRESHOLD_V25
,

181 
NRF_POWER_THRESHOLD_V27


186 
	eNRF_POWER_DCDC_MODES


188 
NRF_POWER_DCDC_DISABLE
,

189 
NRF_POWER_DCDC_ENABLE


193 
	eNRF_RADIO_NOTIFICATION_DISTANCES


195 
NRF_RADIO_NOTIFICATION_DISTANCE_NONE
 = 0,

196 
NRF_RADIO_NOTIFICATION_DISTANCE_800US
,

197 
NRF_RADIO_NOTIFICATION_DISTANCE_1740US
,

198 
NRF_RADIO_NOTIFICATION_DISTANCE_2680US
,

199 
NRF_RADIO_NOTIFICATION_DISTANCE_3620US
,

200 
NRF_RADIO_NOTIFICATION_DISTANCE_4560US
,

201 
NRF_RADIO_NOTIFICATION_DISTANCE_5500US


206 
	eNRF_RADIO_NOTIFICATION_TYPES


208 
NRF_RADIO_NOTIFICATION_TYPE_NONE
 = 0,

209 
NRF_RADIO_NOTIFICATION_TYPE_INT_ON_ACTIVE
,

210 
NRF_RADIO_NOTIFICATION_TYPE_INT_ON_INACTIVE
,

211 
NRF_RADIO_NOTIFICATION_TYPE_INT_ON_BOTH
,

215 
	eNRF_RADIO_CALLBACK_SIGNAL_TYPE


217 
NRF_RADIO_CALLBACK_SIGNAL_TYPE_START
,

218 
NRF_RADIO_CALLBACK_SIGNAL_TYPE_TIMER0
,

219 
NRF_RADIO_CALLBACK_SIGNAL_TYPE_RADIO
,

220 
NRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_FAILED
,

221 
NRF_RADIO_CALLBACK_SIGNAL_TYPE_EXTEND_SUCCEEDED


229 
	eNRF_RADIO_SIGNAL_CALLBACK_ACTION


231 
NRF_RADIO_SIGNAL_CALLBACK_ACTION_NONE
,

232 
NRF_RADIO_SIGNAL_CALLBACK_ACTION_EXTEND
,

233 
NRF_RADIO_SIGNAL_CALLBACK_ACTION_END
,

234 
NRF_RADIO_SIGNAL_CALLBACK_ACTION_REQUEST_AND_END


238 
	eNRF_RADIO_HFCLK_CFG


240 
NRF_RADIO_HFCLK_CFG_XTAL_GUARANTEED
,

243 
NRF_RADIO_HFCLK_CFG_NO_GUARANTEE


251 
	eNRF_RADIO_PRIORITY


253 
NRF_RADIO_PRIORITY_HIGH
,

254 
NRF_RADIO_PRIORITY_NORMAL
,

258 
	eNRF_RADIO_REQUEST_TYPE


260 
NRF_RADIO_REQ_TYPE_EARLIEST
,

261 
NRF_RADIO_REQ_TYPE_NORMAL


265 
	eNRF_SOC_EVTS


267 
NRF_EVT_HFCLKSTARTED
,

268 
NRF_EVT_POWER_FAILURE_WARNING
,

269 
NRF_EVT_FLASH_OPERATION_SUCCESS
,

270 
NRF_EVT_FLASH_OPERATION_ERROR
,

271 
NRF_EVT_RADIO_BLOCKED
,

272 
NRF_EVT_RADIO_CANCELED
,

273 
NRF_EVT_RADIO_SIGNAL_CALLBACK_INVALID_RETURN
,

274 
NRF_EVT_RADIO_SESSION_IDLE
,

275 
NRF_EVT_RADIO_SESSION_CLOSED
,

276 
NRF_EVT_NUMBER_OF_EVTS


288 vŞ©
	tušt8_t
 
	tÄf_mu‹x_t
;

293 
ušt8_t
 
hfşk
;

294 
ušt8_t
 
´iÜ™y
;

295 
ušt32_t
 
Ëngth_us
;

296 
ušt32_t
 
timeout_us
;

297 } 
	tÄf_¿dio_»que¡_—¾›¡_t
;

302 
ušt8_t
 
hfşk
;

303 
ušt8_t
 
´iÜ™y
;

304 
ušt32_t
 
di¡ªû_us
;

305 
ušt32_t
 
Ëngth_us
;

306 } 
	tÄf_¿dio_»que¡_nÜm®_t
;

311 
ušt8_t
 
»que¡_ty³
;

314 
Äf_¿dio_»que¡_—¾›¡_t
 
—¾›¡
;

315 
Äf_¿dio_»que¡_nÜm®_t
 
nÜm®
;

316 } 
·¿ms
;

317 } 
	tÄf_¿dio_»que¡_t
;

322 
ušt8_t
 
ÿÎback_aùiÚ
;

327 
Äf_¿dio_»que¡_t
 * 
p_Ãxt
;

328 } 
»que¡
;

331 
ušt32_t
 
Ëngth_us
;

332 } 
ex‹nd
;

333 } 
·¿ms
;

334 } 
	tÄf_¿dio_sigÇl_ÿÎback_»tuº_·¿m_t
;

348 
Äf_¿dio_sigÇl_ÿÎback_»tuº_·¿m_t
 * (*
	tÄf_¿dio_sigÇl_ÿÎback_t
è(
	tušt8_t
 
	tsigÇl_ty³
);

351 
ušt8_t
 
	tsoc_ecb_key_t
[
SOC_ECB_KEY_LENGTH
];

352 
ušt8_t
 
	tsoc_ecb_ş—¹ext_t
[
SOC_ECB_CLEARTEXT_LENGTH
];

353 
ušt8_t
 
	tsoc_ecb_ch”‹xt_t
[
SOC_ECB_CIPHERTEXT_LENGTH
];

358 
soc_ecb_key_t
 
key
;

359 
soc_ecb_ş—¹ext_t
 
ş—¹ext
;

360 
soc_ecb_ch”‹xt_t
 
ch”‹xt
;

361 } 
	tÄf_ecb_h®_d©a_t
;

367 
soc_ecb_key_t
* 
p_key
;

368 
soc_ecb_ş—¹ext_t
* 
p_ş—¹ext
;

369 
soc_ecb_ch”‹xt_t
* 
p_ch”‹xt
;

370 } 
	tÄf_ecb_h®_d©a_block_t
;

383 
SVCALL
(
SD_MUTEX_NEW
, 
ušt32_t
, 
sd_mu‹x_Ãw
(
Äf_mu‹x_t
 * 
p_mu‹x
));

392 
SVCALL
(
SD_MUTEX_ACQUIRE
, 
ušt32_t
, 
sd_mu‹x_acquœe
(
Äf_mu‹x_t
 * 
p_mu‹x
));

400 
SVCALL
(
SD_MUTEX_RELEASE
, 
ušt32_t
, 
sd_mu‹x_»Ëa£
(
Äf_mu‹x_t
 * 
p_mu‹x
));

408 
SVCALL
(
SD_RAND_APPLICATION_POOL_CAPACITY_GET
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_poŞ_ÿ·c™y_g‘
(
ušt8_t
 * 
p_poŞ_ÿ·c™y
));

416 
SVCALL
(
SD_RAND_APPLICATION_BYTES_AVAILABLE_GET
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_by‹s_avaabË_g‘
(
ušt8_t
 * 
p_by‹s_avaabË
));

426 
SVCALL
(
SD_RAND_APPLICATION_VECTOR_GET
, 
ušt32_t
, 
sd_¿nd_­¶iÿtiÚ_veùÜ_g‘
(
ušt8_t
 * 
p_buff
, ušt8_ˆ
Ëngth
));

434 
SVCALL
(
SD_POWER_RESET_REASON_GET
, 
ušt32_t
, 
sd_pow”_»£t_»asÚ_g‘
(ušt32_ˆ* 
p_»£t_»asÚ
));

442 
SVCALL
(
SD_POWER_RESET_REASON_CLR
, 
ušt32_t
, 
sd_pow”_»£t_»asÚ_şr
(ušt32_ˆ
»£t_»asÚ_şr_msk
));

451 
SVCALL
(
SD_POWER_MODE_SET
, 
ušt32_t
, 
sd_pow”_mode_£t
(
ušt8_t
 
pow”_mode
));

457 
SVCALL
(
SD_POWER_SYSTEM_OFF
, 
ušt32_t
, 
sd_pow”_sy¡em_off
());

468 
SVCALL
(
SD_POWER_POF_ENABLE
, 
ušt32_t
, 
sd_pow”_pof_’abË
(
ušt8_t
 
pof_’abË
));

477 
SVCALL
(
SD_POWER_POF_THRESHOLD_SET
, 
ušt32_t
, 
sd_pow”_pof_th»shŞd_£t
(
ušt8_t
 
th»shŞd
));

485 
SVCALL
(
SD_POWER_RAMON_SET
, 
ušt32_t
, 
sd_pow”_¿mÚ_£t
(ušt32_ˆ
¿mÚ
));

493 
SVCALL
(
SD_POWER_RAMON_CLR
, 
ušt32_t
, 
sd_pow”_¿mÚ_şr
(ušt32_ˆ
¿mÚ
));

501 
SVCALL
(
SD_POWER_RAMON_GET
, 
ušt32_t
, 
sd_pow”_¿mÚ_g‘
(ušt32_ˆ* 
p_¿mÚ
));

509 
SVCALL
(
SD_POWER_GPREGRET_SET
, 
ušt32_t
, 
sd_pow”_g´eg»t_£t
(ušt32_ˆ
g´eg»t_msk
));

517 
SVCALL
(
SD_POWER_GPREGRET_CLR
, 
ušt32_t
, 
sd_pow”_g´eg»t_şr
(ušt32_ˆ
g´eg»t_msk
));

525 
SVCALL
(
SD_POWER_GPREGRET_GET
, 
ušt32_t
, 
sd_pow”_g´eg»t_g‘
(ušt32_ˆ*
p_g´eg»t
));

536 
SVCALL
(
SD_POWER_DCDC_MODE_SET
, 
ušt32_t
, 
sd_pow”_dcdc_mode_£t
(
ušt8_t
 
dcdc_mode
));

548 
SVCALL
(
SD_CLOCK_HFCLK_REQUEST
, 
ušt32_t
, 
sd_şock_hfşk_»que¡
());

559 
SVCALL
(
SD_CLOCK_HFCLK_RELEASE
, 
ušt32_t
, 
sd_şock_hfşk_»Ëa£
());

570 
SVCALL
(
SD_CLOCK_HFCLK_IS_RUNNING
, 
ušt32_t
, 
sd_şock_hfşk_is_ruÂšg
(ušt32_ˆ* 
p_is_ruÂšg
));

595 
SVCALL
(
SD_APP_EVT_WAIT
, 
ušt32_t
, 
sd_­p_evt_wa™
());

603 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_GET
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_g‘
(ušt32_ˆ* 
p_chªÃl_’abË
));

611 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_SET
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_£t
(ušt32_ˆ
chªÃl_’abË_£t_msk
));

619 
SVCALL
(
SD_PPI_CHANNEL_ENABLE_CLR
, 
ušt32_t
, 
sd_µi_chªÃl_’abË_şr
(ušt32_ˆ
chªÃl_’abË_şr_msk
));

630 
SVCALL
(
SD_PPI_CHANNEL_ASSIGN
, 
ušt32_t
, 
sd_µi_chªÃl_assign
(
ušt8_t
 
chªÃl_num
, cÚ¡ vŞ©* 
evt_’dpošt
, cÚ¡ vŞ©* 
sk_’dpošt
));

639 
SVCALL
(
SD_PPI_GROUP_TASK_ENABLE
, 
ušt32_t
, 
sd_µi_group_sk_’abË
(
ušt8_t
 
group_num
));

648 
SVCALL
(
SD_PPI_GROUP_TASK_DISABLE
, 
ušt32_t
, 
sd_µi_group_sk_di§bË
(
ušt8_t
 
group_num
));

658 
SVCALL
(
SD_PPI_GROUP_ASSIGN
, 
ušt32_t
, 
sd_µi_group_assign
(
ušt8_t
 
group_num
, ušt32_ˆ
chªÃl_msk
));

668 
SVCALL
(
SD_PPI_GROUP_GET
, 
ušt32_t
, 
sd_µi_group_g‘
(
ušt8_t
 
group_num
, ušt32_ˆ* 
p_chªÃl_msk
));

697 
SVCALL
(
SD_RADIO_NOTIFICATION_CFG_SET
, 
ušt32_t
, 
sd_¿dio_nÙifiÿtiÚ_cfg_£t
(
ušt8_t
 
ty³
, ušt8_ˆ
di¡ªû
));

713 
SVCALL
(
SD_ECB_BLOCK_ENCRYPT
, 
ušt32_t
, 
sd_ecb_block_’üy±
(
Äf_ecb_h®_d©a_t
 * 
p_ecb_d©a
));

730 
SVCALL
(
SD_ECB_BLOCKS_ENCRYPT
, 
ušt32_t
, 
sd_ecb_blocks_’üy±
(
ušt8_t
 
block_couÁ
, 
Äf_ecb_h®_d©a_block_t
 * 
p_d©a_blocks
));

741 
SVCALL
(
SD_EVT_GET
, 
ušt32_t
, 
sd_evt_g‘
(ušt32_ˆ* 
p_evt_id
));

752 
SVCALL
(
SD_TEMP_GET
, 
ušt32_t
, 
sd_‹mp_g‘
(
št32_t
 * 
p_‹mp
));

784 
SVCALL
(
SD_FLASH_WRITE
, 
ušt32_t
, 
sd_æash_wr™e
(ušt32_ˆ* cÚ¡ 
p_d¡
, ušt32_ˆcÚ¡ * cÚ¡ 
p_¤c
, ušt32_ˆ
size
));

813 
SVCALL
(
SD_FLASH_PAGE_ERASE
, 
ušt32_t
, 
sd_æash_·ge_”a£
(ušt32_ˆ
·ge_numb”
));

832 
SVCALL
(
SD_FLASH_PROTECT
, 
ušt32_t
, 
sd_æash_´Ùeù
(ušt32_ˆ
block_cfg0
, ušt32_ˆ
block_cfg1
, ušt32_ˆ
block_cfg2
, ušt32_ˆ
block_cfg3
));

854 
SVCALL
(
SD_RADIO_SESSION_OPEN
, 
ušt32_t
, 
sd_¿dio_£ssiÚ_İ’
(
Äf_¿dio_sigÇl_ÿÎback_t
 
p_¿dio_sigÇl_ÿÎback
));

867 
SVCALL
(
SD_RADIO_SESSION_CLOSE
, 
ušt32_t
, 
sd_¿dio_£ssiÚ_şo£
());

899 
SVCALL
(
SD_RADIO_REQUEST
, 
ušt32_t
, 
sd_¿dio_»que¡
(
Äf_¿dio_»que¡_t
 * 
p_»que¡
 ));

903 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\toolchain\CMSIS\Include\core_cm0.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šşude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
şªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0_H_GENERIC


42 
	#__CORE_CM0_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ılu¥lus


74 
	#__CM0_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0_CMSIS_VERSION
 ((
__CM0_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
comp”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàĞ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ılu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0_H_DEPENDANT


175 
	#__CORE_CM0_H_DEPENDANT


	)

177 #ifdeà
__ılu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0_REV


184 
	#__CM0_REV
 0x0000U

	)

188 #iâdeà
__NVIC_PRIO_BITS


189 
	#__NVIC_PRIO_BITS
 2U

	)

193 #iâdeà
__V’dÜ_SysTickCÚfig


194 
	#__V’dÜ_SysTickCÚfig
 0U

	)

207 #ifdeà
__ılu¥lus


208 
	#__I
 vŞ©

	)

210 
	#__I
 vŞ©cÚ¡

	)

212 
	#__O
 vŞ©

	)

213 
	#__IO
 vŞ©

	)

216 
	#__IM
 vŞ©cÚ¡

	)

217 
	#__OM
 vŞ©

	)

218 
	#__IOM
 vŞ©

	)

251 
ušt32_t
 
_»£rved0
:28;

252 
ušt32_t
 
V
:1;

253 
ušt32_t
 
C
:1;

254 
ušt32_t
 
Z
:1;

255 
ušt32_t
 
N
:1;

256 } 
b
;

257 
ušt32_t
 
w
;

258 } 
	tAPSR_Ty³
;

261 
	#APSR_N_Pos
 31U

	)

262 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

264 
	#APSR_Z_Pos
 30U

	)

265 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

267 
	#APSR_C_Pos
 29U

	)

268 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

270 
	#APSR_V_Pos
 28U

	)

271 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

281 
ušt32_t
 
ISR
:9;

282 
ušt32_t
 
_»£rved0
:23;

283 } 
b
;

284 
ušt32_t
 
w
;

285 } 
	tIPSR_Ty³
;

288 
	#IPSR_ISR_Pos
 0U

	)

289 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

299 
ušt32_t
 
ISR
:9;

300 
ušt32_t
 
_»£rved0
:15;

301 
ušt32_t
 
T
:1;

302 
ušt32_t
 
_»£rved1
:3;

303 
ušt32_t
 
V
:1;

304 
ušt32_t
 
C
:1;

305 
ušt32_t
 
Z
:1;

306 
ušt32_t
 
N
:1;

307 } 
b
;

308 
ušt32_t
 
w
;

309 } 
	txPSR_Ty³
;

312 
	#xPSR_N_Pos
 31U

	)

313 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

315 
	#xPSR_Z_Pos
 30U

	)

316 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

318 
	#xPSR_C_Pos
 29U

	)

319 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

321 
	#xPSR_V_Pos
 28U

	)

322 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

324 
	#xPSR_T_Pos
 24U

	)

325 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

327 
	#xPSR_ISR_Pos
 0U

	)

328 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

338 
ušt32_t
 
_»£rved0
:1;

339 
ušt32_t
 
SPSEL
:1;

340 
ušt32_t
 
_»£rved1
:30;

341 } 
b
;

342 
ušt32_t
 
w
;

343 } 
	tCONTROL_Ty³
;

346 
	#CONTROL_SPSEL_Pos
 1U

	)

347 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

364 
__IOM
 
ušt32_t
 
ISER
[1U];

365 
ušt32_t
 
RESERVED0
[31U];

366 
__IOM
 
ušt32_t
 
ICER
[1U];

367 
ušt32_t
 
RSERVED1
[31U];

368 
__IOM
 
ušt32_t
 
ISPR
[1U];

369 
ušt32_t
 
RESERVED2
[31U];

370 
__IOM
 
ušt32_t
 
ICPR
[1U];

371 
ušt32_t
 
RESERVED3
[31U];

372 
ušt32_t
 
RESERVED4
[64U];

373 
__IOM
 
ušt32_t
 
IP
[8U];

374 } 
	tNVIC_Ty³
;

391 
__IM
 
ušt32_t
 
CPUID
;

392 
__IOM
 
ušt32_t
 
ICSR
;

393 
ušt32_t
 
RESERVED0
;

394 
__IOM
 
ušt32_t
 
AIRCR
;

395 
__IOM
 
ušt32_t
 
SCR
;

396 
__IOM
 
ušt32_t
 
CCR
;

397 
ušt32_t
 
RESERVED1
;

398 
__IOM
 
ušt32_t
 
SHP
[2U];

399 
__IOM
 
ušt32_t
 
SHCSR
;

400 } 
	tSCB_Ty³
;

403 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

404 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

406 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

407 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

409 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

410 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

412 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

413 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

415 
	#SCB_CPUID_REVISION_Pos
 0U

	)

416 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

419 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

420 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

422 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

423 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

425 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

426 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

428 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

429 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

431 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

432 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

434 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

435 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

437 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

438 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

440 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

441 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

443 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

444 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

447 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

448 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

450 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

451 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

453 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

454 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

456 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

457 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

459 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

460 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

463 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

464 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

466 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

467 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

469 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

470 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

473 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

474 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

476 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

477 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

480 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

481 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

498 
__IOM
 
ušt32_t
 
CTRL
;

499 
__IOM
 
ušt32_t
 
LOAD
;

500 
__IOM
 
ušt32_t
 
VAL
;

501 
__IM
 
ušt32_t
 
CALIB
;

502 } 
	tSysTick_Ty³
;

505 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

506 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

508 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

509 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

511 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

512 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

514 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

515 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

518 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

519 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

522 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

523 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

526 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

527 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

529 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

530 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

532 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

533 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

569 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

582 
	#SCS_BASE
 (0xE000E000ULè

	)

583 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

584 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

585 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

587 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

588 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

589 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

619 
	#_BIT_SHIFT
(
IRQn
èĞ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

620 
	#_SHP_IDX
(
IRQn
èĞ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

621 
	#_IP_IDX
(
IRQn
èĞ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

629 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

631 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

640 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

642 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

653 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

655 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

664 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

666 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

675 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

677 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

688 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

690 ià((
št32_t
)(
IRQn
) < 0)

692 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

693 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

697 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

698 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

712 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

715 ià((
št32_t
)(
IRQn
) < 0)

717 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

721 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

730 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

732 
__DSB
();

734 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

735 
SCB_AIRCR_SYSRESETREQ_Msk
);

736 
__DSB
();

740 
__NOP
();

756 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

769 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

771 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

776 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

777 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

778 
SysTick
->
VAL
 = 0UL;

779 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

780 
SysTick_CTRL_TICKINT_Msk
 |

781 
SysTick_CTRL_ENABLE_Msk
;

792 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\toolchain\CMSIS\Include\core_cm0plus.h

35 #ià 
defšed
 ( 
__ICCARM__
 )

36 #´agm¨
sy¡em_šşude


37 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

38 #´agm¨
şªg
 
sy¡em_h—d”


41 #iâdeà
__CORE_CM0PLUS_H_GENERIC


42 
	#__CORE_CM0PLUS_H_GENERIC


	)

44 
	~<¡dšt.h
>

46 #ifdeà
__ılu¥lus


74 
	#__CM0PLUS_CMSIS_VERSION_MAIN
 (0x04Uè

	)

75 
	#__CM0PLUS_CMSIS_VERSION_SUB
 (0x1EUè

	)

76 
	#__CM0PLUS_CMSIS_VERSION
 ((
__CM0PLUS_CMSIS_VERSION_MAIN
 << 16U) | \

77 
__CM0PLUS_CMSIS_VERSION_SUB
 )

	)

79 
	#__CORTEX_M
 (0x00Uè

	)

82 #ià 
defšed
 ( 
__CC_ARM
 )

83 
	#__ASM
 
__asm


	)

84 
	#__INLINE
 
__šlše


	)

85 
	#__STATIC_INLINE
 
__šlše


	)

87 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

88 
	#__ASM
 
__asm


	)

89 
	#__INLINE
 
__šlše


	)

90 
	#__STATIC_INLINE
 
__šlše


	)

92 #–ià
defšed
 ( 
__GNUC__
 )

93 
	#__ASM
 
__asm


	)

94 
	#__INLINE
 
šlše


	)

95 
	#__STATIC_INLINE
 
šlše


	)

97 #–ià
defšed
 ( 
__ICCARM__
 )

98 
	#__ASM
 
__asm


	)

99 
	#__INLINE
 
šlše


	)

100 
	#__STATIC_INLINE
 
šlše


	)

102 #–ià
defšed
 ( 
__TMS470__
 )

103 
	#__ASM
 
__asm


	)

104 
	#__STATIC_INLINE
 
šlše


	)

106 #–ià
defšed
 ( 
__TASKING__
 )

107 
	#__ASM
 
__asm


	)

108 
	#__INLINE
 
šlše


	)

109 
	#__STATIC_INLINE
 
šlše


	)

111 #–ià
defšed
 ( 
__CSMC__
 )

112 
	#__·cked


	)

113 
	#__ASM
 
_asm


	)

114 
	#__INLINE
 
šlše


	)

115 
	#__STATIC_INLINE
 
šlše


	)

118 #”rÜ 
Unknown
 
comp”


124 
	#__FPU_USED
 0U

	)

126 #ià
defšed
 ( 
__CC_ARM
 )

127 #ià
defšed
 
__TARGET_FPU_VFP


131 #–ià
defšed
(
__ARMCC_VERSION
) && (__ARMCC_VERSION >= 6010050)

132 #ià
defšed
 
__ARM_PCS_VFP


136 #–ià
defšed
 ( 
__GNUC__
 )

137 #ià
defšed
 (
__VFP_FP__
è&& !defšed(
__SOFTFP__
)

141 #–ià
defšed
 ( 
__ICCARM__
 )

142 #ià
defšed
 
__ARMVFP__


146 #–ià
defšed
 ( 
__TMS470__
 )

147 #ià
defšed
 
__TI_VFP_SUPPORT__


151 #–ià
defšed
 ( 
__TASKING__
 )

152 #ià
defšed
 
__FPU_VFP__


156 #–ià
defšed
 ( 
__CSMC__
 )

157 #iàĞ
__CSMC__
 & 0x400U)

163 
	~"cÜe_cmIn¡r.h
"

164 
	~"cÜe_cmFunc.h
"

166 #ifdeà
__ılu¥lus


172 #iâdeà
__CMSIS_GENERIC


174 #iâdeà
__CORE_CM0PLUS_H_DEPENDANT


175 
	#__CORE_CM0PLUS_H_DEPENDANT


	)

177 #ifdeà
__ılu¥lus


182 #ià
defšed
 
__CHECK_DEVICE_DEFINES


183 #iâdeà
__CM0PLUS_REV


184 
	#__CM0PLUS_REV
 0x0000U

	)

188 #iâdeà
__MPU_PRESENT


189 
	#__MPU_PRESENT
 0U

	)

193 #iâdeà
__VTOR_PRESENT


194 
	#__VTOR_PRESENT
 0U

	)

198 #iâdeà
__NVIC_PRIO_BITS


199 
	#__NVIC_PRIO_BITS
 2U

	)

203 #iâdeà
__V’dÜ_SysTickCÚfig


204 
	#__V’dÜ_SysTickCÚfig
 0U

	)

217 #ifdeà
__ılu¥lus


218 
	#__I
 vŞ©

	)

220 
	#__I
 vŞ©cÚ¡

	)

222 
	#__O
 vŞ©

	)

223 
	#__IO
 vŞ©

	)

226 
	#__IM
 vŞ©cÚ¡

	)

227 
	#__OM
 vŞ©

	)

228 
	#__IOM
 vŞ©

	)

262 
ušt32_t
 
_»£rved0
:28;

263 
ušt32_t
 
V
:1;

264 
ušt32_t
 
C
:1;

265 
ušt32_t
 
Z
:1;

266 
ušt32_t
 
N
:1;

267 } 
b
;

268 
ušt32_t
 
w
;

269 } 
	tAPSR_Ty³
;

272 
	#APSR_N_Pos
 31U

	)

273 
	#APSR_N_Msk
 (1UL << 
APSR_N_Pos
è

	)

275 
	#APSR_Z_Pos
 30U

	)

276 
	#APSR_Z_Msk
 (1UL << 
APSR_Z_Pos
è

	)

278 
	#APSR_C_Pos
 29U

	)

279 
	#APSR_C_Msk
 (1UL << 
APSR_C_Pos
è

	)

281 
	#APSR_V_Pos
 28U

	)

282 
	#APSR_V_Msk
 (1UL << 
APSR_V_Pos
è

	)

292 
ušt32_t
 
ISR
:9;

293 
ušt32_t
 
_»£rved0
:23;

294 } 
b
;

295 
ušt32_t
 
w
;

296 } 
	tIPSR_Ty³
;

299 
	#IPSR_ISR_Pos
 0U

	)

300 
	#IPSR_ISR_Msk
 (0x1FFUL )

	)

310 
ušt32_t
 
ISR
:9;

311 
ušt32_t
 
_»£rved0
:15;

312 
ušt32_t
 
T
:1;

313 
ušt32_t
 
_»£rved1
:3;

314 
ušt32_t
 
V
:1;

315 
ušt32_t
 
C
:1;

316 
ušt32_t
 
Z
:1;

317 
ušt32_t
 
N
:1;

318 } 
b
;

319 
ušt32_t
 
w
;

320 } 
	txPSR_Ty³
;

323 
	#xPSR_N_Pos
 31U

	)

324 
	#xPSR_N_Msk
 (1UL << 
xPSR_N_Pos
è

	)

326 
	#xPSR_Z_Pos
 30U

	)

327 
	#xPSR_Z_Msk
 (1UL << 
xPSR_Z_Pos
è

	)

329 
	#xPSR_C_Pos
 29U

	)

330 
	#xPSR_C_Msk
 (1UL << 
xPSR_C_Pos
è

	)

332 
	#xPSR_V_Pos
 28U

	)

333 
	#xPSR_V_Msk
 (1UL << 
xPSR_V_Pos
è

	)

335 
	#xPSR_T_Pos
 24U

	)

336 
	#xPSR_T_Msk
 (1UL << 
xPSR_T_Pos
è

	)

338 
	#xPSR_ISR_Pos
 0U

	)

339 
	#xPSR_ISR_Msk
 (0x1FFUL )

	)

349 
ušt32_t
 
nPRIV
:1;

350 
ušt32_t
 
SPSEL
:1;

351 
ušt32_t
 
_»£rved1
:30;

352 } 
b
;

353 
ušt32_t
 
w
;

354 } 
	tCONTROL_Ty³
;

357 
	#CONTROL_SPSEL_Pos
 1U

	)

358 
	#CONTROL_SPSEL_Msk
 (1UL << 
CONTROL_SPSEL_Pos
è

	)

360 
	#CONTROL_nPRIV_Pos
 0U

	)

361 
	#CONTROL_nPRIV_Msk
 (1UL )

	)

378 
__IOM
 
ušt32_t
 
ISER
[1U];

379 
ušt32_t
 
RESERVED0
[31U];

380 
__IOM
 
ušt32_t
 
ICER
[1U];

381 
ušt32_t
 
RSERVED1
[31U];

382 
__IOM
 
ušt32_t
 
ISPR
[1U];

383 
ušt32_t
 
RESERVED2
[31U];

384 
__IOM
 
ušt32_t
 
ICPR
[1U];

385 
ušt32_t
 
RESERVED3
[31U];

386 
ušt32_t
 
RESERVED4
[64U];

387 
__IOM
 
ušt32_t
 
IP
[8U];

388 } 
	tNVIC_Ty³
;

405 
__IM
 
ušt32_t
 
CPUID
;

406 
__IOM
 
ušt32_t
 
ICSR
;

407 #ià(
__VTOR_PRESENT
 == 1U)

408 
__IOM
 
ušt32_t
 
VTOR
;

410 
ušt32_t
 
RESERVED0
;

412 
__IOM
 
ušt32_t
 
AIRCR
;

413 
__IOM
 
ušt32_t
 
SCR
;

414 
__IOM
 
ušt32_t
 
CCR
;

415 
ušt32_t
 
RESERVED1
;

416 
__IOM
 
ušt32_t
 
SHP
[2U];

417 
__IOM
 
ušt32_t
 
SHCSR
;

418 } 
	tSCB_Ty³
;

421 
	#SCB_CPUID_IMPLEMENTER_Pos
 24U

	)

422 
	#SCB_CPUID_IMPLEMENTER_Msk
 (0xFFUL << 
SCB_CPUID_IMPLEMENTER_Pos
è

	)

424 
	#SCB_CPUID_VARIANT_Pos
 20U

	)

425 
	#SCB_CPUID_VARIANT_Msk
 (0xFUL << 
SCB_CPUID_VARIANT_Pos
è

	)

427 
	#SCB_CPUID_ARCHITECTURE_Pos
 16U

	)

428 
	#SCB_CPUID_ARCHITECTURE_Msk
 (0xFUL << 
SCB_CPUID_ARCHITECTURE_Pos
è

	)

430 
	#SCB_CPUID_PARTNO_Pos
 4U

	)

431 
	#SCB_CPUID_PARTNO_Msk
 (0xFFFUL << 
SCB_CPUID_PARTNO_Pos
è

	)

433 
	#SCB_CPUID_REVISION_Pos
 0U

	)

434 
	#SCB_CPUID_REVISION_Msk
 (0xFUL )

	)

437 
	#SCB_ICSR_NMIPENDSET_Pos
 31U

	)

438 
	#SCB_ICSR_NMIPENDSET_Msk
 (1UL << 
SCB_ICSR_NMIPENDSET_Pos
è

	)

440 
	#SCB_ICSR_PENDSVSET_Pos
 28U

	)

441 
	#SCB_ICSR_PENDSVSET_Msk
 (1UL << 
SCB_ICSR_PENDSVSET_Pos
è

	)

443 
	#SCB_ICSR_PENDSVCLR_Pos
 27U

	)

444 
	#SCB_ICSR_PENDSVCLR_Msk
 (1UL << 
SCB_ICSR_PENDSVCLR_Pos
è

	)

446 
	#SCB_ICSR_PENDSTSET_Pos
 26U

	)

447 
	#SCB_ICSR_PENDSTSET_Msk
 (1UL << 
SCB_ICSR_PENDSTSET_Pos
è

	)

449 
	#SCB_ICSR_PENDSTCLR_Pos
 25U

	)

450 
	#SCB_ICSR_PENDSTCLR_Msk
 (1UL << 
SCB_ICSR_PENDSTCLR_Pos
è

	)

452 
	#SCB_ICSR_ISRPREEMPT_Pos
 23U

	)

453 
	#SCB_ICSR_ISRPREEMPT_Msk
 (1UL << 
SCB_ICSR_ISRPREEMPT_Pos
è

	)

455 
	#SCB_ICSR_ISRPENDING_Pos
 22U

	)

456 
	#SCB_ICSR_ISRPENDING_Msk
 (1UL << 
SCB_ICSR_ISRPENDING_Pos
è

	)

458 
	#SCB_ICSR_VECTPENDING_Pos
 12U

	)

459 
	#SCB_ICSR_VECTPENDING_Msk
 (0x1FFUL << 
SCB_ICSR_VECTPENDING_Pos
è

	)

461 
	#SCB_ICSR_VECTACTIVE_Pos
 0U

	)

462 
	#SCB_ICSR_VECTACTIVE_Msk
 (0x1FFUL )

	)

464 #ià(
__VTOR_PRESENT
 == 1U)

466 
	#SCB_VTOR_TBLOFF_Pos
 8U

	)

467 
	#SCB_VTOR_TBLOFF_Msk
 (0xFFFFFFUL << 
SCB_VTOR_TBLOFF_Pos
è

	)

471 
	#SCB_AIRCR_VECTKEY_Pos
 16U

	)

472 
	#SCB_AIRCR_VECTKEY_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEY_Pos
è

	)

474 
	#SCB_AIRCR_VECTKEYSTAT_Pos
 16U

	)

475 
	#SCB_AIRCR_VECTKEYSTAT_Msk
 (0xFFFFUL << 
SCB_AIRCR_VECTKEYSTAT_Pos
è

	)

477 
	#SCB_AIRCR_ENDIANESS_Pos
 15U

	)

478 
	#SCB_AIRCR_ENDIANESS_Msk
 (1UL << 
SCB_AIRCR_ENDIANESS_Pos
è

	)

480 
	#SCB_AIRCR_SYSRESETREQ_Pos
 2U

	)

481 
	#SCB_AIRCR_SYSRESETREQ_Msk
 (1UL << 
SCB_AIRCR_SYSRESETREQ_Pos
è

	)

483 
	#SCB_AIRCR_VECTCLRACTIVE_Pos
 1U

	)

484 
	#SCB_AIRCR_VECTCLRACTIVE_Msk
 (1UL << 
SCB_AIRCR_VECTCLRACTIVE_Pos
è

	)

487 
	#SCB_SCR_SEVONPEND_Pos
 4U

	)

488 
	#SCB_SCR_SEVONPEND_Msk
 (1UL << 
SCB_SCR_SEVONPEND_Pos
è

	)

490 
	#SCB_SCR_SLEEPDEEP_Pos
 2U

	)

491 
	#SCB_SCR_SLEEPDEEP_Msk
 (1UL << 
SCB_SCR_SLEEPDEEP_Pos
è

	)

493 
	#SCB_SCR_SLEEPONEXIT_Pos
 1U

	)

494 
	#SCB_SCR_SLEEPONEXIT_Msk
 (1UL << 
SCB_SCR_SLEEPONEXIT_Pos
è

	)

497 
	#SCB_CCR_STKALIGN_Pos
 9U

	)

498 
	#SCB_CCR_STKALIGN_Msk
 (1UL << 
SCB_CCR_STKALIGN_Pos
è

	)

500 
	#SCB_CCR_UNALIGN_TRP_Pos
 3U

	)

501 
	#SCB_CCR_UNALIGN_TRP_Msk
 (1UL << 
SCB_CCR_UNALIGN_TRP_Pos
è

	)

504 
	#SCB_SHCSR_SVCALLPENDED_Pos
 15U

	)

505 
	#SCB_SHCSR_SVCALLPENDED_Msk
 (1UL << 
SCB_SHCSR_SVCALLPENDED_Pos
è

	)

522 
__IOM
 
ušt32_t
 
CTRL
;

523 
__IOM
 
ušt32_t
 
LOAD
;

524 
__IOM
 
ušt32_t
 
VAL
;

525 
__IM
 
ušt32_t
 
CALIB
;

526 } 
	tSysTick_Ty³
;

529 
	#SysTick_CTRL_COUNTFLAG_Pos
 16U

	)

530 
	#SysTick_CTRL_COUNTFLAG_Msk
 (1UL << 
SysTick_CTRL_COUNTFLAG_Pos
è

	)

532 
	#SysTick_CTRL_CLKSOURCE_Pos
 2U

	)

533 
	#SysTick_CTRL_CLKSOURCE_Msk
 (1UL << 
SysTick_CTRL_CLKSOURCE_Pos
è

	)

535 
	#SysTick_CTRL_TICKINT_Pos
 1U

	)

536 
	#SysTick_CTRL_TICKINT_Msk
 (1UL << 
SysTick_CTRL_TICKINT_Pos
è

	)

538 
	#SysTick_CTRL_ENABLE_Pos
 0U

	)

539 
	#SysTick_CTRL_ENABLE_Msk
 (1UL )

	)

542 
	#SysTick_LOAD_RELOAD_Pos
 0U

	)

543 
	#SysTick_LOAD_RELOAD_Msk
 (0xFFFFFFUL )

	)

546 
	#SysTick_VAL_CURRENT_Pos
 0U

	)

547 
	#SysTick_VAL_CURRENT_Msk
 (0xFFFFFFUL )

	)

550 
	#SysTick_CALIB_NOREF_Pos
 31U

	)

551 
	#SysTick_CALIB_NOREF_Msk
 (1UL << 
SysTick_CALIB_NOREF_Pos
è

	)

553 
	#SysTick_CALIB_SKEW_Pos
 30U

	)

554 
	#SysTick_CALIB_SKEW_Msk
 (1UL << 
SysTick_CALIB_SKEW_Pos
è

	)

556 
	#SysTick_CALIB_TENMS_Pos
 0U

	)

557 
	#SysTick_CALIB_TENMS_Msk
 (0xFFFFFFUL )

	)

561 #ià(
__MPU_PRESENT
 == 1U)

574 
__IM
 
ušt32_t
 
TYPE
;

575 
__IOM
 
ušt32_t
 
CTRL
;

576 
__IOM
 
ušt32_t
 
RNR
;

577 
__IOM
 
ušt32_t
 
RBAR
;

578 
__IOM
 
ušt32_t
 
RASR
;

579 } 
	tMPU_Ty³
;

582 
	#MPU_TYPE_IREGION_Pos
 16U

	)

583 
	#MPU_TYPE_IREGION_Msk
 (0xFFUL << 
MPU_TYPE_IREGION_Pos
è

	)

585 
	#MPU_TYPE_DREGION_Pos
 8U

	)

586 
	#MPU_TYPE_DREGION_Msk
 (0xFFUL << 
MPU_TYPE_DREGION_Pos
è

	)

588 
	#MPU_TYPE_SEPARATE_Pos
 0U

	)

589 
	#MPU_TYPE_SEPARATE_Msk
 (1UL )

	)

592 
	#MPU_CTRL_PRIVDEFENA_Pos
 2U

	)

593 
	#MPU_CTRL_PRIVDEFENA_Msk
 (1UL << 
MPU_CTRL_PRIVDEFENA_Pos
è

	)

595 
	#MPU_CTRL_HFNMIENA_Pos
 1U

	)

596 
	#MPU_CTRL_HFNMIENA_Msk
 (1UL << 
MPU_CTRL_HFNMIENA_Pos
è

	)

598 
	#MPU_CTRL_ENABLE_Pos
 0U

	)

599 
	#MPU_CTRL_ENABLE_Msk
 (1UL )

	)

602 
	#MPU_RNR_REGION_Pos
 0U

	)

603 
	#MPU_RNR_REGION_Msk
 (0xFFUL )

	)

606 
	#MPU_RBAR_ADDR_Pos
 8U

	)

607 
	#MPU_RBAR_ADDR_Msk
 (0xFFFFFFUL << 
MPU_RBAR_ADDR_Pos
è

	)

609 
	#MPU_RBAR_VALID_Pos
 4U

	)

610 
	#MPU_RBAR_VALID_Msk
 (1UL << 
MPU_RBAR_VALID_Pos
è

	)

612 
	#MPU_RBAR_REGION_Pos
 0U

	)

613 
	#MPU_RBAR_REGION_Msk
 (0xFUL )

	)

616 
	#MPU_RASR_ATTRS_Pos
 16U

	)

617 
	#MPU_RASR_ATTRS_Msk
 (0xFFFFUL << 
MPU_RASR_ATTRS_Pos
è

	)

619 
	#MPU_RASR_XN_Pos
 28U

	)

620 
	#MPU_RASR_XN_Msk
 (1UL << 
MPU_RASR_XN_Pos
è

	)

622 
	#MPU_RASR_AP_Pos
 24U

	)

623 
	#MPU_RASR_AP_Msk
 (0x7UL << 
MPU_RASR_AP_Pos
è

	)

625 
	#MPU_RASR_TEX_Pos
 19U

	)

626 
	#MPU_RASR_TEX_Msk
 (0x7UL << 
MPU_RASR_TEX_Pos
è

	)

628 
	#MPU_RASR_S_Pos
 18U

	)

629 
	#MPU_RASR_S_Msk
 (1UL << 
MPU_RASR_S_Pos
è

	)

631 
	#MPU_RASR_C_Pos
 17U

	)

632 
	#MPU_RASR_C_Msk
 (1UL << 
MPU_RASR_C_Pos
è

	)

634 
	#MPU_RASR_B_Pos
 16U

	)

635 
	#MPU_RASR_B_Msk
 (1UL << 
MPU_RASR_B_Pos
è

	)

637 
	#MPU_RASR_SRD_Pos
 8U

	)

638 
	#MPU_RASR_SRD_Msk
 (0xFFUL << 
MPU_RASR_SRD_Pos
è

	)

640 
	#MPU_RASR_SIZE_Pos
 1U

	)

641 
	#MPU_RASR_SIZE_Msk
 (0x1FUL << 
MPU_RASR_SIZE_Pos
è

	)

643 
	#MPU_RASR_ENABLE_Pos
 0U

	)

644 
	#MPU_RASR_ENABLE_Msk
 (1UL )

	)

673 
	#_VAL2FLD
(
f›ld
, 
v®ue
è((v®u<< f›ld ## 
_Pos
è& f›ld ## 
_Msk
)

	)

681 
	#_FLD2VAL
(
f›ld
, 
v®ue
è((v®u& f›ld ## 
_Msk
è>> f›ld ## 
_Pos
)

	)

694 
	#SCS_BASE
 (0xE000E000ULè

	)

695 
	#SysTick_BASE
 (
SCS_BASE
 + 0x0010ULè

	)

696 
	#NVIC_BASE
 (
SCS_BASE
 + 0x0100ULè

	)

697 
	#SCB_BASE
 (
SCS_BASE
 + 0x0D00ULè

	)

699 
	#SCB
 ((
SCB_Ty³
 *è
SCB_BASE
 )

	)

700 
	#SysTick
 ((
SysTick_Ty³
 *è
SysTick_BASE
 )

	)

701 
	#NVIC
 ((
NVIC_Ty³
 *è
NVIC_BASE
 )

	)

703 #ià(
__MPU_PRESENT
 == 1U)

704 
	#MPU_BASE
 (
SCS_BASE
 + 0x0D90ULè

	)

705 
	#MPU
 ((
MPU_Ty³
 *è
MPU_BASE
 )

	)

735 
	#_BIT_SHIFT
(
IRQn
èĞ((((
ušt32_t
)(
št32_t
)(IRQn)èè& 0x03ULè* 8UL)

	)

736 
	#_SHP_IDX
(
IRQn
èĞ(((((
ušt32_t
)(
št32_t
)(IRQn)è& 0x0FUL)-8ULè>> 2ULè)

	)

737 
	#_IP_IDX
(
IRQn
èĞ(((
ušt32_t
)(
št32_t
)(IRQn)è>> 2ULè)

	)

745 
__STATIC_INLINE
 
NVIC_EÇbËIRQ
(
IRQn_Ty³
 
IRQn
)

747 
NVIC
->
ISER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

756 
__STATIC_INLINE
 
NVIC_Di§bËIRQ
(
IRQn_Ty³
 
IRQn
)

758 
NVIC
->
ICER
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

769 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

771 ((
ušt32_t
)(((
NVIC
->
ISPR
[0U] & (1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL))) != 0UL) ? 1UL : 0UL));

780 
__STATIC_INLINE
 
NVIC_S‘P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

782 
NVIC
->
ISPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

791 
__STATIC_INLINE
 
NVIC_CË¬P’dšgIRQ
(
IRQn_Ty³
 
IRQn
)

793 
NVIC
->
ICPR
[0U] = (
ušt32_t
)(1UL << (((ušt32_t)(
št32_t
)
IRQn
) & 0x1FUL));

804 
__STATIC_INLINE
 
NVIC_S‘PriÜ™y
(
IRQn_Ty³
 
IRQn
, 
ušt32_t
 
´iÜ™y
)

806 ià((
št32_t
)(
IRQn
) < 0)

808 
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] = ((
ušt32_t
)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

809 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

813 
NVIC
->
IP
[
_IP_IDX
(
IRQn
)] = ((
ušt32_t
)(NVIC->IP[_IP_IDX(IRQn)] & ~(0xFFUL << 
_BIT_SHIFT
(IRQn))) |

814 (((
´iÜ™y
 << (8U - 
__NVIC_PRIO_BITS
)è& (
ušt32_t
)0xFFULè<< 
_BIT_SHIFT
(
IRQn
)));

828 
__STATIC_INLINE
 
ušt32_t
 
NVIC_G‘PriÜ™y
(
IRQn_Ty³
 
IRQn
)

831 ià((
št32_t
)(
IRQn
) < 0)

833 ((
ušt32_t
)(((
SCB
->
SHP
[
_SHP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

837 ((
ušt32_t
)(((
NVIC
->
IP
[ 
_IP_IDX
(
IRQn
)] >> 
_BIT_SHIFT
(IRQnèè& (ušt32_t)0xFFULè>> (8U - 
__NVIC_PRIO_BITS
)));

846 
__STATIC_INLINE
 
NVIC_Sy¡emRe£t
()

848 
__DSB
();

850 
SCB
->
AIRCR
 = ((0x5FAUL << 
SCB_AIRCR_VECTKEY_Pos
) |

851 
SCB_AIRCR_SYSRESETREQ_Msk
);

852 
__DSB
();

856 
__NOP
();

872 #ià(
__V’dÜ_SysTickCÚfig
 == 0U)

885 
__STATIC_INLINE
 
ušt32_t
 
SysTick_CÚfig
(ušt32_ˆ
ticks
)

887 ià((
ticks
 - 1ULè> 
SysTick_LOAD_RELOAD_Msk
)

892 
SysTick
->
LOAD
 = (
ušt32_t
)(
ticks
 - 1UL);

893 
NVIC_S‘PriÜ™y
 (
SysTick_IRQn
, (1UL << 
__NVIC_PRIO_BITS
) - 1UL);

894 
SysTick
->
VAL
 = 0UL;

895 
SysTick
->
CTRL
 = 
SysTick_CTRL_CLKSOURCE_Msk
 |

896 
SysTick_CTRL_TICKINT_Msk
 |

897 
SysTick_CTRL_ENABLE_Msk
;

908 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\components\toolchain\gcc\gcc_startup_nrf51.s

28 .
syÁax
 
	gunif›d


29 .
¬ch
 
	g¬mv6
-
	gm


31 .
	g£ùiÚ
 .
	g¡ack


32 .
	g®ign
 3

33 #ifdeà
__STACK_SIZE


34 .
equ
 
	gSck_Size
, 
	g__STACK_SIZE


36 .
equ
 
	gSck_Size
, 2048

38 .
globl
 
	g__SckTİ


39 .
globl
 
__SckLim™


40 
	g__SckLim™
:

41 .
¥aû
 
Sck_Size


42 .
size
 
__SckLim™
, . - __StackLimit

43 
	g__SckTİ
:

44 .
size
 
__SckTİ
, . - 
	g__SckTİ


46 .
	g£ùiÚ
 .
	gh—p


47 .
	g®ign
 3

48 #ifdeà
__HEAP_SIZE


49 .
equ
 
	gH—p_Size
, 
	g__HEAP_SIZE


51 .
equ
 
	gH—p_Size
, 0

53 .
globl
 
	g__H—pBa£


54 .
globl
 
__H—pLim™


55 
	g__H—pBa£
:

56 .
H—p_Size


57 .
¥aû
 
H—p_Size


58 .
’dif


59 .
size
 
__H—pBa£
, . - __HeapBase

60 
	g__H—pLim™
:

61 .
size
 
__H—pLim™
, . - 
	g__H—pLim™


63 .
	g£ùiÚ
 .
	gi¤_veùÜ


64 .
	g®ign
 2

65 .
globl
 
__i¤_veùÜ


66 
	g__i¤_veùÜ
:

67 .
__SckTİ


68 .
Re£t_HªdËr


69 .
NMI_HªdËr


70 .
H¬dFauÉ_HªdËr


78 .
SVC_HªdËr


81 .
P’dSV_HªdËr


82 .
SysTick_HªdËr


85 .
POWER_CLOCK_IRQHªdËr


86 .
RADIO_IRQHªdËr


87 .
UART0_IRQHªdËr


88 .
SPI0_TWI0_IRQHªdËr


89 .
SPI1_TWI1_IRQHªdËr


91 .
GPIOTE_IRQHªdËr


92 .
ADC_IRQHªdËr


93 .
TIMER0_IRQHªdËr


94 .
TIMER1_IRQHªdËr


95 .
TIMER2_IRQHªdËr


96 .
RTC0_IRQHªdËr


97 .
TEMP_IRQHªdËr


98 .
RNG_IRQHªdËr


99 .
ECB_IRQHªdËr


100 .
CCM_AAR_IRQHªdËr


101 .
WDT_IRQHªdËr


102 .
RTC1_IRQHªdËr


103 .
QDEC_IRQHªdËr


104 .
LPCOMP_IRQHªdËr


105 .
SWI0_IRQHªdËr


106 .
SWI1_IRQHªdËr


107 .
SWI2_IRQHªdËr


108 .
SWI3_IRQHªdËr


109 .
SWI4_IRQHªdËr


110 .
SWI5_IRQHªdËr


118 .
size
 
__i¤_veùÜ
, . - 
	g__i¤_veùÜ


122 .
equ
 
	gNRF_POWER_RAMON_ADDRESS
, 0x40000524

123 .
equ
 
	gNRF_POWER_RAMONB_ADDRESS
, 0x40000554

124 .
equ
 
	gNRF_POWER_RAMONx_RAMxON_ONMODE_Msk
, 0x3

126 .
	g‹xt


127 .
	gthumb


128 .
	gthumb_func


129 .
	g®ign
 1

130 .
globl
 
	gRe£t_HªdËr


131 .
ty³
 
	gRe£t_HªdËr
, %
funùiÚ


132 
	gRe£t_HªdËr
:

134 
MOVS
 
R1
, #NRF_POWER_RAMONx_RAMxON_ONMODE_Msk

136 
LDR
 
	gR0
, =
NRF_POWER_RAMON_ADDRESS


137 
LDR
 
R2
, [
R0
]

138 
ORRS
 
	gR2
, 
R1


139 
STR
 
	gR2
, [
R0
]

141 
LDR
 
	gR0
, =
NRF_POWER_RAMONB_ADDRESS


142 
LDR
 
R2
, [
R0
]

143 
ORRS
 
	gR2
, 
R1


144 
STR
 
	gR2
, [
R0
]

155 
ldr
 
	gr1
, =
__‘ext


156 
ldr
 
r2
, =
__d©a_¡¬t__


157 
ldr
 
r3
, =
__bss_¡¬t__


159 
subs
 
r3
, 
r2


160 
	gbË
 .
	gL_loİ1_dÚe


162 .
	gL_loİ1
:

163 
subs
 
r3
, #4

164 
ldr
 
	gr0
, [
r1
,
r3
]

165 
¡r
 
	gr0
, [
r2
,
r3
]

166 
	gbgt
 .
	gL_loİ1


168 .
	gL_loİ1_dÚe
:

180 #ifdeà
__STARTUP_CLEAR_BSS


181 
ldr
 
r1
, =
__bss_¡¬t__


182 
ldr
 
r2
, =
__bss_’d__


184 
movs
 
r0
, 0

186 
subs
 
	gr2
, 
r1


187 
	gbË
 .
	gL_loİ3_dÚe


189 .
	gL_loİ3
:

190 
subs
 
r2
, #4

191 
¡r
 
	gr0
, [
r1
, 
r2
]

192 
	gbgt
 .
	gL_loİ3


194 .
	gL_loİ3_dÚe
:

198 
bl
 
Sy¡emIn™


203 #iâdeà
__START


204 
	#__START
 
_¡¬t


	)

206 
bl
 
__START


208 .
poŞ


209 .
size
 
Re£t_HªdËr
,.-
	gRe£t_HªdËr


211 .
	g£ùiÚ
 ".text"

216 .
w—k
 
	gNMI_HªdËr


217 .
ty³
 
	gNMI_HªdËr
, %
funùiÚ


218 
	gNMI_HªdËr
:

219 
b
 .

220 .
size
 
NMI_HªdËr
, . - 
	gNMI_HªdËr


223 .
w—k
 
	gH¬dFauÉ_HªdËr


224 .
ty³
 
	gH¬dFauÉ_HªdËr
, %
funùiÚ


225 
	gH¬dFauÉ_HªdËr
:

226 
b
 .

227 .
size
 
H¬dFauÉ_HªdËr
, . - 
	gH¬dFauÉ_HªdËr


230 .
w—k
 
	gSVC_HªdËr


231 .
ty³
 
	gSVC_HªdËr
, %
funùiÚ


232 
	gSVC_HªdËr
:

233 
b
 .

234 .
size
 
SVC_HªdËr
, . - 
	gSVC_HªdËr


237 .
w—k
 
	gP’dSV_HªdËr


238 .
ty³
 
	gP’dSV_HªdËr
, %
funùiÚ


239 
	gP’dSV_HªdËr
:

240 
b
 .

241 .
size
 
P’dSV_HªdËr
, . - 
	gP’dSV_HªdËr


244 .
w—k
 
	gSysTick_HªdËr


245 .
ty³
 
	gSysTick_HªdËr
, %
funùiÚ


246 
	gSysTick_HªdËr
:

247 
b
 .

248 .
size
 
SysTick_HªdËr
, . - 
	gSysTick_HªdËr


253 .
globl
 
	gDeçuÉ_HªdËr


254 .
ty³
 
	gDeçuÉ_HªdËr
, %
funùiÚ


255 
	gDeçuÉ_HªdËr
:

256 
b
 .

257 .
size
 
DeçuÉ_HªdËr
, . - 
	gDeçuÉ_HªdËr


259 .
maüo
 
IRQ
 
	ghªdËr


260 .
	gw—k
 \
	ghªdËr


261 .
	g£t
 \
	ghªdËr
, 
	gDeçuÉ_HªdËr


262 .
’dm


264 
IRQ
 
POWER_CLOCK_IRQHªdËr


265 
IRQ
 
RADIO_IRQHªdËr


266 
IRQ
 
UART0_IRQHªdËr


267 
IRQ
 
SPI0_TWI0_IRQHªdËr


268 
IRQ
 
SPI1_TWI1_IRQHªdËr


269 
IRQ
 
GPIOTE_IRQHªdËr


270 
IRQ
 
ADC_IRQHªdËr


271 
IRQ
 
TIMER0_IRQHªdËr


272 
IRQ
 
TIMER1_IRQHªdËr


273 
IRQ
 
TIMER2_IRQHªdËr


274 
IRQ
 
RTC0_IRQHªdËr


275 
IRQ
 
TEMP_IRQHªdËr


276 
IRQ
 
RNG_IRQHªdËr


277 
IRQ
 
ECB_IRQHªdËr


278 
IRQ
 
CCM_AAR_IRQHªdËr


279 
IRQ
 
WDT_IRQHªdËr


280 
IRQ
 
RTC1_IRQHªdËr


281 
IRQ
 
QDEC_IRQHªdËr


282 
IRQ
 
LPCOMP_IRQHªdËr


283 
IRQ
 
SWI0_IRQHªdËr


284 
IRQ
 
SWI1_IRQHªdËr


285 
IRQ
 
SWI2_IRQHªdËr


286 
IRQ
 
SWI3_IRQHªdËr


287 
IRQ
 
SWI4_IRQHªdËr


288 
IRQ
 
	gSWI5_IRQHªdËr


290 .
	g’d


	@E:\EmWorkspace\RingP\components\toolchain\system_nrf51.c

34 
	~<¡dšt.h
>

35 
	~<¡dboŞ.h
>

36 
	~"Äf.h
"

37 
	~"sy¡em_Äf51.h
"

42 
	#__SYSTEM_CLOCK
 (16000000ULè

	)

44 
boŞ
 
is_mªu®_³rh”®_£tup_Ãeded
();

45 
boŞ
 
is_di§bËd_š_debug_Ãeded
();

46 
boŞ
 
is_³rh”®_domaš_£tup_Ãeded
();

49 #ià
defšed
 ( 
__CC_ARM
 )

50 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èğ
__SYSTEM_CLOCK
;

51 #–ià
defšed
 ( 
__ICCARM__
 )

52 
__roÙ
 
ušt32_t
 
	gSy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

53 #–ià
defšed
 ( 
__GNUC__
 )

54 
ušt32_t
 
Sy¡emCÜeClock
 
__©Œibu‹__
((
u£d
)èğ
__SYSTEM_CLOCK
;

57 
	$Sy¡emCÜeClockUpd©e
()

59 
Sy¡emCÜeClock
 = 
__SYSTEM_CLOCK
;

60 
	}
}

62 
	$Sy¡emIn™
()

72 ià(
	`is_mªu®_³rh”®_£tup_Ãeded
())

74 *(
ušt32_t
 volatile *)0x40000504 = 0xC007FFDF;

75 *(
ušt32_t
 volatile *)0x40006C18 = 0x00008000;

81 ià(
	`is_di§bËd_š_debug_Ãeded
())

83 
NRF_MPU
->
DISABLEINDEBUG
 = 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Di§bËd
 << 
MPU_DISABLEINDEBUG_DISABLEINDEBUG_Pos
;

89 ià(
	`is_³rh”®_domaš_£tup_Ãeded
()){

90 ià(*(
ušt32_t
 volatile *)0x4006EC00 != 1){

91 *(
ušt32_t
 volatile *)0x4006EC00 = 0x9375;

92 *(
ušt32_t
 volatile *)0x4006EC00 != 1){

95 *(
ušt32_t
 volatile *)0x4006EC14 = 0xC0;

97 
	}
}

100 
boŞ
 
	$is_mªu®_³rh”®_£tup_Ãeded
()

102 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

104 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x00) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

106  
Œue
;

108 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x10) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

110  
Œue
;

112 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x30) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

114  
Œue
;

118  
çl£
;

119 
	}
}

121 
boŞ
 
	$is_di§bËd_š_debug_Ãeded
()

123 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

125 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0x40) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

127  
Œue
;

131  
çl£
;

132 
	}
}

134 
boŞ
 
	$is_³rh”®_domaš_£tup_Ãeded
()

136 ià((((*(
ušt32_t
 *)0xF0000FE0) & 0x000000FF) == 0x1) && (((*(uint32_t *)0xF0000FE4) & 0x0000000F) == 0x0))

138 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0xA0) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

140  
Œue
;

142 ià((((*(
ušt32_t
 *)0xF0000FE8) & 0x000000F0) == 0xD0) && (((*(uint32_t *)0xF0000FEC) & 0x000000F0) == 0x0))

144  
Œue
;

148  
çl£
;

149 
	}
}

	@E:\EmWorkspace\RingP\components\toolchain\system_nrf51.h

31 #iâdeà
SYSTEM_NRF51_H


32 
	#SYSTEM_NRF51_H


	)

34 #ifdeà
__ılu¥lus


38 
	~<¡dšt.h
>

41 
ušt32_t
 
Sy¡emCÜeClock
;

52 
Sy¡emIn™
 ();

63 
Sy¡emCÜeClockUpd©e
 ();

65 #ifdeà
__ılu¥lus


	@E:\EmWorkspace\RingP\source\adc\adc_hal.c

1 
	~"adc_h®.h
"

3 
	~"Äf_drv_adc.h
"

4 
	~"Äf_drv_µi.h
"

5 
	~"Äf_drv_tim”.h
"

6 
	~"­p_ut_¶©fÜm.h
"

7 
	~"Äf51_b™f›lds.h
"

8 
	~"Äf_drv_commÚ.h
"

9 
	~"­p_tim”.h
"

11 
	#ADC_PIN
 1

	)

12 
	#ADC_BUFF_SIZE
 8

	)

13 
	#ADC_SAMPLE_RATE_DIVIDER
 5000;

14 

	)

16 
Äf_adc_v®ue_t
 
	gadcD©aBuff
[2][
ADC_BUFF_SIZE
];

17 
ušt32_t
 
	gadcIÇùiveBufIdx
 = 0;

18 
Äf_drv_adc_chªÃl_t
 
	gm_chªÃl_cÚfig
 = 
NRF_DRV_ADC_DEFAULT_CHANNEL
(
NRF_ADC_CONFIG_INPUT_2
);

19 
AdcD©aR—dyC®lBack
 
	gadcD©aR—dyC®lBack
;

21 
Äf_µi_chªÃl_t
 
	gm_µi_chªÃl
;

22 cÚ¡ 
Äf_drv_tim”_t
 
	gm_tim”
 = 
NRF_DRV_TIMER_INSTANCE
(2);

25 
	$adc_ev’t_hªdËr
(
Äf_drv_adc_evt_t
 cÚ¡ * 
p_ev’t
)

27 ià(
p_ev’t
->
ty³
 =ğ
NRF_DRV_ADC_EVT_DONE
) {

28 
adcIÇùiveBufIdx
 ^= 1;

29 
	`Äf_drv_adc_bufãr_cÚv”t
(
adcD©aBuff
[
adcIÇùiveBufIdx
 ^ 1], 
ADC_BUFF_SIZE
);

30 ià(
adcD©aR—dyC®lBack
)

31 
	`adcD©aR—dyC®lBack
();

33 
	}
}

36 
	$tim”_hªdËr
(
Äf_tim”_ev’t_t
 
ev’t_ty³
, * 
p_cÚ‹xt
)

38 
	}
}

40 
	$adc_§m¶šg_ev’t_’abË
()

42 
»t_code_t
 
”r_code
 = 
	`Äf_drv_µi_chªÃl_’abË
(
m_µi_chªÃl
);

43 
	`APP_ERROR_CHECK
(
”r_code
);

44 
	}
}

46 
	$adc_§m¶šg_ev’t_š™
()

48 
»t_code_t
 
”r_code
;

49 
”r_code
 = 
	`Äf_drv_µi_š™
();

50 
	`APP_ERROR_CHECK
(
”r_code
);

52 
”r_code
 = 
	`Äf_drv_tim”_š™
(&
m_tim”
, 
NULL
, 
tim”_hªdËr
);

53 
	`APP_ERROR_CHECK
(
”r_code
);

56 
ušt32_t
 
ticks
 = 
ADC_SAMPLE_RATE_DIVIDER
;

57 
	`Äf_drv_tim”_ex‹nded_com·»
(&
m_tim”
, 
NRF_TIMER_CC_CHANNEL0
, 
ticks
, 
NRF_TIMER_SHORT_COMPARE0_CLEAR_MASK
, 
Œue
);

58 
	`Äf_drv_tim”_’abË
(&
m_tim”
);

60 
ušt32_t
 
tim”_com·»_ev’t_addr
 = 
	`Äf_drv_tim”_com·»_ev’t_add»ss_g‘
(&
m_tim”
, 
NRF_TIMER_CC_CHANNEL0
);

61 
ušt32_t
 
adc_§m¶e_ev’t_addr
 = 
	`Äf_drv_adc_¡¬t_sk_g‘
();

64 
”r_code
 = 
	`Äf_drv_µi_chªÃl_®loc
(&
m_µi_chªÃl
);

65 
	`APP_ERROR_CHECK
(
”r_code
);

67 
”r_code
 = 
	`Äf_drv_µi_chªÃl_assign
(
m_µi_chªÃl
, 
tim”_com·»_ev’t_addr
, 
adc_§m¶e_ev’t_addr
);

68 
	`APP_ERROR_CHECK
(
”r_code
);

69 
	}
}

71 
	$adcH®In™
(
AdcD©aR—dyC®lBack
 
adcD©aR—dyCb
)

73 
adcD©aR—dyC®lBack
 = 
adcD©aR—dyCb
;

75 
	`adc_§m¶šg_ev’t_š™
();

77 
Äf_drv_adc_cÚfig_t
 
cÚfig
 = 
NRF_DRV_ADC_DEFAULT_CONFIG
;

78 
	`Äf_drv_adc_š™
(&
cÚfig
, 
adc_ev’t_hªdËr
);

79 
m_chªÃl_cÚfig
.
cÚfig
.cÚfig.
šput
 = 
NRF_ADC_CONFIG_SCALING_INPUT_ONE_THIRD
;

80 
	`Äf_drv_adc_chªÃl_’abË
(&
m_chªÃl_cÚfig
);

82 
	`Äf_drv_adc_bufãr_cÚv”t
(
adcD©aBuff
[0], 
ADC_BUFF_SIZE
);

83 
adcIÇùiveBufIdx
 = 1;

85 
	`adc_§m¶šg_ev’t_’abË
();

86 
	}
}

88 cÚ¡ 
ušt8_t
 * 
	$adcG‘D©a
()

90  (
ušt8_t
 *è
adcD©aBuff
[
adcIÇùiveBufIdx
];

91 
	}
}

	@E:\EmWorkspace\RingP\source\adc\adc_hal.h

1 #iâdeà
__ADC_HAL_H__


2 
	#__ADC_HAL_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

8 (*
	tAdcD©aR—dyC®lBack
)();

10 
	`adcH®In™
(
AdcD©aR—dyC®lBack
 
adcD©aR—dyCb
);

11 cÚ¡ 
ušt8_t
 * 
	`adcG‘D©a
();

	@E:\EmWorkspace\RingP\source\app\advertising_config.h

19 #iâdeà
ADVERTISING_CONFIG_H__


20 
	#ADVERTISING_CONFIG_H__


	)

22 
	~<¡dšt.h
>

	@E:\EmWorkspace\RingP\source\app\ble_stack.c

28 
	~"bË_¡ack.h
"

29 
	~<¡ršg.h
>

30 
	~"nÜdic_commÚ.h
"

31 
	~"Äf.h
"

32 
	~"Äf_soc.h
"

33 
	~"Äf_sdm.h
"

34 
	~"­p_”rÜ.h
"

35 
	~"Äf_gpio.h
"

36 
	~"bË.h
"

37 
	~"bË_hci.h
"

38 
	~"bË_¤v_commÚ.h
"

39 
	~"bË_advd©a.h
"

40 
	~"bË_hids.h
"

41 
	~"bË_dis.h
"

42 
	~"bË_cÚn_·¿ms.h
"

44 
	~"­p_scheduËr.h
"

45 
	~"soádeviû_hªdËr_­psh.h
"

46 
	~"­p_tim”_­psh.h
"

47 
	~"deviû_mªag”.h
"

48 
	~"­p_bu‰Ú.h
"

49 
	~"p¡Üage.h
"

50 
	~"­p_Œaû.h
"

51 
	~"bË_adv”tisšg.h
"

52 
	~"Äf_d–ay.h
"

57 
	#IS_SRVC_CHANGED_CHARACT_PRESENT
 0

	)

59 
	#CENTRAL_LINK_COUNT
 0

	)

60 
	#PERIPHERAL_LINK_COUNT
 1

	)

62 
	#UART_TX_BUF_SIZE
 256

	)

63 
	#UART_RX_BUF_SIZE
 1

	)

65 
	#DEVICE_NAME
 "RšgP"

	)

66 
	#MANUFACTURER_NAME
 "NÜdicSemicÚduùÜ"

	)

68 
	#APP_TIMER_PRESCALER
 0

	)

69 
	#APP_TIMER_OP_QUEUE_SIZE
 4

	)

71 
	#PNP_ID_VENDOR_ID_SOURCE
 0x02

	)

72 
	#PNP_ID_VENDOR_ID
 0xAAAA

	)

73 
	#PNP_ID_PRODUCT_ID
 0xEEEE

	)

74 
	#PNP_ID_PRODUCT_VERSION
 0x0001

	)

77 
	#MIN_CONN_INTERVAL
 
	`MSEC_TO_UNITS
(7.5, 
UNIT_1_25_MS
è

	)

78 
	#MAX_CONN_INTERVAL
 
	`MSEC_TO_UNITS
(15, 
UNIT_1_25_MS
è

	)

79 
	#SLAVE_LATENCY
 20

	)

80 
	#CONN_SUP_TIMEOUT
 
	`MSEC_TO_UNITS
(3000, 
UNIT_10_MS
è

	)

82 
	#FIRST_CONN_PARAMS_UPDATE_DELAY
 
	`APP_TIMER_TICKS
(5000, 
APP_TIMER_PRESCALER
è

	)

83 
	#NEXT_CONN_PARAMS_UPDATE_DELAY
 
	`APP_TIMER_TICKS
(30000, 
APP_TIMER_PRESCALER
è

	)

84 
	#MAX_CONN_PARAM_UPDATE_COUNT
 3

	)

86 
	#SEC_PARAM_BOND
 1

	)

87 
	#SEC_PARAM_MITM
 0

	)

88 
	#SEC_PARAM_LESC
 0

	)

89 
	#SEC_PARAM_KEYPRESS
 0

	)

90 
	#SEC_PARAM_IO_CAPABILITIES
 
BLE_GAP_IO_CAPS_NONE


	)

91 
	#SEC_PARAM_OOB
 0

	)

92 
	#SEC_PARAM_MIN_KEY_SIZE
 7

	)

93 
	#SEC_PARAM_MAX_KEY_SIZE
 16

	)

95 
	#INPUT_REPORT_COUNT
 1

	)

96 
	#INPUT_REP_BUTTONS_MOVEMENT_LEN
 9

	)

97 
	#INPUT_REP_MEDIA_PLAYER_LEN
 7

	)

98 
	#INPUT_REP_CUSTOM_LEN
 19

	)

99 
	#INPUT_REP_BUTTONS_MOVEMENT_IDX
 0

	)

100 
	#INPUT_REP_MPLAYER_IDX
 1

	)

101 
	#INPUT_REP_CUSTOM_IDX
 0

	)

103 
	#OUTPUT_REPORT_COUNT
 1

	)

104 
	#OUTPUT_REP_CUSTOM_LEN
 19

	)

105 
	#OUTPUT_REP_CUSTOM_IDX
 0

	)

107 
	#BASE_USB_HID_SPEC_VERSION
 0x0101

	)

109 
	#SCHED_MAX_EVENT_DATA_SIZE
 
	`MAX
(
APP_TIMER_SCHED_EVT_SIZE
,\

110 
BLE_STACK_HANDLER_SCHED_EVT_SIZE
è

	)

111 
	#SCHED_QUEUE_SIZE
 10

	)

113 
	#DEAD_BEEF
 0xDEADBEEF

	)

115 
	#APP_FEATURE_NOT_SUPPORTED
 
BLE_GATT_STATUS_ATTERR_APP_BEGIN
 + 2

	)

117 
	#APP_ADV_FAST_INTERVAL
 0x0028

	)

118 
	#APP_ADV_SLOW_INTERVAL
 0x0C80

	)

120 
	#APP_ADV_FAST_TIMEOUT
 30

	)

121 
	#APP_ADV_SLOW_TIMEOUT
 180

	)

123 
bË_hids_t
 
	gm_hids
;

124 
boŞ
 
	gm_š_boÙ_mode
 = 
çl£
;

125 vŞ©
boŞ
 
	gisBËHidR•ÜtR—dy
 = 
çl£
;

126 
ušt16_t
 
	gm_cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

128 
dm_­¶iÿtiÚ_š¡ªû_t
 
	gm_­p_hªdË
;

129 
dm_hªdË_t
 
	gm_bÚded_³”_hªdË
;

131 
bË_uuid_t
 
	gm_adv_uuids
[] = {{
BLE_UUID_HUMAN_INTERFACE_DEVICE_SERVICE
, 
BLE_UUID_TYPE_BLE
}};

132 
ušt8_t
 
	gbËHidR•ÜtBufãr
[
INPUT_REP_CUSTOM_LEN
 + 1];

134 
Ú_hids_evt
(
bË_hids_t
 * 
p_hids
, 
bË_hids_evt_t
 * 
p_evt
);

135 
Ú_hid_»p_ch¬_wr™e
(
bË_hids_evt_t
 *
p_evt
);

137 
NRF_BËHidR•ÜtR—dyCb
 
	gbËHidR•ÜtR—dyCb
 = 
NULL
;

150 
	$as£¹_Äf_ÿÎback
(
ušt16_t
 
lše_num
, cÚ¡ 
ušt8_t
 * 
p_fe_Çme
)

152 
	`­p_”rÜ_hªdËr
(
DEAD_BEEF
, 
lše_num
, 
p_fe_Çme
);

153 
	}
}

163 
	$£rviû_”rÜ_hªdËr
(
ušt32_t
 
Äf_”rÜ
)

165 
	`APP_ERROR_HANDLER
(
Äf_”rÜ
);

166 
	}
}

173 
	$bË_adv”tisšg_”rÜ_hªdËr
(
ušt32_t
 
Äf_”rÜ
)

175 
	`APP_ERROR_HANDLER
(
Äf_”rÜ
);

176 
	}
}

184 
	$g­_·¿ms_š™
()

186 
ušt32_t
 
”r_code
;

187 
bË_g­_cÚn_·¿ms_t
 
g­_cÚn_·¿ms
;

188 
bË_g­_cÚn_£c_mode_t
 
£c_mode
;

190 
	`BLE_GAP_CONN_SEC_MODE_SET_OPEN
(&
£c_mode
);

192 
”r_code
 = 
	`sd_bË_g­_deviû_Çme_£t
(&
£c_mode
,

193 (cÚ¡ 
ušt8_t
 *)
DEVICE_NAME
,

194 
	`¡¾’
(
DEVICE_NAME
));

195 
	`APP_ERROR_CHECK
(
”r_code
);

197 
”r_code
 = 
	`sd_bË_g­_­³¬ªû_£t
(
BLE_APPEARANCE_HID_MOUSE
);

198 
	`APP_ERROR_CHECK
(
”r_code
);

200 
	`mem£t
(&
g­_cÚn_·¿ms
, 0, (gap_conn_params));

202 
g­_cÚn_·¿ms
.
mš_cÚn_š‹rv®
 = 
MIN_CONN_INTERVAL
;

203 
g­_cÚn_·¿ms
.
max_cÚn_š‹rv®
 = 
MAX_CONN_INTERVAL
;

204 
g­_cÚn_·¿ms
.
¦ave_Ï‹ncy
 = 
SLAVE_LATENCY
;

205 
g­_cÚn_·¿ms
.
cÚn_sup_timeout
 = 
CONN_SUP_TIMEOUT
;

207 
”r_code
 = 
	`sd_bË_g­_µı_£t
(&
g­_cÚn_·¿ms
);

208 
	`APP_ERROR_CHECK
(
”r_code
);

209 
	}
}

214 
	$dis_š™
()

216 
ušt32_t
 
”r_code
;

217 
bË_dis_š™_t
 
dis_š™_obj
;

218 
bË_dis_²p_id_t
 
²p_id
;

220 
²p_id
.
v’dÜ_id_sourû
 = 
PNP_ID_VENDOR_ID_SOURCE
;

221 
²p_id
.
v’dÜ_id
 = 
PNP_ID_VENDOR_ID
;

222 
²p_id
.
´oduù_id
 = 
PNP_ID_PRODUCT_ID
;

223 
²p_id
.
´oduù_v”siÚ
 = 
PNP_ID_PRODUCT_VERSION
;

225 
	`mem£t
(&
dis_š™_obj
, 0, (dis_init_obj));

227 
	`bË_¤v_ascii_to_utf8
(&
dis_š™_obj
.
mªuçù_Çme_¡r
, 
MANUFACTURER_NAME
);

228 
dis_š™_obj
.
p_²p_id
 = &
²p_id
;

230 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
dis_š™_obj
.
dis_©Œ_md
.
»ad_³rm
);

231 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
dis_š™_obj
.
dis_©Œ_md
.
wr™e_³rm
);

233 
”r_code
 = 
	`bË_dis_š™
(&
dis_š™_obj
);

234 
	`APP_ERROR_CHECK
(
”r_code
);

235 
	}
}

238 
bË_hids_šp_»p_š™_t
 
	gšp_»p_¬¿y
[
INPUT_REPORT_COUNT
];

239 
bË_hids_ou_»p_š™_t
 
	gouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REPORT_COUNT
];

243 
	$hids_š™
()

245 
ušt32_t
 
”r_code
;

246 
bË_hids_š™_t
 
hids_š™_obj
;

247 
bË_hids_šp_»p_š™_t
 *
p_šput_»pÜt
;

248 
ušt8_t
 
hid_šfo_æags
;

250 
ušt8_t
 
»p_m­_d©a
[] =

267 
	`mem£t
(
šp_»p_¬¿y
, 0, (inp_rep_array));

288 
p_šput_»pÜt
 = &
šp_»p_¬¿y
[
INPUT_REP_CUSTOM_IDX
];

289 
p_šput_»pÜt
->
max_Ën
 = 
INPUT_REP_CUSTOM_LEN
;

290 
p_šput_»pÜt
->
»p_»f
.
»pÜt_id
 = 0x0E;

291 
p_šput_»pÜt
->
»p_»f
.
»pÜt_ty³
 = 
BLE_HIDS_REP_TYPE_INPUT
;

293 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
p_šput_»pÜt
->
£cur™y_mode
.
cccd_wr™e_³rm
);

294 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
p_šput_»pÜt
->
£cur™y_mode
.
»ad_³rm
);

295 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
p_šput_»pÜt
->
£cur™y_mode
.
wr™e_³rm
);

297 
	`mem£t
(
ouutR•ÜtIn™SŒuùA¼ay
, 0, (outputReportInitStructArray));

298 
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
max_Ën
 = 
OUTPUT_REP_CUSTOM_LEN
;

299 
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
»p_»f
.
»pÜt_id
 = 0x0E;

300 
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
»p_»f
.
»pÜt_ty³
 = 
BLE_HIDS_REP_TYPE_OUTPUT
;

302 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
£cur™y_mode
.
cccd_wr™e_³rm
);

303 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
£cur™y_mode
.
»ad_³rm
);

304 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
ouutR•ÜtIn™SŒuùA¼ay
[
OUTPUT_REP_CUSTOM_IDX
].
£cur™y_mode
.
wr™e_³rm
);

306 
hid_šfo_æags
 = 
HID_INFO_FLAG_REMOTE_WAKE_MSK
 | 
HID_INFO_FLAG_NORMALLY_CONNECTABLE_MSK
;

308 
	`mem£t
(&
hids_š™_obj
, 0, (hids_init_obj));

310 
hids_š™_obj
.
evt_hªdËr
 = 
Ú_hids_evt
;

311 
hids_š™_obj
.
”rÜ_hªdËr
 = 
£rviû_”rÜ_hªdËr
;

312 
hids_š™_obj
.
is_kb
 = 
çl£
;

313 
hids_š™_obj
.
is_mou£
 = 
çl£
;

314 
hids_š™_obj
.
šp_»p_couÁ
 = 
INPUT_REPORT_COUNT
;

315 
hids_š™_obj
.
p_šp_»p_¬¿y
 = 
šp_»p_¬¿y
;

316 
hids_š™_obj
.
ou_»p_couÁ
 = 
OUTPUT_REPORT_COUNT
;

317 
hids_š™_obj
.
p_ou_»p_¬¿y
 = 
ouutR•ÜtIn™SŒuùA¼ay
;

318 
hids_š™_obj
.
ã©u»_»p_couÁ
 = 0;

319 
hids_š™_obj
.
p_ã©u»_»p_¬¿y
 = 
NULL
;

320 
hids_š™_obj
.
»p_m­
.
d©a_Ën
 = (
»p_m­_d©a
);

321 
hids_š™_obj
.
»p_m­
.
p_d©a
 = 
»p_m­_d©a
;

322 
hids_š™_obj
.
hid_šfÜm©iÚ
.
bcd_hid
 = 
BASE_USB_HID_SPEC_VERSION
;

323 
hids_š™_obj
.
hid_šfÜm©iÚ
.
b_couÁry_code
 = 0;

324 
hids_š™_obj
.
hid_šfÜm©iÚ
.
æags
 = 
hid_šfo_æags
;

325 
hids_š™_obj
.
šşuded_£rviûs_couÁ
 = 0;

326 
hids_š™_obj
.
p_šşuded_£rviûs_¬¿y
 = 
NULL
;

328 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
hids_š™_obj
.
»p_m­
.
£cur™y_mode
.
»ad_³rm
);

329 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
hids_š™_obj
.
»p_m­
.
£cur™y_mode
.
wr™e_³rm
);

330 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
hids_š™_obj
.
hid_šfÜm©iÚ
.
£cur™y_mode
.
»ad_³rm
);

331 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
hids_š™_obj
.
hid_šfÜm©iÚ
.
£cur™y_mode
.
wr™e_³rm
);

333 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(

334 &
hids_š™_obj
.
£cur™y_mode_boÙ_mou£_šp_»p
.
cccd_wr™e_³rm
);

335 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(

336 &
hids_š™_obj
.
£cur™y_mode_boÙ_mou£_šp_»p
.
»ad_³rm
);

337 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(

338 &
hids_š™_obj
.
£cur™y_mode_boÙ_mou£_šp_»p
.
wr™e_³rm
);

340 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
hids_š™_obj
.
£cur™y_mode_´ÙocŞ
.
»ad_³rm
);

341 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
hids_š™_obj
.
£cur™y_mode_´ÙocŞ
.
wr™e_³rm
);

342 
	`BLE_GAP_CONN_SEC_MODE_SET_NO_ACCESS
(&
hids_š™_obj
.
£cur™y_mode_ù¾_pošt
.
»ad_³rm
);

343 
	`BLE_GAP_CONN_SEC_MODE_SET_ENC_NO_MITM
(&
hids_š™_obj
.
£cur™y_mode_ù¾_pošt
.
wr™e_³rm
);

345 
”r_code
 = 
	`bË_hids_š™
(&
m_hids
, &
hids_š™_obj
);

346 
	`APP_ERROR_CHECK
(
”r_code
);

347 
	}
}

352 
	$£rviûs_š™
()

354 
	`dis_š™
();

355 
	`hids_š™
();

356 
	}
}

363 
	$cÚn_·¿ms_”rÜ_hªdËr
(
ušt32_t
 
Äf_”rÜ
)

365 
	`APP_ERROR_HANDLER
(
Äf_”rÜ
);

366 
	}
}

371 
	$cÚn_·¿ms_š™
()

373 
ušt32_t
 
”r_code
;

374 
bË_cÚn_·¿ms_š™_t
 
ı_š™
;

376 
	`mem£t
(&
ı_š™
, 0, (cp_init));

378 
ı_š™
.
p_cÚn_·¿ms
 = 
NULL
;

379 
ı_š™
.
fœ¡_cÚn_·¿ms_upd©e_d–ay
 = 
FIRST_CONN_PARAMS_UPDATE_DELAY
;

380 
ı_š™
.
Ãxt_cÚn_·¿ms_upd©e_d–ay
 = 
NEXT_CONN_PARAMS_UPDATE_DELAY
;

381 
ı_š™
.
max_cÚn_·¿ms_upd©e_couÁ
 = 
MAX_CONN_PARAM_UPDATE_COUNT
;

382 
ı_š™
.
¡¬t_Ú_nÙify_cccd_hªdË
 = 
BLE_GATT_HANDLE_INVALID
;

383 
ı_š™
.
discÚÃù_Ú_ç
 = 
çl£
;

384 
ı_š™
.
evt_hªdËr
 = 
NULL
;

385 
ı_š™
.
”rÜ_hªdËr
 = 
cÚn_·¿ms_”rÜ_hªdËr
;

387 
”r_code
 = 
	`bË_cÚn_·¿ms_š™
(&
ı_š™
);

388 
	`APP_ERROR_CHECK
(
”r_code
);

389 
	}
}

396 
	$¦“p_mode_’‹r
()

399 
ušt32_t
 
”r_code
 = 
	`sd_pow”_sy¡em_off
();

400 
	`APP_ERROR_CHECK
(
”r_code
);

401 
	}
}

411 
	$Ú_hids_evt
(
bË_hids_t
 * 
p_hids
, 
bË_hids_evt_t
 *
p_evt
)

413 
p_evt
->
evt_ty³
)

415 
BLE_HIDS_EVT_BOOT_MODE_ENTERED
:

416 
m_š_boÙ_mode
 = 
Œue
;

419 
BLE_HIDS_EVT_REPORT_MODE_ENTERED
:

420 
m_š_boÙ_mode
 = 
çl£
;

423 
BLE_HIDS_EVT_REP_CHAR_WRITE
:

424 
	`Ú_hid_»p_ch¬_wr™e
(
p_evt
);

427 
BLE_HIDS_EVT_NOTIF_ENABLED
:

429 
dm_£rviû_cÚ‹xt_t
 
£rviû_cÚ‹xt
;

430 
£rviû_cÚ‹xt
.
£rviû_ty³
 = 
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
;

431 
£rviû_cÚ‹xt
.
cÚ‹xt_d©a
.
Ën
 = 0;

432 
£rviû_cÚ‹xt
.
cÚ‹xt_d©a
.
p_d©a
 = 
NULL
;

433 ià(
m_š_boÙ_mode
)

437 
p_evt
->
·¿ms
.
nÙifiÿtiÚ
.
ch¬_id
.
uuid
 =ğ
BLE_UUID_BOOT_MOUSE_INPUT_REPORT_CHAR


442 
ušt32_t
 
”r_code
;

444 
”r_code
 = 
	`dm_£rviû_cÚ‹xt_£t
(&
m_bÚded_³”_hªdË
, &
£rviû_cÚ‹xt
);

445 ià(
”r_code
 !ğ
NRF_ERROR_INVALID_STATE
)

447 
	`APP_ERROR_CHECK
(
”r_code
);

462 ià((
p_evt
->
·¿ms
.
nÙifiÿtiÚ
.
ch¬_id
.
»p_šdex
 =ğ
INPUT_REP_BUTTONS_MOVEMENT_IDX
è&& (p_evt->·¿ms.nÙifiÿtiÚ.ch¬_id.
»p_ty³
 =ğ
BLE_HIDS_REP_TYPE_INPUT
))

468 
ušt32_t
 
”r_code
;

470 
”r_code
 = 
	`dm_£rviû_cÚ‹xt_£t
(&
m_bÚded_³”_hªdË
, &
£rviû_cÚ‹xt
);

471 ià(
”r_code
 !ğ
NRF_ERROR_INVALID_STATE
)

473 
	`APP_ERROR_CHECK
(
”r_code
);

495 
	}
}

504 
	$Ú_adv_evt
(
bË_adv_evt_t
 
bË_adv_evt
)

506 
ušt32_t
 
”r_code
;

508 
bË_adv_evt
)

510 
BLE_ADV_EVT_DIRECTED
:

512 
BLE_ADV_EVT_FAST
:

514 
BLE_ADV_EVT_SLOW
:

516 
BLE_ADV_EVT_FAST_WHITELIST
:

518 
BLE_ADV_EVT_SLOW_WHITELIST
:

519 
”r_code
 = 
	`bË_adv”tisšg_»¡¬t_w™hout_wh™–i¡
();

520 
	`APP_ERROR_CHECK
(
”r_code
);

522 
BLE_ADV_EVT_IDLE
:

523 
	`¦“p_mode_’‹r
();

526 
BLE_ADV_EVT_WHITELIST_REQUEST
:

528 
bË_g­_wh™–i¡_t
 
wh™–i¡
;

529 
bË_g­_addr_t
 * 
p_wh™–i¡_addr
[
BLE_GAP_WHITELIST_ADDR_MAX_COUNT
];

530 
bË_g­_œk_t
 * 
p_wh™–i¡_œk
[
BLE_GAP_WHITELIST_IRK_MAX_COUNT
];

532 
wh™–i¡
.
addr_couÁ
 = 
BLE_GAP_WHITELIST_ADDR_MAX_COUNT
;

533 
wh™–i¡
.
œk_couÁ
 = 
BLE_GAP_WHITELIST_IRK_MAX_COUNT
;

534 
wh™–i¡
.
µ_addrs
 = 
p_wh™–i¡_addr
;

535 
wh™–i¡
.
µ_œks
 = 
p_wh™–i¡_œk
;

537 
”r_code
 = 
	`dm_wh™–i¡_ü—‹
(&
m_­p_hªdË
, &
wh™–i¡
);

538 
	`APP_ERROR_CHECK
(
”r_code
);

540 
”r_code
 = 
	`bË_adv”tisšg_wh™–i¡_»¶y
(&
wh™–i¡
);

541 
	`APP_ERROR_CHECK
(
”r_code
);

544 
BLE_ADV_EVT_PEER_ADDR_REQUEST
:

546 
bË_g­_addr_t
 
³”_add»ss
;

549 if(
m_bÚded_³”_hªdË
.
­¶_id
 !ğ
DM_INVALID_ID
)

552 
”r_code
 = 
	`dm_³”_addr_g‘
(&
m_bÚded_³”_hªdË
, &
³”_add»ss
);

553 ià(
”r_code
 !ğ(
NRF_ERROR_NOT_FOUND
 | 
DEVICE_MANAGER_ERR_BASE
))

555 
	`APP_ERROR_CHECK
(
”r_code
);

557 
”r_code
 = 
	`bË_adv”tisšg_³”_addr_»¶y
(&
³”_add»ss
);

558 
	`APP_ERROR_CHECK
(
”r_code
);

567 
	}
}

574 
	$Ú_bË_evt
(
bË_evt_t
 * 
p_bË_evt
)

576 
ušt32_t
 
”r_code
;

577 
bË_g©ts_rw_authÜize_»¶y_·¿ms_t
 
auth_»¶y
;

579 
p_bË_evt
->
h—d”
.
evt_id
)

581 
BLE_GAP_EVT_CONNECTED
:

582 
m_cÚn_hªdË
 = 
p_bË_evt
->
evt
.
g­_evt
.
cÚn_hªdË
;

585 
BLE_GAP_EVT_DISCONNECTED
:

586 
m_cÚn_hªdË
 = 
BLE_CONN_HANDLE_INVALID
;

589 
BLE_EVT_USER_MEM_REQUEST
:

590 
”r_code
 = 
	`sd_bË_u£r_mem_»¶y
(
m_cÚn_hªdË
, 
NULL
);

591 
	`APP_ERROR_CHECK
(
”r_code
);

594 
BLE_GATTS_EVT_RW_AUTHORIZE_REQUEST
:

595 if(
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
.
ty³


596 !ğ
BLE_GATTS_AUTHORIZE_TYPE_INVALID
)

598 ià((
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
.
»que¡
.
wr™e
.
İ


599 =ğ
BLE_GATTS_OP_PREP_WRITE_REQ
)

600 || (
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
.
»que¡
.
wr™e
.
İ


601 =ğ
BLE_GATTS_OP_EXEC_WRITE_REQ_NOW
)

602 || (
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
.
»que¡
.
wr™e
.
İ


603 =ğ
BLE_GATTS_OP_EXEC_WRITE_REQ_CANCEL
))

605 ià(
p_bË_evt
->
evt
.
g©ts_evt
.
·¿ms
.
authÜize_»que¡
.
ty³


606 =ğ
BLE_GATTS_AUTHORIZE_TYPE_WRITE
)

608 
auth_»¶y
.
ty³
 = 
BLE_GATTS_AUTHORIZE_TYPE_WRITE
;

612 
auth_»¶y
.
ty³
 = 
BLE_GATTS_AUTHORIZE_TYPE_READ
;

614 
auth_»¶y
.
·¿ms
.
wr™e
.
g©t_¡©us
 = 
APP_FEATURE_NOT_SUPPORTED
;

615 
”r_code
 = 
	`sd_bË_g©ts_rw_authÜize_»¶y
(
m_cÚn_hªdË
,&
auth_»¶y
);

616 
	`APP_ERROR_CHECK
(
”r_code
);

621 
BLE_GATTC_EVT_TIMEOUT
:

622 
BLE_GATTS_EVT_TIMEOUT
:

624 
”r_code
 = 
	`sd_bË_g­_discÚÃù
(
m_cÚn_hªdË
,

625 
BLE_HCI_REMOTE_USER_TERMINATED_CONNECTION
);

626 
	`APP_ERROR_CHECK
(
”r_code
);

632 
	}
}

642 
	$bË_evt_di¥©ch
(
bË_evt_t
 * 
p_bË_evt
)

644 
	`dm_bË_evt_hªdËr
(
p_bË_evt
);

645 
	`Ú_bË_evt
(
p_bË_evt
);

646 
	`bË_adv”tisšg_Ú_bË_evt
(
p_bË_evt
);

647 
	`bË_cÚn_·¿ms_Ú_bË_evt
(
p_bË_evt
);

648 
	`bË_hids_Ú_bË_evt
(&
m_hids
, 
p_bË_evt
);

649 
	}
}

659 
	$sys_evt_di¥©ch
(
ušt32_t
 
sys_evt
)

661 
	`p¡Üage_sys_ev’t_hªdËr
(
sys_evt
);

662 
	`bË_adv”tisšg_Ú_sys_evt
(
sys_evt
);

663 
	}
}

670 
	$bË_¡ack_š™
()

672 
ušt32_t
 
”r_code
;

674 
	#NRF_CLOCK_LFCLKSRC
 {.
sourû
 = 
NRF_CLOCK_LF_SRC_XTAL
, \

675 .
rc_ùiv
 = 0, \

676 .
rc_‹mp_ùiv
 = 0, \

677 .
xl_accu¿cy
 = 
NRF_CLOCK_LF_XTAL_ACCURACY_20_PPM
}

	)

679 
Äf_şock_lf_cfg_t
 
şock_lf_cfg
 = 
NRF_CLOCK_LFCLKSRC
;

682 
	`SOFTDEVICE_HANDLER_APPSH_INIT
(&
şock_lf_cfg
, 
Œue
);

684 
bË_’abË_·¿ms_t
 
bË_’abË_·¿ms
;

685 
”r_code
 = 
	`soádeviû_’abË_g‘_deçuÉ_cÚfig
(
CENTRAL_LINK_COUNT
,

686 
PERIPHERAL_LINK_COUNT
,

687 &
bË_’abË_·¿ms
);

688 
	`APP_ERROR_CHECK
(
”r_code
);

691 
	`CHECK_RAM_START_ADDR
(
CENTRAL_LINK_COUNT
,
PERIPHERAL_LINK_COUNT
);

694 
”r_code
 = 
	`soádeviû_’abË
(&
bË_’abË_·¿ms
);

695 
	`APP_ERROR_CHECK
(
”r_code
);

698 
”r_code
 = 
	`soádeviû_bË_evt_hªdËr_£t
(
bË_evt_di¥©ch
);

699 
	`APP_ERROR_CHECK
(
”r_code
);

702 
”r_code
 = 
	`soádeviû_sys_evt_hªdËr_£t
(
sys_evt_di¥©ch
);

703 
	`APP_ERROR_CHECK
(
”r_code
);

704 
	}
}

709 
	$adv”tisšg_š™
()

711 
ušt32_t
 
”r_code
;

712 
ušt8_t
 
adv_æags
;

713 
bË_advd©a_t
 
advd©a
;

716 
	`mem£t
(&
advd©a
, 0, (advdata));

718 
adv_æags
 = 
BLE_GAP_ADV_FLAGS_LE_ONLY_LIMITED_DISC_MODE
;

719 
advd©a
.
Çme_ty³
 = 
BLE_ADVDATA_FULL_NAME
;

720 
advd©a
.
šşude_­³¬ªû
 = 
Œue
;

721 
advd©a
.
æags
 = 
adv_æags
;

722 
advd©a
.
uuids_com¶‘e
.
uuid_út
 = (
m_adv_uuids
) / (m_adv_uuids[0]);

723 
advd©a
.
uuids_com¶‘e
.
p_uuids
 = 
m_adv_uuids
;

725 
bË_adv_modes_cÚfig_t
 
İtiÚs
 =

727 
BLE_ADV_WHITELIST_ENABLED
,

728 
BLE_ADV_DIRECTED_ENABLED
,

729 
BLE_ADV_DIRECTED_SLOW_DISABLED
, 0,0,

730 
BLE_ADV_FAST_ENABLED
, 
APP_ADV_FAST_INTERVAL
, 
APP_ADV_FAST_TIMEOUT
,

731 
BLE_ADV_SLOW_ENABLED
, 
APP_ADV_SLOW_INTERVAL
, 
APP_ADV_SLOW_TIMEOUT


734 
”r_code
 = 
	`bË_adv”tisšg_š™
(&
advd©a
, 
NULL
, &
İtiÚs
, 
Ú_adv_evt
, 
bË_adv”tisšg_”rÜ_hªdËr
);

735 
	`APP_ERROR_CHECK
(
”r_code
);

736 
	}
}

741 
	$scheduËr_š™
()

743 
	`APP_SCHED_INIT
(
SCHED_MAX_EVENT_DATA_SIZE
, 
SCHED_QUEUE_SIZE
);

744 
	}
}

752 
boŞ
 
	$NRF_BËS’dMou£Pos
(
ušt8_t
 
dXlow
, ušt8_ˆ
dXhigh
, ušt8_ˆ
dYlow
, ušt8_ˆ
dYhigh
)

754 ià(
m_cÚn_hªdË
 =ğ
BLE_CONN_HANDLE_INVALID
)

755  
Œue
;

757 
ušt32_t
 
”r_code
;

759 ià(
m_š_boÙ_mode
)

761 
ušt32_t
 
	`bË_hids_boÙ_mou£_šp_»p_£nd
(
bË_hids_t
 * 
p_hids
,

762 
ušt8_t
 
bu‰Ús
,

763 
št8_t
 
x_d–
,

764 
št8_t
 
y_d–
,

765 
ušt16_t
 
İtiÚ®_d©a_Ën
,

766 
ušt8_t
 * 
p_İtiÚ®_d©a
);

767 
”r_code
 = 
	`bË_hids_boÙ_mou£_šp_»p_£nd
(&
m_hids
,

769 (
št8_t
)
dXlow
,

770 (
št8_t
)
dYlow
,

772 
NULL
);

776 
ušt8_t
 
bufãr
[
INPUT_REP_BUTTONS_MOVEMENT_LEN
];

777 
	`mem£t
(
bufãr
, 0, (buffer));

779 
bufãr
[5] = 
dXlow
;

780 
bufãr
[6] = 
dXhigh
;

781 
bufãr
[7] = 
dYlow
;

782 
bufãr
[8] = 
dYhigh
;

784 
”r_code
 = 
	`bË_hids_šp_»p_£nd
(&
m_hids
,

785 
INPUT_REP_BUTTONS_MOVEMENT_IDX
,

786 
INPUT_REP_BUTTONS_MOVEMENT_LEN
,

787 
bufãr
);

790 ià((
”r_code
 !ğ
NRF_SUCCESS
) &&

791 (
”r_code
 !ğ
NRF_ERROR_INVALID_STATE
) &&

792 (
”r_code
 !ğ
BLE_ERROR_NO_TX_PACKETS
) &&

793 (
”r_code
 !ğ
BLE_ERROR_GATTS_SYS_ATTR_MISSING
)

796 
	`APP_ERROR_HANDLER
(
”r_code
);

798  (
”r_code
 =ğ
NRF_SUCCESS
);

799 
	}
}

806 
ušt32_t
 
	$deviû_mªag”_evt_hªdËr
(
dm_hªdË_t
 cÚ¡ * 
p_hªdË
,

807 
dm_ev’t_t
 cÚ¡ * 
p_ev’t
,

808 
»t_code_t
 
ev’t_»suÉ
)

810 
	`APP_ERROR_CHECK
(
ev’t_»suÉ
);

812 
p_ev’t
->
ev’t_id
)

814 
DM_EVT_DEVICE_CONTEXT_LOADED
:

815 
DM_EVT_SECURITY_SETUP_COMPLETE
:

816 
m_bÚded_³”_hªdË
 = (*
p_hªdË
);

820  
NRF_SUCCESS
;

821 
	}
}

829 
	$deviû_mªag”_š™
(
boŞ
 
”a£_bÚds
)

831 
ušt32_t
 
”r_code
;

832 
dm_š™_·¿m_t
 
š™_·¿m
 = {.
ş—r_³rsi¡’t_d©a
 = 
”a£_bÚds
};

833 
dm_­¶iÿtiÚ_·¿m_t
 
»gi¡”_·¿m
;

836 
”r_code
 = 
	`dm_hªdË_š™Ÿlize
(&
m_bÚded_³”_hªdË
);

837 
	`APP_ERROR_CHECK
(
”r_code
);

840 
”r_code
 = 
	`p¡Üage_š™
();

841 
	`APP_ERROR_CHECK
(
”r_code
);

843 
”r_code
 = 
	`dm_š™
(&
š™_·¿m
);

844 
	`APP_ERROR_CHECK
(
”r_code
);

846 
	`mem£t
(&
»gi¡”_·¿m
.
£c_·¿m
, 0, (
bË_g­_£c_·¿ms_t
));

848 
»gi¡”_·¿m
.
£c_·¿m
.
bÚd
 = 
SEC_PARAM_BOND
;

849 
»gi¡”_·¿m
.
£c_·¿m
.
m™m
 = 
SEC_PARAM_MITM
;

850 
»gi¡”_·¿m
.
£c_·¿m
.
Ësc
 = 
SEC_PARAM_LESC
;

851 
»gi¡”_·¿m
.
£c_·¿m
.
key´ess
 = 
SEC_PARAM_KEYPRESS
;

852 
»gi¡”_·¿m
.
£c_·¿m
.
io_ÿps
 = 
SEC_PARAM_IO_CAPABILITIES
;

853 
»gi¡”_·¿m
.
£c_·¿m
.
oob
 = 
SEC_PARAM_OOB
;

854 
»gi¡”_·¿m
.
£c_·¿m
.
mš_key_size
 = 
SEC_PARAM_MIN_KEY_SIZE
;

855 
»gi¡”_·¿m
.
£c_·¿m
.
max_key_size
 = 
SEC_PARAM_MAX_KEY_SIZE
;

856 
»gi¡”_·¿m
.
evt_hªdËr
 = 
deviû_mªag”_evt_hªdËr
;

857 
»gi¡”_·¿m
.
£rviû_ty³
 = 
DM_PROTOCOL_CNTXT_GATT_SRVR_ID
;

859 
”r_code
 = 
	`dm_»gi¡”
(&
m_­p_hªdË
, &
»gi¡”_·¿m
);

860 
	`APP_ERROR_CHECK
(
”r_code
);

861 
	}
}

868 
	$Ú_hid_»p_ch¬_wr™e
(
bË_hids_evt_t
 *
p_evt
)

870 ià(
p_evt
->
·¿ms
.
ch¬_wr™e
.
ch¬_id
.
»p_ty³
 =ğ
BLE_HIDS_REP_TYPE_OUTPUT
)

872 
ušt8_t
 
»pÜt_šdex
 = 
p_evt
->
·¿ms
.
ch¬_wr™e
.
ch¬_id
.
»p_šdex
;

874 
bËHidR•ÜtBufãr
[0] = 
ouutR•ÜtIn™SŒuùA¼ay
[
»pÜt_šdex
].
»p_»f
.
»pÜt_id
;

875 
	`bË_hids_ou_»p_g‘
(&
m_hids
, 
»pÜt_šdex
, 
p_evt
->
·¿ms
.
ch¬_wr™e
.
Ën
, 0, &
bËHidR•ÜtBufãr
[1]);

876 
isBËHidR•ÜtR—dy
 = 
Œue
;

878 
	}
}

883 
	$NRF_BËS¹
(
boŞ
 
”a£BÚds
)

885 
	`APP_TIMER_APPSH_INIT
(
APP_TIMER_PRESCALER
, 
APP_TIMER_OP_QUEUE_SIZE
, 
Œue
);

886 
	`bË_¡ack_š™
();

888 
	`deviû_mªag”_š™
(
”a£BÚds
);

889 
	`g­_·¿ms_š™
();

890 
	`adv”tisšg_š™
();

891 
	`£rviûs_š™
();

892 
	`cÚn_·¿ms_š™
();

894 
ušt32_t
 
”r_code
 = 
	`bË_adv”tisšg_¡¬t
(
BLE_ADV_MODE_FAST
);

895 
	`APP_ERROR_CHECK
(
”r_code
);

896 
	}
}

899 
	$NRF_BËStİ
()

902 
ušt32_t
 
”r_code
 = 
	`bË_cÚn_·¿ms_¡İ
();

903 
	`APP_ERROR_CHECK
(
”r_code
);

904 
	`soádeviû_hªdËr_sd_di§bË
();

905 
	}
}

907 
	$NRF_BËProûss
()

909 
	`­p_sched_execu‹
();

910 ià(
isBËHidR•ÜtR—dy
) {

911 ià(
bËHidR•ÜtR—dyCb
)

912 
	`bËHidR•ÜtR—dyCb
(
bËHidR•ÜtBufãr
, 
OUTPUT_REP_CUSTOM_LEN
);

914 
isBËHidR•ÜtR—dy
 = 
çl£
;

916 
	}
}

918 
boŞ
 
	$NRF_BËS’dHidR•Üt
(cÚ¡ 
ušt8_t
 
»pÜt
[], 
ušt32_t
 
Ëngth
)

920  (
	`bË_hids_šp_»p_£nd
(&
m_hids
, 
INPUT_REP_CUSTOM_IDX
, 
INPUT_REP_CUSTOM_LEN
, (
ušt8_t
 *)
»pÜt
è=ğ
NRF_SUCCESS
);

921 
	}
}

923 
	$NRF_BËS‘upHidR•ÜtR—dyCb
(
NRF_BËHidR•ÜtR—dyCb
 
ÿÎBack
)

925 
bËHidR•ÜtR—dyCb
 = 
ÿÎBack
;

926 
	}
}

	@E:\EmWorkspace\RingP\source\app\ble_stack.h

1 #iâdeà
BLE_STACK_H


2 
	#BLE_STACK_H


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

7 
	#BLE_HID_CUSTOM_REPORT_SIZE
 19

	)

9 (*
	tNRF_BËHidR•ÜtR—dyCb
)(cÚ¡ 
	tušt8_t
 
	t»pÜt
[], 
	tušt32_t
 
	tËngth
);

11 
	`NRF_BËProûss
();

12 
boŞ
 
	`NRF_BËS’dHidR•Üt
(cÚ¡ 
ušt8_t
 
»pÜt
[], 
ušt32_t
 
Ëngth
);

13 
	`NRF_BËS‘upHidR•ÜtR—dyCb
(
NRF_BËHidR•ÜtR—dyCb
 
ÿÎBack
);

15 
	`NRF_BËS¹
(
boŞ
 
”a£BÚds
);

16 
	`NRF_BËStİ
();

17 
boŞ
 
	`NRF_BËS’dMou£Pos
(
ušt8_t
 
dXlow
, ušt8_ˆ
dXhigh
, ušt8_ˆ
dYlow
, ušt8_ˆ
dYhigh
);

19 
	`scheduËr_š™
();

	@E:\EmWorkspace\RingP\source\app\device_manager_cnfg.h

26 #iâdeà
DEVICE_MANAGER_CNFG_H__


27 
	#DEVICE_MANAGER_CNFG_H__


	)

42 
	#DEVICE_MANAGER_MAX_APPLICATIONS
 1

	)

52 
	#DEVICE_MANAGER_MAX_CONNECTIONS
 1

	)

67 
	#DEVICE_MANAGER_MAX_BONDS
 7

	)

78 
	#DM_GATT_CCCD_COUNT
 6

	)

92 
	#DEVICE_MANAGER_APP_CONTEXT_SIZE
 0

	)

	@E:\EmWorkspace\RingP\source\app\main.c

1 
	~"Äf_d–ay.h
"

3 
	~"bË_¡ack.h
"

4 
	~"gpio_h®.h
"

5 
	~"adc_h®.h
"

8 
	#BLE_HID_REPORT_SEND_RETRY_COUNT
 200

	)

10 vŞ©
boŞ
 
	gisAdcD©aR—dy
 = 
çl£
, 
	gisS’dAùive
 = f®£, 
	gisOv”run
 = false;

12 
	$ÚBËHidR•ÜtReûived
(cÚ¡ 
ušt8_t
 
»pÜt
[], 
ušt32_t
 
Ëngth
)

14 ià(
»pÜt
) {

15 ià(*
»pÜt
) {

16 
isS’dAùive
 = 
Œue
;

18 
isS’dAùive
 = 
çl£
;

21 
isS’dAùive
 = 
çl£
;

23 
	}
}

25 
	$ÚAdcD©aR—dy
()

27 ià(
isAdcD©aR—dy
)

28 
isOv”run
 = 
Œue
;

29 
isAdcD©aR—dy
 = 
Œue
;

30 
	}
}

32 
	$NRF_Sw™chToBËMode
(
boŞ
 
”a£BÚds
)

34 
	`NRF_BËS‘upHidR•ÜtR—dyCb
(
ÚBËHidR•ÜtReûived
);

35 
	`NRF_BËS¹
(
”a£BÚds
);

36 
	}
}

38 
	$maš
()

40 
	`gpioH®In™
();

41 
	`adcH®In™
(
ÚAdcD©aR—dy
);

47 
	`scheduËr_š™
();

48 
	`NRF_Sw™chToBËMode
(
çl£
);

50 
ušt32_t
 
úŒ
 = 0;

53 ià(
isAdcD©aR—dy
 && 
isS’dAùive
) {

54 
ušt32_t
 
i
 = 0; i < 
BLE_HID_REPORT_SEND_RETRY_COUNT
; i++)

55 ià(
	`NRF_BËS’dHidR•Üt
(
	`adcG‘D©a
(), 
BLE_HID_CUSTOM_REPORT_SIZE
)) {

56 
isAdcD©aR—dy
 = 
çl£
;

61 ià(
úŒ
 == 10000) {

62 
	`gpioLedOn
(
çl£
);

65 ià(
úŒ
++ == 15000) {

66 
	`gpioLedOn
(
Œue
);

67 
úŒ
 = 0 - 30000;

69 ià(
	`gpioH®R—dBu‰Ú
())

70 
	`gpioPwrOn
(
çl£
);

72 
	`NRF_BËProûss
();

74 
	}
}

	@E:\EmWorkspace\RingP\source\app\nrf_drv_config.h

13 #iâdeà
NRF_DRV_CONFIG_H


14 
	#NRF_DRV_CONFIG_H


	)

27 
	#PERIPHERAL_RESOURCE_SHARING_ENABLED
 0

	)

30 
	#CLOCK_ENABLED
 0

	)

32 #ià(
CLOCK_ENABLED
 == 1)

33 
	#CLOCK_CONFIG_XTAL_FREQ
 
NRF_CLOCK_XTALFREQ_DeçuÉ


	)

34 
	#CLOCK_CONFIG_LF_SRC
 
NRF_CLOCK_LFCLK_Xl


	)

35 
	#CLOCK_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

39 
	#GPIOTE_ENABLED
 1

	)

41 #ià(
GPIOTE_ENABLED
 == 1)

42 
	#GPIOTE_CONFIG_USE_SWI_EGU
 
çl£


	)

43 
	#GPIOTE_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

44 
	#GPIOTE_CONFIG_NUM_OF_LOW_POWER_EVENTS
 4

	)

48 
	#TIMER0_ENABLED
 0

	)

50 #ià(
TIMER0_ENABLED
 == 1)

51 
	#TIMER0_CONFIG_FREQUENCY
 
NRF_TIMER_FREQ_16MHz


	)

52 
	#TIMER0_CONFIG_MODE
 
TIMER_MODE_MODE_Tim”


	)

53 
	#TIMER0_CONFIG_BIT_WIDTH
 
TIMER_BITMODE_BITMODE_32B™


	)

54 
	#TIMER0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

56 
	#TIMER0_INSTANCE_INDEX
 0

	)

59 
	#TIMER1_ENABLED
 0

	)

61 #ià(
TIMER1_ENABLED
 == 1)

62 
	#TIMER1_CONFIG_FREQUENCY
 
NRF_TIMER_FREQ_16MHz


	)

63 
	#TIMER1_CONFIG_MODE
 
TIMER_MODE_MODE_Tim”


	)

64 
	#TIMER1_CONFIG_BIT_WIDTH
 
TIMER_BITMODE_BITMODE_16B™


	)

65 
	#TIMER1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

67 
	#TIMER1_INSTANCE_INDEX
 (
TIMER0_ENABLED
)

	)

70 
	#TIMER2_ENABLED
 1

	)

72 #ià(
TIMER2_ENABLED
 == 1)

73 
	#TIMER2_CONFIG_FREQUENCY
 
NRF_TIMER_FREQ_500kHz


	)

74 
	#TIMER2_CONFIG_MODE
 
TIMER_MODE_MODE_Tim”


	)

75 
	#TIMER2_CONFIG_BIT_WIDTH
 
TIMER_BITMODE_BITMODE_16B™


	)

76 
	#TIMER2_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

78 
	#TIMER2_INSTANCE_INDEX
 (
TIMER1_ENABLED
+
TIMER0_ENABLED
)

	)

81 
	#TIMER3_ENABLED
 0

	)

83 #ià(
TIMER3_ENABLED
 == 1)

84 
	#TIMER3_CONFIG_FREQUENCY
 
NRF_TIMER_FREQ_16MHz


	)

85 
	#TIMER3_CONFIG_MODE
 
TIMER_MODE_MODE_Tim”


	)

86 
	#TIMER3_CONFIG_BIT_WIDTH
 
TIMER_BITMODE_BITMODE_16B™


	)

87 
	#TIMER3_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

89 
	#TIMER3_INSTANCE_INDEX
 (
TIMER2_ENABLED
+
TIMER1_ENABLED
+
TIMER0_ENABLED
)

	)

92 
	#TIMER4_ENABLED
 0

	)

94 #ià(
TIMER4_ENABLED
 == 1)

95 
	#TIMER4_CONFIG_FREQUENCY
 
NRF_TIMER_FREQ_16MHz


	)

96 
	#TIMER4_CONFIG_MODE
 
TIMER_MODE_MODE_Tim”


	)

97 
	#TIMER4_CONFIG_BIT_WIDTH
 
TIMER_BITMODE_BITMODE_16B™


	)

98 
	#TIMER4_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

100 
	#TIMER4_INSTANCE_INDEX
 (
TIMER3_ENABLED
+
TIMER2_ENABLED
+
TIMER1_ENABLED
+
TIMER0_ENABLED
)

	)

104 
	#TIMER_COUNT
 (
TIMER0_ENABLED
 + 
TIMER1_ENABLED
 + 
TIMER2_ENABLED
 + 
TIMER3_ENABLED
 + 
TIMER4_ENABLED
)

	)

107 
	#RTC0_ENABLED
 0

	)

109 #ià(
RTC0_ENABLED
 == 1)

110 
	#RTC0_CONFIG_FREQUENCY
 32678

	)

111 
	#RTC0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

112 
	#RTC0_CONFIG_RELIABLE
 
çl£


	)

114 
	#RTC0_INSTANCE_INDEX
 0

	)

117 
	#RTC1_ENABLED
 0

	)

119 #ià(
RTC1_ENABLED
 == 1)

120 
	#RTC1_CONFIG_FREQUENCY
 32768

	)

121 
	#RTC1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

122 
	#RTC1_CONFIG_RELIABLE
 
çl£


	)

124 
	#RTC1_INSTANCE_INDEX
 (
RTC0_ENABLED
)

	)

127 
	#RTC2_ENABLED
 0

	)

129 #ià(
RTC2_ENABLED
 == 1)

130 
	#RTC2_CONFIG_FREQUENCY
 32768

	)

131 
	#RTC2_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

132 
	#RTC2_CONFIG_RELIABLE
 
çl£


	)

134 
	#RTC2_INSTANCE_INDEX
 (
RTC0_ENABLED
+
RTC1_ENABLED
)

	)

138 
	#RTC_COUNT
 (
RTC0_ENABLED
+
RTC1_ENABLED
+
RTC2_ENABLED
)

	)

140 
	#NRF_MAXIMUM_LATENCY_US
 2000

	)

143 
	#RNG_ENABLED
 0

	)

145 #ià(
RNG_ENABLED
 == 1)

146 
	#RNG_CONFIG_ERROR_CORRECTION
 
Œue


	)

147 
	#RNG_CONFIG_POOL_SIZE
 8

	)

148 
	#RNG_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

153 
	#PWM0_ENABLED
 0

	)

155 #ià(
PWM0_ENABLED
 == 1)

156 
	#PWM0_CONFIG_OUT0_PIN
 2

	)

157 
	#PWM0_CONFIG_OUT1_PIN
 3

	)

158 
	#PWM0_CONFIG_OUT2_PIN
 4

	)

159 
	#PWM0_CONFIG_OUT3_PIN
 5

	)

160 
	#PWM0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

161 
	#PWM0_CONFIG_BASE_CLOCK
 
NRF_PWM_CLK_1MHz


	)

162 
	#PWM0_CONFIG_COUNT_MODE
 
NRF_PWM_MODE_UP


	)

163 
	#PWM0_CONFIG_TOP_VALUE
 1000

	)

164 
	#PWM0_CONFIG_LOAD_MODE
 
NRF_PWM_LOAD_COMMON


	)

165 
	#PWM0_CONFIG_STEP_MODE
 
NRF_PWM_STEP_AUTO


	)

167 
	#PWM0_INSTANCE_INDEX
 0

	)

170 
	#PWM1_ENABLED
 0

	)

172 #ià(
PWM1_ENABLED
 == 1)

173 
	#PWM1_CONFIG_OUT0_PIN
 2

	)

174 
	#PWM1_CONFIG_OUT1_PIN
 3

	)

175 
	#PWM1_CONFIG_OUT2_PIN
 4

	)

176 
	#PWM1_CONFIG_OUT3_PIN
 5

	)

177 
	#PWM1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

178 
	#PWM1_CONFIG_BASE_CLOCK
 
NRF_PWM_CLK_1MHz


	)

179 
	#PWM1_CONFIG_COUNT_MODE
 
NRF_PWM_MODE_UP


	)

180 
	#PWM1_CONFIG_TOP_VALUE
 1000

	)

181 
	#PWM1_CONFIG_LOAD_MODE
 
NRF_PWM_LOAD_COMMON


	)

182 
	#PWM1_CONFIG_STEP_MODE
 
NRF_PWM_STEP_AUTO


	)

184 
	#PWM1_INSTANCE_INDEX
 (
PWM0_ENABLED
)

	)

187 
	#PWM2_ENABLED
 0

	)

189 #ià(
PWM2_ENABLED
 == 1)

190 
	#PWM2_CONFIG_OUT0_PIN
 2

	)

191 
	#PWM2_CONFIG_OUT1_PIN
 3

	)

192 
	#PWM2_CONFIG_OUT2_PIN
 4

	)

193 
	#PWM2_CONFIG_OUT3_PIN
 5

	)

194 
	#PWM2_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

195 
	#PWM2_CONFIG_BASE_CLOCK
 
NRF_PWM_CLK_1MHz


	)

196 
	#PWM2_CONFIG_COUNT_MODE
 
NRF_PWM_MODE_UP


	)

197 
	#PWM2_CONFIG_TOP_VALUE
 1000

	)

198 
	#PWM2_CONFIG_LOAD_MODE
 
NRF_PWM_LOAD_COMMON


	)

199 
	#PWM2_CONFIG_STEP_MODE
 
NRF_PWM_STEP_AUTO


	)

201 
	#PWM2_INSTANCE_INDEX
 (
PWM0_ENABLED
 + 
PWM1_ENABLED
)

	)

204 
	#PWM_COUNT
 (
PWM0_ENABLED
 + 
PWM1_ENABLED
 + 
PWM2_ENABLED
)

	)

207 
	#SPI0_ENABLED
 1

	)

209 #ià(
SPI0_ENABLED
 == 1)

210 
	#SPI0_USE_EASY_DMA
 1

	)

212 
	#SPI0_CONFIG_SCK_PIN
 2

	)

213 
	#SPI0_CONFIG_MOSI_PIN
 3

	)

214 
	#SPI0_CONFIG_MISO_PIN
 4

	)

215 
	#SPI0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

217 
	#SPI0_INSTANCE_INDEX
 0

	)

220 
	#SPI1_ENABLED
 0

	)

222 #ià(
SPI1_ENABLED
 == 1)

223 
	#SPI1_USE_EASY_DMA
 0

	)

225 
	#SPI1_CONFIG_SCK_PIN
 2

	)

226 
	#SPI1_CONFIG_MOSI_PIN
 3

	)

227 
	#SPI1_CONFIG_MISO_PIN
 4

	)

228 
	#SPI1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

230 
	#SPI1_INSTANCE_INDEX
 (
SPI0_ENABLED
)

	)

233 
	#SPI2_ENABLED
 0

	)

235 #ià(
SPI2_ENABLED
 == 1)

236 
	#SPI2_USE_EASY_DMA
 0

	)

238 
	#SPI2_CONFIG_SCK_PIN
 2

	)

239 
	#SPI2_CONFIG_MOSI_PIN
 3

	)

240 
	#SPI2_CONFIG_MISO_PIN
 4

	)

241 
	#SPI2_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

243 
	#SPI2_INSTANCE_INDEX
 (
SPI0_ENABLED
 + 
SPI1_ENABLED
)

	)

246 
	#SPI_COUNT
 (
SPI0_ENABLED
 + 
SPI1_ENABLED
 + 
SPI2_ENABLED
)

	)

249 
	#SPIS0_ENABLED
 0

	)

251 #ià(
SPIS0_ENABLED
 == 1)

252 
	#SPIS0_CONFIG_SCK_PIN
 2

	)

253 
	#SPIS0_CONFIG_MOSI_PIN
 3

	)

254 
	#SPIS0_CONFIG_MISO_PIN
 4

	)

255 
	#SPIS0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

257 
	#SPIS0_INSTANCE_INDEX
 0

	)

260 
	#SPIS1_ENABLED
 0

	)

262 #ià(
SPIS1_ENABLED
 == 1)

263 
	#SPIS1_CONFIG_SCK_PIN
 2

	)

264 
	#SPIS1_CONFIG_MOSI_PIN
 3

	)

265 
	#SPIS1_CONFIG_MISO_PIN
 4

	)

266 
	#SPIS1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

268 
	#SPIS1_INSTANCE_INDEX
 
SPIS0_ENABLED


	)

271 
	#SPIS2_ENABLED
 0

	)

273 #ià(
SPIS2_ENABLED
 == 1)

274 
	#SPIS2_CONFIG_SCK_PIN
 2

	)

275 
	#SPIS2_CONFIG_MOSI_PIN
 3

	)

276 
	#SPIS2_CONFIG_MISO_PIN
 4

	)

277 
	#SPIS2_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

279 
	#SPIS2_INSTANCE_INDEX
 (
SPIS0_ENABLED
 + 
SPIS1_ENABLED
)

	)

282 
	#SPIS_COUNT
 (
SPIS0_ENABLED
 + 
SPIS1_ENABLED
 + 
SPIS2_ENABLED
)

	)

285 
	#UART0_ENABLED
 1

	)

287 #ià(
UART0_ENABLED
 == 1)

288 
	#UART0_CONFIG_HWFC
 
NRF_UART_HWFC_DISABLED


	)

289 
	#UART0_CONFIG_PARITY
 
NRF_UART_PARITY_EXCLUDED


	)

290 
	#UART0_CONFIG_BAUDRATE
 
NRF_UART_BAUDRATE_115200


	)

291 
	#UART0_CONFIG_PSEL_TXD
 9

	)

292 
	#UART0_CONFIG_PSEL_RXD
 11

	)

293 
	#UART0_CONFIG_PSEL_CTS
 10

	)

294 
	#UART0_CONFIG_PSEL_RTS
 8

	)

295 
	#UART0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

296 #ifdeà
NRF52


297 
	#UART0_CONFIG_USE_EASY_DMA
 
çl£


	)

299 
	#UART_EASY_DMA_SUPPORT
 1

	)

300 
	#UART_LEGACY_SUPPORT
 1

	)

304 
	#TWI0_ENABLED
 0

	)

306 #ià(
TWI0_ENABLED
 == 1)

307 
	#TWI0_USE_EASY_DMA
 0

	)

309 
	#TWI0_CONFIG_FREQUENCY
 
NRF_TWI_FREQ_100K


	)

310 
	#TWI0_CONFIG_SCL
 0

	)

311 
	#TWI0_CONFIG_SDA
 1

	)

312 
	#TWI0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

314 
	#TWI0_INSTANCE_INDEX
 0

	)

317 
	#TWI1_ENABLED
 0

	)

319 #ià(
TWI1_ENABLED
 == 1)

320 
	#TWI1_USE_EASY_DMA
 0

	)

322 
	#TWI1_CONFIG_FREQUENCY
 
NRF_TWI_FREQ_100K


	)

323 
	#TWI1_CONFIG_SCL
 0

	)

324 
	#TWI1_CONFIG_SDA
 1

	)

325 
	#TWI1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

327 
	#TWI1_INSTANCE_INDEX
 (
TWI0_ENABLED
)

	)

330 
	#TWI_COUNT
 (
TWI0_ENABLED
 + 
TWI1_ENABLED
)

	)

333 
	#TWIS0_ENABLED
 0

	)

335 #ià(
TWIS0_ENABLED
 == 1)

336 
	#TWIS0_CONFIG_ADDR0
 0

	)

337 
	#TWIS0_CONFIG_ADDR1
 0

	)

338 
	#TWIS0_CONFIG_SCL
 0

	)

339 
	#TWIS0_CONFIG_SDA
 1

	)

340 
	#TWIS0_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

342 
	#TWIS0_INSTANCE_INDEX
 0

	)

345 
	#TWIS1_ENABLED
 0

	)

347 #ià(
TWIS1_ENABLED
 == 1)

348 
	#TWIS1_CONFIG_ADDR0
 0

	)

349 
	#TWIS1_CONFIG_ADDR1
 0

	)

350 
	#TWIS1_CONFIG_SCL
 0

	)

351 
	#TWIS1_CONFIG_SDA
 1

	)

352 
	#TWIS1_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

354 
	#TWIS1_INSTANCE_INDEX
 (
TWIS0_ENABLED
)

	)

357 
	#TWIS_COUNT
 (
TWIS0_ENABLED
 + 
TWIS1_ENABLED
)

	)

359 
	#TWIS_ASSUME_INIT_AFTER_RESET_ONLY
 0

	)

361 
	#TWIS_NO_SYNC_MODE
 0

	)

364 
	#QDEC_ENABLED
 0

	)

366 #ià(
QDEC_ENABLED
 == 1)

367 
	#QDEC_CONFIG_REPORTPER
 
NRF_QDEC_REPORTPER_10


	)

368 
	#QDEC_CONFIG_SAMPLEPER
 
NRF_QDEC_SAMPLEPER_16384us


	)

369 
	#QDEC_CONFIG_PIO_A
 1

	)

370 
	#QDEC_CONFIG_PIO_B
 2

	)

371 
	#QDEC_CONFIG_PIO_LED
 3

	)

372 
	#QDEC_CONFIG_LEDPRE
 511

	)

373 
	#QDEC_CONFIG_LEDPOL
 
NRF_QDEC_LEPOL_ACTIVE_HIGH


	)

374 
	#QDEC_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

375 
	#QDEC_CONFIG_DBFEN
 
çl£


	)

376 
	#QDEC_CONFIG_SAMPLE_INTEN
 
çl£


	)

380 
	#ADC_ENABLED
 1

	)

382 #ià(
ADC_ENABLED
 == 1)

383 
	#ADC_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

388 
	#SAADC_ENABLED
 0

	)

390 #ià(
SAADC_ENABLED
 == 1)

391 
	#SAADC_CONFIG_RESOLUTION
 
NRF_SAADC_RESOLUTION_10BIT


	)

392 
	#SAADC_CONFIG_OVERSAMPLE
 
NRF_SAADC_OVERSAMPLE_DISABLED


	)

393 
	#SAADC_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

397 
	#PDM_ENABLED
 0

	)

399 #ià(
PDM_ENABLED
 == 1)

400 
	#PDM_CONFIG_MODE
 
NRF_PDM_MODE_MONO


	)

401 
	#PDM_CONFIG_EDGE
 
NRF_PDM_EDGE_LEFTFALLING


	)

402 
	#PDM_CONFIG_CLOCK_FREQ
 
NRF_PDM_FREQ_1032K


	)

403 
	#PDM_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

407 
	#COMP_ENABLED
 0

	)

409 #ià(
COMP_ENABLED
 == 1)

410 
	#COMP_CONFIG_REF
 
NRF_COMP_REF_IÁ1V8


	)

411 
	#COMP_CONFIG_MAIN_MODE
 
NRF_COMP_MAIN_MODE_SE


	)

412 
	#COMP_CONFIG_SPEED_MODE
 
NRF_COMP_SP_MODE_High


	)

413 
	#COMP_CONFIG_HYST
 
NRF_COMP_HYST_NoHy¡


	)

414 
	#COMP_CONFIG_ISOURCE
 
NRF_COMP_ISOURCE_Off


	)

415 
	#COMP_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

416 
	#COMP_CONFIG_INPUT
 
NRF_COMP_INPUT_0


	)

420 
	#LPCOMP_ENABLED
 0

	)

422 #ià(
LPCOMP_ENABLED
 == 1)

423 
	#LPCOMP_CONFIG_REFERENCE
 
NRF_LPCOMP_REF_SUPPLY_4_8


	)

424 
	#LPCOMP_CONFIG_DETECTION
 
NRF_LPCOMP_DETECT_DOWN


	)

425 
	#LPCOMP_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_LOW


	)

426 
	#LPCOMP_CONFIG_INPUT
 
NRF_LPCOMP_INPUT_0


	)

430 
	#WDT_ENABLED
 0

	)

432 #ià(
WDT_ENABLED
 == 1)

433 
	#WDT_CONFIG_BEHAVIOUR
 
NRF_WDT_BEHAVIOUR_RUN_SLEEP


	)

434 
	#WDT_CONFIG_RELOAD_VALUE
 2000

	)

435 
	#WDT_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_HIGH


	)

439 #ifdeà
NRF52


440 
	#EGU_ENABLED
 0

	)

444 
	#I2S_ENABLED
 0

	)

446 #ià(
I2S_ENABLED
 == 1)

447 
	#I2S_CONFIG_SCK_PIN
 22

	)

448 
	#I2S_CONFIG_LRCK_PIN
 23

	)

449 
	#I2S_CONFIG_MCK_PIN
 
NRF_DRV_I2S_PIN_NOT_USED


	)

450 
	#I2S_CONFIG_SDOUT_PIN
 24

	)

451 
	#I2S_CONFIG_SDIN_PIN
 25

	)

452 
	#I2S_CONFIG_IRQ_PRIORITY
 
APP_IRQ_PRIORITY_HIGH


	)

453 
	#I2S_CONFIG_MASTER
 
NRF_I2S_MODE_MASTER


	)

454 
	#I2S_CONFIG_FORMAT
 
NRF_I2S_FORMAT_I2S


	)

455 
	#I2S_CONFIG_ALIGN
 
NRF_I2S_ALIGN_LEFT


	)

456 
	#I2S_CONFIG_SWIDTH
 
NRF_I2S_SWIDTH_16BIT


	)

457 
	#I2S_CONFIG_CHANNELS
 
NRF_I2S_CHANNELS_STEREO


	)

458 
	#I2S_CONFIG_MCK_SETUP
 
NRF_I2S_MCK_32MDIV8


	)

459 
	#I2S_CONFIG_RATIO
 
NRF_I2S_RATIO_256X


	)

462 
	~"Äf_drv_cÚfig_v®id©iÚ.h
"

	@E:\EmWorkspace\RingP\source\app\pstorage_platform.h

19 #iâdeà
PSTORAGE_PL_H__


20 
	#PSTORAGE_PL_H__


	)

22 
	~<¡dšt.h
>

23 
	~"Äf.h
"

25 
__INLINE
 
ušt16_t
 
	$p¡Üage_æash_·ge_size
()

27  (
ušt16_t
)
NRF_FICR
->
CODEPAGESIZE
;

28 
	}
}

30 
	#PSTORAGE_FLASH_PAGE_SIZE
 
	`p¡Üage_æash_·ge_size
(è

	)

31 
	#PSTORAGE_FLASH_EMPTY_MASK
 0xFFFFFFFF

	)

33 
__INLINE
 
ušt32_t
 
	$p¡Üage_æash_·ge_’d
()

35 
ušt32_t
 
boÙlßd”_addr
 = 
NRF_UICR
->
NRFFW
[0];

37  ((
boÙlßd”_addr
 !ğ
PSTORAGE_FLASH_EMPTY_MASK
) ?

38 (
boÙlßd”_addr
/ 
PSTORAGE_FLASH_PAGE_SIZE
è: 
NRF_FICR
->
CODESIZE
);

39 
	}
}

41 
	#PSTORAGE_FLASH_PAGE_END
 
	`p¡Üage_æash_·ge_’d
()

	)

43 
	#PSTORAGE_NUM_OF_PAGES
 1

	)

44 
	#PSTORAGE_MIN_BLOCK_SIZE
 0x0010

	)

46 
	#PSTORAGE_DATA_START_ADDR
 ((
PSTORAGE_FLASH_PAGE_END
 - 
PSTORAGE_NUM_OF_PAGES
 - 1) \

47 * 
PSTORAGE_FLASH_PAGE_SIZE
è

	)

48 
	#PSTORAGE_DATA_END_ADDR
 ((
PSTORAGE_FLASH_PAGE_END
 - 1è* 
PSTORAGE_FLASH_PAGE_SIZE
è

	)

49 
	#PSTORAGE_SWAP_ADDR
 
PSTORAGE_DATA_END_ADDR


	)

51 
	#PSTORAGE_MAX_BLOCK_SIZE
 
PSTORAGE_FLASH_PAGE_SIZE


	)

52 
	#PSTORAGE_CMD_QUEUE_SIZE
 10

	)

56 
ušt32_t
 
	tp¡Üage_block_t
;

60 
ušt32_t
 
	mmoduË_id
;

61 
p¡Üage_block_t
 
	mblock_id
;

62 } 
	tp¡Üage_hªdË_t
;

64 
ušt16_t
 
	tp¡Üage_size_t
;

67 
p¡Üage_sys_ev’t_hªdËr
 (
ušt32_t
 
sys_evt
);

	@E:\EmWorkspace\RingP\source\gpio\gpio_hal.c

1 
	~"Äf_gpio.h
"

3 
	#GPIO_PWR_PIN
 9

	)

4 
	#GPIO_LED_PIN
 13

	)

5 
	#GPIO_BUT_PIN
 10

	)

7 
	$gpioH®In™
()

9 
	`Äf_gpio_cfg_ouut
(
GPIO_PWR_PIN
);

10 
	`Äf_gpio_cfg_ouut
(
GPIO_LED_PIN
);

11 
	`Äf_gpio_cfg_šput
(
GPIO_BUT_PIN
, 
NRF_GPIO_PIN_PULLDOWN
);

12 
	}
}

14 
boŞ
 
	$gpioH®R—dBu‰Ú
()

16  (
boŞ
è
	`Äf_gpio_pš_»ad
(
GPIO_BUT_PIN
);

17 
	}
}

19 
	$gpioPwrOn
(
boŞ
 
isOn
)

21 ià(
isOn
)

22 
	`Äf_gpio_pš_£t
(
GPIO_PWR_PIN
);

24 
	`Äf_gpio_pš_ş—r
(
GPIO_PWR_PIN
);

25 
	}
}

27 
	$gpioLedOn
(
boŞ
 
isOn
)

29 ià(
isOn
)

30 
	`Äf_gpio_pš_£t
(
GPIO_LED_PIN
);

32 
	`Äf_gpio_pš_ş—r
(
GPIO_LED_PIN
);

33 
	}
}

	@E:\EmWorkspace\RingP\source\gpio\gpio_hal.h

1 #iâdeà
__GPIO_HAL_H__


2 
	#__HPIO_HAL_H__


	)

4 
	~<¡dšt.h
>

5 
	~<¡dboŞ.h
>

8 
gpioH®In™
();

9 
boŞ
 
gpioH®R—dBu‰Ú
();

10 
gpioPwrOn
(
boŞ
 
isOn
);

11 
gpioLedOn
(
boŞ
 
isOn
);

	@
1
.
0
97
6057
E:\EmWorkspace\RingP\components\ble\ble_advertising\ble_advertising.c
E:\EmWorkspace\RingP\components\ble\ble_advertising\ble_advertising.h
E:\EmWorkspace\RingP\components\ble\ble_services\ble_bas\ble_bas.c
E:\EmWorkspace\RingP\components\ble\ble_services\ble_bas\ble_bas.h
E:\EmWorkspace\RingP\components\ble\ble_services\ble_dis\ble_dis.c
E:\EmWorkspace\RingP\components\ble\ble_services\ble_dis\ble_dis.h
E:\EmWorkspace\RingP\components\ble\ble_services\ble_hids\ble_hids.c
E:\EmWorkspace\RingP\components\ble\ble_services\ble_hids\ble_hids.h
E:\EmWorkspace\RingP\components\ble\common\ble_advdata.c
E:\EmWorkspace\RingP\components\ble\common\ble_advdata.h
E:\EmWorkspace\RingP\components\ble\common\ble_conn_params.c
E:\EmWorkspace\RingP\components\ble\common\ble_conn_params.h
E:\EmWorkspace\RingP\components\ble\common\ble_srv_common.c
E:\EmWorkspace\RingP\components\ble\common\ble_srv_common.h
E:\EmWorkspace\RingP\components\ble\device_manager\device_manager.h
E:\EmWorkspace\RingP\components\ble\device_manager\device_manager_peripheral.c
E:\EmWorkspace\RingP\components\device\nrf.h
E:\EmWorkspace\RingP\components\device\nrf51.h
E:\EmWorkspace\RingP\components\device\nrf51_bitfields.h
E:\EmWorkspace\RingP\components\device\nrf51_deprecated.h
E:\EmWorkspace\RingP\components\drivers_nrf\adc\nrf_drv_adc.c
E:\EmWorkspace\RingP\components\drivers_nrf\adc\nrf_drv_adc.h
E:\EmWorkspace\RingP\components\drivers_nrf\common\nrf_drv_common.c
E:\EmWorkspace\RingP\components\drivers_nrf\common\nrf_drv_common.h
E:\EmWorkspace\RingP\components\drivers_nrf\config\nrf_drv_config_validation.h
E:\EmWorkspace\RingP\components\drivers_nrf\delay\nrf_delay.c
E:\EmWorkspace\RingP\components\drivers_nrf\delay\nrf_delay.h
E:\EmWorkspace\RingP\components\drivers_nrf\gpiote\nrf_drv_gpiote.h
E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_ecb.c
E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_ecb.h
E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_gpio.h
E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_nvmc.c
E:\EmWorkspace\RingP\components\drivers_nrf\hal\nrf_nvmc.h
E:\EmWorkspace\RingP\components\drivers_nrf\ppi\nrf_drv_ppi.c
E:\EmWorkspace\RingP\components\drivers_nrf\ppi\nrf_drv_ppi.h
E:\EmWorkspace\RingP\components\drivers_nrf\pstorage\pstorage.c
E:\EmWorkspace\RingP\components\drivers_nrf\pstorage\pstorage.h
E:\EmWorkspace\RingP\components\drivers_nrf\spi_master\nrf_drv_spi.c
E:\EmWorkspace\RingP\components\drivers_nrf\spi_master\nrf_drv_spi.h
E:\EmWorkspace\RingP\components\drivers_nrf\timer\nrf_drv_timer.c
E:\EmWorkspace\RingP\components\drivers_nrf\timer\nrf_drv_timer.h
E:\EmWorkspace\RingP\components\drivers_nrf\uart\nrf_drv_uart.c
E:\EmWorkspace\RingP\components\drivers_nrf\uart\nrf_drv_uart.h
E:\EmWorkspace\RingP\components\libraries\button\app_button.c
E:\EmWorkspace\RingP\components\libraries\button\app_button.h
E:\EmWorkspace\RingP\components\libraries\experimental_section_vars\section_vars.h
E:\EmWorkspace\RingP\components\libraries\fifo\app_fifo.c
E:\EmWorkspace\RingP\components\libraries\fifo\app_fifo.h
E:\EmWorkspace\RingP\components\libraries\fstorage\config\fstorage_config.h
E:\EmWorkspace\RingP\components\libraries\fstorage\fstorage.c
E:\EmWorkspace\RingP\components\libraries\fstorage\fstorage.h
E:\EmWorkspace\RingP\components\libraries\scheduler\app_scheduler.c
E:\EmWorkspace\RingP\components\libraries\scheduler\app_scheduler.h
E:\EmWorkspace\RingP\components\libraries\sensorsim\sensorsim.c
E:\EmWorkspace\RingP\components\libraries\sensorsim\sensorsim.h
E:\EmWorkspace\RingP\components\libraries\timer\app_timer.h
E:\EmWorkspace\RingP\components\libraries\timer\app_timer_appsh.c
E:\EmWorkspace\RingP\components\libraries\timer\app_timer_appsh.h
E:\EmWorkspace\RingP\components\libraries\timer\app_timer_ble_gzll.c
E:\EmWorkspace\RingP\components\libraries\trace\app_trace.c
E:\EmWorkspace\RingP\components\libraries\trace\app_trace.h
E:\EmWorkspace\RingP\components\libraries\uart\app_uart.h
E:\EmWorkspace\RingP\components\libraries\uart\app_uart_fifo.c
E:\EmWorkspace\RingP\components\libraries\uart\retarget.c
E:\EmWorkspace\RingP\components\libraries\util\app_error.c
E:\EmWorkspace\RingP\components\libraries\util\app_error.h
E:\EmWorkspace\RingP\components\libraries\util\app_error_weak.c
E:\EmWorkspace\RingP\components\libraries\util\app_util_platform.c
E:\EmWorkspace\RingP\components\libraries\util\app_util_platform.h
E:\EmWorkspace\RingP\components\libraries\util\nordic_common.h
E:\EmWorkspace\RingP\components\libraries\util\nrf_assert.c
E:\EmWorkspace\RingP\components\libraries\util\nrf_assert.h
E:\EmWorkspace\RingP\components\libraries\util\nrf_log.c
E:\EmWorkspace\RingP\components\libraries\util\nrf_log.h
E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler.c
E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler_appsh.c
E:\EmWorkspace\RingP\components\softdevice\common\softdevice_handler\softdevice_handler_appsh.h
E:\EmWorkspace\RingP\components\softdevice\s130\headers\ble.h
E:\EmWorkspace\RingP\components\softdevice\s130\headers\ble_hci.h
E:\EmWorkspace\RingP\components\softdevice\s130\headers\nrf_sdm.h
E:\EmWorkspace\RingP\components\softdevice\s130\headers\nrf_soc.h
E:\EmWorkspace\RingP\components\toolchain\CMSIS\Include\core_cm0.h
E:\EmWorkspace\RingP\components\toolchain\CMSIS\Include\core_cm0plus.h
E:\EmWorkspace\RingP\components\toolchain\gcc\gcc_startup_nrf51.s
E:\EmWorkspace\RingP\components\toolchain\system_nrf51.c
E:\EmWorkspace\RingP\components\toolchain\system_nrf51.h
E:\EmWorkspace\RingP\source\adc\adc_hal.c
E:\EmWorkspace\RingP\source\adc\adc_hal.h
E:\EmWorkspace\RingP\source\app\advertising_config.h
E:\EmWorkspace\RingP\source\app\ble_stack.c
E:\EmWorkspace\RingP\source\app\ble_stack.h
E:\EmWorkspace\RingP\source\app\device_manager_cnfg.h
E:\EmWorkspace\RingP\source\app\main.c
E:\EmWorkspace\RingP\source\app\nrf_drv_config.h
E:\EmWorkspace\RingP\source\app\pstorage_platform.h
E:\EmWorkspace\RingP\source\gpio\gpio_hal.c
E:\EmWorkspace\RingP\source\gpio\gpio_hal.h
