HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:ex4511_161
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal SM_8S[7:0]; possible missing assignment in an if or case statement.||ex4511_161.srr(35);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/35||hc4511.v(11);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MO129 ||@W:Sequential instance hc4511_0.SM_8S[7] is reduced to a combinational gate by constant propagation.||ex4511_161.srr(102);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/102||hc4511.v(11);liberoaction://cross_probe/hdl/file/'d:\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ex4511_161|LE which controls 7 sequential elements including hc4511_0.SM_8S[6:0]. This clock has no specified timing constraint which may adversely impact design performance. ||ex4511_161.srr(118);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/118||hc4511.v(11);liberoaction://cross_probe/hdl/file/'d:\ex161ex4511\hdl\hc4511.v'/linenumber/11
Implementation;Synthesis|| MT530 ||@W:Found inferred clock ex4511_161|CP which controls 5 sequential elements including HC161_0.qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||ex4511_161.srr(119);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/119||hc161.v(31);liberoaction://cross_probe/hdl/file/'d:\ex161ex4511\hdl\hc161.v'/linenumber/31
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ex4511_161|CP with period 10.00ns. Please declare a user-defined clock on object "p:CP"||ex4511_161.srr(250);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/250||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock ex4511_161|LE with period 10.00ns. Please declare a user-defined clock on object "p:LE"||ex4511_161.srr(251);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/251||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||ex4511_161.srr(267);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/267||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||ex4511_161.srr(269);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/269||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||ex4511_161.srr(285);liberoaction://cross_probe/hdl/file/'D:\ex161ex4511\synthesis\ex4511_161.srr'/linenumber/285||null;null
Implementation;Compile;RootName:ex4511_161
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s)||ex4511_161_compile_log.rpt;liberoaction://open_report/file/ex4511_161_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:ex4511_161
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||ex4511_161_placeroute_log.rpt;liberoaction://open_report/file/ex4511_161_placeroute_log.rpt||(null);(null)
