// File name: logic_gate/Or.hdl

 /**
 * Or gate:
 * out = 1 if (a == 1 or b == 1)
 *       0 otherwise
 */

CHIP Or {
    IN a, b;
    OUT out;

    PARTS:

    Not (in=a, out=w1);
    Not (in=b, out=w2);
    Nand (a=w1, b=w2, out=out);
}
