IF :LNOT: :DEF: _MBOX_HOST_REG_REG_S
_MBOX_HOST_REG_REG_S EQU 1

HOST_INT_STATUS_ADDRESS                  EQU 0x00000400
HOST_INT_STATUS_ERROR_MSB                EQU 7
HOST_INT_STATUS_ERROR_LSB                EQU 7
HOST_INT_STATUS_ERROR_MASK               EQU 0x00000080
HOST_INT_STATUS_CPU_MSB                  EQU 6
HOST_INT_STATUS_CPU_LSB                  EQU 6
HOST_INT_STATUS_CPU_MASK                 EQU 0x00000040
HOST_INT_STATUS_DRAGON_INT_MSB           EQU 5
HOST_INT_STATUS_DRAGON_INT_LSB           EQU 5
HOST_INT_STATUS_DRAGON_INT_MASK          EQU 0x00000020
HOST_INT_STATUS_COUNTER_MSB              EQU 4
HOST_INT_STATUS_COUNTER_LSB              EQU 4
HOST_INT_STATUS_COUNTER_MASK             EQU 0x00000010
HOST_INT_STATUS_MBOX_DATA_MSB            EQU 3
HOST_INT_STATUS_MBOX_DATA_LSB            EQU 0
HOST_INT_STATUS_MBOX_DATA_MASK           EQU 0x0000000f

CPU_INT_STATUS_ADDRESS                   EQU 0x00000401
CPU_INT_STATUS_BIT_MSB                   EQU 7
CPU_INT_STATUS_BIT_LSB                   EQU 0
CPU_INT_STATUS_BIT_MASK                  EQU 0x000000ff

ERROR_INT_STATUS_ADDRESS                 EQU 0x00000402
ERROR_INT_STATUS_SPI_MSB                 EQU 3
ERROR_INT_STATUS_SPI_LSB                 EQU 3
ERROR_INT_STATUS_SPI_MASK                EQU 0x00000008
ERROR_INT_STATUS_WAKEUP_MSB              EQU 2
ERROR_INT_STATUS_WAKEUP_LSB              EQU 2
ERROR_INT_STATUS_WAKEUP_MASK             EQU 0x00000004
ERROR_INT_STATUS_RX_UNDERFLOW_MSB        EQU 1
ERROR_INT_STATUS_RX_UNDERFLOW_LSB        EQU 1
ERROR_INT_STATUS_RX_UNDERFLOW_MASK       EQU 0x00000002
ERROR_INT_STATUS_TX_OVERFLOW_MSB         EQU 0
ERROR_INT_STATUS_TX_OVERFLOW_LSB         EQU 0
ERROR_INT_STATUS_TX_OVERFLOW_MASK        EQU 0x00000001

COUNTER_INT_STATUS_ADDRESS               EQU 0x00000403
COUNTER_INT_STATUS_COUNTER_MSB           EQU 7
COUNTER_INT_STATUS_COUNTER_LSB           EQU 0
COUNTER_INT_STATUS_COUNTER_MASK          EQU 0x000000ff

MBOX_FRAME_ADDRESS                       EQU 0x00000404
MBOX_FRAME_RX_EOM_MSB                    EQU 7
MBOX_FRAME_RX_EOM_LSB                    EQU 4
MBOX_FRAME_RX_EOM_MASK                   EQU 0x000000f0
MBOX_FRAME_RX_SOM_MSB                    EQU 3
MBOX_FRAME_RX_SOM_LSB                    EQU 0
MBOX_FRAME_RX_SOM_MASK                   EQU 0x0000000f

RX_LOOKAHEAD_VALID_ADDRESS               EQU 0x00000405
RX_LOOKAHEAD_VALID_MBOX_MSB              EQU 3
RX_LOOKAHEAD_VALID_MBOX_LSB              EQU 0
RX_LOOKAHEAD_VALID_MBOX_MASK             EQU 0x0000000f

RX_LOOKAHEAD0_ADDRESS                    EQU 0x00000408
RX_LOOKAHEAD0_DATA_MSB                   EQU 7
RX_LOOKAHEAD0_DATA_LSB                   EQU 0
RX_LOOKAHEAD0_DATA_MASK                  EQU 0x000000ff

RX_LOOKAHEAD1_ADDRESS                    EQU 0x0000040c
RX_LOOKAHEAD1_DATA_MSB                   EQU 7
RX_LOOKAHEAD1_DATA_LSB                   EQU 0
RX_LOOKAHEAD1_DATA_MASK                  EQU 0x000000ff

RX_LOOKAHEAD2_ADDRESS                    EQU 0x00000410
RX_LOOKAHEAD2_DATA_MSB                   EQU 7
RX_LOOKAHEAD2_DATA_LSB                   EQU 0
RX_LOOKAHEAD2_DATA_MASK                  EQU 0x000000ff

RX_LOOKAHEAD3_ADDRESS                    EQU 0x00000414
RX_LOOKAHEAD3_DATA_MSB                   EQU 7
RX_LOOKAHEAD3_DATA_LSB                   EQU 0
RX_LOOKAHEAD3_DATA_MASK                  EQU 0x000000ff

INT_STATUS_ENABLE_ADDRESS                EQU 0x00000418
INT_STATUS_ENABLE_ERROR_MSB              EQU 7
INT_STATUS_ENABLE_ERROR_LSB              EQU 7
INT_STATUS_ENABLE_ERROR_MASK             EQU 0x00000080
INT_STATUS_ENABLE_CPU_MSB                EQU 6
INT_STATUS_ENABLE_CPU_LSB                EQU 6
INT_STATUS_ENABLE_CPU_MASK               EQU 0x00000040
INT_STATUS_ENABLE_DRAGON_INT_MSB         EQU 5
INT_STATUS_ENABLE_DRAGON_INT_LSB         EQU 5
INT_STATUS_ENABLE_DRAGON_INT_MASK        EQU 0x00000020
INT_STATUS_ENABLE_COUNTER_MSB            EQU 4
INT_STATUS_ENABLE_COUNTER_LSB            EQU 4
INT_STATUS_ENABLE_COUNTER_MASK           EQU 0x00000010
INT_STATUS_ENABLE_MBOX_DATA_MSB          EQU 3
INT_STATUS_ENABLE_MBOX_DATA_LSB          EQU 0
INT_STATUS_ENABLE_MBOX_DATA_MASK         EQU 0x0000000f

CPU_INT_STATUS_ENABLE_ADDRESS            EQU 0x00000419
CPU_INT_STATUS_ENABLE_BIT_MSB            EQU 7
CPU_INT_STATUS_ENABLE_BIT_LSB            EQU 0
CPU_INT_STATUS_ENABLE_BIT_MASK           EQU 0x000000ff

ERROR_STATUS_ENABLE_ADDRESS              EQU 0x0000041a
ERROR_STATUS_ENABLE_WAKEUP_MSB           EQU 2
ERROR_STATUS_ENABLE_WAKEUP_LSB           EQU 2
ERROR_STATUS_ENABLE_WAKEUP_MASK          EQU 0x00000004
ERROR_STATUS_ENABLE_RX_UNDERFLOW_MSB     EQU 1
ERROR_STATUS_ENABLE_RX_UNDERFLOW_LSB     EQU 1
ERROR_STATUS_ENABLE_RX_UNDERFLOW_MASK    EQU 0x00000002
ERROR_STATUS_ENABLE_TX_OVERFLOW_MSB      EQU 0
ERROR_STATUS_ENABLE_TX_OVERFLOW_LSB      EQU 0
ERROR_STATUS_ENABLE_TX_OVERFLOW_MASK     EQU 0x00000001

COUNTER_INT_STATUS_ENABLE_ADDRESS        EQU 0x0000041b
COUNTER_INT_STATUS_ENABLE_BIT_MSB        EQU 7
COUNTER_INT_STATUS_ENABLE_BIT_LSB        EQU 0
COUNTER_INT_STATUS_ENABLE_BIT_MASK       EQU 0x000000ff

COUNT_ADDRESS                            EQU 0x00000420
COUNT_VALUE_MSB                          EQU 7
COUNT_VALUE_LSB                          EQU 0
COUNT_VALUE_MASK                         EQU 0x000000ff

COUNT_DEC_ADDRESS                        EQU 0x00000440
COUNT_DEC_VALUE_MSB                      EQU 7
COUNT_DEC_VALUE_LSB                      EQU 0
COUNT_DEC_VALUE_MASK                     EQU 0x000000ff

SCRATCH_ADDRESS                          EQU 0x00000460
SCRATCH_VALUE_MSB                        EQU 7
SCRATCH_VALUE_LSB                        EQU 0
SCRATCH_VALUE_MASK                       EQU 0x000000ff

FIFO_TIMEOUT_ADDRESS                     EQU 0x00000468
FIFO_TIMEOUT_VALUE_MSB                   EQU 7
FIFO_TIMEOUT_VALUE_LSB                   EQU 0
FIFO_TIMEOUT_VALUE_MASK                  EQU 0x000000ff

FIFO_TIMEOUT_ENABLE_ADDRESS              EQU 0x00000469
FIFO_TIMEOUT_ENABLE_SET_MSB              EQU 0
FIFO_TIMEOUT_ENABLE_SET_LSB              EQU 0
FIFO_TIMEOUT_ENABLE_SET_MASK             EQU 0x00000001

DISABLE_SLEEP_ADDRESS                    EQU 0x0000046a
DISABLE_SLEEP_FOR_INT_MSB                EQU 1
DISABLE_SLEEP_FOR_INT_LSB                EQU 1
DISABLE_SLEEP_FOR_INT_MASK               EQU 0x00000002
DISABLE_SLEEP_ON_MSB                     EQU 0
DISABLE_SLEEP_ON_LSB                     EQU 0
DISABLE_SLEEP_ON_MASK                    EQU 0x00000001

LOCAL_BUS_ENDIAN_ADDRESS                 EQU 0x0000046e
LOCAL_BUS_ENDIAN_BIG_MSB                 EQU 0
LOCAL_BUS_ENDIAN_BIG_LSB                 EQU 0
LOCAL_BUS_ENDIAN_BIG_MASK                EQU 0x00000001

LOCAL_BUS_ADDRESS                        EQU 0x00000470
LOCAL_BUS_SOFT_RESET_MSB                 EQU 4
LOCAL_BUS_SOFT_RESET_LSB                 EQU 4
LOCAL_BUS_SOFT_RESET_MASK                EQU 0x00000010
LOCAL_BUS_IO_ENABLE_MSB                  EQU 3
LOCAL_BUS_IO_ENABLE_LSB                  EQU 3
LOCAL_BUS_IO_ENABLE_MASK                 EQU 0x00000008
LOCAL_BUS_KEEP_AWAKE_MSB                 EQU 2
LOCAL_BUS_KEEP_AWAKE_LSB                 EQU 2
LOCAL_BUS_KEEP_AWAKE_MASK                EQU 0x00000004
LOCAL_BUS_STATE_MSB                      EQU 1
LOCAL_BUS_STATE_LSB                      EQU 0
LOCAL_BUS_STATE_MASK                     EQU 0x00000003

INT_WLAN_ADDRESS                         EQU 0x00000472
INT_WLAN_VECTOR_MSB                      EQU 7
INT_WLAN_VECTOR_LSB                      EQU 0
INT_WLAN_VECTOR_MASK                     EQU 0x000000ff

WINDOW_DATA_ADDRESS                      EQU 0x00000474
WINDOW_DATA_DATA_MSB                     EQU 7
WINDOW_DATA_DATA_LSB                     EQU 0
WINDOW_DATA_DATA_MASK                    EQU 0x000000ff

WINDOW_WRITE_ADDR_ADDRESS                EQU 0x00000478
WINDOW_WRITE_ADDR_ADDR_MSB               EQU 7
WINDOW_WRITE_ADDR_ADDR_LSB               EQU 0
WINDOW_WRITE_ADDR_ADDR_MASK              EQU 0x000000ff

WINDOW_READ_ADDR_ADDRESS                 EQU 0x0000047c
WINDOW_READ_ADDR_ADDR_MSB                EQU 7
WINDOW_READ_ADDR_ADDR_LSB                EQU 0
WINDOW_READ_ADDR_ADDR_MASK               EQU 0x000000ff

SPI_CONFIG_ADDRESS                       EQU 0x00000480
SPI_CONFIG_SPI_RESET_MSB                 EQU 4
SPI_CONFIG_SPI_RESET_LSB                 EQU 4
SPI_CONFIG_SPI_RESET_MASK                EQU 0x00000010
SPI_CONFIG_INTERRUPT_ENABLE_MSB          EQU 3
SPI_CONFIG_INTERRUPT_ENABLE_LSB          EQU 3
SPI_CONFIG_INTERRUPT_ENABLE_MASK         EQU 0x00000008
SPI_CONFIG_TEST_MODE_MSB                 EQU 2
SPI_CONFIG_TEST_MODE_LSB                 EQU 2
SPI_CONFIG_TEST_MODE_MASK                EQU 0x00000004
SPI_CONFIG_DATA_SIZE_MSB                 EQU 1
SPI_CONFIG_DATA_SIZE_LSB                 EQU 0
SPI_CONFIG_DATA_SIZE_MASK                EQU 0x00000003

SPI_STATUS_ADDRESS                       EQU 0x00000481
SPI_STATUS_ADDR_ERR_MSB                  EQU 3
SPI_STATUS_ADDR_ERR_LSB                  EQU 3
SPI_STATUS_ADDR_ERR_MASK                 EQU 0x00000008
SPI_STATUS_RD_ERR_MSB                    EQU 2
SPI_STATUS_RD_ERR_LSB                    EQU 2
SPI_STATUS_RD_ERR_MASK                   EQU 0x00000004
SPI_STATUS_WR_ERR_MSB                    EQU 1
SPI_STATUS_WR_ERR_LSB                    EQU 1
SPI_STATUS_WR_ERR_MASK                   EQU 0x00000002
SPI_STATUS_READY_MSB                     EQU 0
SPI_STATUS_READY_LSB                     EQU 0
SPI_STATUS_READY_MASK                    EQU 0x00000001

CIS_WINDOW_ADDRESS                       EQU 0x00000600
CIS_WINDOW_DATA_MSB                      EQU 7
CIS_WINDOW_DATA_LSB                      EQU 0
CIS_WINDOW_DATA_MASK                     EQU 0x000000ff

ENDIF

END
