// Seed: 3068745373
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    output id_1,
    input id_2
);
  logic id_3;
  type_0 id_4 (
      .id_0(1),
      .id_1(1)
  );
  logic id_5, id_6;
  assign id_3 = id_2;
endmodule
