perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = (unset),
	LC_ALL = (unset),
	LC_CTYPE = "C.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to the standard locale ("C").
%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:12:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.arithmetic_reduce_wrapper_out_flat'
   12 | wire [9:0] arithmetic_reduce_wrapper_out_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    ... For warning description see https://verilator.org/warn/UNOPTFLAT?v=5.033
                    ... Use "/* verilator lint_off UNOPTFLAT */" and lint_on around source to disable this message.
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:12:12:      Example path: tb_top.dut.arithmetic_reduce_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:93:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:167:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:27:12:      Example path: tb_top.dut.const_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_concat_repl_wrapper.sv:19:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:28:13:      Example path: tb_top.dut.const_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:381:69:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:47:12:      Example path: tb_top.dut.relational_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv:23:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:48:12:      Example path: tb_top.dut.relational_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:65:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:11:13:      Example path: tb_top.dut.arithmetic_reduce_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic_reduce.sv:21:27:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_reduce_wrapper.sv:16:14:      Example path: tb_top.dut.u_arithmetic_reduce_wrapper.complex_expr
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_reduce_wrapper.sv:18:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:12:12:      Example path: tb_top.dut.arithmetic_reduce_wrapper_out_flat
%Warning-UNOPTFLAT: /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:31:12: Signal unoptimizable: Circular combinational logic: 'tb_top.dut.const_logic_wrapper_in_flat'
   31 | wire [9:0] const_logic_wrapper_in_flat;
      |            ^~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:31:12:      Example path: tb_top.dut.const_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_logic_wrapper.sv:24:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:32:13:      Example path: tb_top.dut.const_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/conditional.sv:15:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/conditional_wrapper.sv:17:14:      Example path: tb_top.dut.u_conditional_wrapper.z
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/logical_op.sv:15:20:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/logical_op_wrapper.sv:17:8:      Example path: tb_top.dut.u_logical_op_wrapper.lor_ab
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:175:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:175:47:      Example path: __VdfgRegularize_hd87f99a1_0_16
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/const_conditional.sv:19:20:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_conditional_wrapper.sv:21:14:      Example path: tb_top.dut.u_const_conditional_wrapper.cond2_c
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_conditional_wrapper.sv:22:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:30:13:      Example path: tb_top.dut.const_conditional_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:167:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:27:12:      Example path: tb_top.dut.const_concat_repl_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/const_concat_repl_wrapper.sv:19:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:28:13:      Example path: tb_top.dut.const_concat_repl_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:381:69:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:47:12:      Example path: tb_top.dut.relational_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/relational_wrapper.sv:23:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:48:12:      Example path: tb_top.dut.relational_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:65:47:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:11:13:      Example path: tb_top.dut.arithmetic_reduce_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/unflattened/arithmetic_reduce.sv:21:27:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_reduce_wrapper.sv:16:14:      Example path: tb_top.dut.u_arithmetic_reduce_wrapper.complex_expr
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/arithmetic_reduce_wrapper.sv:18:8:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:12:12:      Example path: tb_top.dut.arithmetic_reduce_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:93:50:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:15:13:      Example path: tb_top.dut.bitwise_logic_wrapper_in_flat
                    /opt/module-fuzz/rewiring/../test_libraries/comprehensive_tests/flattened/bitwise_logic_wrapper.sv:18:14:      Example path: ASSIGNW
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:16:13:      Example path: tb_top.dut.bitwise_logic_wrapper_out_flat
                    /opt/module-fuzz/rewiring/large_test/cycle_0033/top.sv:167:47:      Example path: ASSIGNW
%Error: Exiting due to 2 warning(s)
