V 000054 55 752           1606531301134 \2_1mux_arch\
(_unit VHDL(\2_1mux_ent\ 0 28(\2_1mux_arch\ 0 39))
	(_version ve4)
	(_time 1606531301135 2020.11.27 21:41:41)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code d1868186d285d3c2d1d5958a85d6d9d487d7d4d784)
	(_ent
		(_time 1606520519736)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . \2_1mux_arch\ 1 -1)
)
I 000051 55 3325          1606531580872 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606531580873 2020.11.27 21:46:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 87d78e89d3d1d6918683d28892ddd781d48082818681d4)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 1081          1606531580930 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606531580931 2020.11.27 21:46:20)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code c595c891c891c7d2c392d79cc2c3c0c390c2c1c3c0)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000056 55 998           1606531580832 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606531580833 2020.11.27 21:46:20)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 5808565b060e0e4f5d0849030b5e5c5e515e0d5e5f)
	(_ent
		(_time 1606531580830)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000051 55 2657          1606531580897 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 70))
	(_version ve4)
	(_time 1606531580898 2020.11.27 21:46:20)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code a6f6a7f1a4f2a4b0a7a1befcfea0a2a3f0a0a3a1ae)
	(_ent
		(_time 1606529471762)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int index_in 4 0 46(_ent(_in))))
		(_port(_int bit23_24_out 0 0 49(_ent(_out))))
		(_port(_int rs1_out 1 0 50(_ent(_out))))
		(_port(_int rs2_out 1 0 51(_ent(_out))))
		(_port(_int rs3_out 1 0 52(_ent(_out))))
		(_port(_int rs1_out_val 2 0 53(_ent(_out))))
		(_port(_int rs2_out_val 2 0 54(_ent(_out))))
		(_port(_int rs3_out_val 2 0 55(_ent(_out))))
		(_port(_int immediate_out 3 0 56(_ent(_out))))
		(_port(_int loadindex_out 4 0 57(_ent(_out))))
		(_port(_int shift_val_out 5 0 58(_ent(_out))))
		(_port(_int command_bits_out 6 0 59(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 60(_ent(_out))))
		(_port(_int rd_out 1 0 61(_ent(_out))))
		(_port(_int reg_write_out -1 0 62(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 72(_prcs(_trgt(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28)(29))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000046 55 2034          1606531580841 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606531580842 2020.11.27 21:46:20)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 68386968663c6a7e653d7c32306e6e6d3e6e616e6c)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000051 55 1219          1606531580808 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606531580809 2020.11.27 21:46:20)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 4818494a151e1f5f4d1d5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000046 55 729           1606531580939 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606531580940 2020.11.27 21:46:20)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code c5959991c59399d6c6c4d49fc0c2c0c2cdc6c7c6c4)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000050 55 1227          1606531580852 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606531580853 2020.11.27 21:46:20)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 77267f75262020612379622d737073717270757077)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 6917          1606531580948 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606531580949 2020.11.27 21:46:20)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code d584dd848682d5c38883c08cd2d3d0d380d2d1d2d5)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs2out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((index_in)(stage2_load_index_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 142(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 162(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(ex_wb_out_fw_write_toggle_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000056 55 1038          1606435237984 program_counter
(_unit VHDL(program_counter 0 24(program_counter 1 35))
	(_version ve4)
	(_time 1606435237985 2020.11.26 19:00:37)
	(_source(\../src/PC.vhd\(\../src/pc1_1.vhd\)))
	(_parameters tan)
	(_code 1c4e191a4d4b1e0a1a4d0e464c1a48194a1a1f1a4a)
	(_ent
		(_time 1606434254752)
	)
	(_object
		(_port(_int clk -1 0 26(_ent(_in)(_event))))
		(_port(_int reset_bar -1 0 27(_ent(_in))))
		(_port(_int inst_wr -1 0 28(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 29(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 29(_ent(_out))))
		(_var(_int count -2 1 38(_prcs 0)))
		(_prcs
			(pc(_arch 0 1 37(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . program_counter 1 -1)
)
I 000051 55 1530          1606531580822 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606531580823 2020.11.27 21:46:20)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 5809525b550f0b4e525f4b030d5e5d5f5a5d0e5e5e)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606531580906 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606531580907 2020.11.27 21:46:20)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code a6f7adf0a4f1f3b0a0a7b3f9f6a3f0a0a3a0f3a1a2)
	(_ent
		(_time 1606531580904)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000056 55 3266          1606531580921 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606531580922 2020.11.27 21:46:20)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code b6e7bde3b4e1e3a0b3e3a3e9e5b3e0b0b3b0e3b1b2)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 3456          1606531580954 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606531580955 2020.11.27 21:46:20)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code d584de86d48280c3d7d4c08a87d083d3d0d380d2d1)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606531580912 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606531580913 2020.11.27 21:46:20)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code a6f7adf0a4f1f3b0a3a6b3ffa1a5a7a3f0a1a2a0a4)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000052 55 1176          1606531948305 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606531948306 2020.11.27 21:52:28)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code d4dad487d48381c2d2d5c18b84d182d2d1d281d3d0)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3325          1606531950057 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606531950058 2020.11.27 21:52:30)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aaa5fafda8fcfbbcabaeffa5bff0faacf9adafacabacf9)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 6917          1606531954143 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606531954144 2020.11.27 21:52:34)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 99cfc895c6ce998fc4cf8cc09e9f9c9fcc9e9d9e99)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs2out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((index_in)(stage2_load_index_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 142(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 162(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(ex_wb_out_fw_write_toggle_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2613          1606532251155 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606532251156 2020.11.27 21:57:31)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code d0d5db82d484d2c6d681c88a88d6d4d586d6d5d7d8)
	(_ent
		(_time 1606532251139)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000044 55 660           1606534602203 syn
(_unit VHDL(tb 0 5(syn 0 8))
	(_version ve4)
	(_time 1606534602204 2020.11.27 22:36:42)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code 9791919892c1c781949983cdc49093919590939195)
	(_ent
		(_time 1606534594633)
	)
	(_object
		(_var(_int line_v -1 0 11(_prcs 0)))
		(_file(_int read_file -2 0 12(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_mon))))
		)
		(_subprogram
			(_ext READLINE(0 0))
		)
		(_type(_ext ~extstd.TEXTIO.LINE(0 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(0 TEXT)))
	)
	(_use(std(TEXTIO))(std(standard))(ieee(std_logic_1164)))
	(_static
		(1920298867 1949197667 29816)
	)
	(_model . syn 1 -1)
)
V 000044 55 660           1606534803950 syn
(_unit VHDL(tb 0 5(syn 0 8))
	(_version ve4)
	(_time 1606534803951 2020.11.27 22:40:03)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code ada8affafbfbfdbbaea3b9f7feaaa9abafaaa9abaf)
	(_ent
		(_time 1606534594633)
	)
	(_object
		(_var(_int line_v -1 0 11(_prcs 0)))
		(_file(_int read_file -2 0 12(_prcs 0)))
		(_prcs
			(line__10(_arch 0 0 10(_prcs(_mon))))
		)
		(_subprogram
			(_ext READLINE(0 0))
		)
		(_type(_ext ~extstd.TEXTIO.LINE(0 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(0 TEXT)))
	)
	(_use(std(TEXTIO))(std(standard))(ieee(std_logic_1164)))
	(_static
		(1920298867 1949197667 29816)
	)
	(_model . syn 1 -1)
)
I 000053 55 592           1606535336508 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 5(pmmu_tb_arch 0 9))
	(_version ve4)
	(_time 1606535336509 2020.11.27 22:48:56)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code 00030706545700170405465b550602070006540654)
	(_ent
		(_time 1606535324858)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 10(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 10(_array 0((_to i 0 i 63)))))
		(_sig(_int instruction_arr 1 0 11(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
)
I 000053 55 647           1606535375408 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 5(pmmu_tb_arch 0 9))
	(_version ve4)
	(_time 1606535375409 2020.11.27 22:49:35)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code eab9bfb9efbdeafdeeedacb1bfece8edeaecbeecbe)
	(_ent
		(_time 1606535324858)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 10(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 10(_array 0((_to i 0 i 63)))))
		(_sig(_int instruction_arr 1 0 11(_arch(_uni))))
		(_sig(_int base_clock -1 0 12(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
)
I 000053 55 809           1606535472796 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 5(pmmu_tb_arch 0 9))
	(_version ve4)
	(_time 1606535472797 2020.11.27 22:51:12)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code 595b0b5a040e594e5d591f020c5f5b5e595f0d5f0d)
	(_ent
		(_time 1606535324858)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 10(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 10(_array 0((_to i 0 i 63)))))
		(_sig(_int instruction_arr 1 0 11(_arch(_uni))))
		(_sig(_int base_clock -1 0 12(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 14(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 15(_arch(_uni((i 2))))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
)
I 000053 55 1215          1606536269324 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 7(pmmu_tb_arch 0 11))
	(_version ve4)
	(_time 1606536269325 2020.11.27 23:04:29)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code ccc3ce99cb9bccdbc89b8a9799cacecbccca98ca98)
	(_ent
		(_time 1606536144054)
	)
	(_inst UUT 0 22(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(clk))
			((fetch)(fetch))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 12(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 12(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 14(_arch(_uni))))
		(_sig(_int clk -1 0 15(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 17(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int fetch -1 0 19(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 20(_arch)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
)
I 000053 55 1241          1606536288388 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 7(pmmu_tb_arch 0 11))
	(_version ve4)
	(_time 1606536288389 2020.11.27 23:04:48)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code 431717411414435447140518164541444345174517)
	(_ent
		(_time 1606536144054)
	)
	(_inst UUT 0 22(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 12(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 12(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 14(_arch(_uni))))
		(_sig(_int base_clock -1 0 15(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 17(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 19(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 20(_arch)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
)
I 000053 55 1778          1606536767285 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 7(pmmu_tb_arch 0 11))
	(_version ve4)
	(_time 1606536767286 2020.11.27 23:12:47)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code edebbfbeedbaedfaeae1abb6b8ebefeaedebb9ebb9)
	(_ent
		(_time 1606536144054)
	)
	(_inst UUT 0 22(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 12(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 12(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 14(_arch(_uni))))
		(_sig(_int base_clock -1 0 15(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 17(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 19(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 20(_arch)))
		(_file(_int assembled_instr -3 0 27(_prcs 0)))
		(_var(_int instruction -4 0 28(_prcs 0)))
		(_var(_int arr_counter -5 0 29(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 30(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 30(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 26(_prcs(_simple)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1824          1606537096957 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 7(pmmu_tb_arch 0 11))
	(_version ve4)
	(_time 1606537096958 2020.11.27 23:18:16)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan)
	(_code b5b0b6e1e4e2b5a2b3b2f3eee0b3b7b2b5b3e1b3e1)
	(_ent
		(_time 1606536144054)
	)
	(_inst UUT 0 22(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 12(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 12(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 14(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 14(_arch(_uni))))
		(_sig(_int base_clock -1 0 15(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 17(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 18(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 19(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 20(_arch)))
		(_file(_int assembled_instr -3 0 27(_prcs 0)))
		(_var(_int instruction -4 0 28(_prcs 0)))
		(_var(_int arr_counter -5 0 29(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 30(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 30(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 26(_prcs(_simple)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1999          1606537418359 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537418360 2020.11.27 23:23:38)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 333461366464332435337568663531343335673567)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_counter -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1997          1606537472788 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537472789 2020.11.27 23:24:32)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code d98a8f8b848ed9cedfd99f828cdfdbded9df8ddf8d)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1997          1606537587245 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537587246 2020.11.27 23:26:27)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code eee0bbbdefb9eef9e8eea8b5bbe8ece9eee8bae8ba)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1997          1606537600322 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537600323 2020.11.27 23:26:40)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 04570602545304130204425f510206030402500250)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1997          1606537625031 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537625032 2020.11.27 23:27:05)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8387818dd4d483948582c5d8d68581848385d785d7)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000053 55 1997          1606537640620 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537640621 2020.11.27 23:27:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6d6c3b6d6d3a6d7a6b6c2b36386b6f6a6d6b396b39)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
V 000053 55 1997          1606537928169 pmmu_tb_arch
(_unit VHDL(pmmu_tb 0 8(pmmu_tb_arch 0 12))
	(_version ve4)
	(_time 1606537928170 2020.11.27 23:32:08)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8fbaafff4ffa8bfaea9eef3fdaeaaafa8aefcaefc)
	(_ent
		(_time 1606537383801)
	)
	(_inst UUT 0 23(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instr_input))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 13(_array -1((_dto i 24 i 0)))))
		(_type(_int instr_arr_MAX_64 0 13(_array 0((_to i 0 i 63)))))
		(_sig(_int instr_arr 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 15(_array -1((_dto i 24 i 0)))))
		(_sig(_int instr_input 2 0 15(_arch(_uni))))
		(_sig(_int base_clock -1 0 16(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -2 0 18(_arch((ns 4636737291354636288)))))
		(_sig(_int reset -1 0 19(_arch(_uni((i 2))))))
		(_sig(_int fetch_clock -1 0 20(_arch(_uni((i 2))))))
		(_file(_int input_file -3 0 21(_arch)))
		(_file(_int assembled_instr -3 0 28(_prcs 0)))
		(_var(_int instruction -4 0 29(_prcs 0)))
		(_var(_int arr_index -5 0 30(_prcs 0((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 31(_array -1((_dto i 24 i 0)))))
		(_var(_int size_24_line 3 0 31(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . pmmu_tb_arch 1 -1)
)
I 000050 55 1428          1606537981420 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606537981421 2020.11.27 23:33:01)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code aafcabfcfffdffbcafaabff3ada9abaffcadaeaca8)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000054 55 1996          1606539281397 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 32(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606539281398 2020.11.27 23:54:41)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code babab2edbdedbaacecbaafe3bdbdbebcb8bfecbcbf)
	(_ent
		(_time 1606538889090)
	)
	(_inst UUT 0 47(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_sig(_int instr_arr 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 41(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 41(_arch(_uni))))
		(_sig(_int base_clock -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 43(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 44(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 45(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 51(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_var(_int rowCounter -4 0 54(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 50(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1996          1606539422556 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 32(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606539422557 2020.11.27 23:57:02)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1e481e1a1d491e08481e0b4719191a181c1b48181b)
	(_ent
		(_time 1606538889090)
	)
	(_inst UUT 0 47(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_sig(_int instr_arr 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 41(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 41(_arch(_uni))))
		(_sig(_int base_clock -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 43(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 44(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 45(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 51(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_var(_int rowCounter -4 0 54(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 50(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1996          1606539440263 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 32(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606539440264 2020.11.27 23:57:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 46144347161146501046531f414142404443104043)
	(_ent
		(_time 1606538889090)
	)
	(_inst UUT 0 47(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_sig(_int instr_arr 1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 41(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 41(_arch(_uni))))
		(_sig(_int base_clock -1 0 42(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 43(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 44(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 45(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 51(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_var(_int rowCounter -4 0 54(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 50(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 2015          1606539688247 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606539688248 2020.11.28 00:01:28)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code f6a0a2a5a6a1f6e0a0f9e3aff1f1f2f0f4f3a0f0f3)
	(_ent
		(_time 1606539688245)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_var(_int rowCounter -4 0 55(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 6871          1606539941626 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606539941627 2020.11.28 00:05:41)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code b5bae7e2e6e2b5a3e8b4a0ecb2b3b0b3e0b2b1b2b5)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 2015          1606539948678 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606539948679 2020.11.28 00:05:48)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4b1d4c4a4f1c4b5d1d445e124c4c4f4d494e1d4d4e)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_var(_int rowCounter -4 0 55(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606539981626 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606539981627 2020.11.28 00:06:21)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code f5f1fba5a5a3a2e2f0a0e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606539981640 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606539981641 2020.11.28 00:06:21)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 05000f03055256130f02165e500300020700530303)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606539981650 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606539981651 2020.11.28 00:06:21)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 14101a13464242031144054f471210121d12411213)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606539981660 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606539981661 2020.11.28 00:06:21)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 14101513164016021941004e4c12121142121d1210)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606539981671 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606539981672 2020.11.28 00:06:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 24212c2376737332702a317e202320222123262324)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606539981691 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606539981692 2020.11.28 00:06:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 33373a36636562253237663c2669633560343635323560)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606539981716 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606539981717 2020.11.28 00:06:21)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 535752505407514555024b090b555756055556545b)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606539981726 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606539981727 2020.11.28 00:06:21)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 62676963643537746463773d326734646764376566)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606539981732 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606539981733 2020.11.28 00:06:21)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 62676963643537746762773b656163673465666460)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606539981740 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606539981741 2020.11.28 00:06:21)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 72777972742527647727672d217724747774277576)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606539981750 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606539981751 2020.11.28 00:06:21)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 72767f72782670657425602b757477742775767477)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606539981760 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606539981761 2020.11.28 00:06:21)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 8286de8d85d4de91818393d8878587858a81808183)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606539981769 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606539981770 2020.11.28 00:06:21)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 82878a8fd6d58294df8397db85848784d785868582)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606539981775 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606539981776 2020.11.28 00:06:21)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 91949a9f94c6c487939084cec394c7979497c49695)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 2015          1606539981781 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606539981782 2020.11.28 00:06:21)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9194999dc6c69187c79e84c8969695979394c79794)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_var(_int rowCounter -4 0 55(_prcs 0((i 0)))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1964          1606540543966 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606540543967 2020.11.28 00:15:43)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9dc8ce919fca9d8bcb9d88c49a9a999b9f98cb9b98)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_trgt(0))(_mon)(_read(0)))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1992          1606540855410 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606540855411 2020.11.28 00:20:55)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2a2a7e2d2d7d2a3c7c7b3f732d2d2e2c282f7c2c2f)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1992          1606541240561 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606541240562 2020.11.28 00:27:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code aeacfafaadf9aeb8f8ffbbf7a9a9aaa8acabf8a8ab)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int index_counter -4 0 52(_prcs 0((i 0)))))
		(_var(_int text_line -5 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(0)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (0)
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606541629415 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606541629416 2020.11.28 00:33:49)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code aaa9f9feadfdaabcfcf9bff3adadaeaca8affcacaf)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606541732440 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606541732441 2020.11.28 00:35:32)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 114247154646110746170448161615171314471714)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606541780946 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606541780947 2020.11.28 00:36:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 959bc699c6c29583c29380cc929291939790c39390)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1530          1606542025527 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542025528 2020.11.28 00:40:25)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code f7f5f2a7f5a0a4e1fdf0e4aca2f1f2f0f5f2a1f1f1)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(10)(7)(8)(9))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(10)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542025540 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542025541 2020.11.28 00:40:25)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 07040901565151100257165c540103010e01520100)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542025550 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542025551 2020.11.28 00:40:25)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 07040601065305110a52135d5f01010251010e0103)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542025560 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542025561 2020.11.28 00:40:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 16141e12464141004218034c121112101311141116)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542025581 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542025582 2020.11.28 00:40:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 26252f227370773027227329337c762075212320272075)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542025608 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542025609 2020.11.28 00:40:25)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 454644474411475343145d1f1d434140134340424d)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542025618 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542025619 2020.11.28 00:40:25)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 55575e57540200435354400a055003535053005251)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542025624 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542025625 2020.11.28 00:40:25)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 55575e57540200435055400c525654500352515357)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542025633 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542025634 2020.11.28 00:40:25)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 65676e64643230736030703a366033636063306261)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542025643 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542025644 2020.11.28 00:40:25)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 65666864683167726332773c626360633062616360)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542025653 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542025654 2020.11.28 00:40:25)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 74772874752228677775652e717371737c77767775)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542025662 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542025663 2020.11.28 00:40:25)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 84868c89d6d38492d98591dd83828182d183808384)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542025668 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542025669 2020.11.28 00:40:25)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 84868f8b84d3d192868591dbd681d2828182d18380)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542025674 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542025675 2020.11.28 00:40:25)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 84868c89d6d38492d38291dd838380828681d28281)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606542055975 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542055976 2020.11.28 00:40:55)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code ecb8b9bce9bbecfabbeaf9b5ebebe8eaeee9baeae9)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606542106754 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542106755 2020.11.28 00:41:46)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a343f3c3d6d3a2c6d3c2f633d3d3e3c383f6c3c3f)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1530          1606542140028 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542140029 2020.11.28 00:42:20)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 3b3d3e3e6c6c682d313c28606e3d3e3c393e6d3d3d)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(10)(7)(8)(9))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(10)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542140041 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542140042 2020.11.28 00:42:20)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 4b4c4a494f1d1d5c4e1b5a10184d4f4d424d1e4d4c)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542140051 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542140052 2020.11.28 00:42:20)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 4b4c45491f1f495d461e5f11134d4d4e1d4d424d4f)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542140063 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542140064 2020.11.28 00:42:20)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5a5c5d5a5d0d0d4c0e544f005e5d5e5c5f5d585d5a)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542140083 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542140084 2020.11.28 00:42:20)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7a7d7c7b782c2b6c7b7e2f756f202a7c297d7f7c7b7c29)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542140109 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542140110 2020.11.28 00:42:20)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 898e878784dd8b9f8fd891d3d18f8d8cdf8f8c8e81)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542140119 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542140120 2020.11.28 00:42:20)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 999f9d9794cecc8f9f988cc6c99ccf9f9c9fcc9e9d)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542140125 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542140126 2020.11.28 00:42:20)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 999f9d9794cecc8f9c998cc09e9a989ccf9e9d9f9b)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542140134 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542140135 2020.11.28 00:42:20)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code a9afadffa4fefcbfacfcbcf6faacffafacaffcaead)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542140144 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542140145 2020.11.28 00:42:20)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code a9aeabffa8fdabbeaffebbf0aeafacaffcaeadafac)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542140154 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542140155 2020.11.28 00:42:20)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code b8bfebedb5eee4abbbb9a9e2bdbfbdbfb0bbbabbb9)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542140164 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542140165 2020.11.28 00:42:20)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code c8cecf9e969fc8de95c9dd91cfcecdce9dcfcccfc8)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542140170 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542140171 2020.11.28 00:42:20)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code c8cecc9cc49f9ddecac9dd979acd9ececdce9dcfcc)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542140176 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542140177 2020.11.28 00:42:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code c8cecf9e969fc8de9fcfdd91cfcfcccecacd9ececd)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542172240 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542172241 2020.11.28 00:42:52)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 16191a11454041011344044d4210151112101f1040)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542172255 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542172256 2020.11.28 00:42:52)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 26282122257175302c21357d732023212423702020)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542172265 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542172266 2020.11.28 00:42:52)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 26292522767070312376377d752022202f20732021)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542172274 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542172275 2020.11.28 00:42:52)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 353a3930366137233860216f6d33333063333c3331)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542172285 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542172286 2020.11.28 00:42:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 353b303366626223613b206f313231333032373235)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542172305 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542172306 2020.11.28 00:42:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 545b5057030205425550015b410e045207535152555207)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542172331 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542172332 2020.11.28 00:42:52)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 646b68646430667262357c3e3c626061326261636c)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542172341 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542172342 2020.11.28 00:42:52)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 747a7274742321627275612b247122727172217370)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542172347 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542172348 2020.11.28 00:42:52)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 747a7274742321627174612d737775712273707276)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542172355 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542172356 2020.11.28 00:42:52)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 838d858c84d4d69586d696dcd086d5858685d68487)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542172365 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542172366 2020.11.28 00:42:52)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 939c939d98c7918495c481ca94959695c694979596)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542172375 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542172376 2020.11.28 00:42:52)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 939cc29d95c5cf80909282c9969496949b90919092)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542172384 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542172385 2020.11.28 00:42:52)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code a3ada6f7f6f4a3b5fea2b6faa4a5a6a5f6a4a7a4a3)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542172390 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542172391 2020.11.28 00:42:52)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code a3ada5f5a4f4f6b5a1a2b6fcf1a6f5a5a6a5f6a4a7)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542172396 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542172397 2020.11.28 00:42:52)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a3ada6f7f6f4a3b5f4a4b6faa4a4a7a5a1a6f5a5a6)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542209191 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542209192 2020.11.28 00:43:29)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 5f5b535c5c0908485a0a4d040b595c585b59565909)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542209206 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542209207 2020.11.28 00:43:29)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 6f6a686f3c383c7965687c343a696a686d6a396969)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542209217 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542209218 2020.11.28 00:43:29)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 7f7b7c7e7f2929687a2f6e242c797b7976792a7978)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542209227 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542209228 2020.11.28 00:43:29)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 8e8a8280ddda8c9883db9ad4d688888bd88887888a)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542209239 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542209240 2020.11.28 00:43:29)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8e8b8b838dd9d998da809bd48a898a888b898c898e)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542209259 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542209260 2020.11.28 00:43:29)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code aeaaaaf9a8f8ffb8afaafba1bbf4fea8fda9aba8afa8fd)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542209285 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542209286 2020.11.28 00:43:29)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code bdb9b1e9ede9bfabbbeca5e7e5bbb9b8ebbbb8bab5)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542209295 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542209296 2020.11.28 00:43:29)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code cdc8cb999d9a98dbcbccd8929dc89bcbc8cb98cac9)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542209301 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542209302 2020.11.28 00:43:29)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code cdc8cb999d9a98dbc8cdd894caceccc89bcac9cbcf)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542209310 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542209311 2020.11.28 00:43:29)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code dcd9da8f8b8b89cad989c9838fd98adad9da89dbd8)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542209320 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542209321 2020.11.28 00:43:29)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code ece8ecbeb7b8eefbeabbfeb5ebeae9eab9ebe8eae9)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542209329 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542209330 2020.11.28 00:43:29)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code ece8bdbebabab0ffefedfdb6e9ebe9ebe4efeeefed)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542209339 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542209340 2020.11.28 00:43:29)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code fcf9f9aff9abfceaa1fde9a5fbfaf9faa9fbf8fbfc)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542209345 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542209346 2020.11.28 00:43:29)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code fcf9faadababa9eafefde9a3aef9aafaf9faa9fbf8)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542209351 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542209352 2020.11.28 00:43:29)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0b0e0d0e0f5c0b1d5c0c1e520c0c0f0d090e5d0d0e)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542274487 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542274488 2020.11.28 00:44:34)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 70747d71252627677525622b247673777476797626)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542274501 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542274502 2020.11.28 00:44:34)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 8085868e85d7d3968a8793dbd58685878285d68686)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542274511 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542274512 2020.11.28 00:44:34)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 9094929fc6c6c68795c081cbc39694969996c59697)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542274521 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542274522 2020.11.28 00:44:34)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 9f9b9290cfcb9d8992ca8bc5c799999ac99996999b)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542274532 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542274533 2020.11.28 00:44:34)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9f9a9b939fc8c889cb918ac59b989b999a989d989f)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542274551 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542274552 2020.11.28 00:44:34)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code bebabbeab8e8efa8bfbaebb1abe4eeb8edb9bbb8bfb8ed)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542274578 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542274579 2020.11.28 00:44:34)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code cecac39b9f9accd8c89fd69496c8cacb98c8cbc9c6)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542274587 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542274588 2020.11.28 00:44:34)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code dedbd98d8f898bc8d8dfcb818edb88d8dbd88bd9da)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542274593 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542274594 2020.11.28 00:44:34)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code dedbd98d8f898bc8dbdecb87d9dddfdb88d9dad8dc)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542274602 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542274603 2020.11.28 00:44:34)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code ede8eabfbdbab8fbe8b8f8b2bee8bbebe8ebb8eae9)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542274612 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542274613 2020.11.28 00:44:34)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code ede9ecbfb1b9effaebbaffb4eaebe8ebb8eae9ebe8)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542274622 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542274623 2020.11.28 00:44:34)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code fdf9adacacaba1eefefceca7f8faf8faf5fefffefc)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542274631 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542274632 2020.11.28 00:44:34)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 0d0808080f5a0d1b500c18540a0b080b580a090a0d)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542274637 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542274638 2020.11.28 00:44:34)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 0d080b0a5d5a581b0f0c18525f085b0b080b580a09)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1864          1606542274643 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542274644 2020.11.28 00:44:34)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0d0808080f5a0d1b5a0a18540a0a090b0f085b0b08)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542308983 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542308984 2020.11.28 00:45:08)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 34636f31656263233161266f6032373330323d3262)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542308997 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542308998 2020.11.28 00:45:08)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 44121446451317524e43571f114241434641124242)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542309008 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542309009 2020.11.28 00:45:09)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 54030057060202435104450f075250525d52015253)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542309017 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542309018 2020.11.28 00:45:09)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 54030f57560056425901400e0c52525102525d5250)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542309028 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542309029 2020.11.28 00:45:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6335316036343475376d7639676467656664616463)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542309047 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542309048 2020.11.28 00:45:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 73242072232522657277267c6629237520747675727520)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542309073 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542309074 2020.11.28 00:45:09)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 92c5c99d94c6908494c38ac8ca949697c49497959a)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542309082 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542309083 2020.11.28 00:45:09)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 92c4c39c94c5c784949387cdc297c4949794c79596)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542309088 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542309089 2020.11.28 00:45:09)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code a2f4f3f4a4f5f7b4a7a2b7fba5a1a3a7f4a5a6a4a0)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542309097 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542309098 2020.11.28 00:45:09)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code a2f4f3f4a4f5f7b4a7f7b7fdf1a7f4a4a7a4f7a5a6)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542309107 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542309108 2020.11.28 00:45:09)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code b1e6e6e4b8e5b3a6b7e6a3e8b6b7b4b7e4b6b5b7b4)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542309116 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542309117 2020.11.28 00:45:09)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code c196c795c5979dd2c2c0d09bc4c6c4c6c9c2c3c2c0)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542309125 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542309126 2020.11.28 00:45:09)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code c19793979696c1d79cc0d498c6c7c4c794c6c5c6c1)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542309131 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542309132 2020.11.28 00:45:09)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code c1979095c49694d7c3c0d49e93c497c7c4c794c6c5)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1864          1606542309137 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542309138 2020.11.28 00:45:09)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code d18783808686d1c786d6c488d6d6d5d7d3d487d7d4)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542345376 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542345377 2020.11.28 00:45:45)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 5b5e5b585c0d0c4c5e0e49000f5d585c5f5d525d0d)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542345391 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542345392 2020.11.28 00:45:45)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 6b6f606b3c3c387d616c78303e6d6e6c696e3d6d6d)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542345401 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542345402 2020.11.28 00:45:45)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 7a7f757b7d2c2c6d7f2a6b21297c7e7c737c2f7c7d)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542345411 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542345412 2020.11.28 00:45:45)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 8a8f8a84ddde889c87df9ed0d28c8c8fdc8c838c8e)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542345422 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542345423 2020.11.28 00:45:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8a8e83878ddddd9cde849fd08e8d8e8c8f8d888d8a)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542345442 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542345443 2020.11.28 00:45:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a9aca1fef3fff8bfa8adfca6bcf3f9affaaeacafa8affa)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542345468 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542345469 2020.11.28 00:45:45)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code b9bcb9edb4edbbafbfe8a1e3e1bfbdbcefbfbcbeb1)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542345477 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542345478 2020.11.28 00:45:45)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code c8ccc29cc49f9ddecec9dd9798cd9ececdce9dcfcc)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542345483 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542345484 2020.11.28 00:45:45)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code c8ccc29cc49f9ddecdc8dd91cfcbc9cd9ecfccceca)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542345492 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542345493 2020.11.28 00:45:45)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code d8dcd28bd48f8dcedd8dcd878bdd8ededdde8ddfdc)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542345502 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542345503 2020.11.28 00:45:45)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code d8ddd48bd88cdacfde8fca81dfdeddde8ddfdcdedd)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542345512 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542345513 2020.11.28 00:45:45)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code e8edb5bae5beb4fbebe9f9b2edefedefe0ebeaebe9)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542345521 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542345522 2020.11.28 00:45:45)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code f7f3fea4a6a0f7e1aaf6e2aef0f1f2f1a2f0f3f0f7)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542345527 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542345528 2020.11.28 00:45:45)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code f7f3fda6f4a0a2e1f5f6e2a8a5f2a1f1f2f1a2f0f3)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542345533 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542345534 2020.11.28 00:45:45)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code f7f3fea4a6a0f7e1a0f1e2aef0f0f3f1f5f2a1f1f2)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542401558 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606542401559 2020.11.28 00:46:41)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code d6d1db84858081c1d383c48d82d0d5d1d2d0dfd080)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542401573 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542401574 2020.11.28 00:46:41)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code e6e0e0b5e5b1b5f0ece1f5bdb3e0e3e1e4e3b0e0e0)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542401584 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542401585 2020.11.28 00:46:41)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code f6f1f4a6a6a0a0e1f3a6e7ada5f0f2f0fff0a3f0f1)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542401593 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542401594 2020.11.28 00:46:41)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code f6f1fba6f6a2f4e0fba3e2acaef0f0f3a0f0fff0f2)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542401604 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542401605 2020.11.28 00:46:41)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 0503000056525213510b105f010201030002070205)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542401624 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542401625 2020.11.28 00:46:41)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 15121112434344031411401a004f451346121013141346)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542401649 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542401650 2020.11.28 00:46:41)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 343338313460362232652c6e6c323031623231333c)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542401659 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542401660 2020.11.28 00:46:41)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 34323230346361223235216b643162323132613330)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542401665 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542401666 2020.11.28 00:46:41)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 44424247441311524144511d434745411243404246)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542401673 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542401674 2020.11.28 00:46:41)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 44424247441311524111511b174112424142114340)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542401683 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542401684 2020.11.28 00:46:41)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 53545351580751445504410a545556550654575556)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542401692 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542401693 2020.11.28 00:46:41)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 6364326265353f7060627239666466646b60616062)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542401701 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542401702 2020.11.28 00:46:41)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 63656660363463753e62763a646566653664676463)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542401707 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542401708 2020.11.28 00:46:41)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 63656562643436756162763c316635656665366467)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542401713 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542401714 2020.11.28 00:46:41)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 73757671262473652475662a747477757176257576)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542620727 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606542620728 2020.11.28 00:50:20)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code fafaa0aafeacadedffafe8a1aefcf9fdfefcf3fcac)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000054 55 1867          1606542663453 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542663454 2020.11.28 00:51:03)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code d9dfda88868ed9cf8eddcc80dededddfdbdc8fdfdc)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000051 55 1219          1606542742713 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606542742714 2020.11.28 00:52:22)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 7b797b7a7c2d2c6c7e2e69202f7d787c7f7d727d2d)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606542742729 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606542742730 2020.11.28 00:52:22)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 8a898184deddd99c808d99d1df8c8f8d888fdc8c8c)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606542742739 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606542742740 2020.11.28 00:52:22)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 8a8885848ddcdc9d8fda9bd1d98c8e8c838cdf8c8d)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606542742748 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606542742749 2020.11.28 00:52:22)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 9a989a95cdce988c97cf8ec0c29c9c9fcc9c939c9e)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606542742760 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606542742761 2020.11.28 00:52:22)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code aaa9a3feadfdfdbcfea4bff0aeadaeacafada8adaa)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606542742780 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606542742781 2020.11.28 00:52:22)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b9bbb1ede3efe8afb8bdecb6ace3e9bfeabebcbfb8bfea)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606542742806 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606542742807 2020.11.28 00:52:22)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code d8dad88ad48cdacede89c08280dedcdd8ededddfd0)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606542742816 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606542742817 2020.11.28 00:52:22)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code d8dbd28bd48f8dceded9cd8788dd8ededdde8ddfdc)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606542742822 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606542742823 2020.11.28 00:52:22)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code e8ebe2bae4bfbdfeede8fdb1efebe9edbeefeceeea)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606542742830 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606542742831 2020.11.28 00:52:22)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code e8ebe2bae4bfbdfeedbdfdb7bbedbeeeedeebdefec)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606542742840 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606542742841 2020.11.28 00:52:22)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code f8faf4a9f8acfaeffeafeaa1fffefdfeadfffcfefd)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606542742850 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606542742851 2020.11.28 00:52:22)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 0705020005515b140406165d020002000f04050406)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606542742859 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606542742860 2020.11.28 00:52:22)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 07045602565007115a06125e000102015200030007)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606542742865 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606542742866 2020.11.28 00:52:22)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 171445111440420115160248451241111211421013)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1867          1606542742871 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542742872 2020.11.28 00:52:22)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17144613464017014013024e101013111512411112)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1867          1606542830656 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606542830657 2020.11.28 00:53:50)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code fcaafcaff9abfceaabffe9a5fbfbf8fafef9aafaf9)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 1 -1)
)
I 000054 55 1921          1606543128383 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606543128384 2020.11.28 00:58:48)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 03065006565403155401165a040407050106550506)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 1921          1606543191927 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606543191928 2020.11.28 00:59:51)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3d38393b3f6a3d2b6a3e28643a3a393b3f386b3b38)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606543802226 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606543802227 2020.11.28 01:10:02)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 36373b33656061213363246d6230353132303f3060)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606543802242 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606543802243 2020.11.28 01:10:02)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 46464044451115504c41551d134043414443104040)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606543802252 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606543802253 2020.11.28 01:10:02)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 46474444161010514316571d154042404f40134041)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606543802262 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606543802263 2020.11.28 01:10:02)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 56575b55560254405b03420c0e50505300505f5052)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606543802273 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606543802274 2020.11.28 01:10:02)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6565616636323273316b703f616261636062676265)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606543802296 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606543802297 2020.11.28 01:10:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 75747074232324637471207a602f257326727073747326)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606543802322 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606543802323 2020.11.28 01:10:02)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 9495999b94c0968292c58ccecc929091c29291939c)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606543802332 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606543802333 2020.11.28 01:10:02)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 9494939a94c3c182929581cbc491c2929192c19390)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606543802338 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606543802339 2020.11.28 01:10:02)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code a4a4a3f2a4f3f1b2a1a4b1fda3a7a5a1f2a3a0a2a6)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606543802347 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606543802348 2020.11.28 01:10:02)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code a4a4a3f2a4f3f1b2a1f1b1fbf7a1f2a2a1a2f1a3a0)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606543802357 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606543802358 2020.11.28 01:10:02)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code b3b2b2e6b8e7b1a4b5e4a1eab4b5b6b5e6b4b7b5b6)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606543802367 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606543802368 2020.11.28 01:10:02)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code c3c29397c5959fd0c0c2d299c6c4c6c4cbc0c1c0c2)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606543802376 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606543802377 2020.11.28 01:10:02)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code c3c3c7959694c3d59ec2d69ac4c5c6c596c4c7c4c3)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606543802382 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606543802383 2020.11.28 01:10:02)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code d3d3d480d48486c5d1d2c68c81d685d5d6d586d4d7)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1918          1606543802388 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606543802389 2020.11.28 01:10:02)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code d3d3d7828684d3c584d6c68ad4d4d7d5d1d685d5d6)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 6871          1606543866973 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606543866974 2020.11.28 01:11:06)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 24242523767324327925317d232221227123202324)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1219          1606543869369 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606543869370 2020.11.28 01:11:09)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 7b7a237a7c2d2c6c7e2e69202f7d787c7f7d727d2d)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606543869385 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606543869386 2020.11.28 01:11:09)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 8b8bd885dcdcd89d818c98d0de8d8e8c898edd8d8d)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606543869396 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606543869397 2020.11.28 01:11:09)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 9a9bcd959dcccc8d9fca8bc1c99c9e9c939ccf9c9d)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606543869406 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606543869407 2020.11.28 01:11:09)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 9a9bc295cdce988c97cf8ec0c29c9c9fcc9c939c9e)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606543869417 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606543869418 2020.11.28 01:11:09)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code aaaafbfeadfdfdbcfea4bff0aeadaeacafada8adaa)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606543869439 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606543869440 2020.11.28 01:11:09)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code b9b8e9ede3efe8afb8bdecb6ace3e9bfeabebcbfb8bfea)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606543869465 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606543869466 2020.11.28 01:11:09)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code d9d8818bd48ddbcfdf88c18381dfdddc8fdfdcded1)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606543869475 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606543869476 2020.11.28 01:11:09)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code e8e8babae4bfbdfeeee9fdb7b8edbeeeedeebdefec)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606543869481 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606543869482 2020.11.28 01:11:09)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code e8e8babae4bfbdfeede8fdb1efebe9edbeefeceeea)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606543869490 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606543869491 2020.11.28 01:11:09)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code f8f8aaa9f4afadeefdadeda7abfdaefefdfeadfffc)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606543869500 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606543869501 2020.11.28 01:11:09)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code f8f9aca9f8acfaeffeafeaa1fffefdfeadfffcfefd)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606543869509 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606543869510 2020.11.28 01:11:09)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 08090e0f055e541b0b0919520d0f0d0f000b0a0b09)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606543869519 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606543869520 2020.11.28 01:11:09)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 08085a0d565f081e55091d510f0e0d0e5d0f0c0f08)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606543869525 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606543869526 2020.11.28 01:11:09)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 171746111440420115160248451241111211421013)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606543869531 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606543869532 2020.11.28 01:11:09)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17174513464017014012024e101013111512411112)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606544061753 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606544061754 2020.11.28 01:14:21)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 02025a0455545515075410595604010506040b0454)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606544061769 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606544061770 2020.11.28 01:14:21)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 020351040555511408051159570407050007540404)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606544061780 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606544061781 2020.11.28 01:14:21)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 11114616464747061441004a421715171817441716)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606544061790 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 48))
	(_version ve4)
	(_time 1606544061791 2020.11.28 01:14:21)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 21217925267523372c74357b792727247727282725)
	(_ent
		(_time 1606446543200)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 36(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 37(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 37(_ent(_out))))
		(_port(_int rs3 4 0 38(_ent(_out))))
		(_port(_int rs2 4 0 39(_ent(_out))))
		(_port(_int rs1 4 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 41(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 42(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 50(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1227          1606544061801 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606544061802 2020.11.28 01:14:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 2120702676767637752f347b252625272426232621)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606544061822 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606544061823 2020.11.28 01:14:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 40401042131611564144154f551a104613474546414613)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606544061848 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606544061849 2020.11.28 01:14:21)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 50500853540452465601480a085654550656555758)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606544061858 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606544061859 2020.11.28 01:14:21)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 5f5e0d5d0d080a49595e4a000f5a09595a590a585b)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606544061864 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606544061865 2020.11.28 01:14:21)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 5f5e0d5d0d080a495a5f4a06585c5e5a09585b595d)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606544061873 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606544061874 2020.11.28 01:14:21)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 6f6e3d6e3d383a796a3a7a303c6a39696a693a686b)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606544061884 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606544061885 2020.11.28 01:14:21)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 7f7f2b7f212b7d6879286d2678797a792a787b797a)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606544061894 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606544061895 2020.11.28 01:14:21)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 7f7f7a7f2c29236c7c7e6e257a787a78777c7d7c7e)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606544061904 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606544061905 2020.11.28 01:14:21)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 8e8fdf838dd98e98d38f9bd789888b88db898a898e)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606544061910 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606544061911 2020.11.28 01:14:21)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 8e8fdc81dfd9db988c8f9bd1dc8bd8888b88db898a)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606544061916 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606544061917 2020.11.28 01:14:21)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9e9fcf929dc99e88c99b8bc799999a989c9bc8989b)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 1918          1606545311455 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606545311456 2020.11.28 01:35:11)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9999cb95c6ce998fce9c8cc09e9e9d9f9b9ccf9f9c)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 1921          1606545366389 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606545366390 2020.11.28 01:36:06)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 33313135666433256436266a343437353136653536)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000050 55 1227          1606545428985 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606545428986 2020.11.28 01:37:08)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code b4b7b2e3e6e3e3a2e0baa1eeb0b3b0b2b1b3b6b3b4)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000050 55 1227          1606545545651 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606545545652 2020.11.28 01:39:05)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 7473217626232362207a612e707370727173767374)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000050 55 1235          1606545621851 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606545621852 2020.11.28 01:40:21)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 1f1b171b1f4848094b110a451b181b191a181d181f)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000050 55 1235          1606545680657 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606545680658 2020.11.28 01:41:20)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code ccca989ac99b9bda98c2d996c8cbc8cac9cbcecbcc)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 1219          1606547511009 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 42))
	(_version ve4)
	(_time 1606547511010 2020.11.28 02:11:51)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code a4a2fff3f5f2f3b3a1f2b6fff0a2a7a3a0a2ada2f2)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 43(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 46(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 45(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1219          1606547531123 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606547531124 2020.11.28 02:12:11)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 31326934656766263467236a653732363537383767)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000053 55 1955          1606548220387 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606548220388 2020.11.28 02:23:40)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code a3f1f2f4a5f4f4b5f1a0b7f9f7a4a1a6f5a5a6a5f6)
	(_ent
		(_time 1606548220385)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000046 55 2034          1606548365326 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606548365327 2020.11.28 02:26:05)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code cccbc1999998cedac19cd89694cacac99acac5cac8)
	(_ent
		(_time 1606548365324)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000056 55 998           1606580990890 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606580990891 2020.11.28 11:29:50)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 67346967363131706237763c346163616e61326160)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000056 55 998           1606581143878 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606581143879 2020.11.28 11:32:23)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code fffaadafffa9a9e8faadeea4acf9fbf9f6f9aaf9f8)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000056 55 998           1606581301179 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606581301180 2020.11.28 11:35:01)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 7f287d7e7f2929687a2f6e242c797b7976792a7978)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606581346811 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606581346812 2020.11.28 11:35:46)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code b8bbb7ecb6ecbaaeb4bface2e0bebebdeebeb1bebc)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000051 55 1219          1606581505920 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606581505921 2020.11.28 11:38:25)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 3e6b333b3e6869293b682c656a383d393a38373868)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606581505934 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606581505935 2020.11.28 11:38:25)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 4d194b4f1c1a1e5b474a5e16184b484a4f481b4b4b)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606581505944 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606581505945 2020.11.28 11:38:25)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 5d085f5e5f0b0b4a580d4c060e5b595b545b085b5a)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606581505954 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606581505955 2020.11.28 11:38:25)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 5d08505e0f095f4b515a4907055b5b580b5b545b59)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606581505966 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606581505967 2020.11.28 11:38:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6d39696e6f3a3a7b39637837696a696b686a6f6a6d)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606581505986 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606581505987 2020.11.28 11:38:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 7c29797d7c2a2d6a7d78297369262c7a2f7b797a7d7a2f)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606581506011 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606581506012 2020.11.28 11:38:26)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 9cc99193cbc89e8a9acd84c6c49a9899ca9a999b94)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606581506021 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606581506022 2020.11.28 11:38:26)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code abffacfdfdfcfebdadaabef4fbaefdadaeadfeacaf)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606581506027 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606581506028 2020.11.28 11:38:26)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code abffacfdfdfcfebdaeabbef2aca8aaaefdacafada9)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606581506035 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606581506036 2020.11.28 11:38:26)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code abffacfdfdfcfebdaefebef4f8aefdadaeadfeacaf)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606581506045 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606581506046 2020.11.28 11:38:26)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code bbeebaeee1efb9acbdeca9e2bcbdbebdeebcbfbdbe)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606581506054 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606581506055 2020.11.28 11:38:26)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code ca9f9a9e9e9c96d9c9cbdb90cfcdcfcdc2c9c8c9cb)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606581506063 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606581506064 2020.11.28 11:38:26)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code ca9ece9ccd9dcadc97cbdf93cdcccfcc9fcdcecdca)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606581506069 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606581506070 2020.11.28 11:38:26)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code da8edd898f8d8fccd8dbcf8588df8cdcdfdc8fddde)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606581506075 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606581506076 2020.11.28 11:38:26)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code da8ede8bdd8ddacc8ddfcf83dddddedcd8df8cdcdf)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606581506083 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606581506084 2020.11.28 11:38:26)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code da8fda888e8d8dcc88d9ce808eddd8df8cdcdfdc8f)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000054 55 1921          1606581516158 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606581516159 2020.11.28 11:38:36)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 386a6b3e666f382e6f3d2d613f3f3c3e3a3d6e3e3d)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606581559282 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606581559283 2020.11.28 11:39:19)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code ada2a0faacfbfabaa8fbbff6f9abaeaaa9aba4abfb)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606581559295 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606581559296 2020.11.28 11:39:19)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code bdb3bbe9eceaeeabb7baaee6e8bbb8babfb8ebbbbb)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606581559305 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606581559306 2020.11.28 11:39:19)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code ccc3ce99c99a9adbc99cdd979fcac8cac5ca99cacb)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606581559314 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606581559315 2020.11.28 11:39:19)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code ccc3c1999998cedac0cbd89694cacac99acac5cac8)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606581559325 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606581559326 2020.11.28 11:39:19)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code dcd2d88dd98b8bca88d2c986d8dbd8dad9dbdedbdc)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606581559345 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606581559346 2020.11.28 11:39:19)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code ece3e9bfecbabdfaede8b9e3f9b6bceabfebe9eaedeabf)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606581559370 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606581559371 2020.11.28 11:39:19)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 0b04070d5d5f091d0d5a1351530d0f0e5d0d0e0c03)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606581559380 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606581559381 2020.11.28 11:39:19)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 1b151d1d4d4c4e0d1d1a0e444b1e4d1d1e1d4e1c1f)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606581559386 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606581559387 2020.11.28 11:39:19)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 1b151d1d4d4c4e0d1e1b0e421c181a1e4d1c1f1d19)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606581559394 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606581559395 2020.11.28 11:39:19)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 1b151d1d4d4c4e0d1e4e0e44481e4d1d1e1d4e1c1f)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606581559404 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606581559405 2020.11.28 11:39:19)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 2a252a2f737e283d2c7d38732d2c2f2c7f2d2e2c2f)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606581559413 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606581559414 2020.11.28 11:39:19)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 3a356b3e6e6c6629393b2b603f3d3f3d323938393b)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606581559422 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606581559423 2020.11.28 11:39:19)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 3a343f3c3d6d3a2c673b2f633d3c3f3c6f3d3e3d3a)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606581559428 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606581559429 2020.11.28 11:39:19)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 3a343c3e6f6d6f2c383b2f65683f6c3c3f3c6f3d3e)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606581559434 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606581559435 2020.11.28 11:39:19)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 49474c48161e495f1e4c5c104e4e4d4f4b4c1f4f4c)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606581559441 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606581559442 2020.11.28 11:39:19)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 4946484b451e1e5f1b4a5d131d4e4b4c1f4f4c4f1c)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 6871          1606581559466 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606581559467 2020.11.28 11:39:19)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 69676c6a363e697f34687c306e6f6c6f3c6e6d6e69)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1219          1606581772920 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606581772921 2020.11.28 11:42:52)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 36643833656061213360246d6230353132303f3060)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606581772935 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606581772936 2020.11.28 11:42:52)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 45164047451216534f42561e104340424740134343)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606581772946 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606581772947 2020.11.28 11:42:52)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 55075456060303425005440e065351535c53005352)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606581772955 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606581772956 2020.11.28 11:42:52)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 55075b56560157435952410f0d53535003535c5351)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606581772967 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606581772968 2020.11.28 11:42:52)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 6536626636323273316b703f616261636062676265)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3325          1606581772988 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606581772989 2020.11.28 11:42:52)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 84d6828ad3d2d5928580d18b91ded482d78381828582d7)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(134744072 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606581773015 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606581773016 2020.11.28 11:42:53)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 94c69a9b94c0968292c58ccecc929091c29291939c)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606581773026 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606581773027 2020.11.28 11:42:53)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code a3f0a7f5a4f4f6b5a5a2b6fcf3a6f5a5a6a5f6a4a7)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606581773032 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606581773033 2020.11.28 11:42:53)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code a3f0a7f5a4f4f6b5a6a3b6faa4a0a2a6f5a4a7a5a1)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606581773042 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606581773043 2020.11.28 11:42:53)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code b3e0b7e6b4e4e6a5b6e6a6ece0b6e5b5b6b5e6b4b7)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606581773053 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606581773054 2020.11.28 11:42:53)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code c290c096c896c0d5c495d09bc5c4c7c497c5c6c4c7)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606581773062 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606581773063 2020.11.28 11:42:53)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code c2909196c5949ed1c1c3d398c7c5c7c5cac1c0c1c3)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606581773072 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606581773073 2020.11.28 11:42:53)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code d281d5838685d2c48fd3c78bd5d4d7d487d5d6d5d2)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606581773078 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606581773079 2020.11.28 11:42:53)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code d281d681d48587c4d0d3c78d80d784d4d7d487d5d6)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606581773084 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606581773085 2020.11.28 11:42:53)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code e2b1e5b2b6b5e2f4b5e7f7bbe5e5e6e4e0e7b4e4e7)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606581773094 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606581773095 2020.11.28 11:42:53)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code e2b0e1b1e5b5b5f4b0e1f6b8b6e5e0e7b4e4e7e4b7)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606583313429 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606583313430 2020.11.28 12:08:33)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code d9dad88b858f8ecedc8fcb828ddfdadedddfd0df8f)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606583313443 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606583313444 2020.11.28 12:08:33)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code e9ebe3bae5bebaffe3eefab2bcefeceeebecbfefef)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606583313453 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606583313454 2020.11.28 12:08:33)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code e9eae7bab6bfbffeecb9f8b2baefedefe0efbcefee)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606583313464 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606583313465 2020.11.28 12:08:33)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code f9faf8a9f6adfbeff5feeda3a1fffffcaffff0fffd)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606583313476 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606583313477 2020.11.28 12:08:33)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 080a010d565f5f1e5c061d520c0f0c0e0d0f0a0f08)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 3324          1606583313499 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606583313500 2020.11.28 12:08:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 181b101f434e490e191c4d170d42481e4b1f1d1e191e4b)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
		(134744072 33686018)
		(33686018 50463234)
		(134744072 33751554)
		(134744072 50528770)
		(134744072 33686274)
		(134744072 50463490)
		(134744072 33751810)
		(134744072 50529026)
		(34080776 33686019)
		(134744072 50463235)
		(134744072 33751555)
		(134744072 50528771)
		(134744072 33686275)
		(33686018 50463491)
		(33686018 33751811)
		(33686018 50529027)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606583313524 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606583313525 2020.11.28 12:08:33)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 373437323463352131662f6d6f313332613132303f)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606583313534 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606583313535 2020.11.28 12:08:33)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 37353d333460622131362268673261313231623033)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606583313540 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606583313541 2020.11.28 12:08:33)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 47454d44441012514247521e404446421140434145)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606583313549 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606583313550 2020.11.28 12:08:33)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 47454d444410125142125218144211414241124043)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606583313559 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606583313560 2020.11.28 12:08:33)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 56555a54580254415001440f515053500351525053)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606583313568 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606583313569 2020.11.28 12:08:33)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 66653b6765303a756567773c636163616e65646567)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606583313577 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606583313578 2020.11.28 12:08:33)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 66646f65363166703b67733f616063603361626166)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606583313583 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606583313584 2020.11.28 12:08:33)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 66646c676431337064677339346330606360336162)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606583313589 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606583313590 2020.11.28 12:08:33)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 76747f74262176602173632f717172707473207073)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606583313596 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606583313597 2020.11.28 12:08:33)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 76757b77752121602475622c227174732070737023)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606583444994 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606583444995 2020.11.28 12:10:44)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code c4c79c91959293d3c192d69f90c2c7c3c0c2cdc292)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606583445008 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606583445009 2020.11.28 12:10:45)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code d4d68786d58387c2ded3c78f81d2d1d3d6d182d2d2)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606583445019 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606583445020 2020.11.28 12:10:45)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code d4d78386868282c3d184c58f87d2d0d2ddd281d2d3)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606583445029 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606583445030 2020.11.28 12:10:45)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code e3e0bbb0e6b7e1f5efe4f7b9bbe5e5e6b5e5eae5e7)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606583445040 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606583445041 2020.11.28 12:10:45)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code f3f1a2a0a6a4a4e5a7fde6a9f7f4f7f5f6f4f1f4f3)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606583445061 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606583445062 2020.11.28 12:10:45)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 02015104535453140306570d1758520451050704030451)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606583445088 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606583445089 2020.11.28 12:10:45)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 222179262476203424733a787a242627742427252a)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606583445098 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606583445099 2020.11.28 12:10:45)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 31336035346664273730246e613467373437643635)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606583445104 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606583445105 2020.11.28 12:10:45)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 313360353466642734312468363230346736353733)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606583445114 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606583445115 2020.11.28 12:10:45)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 41431042441614574414541e124417474447144645)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606583445124 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606583445125 2020.11.28 12:10:45)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 414216424815435647165318464744471446454744)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606583445135 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606583445136 2020.11.28 12:10:45)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 5152575355070d425250400b545654565952535250)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606583445145 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606583445146 2020.11.28 12:10:45)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 60623263363760763d617539676665663567646760)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606583445151 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606583445152 2020.11.28 12:10:45)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 60623161643735766261753f326536666566356764)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606583445157 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606583445158 2020.11.28 12:10:45)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 606232633637607637657539676764666265366665)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606583445167 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606583445168 2020.11.28 12:10:45)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 70732671752727662273642a247772752676757625)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606583651861 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606583651862 2020.11.28 12:14:11)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code cfc1c49acc9998d8ca99dd949bc9ccc8cbc9c6c999)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606583651876 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606583651877 2020.11.28 12:14:11)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code dfd0df8d8c888cc9d5d8cc848ad9dad8ddda89d9d9)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606583651886 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606583651887 2020.11.28 12:14:11)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code efe1ebbcefb9b9f8eabffeb4bce9ebe9e6e9bae9e8)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606583651896 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606583651897 2020.11.28 12:14:11)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code fef0f5aeadaafce8f2f9eaa4a6f8f8fba8f8f7f8fa)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606583651908 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606583651909 2020.11.28 12:14:11)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code fef1fcadfda9a9e8aaf0eba4faf9faf8fbf9fcf9fe)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606583651929 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606583651930 2020.11.28 12:14:11)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 1d131f1a1a4b4c0b1c19481208474d1b4e1a181b1c1b4e)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606583651956 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606583651957 2020.11.28 12:14:11)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 2d2327297d792f3b2b7c3577752b29287b2b282a25)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606583651966 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606583651967 2020.11.28 12:14:11)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 3d323d396d6a682b3b3c28626d386b3b383b683a39)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606583651972 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606583651973 2020.11.28 12:14:11)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 3d323d396d6a682b383d28643a3e3c386b3a393b3f)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606583651982 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606583651983 2020.11.28 12:14:11)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 4c434c4f1b1b195a491959131f491a4a494a194b48)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606583651994 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606583651995 2020.11.28 12:14:11)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 5c525a5e07085e4b5a0b4e055b5a595a095b585a59)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606583652004 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606583652005 2020.11.28 12:14:12)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 5c520b5e0a0a004f5f5d4d06595b595b545f5e5f5d)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606583652013 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606583652014 2020.11.28 12:14:12)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 6c636f6f693b6c7a316d79356b6a696a396b686b6c)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606583652019 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606583652020 2020.11.28 12:14:12)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 6c636c6d3b3b397a6e6d79333e693a6a696a396b68)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 1921          1606583652025 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606583652026 2020.11.28 12:14:12)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7b7478797f2c7b6d2c7e6e227c7c7f7d797e2d7d7e)
	(_ent
		(_time 1606539688244)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 53(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 53(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606583652033 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606583652034 2020.11.28 12:14:12)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 7b757c7a2c2c2c6d29786f212f7c797e2d7d7e7d2e)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606584617884 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606584617885 2020.11.28 12:30:17)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 5f5d565c5c0908485a094d040b595c585b59565909)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606584617897 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606584617898 2020.11.28 12:30:17)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 6e6d6c6e3e393d7864697d353b686b696c6b386868)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606584617908 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606584617909 2020.11.28 12:30:17)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 6e6c686e6d3838796b3e7f353d686a6867683b6869)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606584617917 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606584617918 2020.11.28 12:30:17)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 7e7c777f2d2a7c6872796a242678787b287877787a)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606584617928 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606584617929 2020.11.28 12:30:17)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 8d8e8d808fdada9bd98398d7898a898b888a8f8a8d)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606584617948 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606584617949 2020.11.28 12:30:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 9d9f9c929acbcc8b9c99c89288c7cd9bce9a989b9c9bce)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606584617973 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606584617974 2020.11.28 12:30:17)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code adafa4fafdf9afbbabfcb5f7f5aba9a8fbaba8aaa5)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606584617983 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606584617984 2020.11.28 12:30:17)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code bcbfbfe9ebebe9aababda9e3ecb9eabab9bae9bbb8)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606584617989 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606584617990 2020.11.28 12:30:17)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code bcbfbfe9ebebe9aab9bca9e5bbbfbdb9eabbb8babe)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606584617997 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606584617998 2020.11.28 12:30:17)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code cccfcf989b9b99dac999d9939fc99acac9ca99cbc8)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606584618007 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606584618008 2020.11.28 12:30:18)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code dcded98f8788decbda8bce85dbdad9da89dbd8dad9)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606584618017 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606584618018 2020.11.28 12:30:18)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code dcde888f8a8a80cfdfddcd86d9dbd9dbd4dfdedfdd)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606584618026 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606584618027 2020.11.28 12:30:18)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code ebe8ebbbefbcebfdb6eafeb2ecedeeedbeecefeceb)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606584618032 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606584618033 2020.11.28 12:30:18)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code ebe8e8b9bdbcbefde9eafeb4b9eebdedeeedbeecef)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1955          1606584618040 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606584618041 2020.11.28 12:30:18)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code fbf9ffabacacaceda9f8efa1affcf9feadfdfefdae)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000054 55 2046          1606584633064 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584633065 2020.11.28 12:30:33)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a2a2f0f6f6f5a2b4f5adb7fba5a5a6a4a0a7f4a4a7)
	(_ent
		(_time 1606584384464)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2046          1606584743231 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584743232 2020.11.28 12:32:23)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code fefbf7adfda9fee8a9feeba7f9f9faf8fcfba8f8fb)
	(_ent
		(_time 1606584719345)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2046          1606584747223 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584747224 2020.11.28 12:32:27)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9e9a97929dc99e88c99e8bc799999a989c9bc8989b)
	(_ent
		(_time 1606584719345)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2046          1606584756916 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584756917 2020.11.28 12:32:36)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 76742074262176602176632f717172707473207073)
	(_ent
		(_time 1606584719345)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 0))
			(_ext READ(3 6))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2346          1606584783520 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584783521 2020.11.28 12:33:03)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 67336064363067713067723e606063616562316162)
	(_ent
		(_time 1606584783518)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2373          1606584947591 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 38))
	(_version ve4)
	(_time 1606584947592 2020.11.28 12:35:47)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 46454e47161146501149531f414142404443104043)
	(_ent
		(_time 1606584947589)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 39(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 39(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 40(_arch)))
		(_file(_int results -2 0 41(_arch)))
		(_sig(_int instr_arr 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 43(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 43(_arch(_uni))))
		(_sig(_int base_clock -1 0 44(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 45(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 46(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 47(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 55(_prcs 0)))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606587049693 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606587049694 2020.11.28 13:10:49)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code a3a0f8f4f5f5f4b4a6f5b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606587049709 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606587049710 2020.11.28 13:10:49)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code b3b1e3e7b5e4e0a5b9b4a0e8e6b5b6b4b1b6e5b5b5)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606587049719 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606587049720 2020.11.28 13:10:49)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code b3b0e7e7e6e5e5a4b6e3a2e8e0b5b7b5bab5e6b5b4)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606587049730 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606587049731 2020.11.28 13:10:49)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code c2c19997c696c0d4cec5d6989ac4c4c794c4cbc4c6)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606587049741 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606587049742 2020.11.28 13:10:49)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code d2d08083868585c486dcc788d6d5d6d4d7d5d0d5d2)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606587049762 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606587049763 2020.11.28 13:10:49)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code e2e1b1b1b3b4b3f4e3e6b7edf7b8b2e4b1e5e7e4e3e4b1)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606587049789 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606587049790 2020.11.28 13:10:49)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 01025b07045503170750195b590705045707040609)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606587049799 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606587049800 2020.11.28 13:10:49)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 01035106045654170700145e510457070407540605)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606587049805 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606587049806 2020.11.28 13:10:49)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 101240161447450615100549171311154617141612)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606587049814 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606587049815 2020.11.28 13:10:49)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 10124016144745061545054f431546161516451714)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606587049825 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606587049826 2020.11.28 13:10:49)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 202376252874223726773279272625267527242625)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606587049835 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606587049836 2020.11.28 13:10:49)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 3033373435666c233331216a353735373833323331)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606587049845 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606587049846 2020.11.28 13:10:49)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code 30326336666730266d312569373635366537343730)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606587049851 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606587049852 2020.11.28 13:10:49)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code 3f3d6f3b6d686a293d3e2a606d3a69393a396a383b)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1955          1606587049861 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606587049862 2020.11.28 13:10:49)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 3f3c683a6c6868296d3c2b656b383d3a69393a396a)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606587073645 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606587073646 2020.11.28 13:11:13)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 34603431656263233162266f6032373330323d3262)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606587073662 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606587073663 2020.11.28 13:11:13)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 44114f46451317524e43571f114241434641124242)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606587073672 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606587073673 2020.11.28 13:11:13)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 44104b46161212534114551f174240424d42114243)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606587073681 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606587073682 2020.11.28 13:11:13)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 53075350560751455f5447090b55555605555a5557)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606587073692 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606587073693 2020.11.28 13:11:13)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 53065a5306040445075d4609575457555654515453)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606587073711 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606587073712 2020.11.28 13:11:13)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 73277b72232522657277267c6629237520747675727520)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606587073736 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606587073737 2020.11.28 13:11:13)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 82d6828c84d6809484d39ad8da848687d48487858a)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606587073746 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606587073747 2020.11.28 13:11:13)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 92c7989c94c5c784949387cdc297c4949794c79596)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606587073752 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606587073753 2020.11.28 13:11:13)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 92c7989c94c5c784979287cb95919397c495969490)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606587073760 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606587073761 2020.11.28 13:11:13)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code a2f7a8f4a4f5f7b4a7f7b7fdf1a7f4a4a7a4f7a5a6)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606587073770 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606587073771 2020.11.28 13:11:13)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code b1e5bde4b8e5b3a6b7e6a3e8b6b7b4b7e4b6b5b7b4)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606587073779 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606587073780 2020.11.28 13:11:13)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code b1e5ece4b5e7eda2b2b0a0ebb4b6b4b6b9b2b3b2b0)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606587073788 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606587073789 2020.11.28 13:11:13)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code c194c8979696c1d79cc0d498c6c7c4c794c6c5c6c1)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606587073794 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606587073795 2020.11.28 13:11:13)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code c194cb95c49694d7c3c0d49e93c497c7c4c794c6c5)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1955          1606587073802 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606587073803 2020.11.28 13:11:13)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code c195cc94c59696d793c2d59b95c6c3c497c7c4c794)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000054 55 2979          1606587427869 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587427870 2020.11.28 13:17:07)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code dfdadf8edf88dfc98fd8ca86d8d8dbd9ddda89d9da)
	(_ent
		(_time 1606587120413)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 55(_int(-1))))
		(_sig(_alias instr_input 4 0 55(_prcs 0(5()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1953721929 1952675186 544108393 1970302537 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 2979          1606587458257 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587458258 2020.11.28 13:17:38)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9698919ac6c19680c69083cf919192909493c09093)
	(_ent
		(_time 1606587120413)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 55(_int(-1))))
		(_sig(_alias instr_input 4 0 55(_prcs 0(5()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1953721929 1952675186 544108393 1970302537 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3017          1606587482594 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587482595 2020.11.28 13:18:02)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9ecf98929dc99e88ce9a8bc799999a989c9bc8989b)
	(_ent
		(_time 1606587120413)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 55(_int(-1))))
		(_sig(_alias instr_input 4 0 55(_prcs 0(5()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3345          1606587593901 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587593902 2020.11.28 13:19:53)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6e38676d6d396e783e387b3769696a686c6b38686b)
	(_ent
		(_time 1606587120413)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_in>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3345          1606587671501 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587671502 2020.11.28 13:21:11)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 88db8085d6df889ed8de9dd18f8f8c8e8a8dde8e8d)
	(_ent
		(_time 1606587671499)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_in>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3345          1606587808733 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587808734 2020.11.28 13:23:28)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9acb9a969dcd9a8ccacc8fc39d9d9e9c989fcc9c9f)
	(_ent
		(_time 1606587671498)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_in>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3318          1606587847069 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587847070 2020.11.28 13:24:07)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 626d6461363562743234773b656566646067346467)
	(_ent
		(_time 1606587671498)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606587864992 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606587864993 2020.11.28 13:24:24)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 64313e64353233736132763f3062676360626d6232)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606587865005 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606587865006 2020.11.28 13:24:25)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 74202575752327627e73672f217271737671227272)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606587865015 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606587865016 2020.11.28 13:24:25)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 74212175262222637124652f277270727d72217273)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606587865024 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606587865025 2020.11.28 13:24:25)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 83d6d98d86d781958f8497d9db858586d5858a8587)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606587865035 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606587865036 2020.11.28 13:24:25)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 83d7d08ed6d4d495d78d96d9878487858684818483)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606587865054 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606587865055 2020.11.28 13:24:25)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a2f7f0f5f3f4f3b4a3a6f7adb7f8f2a4f1a5a7a4a3a4f1)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606587865079 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606587865080 2020.11.28 13:24:25)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code b2e7e8e6b4e6b0a4b4e3aae8eab4b6b7e4b4b7b5ba)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606587865088 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606587865089 2020.11.28 13:24:25)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code c2969296c49597d4c4c3d79d92c794c4c7c497c5c6)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606587865094 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606587865095 2020.11.28 13:24:25)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code c2969296c49597d4c7c2d79bc5c1c3c794c5c6c4c0)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606587865102 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606587865103 2020.11.28 13:24:25)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code d1858182d48684c7d484c48e82d487d7d4d784d6d5)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606587865112 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606587865113 2020.11.28 13:24:25)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code d1848782d885d3c6d786c388d6d7d4d784d6d5d7d4)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606587865121 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606587865122 2020.11.28 13:24:25)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code e1b4e6b3e5b7bdf2e2e0f0bbe4e6e4e6e9e2e3e2e0)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606587865132 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606587865133 2020.11.28 13:24:25)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code f1a5a2a2a6a6f1e7acf0e4a8f6f7f4f7a4f6f5f6f1)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606587865138 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606587865139 2020.11.28 13:24:25)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code f1a5a1a0f4a6a4e7f3f0e4aea3f4a7f7f4f7a4f6f5)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1955          1606587865146 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606587865147 2020.11.28 13:24:25)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code f1a4a6a1f5a6a6e7a3f2e5aba5f6f3f4a7f7f4f7a4)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000051 55 1219          1606587871339 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606587871340 2020.11.28 13:24:31)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 2c7f20282a7a7b3b297a3e77782a2f2b282a252a7a)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606587871352 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606587871353 2020.11.28 13:24:31)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 3b693c3e6c6c682d313c28606e3d3e3c393e6d3d3d)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606587871362 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606587871363 2020.11.28 13:24:31)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 3b68383e3f6d6d2c3e6b2a60683d3f3d323d6e3d3c)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606587871372 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606587871373 2020.11.28 13:24:31)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 4b1847491f1f495d474c5f11134d4d4e1d4d424d4f)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606587871384 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606587871385 2020.11.28 13:24:31)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 5b095e5b5f0c0c4d0f554e015f5c5f5d5e5c595c5b)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606587871403 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606587871404 2020.11.28 13:24:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a396e6a683c3b7c6b6e3f657f303a6c396d6f6c6b6c39)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606587871429 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606587871430 2020.11.28 13:24:31)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 89da858784dd8b9f8fd891d3d18f8d8cdf8f8c8e81)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606587871438 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606587871439 2020.11.28 13:24:31)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 89db8f8684dedc9f8f889cd6d98cdf8f8c8fdc8e8d)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606587871444 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606587871445 2020.11.28 13:24:31)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 99cb9f9794cecc8f9c998cc09e9a989ccf9e9d9f9b)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606587871453 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606587871454 2020.11.28 13:24:31)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 99cb9f9794cecc8f9ccc8cc6ca9ccf9f9c9fcc9e9d)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606587871462 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606587871463 2020.11.28 13:24:31)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code a9faa9ffa8fdabbeaffebbf0aeafacaffcaeadafac)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606587871471 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606587871472 2020.11.28 13:24:31)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code a9faf8ffa5fff5baaaa8b8f3acaeacaea1aaabaaa8)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606587871480 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606587871481 2020.11.28 13:24:31)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code b8eabdefe6efb8aee5b9ade1bfbebdbeedbfbcbfb8)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606587871486 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606587871487 2020.11.28 13:24:31)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code b8eabeedb4efedaebab9ade7eabdeebebdbeedbfbc)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1955          1606587871494 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606587871495 2020.11.28 13:24:31)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code c89bc99dc59f9fde9acbdc929ccfcacd9ececdce9d)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000054 55 3318          1606587889508 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587889509 2020.11.28 13:24:49)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 282d7b2f767f283e787e3d712f2f2c2e2a2d7e2e2d)
	(_ent
		(_time 1606587889506)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3318          1606587971193 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606587971194 2020.11.28 13:26:11)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3f3e6d393f683f296f692a6638383b393d3a69393a)
	(_ent
		(_time 1606587971191)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3318          1606588038950 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588038951 2020.11.28 13:27:18)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code e5e5e6b5b6b2e5f3b5b3f0bce2e2e1e3e7e0b3e3e0)
	(_ent
		(_time 1606587971190)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3372          1606588056609 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588056610 2020.11.28 13:27:36)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code dd88d58cdf8addcb8d88c884dadad9dbdfd88bdbd8)
	(_ent
		(_time 1606587971190)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_sig(_alias instruction_out 3 0 57(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(8()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(7)(9)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3316          1606588098008 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588098009 2020.11.28 13:28:18)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9c9ecd9099cb9c8accc989c59b9b989a9e99ca9a99)
	(_ent
		(_time 1606587971190)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3316          1606588192559 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588192560 2020.11.28 13:29:52)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code eebabcbeedb9eef8bebbfbb7e9e9eae8ecebb8e8eb)
	(_ent
		(_time 1606588192557)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 1219          1606588293540 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606588293541 2020.11.28 13:31:33)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 67646867353130706231753c3361646063616e6131)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000051 55 1530          1606588293554 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606588293555 2020.11.28 13:31:33)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 76747277752125607c71652d237073717473207070)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000056 55 998           1606588293563 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606588293564 2020.11.28 13:31:33)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 76757677262020617326672d257072707f70237071)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
I 000046 55 2034          1606588293573 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606588293574 2020.11.28 13:31:33)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 8685898886d284908a8192dcde808083d0808f8082)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
I 000050 55 1235          1606588293585 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606588293586 2020.11.28 13:31:33)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 9694909ac6c1c180c29883cc929192909391949196)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606588293604 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606588293605 2020.11.28 13:31:33)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a5a6a2f2f3f3f4b3a4a1f0aab0fff5a3f6a2a0a3a4a3f6)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
I 000051 55 2613          1606588293630 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606588293631 2020.11.28 13:31:33)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code c5c6ca90c491c7d3c394dd9f9dc3c1c093c3c0c2cd)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
I 000052 55 1176          1606588293639 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606588293640 2020.11.28 13:31:33)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code c5c7c091c49290d3c3c4d09a95c093c3c0c390c2c1)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 1428          1606588293645 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606588293646 2020.11.28 13:31:33)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code c5c7c091c49290d3c0c5d09cc2c6c4c093c2c1c3c7)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
I 000056 55 3266          1606588293654 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606588293655 2020.11.28 13:31:33)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code d4d6d187d48381c2d181c18b87d182d2d1d281d3d0)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
I 000051 55 1081          1606588293664 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606588293665 2020.11.28 13:31:33)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code e4e7e7b6e8b0e6f3e2b3f6bde3e2e1e2b1e3e0e2e1)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
I 000046 55 729           1606588293673 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606588293674 2020.11.28 13:31:33)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code e4e7b6b6e5b2b8f7e7e5f5bee1e3e1e3ece7e6e7e5)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
I 000051 55 6871          1606588293682 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606588293683 2020.11.28 13:31:33)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code f3f1f5a0a6a4f3e5aef2e6aaf4f5f6f5a6f4f7f4f3)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 3456          1606588293688 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606588293689 2020.11.28 13:31:33)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code f3f1f6a2f4a4a6e5f1f2e6aca1f6a5f5f6f5a6f4f7)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 3307          1606588293915 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588293916 2020.11.28 13:31:33)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code dedcd98fdd89dec88e8bcb87d9d9dad8dcdb88d8db)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.UUT.stage1.s1_instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.s1_instr_input>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000053 55 1955          1606588294241 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606588294242 2020.11.28 13:31:34)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 26252b22257171307425327c722124237020232073)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
I 000054 55 3171          1606588477556 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588477557 2020.11.28 13:34:37)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 36333330666136206663236f313132303433603033)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_sig(_alias instruction_in 3 0 58(_prcs 0(5()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3348          1606588661430 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588661431 2020.11.28 13:37:41)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 79287a7b262e796f292c6c207e7e7d7f7b7c2f7f7c)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3348          1606588695392 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588695393 2020.11.28 13:38:15)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1b1b131f1f4c1b0d4b4e0e421c1c1f1d191e4d1d1e)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb.UUT.stage1.instruction_fetch.instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 58(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 5 0 58(_int(-1))))
		(_sig(_alias instruction_in 5 0 58(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3175          1606588708264 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588708265 2020.11.28 13:38:28)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 66303765363166703633733f616162606463306063)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 49(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 47(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 3 0 47(_int(-1))))
		(_sig(_alias instruction_out 3 0 47(_arch(5()))))
		(_var(_int text_line -4 0 53(_prcs 0)))
		(_var(_int mmu_out -4 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 55(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 4 0 55(_prcs 0)))
		(_sig(_alias instruction_in 3 0 58(_prcs 0(5()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 52(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3353          1606588787915 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588787916 2020.11.28 13:39:47)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8edc8f838dd98e98ded89bd789898a888c8bd8888b)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_in>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3356          1606588806863 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588806864 2020.11.28 13:40:06)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8782d58ad6d08791d7d192de808083818582d18182)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 116)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3514          1606588986228 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606588986229 2020.11.28 13:43:06)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 36643e30666136206662236f313132303433603033)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3874          1606589149313 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606589149314 2020.11.28 13:45:49)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3c3d393a396b3c2a6c6e29653b3b383a3e396a3a39)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.instr_input>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3941          1606589180688 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606589180689 2020.11.28 13:46:20)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code cb989d9dcf9ccbdd9acfde92cccccfcdc9ce9dcdce)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.instr_input>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 3911          1606589254475 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606589254476 2020.11.28 13:47:34)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 101710144647100641140549171714161215461615)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.s1_instr_input>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.s1_instr_out>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.instr_input>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 6272          1606589748452 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606589748453 2020.11.28 13:55:48)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a1aea8f5f6f6a1b7f0f0b4f8a6a6a5a7a3a4f7a7a4)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.insrs3r_in>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_shift_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~21 16 0 70(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 16 0 70(_prcs 0(31()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 7004          1606589847369 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606589847370 2020.11.28 13:57:27)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0b0c580e0f5c0b1d58051e520c0c0f0d090e5d0d0e)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.insrs3r_in>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_shift_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~21 16 0 70(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 16 0 70(_prcs 0(31()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 12938         1606590451233 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606590451234 2020.11.28 14:07:31)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code dedddc8fdd89dec8838acb87d9d9dad8dcdb88d8db)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.insrs3r_in>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_shift_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~21 16 0 70(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 16 0 70(_prcs 0(31()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 73(_int(-1))))
		(_sig(_alias reg_write_in -1 0 73(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1323 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 17 0 74(_int(-1))))
		(_sig(_alias bit23_24_in 17 0 74(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1325 0 75(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 18 0 75(_int(-1))))
		(_sig(_alias rs1_in 18 0 75(_prcs 0(37()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 19 0 76(_int(-1))))
		(_sig(_alias rs2_in 19 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 77(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 20 0 77(_int(-1))))
		(_sig(_alias rs3_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in_val 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1333 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in_val 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1335 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in_val 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1337 0 81(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 24 0 81(_int(-1))))
		(_sig(_alias immediate_in 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 82(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 25 0 82(_int(-1))))
		(_sig(_alias loadindex_in 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 83(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 26 0 83(_int(-1))))
		(_sig(_alias shift_val_in 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1343 0 84(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 27 0 84(_int(-1))))
		(_sig(_alias rd_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 28 0 85(_int(-1))))
		(_sig(_alias command_bits_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1345 0 86(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 29 0 86(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 29 0 86(_prcs 0(59()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 88(_int(-1))))
		(_sig(_alias reg_write_out -1 0 88(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 89(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 30 0 89(_int(-1))))
		(_sig(_alias bit23_24_out 30 0 89(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1349 0 90(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 31 0 90(_int(-1))))
		(_sig(_alias rs1_out 31 0 90(_prcs 0(65()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1351 0 91(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 32 0 91(_int(-1))))
		(_sig(_alias rs2_out 32 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 33 0 92(_int(-1))))
		(_sig(_alias rs3_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1355 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out_val 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1357 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out_val 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1359 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out_val 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1361 0 96(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 37 0 96(_int(-1))))
		(_sig(_alias immediate_out 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1363 0 97(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 38 0 97(_int(-1))))
		(_sig(_alias loadindex_out 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1365 0 98(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 39 0 98(_int(-1))))
		(_sig(_alias shift_val_out 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1367 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 40 0 99(_int(-1))))
		(_sig(_alias rd_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1369 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 41 0 100(_int(-1))))
		(_sig(_alias command_bits_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1371 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 42 0 101(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 42 0 101(_prcs 0(87()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1027423549 1027423549 1027423549 540884285 1163871305 1329995864 1146241367 742870601 1431060768 1027423520 1027423549 1027423549 1027423549)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 14909         1606590750881 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606590750882 2020.11.28 14:12:30)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 67346264363067716769723e606063616562316162)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.insrs3r_in>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 69(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_shift_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 70(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~21 16 0 70(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 16 0 70(_prcs 0(31()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 73(_int(-1))))
		(_sig(_alias reg_write_in -1 0 73(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1323 0 74(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 17 0 74(_int(-1))))
		(_sig(_alias bit23_24_in 17 0 74(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1325 0 75(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 18 0 75(_int(-1))))
		(_sig(_alias rs1_in 18 0 75(_prcs 0(37()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 76(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 19 0 76(_int(-1))))
		(_sig(_alias rs2_in 19 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 77(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 20 0 77(_int(-1))))
		(_sig(_alias rs3_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in_val 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1333 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in_val 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1335 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in_val 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1337 0 81(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 24 0 81(_int(-1))))
		(_sig(_alias immediate_in 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1339 0 82(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 25 0 82(_int(-1))))
		(_sig(_alias loadindex_in 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1341 0 83(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 26 0 83(_int(-1))))
		(_sig(_alias shift_val_in 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1343 0 84(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 27 0 84(_int(-1))))
		(_sig(_alias rd_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 85(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 28 0 85(_int(-1))))
		(_sig(_alias command_bits_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1345 0 86(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 29 0 86(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 29 0 86(_prcs 0(59()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 88(_int(-1))))
		(_sig(_alias reg_write_out -1 0 88(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1347 0 89(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 30 0 89(_int(-1))))
		(_sig(_alias bit23_24_out 30 0 89(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1349 0 90(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 31 0 90(_int(-1))))
		(_sig(_alias rs1_out 31 0 90(_prcs 0(65()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1351 0 91(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 32 0 91(_int(-1))))
		(_sig(_alias rs2_out 32 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1353 0 92(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 33 0 92(_int(-1))))
		(_sig(_alias rs3_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1355 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out_val 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1357 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out_val 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1359 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out_val 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1361 0 96(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 37 0 96(_int(-1))))
		(_sig(_alias immediate_out 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1363 0 97(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 38 0 97(_int(-1))))
		(_sig(_alias loadindex_out 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1365 0 98(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 39 0 98(_int(-1))))
		(_sig(_alias shift_val_out 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1367 0 99(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 40 0 99(_int(-1))))
		(_sig(_alias rd_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1369 0 100(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 41 0 100(_int(-1))))
		(_sig(_alias command_bits_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1371 0 101(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 42 0 101(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 42 0 101(_prcs 0(87()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1163871305 1329995864 1146241367 742870601 1431060768 1027423520 1027423549 1027423549 1027423549)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1914712691 2002741093 1702127986 544106847 1970302537 8308)
		(1646277235 858944617 1597256287 1226862185 1953853550 32)
		(1914712691 1767846259 1850286190 544503152)
		(1914712691 1767846515 1850286190 544503152)
		(1914712691 1767846771 1850286190 544503152)
		(1914712691 1767846259 1635147630 1850286188 544503152)
		(1914712691 1767846515 1635147630 1850286188 544503152)
		(1914712691 1767846771 1635147630 1850286188 544503152)
		(1763717747 1684368749 1702125929 544106847 1970302537 8308)
		(1814049395 1768186223 2019910766 544106847 1970302537 8308)
		(1931489907 1952868712 1818326623 544106847 1970302537 8308)
		(1914712691 1852399460 1886275872 2126965)
		(1663054451 1634561391 1650418798 1601401961 1226862185 1953853550 32)
		(1814049395 1634951017 1600219231 1937008994 544106847 1970302537 8308)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1914712691 2002741093 1702127986 1953853279 1953845024 544503152)
		(1646277235 858944617 1597256287 544503151 1886680399 2126965)
		(1914712691 1868509555 1327527029 1970304117 8308)
		(1914712691 1868509811 1327527029 1970304117 8308)
		(1914712691 1868510067 1327527029 1970304117 8308)
		(1914712691 1868509555 1985967221 1327524961 1970304117 8308)
		(1914712691 1868509811 1985967221 1327524961 1970304117 8308)
		(1914712691 1868510067 1985967221 1327524961 1970304117 8308)
		(1763717747 1684368749 1702125929 1953853279 1953845024 544503152)
		(1814049395 1768186223 2019910766 1953853279 1953845024 544503152)
		(1931489907 1952868712 1818326623 1953853279 1953845024 544503152)
		(1914712691 1970233188 1968119924 1953853556 32)
		(1663054451 1634561391 1650418798 1601401961 544503151 1886680399 2126965)
		(1814049395 1634951017 1600219231 1937008994 1953853279 1953845024 544503152)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17313         1606591902360 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606591902361 2020.11.28 14:31:42)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 53525453060453455106460a545457555156055556)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 65(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1318 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1322 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~25 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1327 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1329 0 78(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1333 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1335 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1337 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1339 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1341 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1343 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1345 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1347 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1349 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1353 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1355 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1357 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1359 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1361 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1363 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1365 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1367 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1369 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1371 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1373 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1375 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1377 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1379 0 108(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1381 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1163871305 1025515608 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1096045373 857752903 1464813088 1229214273 539772750 542460993 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000051 55 6871          1606592069433 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606592069434 2020.11.28 14:34:29)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code f9a8faaaa6aef9efa4f8eca0fefffcffacfefdfef9)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 17588         1606592144757 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592144758 2020.11.28 14:35:44)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3a3c6b3c3d6d3a2c38682f633d3d3e3c383f6c3c3f)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>>~23 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1325 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1327 0 78(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1333 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1335 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1337 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1339 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1341 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1343 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1345 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1347 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1349 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1351 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1353 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1355 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1357 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1359 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1361 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1363 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1365 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1367 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1369 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1371 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1373 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1375 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1377 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1379 0 108(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1381 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17590         1606592206194 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592206195 2020.11.28 14:36:46)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 37306631666037213565226e303033313532613132)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1326 0 78(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1352 0 93(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1378 0 108(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17590         1606592269086 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592269087 2020.11.28 14:37:49)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code e2b3b4b2b6b5e2f4e0b0f7bbe5e5e6e4e0e7b4e4e7)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1378 0 108(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17594         1606592289979 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592289980 2020.11.28 14:38:09)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7c7e7d7e792b7c6a7e2e69257b7b787a7e792a7a79)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17606         1606592330710 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592330711 2020.11.28 14:38:50)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9bca9b979fcc9b8d99c98ec29c9c9f9d999ecd9d9e)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_out_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_out_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_out_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17606         1606592427815 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592427816 2020.11.28 14:40:27)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code f0f1a2a3a6a7f0e6f2a2e5a9f7f7f4f6f2f5a6f6f5)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs1_out_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs2_out_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.rs3_out_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17600         1606592477598 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592477599 2020.11.28 14:41:17)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 65603066363265736737703c626261636760336360)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680431 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027423603)
		(1953721929 1952675186 544108393 1970302537 539828340 1936287860 1818851104 1700929644 1852793632 1851880563 1935745140 1702257952 1752463730 543649385 544432488 1768843622 1684367475 1634692128 1735289188)
		(1329413437 1970304117 1027437428 61)
		(1953721929 1952675186 544108393 1886680399 29813)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 32)
		(1918841459 1920427877 1600484457 544503151 1886680399 29813)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 29813)
		(1918841459 1970233188 1968119924 1953853556)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 116)
		(1918841459 1868509811 1327527029 1970304117 116)
		(1918841459 1868510067 1327527029 1970304117 116)
		(1918841459 1985950067 1868524641 1327527029 1970304117 116)
		(1918841459 1985950323 1868524641 1327527029 1970304117 116)
		(1918841459 1985950579 1868524641 1327527029 1970304117 116)
		(1935618675 1952868712 1818326623 1953853279 1953845024 7632240)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 29813)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1145643123 1029195103 15677)
		(1734701600 1769109343 1767859572 1850286190 544503152)
		(1953063456 845099826 1852399412 1886275872 2126965)
		(829649440 544106847 1970302537 8308)
		(846426656 544106847 1970302537 8308)
		(863203872 544106847 1970302537 8308)
		(829649440 1601071455 543973750 1970302537 8308)
		(846426656 1601071455 543973750 1970302537 8308)
		(863203872 1601071455 543973750 1970302537 8308)
		(1835886880 1634296933 1767859572 1850286190 544503152)
		(1634692128 1684957540 1767864421 1850286190 544503152)
		(1768452896 1985967206 1767861345 1850286190 544503152)
		(1600418336 1226862185 1953853550 32)
		(1836016416 1684955501 1953063519 1852399475 1886275872 2126965)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152)
		(1329413437 1431327829 1145643092 542655839 4013373)
		(1734701600 1769109343 1868522868 1327527029 1970304117 8308)
		(1953063456 845099826 1970233140 1968119924 1953853556 32)
		(829649440 1953853279 1953845024 544503152)
		(846426656 1953853279 1953845024 544503152)
		(863203872 1953853279 1953845024 544503152)
		(829649440 1953853279 1818326623 1953845024 544503152)
		(846426656 1953853279 1818326623 1953845024 544503152)
		(863203872 1953853279 1818326623 1953845024 544503152)
		(1835886880 1634296933 1868522868 1327527029 1970304117 8308)
		(1634692128 1684957540 1868527717 1327527029 1970304117 8308)
		(1768452896 1985967206 1868524641 1327527029 1970304117 8308)
		(1600418336 544503151 1886680399 2126965)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 32)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 8308)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1414876960 1398035792 1163018528 1347307808 542331989 1163019592 1330847788 1347307808 542331989 541413953 542396238 1128616019 1162430025 1480925252 1414546755 1380927008 1162368032 1162759968 1329799251 1196312909 1330791968 1480925261 742545247 1280200480 1431248985 1414877268 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 861085811 1464813088 1229214273 1025525582 15677)
		(1936024608 1701994356 1850286183 544503152)
		(1735357472 2003135591 1850286178 544503152)
		(1228750141 1953853550 861085811 1481985312 1027423520)
		(1769109280 1985963380 1226861665 1953853550 32)
		(1329413437 1431327829 1092637524 538989900 4013373)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1431326281 21332)
		(1936024608 1701994356 1968119911 1953853556 32)
		(1735357472 2003135591 1968119906 1953853556 32)
		(1769109280 1985963380 1327524961 1970304117 8308)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 17760         1606592551457 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592551458 2020.11.28 14:42:31)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code e9eabcb9b6bee9ffebbbfcb0eeeeedefebecbfefec)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(68)(70)(72)(74)(76)(78)(80)(82)(84)(86)(88)(90)(92)(94)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 773878901 7633012)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027437344 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1030955124 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 544503152)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1163871305 1027416152 61)
		(1228750141 1953853550 1226863392 1480941380 4013373)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1329413437 1970304117 1226842228 1480941380 1027423520)
		(1734701600 1769109343 1868522868 1327527029 1970304117 2105460)
		(1953063456 845099826 1970233140 1968119924 1953853556 8224)
		(829649440 1953853279 1953845024 544503152 32)
		(846426656 1953853279 1953845024 544503152 32)
		(863203872 1953853279 1953845024 544503152 32)
		(829649440 1953853279 1818326623 1953845024 544503152 32)
		(846426656 1953853279 1818326623 1953845024 544503152 32)
		(863203872 1953853279 1818326623 1953845024 544503152 32)
		(1835886880 1634296933 1868522868 1327527029 1970304117 2105460)
		(1634692128 1684957540 1868527717 1327527029 1970304117 2105460)
		(1768452896 1985967206 1868524641 1327527029 1970304117 2105460)
		(1600418336 544503151 1886680399 538997877)
		(1836016416 1684955501 1953063519 1970233203 1968119924 1953853556 8224)
		(1600744480 1751081331 1768054625 1868526452 1327527029 1970304117 2105460)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 544503152 1379999827 1850286149 544503152 1162354771 539772242 1226854227 1953853550 1092637472 1310737746 1394627663 1229145424 1145391430 1129858336 542396485 542265158 541411412 1397050959 1297040160 541544009 1297044038 1599620384 539771479 1498173007 1953845024 544503152 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 1394635552 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394635552 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 542318708 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 5447796)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 16735         1606592962260 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606592962261 2020.11.28 14:49:22)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9698959ac6c1968096c783cf919192909493c09093)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 773878901 7633012)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027437344 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1030955124 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 544503152)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 544503152 1379999827 1850286149 544503152 1162354771 539772242 1226854227 1953853550 1092637472 1310737746 1394627663 1229145424 1145391430 1129858336 542396485 542265158 541411412 1397050959 1297040160 541544009 1297044038 1599620384 539771479 1498173007 1953845024 544503152 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 1394635552 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394635552 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 542318708 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 5447796)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 16875         1606593057503 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606593057504 2020.11.28 14:50:57)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code a8afaffcf6ffa8bea8f9bdf1afafacaeaaadfeaead)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 773878901 7633012)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027437344 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1030955124 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 544503152)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 544503152 1379999827 1850286149 544503152 1162354771 539772242 1226854227 1953853550 1092637472 1310737746 1394627663 1229145424 1145391430 1129858336 542396485 542265158 541411412 1397050959 1297040160 541544009 1297044038 1599620384 539771479 1498173007 1953845024 544503152 1379999827 1347625029 1179206469 541345097 542265158 1195463763 3350597)
		(1228750141 1953853550 1394635552 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394635552 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 542318708 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 5447796)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
I 000054 55 16928         1606593166151 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606593166152 2020.11.28 14:52:46)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 085d080d565f081e090e1d510f0f0c0e0a0d5e0e0d)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__250(_arch 1 0 250(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 773878901 7633012)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027437344 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1030955124 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 1394635893 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394635552 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394635552 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 542318708 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 5447796)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16927         1606593466415 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606593466416 2020.11.28 14:57:46)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code f2f1f6a1a6a5f2e4f3f4e7abf5f5f6f4f0f7a4f4f7)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__250(_arch 1 0 250(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 773878901 7633012)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16926         1606593663962 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606593663963 2020.11.28 15:01:03)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9d9e95919fca9d8b9c9b88c49a9a999b9f98cb9b98)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__250(_arch 1 0 250(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16926         1606593722212 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606593722213 2020.11.28 15:02:02)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 27227420767027312622327e202023212522712122)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__251(_arch 1 0 251(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 1869770847 1835102823 2020879922 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16915         1606594570223 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606594570224 2020.11.28 15:16:10)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code b6b0e5e1e6e1b6a0b7b3a3efb1b1b2b0b4b3e0b0b3)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__251(_arch 1 0 251(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1601008481 1970302569 2020879988 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16915         1606595192145 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606595192146 2020.11.28 15:26:32)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1816491c464f180e191d0d411f1f1c1e1a1d4e1e1d)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 2))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
			(line__251(_arch 1 0 251(_procedure_call(_mon))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1601008481 1970302569 2020879988 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 3 -1)
)
I 000054 55 16861         1606595347575 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606595347576 2020.11.28 15:29:07)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 36673f30666136203733236f313132303433603033)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1601008481 1970302569 2020879988 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
V 000051 55 1219          1606673076338 behavorial
(_unit VHDL(instruction_buffer 0 30(behavorial 0 41))
	(_version ve4)
	(_time 1606673076339 2020.11.29 13:04:36)
	(_source(\../src/Instruction_Buffer.vhd\))
	(_parameters tan)
	(_code 1d1b151a1c4b4a0a184b0f46491b1e1a191b141b4b)
	(_ent
		(_time 1606440125057)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 32(_array -1((_dto i 5 i 0)))))
		(_port(_int instr_index 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_out 1 0 33(_ent(_out))))
		(_port(_int instr_input 1 0 34(_ent(_in))))
		(_port(_int fetch -1 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_type(_int buffer_unique 0 42(_array 2((_dto i 63 i 0)))))
		(_var(_int buffer_var 3 0 45(_prcs 0)))
		(_prcs
			(instruction_fetch(_arch 0 0 44(_prcs(_simple)(_trgt(1))(_sens(0)(2)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
V 000051 55 1530          1606673076356 behavorial
(_unit VHDL(register_file 0 29(behavorial 0 47))
	(_version ve4)
	(_time 1606673076357 2020.11.29 13:04:36)
	(_source(\../src/Register_File.vhd\))
	(_parameters tan)
	(_code 2c2b2f287a7b7f3a262b3f77792a292b2e297a2a2a)
	(_ent
		(_time 1606433808716)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int writeData 0 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int writeRegister 1 0 33(_ent(_in))))
		(_port(_int regWrite -1 0 34(_ent(_in))))
		(_port(_int reg_1 1 0 35(_ent(_in))))
		(_port(_int reg_2 1 0 36(_ent(_in))))
		(_port(_int reg_3 1 0 37(_ent(_in))))
		(_port(_int reg_1_val 0 0 38(_ent(_out))))
		(_port(_int reg_2_val 0 0 39(_ent(_out))))
		(_port(_int reg_3_val 0 0 40(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_type(_int regArray 0 48(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 50(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(registerFileReadWrite(_arch 0 0 52(_prcs(_simple)(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6))(_mon)(_read(2)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavorial 1 -1)
)
V 000056 55 998           1606673076366 Forwarding_Unit
(_unit VHDL(forwarding_unit 0 28(forwarding_unit 0 50))
	(_version ve4)
	(_time 1606673076367 2020.11.29 13:04:36)
	(_source(\../src/Forwarding_Unit.vhd\))
	(_parameters tan)
	(_code 3c3a3b39396a6a2b396c2d676f3a383a353a693a3b)
	(_ent
		(_time 1606531580829)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 30(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in_num 0 0 30(_ent(_in))))
		(_port(_int rs2_in_num 0 0 31(_ent(_in))))
		(_port(_int rs3_in_num 0 0 32(_ent(_in))))
		(_port(_int write_backdest_reg_in 0 0 33(_ent(_in))))
		(_port(_int writeback_toggle -1 0 34(_ent(_in))))
		(_port(_int sel_mux1 -1 0 42(_ent(_out))))
		(_port(_int sel_mux2 -1 0 43(_ent(_out))))
		(_port(_int sel_mux3 -1 0 44(_ent(_out))))
		(_prcs
			(decision(_arch 0 0 52(_prcs(_simple)(_trgt(5)(6)(7))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Forwarding_Unit 1 -1)
)
V 000046 55 2034          1606673076375 IF_ID
(_unit VHDL(if_id 0 28(if_id 0 49))
	(_version ve4)
	(_time 1606673076376 2020.11.29 13:04:36)
	(_source(\../src/IF_ID.vhd\))
	(_parameters tan)
	(_code 3c3a343969683e2a303b2866643a3a396a3a353a38)
	(_ent
		(_time 1606548365323)
	)
	(_object
		(_port(_int clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 31(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 31(_ent(_in))))
		(_port(_int regwrite -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 34(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 35(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 36(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 37(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 38(_ent(_out))))
		(_port(_int rs3 4 0 39(_ent(_out))))
		(_port(_int rs2 4 0 40(_ent(_out))))
		(_port(_int rs1 4 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 42(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 43(_ent(_out))))
		(_prcs
			(ifID(_arch 0 0 51(_prcs(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . IF_ID 1 -1)
)
V 000050 55 1235          1606673076386 p_counter
(_unit VHDL(p_counter 0 29(p_counter 0 43))
	(_version ve4)
	(_time 1606673076387 2020.11.29 13:04:36)
	(_source(\../src/PC.vhd\))
	(_parameters tan)
	(_code 4c4b4d4d491b1b5a18425916484b484a494b4e4b4c)
	(_ent
		(_time 1606455940294)
	)
	(_object
		(_port(_int reset -1 0 33(_ent(_in)(_event))))
		(_port(_int clock -1 0 34(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 35(_array -1((_dto i 5 i 0)))))
		(_port(_int pc_out 0 0 35(_ent(_out))))
		(_port(_int fetch -1 0 36(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_var(_int zero 1 0 47(_prcs 0((0(i 2))(_others(i 2))))))
		(_var(_int counter -2 0 48(_prcs 0((i 0)))))
		(_prcs
			(program_counter(_arch 0 0 46(_prcs(_simple)(_trgt(2))(_sens(0)(1)(3))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . p_counter 1 -1)
)
I 000051 55 2945          1606673076405 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606673076406 2020.11.29 13:04:36)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 5b5d5b585a0d0a4d5a5f0e544e010b5d085c5e5d5a5d08)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
V 000051 55 2613          1606673076430 behavorial
(_unit VHDL(id_ex 0 28(behavorial 0 69))
	(_version ve4)
	(_time 1606673076431 2020.11.29 13:04:36)
	(_source(\../src/ID_EX.vhd\))
	(_parameters tan)
	(_code 7b7d737a2d2f796d7d2a6321237d7f7e2d7d7e7c73)
	(_ent
		(_time 1606532251138)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int reg_write_in -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 33(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_in 1 0 34(_ent(_in))))
		(_port(_int rs2_in 1 0 35(_ent(_in))))
		(_port(_int rs3_in 1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 37(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in_val 2 0 37(_ent(_in))))
		(_port(_int rs2_in_val 2 0 38(_ent(_in))))
		(_port(_int rs3_in_val 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 40(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_in 3 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 41(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex_in 4 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 42(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 5 0 42(_ent(_in))))
		(_port(_int rd_in 1 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 44(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits_in 6 0 44(_ent(_in))))
		(_port(_int li_sa_ha_bits_in 4 0 45(_ent(_in))))
		(_port(_int bit23_24_out 0 0 48(_ent(_out))))
		(_port(_int rs1_out 1 0 49(_ent(_out))))
		(_port(_int rs2_out 1 0 50(_ent(_out))))
		(_port(_int rs3_out 1 0 51(_ent(_out))))
		(_port(_int rs1_out_val 2 0 52(_ent(_out))))
		(_port(_int rs2_out_val 2 0 53(_ent(_out))))
		(_port(_int rs3_out_val 2 0 54(_ent(_out))))
		(_port(_int immediate_out 3 0 55(_ent(_out))))
		(_port(_int loadindex_out 4 0 56(_ent(_out))))
		(_port(_int shift_val_out 5 0 57(_ent(_out))))
		(_port(_int command_bits_out 6 0 58(_ent(_out))))
		(_port(_int li_sa_ha_bits_out 4 0 59(_ent(_out))))
		(_port(_int rd_out 1 0 60(_ent(_out))))
		(_port(_int reg_write_out -1 0 61(_ent(_out))))
		(_prcs
			(ID_EX_REG(_arch 0 0 71(_prcs(_trgt(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(28))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)(12)(13)(14))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavorial 1 -1)
)
V 000052 55 1176          1606673076439 stage1_arch
(_unit VHDL(stage1_ent 0 29(stage1_arch 0 41))
	(_version ve4)
	(_time 1606673076440 2020.11.29 13:04:36)
	(_source(\../src/stage1.vhd\))
	(_parameters tan)
	(_code 7b7c797b2d2c2e6d7d7a6e242b7e2d7d7e7d2e7c7f)
	(_ent
		(_time 1606531580903)
	)
	(_inst program_counter 0 44(_ent . p_counter)
		(_port
			((reset)(reset))
			((clock)(clk))
			((pc_out)(pc_conn_buff))
			((fetch)(fetch))
		)
	)
	(_inst instruction_fetch 0 45(_ent . Instruction_Buffer)
		(_port
			((instr_index)(pc_conn_buff))
			((instr_out)(s1_instr_out))
			((instr_input)(s1_instr_input))
			((fetch)(fetch))
		)
	)
	(_object
		(_port(_int fetch -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int reset -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int s1_instr_input 0 0 34(_ent(_in))))
		(_port(_int s1_instr_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 42(_array -1((_dto i 5 i 0)))))
		(_sig(_int pc_conn_buff 1 0 42(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 1428          1606673076445 testbench
(_unit VHDL(stage_1_tb 0 8(testbench 0 21))
	(_version ve4)
	(_time 1606673076446 2020.11.29 13:04:36)
	(_source(\../src/stage1_tb.vhd\))
	(_parameters tan)
	(_code 8a8d8885dfdddf9c8f8a9fd38d898b8fdc8d8e8c88)
	(_ent
		(_time 1606450258438)
	)
	(_inst UUT 0 26(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(s1_instr_in))
			((s1_instr_out)(s1_instr_out))
		)
	)
	(_object
		(_sig(_int fetch -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int clk -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 22(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 23(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_in 0 0 23(_arch(_uni))))
		(_sig(_int s1_instr_out 0 0 23(_arch(_uni))))
		(_cnst(_int period -2 0 24(_arch((ns 4617315517961601024)))))
		(_var(_int fill_inst_buff -3 0 28(_prcs 0((i 1)))))
		(_prcs
			(tb(_arch 0 0 27(_prcs(_wait_for)(_trgt(0)(1)(2)(3))(_mon))))
		)
		(_subprogram
			(_ext FINISH(2 3))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(ENV))(ieee(NUMERIC_STD)))
	(_model . testbench 1 -1)
)
V 000056 55 3266          1606673076453 stage2_behavior
(_unit VHDL(stage2_ent 0 29(stage2_behavior 0 55))
	(_version ve4)
	(_time 1606673076454 2020.11.29 13:04:36)
	(_source(\../src/stage2.vhd\))
	(_parameters tan)
	(_code 8a8d8885dfdddf9c8fdf9fd5d98fdc8c8f8cdf8d8e)
	(_ent
		(_time 1606500277705)
	)
	(_inst if_id 0 64(_ent . IF_ID)
		(_port
			((clk)(clk))
			((instr_in)(instr_input))
			((regwrite)(regwrite_out))
			((bit23_24)(bits23_24))
			((load_index)(loadindex))
			((immediate_16)(immediate_val))
			((rd)(rd))
			((command_bits)(command_bits))
			((rs3)(if_reg_conn_rs3))
			((rs2)(if_reg_conn_rs2))
			((rs1)(if_reg_conn_rs1))
			((shift_val)(shift_val_out))
			((ls_sa_hl_bits)(ls_sa_hl_bits_out))
		)
	)
	(_inst reg_file 0 66(_ent . Register_File)
		(_port
			((clk)(clk))
			((writeData)(write_val))
			((writeRegister)(write_reg))
			((regWrite)(write_toggle))
			((reg_1)(if_reg_conn_rs1))
			((reg_2)(if_reg_conn_rs2))
			((reg_3)(if_reg_conn_rs3))
			((reg_1_val)(rs1_val))
			((reg_2_val)(rs2_val))
			((reg_3_val)(rs3_val))
		)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 32(_ent(_in))))
		(_port(_int regwrite_out -1 0 33(_ent(_out))))
		(_port(_int write_toggle -1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int write_reg 1 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int write_val 2 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 37(_array -1((_dto i 1 i 0)))))
		(_port(_int bits23_24 3 0 37(_ent(_out))))
		(_port(_int rs1 1 0 38(_ent(_out))))
		(_port(_int rs2 1 0 39(_ent(_out))))
		(_port(_int rs3 1 0 40(_ent(_out))))
		(_port(_int rs1_val 2 0 41(_ent(_out))))
		(_port(_int rs2_val 2 0 42(_ent(_out))))
		(_port(_int rs3_val 2 0 43(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 44(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_out 4 0 44(_ent(_out))))
		(_port(_int rd 1 0 45(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 46(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_val 5 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 47(_array -1((_dto i 2 i 0)))))
		(_port(_int loadindex 6 0 47(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 48(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 7 0 48(_ent(_out))))
		(_port(_int ls_sa_hl_bits_out 6 0 49(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int if_reg_conn_rs1 8 0 57(_arch(_uni))))
		(_sig(_int if_reg_conn_rs2 8 0 58(_arch(_uni))))
		(_sig(_int if_reg_conn_rs3 8 0 59(_arch(_uni))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_alias((rs1)(if_reg_conn_rs1)))(_trgt(7))(_sens(19)))))
			(line__62(_arch 1 0 62(_assignment(_alias((rs2)(if_reg_conn_rs2)))(_trgt(8))(_sens(20)))))
			(line__63(_arch 2 0 63(_assignment(_alias((rs3)(if_reg_conn_rs3)))(_trgt(9))(_sens(21)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . stage2_behavior 3 -1)
)
V 000051 55 1081          1606673076462 ex_wb_arch
(_unit VHDL(ex_wb_ent 0 29(ex_wb_arch 0 43))
	(_version ve4)
	(_time 1606673076463 2020.11.29 13:04:36)
	(_source(\../src/EX_WB.vhd\))
	(_parameters tan)
	(_code 9a9c9e94c3ce988d9ccd88c39d9c9f9ccf9d9e9c9f)
	(_ent
		(_time 1606503089858)
	)
	(_object
		(_port(_int clk -1 0 31(_ent(_in)(_event))))
		(_port(_int togglewb -1 0 32(_ent(_in))))
		(_port(_int togglewb_out -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 34(_array -1((_dto i 127 i 0)))))
		(_port(_int stage3_output_in 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int dest_reg_in 1 0 35(_ent(_in))))
		(_port(_int dest_reg_out 1 0 36(_ent(_out))))
		(_port(_int write_val 0 0 37(_ent(_out))))
		(_prcs
			(ex_wb(_arch 0 0 45(_prcs(_trgt(2)(5)(6))(_sens(0)(1)(3)(4))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ex_wb_arch 1 -1)
)
V 000046 55 729           1606673076471 mux21
(_unit VHDL(mux21 0 28(mux21 0 39))
	(_version ve4)
	(_time 1606673076472 2020.11.29 13:04:36)
	(_source(\../src/2_1mux.vhd\))
	(_parameters tan)
	(_code 9a9ccf94ceccc689999b8bc09f9d9f9d929998999b)
	(_ent
		(_time 1606531407583)
	)
	(_object
		(_port(_int SEL -1 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Output 0 0 31(_ent(_out))))
		(_port(_int InputA 0 0 32(_ent(_in))))
		(_port(_int InputB 0 0 33(_ent(_in))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_trgt(1))(_sens(0)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . mux21 1 -1)
)
V 000051 55 6871          1606673076479 p_mmu_arch
(_unit VHDL(p_mmu_ent 0 29(p_mmu_arch 0 40))
	(_version ve4)
	(_time 1606673076480 2020.11.29 13:04:36)
	(_source(\../src/p_mmu.vhd\))
	(_parameters tan)
	(_code a9aea8fdf6fea9bff4a8bcf0aeafacaffcaeadaea9)
	(_ent
		(_time 1606515742181)
	)
	(_inst stage1 0 83(_ent . stage1_ent)
		(_port
			((fetch)(fetch))
			((clk)(clk))
			((reset)(reset))
			((s1_instr_input)(instr_input))
			((s1_instr_out)(s1_instr_out_global))
		)
	)
	(_inst stage2 0 86(_ent . stage2_ent)
		(_port
			((clk)(clk))
			((instr_input)(s1_instr_out_global))
			((regwrite_out)(stage2_regwrite_id_ex_in))
			((write_toggle)(ex_wb_out_fw_write_toggle_in))
			((write_reg)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
			((bits23_24)(stage2_bits23_24_id_ex_in))
			((rs1)(stage2_rs1out_id_ex_in))
			((rs2)(stage2_rs2out_id_ex_in))
			((rs3)(stage2_rs3out_stage3_in))
			((rs1_val)(stage2_rs1out_val_id_ex_in))
			((rs2_val)(stage2_rs2out_val_id_ex_in))
			((rs3_val)(stage2_rs3out_val_id_ex_in))
			((shift_val_out)(stage2_shift_val_id_ex_in))
			((rd)(stage2_rd_id_ex_in))
			((immediate_val)(stage2_immediate_ex_in))
			((loadindex)(stage2_load_index_ex_in))
			((command_bits)(stage2_command_bits_ex_in))
			((ls_sa_hl_bits_out)(stage2_ls_sa_hl_id_ex_in))
		)
	)
	(_inst ID_EX 0 108(_ent . ID_EX)
		(_port
			((clk)(clk))
			((reg_write_in)(stage2_regwrite_id_ex_in))
			((bit23_24_in)(stage2_bits23_24_id_ex_in))
			((rs1_in)(stage2_rs1out_id_ex_in))
			((rs2_in)(stage2_rs2out_id_ex_in))
			((rs3_in)(stage2_rs3out_stage3_in))
			((rs1_in_val)(stage2_rs1out_val_id_ex_in))
			((rs2_in_val)(stage2_rs2out_val_id_ex_in))
			((rs3_in_val)(stage2_rs3out_val_id_ex_in))
			((immediate_in)(stage2_immediate_ex_in))
			((loadindex_in)(stage2_load_index_ex_in))
			((shift_val_in)(stage2_shift_val_id_ex_in))
			((rd_in)(stage2_rd_id_ex_in))
			((command_bits_in)(stage2_command_bits_ex_in))
			((li_sa_ha_bits_in)(stage2_ls_sa_hl_id_ex_in))
			((bit23_24_out)(id_ex_bit23_24_out_s3_in))
			((rs1_out)(id_ex_rs1_out_s3_in))
			((rs2_out)(id_ex_rs2_out_s3_in))
			((rs3_out)(id_ex_rs3_out_s3_in))
			((rs1_out_val)(id_ex_rs1_out_val_s3_in))
			((rs2_out_val)(id_ex_rs2_out_val_s3_in))
			((rs3_out_val)(id_ex_rs3_out_val_s3_in))
			((immediate_out)(id_ex_immediate_out_s3_in))
			((loadindex_out)(id_ex_loadindex_out_s3_in))
			((shift_val_out)(id_ex_shift_val_out_s3_in))
			((command_bits_out)(id_ex_command_bits_out_s3_in))
			((li_sa_ha_bits_out)(id_ex_li_sa_hs_bits_s3_in))
			((rd_out)(id_ex_rd_out_ex_wb_in))
			((reg_write_out)(id_ex_reg_write_ex_wb_in))
		)
	)
	(_inst stage3 0 141(_ent . stage3_ent)
		(_port
			((s3_rs1_in)(id_ex_rs1_out_s3_in))
			((s3_rs2_in)(id_ex_rs2_out_s3_in))
			((s3_rs3_in)(id_ex_rs3_out_s3_in))
			((s3_rs1_in_val)(id_ex_rs1_out_val_s3_in))
			((s3_rs2_in_val)(id_ex_rs2_out_val_s3_in))
			((s3_rs3_in_val)(id_ex_rs3_out_val_s3_in))
			((s3_command_bits_in)(id_ex_command_bits_out_s3_in))
			((s3_ls_sa_hl_bits_in)(id_ex_li_sa_hs_bits_s3_in))
			((s3_load_index_in)(id_ex_loadindex_out_s3_in))
			((ex_wb_rd_in)(id_ex_rd_out_ex_wb_in))
			((s3_bits23_24_in)(id_ex_bit23_24_out_s3_in))
			((s3_immediate_in)(id_ex_immediate_out_s3_in))
			((s3_shift_val_in)(id_ex_shift_val_out_s3_in))
			((ex_wb_writeback_toggle_in)(ex_wb_out_fw_write_toggle_in))
			((ex_wb_out_s3_in)(ex_wb_out_fw_write_val_in))
			((s3_alu_out_ex_wb_in)(s3_alu_out_ex_wb_in))
		)
	)
	(_inst EX_WB 0 161(_ent . ex_wb_ent)
		(_port
			((clk)(clk))
			((togglewb)(id_ex_reg_write_ex_wb_in))
			((togglewb_out)(ex_wb_out_fw_write_toggle_in))
			((stage3_output_in)(s3_alu_out_ex_wb_in))
			((dest_reg_in)(id_ex_rd_out_ex_wb_in))
			((dest_reg_out)(ex_wb_out_fw_write_reg_in))
			((write_val)(ex_wb_out_fw_write_val_in))
		)
	)
	(_object
		(_port(_int reset -1 0 31(_ent(_in))))
		(_port(_int clk -1 0 32(_ent(_in))))
		(_port(_int fetch -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 34(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_input 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int s1_instr_out_global 1 0 42(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int stage2_rs1out_id_ex_in 2 0 45(_arch(_uni))))
		(_sig(_int stage2_rs2out_id_ex_in 2 0 46(_arch(_uni))))
		(_sig(_int stage2_rs3out_stage3_in 2 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 48(_array -1((_dto i 127 i 0)))))
		(_sig(_int stage2_rs1out_val_id_ex_in 3 0 48(_arch(_uni))))
		(_sig(_int stage2_rs2out_val_id_ex_in 3 0 49(_arch(_uni))))
		(_sig(_int stage2_rs3out_val_id_ex_in 3 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -1((_dto i 1 i 0)))))
		(_sig(_int stage2_bits23_24_id_ex_in 4 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 52(_array -1((_dto i 3 i 0)))))
		(_sig(_int stage2_shift_val_id_ex_in 5 0 52(_arch(_uni))))
		(_sig(_int stage2_rd_id_ex_in 2 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 54(_array -1((_dto i 15 i 0)))))
		(_sig(_int stage2_immediate_ex_in 6 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_sig(_int stage2_load_index_ex_in 7 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56(_array -1((_dto i 7 i 0)))))
		(_sig(_int stage2_command_bits_ex_in 8 0 56(_arch(_uni))))
		(_sig(_int stage2_ls_sa_hl_id_ex_in 7 0 57(_arch(_uni))))
		(_sig(_int stage2_regwrite_id_ex_in -1 0 58(_arch(_uni))))
		(_sig(_int id_ex_bit23_24_out_s3_in 4 0 60(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_s3_in 2 0 61(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_s3_in 2 0 62(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_s3_in 2 0 63(_arch(_uni))))
		(_sig(_int id_ex_rs1_out_val_s3_in 3 0 64(_arch(_uni))))
		(_sig(_int id_ex_rs2_out_val_s3_in 3 0 65(_arch(_uni))))
		(_sig(_int id_ex_rs3_out_val_s3_in 3 0 66(_arch(_uni))))
		(_sig(_int id_ex_immediate_out_s3_in 6 0 67(_arch(_uni))))
		(_sig(_int id_ex_li_sa_hs_bits_s3_in 7 0 68(_arch(_uni))))
		(_sig(_int id_ex_loadindex_out_s3_in 7 0 69(_arch(_uni))))
		(_sig(_int id_ex_shift_val_out_s3_in 5 0 70(_arch(_uni))))
		(_sig(_int id_ex_command_bits_out_s3_in 8 0 71(_arch(_uni))))
		(_sig(_int id_ex_reg_write_ex_wb_in -1 0 73(_arch(_uni))))
		(_sig(_int id_ex_rd_out_ex_wb_in 2 0 74(_arch(_uni))))
		(_sig(_int s3_alu_out_ex_wb_in 3 0 77(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_toggle_in -1 0 79(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_reg_in 2 0 80(_arch(_uni))))
		(_sig(_int ex_wb_out_fw_write_val_in 3 0 81(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 3456          1606673076485 stage3_ent
(_unit VHDL(stage3_ent 0 29(stage3_ent 0 54))
	(_version ve4)
	(_time 1606673076486 2020.11.29 13:04:36)
	(_source(\../src/stage3.vhd\))
	(_parameters tan)
	(_code a9aeabffa4fefcbfaba8bcf6fbacffafacaffcaead)
	(_ent
		(_time 1606528566361)
	)
	(_inst Forwarding_Unit 0 65(_ent . Forwarding_Unit)
		(_port
			((rs1_in_num)(s3_rs1_in))
			((rs2_in_num)(s3_rs2_in))
			((rs3_in_num)(s3_rs3_in))
			((write_backdest_reg_in)(ex_wb_rd_in))
			((writeback_toggle)(ex_wb_writeback_toggle_in))
			((sel_mux1)(foward_out_mux1_in))
			((sel_mux2)(foward_out_mux2_in))
			((sel_mux3)(foward_out_mux3_in))
		)
	)
	(_inst MUX_1 0 76(_ent . mux21)
		(_port
			((SEL)(foward_out_mux1_in))
			((Output)(mux1_alu1))
			((InputA)(s3_rs1_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_2 0 83(_ent . mux21)
		(_port
			((SEL)(foward_out_mux2_in))
			((Output)(mux2_alu2))
			((InputA)(s3_rs2_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst MUX_3 0 90(_ent . mux21)
		(_port
			((SEL)(foward_out_mux3_in))
			((Output)(mux3_alu3))
			((InputA)(s3_rs3_in_val))
			((InputB)(ex_wb_out_s3_in))
		)
	)
	(_inst ALU 0 97(_ent . alu)
		(_port
			((BIT_24_23)(s3_bits23_24_in))
			((ALUin1_VAL)(mux1_alu1))
			((ALUin2_VAL)(mux2_alu2))
			((ALUin3_VAL)(mux3_alu3))
			((Immediate_in)(s3_immediate_in))
			((loadIndex_in)(s3_load_index_in))
			((shift_val_in)(s3_shift_val_in))
			((ALU_OPCODE)(s3_command_bits_in))
			((LI_SA_HL)(s3_ls_sa_hl_bits_in))
			((ALUresult)(s3_alu_out_ex_wb_in))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 33(_array -1((_dto i 4 i 0)))))
		(_port(_int s3_rs1_in 0 0 33(_ent(_in))))
		(_port(_int s3_rs2_in 0 0 34(_ent(_in))))
		(_port(_int s3_rs3_in 0 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 36(_array -1((_dto i 127 i 0)))))
		(_port(_int s3_rs1_in_val 1 0 36(_ent(_in))))
		(_port(_int s3_rs2_in_val 1 0 37(_ent(_in))))
		(_port(_int s3_rs3_in_val 1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 39(_array -1((_dto i 7 i 0)))))
		(_port(_int s3_command_bits_in 2 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 40(_array -1((_dto i 2 i 0)))))
		(_port(_int s3_ls_sa_hl_bits_in 3 0 40(_ent(_in))))
		(_port(_int s3_load_index_in 3 0 41(_ent(_in))))
		(_port(_int ex_wb_rd_in 0 0 42(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 43(_array -1((_dto i 1 i 0)))))
		(_port(_int s3_bits23_24_in 4 0 43(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 44(_array -1((_dto i 15 i 0)))))
		(_port(_int s3_immediate_in 5 0 44(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 45(_array -1((_dto i 3 i 0)))))
		(_port(_int s3_shift_val_in 6 0 45(_ent(_in))))
		(_port(_int ex_wb_writeback_toggle_in -1 0 46(_ent(_in))))
		(_port(_int ex_wb_out_s3_in 1 0 47(_ent(_in))))
		(_port(_int s3_alu_out_ex_wb_in 1 0 48(_ent(_out))))
		(_sig(_int foward_out_mux1_in -1 0 56(_arch(_uni))))
		(_sig(_int foward_out_mux2_in -1 0 57(_arch(_uni))))
		(_sig(_int foward_out_mux3_in -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 60(_array -1((_dto i 127 i 0)))))
		(_sig(_int mux1_alu1 7 0 60(_arch(_uni))))
		(_sig(_int mux2_alu2 7 0 61(_arch(_uni))))
		(_sig(_int mux3_alu3 7 0 62(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000054 55 16861         1606673076925 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606673076926 2020.11.29 13:04:36)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6f686c6c6f386f796e6a7a3668686b696d6a39696a)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1601008481 1970302569 2020879988 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
V 000053 55 1955          1606673077233 decoder_arch
(_unit VHDL(decoder_ent 0 28(decoder_arch 0 47))
	(_version ve4)
	(_time 1606673077234 2020.11.29 13:04:37)
	(_source(\../src/decoder.vhd\))
	(_parameters tan)
	(_code 9791979895c0c081c59483cdc3909592c1919291c2)
	(_ent
		(_time 1606548220384)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 30(_array -1((_dto i 24 i 0)))))
		(_port(_int instr_in 0 0 30(_ent(_in))))
		(_port(_int regwrite -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int bit23_24 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 33(_array -1((_dto i 2 i 0)))))
		(_port(_int load_index 2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 34(_array -1((_dto i 15 i 0)))))
		(_port(_int immediate_16 3 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int rd 4 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 36(_array -1((_dto i 7 i 0)))))
		(_port(_int command_bits 5 0 36(_ent(_out))))
		(_port(_int rs3 4 0 37(_ent(_out))))
		(_port(_int rs2 4 0 38(_ent(_out))))
		(_port(_int rs1 4 0 39(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 40(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val 6 0 40(_ent(_out))))
		(_port(_int ls_sa_hl_bits 2 0 41(_ent(_out))))
		(_prcs
			(decode_instr(_arch 0 0 49(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(131586)
		(33686018)
		(771)
		(33686018 2)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(515)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018)
		(33686018 33686018)
	)
	(_model . decoder_arch 1 -1)
)
V 000051 55 2945          1606686684980 behavorial
(_unit VHDL(alu 0 29(behavorial 0 46))
	(_version ve4)
	(_time 1606686684981 2020.11.29 16:51:24)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code dd8adb8fda8b8ccbdcd988d2c8878ddb8edad8dbdcdb8e)
	(_ent
		(_time 1606517542605)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 31(_array -1((_dto i 1 i 0)))))
		(_port(_int BIT_24_23 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 32(_array -1((_dto i 127 i 0)))))
		(_port(_int ALUin1_VAL 1 0 32(_ent(_in))))
		(_port(_int ALUin2_VAL 1 0 33(_ent(_in))))
		(_port(_int ALUin3_VAL 1 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 35(_array -1((_dto i 15 i 0)))))
		(_port(_int Immediate_in 2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 36(_array -1((_dto i 2 i 0)))))
		(_port(_int loadIndex_in 3 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 37(_array -1((_dto i 3 i 0)))))
		(_port(_int shift_val_in 4 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 38(_array -1((_dto i 7 i 0)))))
		(_port(_int ALU_OPCODE 5 0 38(_ent(_in))))
		(_port(_int LI_SA_HL 3 0 39(_ent(_in))))
		(_port(_int ALUresult 1 0 40(_ent(_out))))
		(_var(_int t_int -2 0 49(_prcs 0)))
		(_var(_int t_rot -2 0 50(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_var(_int t_32 6 0 51(_prcs 0)))
		(_var(_int one_counter -2 0 52(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 53(_array -1((_dto i 15 i 0)))))
		(_var(_int temp1 7 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 54(_array -1((_dto i 31 i 0)))))
		(_var(_int temp2 8 0 54(_prcs 0)))
		(_var(_int tempr1 -2 0 55(_prcs 0)))
		(_var(_int tempr2 -2 0 56(_prcs 0)))
		(_var(_int tempr3 -2 0 57(_prcs 0)))
		(_var(_int tempr4 -2 0 58(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 59(_array -1((_dto i 127 i 0)))))
		(_var(_int tempLoad 9 0 59(_prcs 0)))
		(_prcs
			(ALU(_arch 0 0 48(_prcs(_simple)(_trgt(9(d_15_0))(9(d_31_16))(9(d_47_32))(9(d_63_48))(9(d_79_64))(9(d_95_80))(9(d_111_96))(9(d_127_112))(9(d_7_0))(9(d_15_8))(9(d_23_16))(9(d_31_24))(9(d_39_32))(9(d_47_40))(9(d_55_48))(9(d_63_56))(9(d_71_64))(9(d_79_72))(9(d_87_80))(9(d_95_88))(9(d_103_96))(9(d_111_104))(9(d_119_112))(9(d_127_120))(9(d_31_0))(9(d_63_32))(9(d_95_64))(9(d_127_96))(9))(_sens(0)(1)(2)(3)(4)(5)(6)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(2 SIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(770)
		(515)
	)
	(_model . behavorial 1 -1)
)
V 000054 55 16861         1606688128489 p_mmu_tb_arch
(_unit VHDL(p_mmu_tb_ent 0 33(p_mmu_tb_arch 0 37))
	(_version ve4)
	(_time 1606688128490 2020.11.29 17:15:28)
	(_source(\../src/p_mmu_tb.vhd\))
	(_parameters tan usedpackagebody)
	(_code 99cfcc95c6ce998f989c8cc09e9e9d9f9b9ccf9f9c)
	(_ent
		(_time 1606588192556)
	)
	(_inst UUT 0 48(_ent . p_mmu_ent)
		(_port
			((reset)(reset))
			((clk)(base_clock))
			((fetch)(fetch_clock))
			((instr_input)(instruction_vector))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 38(_array -1((_dto i 24 i 0)))))
		(_type(_int arr_size_64 0 38(_array 0((_to i 0 i 64)))))
		(_file(_int assembled_instr -2 0 39(_arch)))
		(_file(_int results -2 0 40(_arch)))
		(_sig(_int instr_arr 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 42(_array -1((_dto i 24 i 0)))))
		(_sig(_int instruction_vector 2 0 42(_arch(_uni))))
		(_sig(_int base_clock -1 0 43(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 44(_arch(_uni((i 2))))))
		(_cnst(_int PERIOD -3 0 45(_arch((ns 4636737291354636288)))))
		(_sig(_int fetch_clock -1 0 46(_arch(_uni((i 2))))))
		(_var(_int text_line -4 0 52(_prcs 0)))
		(_var(_int mmu_out -4 0 53(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 54(_array -1((_dto i 24 i 0)))))
		(_var(_int vector_line 3 0 54(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 56(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_out>> 4 0 56(_int(-1))))
		(_sig(_alias instruction_out 4 0 56(_prcs 0(5()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~138 0 57(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage1.instruction_fetch.instr_Input>> 5 0 57(_int(-1))))
		(_sig(_alias instruction_in 5 0 57(_prcs 0(7()))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~1310 0 59(_array -1((_dto i 24 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.instr_in>> 6 0 59(_int(-1))))
		(_sig(_alias s2_instr_in 6 0 59(_prcs 0(9()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.regwrite>> -1 0 60(_int(-1))))
		(_sig(_alias s2_regwrite_out -1 0 60(_prcs 0(11()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 61(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.bit23_24>> 7 0 61(_int(-1))))
		(_sig(_alias s2_bit23_24_out 7 0 61(_prcs 0(13()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.load_index>> 8 0 62(_int(-1))))
		(_sig(_alias s2_load_index_out 8 0 62(_prcs 0(15()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 63(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.immediate_16>> 9 0 63(_int(-1))))
		(_sig(_alias s2_immediate_16_out 9 0 63(_prcs 0(17()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rd>> 10 0 64(_int(-1))))
		(_sig(_alias s2_rd_out 10 0 64(_prcs 0(19()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 65(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.command_bits>> 11 0 65(_int(-1))))
		(_sig(_alias s2_command_bits_out 11 0 65(_prcs 0(21()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs1>> 12 0 66(_int(-1))))
		(_sig(_alias s2_rs1_out 12 0 66(_prcs 0(23()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1314 0 67(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs2>> 13 0 67(_int(-1))))
		(_sig(_alias s2_rs2_out 13 0 67(_prcs 0(25()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 68(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.rs3>> 14 0 68(_int(-1))))
		(_sig(_alias s2_rs3_out 14 0 68(_prcs 0(27()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 69(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_1_val>> 15 0 69(_int(-1))))
		(_sig(_alias s2_rs1_val_out 15 0 69(_prcs 0(29()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1318 0 70(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_2_val>> 16 0 70(_int(-1))))
		(_sig(_alias s2_rs2_val_out 16 0 70(_prcs 0(31()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1320 0 71(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.reg_file.reg_3_val>> 17 0 71(_int(-1))))
		(_sig(_alias s2_rs3_val_out 17 0 71(_prcs 0(33()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 72(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.shift_val>> 18 0 72(_int(-1))))
		(_sig(_alias s2_shift_val_out 18 0 72(_prcs 0(35()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1322 0 73(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage2.if_id.ls_sa_hl_bits>> 19 0 73(_int(-1))))
		(_sig(_alias s2_ls_sa_hl_bits_out 19 0 73(_prcs 0(37()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_in>> -1 0 76(_int(-1))))
		(_sig(_alias reg_write_in -1 0 76(_prcs 0(39()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1324 0 77(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_in>> 20 0 77(_int(-1))))
		(_sig(_alias bit23_24_in 20 0 77(_prcs 0(41()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 78(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in>> 21 0 78(_int(-1))))
		(_sig(_alias rs1_in 21 0 78(_prcs 0(43()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 79(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in>> 22 0 79(_int(-1))))
		(_sig(_alias rs2_in 22 0 79(_prcs 0(45()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1330 0 80(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in>> 23 0 80(_int(-1))))
		(_sig(_alias rs3_in 23 0 80(_prcs 0(47()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1332 0 81(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_in_val>> 24 0 81(_int(-1))))
		(_sig(_alias rs1_in_val 24 0 81(_prcs 0(49()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1334 0 82(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_in_val>> 25 0 82(_int(-1))))
		(_sig(_alias rs2_in_val 25 0 82(_prcs 0(51()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1336 0 83(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_in_val>> 26 0 83(_int(-1))))
		(_sig(_alias rs3_in_val 26 0 83(_prcs 0(53()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 84(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_in>> 27 0 84(_int(-1))))
		(_sig(_alias immediate_in 27 0 84(_prcs 0(55()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1340 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_in>> 28 0 85(_int(-1))))
		(_sig(_alias loadindex_in 28 0 85(_prcs 0(57()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1342 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_in>> 29 0 86(_int(-1))))
		(_sig(_alias shift_val_in 29 0 86(_prcs 0(59()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1344 0 87(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_in>> 30 0 87(_int(-1))))
		(_sig(_alias rd_in 30 0 87(_prcs 0(61()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1346 0 88(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_in>> 31 0 88(_int(-1))))
		(_sig(_alias command_bits_in 31 0 88(_prcs 0(63()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1348 0 89(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_in>> 32 0 89(_int(-1))))
		(_sig(_alias li_sa_ha_bits_in 32 0 89(_prcs 0(65()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.reg_write_out>> -1 0 91(_int(-1))))
		(_sig(_alias reg_write_out -1 0 91(_prcs 0(67()))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1350 0 92(_array -1((_dto i 1 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.bit23_24_out>> 33 0 92(_int(-1))))
		(_sig(_alias bit23_24_out 33 0 92(_prcs 0(69()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1352 0 93(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out>> 34 0 93(_int(-1))))
		(_sig(_alias rs1_out 34 0 93(_prcs 0(71()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out>> 35 0 94(_int(-1))))
		(_sig(_alias rs2_out 35 0 94(_prcs 0(73()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 95(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out>> 36 0 95(_int(-1))))
		(_sig(_alias rs3_out 36 0 95(_prcs 0(75()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1358 0 96(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs1_out_val>> 37 0 96(_int(-1))))
		(_sig(_alias rs1_out_val 37 0 96(_prcs 0(77()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1360 0 97(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs2_out_val>> 38 0 97(_int(-1))))
		(_sig(_alias rs2_out_val 38 0 97(_prcs 0(79()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1362 0 98(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rs3_out_val>> 39 0 98(_int(-1))))
		(_sig(_alias rs3_out_val 39 0 98(_prcs 0(81()))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1364 0 99(_array -1((_dto i 15 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.immediate_out>> 40 0 99(_int(-1))))
		(_sig(_alias immediate_out 40 0 99(_prcs 0(83()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1366 0 100(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.loadindex_out>> 41 0 100(_int(-1))))
		(_sig(_alias loadindex_out 41 0 100(_prcs 0(85()))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1368 0 101(_array -1((_dto i 3 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.shift_val_out>> 42 0 101(_int(-1))))
		(_sig(_alias shift_val_out 42 0 101(_prcs 0(87()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1370 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.rd_out>> 43 0 102(_int(-1))))
		(_sig(_alias rd_out 43 0 102(_prcs 0(89()))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1372 0 103(_array -1((_dto i 7 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.command_bits_out>> 44 0 103(_int(-1))))
		(_sig(_alias command_bits_out 44 0 103(_prcs 0(91()))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1374 0 104(_array -1((_dto i 2 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.ID_EX.li_sa_ha_bits_out>> 45 0 104(_int(-1))))
		(_sig(_alias li_sa_ha_bits_out 45 0 104(_prcs 0(93()))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.togglewb_out>> -1 0 106(_int(-1))))
		(_sig(_alias ex_wb_out_wbtoggle_s3_in -1 0 106(_prcs 0(95()))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1376 0 107(_array -1((_dto i 4 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.dest_reg_out>> 46 0 107(_int(-1))))
		(_sig(_alias ex_wb_out_rd_s3_in 46 0 107(_prcs 0(97()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1378 0 108(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.EX_WB.write_val>> 47 0 108(_int(-1))))
		(_sig(_alias ex_wb_out_wvalue_s3_in 47 0 108(_prcs 0(99()))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~1380 0 110(_array -1((_dto i 127 i 0)))))
		(_sig(_alias <<.p_mmu_tb_ent.UUT.stage3.ALU.ALUresult>> 48 0 110(_int(-1))))
		(_sig(_alias s3_out_ex_in 48 0 110(_prcs 0(101()))))
		(_cnst(_int \PERIOD/2\ -3 0 0(_int gms(_code 1))))
		(_prcs
			(parse(_arch 0 0 51(_prcs(_wait_for)(_trgt(1)(2)(3)(4))(_mon)(_read(6)(8)(10)(12)(14)(16)(18)(20)(22)(24)(26)(28)(30)(32)(34)(36)(38)(40)(42)(44)(46)(48)(50)(52)(54)(56)(58)(60)(62)(64)(66)(96)(98)(100)(102)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(1 32))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.TIME(2 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1601531245 1970302569 2020879988 116)
		(1601531245 1886680399 1949201525 29816)
		(1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 1128086845 1801678700 1668891424 2123116)
		(1027423549 1027423549 1027423549 540884285 542397781 1027423549 1027423549 1027423549 4013373)
		(1027423549 1027423549 1027423549 540884285 1195463763 1025519941 1027423549 1027423549 1027423549 15677)
		(1228750141 1953853550 1027416179 61)
		(1953721929 1952675186 544108393 1970302537 757080180 1768453152 1769414771 1646292076 1868767333 1635021678 1629516910 1986338931 1954116197 1735289192 1935763488 1852401184 1701344105 1869357156 1852400737 8295)
		(1329413437 1970304117 1025536884 15677)
		(1953721929 1952675186 544108393 1886680399 2126965)
		(1027423549 1027423549 1027423549 540884285 1195463763 1226846789 1145646918 1128612896 1380271183 1027423520 1027423549 1027423549 1027423549)
		(1226846835 1920234350 1769235317 1226862191 1953853550 8224)
		(1918841459 1920427877 1600484457 544503151 1886680399 538997877)
		(1818178163 1600414063 1701080681 1970233208 1968119924 1953853556 8224)
		(1767846515 1684368749 1702125929 1597387103 544503151 1886680399 2126965)
		(1918841459 1970233188 1968119924 1953853556 32)
		(1667183219 1634561391 1650418798 1601401961 7632239)
		(1918841459 1868509555 1327527029 1970304117 8308)
		(1918841459 1868509811 1327527029 1970304117 8308)
		(1918841459 1868510067 1327527029 1970304117 8308)
		(1918841459 1985950067 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950323 1868524641 1327527029 1970304117 8308)
		(1918841459 1985950579 1868524641 1327527029 1970304117 8308)
		(1935618675 1952868712 1818326623 1953853279 1953845024 544503152)
		(1818178163 1634951027 1600940127 1937008994 1953853279 1953845024 7632240)
		(1650406003 858944617 1597256287 544503151 1886680399 2126965)
		(540884285 1328500297 1226855509 1480941380 1027423520)
		(1734701600 1769109343 1767859572 1850286190 544503152 32)
		(1953063456 845099826 1852399412 1886275872 538997877)
		(829649440 544106847 1970302537 2105460)
		(846426656 544106847 1970302537 2105460)
		(863203872 544106847 1970302537 2105460)
		(829649440 1601071455 543973750 1970302537 2105460)
		(846426656 1601071455 543973750 1970302537 2105460)
		(863203872 1601071455 543973750 1970302537 2105460)
		(1835886880 1634296933 1767859572 1850286190 544503152 32)
		(1634692128 1684957540 1767864421 1850286190 544503152 32)
		(1768452896 1985967206 1767861345 1850286190 544503152 32)
		(1600418336 1226862185 1953853550 8224)
		(1836016416 1684955501 1953063519 1852399475 1886275872 538997877)
		(1600744480 1751081331 1768054625 1767863156 1850286190 544503152 32)
		(1027423549 1027423549 1027423549 1396522301 1162297684 1176515360 1380013903 1196312900 1279336492 1027416149 1027423549 1027423549 1027423549 61)
		(1163153230 1092627744 1226853452 1480941380 1953845024 1400141168 1163018528 1886275872 542340213 1163019592 1330847788 1886275872 544437365 1163018528 1414483488 1162892064 1229343043 1159742533 1346716504 1329995860 1213472850 1313808453 1126191941 1313426767 1380327495 1159744847 1113022296 1313808428 1327520076 1970304117 1092637556 1394623826 1229145424 1145391430 1380927008 1096045344 857752903)
		(1228750141 1953853550 1394614387 1329995827 1146241367 541544009 4013373)
		(1936024608 1701994356 1850286183 544503152 32)
		(1735357472 2003135591 1850286178 544503152 32)
		(1228750141 1953853550 1394614387 1431117875 1027416152 61)
		(1769109280 1985963380 1226861665 1953853550 8224)
		(1329413437 1970304117 538997620 542460993 1027423520)
		(1431060768 1414876960 32)
		(1027423549 1027423549 1027423549 540884285 2002737221 1027416130 1027423549 1027423549 1027423549 61)
		(1970302537 2126708)
		(1936024608 1701994356 1968119911 1953853556 8224)
		(1735357472 2003135591 1968119906 1953853556 8224)
		(1769109280 1985963380 1327524961 1970304117 2105460)
	)
	(_model . p_mmu_tb_arch 2 -1)
)
