# Any-Cap_Fig24_Initial_LDO 设计报告

**生成时间**: 2025-12-11 00:50:27
**电路类型**: transistor

## 电路拓扑

- **来源**: Any-Cap Low Dropout Voltage Regulator.pdf
- **页码**: 47
- **描述**: Initial LDO with Device Sizing - 3-stage amplifier with bias circuit
- **器件数**: 0

## 仿真结果

### DC工作点

| 节点 | 电压 (V) |
|------|----------|
| vout | 1.210 |
| vin | 3.300 |
| vfb | 0.605 |
| gnd | 0.000 |

## 验证结果

### ✓ 验证通过

- ✓ **输出电压**: 1.210 V (误差: 10.0 mV)
- ✓ **压差 (Headroom)**: 2.09 V

## 网表文件

**路径**: `design_agent\workspace\Any-Cap_Fig24_Initial_LDO_replica.sp`
