// Seed: 3038054617
module module_0 (
    output wire id_0
);
  always @(*) begin
    $display(id_2);
    if (1) begin
      if (id_2) id_2 <= id_2;
      else id_2 <= id_2;
    end else {1, 1 ==? 1'h0} <= (1);
  end
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input uwire id_2
    , id_6,
    output uwire id_3,
    output wire id_4
);
  assign id_4 = 1;
  module_0(
      id_3
  );
  wire id_7;
  assign id_3 = id_6;
  tri0 id_8 = (1'b0);
  wire id_9;
  bufif1 (id_3, id_1, id_6);
endmodule
