#daemon configuration
#=========================
# Editable section
#=========================
# set binry file name load to MCU

set BINNAME mbed_timer.bin 


 # set the JTAG Interface module
#set JTAG minimodule
set JTAG Amontec
#set JTAG flywatter
#=========================


######## DO NOT EDIT BELOW ###################
telnet_port 4444
gdb_port 3333
#
#
# REFERENCE: http://www.olimex.com/dev/arm-usb-tiny.html
# ft2232_serial 0x03
if { $JTAG == "Amontec"  } {
	interface ft2232
	ft2232_device_desc "Amontec JTAGkey A"
	ft2232_layout jtagkey
	ft2232_vid_pid 0x0403 0xcff8
} 
if {$JTAG == "minimodule" } {
	interface ft2232
	ft2232_device_desc "Dual RS232-HS A"
	ft2232_layout jtagkey
	ft2232_vid_pid 0x0403 0x6010
}
if {$JTAG == "flywatter" } {
	interface ft2232
	ft2232_device_desc "Flyswatter"
	ft2232_layout "flyswatter"
	ft2232_vid_pid 0x0403 0x6010
}
############ DO NOT EDIT BELOW ###############################
###############################################################################
jtag_khz 250
# NXP LPC1768 Cortex-M3 with 512kB Flash and 32kB+32kB Local On-Chip SRAM, clocked with 4MHz internal RC oscillator

if { [info exists CHIPNAME] } {
	set  _CHIPNAME $CHIPNAME
} else {
	set  _CHIPNAME lpc1768
}

if { [info exists ENDIAN] } {
	set  _ENDIAN $ENDIAN
} else {
	set  _ENDIAN little
}

if { [info exists CPUTAPID ] } {
	set _CPUTAPID $CPUTAPID
} else {
	set _CPUTAPID 0x4ba00477
}

#delays on reset lines
jtag_nsrst_delay 200
jtag_ntrst_delay 200

# LPC2000 & LPC1700 -> SRST causes TRST
reset_config trst_and_srst srst_pulls_trst

jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME

# LPC1768 has 32kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
$_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size 0x8000 -work-area-backup 0

# REVISIT is there any good reason to have this reset-init event handler??
# Normally they should set up (board-specific) clocking then probe the flash...
$_TARGETNAME configure -event reset-init {
	# Force NVIC.VTOR to point to flash at 0 ...
	# WHY?  This is it's reset value; we run right after reset!!
	mwb 0xE000ED08 0x00
}

# LPC1768 has 512kB of user-available FLASH (bootloader is located in separate dedicated region).
# flash bank lpc1700 <base> <size> 0 0 <target#> <variant> <cclk> [calc_checksum]

set _FLASHNAME $_CHIPNAME.flash
flash bank $_FLASHNAME lpc2000 0x0 0x80000 0 0 $_TARGETNAME lpc1700 12000 calc_checksum

# 4MHz / 6 = 666kHz, so use 500
jtag_khz 250
 
init
sleep 1
reset_config trst_only
sleep 1
halt
sleep 1
poll
flash erase_sector 0 0 26
sleep 1
reset_config trst_only
sleep 1
reset
halt

jtag arp_init-reset
flash write_image $BINNAME
reset run
shutdown 
exit