digraph "CFG for '_Z10kTransposePfS_ii' function" {
	label="CFG for '_Z10kTransposePfS_ii' function";

	Node0x5079340 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %13 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %14 = bitcast i8 addrspace(4)* %13 to i16 addrspace(4)*\l  %15 = load i16, i16 addrspace(4)* %14, align 2, !range !4, !invariant.load !5\l  %16 = zext i16 %15 to i32\l  %17 = mul i32 %12, %16\l  %18 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %19 = add i32 %11, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %17, %20\l  %22 = icmp slt i32 %19, %2\l  %23 = icmp slt i32 %21, %3\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %32\l|{<s0>T|<s1>F}}"];
	Node0x5079340:s0 -> Node0x507cde0;
	Node0x5079340:s1 -> Node0x507ce70;
	Node0x507cde0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %2\l  %27 = add nsw i32 %26, %19\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ10kTransposePfS_iiE4smem, i32 0, i32 %20, i32 %18\l  store float %30, float addrspace(3)* %31, align 4, !tbaa !7\l  br label %32\l}"];
	Node0x507cde0 -> Node0x507ce70;
	Node0x507ce70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%32:\l32:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %33 = add i32 %17, %18\l  %34 = icmp ult i32 %33, %3\l  br i1 %34, label %35, label %45\l|{<s0>T|<s1>F}}"];
	Node0x507ce70:s0 -> Node0x507e120;
	Node0x507ce70:s1 -> Node0x507e170;
	Node0x507e120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ef886b70",label="{%35:\l35:                                               \l  %36 = add i32 %11, %20\l  %37 = icmp ult i32 %36, %2\l  br i1 %37, label %38, label %45\l|{<s0>T|<s1>F}}"];
	Node0x507e120:s0 -> Node0x507e3d0;
	Node0x507e120:s1 -> Node0x507e170;
	Node0x507e3d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f1ccb870",label="{%38:\l38:                                               \l  %39 = getelementptr inbounds [16 x [17 x float]], [16 x [17 x float]]\l... addrspace(3)* @_ZZ10kTransposePfS_iiE4smem, i32 0, i32 %18, i32 %20\l  %40 = load float, float addrspace(3)* %39, align 4, !tbaa !7\l  %41 = mul i32 %36, %3\l  %42 = add i32 %33, %41\l  %43 = zext i32 %42 to i64\l  %44 = getelementptr inbounds float, float addrspace(1)* %1, i64 %43\l  store float %40, float addrspace(1)* %44, align 4, !tbaa !7\l  br label %45\l}"];
	Node0x507e3d0 -> Node0x507e170;
	Node0x507e170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
