datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
lpc1102_04,What is the bit_offset of RAWST6 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,6,6,0x4004 0008) bit description . . . . . . 103,6,0x4004 0008) bit description . . . . . . 103,1.0000001,1.0000001,0.24295901,0.24295901
lpc1102_04,What is the description of DATA6 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,"Logic levels for pins PIOn_0 to PIOn_11. HIGH = 1, LOW = 0.",0x4004 0018) bit description . . . . . . 104,Data Register (GPIO1DR). The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA,0x4004 0018) bit description . . . . . . 104,Data Register (GPIO1DR). The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA register is read/write. The DATA,0.24044837,0.24044837,0.27711666,0.27711666
lpc1102_04,What is the description of STARTERP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,Start logic signal enable register 0,STARTERP0 register enables or disables the start signal bits in the start logic. The bit assignment is identical to Table 32.,Start logic signal enable register 0 (STARTERP0),STARTERP0 register enables or disables the start signal bits in the start logic. The bit assignment is identical to Table 32.,Start logic signal enable register 0 (STARTERP0),0.65898216,0.65898216,0.9294296,0.9294296
lpc1102_04,What is the description of CLKOUTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,CLKOUT clock divider,"SYSCLKOUT clock divider register (CLKOUTCLKDIV, address 0x4004 40B4) bit description.","CLKOUT Clock Divider Register (CLKOUTCLKDIV, address 0x4004 40B4) bit description.","SYSCLKOUT clock divider register (CLKOUTCLKDIV, address 0x4004 40B4) bit description.","CLKOUT Clock Divider Register (CLKOUTCLKDIV, address 0x4004 40B4) bit description.",0.67295706,0.67295706,0.7569248,0.7569248
lpc1102_04,What is the description of IEV1 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register IS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS , rising edges or HIGH level on pin PIOn_x trigger an interrupt.",Interrupt Event 1 Enable,Interrupt Event 1 Enable.,Interrupt Event 1 Enable,Interrupt Event 1 Enable.,0.5104939,0.5104939,0.53607136,0.53607136
lpc1102_04,What is the description of EDGE field from CR register from ADC peripheral for LPC1102_04 microcontroller?,This bit is significant only when the START field contains 010-111. In these cases: Start conversion on a falling edge on the selected CAP/MAT signal.,Edge Detect Selects Edge Detect Mode 0 0 Edge Detect Disabled 1 Edge Detect Enabled 31:12 - - Reserved -,"Edge Detect Enable. When EDGE is 1, the DETECT bit is set to 1 when the edge specified by EDGE occurs on the ADn pin. This bit is cleared by reading this register. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",Edge Detect Selects Edge Detect Mode 0 0 Edge Detect Disabled 1 Edge Detect Enabled 31:12 - - Reserved -,"Edge Detect Enable. When EDGE is 1, the DETECT bit is set to 1 when the edge specified by EDGE occurs on the ADn pin. This bit is cleared by reading this register. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0",0.29012477,0.29012477,0.36666906,0.36666906
lpc1102_04,What is the address_offset of MR0 register from CT32B0 peripheral for LPC1102_04 microcontroller?,0x18,0x004,0x00000000,0x004,0x00000000,0.7384981,0.7384981,0.67026657,0.67026657
lpc1102_04,List all the registers of SYSCON peripheral for LPC1102_04 microcontroller.,"SYSMEMREMAP, PRESETCTRL, SYSPLLCTRL, SYSPLLSTAT, SYSOSCCTRL, WDTOSCCTRL, IRCCTRL, SYSRSTSTAT, SYSPLLCLKSEL, SYSPLLCLKUEN, MAINCLKSEL, MAINCLKUEN, SYSAHBCLKDIV, SYSAHBCLKCTRL, SSP0CLKDIV, UARTCLKDIV, WDTCLKSEL, WDTCLKUEN, WDTCLKDIV, CLKOUTCLKSEL, CLKOUTUEN, CLKOUTCLKDIV, PIOPORCAP0, BODCTRL, SYSTCKCAL, STARTAPRP0, STARTERP0, STARTRSRP0CLR, STARTSRP0, PDSLEEPCFG, PDAWAKECFG, PDRUNCFG, DEVICE_ID","SYSCTL, SSP0CFG, SSP0CTRL, SSP0DAT, SSP0DRV, SSP0INT, SSP0IM, SSP0MIS, SSP0RIS, SSP0IC, SSP0DMA, SSP0CFG1, SSP0CTRL1, SSP0DAT1, SSP0DRV1, SSP0INT1, SSP0IM1, SSP0MIS1, SSP0RIS1, SSP0IC1, SSP0DMA1, SSP0CFG2, SSP0CTRL2, SSP0DAT2, SSP0DRV2, SSP0INT2, SSP0IM2, SSP0MIS2, SSP0RIS2, SSP0IC2, SSP0DMA2, SSP0CFG3, SSP0CTRL3, SSP0DAT3, SSP0DRV3, SSP0INT3, SSP0IM3, SSP0MIS3, SSP0RIS3, SSP0IC3, SSP0DMA3, SSP0CFG4, SSP0CTRL4, SSP0DAT4, SSP0DRV4, SSP0INT4, SSP0IM4, SSP0MIS4, SSP0RIS4, SSP0IC4, SSP0DMA4, SSP0CFG5, SSP0CTRL5, SSP0DAT5, SSP0DRV5, SSP0INT5, SSP0IM5, SSP0MIS5, SSP0RIS5, SSP0IC5, SSP0DMA5, SSP0CFG6, SSP0CTRL6, SSP0DAT6, SSP0DRV6, SSP0INT6, SSP0IM6, SSP0MIS6, SSP0RIS6, SSP0IC6, SSP0DMA6, SSP0CFG7, SSP0CTRL7, SSP0DAT7, SSP0DRV7, SSP0INT7, SSP0IM7, SSP0MIS7, SSP0RIS7, SSP0IC7, SSP0DMA7, SSP0CFG8, SSP0CTRL8, SSP0DAT8, SSP0DRV8, SSP0INT8, SSP0IM8, SSP0MIS8, SSP0RIS8, SSP0IC8, SSP0DMA8, SSP0CFG9, SSP0CTRL9, SSP0DAT9, SSP0DRV9, SSP0INT9, SSP0IM9, SSP0MIS9, SSP0RIS9, SSP0IC9, SSP0DMA9, SSP0CFG10, SSP0CTRL10, SSP0DAT10, SSP0DRV10, SSP0INT10, SSP0IM10, SSP0MIS10, SSP0RIS10, SSP0IC10, SSP0DMA10, SSP0CFG11, SSP0CTRL11, SSP0DAT11, SSP0DRV11, SSP0INT11","CT32B0, CT32B1, CT16B0, CT16B1, MIR, IF, IFS, IFC, IEN, CFG0, CFG1, CFG2, CFG3, CT32B0_TIMING, CT32B1_TIMING, CT16B0_TIMING, CT16B1_TIMING, PRS0, PRS1, DMAREQ0, DMAREQ1, DMAREQ2, DMAREQ3, DMAREQ4, DMAREQ5, DMAREQ6, DMAREQ7, DMAREQ8, DMAREQ9, DMAREQ10, DMAREQ11, DMAREQ12, DMAREQ13, DMAREQ14, DMAREQ15, DMAREQ16, DMAREQ17, DMAREQ18, DMAREQ19, DMAREQ20, DMAREQ21, DMAREQ22, DMAREQ23, DMAREQ24, DMAREQ25, DMAREQ26, DMAREQ27, DMAREQ28, DMAREQ29, DMAREQ30, DMAREQ31, DMAREQ32, DMAREQ33, DMAREQ34, DMAREQ35, DMAREQ36, DMAREQ37, DMAREQ38, DMAREQ39, DMAREQ40, DMAREQ41, DMAREQ42, DMAREQ43, DMAREQ44, DMAREQ45, DMAREQ46, DMAREQ47, DMAREQ48, DMAREQ49, DMAREQ50, DMAREQ51, DMAREQ52, DMAREQ53, DMAREQ54, DMAREQ55, DMAREQ56, DMAREQ57, DMAREQ58, DMAREQ59, DMAREQ60, DMAREQ61, DMAREQ62, DMAREQ63, DMAREQ64, DMAREQ65, DMAREQ66, DMAREQ67, DMAREQ68, DMAREQ69, DMAREQ70, DMAREQ71, DMAREQ72, DMAREQ73, DMAREQ74, DMAREQ75, DMAREQ76, DMAREQ77, DMAREQ78, DMAREQ79, DMAREQ80, DMAREQ81, DMAREQ82, DMAREQ83, DMAREQ84, DMAREQ85, DMAREQ86, DMAREQ87, DMAREQ88, DMAREQ89, DMAREQ90, DMAREQ91, DMAREQ92, DMAREQ93, DMAREQ94, DMAREQ95, DMAREQ","SYSCTL, SSP0CFG, SSP0CTRL, SSP0DAT, SSP0DRV, SSP0INT, SSP0IM, SSP0MIS, SSP0RIS, SSP0IC, SSP0DMA, SSP0CFG1, SSP0CTRL1, SSP0DAT1, SSP0DRV1, SSP0INT1, SSP0IM1, SSP0MIS1, SSP0RIS1, SSP0IC1, SSP0DMA1, SSP0CFG2, SSP0CTRL2, SSP0DAT2, SSP0DRV2, SSP0INT2, SSP0IM2, SSP0MIS2, SSP0RIS2, SSP0IC2, SSP0DMA2, SSP0CFG3, SSP0CTRL3, SSP0DAT3, SSP0DRV3, SSP0INT3, SSP0IM3, SSP0MIS3, SSP0RIS3, SSP0IC3, SSP0DMA3, SSP0CFG4, SSP0CTRL4, SSP0DAT4, SSP0DRV4, SSP0INT4, SSP0IM4, SSP0MIS4, SSP0RIS4, SSP0IC4, SSP0DMA4, SSP0CFG5, SSP0CTRL5, SSP0DAT5, SSP0DRV5, SSP0INT5, SSP0IM5, SSP0MIS5, SSP0RIS5, SSP0IC5, SSP0DMA5, SSP0CFG6, SSP0CTRL6, SSP0DAT6, SSP0DRV6, SSP0INT6, SSP0IM6, SSP0MIS6, SSP0RIS6, SSP0IC6, SSP0DMA6, SSP0CFG7, SSP0CTRL7, SSP0DAT7, SSP0DRV7, SSP0INT7, SSP0IM7, SSP0MIS7, SSP0RIS7, SSP0IC7, SSP0DMA7, SSP0CFG8, SSP0CTRL8, SSP0DAT8, SSP0DRV8, SSP0INT8, SSP0IM8, SSP0MIS8, SSP0RIS8, SSP0IC8, SSP0DMA8, SSP0CFG9, SSP0CTRL9, SSP0DAT9, SSP0DRV9, SSP0INT9, SSP0IM9, SSP0MIS9, SSP0RIS9, SSP0IC9, SSP0DMA9, SSP0CFG10, SSP0CTRL10, SSP0DAT10, SSP0DRV10, SSP0INT10, SSP0IM10, SSP0MIS10, SSP0RIS10, SSP0IC10, SSP0DMA10, SSP0CFG11, SSP0CTRL11, SSP0DAT11, SSP0DRV11, SSP0INT11","CT32B0, CT32B1, CT16B0, CT16B1, MIR, IF, IFS, IFC, IEN, CFG0, CFG1, CFG2, CFG3, CT32B0_TIMING, CT32B1_TIMING, CT16B0_TIMING, CT16B1_TIMING, PRS0, PRS1, DMAREQ0, DMAREQ1, DMAREQ2, DMAREQ3, DMAREQ4, DMAREQ5, DMAREQ6, DMAREQ7, DMAREQ8, DMAREQ9, DMAREQ10, DMAREQ11, DMAREQ12, DMAREQ13, DMAREQ14, DMAREQ15, DMAREQ16, DMAREQ17, DMAREQ18, DMAREQ19, DMAREQ20, DMAREQ21, DMAREQ22, DMAREQ23, DMAREQ24, DMAREQ25, DMAREQ26, DMAREQ27, DMAREQ28, DMAREQ29, DMAREQ30, DMAREQ31, DMAREQ32, DMAREQ33, DMAREQ34, DMAREQ35, DMAREQ36, DMAREQ37, DMAREQ38, DMAREQ39, DMAREQ40, DMAREQ41, DMAREQ42, DMAREQ43, DMAREQ44, DMAREQ45, DMAREQ46, DMAREQ47, DMAREQ48, DMAREQ49, DMAREQ50, DMAREQ51, DMAREQ52, DMAREQ53, DMAREQ54, DMAREQ55, DMAREQ56, DMAREQ57, DMAREQ58, DMAREQ59, DMAREQ60, DMAREQ61, DMAREQ62, DMAREQ63, DMAREQ64, DMAREQ65, DMAREQ66, DMAREQ67, DMAREQ68, DMAREQ69, DMAREQ70, DMAREQ71, DMAREQ72, DMAREQ73, DMAREQ74, DMAREQ75, DMAREQ76, DMAREQ77, DMAREQ78, DMAREQ79, DMAREQ80, DMAREQ81, DMAREQ82, DMAREQ83, DMAREQ84, DMAREQ85, DMAREQ86, DMAREQ87, DMAREQ88, DMAREQ89, DMAREQ90, DMAREQ91, DMAREQ92, DMAREQ93, DMAREQ94, DMAREQ95, DMAREQ",0.5943639,0.5943639,0.4799883,0.4799883
lpc1102_04,What is the description of MIS register from SPI0 peripheral for LPC1102_04 microcontroller?,Masked Interrupt Status Register,SSP0MIS register (0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"GPIOnMIS register (GPIO0MIS, address 0x5000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",SSP0MIS register (0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"GPIOnMIS register (GPIO0MIS, address 0x5000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",0.23433322,0.23433322,0.29606766,0.29606766
lpc1102_04,What is the description of PE field from LSR register from UART peripheral for LPC1102_04 microcontroller?,"Parity Error. When the parity bit of a received character is in the wrong state, a parity error occurs. A LSR read clears LSR[2]. Time of parity error detection is dependent on FCR[0]. Note: A parity error is associated with the character at the top of the UART RBR FIFO.",Parity Error Status.,Parity Error.,Parity Error Status.,Parity Error.,0.52857244,0.52857244,0.50053436,0.50053436
lpc1102_04,What is the description of GPIO1 peripheral for LPC1102_04 microcontroller?,General Purpose I/O (GPIO) ,GPIO1 peripheral for LPC1102_04 microcontroller.,GPIO1 peripheral.,GPIO1 peripheral for LPC1102_04 microcontroller.,GPIO1 peripheral.,0.29543394,0.29543394,0.45942712,0.45942712
lpc1102_04,What is the description of IEV6 field from IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register IS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS , rising edges or HIGH level on pin PIOn_x trigger an interrupt.",0x5004 0016) bit description . . . . . . 104,Interrupt Event 6 Enable,0x5004 0016) bit description . . . . . . 104,Interrupt Event 6 Enable,0.25005144,0.25005144,0.4609294,0.4609294
lpc1102_04,What is the bit_width of RTRIS field from RIS register from SPI0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of MAINCLKSEL register from SYSCON peripheral for LPC1102_04 microcontroller?,0x70,0x4004 8000,0x4004 8000,0x4004 8000,0x4004 8000,0.64156175,0.64156175,0.64156175,0.64156175
lpc1102_04,List all the fields of DLL register from UART peripheral for LPC1102_04 microcontroller.,DLLSB,"DLL, DLFV, DLF, DLFINC, DLFDEC, DLFREC, DLFRECINC, DLFRECDEC, DLFRECDECINC, DLFRECDECDEC, DLFRECDECDECINC, DLFRECDECDECDEC, DLFRECDECDECDECINC, DLFRECDECDECDECDEC, DLFRECDECDECDECDECINC, DLFRECDECDECDECDECDEC, DLFRECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDEC","DIVVAL, DIVVALH, DIVVALL, DIVVALM, DIVVALB, DIVVALT, DIVVALP, DIVVALA, DIVVAL9, DIVVAL8, DIVVAL7, DIVVAL6, DIVVAL5, DIVVAL4, DIVVAL3, DIVVAL2, DIVVAL1, DIVVAL0, DIVVAL32, DIVVAL16, DIVVAL8192, DIVVAL32768, DIVVAL1048576, DIVVAL2097152, DIVVAL4194304, DIVVAL8388608, DIVVAL16777216, DIVVAL33554432, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL107","DLL, DLFV, DLF, DLFINC, DLFDEC, DLFREC, DLFRECINC, DLFRECDEC, DLFRECDECINC, DLFRECDECDEC, DLFRECDECDECINC, DLFRECDECDECDEC, DLFRECDECDECDECINC, DLFRECDECDECDECDEC, DLFRECDECDECDECDECINC, DLFRECDECDECDECDECDEC, DLFRECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECDEC, DLFRECDECDECDECDECDECDECDECDECDECDECDECDECDECDECDECINC, DLFRECDEC","DIVVAL, DIVVALH, DIVVALL, DIVVALM, DIVVALB, DIVVALT, DIVVALP, DIVVALA, DIVVAL9, DIVVAL8, DIVVAL7, DIVVAL6, DIVVAL5, DIVVAL4, DIVVAL3, DIVVAL2, DIVVAL1, DIVVAL0, DIVVAL32, DIVVAL16, DIVVAL8192, DIVVAL32768, DIVVAL1048576, DIVVAL2097152, DIVVAL4194304, DIVVAL8388608, DIVVAL16777216, DIVVAL33554432, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL1073741824, DIVVAL536870912, DIVVAL268435456, DIVVAL10695475, DIVVAL53481936, DIVVAL269128906, DIVVAL107",0.4042477,0.4042477,0.10718126,0.10718126
lpc1102_04,What is the description of MR1S field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.,Stop on MR1: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR1 matches the TC.,Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.,Stop on MR1: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR1 matches the TC.,Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.,0.99687093,0.99687093,0.9999999,0.9999999
lpc1102_04,What is the description of DATA9 field from DATA register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Logic levels for pins PIOn_0 to PIOn_11. HIGH = 1, LOW = 0.",DATA9 bit description . . . . . . . . . . . . . . 103,DATA9: GPIO Data Register (DATA9),DATA9 bit description . . . . . . . . . . . . . . 103,DATA9: GPIO Data Register (DATA9),0.18317726,0.18317726,0.2680384,0.2680384
lpc1102_04,What is the bit_offset of MR2I field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,6,12,12,12,12,0.76992726,0.76992726,0.76992726,0.76992726
lpc1102_04,What is the description of V_VREF field from DR1 register from ADC peripheral for LPC1102_04 microcontroller?,"When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.","V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.",V_VREF,"V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.",V_VREF,0.9279204,0.9279204,0.4023384,0.4023384
lpc1102_04,What is the bit_width of MR0S field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of PC register from CT16B1 peripheral for LPC1102_04 microcontroller?,"Prescale Counter (PC). The 16-bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.",PC,PC Register (PC),PC,PC Register (PC),0.37997228,0.37997228,0.5456169,0.5456169
lpc1102_04,What is the description of SYSPLL_PD field from PDRUNCFG register from SYSCON peripheral for LPC1102_04 microcontroller?,System PLL power-down,Power down system PLL.,Power down system PLL.,Power down system PLL.,Power down system PLL.,0.8766333,0.8766333,0.8766333,0.8766333
lpc1102_04,What is the description of RFF field from SR register from SPI0 peripheral for LPC1102_04 microcontroller?,"Receive FIFO Full. This bit is 1 if the Receive FIFO is full, 0 if not.",RX FIFO Full,RX FIFO Full Flag.,RX FIFO Full,RX FIFO Full Flag.,0.5689049,0.5689049,0.47109324,0.47109324
lpc1102_04,What is the address_offset of MR1 register from CT32B0 peripheral for LPC1102_04 microcontroller?,0x1c,0x1000,0x1000,0x1000,0x1000,0.7113173,0.7113173,0.7113173,0.7113173
lpc1102_04,What is the description of APRPIO0_0 field from STARTAPRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,Edge select for start logic input PIO0_0,PIO0_0 APORT0 Pin 0 Enable,PIO0_0 APORT Enable.,PIO0_0 APORT0 Pin 0 Enable,PIO0_0 APORT Enable.,0.43472075,0.43472075,0.41833377,0.41833377
lpc1102_04,What is the bit_offset of CAPPIO0_11 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_width of RAWST3 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of SW0_31_0 field from FMSW0 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Word 0 of 128-bit signature (bits 31 to 0).,SW0[31:0] Word 0 of 128-bit signature (bits 31 to 0).,SW0[31:0] Word 0 of 128-bit signature (bits 31 to 0).,SW0[31:0] Word 0 of 128-bit signature (bits 31 to 0).,SW0[31:0] Word 0 of 128-bit signature (bits 31 to 0).,0.8234486,0.8234486,0.8234486,0.8234486
lpc1102_04,What is the bit_offset of FLASH_PD field from PDAWAKECFG register from SYSCON peripheral for LPC1102_04 microcontroller?,2,31,2,31,2,0.54487383,0.54487383,1.0000002,1.0000002
lpc1102_04,What is the bit_offset of EXTRST field from SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller?,1,0x04,0x10048024,0x04,0x10048024,0.41360447,0.41360447,0.35019946,0.35019946
lpc1102_04,What is the description of RSRPIO0_8 field from STARTRSRP0CLR register from SYSCON peripheral for LPC1102_04 microcontroller?,Start signal reset for start logic input PIO0_8,RSRPIO0_8,RSPIO0_8,RSRPIO0_8,RSPIO0_8,0.2616673,0.2616673,0.19485211,0.19485211
lpc1102_04,What is the description of DATA3 field from DATA register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Logic levels for pins PIOn_0 to PIOn_11. HIGH = 1, LOW = 0.",0x4004 0008) bit description . . . . . . . . . . . . . . 103,DATA3 Register (DATA3),0x4004 0008) bit description . . . . . . . . . . . . . . 103,DATA3 Register (DATA3),0.22999153,0.22999153,0.103701636,0.103701636
lpc1102_04,What is the bit_width of ENA field from MAINCLKUEN register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of TC field from TC register from CT16B0 peripheral for LPC1102_04 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of RDR field from LSR register from UART peripheral for LPC1102_04 microcontroller?,Receiver Data Ready. LSR[0] is set when the RBR holds an unread character and is cleared when the UART RBR FIFO is empty.,RDR Receiver Data Ready:U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.,RDR Receiver Data Ready:U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.,RDR Receiver Data Ready:U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.,RDR Receiver Data Ready:U0LSR[0] is set when the U0RBR holds 0 an unread character and is cleared when the UART RBR FIFO is empty.,0.78395486,0.78395486,0.78395486,0.78395486
lpc1102_04,What is the bit_offset of RXLIE field from IER register from UART peripheral for LPC1102_04 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,What is the description of WDTOSCCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Watchdog oscillator control,Watchdog oscillatorcontrol register,Watchdog oscillatorcontrol register,Watchdog oscillatorcontrol register,Watchdog oscillatorcontrol register,0.8381911,0.8381911,0.8381911,0.8381911
lpc1102_04,What is the description of MASK10 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,GPIO interrupt mask register,MASK10 Mask for Interrupt 10.,GPIO interrupt mask register,MASK10 Mask for Interrupt 10.,0.61265945,0.61265945,0.629575,0.629575
lpc1102_04,What is the address_offset of PC register from CT32B1 peripheral for LPC1102_04 microcontroller?,0x10,0x4004 800c,0x4004 800c,0x4004 800c,0x4004 800c,0.6352886,0.6352886,0.6352886,0.6352886
lpc1102_04,What is the base address of PMU peripheral for LPC1102_04 microcontroller?,0x40038000,0x40038000,0x40038000,0x40038000,0x40038000,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of BYPASS field from SYSOSCCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Bypass system oscillator,BYPASS,Bypass the oscillator.,BYPASS,Bypass the oscillator.,0.41423985,0.41423985,0.7884717,0.7884717
lpc1102_04,What is the bit_offset of EM3 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,3,0x30,12,0x30,12,0.38308805,0.38308805,0.65279293,0.65279293
lpc1102_04,What is the bit_width of HYS field from PIO1_7 register from IOCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of RAWST9 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,Sets Raw Interrupt Status for Port 9.,Raw Status of Port 9.,Sets Raw Interrupt Status for Port 9.,Raw Status of Port 9.,0.6331638,0.6331638,0.3285525,0.3285525
lpc1102_04,What is the description of IBE1 field from IBE register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,Input Buffer Enable for PIO1_1 Pin.,"I/O Control Enable for PIO1_1. When 0, the I/O control is disabled. When 1, the I/O control is enabled.",Input Buffer Enable for PIO1_1 Pin.,"I/O Control Enable for PIO1_1. When 0, the I/O control is disabled. When 1, the I/O control is enabled.",0.39418697,0.39418697,0.50532603,0.50532603
lpc1102_04,What is the description of PRESETCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Peripheral reset control,Peripheral reset control register,Peripheral reset control register,Peripheral reset control register,Peripheral reset control register,0.8825081,0.8825081,0.8825081,0.8825081
lpc1102_04,What is the bit_offset of SW3_127_96 field from FMSW3 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,0,96,96,96,96,0.41865373,0.41865373,0.41865373,0.41865373
lpc1102_04,What is the bit_width of WDEN field from WDMOD register from WWDT peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of MR1 register from CT16B0 peripheral for LPC1102_04 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc1102_04,What is the description of ISENSE9 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration for GPIO1 Pin 9.,5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration for GPIO1 Pin 9.,0.104565814,0.104565814,0.4144019,0.4144019
lpc1102_04,What is the bit_width of MR1R field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc1102_04,What is the bit_width of EM1 field from EMR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,2,16,2,16,0.80541563,0.80541563,0.4854614,0.4854614
lpc1102_04,What is the bit_offset of MS field from CR1 register from SPI0 peripheral for LPC1102_04 microcontroller?,2,1,15,1,15,0.80541563,0.80541563,0.51618814,0.51618814
lpc1102_04,What is the description of PR register from CT16B0 peripheral for LPC1102_04 microcontroller?,"Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.",TMR16B0PR,PR,TMR16B0PR,PR,0.29635417,0.29635417,0.34747106,0.34747106
lpc1102_04,What is the size of IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,32,0x4004 0004) bit description . . . . . . 104,0x4004 0004,0x4004 0004) bit description . . . . . . 104,0x4004 0004,0.3380261,0.3380261,0.3353931,0.3353931
lpc1102_04,What is the description of SWDIO_PIO1_3 register from IOCON peripheral for LPC1102_04 microcontroller?,I/O configuration for pin SWDIO/PIO1_3/AD4/CT32B1_MAT2,"IOCON_SWDIO_PIO1_3 register (IOCON_SWDIO_PIO1_3, address 0x4004 4090) bit description","SWDIO_PIO1_3 register (SWDIO_PIO1_3, address 0x4004 4090) bit description","IOCON_SWDIO_PIO1_3 register (IOCON_SWDIO_PIO1_3, address 0x4004 4090) bit description","SWDIO_PIO1_3 register (SWDIO_PIO1_3, address 0x4004 4090) bit description",0.57091534,0.57091534,0.61362624,0.61362624
lpc1102_04,What is the bit_offset of DATA0 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,0,0x4001 8000,0x4001 8000,0x4001 8000,0x4001 8000,0.37905318,0.37905318,0.37905318,0.37905318
lpc1102_04,What is the description of FUNC field from PIO1_7 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,What is the address_offset of SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller?,0x30,0x030,0x030,0x030,0x030,0.9402463,0.9402463,0.9402463,0.9402463
lpc1102_04,What is the bit_offset of EM0 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,0,0,0x0,0,0x0,1.0000001,1.0000001,0.7222648,0.7222648
lpc1102_04,What is the size of STARTRSRP0CLR register from SYSCON peripheral for LPC1102_04 microcontroller?,32,0x20C,0x20C,0x20C,0x20C,0.3815095,0.3815095,0.3815095,0.3815095
lpc1102_04,What is the description of EM3 field from EMR register from CT32B0 peripheral for LPC1102_04 microcontroller?,"External Match 3. This bit reflects the state of output CT32Bn_MAT3, whether or not this output is connected to its pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. This bit is driven to the CT32B0_MAT3/CT16B1_MAT3 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).",00,0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x000000,00,0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x00000002 0x000000,0.14333501,0.14333501,0.2905041,0.2905041
lpc1102_04,What is the bit_offset of DATA11 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_offset of CAPPIO0_10 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of TER register from UART peripheral for LPC1102_04 microcontroller?,32,0x4004 0014,0x4004 0014,0x4004 0014,0x4004 0014,0.3071385,0.3071385,0.3071385,0.3071385
lpc1102_04,What is the bit_width of MASK5 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of IO11 field from DIR register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of DCTRL field from RS485CTRL register from UART peripheral for LPC1102_04 microcontroller?,4,0x10,10,0x10,10,0.34322658,0.34322658,0.6570035,0.6570035
lpc1102_04,What is the bit_offset of THR field from THR register from UART peripheral for LPC1102_04 microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
lpc1102_04,What is the address_offset of PR register from CT16B0 peripheral for LPC1102_04 microcontroller?,0xc,0x044,0x040,0x044,0x040,0.6324166,0.6324166,0.67667025,0.67667025
lpc1102_04,What is the bit_offset of RAWST3 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,3,11,12,11,12,0.59858125,0.59858125,0.65279293,0.65279293
lpc1102_04,What is the bit_width of MASK4 field from MIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of SIG_DONE field from FMSTAT register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,"When 1, a previously started signature generation has completed. See FMSTATCLR register description for clearing this flag.",SIG_DONE_CLR Writing a 1 to this bits clears the signature generation 0 completion flag (SIG_DONE) in the FMSTAT register.,SIG_DONE,SIG_DONE_CLR Writing a 1 to this bits clears the signature generation 0 completion flag (SIG_DONE) in the FMSTAT register.,SIG_DONE,0.73324215,0.73324215,0.18878186,0.18878186
lpc1102_04,What is the bit_offset of DATA3 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,3,0x4001 4004,128,0x4001 4004,128,0.20466152,0.20466152,0.45683825,0.45683825
lpc1102_04,What is the size of MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the address_offset of WDTV register from WWDT peripheral for LPC1102_04 microcontroller?,0xc,0x4000400c,0x4000400c,0x4000400c,0x4000400c,0.6514033,0.6514033,0.6514033,0.6514033
lpc1102_04,What is the description of DR register from SPI0 peripheral for LPC1102_04 microcontroller?,"Data Register. Writes fill the transmit FIFO, and reads empty the receive FIFO.",SPI/SSP Data Register (SSP0DR - address 0x4004 0008) bit description . . . . . . . . . . . . . . 103,Data Register (DR). The data register is read/write.,SPI/SSP Data Register (SSP0DR - address 0x4004 0008) bit description . . . . . . . . . . . . . . 103,Data Register (DR). The data register is read/write.,0.4519577,0.4519577,0.6731266,0.6731266
lpc1102_04,List all the fields of PCON register from PMU peripheral for LPC1102_04 microcontroller.,SLEEPFLAG,"PERDIS, PEREN, PEROUTEN, PEROUTCLKEN, PEROUTSEL, PEROUTSEL0, PEROUTSEL1, PEROUTSEL2, PEROUTSEL3, PEROUTSEL4, PEROUTSEL5, PEROUTSEL6, PEROUTSEL7, PEROUTSEL8, PEROUTSEL9, PEROUTSEL10, PEROUTSEL11, PEROUTSEL12, PEROUTSEL13, PEROUTSEL14, PEROUTSEL15, PEROUTSEL16, PEROUTSEL17, PEROUTSEL18, PEROUTSEL19, PEROUTSEL20, PEROUTSEL21, PEROUTSEL22, PEROUTSEL23, PEROUTSEL24, PEROUTSEL25, PEROUTSEL26, PEROUTSEL27, PEROUTSEL28, PEROUTSEL29, PEROUTSEL30, PEROUTSEL31, PEROUTSEL32, PEROUTSEL33, PEROUTSEL34, PEROUTSEL35, PEROUTSEL36, PEROUTSEL37, PEROUTSEL38, PEROUTSEL39, PEROUTSEL40, PEROUTSEL41, PEROUTSEL42, PEROUTSEL43, PEROUTSEL44, PEROUTSEL45, PEROUTSEL46, PEROUTSEL47, PEROUTSEL48, PEROUTSEL49, PEROUTSEL50, PEROUTSEL51, PEROUTSEL52, PEROUTSEL53, PEROUTSEL54, PEROUTSEL55, PEROUTSEL56, PEROUTSEL57, PEROUTSEL58, PEROUTSEL59, PEROUTSEL60, PEROUTSEL61, PEROUTSEL62, PEROUTSEL63, PEROUTSEL64, PEROUTSEL65, PEROUTSEL66, PEROUTSEL67, PEROUTSEL68, PEROUTSEL69, PEROUTSEL70, PEROUTSEL71, PEROUTSEL72, PEROUTSEL73, PEROUTSEL74, PEROUTSEL75, PEROUTSEL76, PEROUTSEL77, PEROUTSEL78, PEROUTSEL79, PEROUTSEL80, PEROUTSEL81, PEROUTSEL82, PEROUTSEL83, PEROUTSEL84, PEROUTSEL85, PEROUTSEL86, PEROUTSEL87, PEROUTSEL88, PEROUTSEL89, PEROUTSEL90, PEROUTSEL91, PEROUTSEL92, PEROUTSEL93,","PEREN, PERREN, PFEN, PFALEN, PWRMODE, PWRUPCTRL, PWRUPINTEN, PWRUPACK, PWRUPTRIG, PWRUPSTAT, PWRUPREQ, PWRUPREQCLR, PWRUPREQSET, PWRUPREQTOG, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTO","PERDIS, PEREN, PEROUTEN, PEROUTCLKEN, PEROUTSEL, PEROUTSEL0, PEROUTSEL1, PEROUTSEL2, PEROUTSEL3, PEROUTSEL4, PEROUTSEL5, PEROUTSEL6, PEROUTSEL7, PEROUTSEL8, PEROUTSEL9, PEROUTSEL10, PEROUTSEL11, PEROUTSEL12, PEROUTSEL13, PEROUTSEL14, PEROUTSEL15, PEROUTSEL16, PEROUTSEL17, PEROUTSEL18, PEROUTSEL19, PEROUTSEL20, PEROUTSEL21, PEROUTSEL22, PEROUTSEL23, PEROUTSEL24, PEROUTSEL25, PEROUTSEL26, PEROUTSEL27, PEROUTSEL28, PEROUTSEL29, PEROUTSEL30, PEROUTSEL31, PEROUTSEL32, PEROUTSEL33, PEROUTSEL34, PEROUTSEL35, PEROUTSEL36, PEROUTSEL37, PEROUTSEL38, PEROUTSEL39, PEROUTSEL40, PEROUTSEL41, PEROUTSEL42, PEROUTSEL43, PEROUTSEL44, PEROUTSEL45, PEROUTSEL46, PEROUTSEL47, PEROUTSEL48, PEROUTSEL49, PEROUTSEL50, PEROUTSEL51, PEROUTSEL52, PEROUTSEL53, PEROUTSEL54, PEROUTSEL55, PEROUTSEL56, PEROUTSEL57, PEROUTSEL58, PEROUTSEL59, PEROUTSEL60, PEROUTSEL61, PEROUTSEL62, PEROUTSEL63, PEROUTSEL64, PEROUTSEL65, PEROUTSEL66, PEROUTSEL67, PEROUTSEL68, PEROUTSEL69, PEROUTSEL70, PEROUTSEL71, PEROUTSEL72, PEROUTSEL73, PEROUTSEL74, PEROUTSEL75, PEROUTSEL76, PEROUTSEL77, PEROUTSEL78, PEROUTSEL79, PEROUTSEL80, PEROUTSEL81, PEROUTSEL82, PEROUTSEL83, PEROUTSEL84, PEROUTSEL85, PEROUTSEL86, PEROUTSEL87, PEROUTSEL88, PEROUTSEL89, PEROUTSEL90, PEROUTSEL91, PEROUTSEL92, PEROUTSEL93,","PEREN, PERREN, PFEN, PFALEN, PWRMODE, PWRUPCTRL, PWRUPINTEN, PWRUPACK, PWRUPTRIG, PWRUPSTAT, PWRUPREQ, PWRUPREQCLR, PWRUPREQSET, PWRUPREQTOG, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTOGCLR, PWRUPREQTOGSET, PWRUPREQTO",0.05947908,0.05947908,0.17770812,0.17770812
lpc1102_04,What is the description of RAWST3 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,PR3 Raw Interrupt Status (RIS) Register (GPIO1PR3),RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,PR3 Raw Interrupt Status (RIS) Register (GPIO1PR3),0.95945054,0.95945054,0.5457083,0.5457083
lpc1102_04,What is the bit_offset of OVERRUN field from DR0 register from ADC peripheral for LPC1102_04 microcontroller?,30,6,15,6,15,0.6318113,0.6318113,0.7203963,0.7203963
lpc1102_04,What is the description of EMC1 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,External Match Control 1. Determines the functionality of External Match 1.,EMC1 External Match Enable 1/0,"EMC1: Enable Match Channel 1. When set, the match channel 1 is enabled.",EMC1 External Match Enable 1/0,"EMC1: Enable Match Channel 1. When set, the match channel 1 is enabled.",0.5951798,0.5951798,0.55945295,0.55945295
lpc1102_04,What is the bit_offset of MATCH field from MR0 register from CT16B0 peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of DATA8 field from DATA register from GPIO0 peripheral for LPC1102_04 microcontroller?,8,0x8,0x08,0x8,0x08,0.6186247,0.6186247,0.51874405,0.51874405
lpc1102_04,What is the size of WDTCLKUEN register from SYSCON peripheral for LPC1102_04 microcontroller?,32,1,1,1,1,0.49268645,0.49268645,0.49268645,0.49268645
lpc1102_04,List all the fields of UARTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller.,DIV,"DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH,","DIVSEL, DIV, FRAC, DIVVAL, DIVVALH, DIVVALM, DIVVALL, DIVVALHM, DIVVALLM, DIVVALLL, DIVVALLLM, DIVVALLLLM, DIVVALLLLL, DIVVALLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLL","DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH, DIVVALHVALL, DIVVALLVALL, DIVVALHVALH, DIVVALLVALH,","DIVSEL, DIV, FRAC, DIVVAL, DIVVALH, DIVVALM, DIVVALL, DIVVALHM, DIVVALLM, DIVVALLL, DIVVALLLM, DIVVALLLLM, DIVVALLLLL, DIVVALLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLLLLLM, DIVVALLL",0.2512084,0.2512084,0.36827338,0.36827338
lpc1102_04,What is the bit_width of PWMEN2 field from PWMC register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,List all the fields of PWMC register from CT16B1 peripheral for LPC1102_04 microcontroller.,"PWMEN0, PWMEN1, PWMEN2, PWMEN3","PWMINV, PWMLD, PWMALD, PWMBLD, PWMA, PWMB, PWMC, PWMDIS, PWMPOL, PWMPRS, PWMET, PWMET0, PWMET1, PWMET2, PWMET3, PWMET4, PWMET5, PWMET6, PWMET7, PWMET8, PWMET9, PWMET10, PWMET11, PWMET12, PWMET13, PWMET14, PWMET15, PWMET16, PWMETUPD, PWMET0UPD, PWMET1UPD, PWMET2UPD, PWMET3UPD, PWMET4UPD, PWMET5UPD, PWMET6UPD, PWMET7UPD, PWMET8UPD, PWMET9UPD, PWMET10UPD, PWMET11UPD, PWMET12UPD, PWMET13UPD, PWMET14UPD, PWMET15UPD, PWMET16UPD, PWMETCLR, PWMET0CLR, PWMET1CLR, PWMET2CLR, PWMET3CLR, PWMET4CLR, PWMET5CLR, PWMET6CLR, PWMET7CLR, PWMET8CLR, PWMET9CLR, PWMET10CLR, PWMET11CLR, PWMET12CLR, PWMET13CLR, PWMET14CLR, PWMET15CLR, PWMET16CLR, PWMETSET, PWMET0SET, PWMET1SET, PWMET2SET, PWMET3SET, PWMET4SET, PWMET5SET, PWMET6SET, PWMET7SET, PWMET8SET, PWMET9SET, PWMET10SET, PWMET11SET, PWMET12SET, PWMET13SET, PWMET14SET, PWMET15SET, PWMET16SET, PWMETTOG, PWMET0TOG, PWMET1TOG, PWMET2TOG, PWMET3TOG, PWMET4TOG, PWMET5TOG, PWMET6TOG, PWMET7TOG, PWMET8TOG, PWMET9TOG, PWMET10TOG, PWMET11TOG, PWMET12TOG, PWMET13TOG, PWMET14TOG, PWMET15TOG, PWMET16TOG, PWMETUPD, PWMET0UPD, PWMET1UPD, PW","PR, PC, MCR, MR0, MR1, MR2, MR3, MR3S, MCTRL, STOP, START, PRS, PRESC, MOD, MASK, MDOA, MDOB, MDOC, MDOD, MDOE, MDOF, MDOG, MDOH, MDOI, MDOJ, MDOK, MDOL, MDOM, MDOM, MDON, MDOO, MDOP, MDOQ, MDOR, MDOS, MDOT, MDOU, MDOV, MDOW, MDOX, MDOY, MDOZ, MDOAA, MDOAB, MDOAC, MDOAD, MDOAE, MDOAF, MDOAG, MDOAH, MDOAI, MDOAJ, MDOAK, MDOAL, MDOAM, MDOAN, MDOAO, MDOAP, MDOAQ, MDOAR, MDOAS, MDOAT, MDOAU, MDOAV, MDOAW, MDOAX, MDOAY, MDOAZ, MDOBA, MDOBB, MDOBC, MDOBD, MDOBE, MDOBF, MDOBG, MDOBH, MDOBI, MDOBJ, MDOBK, MDOBL, MDOBM, MDOBN, MDOBO, MDOBP, MDOBQ, MDOBR, MDOBS, MDOBT, MDOBU, MDOBV, MDOBW, MDOBX, MDOBY, MDOBZ, MDOCA, MDOCB, MDOCC, MDOCD, MDOCE, MDOCF, MDOCG, MDOCH, MDOCI, MDOCJ, MDOCK, MDOCL, MDOCM, MDOCN, MDOCO, MDOCP, MDOCQ, MDOCR, MDOCS, MDOCT, MDOCU, MDOCV, MDOCW, MDOCX, MDOCY, MDOCZ, MDODA, MDODB, MDODC, MDODD, MDODE, MDODF, MDODG, MDODH, MDODI, MDODJ, MDODK, MDODL, MDODM, MDODN, MDODO, MDODP, MDODQ, MDODR, MDODS, MDODT, MDODU, MDODV, MDODW, MDODX, MDODY, MDODZ, MDOEA, MDOEB, MDOEC, MDOED, MDOEE, MDOEF, MDOEG, MDOEH, MDOEI, MDOEJ, MDOEK, MDOEL, MDOEM, MDOEN, MDOEO, MDOEP, MDOEQ, MDOER, MDOES, MDOET, MDOEU, MDOEV, MDOEW, MDOEX, MDOEY, MDOEZ, MDOFA, MDOFB, MDOFC, MDOFD, MDOFE, MDOFF, MDOFG, MDOFH, MDOFI, MDOFJ, MDOFK, MDO","PWMINV, PWMLD, PWMALD, PWMBLD, PWMA, PWMB, PWMC, PWMDIS, PWMPOL, PWMPRS, PWMET, PWMET0, PWMET1, PWMET2, PWMET3, PWMET4, PWMET5, PWMET6, PWMET7, PWMET8, PWMET9, PWMET10, PWMET11, PWMET12, PWMET13, PWMET14, PWMET15, PWMET16, PWMETUPD, PWMET0UPD, PWMET1UPD, PWMET2UPD, PWMET3UPD, PWMET4UPD, PWMET5UPD, PWMET6UPD, PWMET7UPD, PWMET8UPD, PWMET9UPD, PWMET10UPD, PWMET11UPD, PWMET12UPD, PWMET13UPD, PWMET14UPD, PWMET15UPD, PWMET16UPD, PWMETCLR, PWMET0CLR, PWMET1CLR, PWMET2CLR, PWMET3CLR, PWMET4CLR, PWMET5CLR, PWMET6CLR, PWMET7CLR, PWMET8CLR, PWMET9CLR, PWMET10CLR, PWMET11CLR, PWMET12CLR, PWMET13CLR, PWMET14CLR, PWMET15CLR, PWMET16CLR, PWMETSET, PWMET0SET, PWMET1SET, PWMET2SET, PWMET3SET, PWMET4SET, PWMET5SET, PWMET6SET, PWMET7SET, PWMET8SET, PWMET9SET, PWMET10SET, PWMET11SET, PWMET12SET, PWMET13SET, PWMET14SET, PWMET15SET, PWMET16SET, PWMETTOG, PWMET0TOG, PWMET1TOG, PWMET2TOG, PWMET3TOG, PWMET4TOG, PWMET5TOG, PWMET6TOG, PWMET7TOG, PWMET8TOG, PWMET9TOG, PWMET10TOG, PWMET11TOG, PWMET12TOG, PWMET13TOG, PWMET14TOG, PWMET15TOG, PWMET16TOG, PWMETUPD, PWMET0UPD, PWMET1UPD, PW","PR, PC, MCR, MR0, MR1, MR2, MR3, MR3S, MCTRL, STOP, START, PRS, PRESC, MOD, MASK, MDOA, MDOB, MDOC, MDOD, MDOE, MDOF, MDOG, MDOH, MDOI, MDOJ, MDOK, MDOL, MDOM, MDOM, MDON, MDOO, MDOP, MDOQ, MDOR, MDOS, MDOT, MDOU, MDOV, MDOW, MDOX, MDOY, MDOZ, MDOAA, MDOAB, MDOAC, MDOAD, MDOAE, MDOAF, MDOAG, MDOAH, MDOAI, MDOAJ, MDOAK, MDOAL, MDOAM, MDOAN, MDOAO, MDOAP, MDOAQ, MDOAR, MDOAS, MDOAT, MDOAU, MDOAV, MDOAW, MDOAX, MDOAY, MDOAZ, MDOBA, MDOBB, MDOBC, MDOBD, MDOBE, MDOBF, MDOBG, MDOBH, MDOBI, MDOBJ, MDOBK, MDOBL, MDOBM, MDOBN, MDOBO, MDOBP, MDOBQ, MDOBR, MDOBS, MDOBT, MDOBU, MDOBV, MDOBW, MDOBX, MDOBY, MDOBZ, MDOCA, MDOCB, MDOCC, MDOCD, MDOCE, MDOCF, MDOCG, MDOCH, MDOCI, MDOCJ, MDOCK, MDOCL, MDOCM, MDOCN, MDOCO, MDOCP, MDOCQ, MDOCR, MDOCS, MDOCT, MDOCU, MDOCV, MDOCW, MDOCX, MDOCY, MDOCZ, MDODA, MDODB, MDODC, MDODD, MDODE, MDODF, MDODG, MDODH, MDODI, MDODJ, MDODK, MDODL, MDODM, MDODN, MDODO, MDODP, MDODQ, MDODR, MDODS, MDODT, MDODU, MDODV, MDODW, MDODX, MDODY, MDODZ, MDOEA, MDOEB, MDOEC, MDOED, MDOEE, MDOEF, MDOEG, MDOEH, MDOEI, MDOEJ, MDOEK, MDOEL, MDOEM, MDOEN, MDOEO, MDOEP, MDOEQ, MDOER, MDOES, MDOET, MDOEU, MDOEV, MDOEW, MDOEX, MDOEY, MDOEZ, MDOFA, MDOFB, MDOFC, MDOFD, MDOFE, MDOFF, MDOFG, MDOFH, MDOFI, MDOFJ, MDOFK, MDO",0.60490596,0.60490596,0.40572867,0.40572867
lpc1102_04,What is the bit_width of IEV10 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc1102_04,List all the fields of WDWARNINT register from WWDT peripheral for LPC1102_04 microcontroller.,WARNINT,"WDWARNINT, WDTOFINT, WDTOFSETINT, WDTOFCLRINT, WDTOFTOGGLEINT, WDTOFEDGEINT, WDTOFEDGESETINT, WDTOFEDGECLRINT, WDTOFEDGETOGGLEINT, WDTOFEDGEEDGEINT, WDTOFEDGEEDGESETINT, WDTOFEDGEEDGECLRINT, WDTOFEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEED","WDWARNINT, WDWARNINTSET, WDWARNINTCLR, WDWARNINTTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTEN","WDWARNINT, WDTOFINT, WDTOFSETINT, WDTOFCLRINT, WDTOFTOGGLEINT, WDTOFEDGEINT, WDTOFEDGESETINT, WDTOFEDGECLRINT, WDTOFEDGETOGGLEINT, WDTOFEDGEEDGEINT, WDTOFEDGEEDGESETINT, WDTOFEDGEEDGECLRINT, WDTOFEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGETOGGLEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGESETINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGECLRINT, WDTOFEDGEEDGEEDGEEDGEEDGEEDGEEDGEEDGEED","WDWARNINT, WDWARNINTSET, WDWARNINTCLR, WDWARNINTTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTENSET, WDWARNINTENCLR, WDWARNINTENTGL, WDWARNINTEN, WDWARNINTEN",0.10661674,0.10661674,0.19293047,0.19293047
lpc1102_04,What is the description of ABTOINTCLR field from ACR register from UART peripheral for LPC1102_04 microcontroller?,Auto-baud time-out interrupt clear (write only accessible),Auto-baud time-out interrupt clear bit (write only 0 accessible),Auto-baud time-out interrupt clear bit (write only 0 accessible).,Auto-baud time-out interrupt clear bit (write only 0 accessible),Auto-baud time-out interrupt clear bit (write only 0 accessible).,0.95641196,0.95641196,0.95005584,0.95005584
lpc1102_04,What is the bit_width of MR3R field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc1102_04,What is the bit_width of EM1 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of RXRIS field from RIS register from SPI0 peripheral for LPC1102_04 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,List all the fields of DIR register from GPIO0 peripheral for LPC1102_04 microcontroller.,"IO0, IO1, IO2, IO3, IO4, IO5, IO6, IO7, IO8, IO9, IO10, IO11","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, DIR8, DIR9, DIR10, DIR11, DIR12, DIR13, DIR14, DIR15, DIR16, DIR17, DIR18, DIR19, DIR20, DIR21, DIR22, DIR23, DIR24, DIR25, DIR26, DIR27, DIR28, DIR29, DIR30, DIR31, DIR32, DIR33, DIR34, DIR35, DIR36, DIR37, DIR38, DIR39, DIR40, DIR41, DIR42, DIR43, DIR44, DIR45, DIR46, DIR47, DIR48, DIR49, DIR50, DIR51, DIR52, DIR53, DIR54, DIR55, DIR56, DIR57, DIR58, DIR59, DIR60, DIR61, DIR62, DIR63, DIR64, DIR65, DIR66, DIR67, DIR68, DIR69, DIR70, DIR71, DIR72, DIR73, DIR74, DIR75, DIR76, DIR77, DIR78, DIR79, DIR80, DIR81, DIR82, DIR83, DIR84, DIR85, DIR86, DIR87, DIR88, DIR89, DIR90, DIR91, DIR92, DIR93, DIR94, DIR95, DIR96, DIR97, DIR98, DIR99, DIR100, DIR101, DIR102, DIR103, DIR104, DIR105, DIR106, DIR107, DIR108, DIR109, DIR110, DIR111, DIR112, DIR113, DIR114, DIR115, DIR116, DIR117, DIR118, DIR119, DIR120, DIR121, DIR122, DIR123, DIR124, DIR125, DIR126, DIR127, DIR128, DIR129, DIR130, DIR131, DIR132, DIR133, DIR134, DIR135, DIR136, DIR137, DIR138, DIR139, DIR140, DIR141, DIR142, DIR143, DIR144, DIR145, DIR","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, DIR8, DIR9, DIR10, DIR11, DIR12, DIR13, DIR14, DIR15, DIR16, DIR17, DIR18, DIR19, DIR20, DIR21, DIR22, DIR23, DIR24, DIR25, DIR26, DIR27, DIR28, DIR29, DIR30, DIR31, DIR32, DIR33, DIR34, DIR35, DIR36, DIR37, DIR38, DIR39, DIR40, DIR41, DIR42, DIR43, DIR44, DIR45, DIR46, DIR47, DIR48, DIR49, DIR50, DIR51, DIR52, DIR53, DIR54, DIR55, DIR56, DIR57, DIR58, DIR59, DIR60, DIR61, DIR62, DIR63, DIR64, DIR65, DIR66, DIR67, DIR68, DIR69, DIR70, DIR71, DIR72, DIR73, DIR74, DIR75, DIR76, DIR77, DIR78, DIR79, DIR80, DIR81, DIR82, DIR83, DIR84, DIR85, DIR86, DIR87, DIR88, DIR89, DIR90, DIR91, DIR92, DIR93, DIR94, DIR95, DIR96, DIR97, DIR98, DIR99, DIR100, DIR101, DIR102, DIR103, DIR104, DIR105, DIR106, DIR107, DIR108, DIR109, DIR110, DIR111, DIR112, DIR113, DIR114, DIR115, DIR116, DIR117, DIR118, DIR119, DIR120, DIR121, DIR122, DIR123, DIR124, DIR125, DIR126, DIR127, DIR128, DIR129, DIR130, DIR131, DIR132, DIR133, DIR134, DIR135, DIR136, DIR137, DIR138, DIR139, DIR140, DIR141, DIR142, DIR143, DIR144, DIR145, DIR","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, DIR8, DIR9, DIR10, DIR11, DIR12, DIR13, DIR14, DIR15, DIR16, DIR17, DIR18, DIR19, DIR20, DIR21, DIR22, DIR23, DIR24, DIR25, DIR26, DIR27, DIR28, DIR29, DIR30, DIR31, DIR32, DIR33, DIR34, DIR35, DIR36, DIR37, DIR38, DIR39, DIR40, DIR41, DIR42, DIR43, DIR44, DIR45, DIR46, DIR47, DIR48, DIR49, DIR50, DIR51, DIR52, DIR53, DIR54, DIR55, DIR56, DIR57, DIR58, DIR59, DIR60, DIR61, DIR62, DIR63, DIR64, DIR65, DIR66, DIR67, DIR68, DIR69, DIR70, DIR71, DIR72, DIR73, DIR74, DIR75, DIR76, DIR77, DIR78, DIR79, DIR80, DIR81, DIR82, DIR83, DIR84, DIR85, DIR86, DIR87, DIR88, DIR89, DIR90, DIR91, DIR92, DIR93, DIR94, DIR95, DIR96, DIR97, DIR98, DIR99, DIR100, DIR101, DIR102, DIR103, DIR104, DIR105, DIR106, DIR107, DIR108, DIR109, DIR110, DIR111, DIR112, DIR113, DIR114, DIR115, DIR116, DIR117, DIR118, DIR119, DIR120, DIR121, DIR122, DIR123, DIR124, DIR125, DIR126, DIR127, DIR128, DIR129, DIR130, DIR131, DIR132, DIR133, DIR134, DIR135, DIR136, DIR137, DIR138, DIR139, DIR140, DIR141, DIR142, DIR143, DIR144, DIR145, DIR","DIR0, DIR1, DIR2, DIR3, DIR4, DIR5, DIR6, DIR7, DIR8, DIR9, DIR10, DIR11, DIR12, DIR13, DIR14, DIR15, DIR16, DIR17, DIR18, DIR19, DIR20, DIR21, DIR22, DIR23, DIR24, DIR25, DIR26, DIR27, DIR28, DIR29, DIR30, DIR31, DIR32, DIR33, DIR34, DIR35, DIR36, DIR37, DIR38, DIR39, DIR40, DIR41, DIR42, DIR43, DIR44, DIR45, DIR46, DIR47, DIR48, DIR49, DIR50, DIR51, DIR52, DIR53, DIR54, DIR55, DIR56, DIR57, DIR58, DIR59, DIR60, DIR61, DIR62, DIR63, DIR64, DIR65, DIR66, DIR67, DIR68, DIR69, DIR70, DIR71, DIR72, DIR73, DIR74, DIR75, DIR76, DIR77, DIR78, DIR79, DIR80, DIR81, DIR82, DIR83, DIR84, DIR85, DIR86, DIR87, DIR88, DIR89, DIR90, DIR91, DIR92, DIR93, DIR94, DIR95, DIR96, DIR97, DIR98, DIR99, DIR100, DIR101, DIR102, DIR103, DIR104, DIR105, DIR106, DIR107, DIR108, DIR109, DIR110, DIR111, DIR112, DIR113, DIR114, DIR115, DIR116, DIR117, DIR118, DIR119, DIR120, DIR121, DIR122, DIR123, DIR124, DIR125, DIR126, DIR127, DIR128, DIR129, DIR130, DIR131, DIR132, DIR133, DIR134, DIR135, DIR136, DIR137, DIR138, DIR139, DIR140, DIR141, DIR142, DIR143, DIR144, DIR145, DIR",0.24870369,0.24870369,0.24870369,0.24870369
lpc1102_04,What is the description of CLR11 field from IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be cleared (x = 0 to 11). Clears the interrupt edge detection logic. This register is write-only. The synchronizer between the GPIO and the NVIC blocks causes a delay of 2 clocks. It is recommended to add two NOPs after the clear of the interrupt edge detection logic before the exit of the interrupt service routine. 0 = No effect. 1 = Clears edge detection logic for pin PIOn_x.,CLR11 Pin State at Reset for Default Function,Clear GPIO11 Pin State.,CLR11 Pin State at Reset for Default Function,Clear GPIO11 Pin State.,0.3592213,0.3592213,0.5222908,0.5222908
lpc1102_04,What is the bit_width of CAPPIO1_3 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc1102_04,What is the description of FDR register from UART peripheral for LPC1102_04 microcontroller?,Fractional Divider Register. Generates a clock input for the baud rate divider.,"FDR register (UART0FDR, address 0x4004 0018) bit description.",Fault Detect Register (FDR). The FDR is used to detect faults in the UART.,"FDR register (UART0FDR, address 0x4004 0018) bit description.",Fault Detect Register (FDR). The FDR is used to detect faults in the UART.,0.5001363,0.5001363,0.4582913,0.4582913
lpc1102_04,What is the description of IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,Interrupt event register for port n,GPIO Interrupt Event Enable Register (GPIO1IEV),Interrupt Event Register (IEV). The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The,GPIO Interrupt Event Enable Register (GPIO1IEV),Interrupt Event Register (IEV). The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The IEV register is cleared by writing a 1 to the corresponding bit. The IEV register is used to generate an interrupt event for a pin. The,0.5108368,0.5108368,0.4438423,0.4438423
lpc1102_04,What is the description of MASK1 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,103,MASK1 Selects interrupt on pin x to be masked (x = 0 to 11).,103,MASK1 Selects interrupt on pin x to be masked (x = 0 to 11).,0.10917249,0.10917249,0.8500668,0.8500668
lpc1102_04,What is the description of IBE0 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,IBE0: Internal Pull-Up Enable 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/2,I/O Control Enable for SSP0.,IBE0: Internal Pull-Up Enable 0/1/2/3/4/5/6/7/8/9/10/11/12/13/14/15/16/17/18/19/20/21/22/23/24/25/26/27/28/29/30/31/32/33/34/35/36/37/38/39/40/41/42/43/44/45/46/47/48/49/50/51/52/53/54/55/56/57/58/59/60/61/62/63/64/65/66/67/68/69/70/71/72/73/74/75/76/77/78/79/80/81/82/83/84/85/86/87/88/89/90/91/92/93/94/95/96/97/98/99/100/101/102/103/104/105/106/107/108/109/110/111/112/113/114/115/116/117/118/119/120/121/122/123/124/125/126/127/128/129/130/131/132/133/134/135/136/137/138/139/140/141/142/143/144/145/146/147/148/149/150/151/152/153/154/155/156/157/158/159/160/161/162/163/164/165/166/167/168/169/170/171/172/173/174/175/176/177/178/179/180/181/182/183/184/185/186/187/188/189/190/191/192/193/194/195/196/197/198/199/200/201/202/203/204/205/206/207/208/209/210/211/212/213/214/215/2,I/O Control Enable for SSP0.,0.27503675,0.27503675,0.26653647,0.26653647
lpc1102_04,What is the description of ADMODE field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects Analog/Digital mode,Analog input or digital mode for pads hosting the ADC inputs.,Analog Input Mode Select,Analog input or digital mode for pads hosting the ADC inputs.,Analog Input Mode Select,0.58225596,0.58225596,0.8506277,0.8506277
lpc1102_04,What is the bit_offset of SSP0 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,11,0x40040000,0x40040000,0x40040000,0x40040000,0.21902196,0.21902196,0.21902196,0.21902196
lpc1102_04,What is the bit_offset of IBE3 field from IBE register from GPIO1 peripheral for LPC1102_04 microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of RAWST5 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of ADMODE field from R_PIO0_11 register from IOCON peripheral for LPC1102_04 microcontroller?,7,12,12,12,12,0.7221885,0.7221885,0.7221885,0.7221885
lpc1102_04,List all the fields of WDTV register from WWDT peripheral for LPC1102_04 microcontroller.,Count,"WDTV, WDTVUPD, WDTVOF, WDTVOFUPD, WDTVOFUPDEN, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTV","WDTV, WDTVUPD, WDTVOF, WDTVOFUPD, WDTVOFUPDEN, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTV","WDTV, WDTVUPD, WDTVOF, WDTVOFUPD, WDTVOFUPDEN, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTV","WDTV, WDTVUPD, WDTVOF, WDTVOFUPD, WDTVOFUPDEN, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTVOFUPDENSET, WDTVOFUPDENTGL, WDTVOFUPDENCLR, WDTV",0.12542622,0.12542622,0.12542622,0.12542622
lpc1102_04,What is the description of EM3 field from EMR register from CT32B1 peripheral for LPC1102_04 microcontroller?,"External Match 3. This bit reflects the state of output CT32Bn_MAT3, whether or not this output is connected to its pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. This bit is driven to the CT32B0_MAT3/CT16B1_MAT3 pins if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).",EMR[3],EM3,EMR[3],EM3,0.28767157,0.28767157,0.18888465,0.18888465
lpc1102_04,What is the description of MR2 register from CT16B1 peripheral for LPC1102_04 microcontroller?,"Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate aninterrupt every time MR matches the TC.",TMR16B1MR2,MR2,TMR16B1MR2,MR2,0.29900867,0.29900867,0.3276537,0.3276537
lpc1102_04,What is the base address of CT16B1 peripheral for LPC1102_04 microcontroller?,0x40010000,0x40010000,0x40010000,0x40010000,0x40010000,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of MODE field from ACR register from UART peripheral for LPC1102_04 microcontroller?,Auto-baud mode select,Mode Select,Mode Select. 00: Normal Mode. 01: Auto-baud Mode. 10: Local Loopback Mode. 11: Remote Loopback Mode. 1: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 1,Mode Select,Mode Select. 00: Normal Mode. 01: Auto-baud Mode. 10: Local Loopback Mode. 11: Remote Loopback Mode. 1: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 11: 128-bit Remote Loopback Mode. 11: 128-bit Local Loopback Mode. 1,0.5784545,0.5784545,0.41341227,0.41341227
lpc1102_04,What is the description of OVERRUN field from DR2 register from ADC peripheral for LPC1102_04 microcontroller?,This bit is 1 in burst mode if the results of one or more conversions was (were) lost and overwritten before the conversion that produced the result in the V_VREF bits.This bit is cleared by reading this register.,Overrun Flag.,Overrun Flag.,Overrun Flag.,Overrun Flag.,0.2031733,0.2031733,0.2031733,0.2031733
lpc1102_04,What is the description of WDTV register from WWDT peripheral for LPC1102_04 microcontroller?,Watchdog timer value register. This register reads out the current value of the Watchdog timer.,WDTV register is used to read the current value of Watchdog timer counter.,Watchdog Timer Value register (WDTV - 0x4000 400C) bit description,WDTV register is used to read the current value of Watchdog timer counter.,Watchdog Timer Value register (WDTV - 0x4000 400C) bit description,0.8121289,0.8121289,0.7568784,0.7568784
lpc1102_04,What is the bit_width of SRPIO0_9 field from STARTSRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc1102_04,What is the size of PIO0_8 register from IOCON peripheral for LPC1102_04 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,What is the description of FREQRANGE field from SYSOSCCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Determines frequency range for Low-power oscillator.,Determines frequency range for Low-power 0x0 oscillator.,Determines frequency range for Low-power 0x0 oscillator.,Determines frequency range for Low-power 0x0 oscillator.,Determines frequency range for Low-power 0x0 oscillator.,0.92024547,0.92024547,0.92024547,0.92024547
lpc1102_04,What is the bit_width of CR0INT field from IR register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
lpc1102_04,What is the bit_offset of OD field from R_PIO0_11 register from IOCON peripheral for LPC1102_04 microcontroller?,10,12,12,12,12,0.68204635,0.68204635,0.68204635,0.68204635
lpc1102_04,What is the bit_offset of MR3S field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_width of MR0S field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of MASK7 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of MR0I field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,0,1,12,1,12,0.6215927,0.6215927,0.43830746,0.43830746
lpc1102_04,What is the description of MATCH field from MR3 register from CT16B1 peripheral for LPC1102_04 microcontroller?,Timer counter match value.,0x2 Set the corresponding External Match bit/output to (CT16B1_MATm pin is HIGH if pinned out).,0x2 Set the corresponding External Match bit/output to (CT16B1_MATm pin is HIGH if pinned out).,0x2 Set the corresponding External Match bit/output to (CT16B1_MATm pin is HIGH if pinned out).,0x2 Set the corresponding External Match bit/output to (CT16B1_MATm pin is HIGH if pinned out).,0.15527987,0.15527987,0.15527987,0.15527987
lpc1102_04,What is the bit_width of CAP field from CR0 register from CT32B1 peripheral for LPC1102_04 microcontroller?,32,10,10,10,10,0.47099528,0.47099528,0.47099528,0.47099528
lpc1102_04,What is the description of WDINT field from WDMOD register from WWDT peripheral for LPC1102_04 microcontroller?,Watchdog interrupt flag. Set when the timer reaches the value in WDWARNINT. Cleared by software.,Watchdog interrupt flag. This bit is Set Only.,Watchdog interrupt flag. This bit is Set Only.,Watchdog interrupt flag. This bit is Set Only.,Watchdog interrupt flag. This bit is Set Only.,0.5698685,0.5698685,0.5698685,0.5698685
lpc1102_04,List all the fields of PC register from CT32B1 peripheral for LPC1102_04 microcontroller.,PC,"PC0, PC1, PC2, PC3, PC4, PC5, PC6, PC7, PC8, PC9, PC10, PC11, PC12, PC13, PC14, PC15, PC16, PC17, PC18, PC19, PC20, PC21, PC22, PC23, PC24, PC25, PC26, PC27, PC28, PC29, PC30, PC31, PC32, PC33, PC34, PC35, PC36, PC37, PC38, PC39, PC40, PC41, PC42, PC43, PC44, PC45, PC46, PC47, PC48, PC49, PC50, PC51, PC52, PC53, PC54, PC55, PC56, PC57, PC58, PC59, PC60, PC61, PC62, PC63, PC64, PC65, PC66, PC67, PC68, PC69, PC70, PC71, PC72, PC73, PC74, PC75, PC76, PC77, PC78, PC79, PC80, PC81, PC82, PC83, PC84, PC85, PC86, PC87, PC88, PC89, PC90, PC91, PC92, PC93, PC94, PC95, PC96, PC97, PC98, PC99, PC100, PC101, PC102, PC103, PC104, PC105, PC106, PC107, PC108, PC109, PC110, PC111, PC112, PC113, PC114, PC115, PC116, PC117, PC118, PC119, PC120, PC121, PC122, PC123, PC124, PC125, PC126, PC127, PC128, PC129, PC130, PC131, PC132, PC133, PC134, PC135, PC136, PC137, PC138, PC139, PC140, PC141, PC142, PC143, PC144, PC145, PC146, PC147, PC148, PC149, PC150, PC151, PC152, PC153, PC154, PC155, PC156, PC157, PC158, PC159, PC160, PC161, PC162, PC163, PC164, PC165, PC166, PC167, PC168, PC169, PC170, PC171, PC172, PC173, PC174, PC17","PR, IEN, MIR, MDRV, EM0, EM1, EM2, EM3, DMAREQMODE0, DMAREQMODE1, DMAREQMODE2, DMAREQMODE3, DMAREQMODE4, DMAREQMODE5, DMAREQMODE6, DMAREQMODE7, DMAREQMODE8, DMAREQMODE9, DMAREQMODE10, DMAREQMODE11, DMAREQMODE12, DMAREQMODE13, DMAREQMODE14, DMAREQMODE15, DMAREQMODE16, DMAREQMODE17, DMAREQMODE18, DMAREQMODE19, DMAREQMODE20, DMAREQMODE21, DMAREQMODE22, DMAREQMODE23, DMAREQMODE24, DMAREQMODE25, DMAREQMODE26, DMAREQMODE27, DMAREQMODE28, DMAREQMODE29, DMAREQMODE30, DMAREQMODE31, DMAREQMODE32, DMAREQMODE33, DMAREQMODE34, DMAREQMODE35, DMAREQMODE36, DMAREQMODE37, DMAREQMODE38, DMAREQMODE39, DMAREQMODE40, DMAREQMODE41, DMAREQMODE42, DMAREQMODE43, DMAREQMODE44, DMAREQMODE45, DMAREQMODE46, DMAREQMODE47, DMAREQMODE48, DMAREQMODE49, DMAREQMODE50, DMAREQMODE51, DMAREQMODE52, DMAREQMODE53, DMAREQMODE54, DMAREQMODE55, DMAREQMODE56, DMAREQMODE57, DMAREQMODE58, DMAREQMODE59, DMAREQMODE60, DMAREQMODE61, DMAREQMODE62, DMAREQMODE63, DMAREQMODE64, DMAREQMODE65, DMAREQMODE66, DMAREQMODE67, DMAREQMODE68, DMAREQMODE69, DMAREQMODE70, DMAREQMODE71, DMAREQMODE72, DMAREQMODE73, DMAREQMODE74, DMAREQMODE75, DMAREQMODE76, DMAREQMODE77, DMAREQMODE78, DMAREQMODE79, DMAREQMODE80, DMAREQMODE81, DMAREQMODE82, DMAREQMODE83, DMAREQMODE84, DMAREQMODE85, DMAREQMODE86, DMAREQMODE87, DMAREQMODE88, DMAREQMODE89, DMAREQMODE90, DMAREQMODE91, DMAREQMODE92, DMAREQMODE93, DMA","PC0, PC1, PC2, PC3, PC4, PC5, PC6, PC7, PC8, PC9, PC10, PC11, PC12, PC13, PC14, PC15, PC16, PC17, PC18, PC19, PC20, PC21, PC22, PC23, PC24, PC25, PC26, PC27, PC28, PC29, PC30, PC31, PC32, PC33, PC34, PC35, PC36, PC37, PC38, PC39, PC40, PC41, PC42, PC43, PC44, PC45, PC46, PC47, PC48, PC49, PC50, PC51, PC52, PC53, PC54, PC55, PC56, PC57, PC58, PC59, PC60, PC61, PC62, PC63, PC64, PC65, PC66, PC67, PC68, PC69, PC70, PC71, PC72, PC73, PC74, PC75, PC76, PC77, PC78, PC79, PC80, PC81, PC82, PC83, PC84, PC85, PC86, PC87, PC88, PC89, PC90, PC91, PC92, PC93, PC94, PC95, PC96, PC97, PC98, PC99, PC100, PC101, PC102, PC103, PC104, PC105, PC106, PC107, PC108, PC109, PC110, PC111, PC112, PC113, PC114, PC115, PC116, PC117, PC118, PC119, PC120, PC121, PC122, PC123, PC124, PC125, PC126, PC127, PC128, PC129, PC130, PC131, PC132, PC133, PC134, PC135, PC136, PC137, PC138, PC139, PC140, PC141, PC142, PC143, PC144, PC145, PC146, PC147, PC148, PC149, PC150, PC151, PC152, PC153, PC154, PC155, PC156, PC157, PC158, PC159, PC160, PC161, PC162, PC163, PC164, PC165, PC166, PC167, PC168, PC169, PC170, PC171, PC172, PC173, PC174, PC17","PR, IEN, MIR, MDRV, EM0, EM1, EM2, EM3, DMAREQMODE0, DMAREQMODE1, DMAREQMODE2, DMAREQMODE3, DMAREQMODE4, DMAREQMODE5, DMAREQMODE6, DMAREQMODE7, DMAREQMODE8, DMAREQMODE9, DMAREQMODE10, DMAREQMODE11, DMAREQMODE12, DMAREQMODE13, DMAREQMODE14, DMAREQMODE15, DMAREQMODE16, DMAREQMODE17, DMAREQMODE18, DMAREQMODE19, DMAREQMODE20, DMAREQMODE21, DMAREQMODE22, DMAREQMODE23, DMAREQMODE24, DMAREQMODE25, DMAREQMODE26, DMAREQMODE27, DMAREQMODE28, DMAREQMODE29, DMAREQMODE30, DMAREQMODE31, DMAREQMODE32, DMAREQMODE33, DMAREQMODE34, DMAREQMODE35, DMAREQMODE36, DMAREQMODE37, DMAREQMODE38, DMAREQMODE39, DMAREQMODE40, DMAREQMODE41, DMAREQMODE42, DMAREQMODE43, DMAREQMODE44, DMAREQMODE45, DMAREQMODE46, DMAREQMODE47, DMAREQMODE48, DMAREQMODE49, DMAREQMODE50, DMAREQMODE51, DMAREQMODE52, DMAREQMODE53, DMAREQMODE54, DMAREQMODE55, DMAREQMODE56, DMAREQMODE57, DMAREQMODE58, DMAREQMODE59, DMAREQMODE60, DMAREQMODE61, DMAREQMODE62, DMAREQMODE63, DMAREQMODE64, DMAREQMODE65, DMAREQMODE66, DMAREQMODE67, DMAREQMODE68, DMAREQMODE69, DMAREQMODE70, DMAREQMODE71, DMAREQMODE72, DMAREQMODE73, DMAREQMODE74, DMAREQMODE75, DMAREQMODE76, DMAREQMODE77, DMAREQMODE78, DMAREQMODE79, DMAREQMODE80, DMAREQMODE81, DMAREQMODE82, DMAREQMODE83, DMAREQMODE84, DMAREQMODE85, DMAREQMODE86, DMAREQMODE87, DMAREQMODE88, DMAREQMODE89, DMAREQMODE90, DMAREQMODE91, DMAREQMODE92, DMAREQMODE93, DMA",0.323533,0.323533,0.07329119,0.07329119
lpc1102_04,List all the fields of MR0 register from CT16B1 peripheral for LPC1102_04 microcontroller.,MATCH,"TMR16B1MR0, TMR16B1MR1, TMR16B1MR2, TMR16B1MR3","PR, PC, MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCH5, MATCH6, MATCH7, MATCH8, MATCH9, MATCH10, MATCH11, MATCH12, MATCH13, MATCH14, MATCH15, MATCH16, MATCH17, MATCH18, MATCH19, MATCH20, MATCH21, MATCH22, MATCH23, MATCH24, MATCH25, MATCH26, MATCH27, MATCH28, MATCH29, MATCH30, MATCH31, MATCH32, MATCH33, MATCH34, MATCH35, MATCH36, MATCH37, MATCH38, MATCH39, MATCH40, MATCH41, MATCH42, MATCH43, MATCH44, MATCH45, MATCH46, MATCH47, MATCH48, MATCH49, MATCH50, MATCH51, MATCH52, MATCH53, MATCH54, MATCH55, MATCH56, MATCH57, MATCH58, MATCH59, MATCH60, MATCH61, MATCH62, MATCH63, MATCH64, MATCH65, MATCH66, MATCH67, MATCH68, MATCH69, MATCH70, MATCH71, MATCH72, MATCH73, MATCH74, MATCH75, MATCH76, MATCH77, MATCH78, MATCH79, MATCH80, MATCH81, MATCH82, MATCH83, MATCH84, MATCH85, MATCH86, MATCH87, MATCH88, MATCH89, MATCH90, MATCH91, MATCH92, MATCH93, MATCH94, MATCH95, MATCH96, MATCH97, MATCH98, MATCH99, MATCH100, MATCH101, MATCH102, MATCH103, MATCH104, MATCH105, MATCH106, MATCH107, MATCH108, MATCH109, MATCH110, MATCH111, MATCH112, MATCH113, MATCH114, MATCH115, MATCH116, MATCH117, MATCH118, MATCH119, MATCH120, MATCH121, MATCH122, MATCH123, MATCH124, MATCH125, MATCH126, MATCH127, MATCH128, MATCH129, MATCH130, MATCH131, MATCH132, MATCH133, MATCH134, MATCH135, MATCH136, MATCH137, MATCH138, MATCH139, MATCH140, MATCH141, MATCH142, MATCH143, MATCH144, MATCH14","TMR16B1MR0, TMR16B1MR1, TMR16B1MR2, TMR16B1MR3","PR, PC, MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCH5, MATCH6, MATCH7, MATCH8, MATCH9, MATCH10, MATCH11, MATCH12, MATCH13, MATCH14, MATCH15, MATCH16, MATCH17, MATCH18, MATCH19, MATCH20, MATCH21, MATCH22, MATCH23, MATCH24, MATCH25, MATCH26, MATCH27, MATCH28, MATCH29, MATCH30, MATCH31, MATCH32, MATCH33, MATCH34, MATCH35, MATCH36, MATCH37, MATCH38, MATCH39, MATCH40, MATCH41, MATCH42, MATCH43, MATCH44, MATCH45, MATCH46, MATCH47, MATCH48, MATCH49, MATCH50, MATCH51, MATCH52, MATCH53, MATCH54, MATCH55, MATCH56, MATCH57, MATCH58, MATCH59, MATCH60, MATCH61, MATCH62, MATCH63, MATCH64, MATCH65, MATCH66, MATCH67, MATCH68, MATCH69, MATCH70, MATCH71, MATCH72, MATCH73, MATCH74, MATCH75, MATCH76, MATCH77, MATCH78, MATCH79, MATCH80, MATCH81, MATCH82, MATCH83, MATCH84, MATCH85, MATCH86, MATCH87, MATCH88, MATCH89, MATCH90, MATCH91, MATCH92, MATCH93, MATCH94, MATCH95, MATCH96, MATCH97, MATCH98, MATCH99, MATCH100, MATCH101, MATCH102, MATCH103, MATCH104, MATCH105, MATCH106, MATCH107, MATCH108, MATCH109, MATCH110, MATCH111, MATCH112, MATCH113, MATCH114, MATCH115, MATCH116, MATCH117, MATCH118, MATCH119, MATCH120, MATCH121, MATCH122, MATCH123, MATCH124, MATCH125, MATCH126, MATCH127, MATCH128, MATCH129, MATCH130, MATCH131, MATCH132, MATCH133, MATCH134, MATCH135, MATCH136, MATCH137, MATCH138, MATCH139, MATCH140, MATCH141, MATCH142, MATCH143, MATCH144, MATCH14",0.108098686,0.108098686,0.3495164,0.3495164
lpc1102_04,What is the bit_offset of DATA9 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,9,9,9,9,9,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of SRPIO0_9 field from STARTSRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,9,9,9,9,9,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of FUNC field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,What is the description of EM3 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,"External Match 3. This bit reflects the state of output of match channel 3. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[11:10] control the functionality of this output. There is no output pin available for this channel on either of the 16-bit timers.",External Match 3 Enable.,"External Match 3 Enable. When 1, the match function of match register 3 is enabled.",External Match 3 Enable.,"External Match 3 Enable. When 1, the match function of match register 3 is enabled.",0.46909466,0.46909466,0.4985984,0.4985984
lpc1102_04,What is the description of GPIO0 peripheral for LPC1102_04 microcontroller?,General Purpose I/O (GPIO) ,GPIO0 peripheral for LPC1102_04 microcontroller.,GPIO0,GPIO0 peripheral for LPC1102_04 microcontroller.,GPIO0,0.317926,0.317926,0.5119694,0.5119694
lpc1102_04,What is the bit_offset of IBE4 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,4,4,4,4,4,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of EMC3 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,External Match Control 3. Determines the functionality of External Match 3.,External Match Control 3,External Match Control 3. The EMC3 is used to control if an interrupt is generated and if the TC is reset when a Match occurs.,External Match Control 3,External Match Control 3. The EMC3 is used to control if an interrupt is generated and if the TC is reset when a Match occurs.,0.8520095,0.8520095,0.7334919,0.7334919
lpc1102_04,List all the fields of IR register from CT32B1 peripheral for LPC1102_04 microcontroller.,"MR0INT, MR1INT, MR2INT, MR3INT, CR0INT",UM10429,"PR, IFC, MIR, M, WEX, WDEX, WDWE, WDW, WDTO, WDTS, WDTSEN, WDTRSTEN, WDTRST, WDTRSTCLR, WDTRSTSET, WDTRSTTGL, WDTRSTTO, WDTRSTW, WDTRSTWEX, WDTRSTWD, WDTRSTWDTO, WDTRSTWDTS, WDTRSTWDTSEN, WDTRSTWDTRSTEN, WDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTR",UM10429,"PR, IFC, MIR, M, WEX, WDEX, WDWE, WDW, WDTO, WDTS, WDTSEN, WDTRSTEN, WDTRST, WDTRSTCLR, WDTRSTSET, WDTRSTTGL, WDTRSTTO, WDTRSTW, WDTRSTWEX, WDTRSTWD, WDTRSTWDTO, WDTRSTWDTS, WDTRSTWDTSEN, WDTRSTWDTRSTEN, WDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTRSTTO, WDTRSTWDTRSTW, WDTRSTWDTRSTWEX, WDTRSTWDTRSTWD, WDTRSTWDTRSTWDTO, WDTRSTWDTRSTWDTS, WDTRSTWDTRSTWDTSEN, WDTRSTWDTRSTWDTRSTEN, WDTRSTWDTRSTWDTRST, WDTRSTWDTRSTCLR, WDTRSTWDTRSTSET, WDTRSTWDTRSTTGL, WDTRSTWDTR",0.27397633,0.27397633,0.3146826,0.3146826
lpc1102_04,What is the bit_width of FLASHARRAY field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,1,16,32,16,32,0.4854614,0.4854614,0.49268645,0.49268645
lpc1102_04,What is the bit_width of PWMEN0 field from PWMC register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of APRPIO1_0 field from STARTAPRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,10,10,10,10,0.61559385,0.61559385,0.61559385,0.61559385
lpc1102_04,List all the fields of SR register from SPI0 peripheral for LPC1102_04 microcontroller.,"TFE, TNF, RNE, RFF, BSY","SSE, SSPEN, MS, SOD, LBM, SSE, SPIF, RXINV, TXINV, SCLKPOL, SSELPOL, SSPOV, SSPOR, SSPOL, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS","PR, RXBUF, TXBUF, TXCTR, RXCTR, TXC, RXC, MIR, MIS, MIRQ, WIR, WIC, TXBRP, RXBRP, TXBRL, RXBRL, TXBRC, RXBRC, TXBRE, RXBRE, TXBRLP, RXBRLP, TXBRT, RXBRT, TXBRTLP, RXBRTLP, TXBRTQ, RXBRTQ, TXBRTM, RXBRTM, TXBRTMP, RXBRTMP, TXBRTX, RXBRTX, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTX","SSE, SSPEN, MS, SOD, LBM, SSE, SPIF, RXINV, TXINV, SCLKPOL, SSELPOL, SSPOV, SSPOR, SSPOL, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS, SSPUS","PR, RXBUF, TXBUF, TXCTR, RXCTR, TXC, RXC, MIR, MIS, MIRQ, WIR, WIC, TXBRP, RXBRP, TXBRL, RXBRL, TXBRC, RXBRC, TXBRE, RXBRE, TXBRLP, RXBRLP, TXBRT, RXBRT, TXBRTLP, RXBRTLP, TXBRTQ, RXBRTQ, TXBRTM, RXBRTM, TXBRTMP, RXBRTMP, TXBRTX, RXBRTX, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTXM, TXBRTXMP, RXBRTXMP, TXBRTXP, RXBRTXP, TXBRTXLP, RXBRTXLP, TXBRTXQ, RXBRTXQ, TXBRTXM, RXBRTX",0.4047401,0.4047401,0.3351056,0.3351056
lpc1102_04,What is the description of WDTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,WDT clock divider,0x4004 8028) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Watchdog Clock Divider Register (WDTCLKDIV),0x4004 8028) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Watchdog Clock Divider Register (WDTCLKDIV),0.21389592,0.21389592,0.7374712,0.7374712
lpc1102_04,What is the description of PWMEN3 field from PWMC register from CT16B1 peripheral for LPC1102_04 microcontroller?,"When one, PWM mode is enabled for match channel 3. When zero, match channel 3 is controlled by EM3.  Note: It is recommended to use to set the PWM cycle because it is not pinned out.","PWMEN3 When one, PWM mode is enabled for match channel 3. 0 When zero, match channel 3 is controlled by EM3. Note: It is recommended to use to set the PWM cycle because it is not pinned out. 31:4 - Reserved, user software should not write ones to NA reserved bits. The value read from a reserved bit is not defined.","PWMEN3 When one, PWM mode is enabled for match channel 3. 0 When zero, match channel 3 is controlled by EM3. Note: It is recommended to use to set the PWM cycle because it is not pinned out.","PWMEN3 When one, PWM mode is enabled for match channel 3. 0 When zero, match channel 3 is controlled by EM3. Note: It is recommended to use to set the PWM cycle because it is not pinned out. 31:4 - Reserved, user software should not write ones to NA reserved bits. The value read from a reserved bit is not defined.","PWMEN3 When one, PWM mode is enabled for match channel 3. 0 When zero, match channel 3 is controlled by EM3. Note: It is recommended to use to set the PWM cycle because it is not pinned out.",0.8379953,0.8379953,0.9428987,0.9428987
lpc1102_04,What is the bit_width of DCTRL field from RS485CTRL register from UART peripheral for LPC1102_04 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc1102_04,What is the description of DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,Data direction register for port n,GPIO1DIR,GPIO1_DIR,GPIO1DIR,GPIO1_DIR,0.16834043,0.16834043,0.109187655,0.109187655
lpc1102_04,What is the description of ADC field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Enables clock for ADC.,AHB clock enable for ADC peripheral.,ADC Clock Enable.,AHB clock enable for ADC peripheral.,ADC Clock Enable.,0.8300487,0.8300487,0.89761925,0.89761925
lpc1102_04,What is the description of MASK9 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,Interrupt on pin PIOn_x is masked (x = 0 to 11).,MASK9 Selects interrupt on pin x to be masked (x = 0 to 11).,Interrupt on pin PIOn_x is masked (x = 0 to 11).,MASK9 Selects interrupt on pin x to be masked (x = 0 to 11).,0.87971544,0.87971544,0.8293731,0.8293731
lpc1102_04,What is the description of ADMODE field from R_PIO1_1 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects Analog/Digital mode,Analog input or digital mode for pads hosting the ADC inputs.,Analog Input Mode Select,Analog input or digital mode for pads hosting the ADC inputs.,Analog Input Mode Select,0.58225596,0.58225596,0.8506277,0.8506277
lpc1102_04,What is the description of IBE6 field from IBE register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,I/O enable for pin 6.,Internal pull-up enable.,I/O enable for pin 6.,Internal pull-up enable.,0.3975296,0.3975296,0.2953038,0.2953038
lpc1102_04,What is the bit_offset of IO1 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,0,1,0,1.0,1.0,0.6215927,0.6215927
lpc1102_04,What is the bit_width of SYSRST field from SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of CLR1 field from IC register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,0x4004 0014,0x4004 0014,0x4004 0014,0x4004 0014,0.37221438,0.37221438,0.37221438,0.37221438
lpc1102_04,What is the bit_width of OD field from R_PIO1_2 register from IOCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of GDR register from ADC peripheral for LPC1102_04 microcontroller?,A/D Global Data Register. Contains the result of the most recent A/D conversion.,A/D Global Data Register. Contains the result of the most recent A/D NA conversion.,GPIO Data Register (GDR). The GDR register contains the result of the most recent A/D conversion completed on channel 0 AD0DR1 GPIODR. This register contains the result of the most recent conversion completed on channel 1.,A/D Global Data Register. Contains the result of the most recent A/D NA conversion.,GPIO Data Register (GDR). The GDR register contains the result of the most recent A/D conversion completed on channel 0 AD0DR1 GPIODR. This register contains the result of the most recent conversion completed on channel 1.,0.91059315,0.91059315,0.64844656,0.64844656
lpc1102_04,What is the description of RAWST5 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,SPI/SSP Raw Interrupt Status register (SSP0RIS) bit description . . . . . . 104,"Raw Status of Port 5 Register (RAWST5). When the raw interrupt is generated, the bit in the RIS register is set to 1.",SPI/SSP Raw Interrupt Status register (SSP0RIS) bit description . . . . . . 104,"Raw Status of Port 5 Register (RAWST5). When the raw interrupt is generated, the bit in the RIS register is set to 1.",0.54560417,0.54560417,0.5130027,0.5130027
lpc1102_04,What is the bit_offset of CHN field from GDR register from ADC peripheral for LPC1102_04 microcontroller?,24,0,0,0,0,0.43377078,0.43377078,0.43377078,0.43377078
lpc1102_04,What is the bit_width of HYS field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of MATCH field from MR0 register from CT32B1 peripheral for LPC1102_04 microcontroller?,Timer counter match value.,12:0 MATCH REGISTER 0,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,12:0 MATCH REGISTER 0,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,0.55874044,0.55874044,0.16453195,0.16453195
lpc1102_04,What is the description of RSRPIO0_11 field from STARTRSRP0CLR register from SYSCON peripheral for LPC1102_04 microcontroller?,Start signal reset for start logic input PIO0_11,Reset logic status register 0,Reset SPI/SSP0 RX Pin.,Reset logic status register 0,Reset SPI/SSP0 RX Pin.,0.4931336,0.4931336,0.36854464,0.36854464
lpc1102_04,What is the description of ERPIO0_9 field from STARTERP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,Enable start signal for start logic input PIO0_9,Enable start signal for start logic input PIO0_9,Enable start signal for start logic input PIO0_9.,Enable start signal for start logic input PIO0_9,Enable start signal for start logic input PIO0_9.,1.0,1.0,0.9702236,0.9702236
lpc1102_04,List all the fields of IOCON_PIO0_1 register from IOCON peripheral for LPC1102_04 microcontroller.,"FUNC, MODE, HYS, OD","0, 1, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 17","PR, MAT, MDO, MDI, MCLK, MEN, MSEL, MDIR, MAS, MPIO0, MPIO1, MPIO6, MPIO8, MPIO9, MPIO10, MPIO11, PI01_0, POL_1, POL_2, POL_3, POL_4, POL_5, POL_6, POL_7, POL_8, POL_9, POL_10, POL_11, POL_12, POL_13, POL_14, POL_15, POL_16, POL_17, POL_18, POL_19, POL_20, POL_21, POL_22, POL_23, POL_24, POL_25, POL_26, POL_27, POL_28, POL_29, POL_30, POL_31, POL_32, POL_33, POL_34, POL_35, POL_36, POL_37, POL_38, POL_39, POL_40, POL_41, POL_42, POL_43, POL_44, POL_45, POL_46, POL_47, POL_48, POL_49, POL_50, POL_51, POL_52, POL_53, POL_54, POL_55, POL_56, POL_57, POL_58, POL_59, POL_60, POL_61, POL_62, POL_63, POL_64, POL_65, POL_66, POL_67, POL_68, POL_69, POL_70, POL_71, POL_72, POL_73, POL_74, POL_75, POL_76, POL_77, POL_78, POL_79, POL_80, POL_81, POL_82, POL_83, POL_84, POL_85, POL_86, POL_87, POL_88, POL_89, POL_90, POL_91, POL_92, POL_93, POL_94, POL_95, POL_96, POL_97, POL_98, POL_99, POL_100, POL_101, POL_102, POL_103, POL_104, POL_105, POL_106, POL_107, POL_108, POL_109, POL_110, POL_111, POL_112, POL_113, POL_114, POL_115","0, 1, 6, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 17","PR, MAT, MDO, MDI, MCLK, MEN, MSEL, MDIR, MAS, MPIO0, MPIO1, MPIO6, MPIO8, MPIO9, MPIO10, MPIO11, PI01_0, POL_1, POL_2, POL_3, POL_4, POL_5, POL_6, POL_7, POL_8, POL_9, POL_10, POL_11, POL_12, POL_13, POL_14, POL_15, POL_16, POL_17, POL_18, POL_19, POL_20, POL_21, POL_22, POL_23, POL_24, POL_25, POL_26, POL_27, POL_28, POL_29, POL_30, POL_31, POL_32, POL_33, POL_34, POL_35, POL_36, POL_37, POL_38, POL_39, POL_40, POL_41, POL_42, POL_43, POL_44, POL_45, POL_46, POL_47, POL_48, POL_49, POL_50, POL_51, POL_52, POL_53, POL_54, POL_55, POL_56, POL_57, POL_58, POL_59, POL_60, POL_61, POL_62, POL_63, POL_64, POL_65, POL_66, POL_67, POL_68, POL_69, POL_70, POL_71, POL_72, POL_73, POL_74, POL_75, POL_76, POL_77, POL_78, POL_79, POL_80, POL_81, POL_82, POL_83, POL_84, POL_85, POL_86, POL_87, POL_88, POL_89, POL_90, POL_91, POL_92, POL_93, POL_94, POL_95, POL_96, POL_97, POL_98, POL_99, POL_100, POL_101, POL_102, POL_103, POL_104, POL_105, POL_106, POL_107, POL_108, POL_109, POL_110, POL_111, POL_112, POL_113, POL_114, POL_115",0.14514959,0.14514959,0.24690545,0.24690545
lpc1102_04,List all the registers of SPI0 peripheral for LPC1102_04 microcontroller.,"CR0, CR1, DR, SR, CPSR, IMSC, RIS, MIS, ICR","SSP0DR, SSP0SR, SSP0CPSR, SSP0IMSC, SSP0RIS, SSP0MIS, SSP0IC, SSP0IM, SSP0ICR, SSP0DMA, SSP0DMARX, SSP0DMATX, SSP0CTRL, SSP0CFG, SSP0CTRL1, SSP0CTRL2, SSP0CTRL3, SSP0CTRL4, SSP0CTRL5, SSP0CTRL6, SSP0CTRL7, SSP0CTRL8, SSP0CTRL9, SSP0CTRL10, SSP0CTRL11, SSP0CTRL12, SSP0CTRL13, SSP0CTRL14, SSP0CTRL15, SSP0CTRL16, SSP0CTRL17, SSP0CTRL18, SSP0CTRL19, SSP0CTRL20, SSP0CTRL21, SSP0CTRL22, SSP0CTRL23, SSP0CTRL24, SSP0CTRL25, SSP0CTRL26, SSP0CTRL27, SSP0CTRL28, SSP0CTRL29, SSP0CTRL30, SSP0CTRL31, SSP0CTRL32, SSP0CTRL33, SSP0CTRL34, SSP0CTRL35, SSP0CTRL36, SSP0CTRL37, SSP0CTRL38, SSP0CTRL39, SSP0CTRL40, SSP0CTRL41, SSP0CTRL42, SSP0CTRL43, SSP0CTRL44, SSP0CTRL45, SSP0CTRL46, SSP0CTRL47, SSP0CTRL48, SSP0CTRL49, SSP0CTRL50, SSP0CTRL51, SSP0CTRL52, SSP0CTRL53, SSP0CTRL54, SSP0CTRL55, SSP0CTRL56, SSP0CTRL57, SSP0CTRL58, SSP0CTRL59, SSP0CTRL60, SSP0CTRL61, SSP0CTRL62, SSP0CTRL63, SSP0CTRL64, SSP0CTRL65, SSP0CTRL66, SSP0CTRL67, SSP0CTRL68, SSP0CTRL69, SSP0CTRL70, SSP0CTRL71, SSP0CTRL72, SSP0CTRL73, SSP0CTRL74, SSP0CTRL75, SSP0CTRL76, SSP0CTRL77, SSP0CTRL78, SSP0CTRL79, SSP0CTRL80, SSP0CTRL81, SSP0CTRL82, SSP0CTRL83, SSP0CTRL84, SSP0CTRL85, SSP0CTRL86, SSP0CTRL","PR, ICR, IFS, IF, MIR, MIS, WPMR, WPSR, DMAREQ, DMACFG, CTRL, CFG, STATUS, RXDATAX, TXDATAX, RXDATAX_DLY, TXDATAX_DLY, RXCTRL, TXCTRL, RXDATAX_P, TXDATAX_P, RXDATAX_DLY_P, TXDATAX_DLY_P, RXCTRL_P, TXCTRL_P, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS,","SSP0DR, SSP0SR, SSP0CPSR, SSP0IMSC, SSP0RIS, SSP0MIS, SSP0IC, SSP0IM, SSP0ICR, SSP0DMA, SSP0DMARX, SSP0DMATX, SSP0CTRL, SSP0CFG, SSP0CTRL1, SSP0CTRL2, SSP0CTRL3, SSP0CTRL4, SSP0CTRL5, SSP0CTRL6, SSP0CTRL7, SSP0CTRL8, SSP0CTRL9, SSP0CTRL10, SSP0CTRL11, SSP0CTRL12, SSP0CTRL13, SSP0CTRL14, SSP0CTRL15, SSP0CTRL16, SSP0CTRL17, SSP0CTRL18, SSP0CTRL19, SSP0CTRL20, SSP0CTRL21, SSP0CTRL22, SSP0CTRL23, SSP0CTRL24, SSP0CTRL25, SSP0CTRL26, SSP0CTRL27, SSP0CTRL28, SSP0CTRL29, SSP0CTRL30, SSP0CTRL31, SSP0CTRL32, SSP0CTRL33, SSP0CTRL34, SSP0CTRL35, SSP0CTRL36, SSP0CTRL37, SSP0CTRL38, SSP0CTRL39, SSP0CTRL40, SSP0CTRL41, SSP0CTRL42, SSP0CTRL43, SSP0CTRL44, SSP0CTRL45, SSP0CTRL46, SSP0CTRL47, SSP0CTRL48, SSP0CTRL49, SSP0CTRL50, SSP0CTRL51, SSP0CTRL52, SSP0CTRL53, SSP0CTRL54, SSP0CTRL55, SSP0CTRL56, SSP0CTRL57, SSP0CTRL58, SSP0CTRL59, SSP0CTRL60, SSP0CTRL61, SSP0CTRL62, SSP0CTRL63, SSP0CTRL64, SSP0CTRL65, SSP0CTRL66, SSP0CTRL67, SSP0CTRL68, SSP0CTRL69, SSP0CTRL70, SSP0CTRL71, SSP0CTRL72, SSP0CTRL73, SSP0CTRL74, SSP0CTRL75, SSP0CTRL76, SSP0CTRL77, SSP0CTRL78, SSP0CTRL79, SSP0CTRL80, SSP0CTRL81, SSP0CTRL82, SSP0CTRL83, SSP0CTRL84, SSP0CTRL85, SSP0CTRL86, SSP0CTRL","PR, ICR, IFS, IF, MIR, MIS, WPMR, WPSR, DMAREQ, DMACFG, CTRL, CFG, STATUS, RXDATAX, TXDATAX, RXDATAX_DLY, TXDATAX_DLY, RXCTRL, TXCTRL, RXDATAX_P, TXDATAX_P, RXDATAX_DLY_P, TXDATAX_DLY_P, RXCTRL_P, TXCTRL_P, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS, TXCTRL_PDIS, RXDATAX_PDIS, TXDATAX_PDIS, RXDATAX_DLY_PDIS, TXDATAX_DLY_PDIS, RXCTRL_PDIS,",0.28242326,0.28242326,0.37310204,0.37310204
lpc1102_04,What is the size of STARTAPRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,32,0x4004 0008,32,0x4004 0008,32,0.35719416,0.35719416,0.9999999,0.9999999
lpc1102_04,What is the address_offset of R_PIO1_2 register from IOCON peripheral for LPC1102_04 microcontroller?,0x80,0x4004 4080,0x4004 4080,0x4004 4080,0x4004 4080,0.72853005,0.72853005,0.72853005,0.72853005
lpc1102_04,What is the description of CTM field from CTCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,"Counter/Timer Mode. This field selects which rising PCLK edges can increment Timer's Prescale Counter (PC), or clear PC and increment Timer Counter (TC). Timer Mode: every rising PCLK edge",Counter/Timer Mode Select,Counter Mode Select,Counter/Timer Mode Select,Counter Mode Select,0.6716114,0.6716114,0.5552061,0.5552061
lpc1102_04,What is the description of OD field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pseudo open-drain mode. See Section 7.1 for part specific details.,OD,OD,OD,OD,0.11310321,0.11310321,0.11310321,0.11310321
lpc1102_04,What is the bit_offset of MR1I field from MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,3,11,12,11,12,0.59858125,0.59858125,0.65279293,0.65279293
lpc1102_04,What is the description of CAP0RE field from CCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Capture on CT32Bn_CAP0 rising edge: a sequence of 0 then 1 on CT32Bn_CAP0 will cause CR0 to be loaded with the contents of TC.,"CAP0RE Capture/Compare/Match Enable. This field selects which rising PCLK 00 edges can increment Timer’s Prescale Counter (PC), or clear PC and increment Timer Counter (TC). 0x0 Timer Mode: every rising PCLK edge 0x1 Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2. 0x2 Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2. 0x3 Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2. 3:2 CIS Count Input Select. When bits 1:0 in this register are not 00, 00 these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. 0x1 - 0x3 reserved. 0x0 CT32B0_CAP0 31:4 - - Reserved, user software should not write ones to reserved NA bits. The value read from a reserved bit is not defined.","CAP0RE: Capture Pin 0 Enable. This bit is used to enable the capture pin 0 output. When this bit is set, the output is enabled. When this bit is cleared, the output is disabled.","CAP0RE Capture/Compare/Match Enable. This field selects which rising PCLK 00 edges can increment Timer’s Prescale Counter (PC), or clear PC and increment Timer Counter (TC). 0x0 Timer Mode: every rising PCLK edge 0x1 Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2. 0x2 Counter Mode: TC is incremented on falling edges on the CAP input selected by bits 3:2. 0x3 Counter Mode: TC is incremented on both edges on the CAP input selected by bits 3:2. 3:2 CIS Count Input Select. When bits 1:0 in this register are not 00, 00 these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected in the TnCTCR, the 3 bits for that input in the Capture Control Register (TnCCR) must be programmed as 000. 0x1 - 0x3 reserved. 0x0 CT32B0_CAP0 31:4 - - Reserved, user software should not write ones to reserved NA bits. The value read from a reserved bit is not defined.","CAP0RE: Capture Pin 0 Enable. This bit is used to enable the capture pin 0 output. When this bit is set, the output is enabled. When this bit is cleared, the output is disabled.",0.6272129,0.6272129,0.5515413,0.5515413
lpc1102_04,What is the description of ISENSE10 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,SPI/SSP Input Sense 10-bit Mode Enable.,SPI0 Input Sense 10-bit Mode Enable.,SPI/SSP Input Sense 10-bit Mode Enable.,SPI0 Input Sense 10-bit Mode Enable.,0.31800735,0.31800735,0.33787838,0.33787838
lpc1102_04,What is the bit_width of MASK9 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,10,1,10,1.0,1.0,0.61559385,0.61559385
lpc1102_04,What is the bit_offset of SIG_DONE field from FMSTAT register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,2,3,3,3,3,0.86652684,0.86652684,0.86652684,0.86652684
lpc1102_04,What is the bit_width of ERPIO0_0 field from STARTERP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of CAPPIO1_7 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,19,11,11,11,11,0.6422887,0.6422887,0.6422887,0.6422887
lpc1102_04,What is the bit_width of CRST field from TCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of SEL field from RS485CTRL register from UART peripheral for LPC1102_04 microcontroller?,Select direction control pin,RS485 Address Select Register (U0RS485ADRSEL - address 0x4000 8048) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RS485 Mode Select.,RS485 Address Select Register (U0RS485ADRSEL - address 0x4000 8048) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RS485 Mode Select.,0.19154891,0.19154891,0.30307275,0.30307275
lpc1102_04,What is the description of IOCON_PIO0_1 register from IOCON peripheral for LPC1102_04 microcontroller?,I/O configuration for pin PIO0_1/CLKOUT/CT32B0_MAT2,"IOCON_PIO0_1 register (IOCON_PIO0_1, address 0x4004 4014) bit description","PR0_PIO0_1 register (PR0_PIO0_1, address 0x4004 4010) bit description","IOCON_PIO0_1 register (IOCON_PIO0_1, address 0x4004 4014) bit description","PR0_PIO0_1 register (PR0_PIO0_1, address 0x4004 4010) bit description",0.4997338,0.4997338,0.47998914,0.47998914
lpc1102_04,What is the description of MR1R field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Reset on MR1: the TC will be reset if MR1 matches it.,MR1R Stop on MR1: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR1 matches the TC.,MR1R Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.,MR1R Stop on MR1: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR1 matches the TC.,MR1R Stop on MR1: the TC and PC will be stopped and TCR[0] will be set to 0 if MR1 matches the TC.,0.716228,0.716228,0.7350571,0.7350571
lpc1102_04,What is the bit_width of MR1S field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of PWMEN3 field from PWMC register from CT16B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,List all the fields of SYSMEMREMAP register from SYSCON peripheral for LPC1102_04 microcontroller.,MAP,"MAP, RAM, FLASH, BOOTROM, BOOTROM_DIS, BOOTROM_EN, BOOTROM_DIS_EN, BOOTROM_DIS_DIS, BOOTROM_DIS_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS, BOOTROM_EN_EN, FLASH_DIS, FLASH_DIS_EN, FLASH_DIS_DIS, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS, FLASH_EN_EN, RAM_DIS, RAM_DIS_EN, RAM_DIS_DIS, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS, RAM_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS_DIS, FLASH_EN_DIS_EN, FLASH_EN_EN_DIS, FLASH_EN_EN_EN, RAM_DIS_DIS_DIS, RAM_DIS_DIS_EN, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS_DIS, RAM_EN_DIS_EN, RAM_EN_EN_DIS, RAM_EN_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS_DIS, FLASH_EN_DIS_EN, FLASH_EN_EN_DIS, FLASH_EN_EN_EN, RAM_DIS_DIS_DIS, RAM_DIS_DIS_EN, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS_DIS, RAM_EN_DIS_EN, RAM_EN_EN_DIS, RAM_EN_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, F","MAP, MAP1, MAP2, MAP3, MAP4, MAP5, MAP6, MAP7, MAP8, MAP9, MAP10, MAP11, MAP12, MAP13, MAP14, MAP15, MAP16, MAP17, MAP18, MAP19, MAP20, MAP21, MAP22, MAP23, MAP24, MAP25, MAP26, MAP27, MAP28, MAP29, MAP30, MAP31, MAP32, MAP33, MAP34, MAP35, MAP36, MAP37, MAP38, MAP39, MAP40, MAP41, MAP42, MAP43, MAP44, MAP45, MAP46, MAP47, MAP48, MAP49, MAP50, MAP51, MAP52, MAP53, MAP54, MAP55, MAP56, MAP57, MAP58, MAP59, MAP60, MAP61, MAP62, MAP63, MAP64, MAP65, MAP66, MAP67, MAP68, MAP69, MAP70, MAP71, MAP72, MAP73, MAP74, MAP75, MAP76, MAP77, MAP78, MAP79, MAP80, MAP81, MAP82, MAP83, MAP84, MAP85, MAP86, MAP87, MAP88, MAP89, MAP90, MAP91, MAP92, MAP93, MAP94, MAP95, MAP96, MAP97, MAP98, MAP99, MAP100, MAP101, MAP102, MAP103, MAP104, MAP105, MAP106, MAP107, MAP108, MAP109, MAP110, MAP111, MAP112, MAP113, MAP114, MAP115, MAP116, MAP117, MAP118, MAP119, MAP120, MAP121, MAP122, MAP123, MAP124, MAP125, MAP126, MAP127, MAP128, MAP129, MAP130, MAP131, MAP132, MAP133, MAP134, MAP135, MAP136, MAP137, MAP138, MAP139, MAP140, MAP141, MAP142, MAP143, MAP144, MAP145, MAP1","MAP, RAM, FLASH, BOOTROM, BOOTROM_DIS, BOOTROM_EN, BOOTROM_DIS_EN, BOOTROM_DIS_DIS, BOOTROM_DIS_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS, BOOTROM_EN_EN, FLASH_DIS, FLASH_DIS_EN, FLASH_DIS_DIS, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS, FLASH_EN_EN, RAM_DIS, RAM_DIS_EN, RAM_DIS_DIS, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS, RAM_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS_DIS, FLASH_EN_DIS_EN, FLASH_EN_EN_DIS, FLASH_EN_EN_EN, RAM_DIS_DIS_DIS, RAM_DIS_DIS_EN, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS_DIS, RAM_EN_DIS_EN, RAM_EN_EN_DIS, RAM_EN_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, FLASH_DIS_EN_EN, FLASH_EN_DIS_DIS, FLASH_EN_DIS_EN, FLASH_EN_EN_DIS, FLASH_EN_EN_EN, RAM_DIS_DIS_DIS, RAM_DIS_DIS_EN, RAM_DIS_EN_DIS, RAM_DIS_EN_EN, RAM_EN_DIS_DIS, RAM_EN_DIS_EN, RAM_EN_EN_DIS, RAM_EN_EN_EN, BOOTROM_DIS_DIS_DIS, BOOTROM_DIS_DIS_EN, BOOTROM_DIS_EN_DIS, BOOTROM_DIS_EN_EN, BOOTROM_EN_DIS_DIS, BOOTROM_EN_DIS_EN, BOOTROM_EN_EN_DIS, BOOTROM_EN_EN_EN, FLASH_DIS_DIS_DIS, FLASH_DIS_DIS_EN, FLASH_DIS_EN_DIS, F","MAP, MAP1, MAP2, MAP3, MAP4, MAP5, MAP6, MAP7, MAP8, MAP9, MAP10, MAP11, MAP12, MAP13, MAP14, MAP15, MAP16, MAP17, MAP18, MAP19, MAP20, MAP21, MAP22, MAP23, MAP24, MAP25, MAP26, MAP27, MAP28, MAP29, MAP30, MAP31, MAP32, MAP33, MAP34, MAP35, MAP36, MAP37, MAP38, MAP39, MAP40, MAP41, MAP42, MAP43, MAP44, MAP45, MAP46, MAP47, MAP48, MAP49, MAP50, MAP51, MAP52, MAP53, MAP54, MAP55, MAP56, MAP57, MAP58, MAP59, MAP60, MAP61, MAP62, MAP63, MAP64, MAP65, MAP66, MAP67, MAP68, MAP69, MAP70, MAP71, MAP72, MAP73, MAP74, MAP75, MAP76, MAP77, MAP78, MAP79, MAP80, MAP81, MAP82, MAP83, MAP84, MAP85, MAP86, MAP87, MAP88, MAP89, MAP90, MAP91, MAP92, MAP93, MAP94, MAP95, MAP96, MAP97, MAP98, MAP99, MAP100, MAP101, MAP102, MAP103, MAP104, MAP105, MAP106, MAP107, MAP108, MAP109, MAP110, MAP111, MAP112, MAP113, MAP114, MAP115, MAP116, MAP117, MAP118, MAP119, MAP120, MAP121, MAP122, MAP123, MAP124, MAP125, MAP126, MAP127, MAP128, MAP129, MAP130, MAP131, MAP132, MAP133, MAP134, MAP135, MAP136, MAP137, MAP138, MAP139, MAP140, MAP141, MAP142, MAP143, MAP144, MAP145, MAP1",0.39122295,0.39122295,0.3607065,0.3607065
lpc1102_04,What is the bit_offset of MASK11 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_width of ROM field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
lpc1102_04,What is the description of RORIC field from ICR register from SPI0 peripheral for LPC1102_04 microcontroller?,Writing a 1 to this bit clears the frame was received when RxFIFO was full interrupt.,RX Input Capture Reload Interrupt Control,RX Input Capture Enable,RX Input Capture Reload Interrupt Control,RX Input Capture Enable,0.58437014,0.58437014,0.40900463,0.40900463
lpc1102_04,List all the fields of R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller.,"FUNC, MODE, HYS, ADMODE, OD","IOCON_R_PIO1_0, IOCON_PIO0_8, IOCON_PIO0_10, IOCON_R_PIO1_1, IOCON_PIO0_11, IOCON_R_PIO1_2, IOCON_PIO0_12, IOCON_R_PIO1_3, IOCON_PIO0_13, IOCON_R_PIO1_4, IOCON_PIO0_14, IOCON_R_PIO1_5, IOCON_PIO0_15, IOCON_R_PIO1_6, IOCON_PIO0_16, IOCON_R_PIO1_7, IOCON_PIO0_17, IOCON_R_PIO1_8, IOCON_PIO0_18, IOCON_R_PIO1_9, IOCON_PIO0_19, IOCON_R_PIO1_10, IOCON_PIO0_20, IOCON_R_PIO1_21, IOCON_PIO0_22, IOCON_R_PIO1_22, IOCON_PIO0_23, IOCON_R_PIO1_23, IOCON_PIO0_24, IOCON_R_PIO1_24, IOCON_PIO0_25, IOCON_R_PIO1_25, IOCON_PIO0_26, IOCON_R_PIO1_26, IOCON_PIO0_27, IOCON_R_PIO1_27, IOCON_PIO0_28, IOCON_R_PIO1_28, IOCON_PIO0_29, IOCON_R_PIO1_29, IOCON_PIO0_30, IOCON_R_PIO1_30, IOCON_PIO0_31, IOCON_R_PIO1_31, IOCON_PIO0_0, IOCON_PIO0_1, IOCON_PIO0_2, IOCON_PIO0_3, IOCON_PIO0_4, IOCON_PIO0_5, IOCON_PIO0_6, IOCON_PIO0_7, IOCON_PIO0_8, IOCON_PIO0_9, IOCON_PIO0_10, IOCON_PIO0_11, IOCON_PIO0_12, IOCON_PIO0_13, IOCON_PIO0_14, IOCON_PIO0_15, IOCON_PIO0_16, IOCON_PIO0_17, IOCON_PIO0_18, IOCON_PIO0_19, IOCON_PIO0_20, IOCON_PIO0_21, IOCON_PIO0_22, IOCON_PIO0_23, IOCON_PIO0_24, IOCON_PIO0_25, IOCON_PIO0_26, IOCON_PIO0_27, IOCON_PIO0_28, IOCON_PIO0_29, IOCON_PIO","PRSEN, PRSSEL, PRSCHSEL, PRSSEL2, PRSSEL3, PRSSEL4, PRSSEL5, PRSSEL6, PRSSEL7, PRSSEL8, PRSSEL9, PRSSEL10, PRSSEL11, PRSSEL12, PRSSEL13, PRSSEL14, PRSSEL15, PRSSEL16, PRSSEL17, PRSSEL18, PRSSEL19, PRSSEL20, PRSSEL21, PRSSEL22, PRSSEL23, PRSSEL24, PRSSEL25, PRSSEL26, PRSSEL27, PRSSEL28, PRSSEL29, PRSSEL30, PRSSEL31, PRSSEL32, PRSSEL33, PRSSEL34, PRSSEL35, PRSSEL36, PRSSEL37, PRSSEL38, PRSSEL39, PRSSEL40, PRSSEL41, PRSSEL42, PRSSEL43, PRSSEL44, PRSSEL45, PRSSEL46, PRSSEL47, PRSSEL48, PRSSEL49, PRSSEL50, PRSSEL51, PRSSEL52, PRSSEL53, PRSSEL54, PRSSEL55, PRSSEL56, PRSSEL57, PRSSEL58, PRSSEL59, PRSSEL60, PRSSEL61, PRSSEL62, PRSSEL63, PRSSEL64, PRSSEL65, PRSSEL66, PRSSEL67, PRSSEL68, PRSSEL69, PRSSEL70, PRSSEL71, PRSSEL72, PRSSEL73, PRSSEL74, PRSSEL75, PRSSEL76, PRSSEL77, PRSSEL78, PRSSEL79, PRSSEL80, PRSSEL81, PRSSEL82, PRSSEL83, PRSSEL84, PRSSEL85, PRSSEL86, PRSSEL87, PRSSEL88, PRSSEL89, PRSSEL90, PRSSEL91, PRSSEL92, PRSSEL93, PRSSEL94, PRSSEL95, PRSSEL96, PRSSEL97, PRSSEL98, PRSSEL99, PRSSEL100, PRSSEL101, PRSSEL102, PRSSEL103, PRSSEL104, PRSSEL105, PRSSEL106, PRSSEL107, PRSSEL108, PRSSE","IOCON_R_PIO1_0, IOCON_PIO0_8, IOCON_PIO0_10, IOCON_R_PIO1_1, IOCON_PIO0_11, IOCON_R_PIO1_2, IOCON_PIO0_12, IOCON_R_PIO1_3, IOCON_PIO0_13, IOCON_R_PIO1_4, IOCON_PIO0_14, IOCON_R_PIO1_5, IOCON_PIO0_15, IOCON_R_PIO1_6, IOCON_PIO0_16, IOCON_R_PIO1_7, IOCON_PIO0_17, IOCON_R_PIO1_8, IOCON_PIO0_18, IOCON_R_PIO1_9, IOCON_PIO0_19, IOCON_R_PIO1_10, IOCON_PIO0_20, IOCON_R_PIO1_21, IOCON_PIO0_22, IOCON_R_PIO1_22, IOCON_PIO0_23, IOCON_R_PIO1_23, IOCON_PIO0_24, IOCON_R_PIO1_24, IOCON_PIO0_25, IOCON_R_PIO1_25, IOCON_PIO0_26, IOCON_R_PIO1_26, IOCON_PIO0_27, IOCON_R_PIO1_27, IOCON_PIO0_28, IOCON_R_PIO1_28, IOCON_PIO0_29, IOCON_R_PIO1_29, IOCON_PIO0_30, IOCON_R_PIO1_30, IOCON_PIO0_31, IOCON_R_PIO1_31, IOCON_PIO0_0, IOCON_PIO0_1, IOCON_PIO0_2, IOCON_PIO0_3, IOCON_PIO0_4, IOCON_PIO0_5, IOCON_PIO0_6, IOCON_PIO0_7, IOCON_PIO0_8, IOCON_PIO0_9, IOCON_PIO0_10, IOCON_PIO0_11, IOCON_PIO0_12, IOCON_PIO0_13, IOCON_PIO0_14, IOCON_PIO0_15, IOCON_PIO0_16, IOCON_PIO0_17, IOCON_PIO0_18, IOCON_PIO0_19, IOCON_PIO0_20, IOCON_PIO0_21, IOCON_PIO0_22, IOCON_PIO0_23, IOCON_PIO0_24, IOCON_PIO0_25, IOCON_PIO0_26, IOCON_PIO0_27, IOCON_PIO0_28, IOCON_PIO0_29, IOCON_PIO","PRSEN, PRSSEL, PRSCHSEL, PRSSEL2, PRSSEL3, PRSSEL4, PRSSEL5, PRSSEL6, PRSSEL7, PRSSEL8, PRSSEL9, PRSSEL10, PRSSEL11, PRSSEL12, PRSSEL13, PRSSEL14, PRSSEL15, PRSSEL16, PRSSEL17, PRSSEL18, PRSSEL19, PRSSEL20, PRSSEL21, PRSSEL22, PRSSEL23, PRSSEL24, PRSSEL25, PRSSEL26, PRSSEL27, PRSSEL28, PRSSEL29, PRSSEL30, PRSSEL31, PRSSEL32, PRSSEL33, PRSSEL34, PRSSEL35, PRSSEL36, PRSSEL37, PRSSEL38, PRSSEL39, PRSSEL40, PRSSEL41, PRSSEL42, PRSSEL43, PRSSEL44, PRSSEL45, PRSSEL46, PRSSEL47, PRSSEL48, PRSSEL49, PRSSEL50, PRSSEL51, PRSSEL52, PRSSEL53, PRSSEL54, PRSSEL55, PRSSEL56, PRSSEL57, PRSSEL58, PRSSEL59, PRSSEL60, PRSSEL61, PRSSEL62, PRSSEL63, PRSSEL64, PRSSEL65, PRSSEL66, PRSSEL67, PRSSEL68, PRSSEL69, PRSSEL70, PRSSEL71, PRSSEL72, PRSSEL73, PRSSEL74, PRSSEL75, PRSSEL76, PRSSEL77, PRSSEL78, PRSSEL79, PRSSEL80, PRSSEL81, PRSSEL82, PRSSEL83, PRSSEL84, PRSSEL85, PRSSEL86, PRSSEL87, PRSSEL88, PRSSEL89, PRSSEL90, PRSSEL91, PRSSEL92, PRSSEL93, PRSSEL94, PRSSEL95, PRSSEL96, PRSSEL97, PRSSEL98, PRSSEL99, PRSSEL100, PRSSEL101, PRSSEL102, PRSSEL103, PRSSEL104, PRSSEL105, PRSSEL106, PRSSEL107, PRSSEL108, PRSSE",0.24410678,0.24410678,0.083488666,0.083488666
lpc1102_04,What is the address_offset of IOCON_PIO0_1 register from IOCON peripheral for LPC1102_04 microcontroller?,0x10,0x4004 4010,0x4004 4010,0x4004 4010,0x4004 4010,0.54879797,0.54879797,0.54879797,0.54879797
lpc1102_04,What is the description of MR3S field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of ISENSE7 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration for GPIO7.,5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration for GPIO7.,0.104565814,0.104565814,0.34496439,0.34496439
lpc1102_04,What is the description of IBE2 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,IBE2 Interrupt Both Edge Sense Enable 2 Register (GPIO0IBE2) bit description.,Interrupt Both Edges Enable 2.,IBE2 Interrupt Both Edge Sense Enable 2 Register (GPIO0IBE2) bit description.,Interrupt Both Edges Enable 2.,0.5620997,0.5620997,0.62017334,0.62017334
lpc1102_04,What is the bit_offset of DATA5 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,5,5,5,5,5,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of SW1_63_32 field from FMSW1 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Word 1 of 128-bit signature (bits 63 to 32).,31:0 SW1[63:32] Word 1 of 128-bit signature (bits 63 to 32).,31:0 SW1[63:32] Word 1 of 128-bit signature (bits 63 to 32).,31:0 SW1[63:32] Word 1 of 128-bit signature (bits 63 to 32).,31:0 SW1[63:32] Word 1 of 128-bit signature (bits 63 to 32).,0.8261367,0.8261367,0.8261367,0.8261367
lpc1102_04,What is the bit_offset of ERPIO1_0 field from STARTERP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,12,0x0,12,0x0,12,0.24536332,0.24536332,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of ISENSE11 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,11,11:0,11,11:0,11,0.6365054,0.6365054,0.9999999,0.9999999
lpc1102_04,What is the size of RS485ADRMATCH register from UART peripheral for LPC1102_04 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,List all the fields of RIS register from GPIO1 peripheral for LPC1102_04 microcontroller.,"RAWST0, RAWST1, RAWST2, RAWST3, RAWST4, RAWST5, RAWST6, RAWST7, RAWST8, RAWST9, RAWST10, RAWST11","RISEA, FALLA, RISEB, FALLB, RISEC, FALLC, RISED, FALLD, RISEE, FALLE, RISEF, FALLF, RISEG, FALLG, RISEH, FALLH, RISEI, FALLI, RISEJ, FALLJ, RISEK, FALLK, RISEL, FALLL, RISEM, FALLM, RISEN, FALLN, RISEO, FALLO, RISEP, FALLP, RISEQ, FALLQ, RISER, FALLS, RISES, FALLT, FALLS, RISEU, FALLU, RISEV, FALLV, RISEW, FALLW, RISEX, FALLX, RISEY, FALLY, RISEZ, FALLZ, RISEAA, FALLAA, RISEAB, FALLAB, RISEAC, FALLAC, RISEAD, FALLAD, RISEAE, FALLAE, RISEAF, FALLAF, RISEAG, FALLAG, RISEAH, FALLAH, RISEAI, FALLAI, RISEAJ, FALLAJ, RISEAK, FALLAK, RISEAL, FALLAL, RISEAM, FALLAM, RISEAN, FALLAN, RISEAO, FALLAO, RISEAP, FALLAP, RISEAQ, FALLAQ, RISEAR, FALLAR, RISEAS, FALLAS, RISEAT, FALLAT, RISEAU, FALLAU, RISEAV, FALLAV, RISEAW, FALLAW, RISEAX, FALLAX, RISEAY, FALLAY, RISEAZ, FALLAZ, RISEBA, FALLBA, RISEBB, FALLBB, RISEBC, FALLBC, RISEBD, FALLBD, RISEBE, FALLBE, RISEBF, FALLBF, RISEBG, FALLBG, RISEBH, FALLBH, RISEBI, FALLBI, RISEBJ, FALLBJ, RISEBK, FALLBK, RISEBL, FALLBL, RISEBM, FALLBM, RISEBN, FALLBN, RISEBO, FALLBO, RISEBP, FALLBP, RISEBQ, FALLBQ, RISEBR, FALLBR, RISEBS, FALLBS, RISEBT, FALLBT, RISEBU, FALLBU, RISEBV, FALLBV, RISEBW, FALLBW, RISEBX, FALLBX, RISEBY, FALLBY, RISEBZ, FALLBZ, RISECA, FALLCA, RISECB, FALLCB, RISECC, FALLCC, RISE","PR0RIS, PR1RIS, PR2RIS, PR3RIS, PR4RIS, PR5RIS, PR6RIS, PR7RIS, PR8RIS, PR9RIS, PR10RIS, PR11RIS, PR12RIS, PR13RIS, PR14RIS, PR15RIS, PR16RIS, PR17RIS, PR18RIS, PR19RIS, PR20RIS, PR21RIS, PR22RIS, PR23RIS, PR24RIS, PR25RIS, PR26RIS, PR27RIS, PR28RIS, PR29RIS, PR30RIS, PR31RIS, PR32RIS, PR33RIS, PR34RIS, PR35RIS, PR36RIS, PR37RIS, PR38RIS, PR39RIS, PR40RIS, PR41RIS, PR42RIS, PR43RIS, PR44RIS, PR45RIS, PR46RIS, PR47RIS, PR48RIS, PR49RIS, PR50RIS, PR51RIS, PR52RIS, PR53RIS, PR54RIS, PR55RIS, PR56RIS, PR57RIS, PR58RIS, PR59RIS, PR60RIS, PR61RIS, PR62RIS, PR63RIS, PR64RIS, PR65RIS, PR66RIS, PR67RIS, PR68RIS, PR69RIS, PR70RIS, PR71RIS, PR72RIS, PR73RIS, PR74RIS, PR75RIS, PR76RIS, PR77RIS, PR78RIS, PR79RIS, PR80RIS, PR81RIS, PR82RIS, PR83RIS, PR84RIS, PR85RIS, PR86RIS, PR87RIS, PR88RIS, PR89RIS, PR90RIS, PR91RIS, PR92RIS, PR93RIS, PR94RIS, PR95RIS, PR96RIS, PR97RIS, PR98RIS, PR99RIS, PR100RIS, PR101RIS, PR102RIS, PR103RIS, PR104RIS, PR105RIS, PR106RIS, PR107RIS, PR108RIS, PR109RIS, PR110RIS, PR111RIS, PR112RIS, PR113RIS, PR114RIS, PR115RIS, PR116RIS, PR117RIS, PR118RIS, PR119RIS, PR120RIS, PR121RIS, PR122RIS, PR123RIS, PR124RIS, PR12","RISEA, FALLA, RISEB, FALLB, RISEC, FALLC, RISED, FALLD, RISEE, FALLE, RISEF, FALLF, RISEG, FALLG, RISEH, FALLH, RISEI, FALLI, RISEJ, FALLJ, RISEK, FALLK, RISEL, FALLL, RISEM, FALLM, RISEN, FALLN, RISEO, FALLO, RISEP, FALLP, RISEQ, FALLQ, RISER, FALLS, RISES, FALLT, FALLS, RISEU, FALLU, RISEV, FALLV, RISEW, FALLW, RISEX, FALLX, RISEY, FALLY, RISEZ, FALLZ, RISEAA, FALLAA, RISEAB, FALLAB, RISEAC, FALLAC, RISEAD, FALLAD, RISEAE, FALLAE, RISEAF, FALLAF, RISEAG, FALLAG, RISEAH, FALLAH, RISEAI, FALLAI, RISEAJ, FALLAJ, RISEAK, FALLAK, RISEAL, FALLAL, RISEAM, FALLAM, RISEAN, FALLAN, RISEAO, FALLAO, RISEAP, FALLAP, RISEAQ, FALLAQ, RISEAR, FALLAR, RISEAS, FALLAS, RISEAT, FALLAT, RISEAU, FALLAU, RISEAV, FALLAV, RISEAW, FALLAW, RISEAX, FALLAX, RISEAY, FALLAY, RISEAZ, FALLAZ, RISEBA, FALLBA, RISEBB, FALLBB, RISEBC, FALLBC, RISEBD, FALLBD, RISEBE, FALLBE, RISEBF, FALLBF, RISEBG, FALLBG, RISEBH, FALLBH, RISEBI, FALLBI, RISEBJ, FALLBJ, RISEBK, FALLBK, RISEBL, FALLBL, RISEBM, FALLBM, RISEBN, FALLBN, RISEBO, FALLBO, RISEBP, FALLBP, RISEBQ, FALLBQ, RISEBR, FALLBR, RISEBS, FALLBS, RISEBT, FALLBT, RISEBU, FALLBU, RISEBV, FALLBV, RISEBW, FALLBW, RISEBX, FALLBX, RISEBY, FALLBY, RISEBZ, FALLBZ, RISECA, FALLCA, RISECB, FALLCB, RISECC, FALLCC, RISE","PR0RIS, PR1RIS, PR2RIS, PR3RIS, PR4RIS, PR5RIS, PR6RIS, PR7RIS, PR8RIS, PR9RIS, PR10RIS, PR11RIS, PR12RIS, PR13RIS, PR14RIS, PR15RIS, PR16RIS, PR17RIS, PR18RIS, PR19RIS, PR20RIS, PR21RIS, PR22RIS, PR23RIS, PR24RIS, PR25RIS, PR26RIS, PR27RIS, PR28RIS, PR29RIS, PR30RIS, PR31RIS, PR32RIS, PR33RIS, PR34RIS, PR35RIS, PR36RIS, PR37RIS, PR38RIS, PR39RIS, PR40RIS, PR41RIS, PR42RIS, PR43RIS, PR44RIS, PR45RIS, PR46RIS, PR47RIS, PR48RIS, PR49RIS, PR50RIS, PR51RIS, PR52RIS, PR53RIS, PR54RIS, PR55RIS, PR56RIS, PR57RIS, PR58RIS, PR59RIS, PR60RIS, PR61RIS, PR62RIS, PR63RIS, PR64RIS, PR65RIS, PR66RIS, PR67RIS, PR68RIS, PR69RIS, PR70RIS, PR71RIS, PR72RIS, PR73RIS, PR74RIS, PR75RIS, PR76RIS, PR77RIS, PR78RIS, PR79RIS, PR80RIS, PR81RIS, PR82RIS, PR83RIS, PR84RIS, PR85RIS, PR86RIS, PR87RIS, PR88RIS, PR89RIS, PR90RIS, PR91RIS, PR92RIS, PR93RIS, PR94RIS, PR95RIS, PR96RIS, PR97RIS, PR98RIS, PR99RIS, PR100RIS, PR101RIS, PR102RIS, PR103RIS, PR104RIS, PR105RIS, PR106RIS, PR107RIS, PR108RIS, PR109RIS, PR110RIS, PR111RIS, PR112RIS, PR113RIS, PR114RIS, PR115RIS, PR116RIS, PR117RIS, PR118RIS, PR119RIS, PR120RIS, PR121RIS, PR122RIS, PR123RIS, PR124RIS, PR12",0.27560073,0.27560073,0.43347645,0.43347645
lpc1102_04,What is the size of R_PIO1_1 register from IOCON peripheral for LPC1102_04 microcontroller?,32,0x4004 407c,16,0x4004 407c,16,0.34232783,0.34232783,0.69824684,0.69824684
lpc1102_04,What is the bit_width of CLR4 field from IC register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of CLR9 field from IC register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of MASK3 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,3,3,31,3,31,1.0000001,1.0000001,0.5766099,0.5766099
lpc1102_04,What is the description of SEL field from SYSPLLCLKSEL register from SYSCON peripheral for LPC1102_04 microcontroller?,System PLL clock source,SPI/SSP Data Register (SSP0DR - address 0x4004 0008) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,SPI/SSP Clock Source Select Register (SSP0CPSR - address 0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,SPI/SSP Data Register (SSP0DR - address 0x4004 0008) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,SPI/SSP Clock Source Select Register (SSP0CPSR - address 0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.17814258,0.17814258,0.44477013,0.44477013
lpc1102_04,What is the bit_width of PWMEN1 field from PWMC register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of FUNC field from SWDIO_PIO1_3 register from IOCON peripheral for LPC1102_04 microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the address_offset of DR4 register from ADC peripheral for LPC1102_04 microcontroller?,0x20,0x018,0x020,0x018,0x020,0.7709734,0.7709734,0.9524064,0.9524064
lpc1102_04,What is the description of IBE4 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,I/O Buffer Enable for Pins 0-31.,Input Buffer Enable for PIO0_4.,I/O Buffer Enable for Pins 0-31.,Input Buffer Enable for PIO0_4.,0.3698313,0.3698313,0.30356953,0.30356953
lpc1102_04,What is the description of PDRUNCFG register from SYSCON peripheral for LPC1102_04 microcontroller?,Power-down configuration register,PD Run Configuration,"Power Down Configuration Register (PDRUNCFG, address 0x4004 8024) bit description. The PDRUNCFG is used to control the power down of the oscillator.",PD Run Configuration,"Power Down Configuration Register (PDRUNCFG, address 0x4004 8024) bit description. The PDRUNCFG is used to control the power down of the oscillator.",0.31679958,0.31679958,0.6503525,0.6503525
lpc1102_04,What is the size of PR register from CT32B1 peripheral for LPC1102_04 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the description of THR register from UART peripheral for LPC1102_04 microcontroller?,Transmit Holding Register. The next character to be transmitted is written here. (DLAB=0),0x4001 4008 and TMR32B1TC 0x4001 8008) bit description . . . . . . . . . . . . . . 153,"TX Holding Register (U0THR). The TX Holding Register (U0THR) is used to write data to the TX Buffer Register FIFO. The data is written to the U0THR and then transmitted via the serial output pin, TXD1.",0x4001 4008 and TMR32B1TC 0x4001 8008) bit description . . . . . . . . . . . . . . 153,"TX Holding Register (U0THR). The TX Holding Register (U0THR) is used to write data to the TX Buffer Register FIFO. The data is written to the U0THR and then transmitted via the serial output pin, TXD1.",0.3433938,0.3433938,0.6011934,0.6011934
lpc1102_04,What is the bit_offset of WLS field from LCR register from UART peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,List all the fields of MR2 register from CT16B1 peripheral for LPC1102_04 microcontroller.,MATCH,TMR16B1MR2,"MR2S, MR2V, MR2I, MR2F, MR2EN, MR2CLR, MR2TOV, MR2POL, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR",TMR16B1MR2,"MR2S, MR2V, MR2I, MR2F, MR2EN, MR2CLR, MR2TOV, MR2POL, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR2EN, MR",0.14084303,0.14084303,0.14527501,0.14527501
lpc1102_04,What is the bit_offset of EM1 field from EMR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,10,0x2,10,0x2,0.61559385,0.61559385,0.44031098,0.44031098
lpc1102_04,What is the bit_offset of SOD field from CR1 register from SPI0 peripheral for LPC1102_04 microcontroller?,3,10,10,10,10,0.64728796,0.64728796,0.64728796,0.64728796
lpc1102_04,What is the description of ADMODE field from R_PIO1_2 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects Analog/Digital mode,Analog input or digital mode for pads hosting the ADC inputs.,Analog input mode select.,Analog input or digital mode for pads hosting the ADC inputs.,Analog input mode select.,0.58225596,0.58225596,0.8205848,0.8205848
lpc1102_04,What is the address_offset of CPSR register from SPI0 peripheral for LPC1102_04 microcontroller?,0x10,0x4004 0014,0x4004 0004,0x4004 0014,0x4004 0004,0.6304574,0.6304574,0.6461179,0.6461179
lpc1102_04,What is the description of FLASHARRAY field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Enables clock for flash array access.,FLASHARRAY,FLASHARRAY,FLASHARRAY,FLASHARRAY,0.5473912,0.5473912,0.5473912,0.5473912
lpc1102_04,What is the bit_offset of PWMEN0 field from PWMC register from CT16B1 peripheral for LPC1102_04 microcontroller?,0,0x040,0x040,0x040,0x040,0.59206593,0.59206593,0.59206593,0.59206593
lpc1102_04,What is the bit_offset of IEV0 field from IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of WDTOSC_PD field from PDAWAKECFG register from SYSCON peripheral for LPC1102_04 microcontroller?,Watchdog oscillator wake-up configuration,0x4004 8024) bit,WDT Oscillator Power Down Select.,0x4004 8024) bit,WDT Oscillator Power Down Select.,0.08734491,0.08734491,0.3714198,0.3714198
lpc1102_04,What is the description of HYS field from IOCON_PIO0_6 register from IOCON peripheral for LPC1102_04 microcontroller?,Hysteresis.,Hysteresis,Hysteresis,Hysteresis,Hysteresis,0.965646,0.965646,0.965646,0.965646
lpc1102_04,What is the bit_width of DATA3 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc1102_04,What is the bit_width of CAPPIO1_1 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of MASK10 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of IOCON_PIO0_6 register from IOCON peripheral for LPC1102_04 microcontroller?,0x4c,0x4004 404c,0x4004 404c,0x4004 404c,0x4004 404c,0.5794035,0.5794035,0.5794035,0.5794035
lpc1102_04,What is the description of DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,Port n data address masking register locations for pins PIOn_0 to PIOn_11 (see  Section 9.4.1).,SPI/SSP Data Register (SSP0DR - address 0x5001 8008) bit description . . . . . . . . . . . . . . 103,0x5001 8000) bit description . . . . . . . . . . . . . . 103,SPI/SSP Data Register (SSP0DR - address 0x5001 8008) bit description . . . . . . . . . . . . . . 103,0x5001 8000) bit description . . . . . . . . . . . . . . 103,0.43388903,0.43388903,0.31665936,0.31665936
lpc1102_04,What is the bit_width of ISENSE8 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of RBR field from RBR register from UART peripheral for LPC1102_04 microcontroller?,The UART Receiver Buffer Register contains the oldest received byte in the UART RX FIFO.,Receiver Buffer Register. Contains the next received character to be read.,Receiver Buffer Register. Contains the next received character to be read.,Receiver Buffer Register. Contains the next received character to be read.,Receiver Buffer Register. Contains the next received character to be read.,0.66236985,0.66236985,0.66236985,0.66236985
lpc1102_04,What is the bit_width of MR0I field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of TCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,Timer Control Register (TCR). The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.,TMR16B1TCR,Timer Control Register (TMR16B1TCR). The TCR is used to control the timer counter.,TMR16B1TCR,Timer Control Register (TMR16B1TCR). The TCR is used to control the timer counter.,0.37368444,0.37368444,0.9320144,0.9320144
lpc1102_04,What is the address_offset of TC register from CT32B1 peripheral for LPC1102_04 microcontroller?,0x8,0x4001 8000,0x4001 8000,0x4001 8000,0x4001 8000,0.5636002,0.5636002,0.5636002,0.5636002
lpc1102_04,What is the size of GDR register from ADC peripheral for LPC1102_04 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,What is the bit_offset of MR1R field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304
lpc1102_04,What is the bit_offset of DIV field from SYSAHBCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,0,0x04,0x04,0x04,0x04,0.66232336,0.66232336,0.66232336,0.66232336
lpc1102_04,What is the bit_offset of RTIM field from IMSC register from SPI0 peripheral for LPC1102_04 microcontroller?,1,10,12,10,12,0.61559385,0.61559385,0.58160675,0.58160675
lpc1102_04,What is the description of PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,POR captured PIO status 0,POR captured PIO status register 0,"POR captured PIO status register 0 (PIOPORCAP0, address 0x4004 8100) bit description . . . . . . 104",POR captured PIO status register 0,"POR captured PIO status register 0 (PIOPORCAP0, address 0x4004 8100) bit description . . . . . . 104",0.9035776,0.9035776,0.71603596,0.71603596
lpc1102_04,What is the bit_offset of MATCH field from MR1 register from CT32B1 peripheral for LPC1102_04 microcontroller?,0,0x18,12:12,0x18,12:12,0.681364,0.681364,0.19477928,0.19477928
lpc1102_04,What is the address_offset of FMSW1 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,0x30,0x020,0x020,0x020,0x020,0.69837105,0.69837105,0.69837105,0.69837105
lpc1102_04,What is the description of SYSPLLCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,System PLL control,"System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description.","System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description.","System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description.","System PLL control register (SYSPLLCTRL, address 0x4004 8008) bit description.",0.67389655,0.67389655,0.67389655,0.67389655
lpc1102_04,What is the bit_offset of CLR0 field from IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,0,0x4004 001C,0x4004 001C,0x4004 001C,0x4004 001C,0.45782083,0.45782083,0.45782083,0.45782083
lpc1102_04,What is the bit_width of MR0INT field from IR register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of MR3S field from MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of MR2INT field from IR register from CT16B1 peripheral for LPC1102_04 microcontroller?,2,10,12,10,12,0.6143246,0.6143246,0.6423191,0.6423191
lpc1102_04,What is the address_offset of DR1 register from ADC peripheral for LPC1102_04 microcontroller?,0x14,0x4001 0000,0x4001 8000,0x4001 0000,0x4001 8000,0.64327914,0.64327914,0.58828604,0.58828604
lpc1102_04,What is the bit_width of BODRSTLEV field from BODCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
lpc1102_04,What is the bit_width of IEV5 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of PDRUNCFG register from SYSCON peripheral for LPC1102_04 microcontroller?,0x238,0x4004 8000,0x4004 8000,0x4004 8000,0x4004 8000,0.5967677,0.5967677,0.5967677,0.5967677
lpc1102_04,What is the bit_offset of RTRIS field from RIS register from SPI0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of DIR register from GPIO0 peripheral for LPC1102_04 microcontroller?,32,0x4004 0004,32,0x4004 0004,32,0.3353931,0.3353931,0.9999999,0.9999999
lpc1102_04,What is the description of MR3INT field from IR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Interrupt flag for match channel 3.,MR3I Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.,MR3I Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.,MR3I Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.,MR3I Interrupt on MR3: an interrupt is generated when MR3 matches the value in the TC.,0.5230573,0.5230573,0.5230573,0.5230573
lpc1102_04,What is the bit_width of RAWST9 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of EXTRST field from SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of POR field from SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller?,POR reset status,POR event,POR event,POR event,POR event,0.4977432,0.4977432,0.4977432,0.4977432
lpc1102_04,What is the bit_width of RXIM field from IMSC register from SPI0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of PE field from LCR register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of CLR4 field from IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,4,12,12,12,12,0.6974304,0.6974304,0.6974304,0.6974304
lpc1102_04,List all the fields of DR3 register from ADC peripheral for LPC1102_04 microcontroller.,"V_VREF, OVERRUN, DONE","AD0DR3, DATA, DONE, OVERRUN, INT, PEND, RES, DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA","PR3, MONEN3, MONIT3, MONSEL3, MONCLK3, MONPOL3, MONEDGE3, MONINV3, MONHYST3, MONAVG3, MONRAVG3, MONSMP3, MONHALF3, MONBUSY3, MONLOCK3, MONALST3, MONACT3, MONIN3, MONREF3, MONAVGSEL3, MONAVGREF3, MONAVGCLK3, MONAVGHALF3, MONAVGSTART3, MONAVGSTOP3, MONAVGEN3, MONAVGCLKSRC3, MONAVGCLKINV3, MONAVGCLKPOL3, MONAVGCLKEDGE3, MONAVGCLKHALF3, MONAVGCLKSTART3, MONAVGCLKSTOP3, MONAVGCLKEN3, MONAVGCLKMON3, MONAVGCLKMONPOL3, MONAVGCLKMONEDGE3, MONAVGCLKMONINV3, MONAVGCLKMONHYST3, MONAVGCLKMONAVG3, MONAVGCLKMONREF3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT","AD0DR3, DATA, DONE, OVERRUN, INT, PEND, RES, DATA0, DATA1, DATA2, DATA3, DATA4, DATA5, DATA6, DATA7, DATA8, DATA9, DATA10, DATA11, DATA12, DATA13, DATA14, DATA15, DATA16, DATA17, DATA18, DATA19, DATA20, DATA21, DATA22, DATA23, DATA24, DATA25, DATA26, DATA27, DATA28, DATA29, DATA30, DATA31, DATA32, DATA33, DATA34, DATA35, DATA36, DATA37, DATA38, DATA39, DATA40, DATA41, DATA42, DATA43, DATA44, DATA45, DATA46, DATA47, DATA48, DATA49, DATA50, DATA51, DATA52, DATA53, DATA54, DATA55, DATA56, DATA57, DATA58, DATA59, DATA60, DATA61, DATA62, DATA63, DATA64, DATA65, DATA66, DATA67, DATA68, DATA69, DATA70, DATA71, DATA72, DATA73, DATA74, DATA75, DATA76, DATA77, DATA78, DATA79, DATA80, DATA81, DATA82, DATA83, DATA84, DATA85, DATA86, DATA87, DATA88, DATA89, DATA90, DATA91, DATA92, DATA93, DATA94, DATA95, DATA96, DATA97, DATA98, DATA99, DATA100, DATA101, DATA102, DATA103, DATA104, DATA105, DATA106, DATA107, DATA108, DATA109, DATA110, DATA111, DATA112, DATA113, DATA114, DATA115, DATA116, DATA117, DATA118, DATA119, DATA120, DATA121, DATA122, DATA123, DATA124, DATA125, DATA126, DATA127, DATA128, DATA129, DATA130, DATA131, DATA132, DATA133, DATA134, DATA135, DATA136, DATA137, DATA138, DATA139, DATA140, DATA141, DATA","PR3, MONEN3, MONIT3, MONSEL3, MONCLK3, MONPOL3, MONEDGE3, MONINV3, MONHYST3, MONAVG3, MONRAVG3, MONSMP3, MONHALF3, MONBUSY3, MONLOCK3, MONALST3, MONACT3, MONIN3, MONREF3, MONAVGSEL3, MONAVGREF3, MONAVGCLK3, MONAVGHALF3, MONAVGSTART3, MONAVGSTOP3, MONAVGEN3, MONAVGCLKSRC3, MONAVGCLKINV3, MONAVGCLKPOL3, MONAVGCLKEDGE3, MONAVGCLKHALF3, MONAVGCLKSTART3, MONAVGCLKSTOP3, MONAVGCLKEN3, MONAVGCLKMON3, MONAVGCLKMONPOL3, MONAVGCLKMONEDGE3, MONAVGCLKMONINV3, MONAVGCLKMONHYST3, MONAVGCLKMONAVG3, MONAVGCLKMONREF3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT3, MONAVGCLKMONIN3, MONAVGCLKMONREF3, MONAVGCLKMONAVG3, MONAVGCLKMONSMP3, MONAVGCLKMONHALF3, MONAVGCLKMONBUSY3, MONAVGCLKMONLOCK3, MONAVGCLKMONALST3, MONAVGCLKMONACT",0.25684047,0.25684047,0.10465232,0.10465232
lpc1102_04,What is the address_offset of IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,0x801c,0x801c,0x801c,0x801c,0x801c,0.99999994,0.99999994,0.99999994,0.99999994
lpc1102_04,What is the bit_width of PWMEN3 field from PWMC register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of EMC1 field from EMR register from CT32B1 peripheral for LPC1102_04 microcontroller?,6,10,1,10,1,0.7016588,0.7016588,0.65244377,0.65244377
lpc1102_04,What is the description of IR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Interrupt Register (IR). The IR can be written to clear interrupts. The IR can be read to identify which of five possible interrupt sources are pending.,TMR16B1IR,TMR32B1IR,TMR16B1IR,TMR32B1IR,0.11781359,0.11781359,0.13011864,0.13011864
lpc1102_04,What is the bit_width of MATCH field from MR2 register from CT16B1 peripheral for LPC1102_04 microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of PWMC register from CT32B0 peripheral for LPC1102_04 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc1102_04,What is the description of IBE1 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,Input Buffer Enable for PIO1_1 pin.,"I/O Control Enable for PIO0_1. When 0, the I/O control is disabled. When 1, the I/O control is enabled.",Input Buffer Enable for PIO1_1 pin.,"I/O Control Enable for PIO0_1. When 0, the I/O control is disabled. When 1, the I/O control is enabled.",0.39418697,0.39418697,0.50085104,0.50085104
lpc1102_04,What is the description of MR3R field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,Reset on MR3: the TC will be reset if MR3 matches it.,Stop on MR3: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR3 matches the TC.,MR3R Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR3 matches the TC.,MR3R Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,0.7073189,0.7073189,0.74929774,0.74929774
lpc1102_04,What is the address_offset of WDTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,0xd8,0x4004 8098,0x40048098,0x4004 8098,0x40048098,0.6400204,0.6400204,0.68707335,0.68707335
lpc1102_04,What is the description of MR0 register from CT16B1 peripheral for LPC1102_04 microcontroller?,"Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate aninterrupt every time MR matches the TC.",TMR16B1MR0,TMR16B1MR0,TMR16B1MR0,TMR16B1MR0,0.30752233,0.30752233,0.30752233,0.30752233
lpc1102_04,What is the description of MASK4 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked. 31:12 - Reserved - -,0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked. 31:12 - Reserved - -,0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,0.88935244,0.88935244,0.85807335,0.85807335
lpc1102_04,What is the bit_offset of IO9 field from DIR register from GPIO0 peripheral for LPC1102_04 microcontroller?,9,9:6,9,9:6,9,0.5815383,0.5815383,1.0,1.0
lpc1102_04,What is the description of CAPPIO1_1 field from PIOPORCAP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,Raw reset status input PIO1_1,POR captured PIO status register 1,PIO1_1 Captured PIO Status Register 1,POR captured PIO status register 1,PIO1_1 Captured PIO Status Register 1,0.6356354,0.6356354,0.7173058,0.7173058
lpc1102_04,What is the size of TC register from CT32B1 peripheral for LPC1102_04 microcontroller?,32,4,4,4,4,0.6150483,0.6150483,0.6150483,0.6150483
lpc1102_04,What is the description of V_VREF field from DR4 register from ADC peripheral for LPC1102_04 microcontroller?,"When DONE is 1, this field contains a binary fraction representing the voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.","15:6 V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.","V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.","15:6 V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.","V_VREF When DONE is 1, this field contains a binary fraction representing the NA voltage on the ADn pin, divided by the voltage on the VREF pin. Zero in the field indicates that the voltage on the ADn pin was less than, equal to, or close to that on VREF, while 0x3FF indicates that the voltage on AD input was close to, equal to, or greater than that on VREF.",0.8879905,0.8879905,0.9279204,0.9279204
lpc1102_04,What is the description of SSP0 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Enables clock for SPI0.,SSP0 Clock Enable.,SSP0 Clock Enable.,SSP0 Clock Enable.,SSP0 Clock Enable.,0.656557,0.656557,0.656557,0.656557
lpc1102_04,What is the bit_width of MR2I field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of MATCH field from MR0 register from CT32B0 peripheral for LPC1102_04 microcontroller?,Timer counter match value.,12:0 MATCH REGISTER 0,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,12:0 MATCH REGISTER 0,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,0.55874044,0.55874044,0.16453195,0.16453195
lpc1102_04,What is the bit_width of WDRESET field from WDMOD register from WWDT peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of MR3S field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of DIV field from UARTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737
lpc1102_04,What is the description of OD field from R_PIO0_11 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pseudo open-drain mode.,OD,Open Drain Enable.,OD,Open Drain Enable.,0.1366449,0.1366449,0.76795876,0.76795876
lpc1102_04,List all the registers of CT16B1 peripheral for LPC1102_04 microcontroller.,"IR, TCR, TC, PR, PC, MCR, EMR, PWMC, MR0, MR1, MR2, MR3, MR0, MR1, MR2, MR3","TMR16B1IR, TMR16B1TCR, TMR16B1TC, TMR16B1PR, TMR16B1PC, TMR16B1MCR, TMR16B1MR0, TMR16B1MR1, TMR16B1MR2, TMR16B1MR3, TMR16B1DRV, TMR16B1ISR, TMR16B1IF, TMR16B1IER, TMR16B1IDR, TMR16B1IMR, TMR16B1ICR, TMR16B1TFR, TMR16B1TFC, TMR16B1PV, TMR16B1CV, TMR16B1RA, TMR16B1RB, TMR16B1RC, TMR16B1RD, TMR16B1FIFO, TMR16B1CFG0, TMR16B1CFG1, TMR16B1CFG2, TMR16B1CFG3, TMR16B1_TIMER, TMR16B1_CTRL, TMR16B1_CMD, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_STATUS, TMR16B1_SYNC, TMR16B1_IF, TMR16B1_IER, TMR16B1_IDR, TMR16B1_IMR, TMR16B1_TFR, TMR16B1_TFC, TMR16B1_PV, TMR16B1_CV, TMR16B1_RA, TMR16B1_RB, TMR16B1_RC, TMR16B1_RD, TMR16B1_FIFO, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_TIMER, TMR16B1_CTRL, TMR16B1_CMD, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_STATUS, TMR16B1_SYNC, TMR16B1_IF, TMR16B1_IER, TMR16B1_IDR, TMR16B1_IMR, TMR16B1_TFR, TMR16B1_TFC, TMR16B1_PV, TMR16B1_CV, TMR16B1_RA, TMR16B1_RB, TMR16B1_RC, TMR16B1_RD, TMR16B1_FIFO, TMR16B1_CFG0, TMR16B1_","PR, TC, PC, MCR, MR0, MR1, MR2, MR3, IFC, IFS, IR, TXC, RXC, RXF0, RXF1, RXF2, RXF3, RXF4, RXF5, RXF6, RXF7, RXF8, RXF9, RXF10, RXF11, RXF12, RXF13, RXF14, RXF15, RXF16, RXF17, RXF18, RXF19, RXF20, RXF21, RXF22, RXF23, RXF24, RXF25, RXF26, RXF27, RXF28, RXF29, RXF30, RXF31, RXF32, TXC, TXF0, TXF1, TXF2, TXF3, TXF4, TXF5, TXF6, TXF7, TXF8, TXF9, TXF10, TXF11, TXF12, TXF13, TXF14, TXF15, TXF16, TXF17, TXF18, TXF19, TXF20, TXF21, TXF22, TXF23, TXF24, TXF25, TXF26, TXF27, TXF28, TXF29, TXF30, TXF31, TXF32, RXF0, RXF1, RXF2, RXF3, RXF4, RXF5, RXF6, RXF7, RXF8, RXF9, RXF10, RXF11, RXF12, RXF13, RXF14, RXF15, RXF16, RXF17, RXF18, RXF19, RXF20, RXF21, RXF22, RXF23, RXF24, RXF25, RXF26, RXF27, RXF28, RXF29, RXF30, RXF31, RXF32, TXF0, TXF1, TXF2, TXF3, TXF4, TXF5, TXF6, TXF7, TXF8, TXF9, TXF10, TXF11, TXF12, TXF13, TXF14, TXF15, TXF16, TXF17, TXF18, TXF19, TXF20, TXF21, TXF22, TXF23, TXF24, TXF25, TXF26, TXF27, TXF2","TMR16B1IR, TMR16B1TCR, TMR16B1TC, TMR16B1PR, TMR16B1PC, TMR16B1MCR, TMR16B1MR0, TMR16B1MR1, TMR16B1MR2, TMR16B1MR3, TMR16B1DRV, TMR16B1ISR, TMR16B1IF, TMR16B1IER, TMR16B1IDR, TMR16B1IMR, TMR16B1ICR, TMR16B1TFR, TMR16B1TFC, TMR16B1PV, TMR16B1CV, TMR16B1RA, TMR16B1RB, TMR16B1RC, TMR16B1RD, TMR16B1FIFO, TMR16B1CFG0, TMR16B1CFG1, TMR16B1CFG2, TMR16B1CFG3, TMR16B1_TIMER, TMR16B1_CTRL, TMR16B1_CMD, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_STATUS, TMR16B1_SYNC, TMR16B1_IF, TMR16B1_IER, TMR16B1_IDR, TMR16B1_IMR, TMR16B1_TFR, TMR16B1_TFC, TMR16B1_PV, TMR16B1_CV, TMR16B1_RA, TMR16B1_RB, TMR16B1_RC, TMR16B1_RD, TMR16B1_FIFO, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_TIMER, TMR16B1_CTRL, TMR16B1_CMD, TMR16B1_CFG0, TMR16B1_CFG1, TMR16B1_CFG2, TMR16B1_CFG3, TMR16B1_STATUS, TMR16B1_SYNC, TMR16B1_IF, TMR16B1_IER, TMR16B1_IDR, TMR16B1_IMR, TMR16B1_TFR, TMR16B1_TFC, TMR16B1_PV, TMR16B1_CV, TMR16B1_RA, TMR16B1_RB, TMR16B1_RC, TMR16B1_RD, TMR16B1_FIFO, TMR16B1_CFG0, TMR16B1_","PR, TC, PC, MCR, MR0, MR1, MR2, MR3, IFC, IFS, IR, TXC, RXC, RXF0, RXF1, RXF2, RXF3, RXF4, RXF5, RXF6, RXF7, RXF8, RXF9, RXF10, RXF11, RXF12, RXF13, RXF14, RXF15, RXF16, RXF17, RXF18, RXF19, RXF20, RXF21, RXF22, RXF23, RXF24, RXF25, RXF26, RXF27, RXF28, RXF29, RXF30, RXF31, RXF32, TXC, TXF0, TXF1, TXF2, TXF3, TXF4, TXF5, TXF6, TXF7, TXF8, TXF9, TXF10, TXF11, TXF12, TXF13, TXF14, TXF15, TXF16, TXF17, TXF18, TXF19, TXF20, TXF21, TXF22, TXF23, TXF24, TXF25, TXF26, TXF27, TXF28, TXF29, TXF30, TXF31, TXF32, RXF0, RXF1, RXF2, RXF3, RXF4, RXF5, RXF6, RXF7, RXF8, RXF9, RXF10, RXF11, RXF12, RXF13, RXF14, RXF15, RXF16, RXF17, RXF18, RXF19, RXF20, RXF21, RXF22, RXF23, RXF24, RXF25, RXF26, RXF27, RXF28, RXF29, RXF30, RXF31, RXF32, TXF0, TXF1, TXF2, TXF3, TXF4, TXF5, TXF6, TXF7, TXF8, TXF9, TXF10, TXF11, TXF12, TXF13, TXF14, TXF15, TXF16, TXF17, TXF18, TXF19, TXF20, TXF21, TXF22, TXF23, TXF24, TXF25, TXF26, TXF27, TXF2",0.50063205,0.50063205,0.65779716,0.65779716
lpc1102_04,What is the description of IBE9 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be triggered on both edges (x = 0 to 11). 0 = Interrupt on pin PIOn_x is controlled through register IEV. 1 = Both edges on pin PIOn_x trigger an interrupt.,IBE9 Input Buffer Enable 9 002aah159,Input Buffer Enable.,IBE9 Input Buffer Enable 9 002aah159,Input Buffer Enable.,0.24978475,0.24978475,0.24252826,0.24252826
lpc1102_04,What is the size of MR2 register from CT16B1 peripheral for LPC1102_04 microcontroller?,None,16,16,16,16,0.4124743,0.4124743,0.4124743,0.4124743
lpc1102_04,What is the description of PWMEN3 field from PWMC register from CT32B0 peripheral for LPC1102_04 microcontroller?,"When one, PWM mode is enabled for CT32Bn_MAT3. When zero, CT32Bn_MAT3 is controlled by EM3. Note: It is recommended to use match channel 3 to set the PWM cycle.","PWM mode is enabled for CT32Bn_MAT3. 0 When zero, CT32Bn_MAT3 is controlled by EM3.","PWMEN3 When one, PWM mode is enabled for CT32Bn_MAT3. 0 When zero, CT32Bn_MAT3 is controlled by EM3.","PWM mode is enabled for CT32Bn_MAT3. 0 When zero, CT32Bn_MAT3 is controlled by EM3.","PWMEN3 When one, PWM mode is enabled for CT32Bn_MAT3. 0 When zero, CT32Bn_MAT3 is controlled by EM3.",0.9379519,0.9379519,0.9109824,0.9109824
lpc1102_04,What is the bit_offset of OE field from LSR register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of SSP0CLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,0x94,0x40040010,0x40040010,0x40040010,0x40040010,0.706704,0.706704,0.706704,0.706704
lpc1102_04,What is the address_offset of IER register from UART peripheral for LPC1102_04 microcontroller?,0x4,0x4004 8024,0x4000 8024,0x4004 8024,0x4000 8024,0.6416503,0.6416503,0.57250214,0.57250214
lpc1102_04,What is the description of MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,Match Control Register (MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.,TMR16B0MCR,Match Control Register (TMR16B0MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.,TMR16B0MCR,Match Control Register (TMR16B0MCR). The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.,0.35222468,0.35222468,0.9486474,0.9486474
lpc1102_04,What is the size of MR2 register from CT32B0 peripheral for LPC1102_04 microcontroller?,None,32,32,32,32,0.43902802,0.43902802,0.43902802,0.43902802
lpc1102_04,What is the bit_width of ISENSE3 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of IO10 field from DIR register from GPIO0 peripheral for LPC1102_04 microcontroller?,10,10,10,10,10,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of MASK10 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,MASK10 Selects interrupt on pin x to be masked (x = 0 to 11). 0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked. 31:12 - Reserved - -,MASK10 Mask for Interrupt 10.,MASK10 Selects interrupt on pin x to be masked (x = 0 to 11). 0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked. 31:12 - Reserved - -,MASK10 Mask for Interrupt 10.,0.90207404,0.90207404,0.629575,0.629575
lpc1102_04,What is the description of FLASHTIM field from FLASHCFG register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Flash memory access time. FLASHTIM +1 is equal to the number of system clocks used for flash access.,16.7.1 Flash access time,Flash access time.,16.7.1 Flash access time,Flash access time.,0.6268841,0.6268841,0.6577114,0.6577114
lpc1102_04,List all the fields of BODCTRL register from SYSCON peripheral for LPC1102_04 microcontroller.,"BODRSTLEV, BODINTVAL, BODRSTENA","BODVDDEN, BODVDDLEVEL, BODVDDHYST, BODVDDRSTEN, BODVDDRST, BODVDDRSTB, BODVDDHYSTB, BODVDDLEVELB, BODVDDLEVELALT, BODVDDLEVELALTB, BODVDDLEVELTRIM, BODVDDLEVELTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM,","BODVDDEN, BODVDDLEVEL, BODVDDHYST, BODVDDRSTEN, BODVDDRST, BODVDDRSTCLK, BODVDDRSTPOL, BODVDDRSTSTAT, BODVDDRSTSTATPOL, BODVDDRSTSTATCLK, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, B","BODVDDEN, BODVDDLEVEL, BODVDDHYST, BODVDDRSTEN, BODVDDRST, BODVDDRSTB, BODVDDHYSTB, BODVDDLEVELB, BODVDDLEVELALT, BODVDDLEVELALTB, BODVDDLEVELTRIM, BODVDDLEVELTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM, BODVDDLEVELTRIMTRIMB, BODVDDLEVELTRIMTRIM,","BODVDDEN, BODVDDLEVEL, BODVDDHYST, BODVDDRSTEN, BODVDDRST, BODVDDRSTCLK, BODVDDRSTPOL, BODVDDRSTSTAT, BODVDDRSTSTATPOL, BODVDDRSTSTATCLK, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, BODVDDRSTSTATCLKPOL, B",0.27289015,0.27289015,0.33690313,0.33690313
lpc1102_04,What is the size of IRCCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc1102_04,What is the bit_width of MASK6 field from MIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of RAWST4 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,11,104,11,104,0.58286226,0.58286226,0.45147404,0.45147404
lpc1102_04,What is the bit_width of START field from ACR register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of SRPIO1_0 field from STARTSRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of EMC2 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,8,2,10,2,10,0.6382933,0.6382933,0.70526737,0.70526737
lpc1102_04,What is the description of FUNC field from IOCON_PIO0_1 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pin function. All other values are reserved.,Selects pin function. All other values are reserved.,FUNC,Selects pin function. All other values are reserved.,FUNC,1.0000002,1.0000002,0.16862366,0.16862366
lpc1102_04,What is the bit_width of MATCH field from MR0 register from CT32B1 peripheral for LPC1102_04 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,What is the bit_offset of FUNC field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746
lpc1102_04,What is the bit_offset of TC field from TC register from CT32B1 peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of ISENSE4 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,I/O port input sense for default function.,I/O Interrupt Sense Select,I/O port input sense for default function.,I/O Interrupt Sense Select,0.3255118,0.3255118,0.5662894,0.5662894
lpc1102_04,What is the description of MATCH field from MR3 register from CT32B0 peripheral for LPC1102_04 microcontroller?,Timer counter match value.,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x00000000,0.09960077,0.09960077,0.14479828,0.14479828
lpc1102_04,What is the size of SYSTCKCAL register from SYSCON peripheral for LPC1102_04 microcontroller?,32,8,16,8,16,0.67385197,0.67385197,0.69824684,0.69824684
lpc1102_04,What is the description of MASK8 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,GPIO interrupt mask register,103,GPIO interrupt mask register,103,0.61265945,0.61265945,0.098551445,0.098551445
lpc1102_04,What is the description of EMC1 field from EMR register from CT32B0 peripheral for LPC1102_04 microcontroller?,External Match Control 1. Determines the functionality of External Match 1.,"CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT1",TIMER16B0 External Match Control.,"CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT16B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT16B1_MAT[3, 1, 0] CT16B1 Input No inputs available CT16B1_MAT[3, 1, 0] CT1",TIMER16B0 External Match Control.,0.24290085,0.24290085,0.63198054,0.63198054
lpc1102_04,What is the description of PS field from LCR register from UART peripheral for LPC1102_04 microcontroller?,Parity Select,0x4000 801C) bit description ............. 88,0x4000 800C) bit description ............. 85,0x4000 801C) bit description ............. 88,0x4000 800C) bit description ............. 85,0.039950624,0.039950624,0.07200985,0.07200985
lpc1102_04,What is the bit_offset of NMMEN field from RS485CTRL register from UART peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of RAWST8 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,RAW Status of Port 8 Interrupt Flag,RAW Status of Port 8,RAW Status of Port 8 Interrupt Flag,RAW Status of Port 8,0.59161294,0.59161294,0.3171615,0.3171615
lpc1102_04,What is the bit_offset of MODE field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_width of DEVICEID field from DEVICE_ID register from SYSCON peripheral for LPC1102_04 microcontroller?,32,31:0,16,31:0,16,0.5794739,0.5794739,0.69824684,0.69824684
lpc1102_04,What is the description of HYS field from PIO1_7 register from IOCON peripheral for LPC1102_04 microcontroller?,Hysteresis.,Hysteresis. 0 0 Disable. 1 Enable. 6 - - Reserved 1,"Hysteresis. When set to 1, the on-chip pull-up/pull-down resistor is enabled. When set to 0, the on-chip pull-up/pull-down resistor is disabled.",Hysteresis. 0 0 Disable. 1 Enable. 6 - - Reserved 1,"Hysteresis. When set to 1, the on-chip pull-up/pull-down resistor is enabled. When set to 0, the on-chip pull-up/pull-down resistor is disabled.",0.5720736,0.5720736,0.48785907,0.48785907
lpc1102_04,What is the bit_offset of MASK2 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,What is the address_offset of DR0 register from ADC peripheral for LPC1102_04 microcontroller?,0x10,0x004,0x004,0x004,0x004,0.7292583,0.7292583,0.7292583,0.7292583
lpc1102_04,What is the bit_offset of IBE7 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,7,7,7,7,7,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of HYS field from R_PIO1_0 register from IOCON peripheral for LPC1102_04 microcontroller?,5,7,10,7,10,0.80144113,0.80144113,0.719052,0.719052
lpc1102_04,What is the address_offset of DLM register from UART peripheral for LPC1102_04 microcontroller?,0x4,0x4001 400C,0x4004 800c,0x4001 400C,0x4004 800c,0.5969204,0.5969204,0.6653261,0.6653261
lpc1102_04,What is the bit_offset of ADC field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,13,0x0,0x0,0x0,0x0,0.13751373,0.13751373,0.13751373,0.13751373
lpc1102_04,What is the bit_width of MR0R field from MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
lpc1102_04,What is the description of IRCOUT_PD field from PDRUNCFG register from SYSCON peripheral for LPC1102_04 microcontroller?,IRC oscillator output power-down,Internal oscillator output pad drive strength in run and idle modes.,Internal RC oscillator power down.,Internal oscillator output pad drive strength in run and idle modes.,Internal RC oscillator power down.,0.42018908,0.42018908,0.57706475,0.57706475
lpc1102_04,What is the description of RAWST6 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,SPI/SSP Raw Interrupt Status of Port 1,Raw Status of Port 1 Interrupt Flag 6.,SPI/SSP Raw Interrupt Status of Port 1,Raw Status of Port 1 Interrupt Flag 6.,0.53090143,0.53090143,0.59939486,0.59939486
lpc1102_04,What is the address_offset of WDTCLKSEL register from SYSCON peripheral for LPC1102_04 microcontroller?,0xd0,0x4004 80d0,0x4004 80d0,0x4004 80d0,0x4004 80d0,0.67490435,0.67490435,0.67490435,0.67490435
lpc1102_04,What is the description of IO8 field from DIR register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects pin x as input or output (x = 0 to 11). 0 = Pin PIOn_x is configured as input. 1 = Pin PIOn_x is configured as output.,002aah159,I/O 8 Pin Direction Control,002aah159,I/O 8 Pin Direction Control,0.13937196,0.13937196,0.40321618,0.40321618
lpc1102_04,List all the fields of TCR register from CT32B0 peripheral for LPC1102_04 microcontroller.,"CEN, CRST","TCEN, CSYNC, CMOD, CPRE, CEDGE, CSEL, CRE, CCEI, CCIS, CPRSEN, CPRSSEL, CPRSCLKSEL, CPRSDIV, CPRSEN2, CPRSSEL2, CPRSCLKSEL2, CPRSDIV2, CPRSEN3, CPRSSEL3, CPRSCLKSEL3, CPRSDIV3, CPRSEN4, CPRSSEL4, CPRSCLKSEL4, CPRSDIV4, CPRSEN5, CPRSSEL5, CPRSCLKSEL5, CPRSDIV5, CPRSEN6, CPRSSEL6, CPRSCLKSEL6, CPRSDIV6, CPRSEN7, CPRSSEL7, CPRSCLKSEL7, CPRSDIV7, CPRSEN8, CPRSSEL8, CPRSCLKSEL8, CPRSDIV8, CPRSEN9, CPRSSEL9, CPRSCLKSEL9, CPRSDIV9, CPRSEN10, CPRSSEL10, CPRSCLKSEL10, CPRSDIV10, CPRSEN11, CPRSSEL11, CPRSCLKSEL11, CPRSDIV11, CPRSEN12, CPRSSEL12, CPRSCLKSEL12, CPRSDIV12, CPRSEN13, CPRSSEL13, CPRSCLKSEL13, CPRSDIV13, CPRSEN14, CPRSSEL14, CPRSCLKSEL14, CPRSDIV14, CPRSEN15, CPRSSEL15, CPRSCLKSEL15, CPRSDIV15, CPRSEN16, CPRSSEL16, CPRSCLKSEL16, CPRSDIV16, CPRSEN17, CPRSSEL17, CPRSCLKSEL17, CPRSDIV17, CPRSEN18, CPRSSEL18, CPRSCLKSEL18, CPRSDIV18, CPRSEN19, CPRSSEL19, CPRSCLKSEL19, CPRSDIV19, CPRSEN20, CPRSSEL20, CPRSCLKSEL20, CPRSDIV20, CPRSEN21, CPRSSEL21, CPRSCLKSEL21, CPRSDIV21, CPRSEN22, CPRSSEL22, CPRSCLKSEL22, CPRSDIV22, CPRSEN23, CPRSSEL23, CPRSCLKSEL23, CPRSDIV23, CPRSEN24, CPRSSEL24, C","TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAP","TCEN, CSYNC, CMOD, CPRE, CEDGE, CSEL, CRE, CCEI, CCIS, CPRSEN, CPRSSEL, CPRSCLKSEL, CPRSDIV, CPRSEN2, CPRSSEL2, CPRSCLKSEL2, CPRSDIV2, CPRSEN3, CPRSSEL3, CPRSCLKSEL3, CPRSDIV3, CPRSEN4, CPRSSEL4, CPRSCLKSEL4, CPRSDIV4, CPRSEN5, CPRSSEL5, CPRSCLKSEL5, CPRSDIV5, CPRSEN6, CPRSSEL6, CPRSCLKSEL6, CPRSDIV6, CPRSEN7, CPRSSEL7, CPRSCLKSEL7, CPRSDIV7, CPRSEN8, CPRSSEL8, CPRSCLKSEL8, CPRSDIV8, CPRSEN9, CPRSSEL9, CPRSCLKSEL9, CPRSDIV9, CPRSEN10, CPRSSEL10, CPRSCLKSEL10, CPRSDIV10, CPRSEN11, CPRSSEL11, CPRSCLKSEL11, CPRSDIV11, CPRSEN12, CPRSSEL12, CPRSCLKSEL12, CPRSDIV12, CPRSEN13, CPRSSEL13, CPRSCLKSEL13, CPRSDIV13, CPRSEN14, CPRSSEL14, CPRSCLKSEL14, CPRSDIV14, CPRSEN15, CPRSSEL15, CPRSCLKSEL15, CPRSDIV15, CPRSEN16, CPRSSEL16, CPRSCLKSEL16, CPRSDIV16, CPRSEN17, CPRSSEL17, CPRSCLKSEL17, CPRSDIV17, CPRSEN18, CPRSSEL18, CPRSCLKSEL18, CPRSDIV18, CPRSEN19, CPRSSEL19, CPRSCLKSEL19, CPRSDIV19, CPRSEN20, CPRSSEL20, CPRSCLKSEL20, CPRSDIV20, CPRSEN21, CPRSSEL21, CPRSCLKSEL21, CPRSDIV21, CPRSEN22, CPRSSEL22, CPRSCLKSEL22, CPRSDIV22, CPRSEN23, CPRSSEL23, CPRSCLKSEL23, CPRSDIV23, CPRSEN24, CPRSSEL24, C","TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAPMODE0, CAPMODE1, CAPMODE2, CAPMODE3, PWEN, PWMEN, IRQEN, PRESC, TCINV, CLKSEL, TCEN, CMOA, SYNCEN, CAP",0.37283653,0.37283653,0.27492577,0.27492577
lpc1102_04,What is the bit_width of IBE2 field from IBE register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of SW1_63_32 field from FMSW1 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the description of PSEL field from SYSPLLCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Post divider ratio P. The division ratio is 2 x P.,SPI0_PINSEL,SPI0 Clock Source Select,SPI0_PINSEL,SPI0 Clock Source Select,0.043905687,0.043905687,0.09168502,0.09168502
lpc1102_04,What is the bit_width of PWMEN3 field from PWMC register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of MASK8 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of DATA1 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,0x1000 0004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x1000 0004,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.36226898,0.36226898,0.37273112,0.37273112
lpc1102_04,What is the description of RSRPIO1_0 field from STARTRSRP0CLR register from SYSCON peripheral for LPC1102_04 microcontroller?,Start signal reset for start logic input PIO1_0,RSRPIO1_0,RSRPIO1_0: The RSRPIO1_0 pin is used as the start signal.,RSRPIO1_0,RSRPIO1_0: The RSRPIO1_0 pin is used as the start signal.,0.29004997,0.29004997,0.5309436,0.5309436
lpc1102_04,What is the description of RXLIE field from IER register from UART peripheral for LPC1102_04 microcontroller?,RX Line Interrupt Enable. Enables the UART RX line status interrupts. The status of this interrupt can be read from LSR[4:1].,RX Line Interrupt Enable 0 Enables the UART RX line status interrupts. The status of this interrupt can be read from U0LSR[4:1]. 0 Disable the RX line status interrupts. 1 Enable the RX line status interrupts.,RX Line Interrupt Enable.,RX Line Interrupt Enable 0 Enables the UART RX line status interrupts. The status of this interrupt can be read from U0LSR[4:1]. 0 Disable the RX line status interrupts. 1 Enable the RX line status interrupts.,RX Line Interrupt Enable.,0.8755707,0.8755707,0.7665524,0.7665524
lpc1102_04,What is the bit_offset of RBRIE field from IER register from UART peripheral for LPC1102_04 microcontroller?,0,0x1,0x1,0x1,0x1,0.7080963,0.7080963,0.7080963,0.7080963
lpc1102_04,What is the description of START field from FMSSTART register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Signature generation start address (corresponds to AHB byte address bits[20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,0.9804065,0.9804065,0.9804065,0.9804065
lpc1102_04,What is the bit_width of MR2I field from MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of IBE9 field from IBE register from GPIO1 peripheral for LPC1102_04 microcontroller?,9,9,9,9,9,1.0,1.0,1.0,1.0
lpc1102_04,List all the fields of RS485CTRL register from UART peripheral for LPC1102_04 microcontroller.,"NMMEN, RXDIS, AADEN, SEL, DCTRL, OINV","DIR, AADEN, NMMEN, RXDIS, TXDIS, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXBLOCKA, RXENA, TXENA, RXINV, TXINV, RXEN, TXEN, RXDIS, TXDIS, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN,","DIR, AADEN, NMMEN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXCLKPOL, TXCLKPOL, RXCLKSEL, TXCLKSEL, RXCLKOE, TXCLKOE, RXCLKOI, TXCLKOI, RXCLKDIV, TXCLKDIV, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDI","DIR, AADEN, NMMEN, RXDIS, TXDIS, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXBLOCKA, RXENA, TXENA, RXINV, TXINV, RXEN, TXEN, RXDIS, TXDIS, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN, RXBLOCK, RXENA, TXENA, RXEN, TXEN, RXINV, TXINV, RXEN, TXEN,","DIR, AADEN, NMMEN, RXDIS, TXDIS, RXEN, TXEN, RXINV, TXINV, RXCLKPOL, TXCLKPOL, RXCLKSEL, TXCLKSEL, RXCLKOE, TXCLKOE, RXCLKOI, TXCLKOI, RXCLKDIV, TXCLKDIV, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDIVEN, TXCLKDIVEN, RXCLKDI",0.54685664,0.54685664,0.55302674,0.55302674
lpc1102_04,What is the bit_offset of MATCH field from MR2 register from CT16B0 peripheral for LPC1102_04 microcontroller?,0,12,12,12,12,0.43830746,0.43830746,0.43830746,0.43830746
lpc1102_04,What is the bit_offset of EMC2 field from EMR register from CT32B1 peripheral for LPC1102_04 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737
lpc1102_04,What is the bit_width of CAP0I field from CCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of Count field from WDTC register from WWDT peripheral for LPC1102_04 microcontroller?,24,10,16,10,16,0.5860137,0.5860137,0.7363719,0.7363719
lpc1102_04,List all the fields of IMSC register from SPI0 peripheral for LPC1102_04 microcontroller.,"RORIM, RTIM, RXIM, TXIM","SSTF, SDIF, SDOF, EI, RXF, TXF, RXUF, TXUF, RXOF, TXOF, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB","PRMI, RXFULLI, TXFULLI, TXUINTP, RXUINTP, MSTPE, SSEI, SSIE, SSIE, SSRXINTP, SSRXEN, SSRXDIS, SSRX, SSROUTINTP, SSROUTEN, SSROUT, SSRTXINTP, SSRTXEN, SSRTXDIS, SSRTX, MSTAR, MSTRPE, MSTR, MSTREN, MSTRDIS, MSTRRST, MSTRRSTPE, MSTRRSTEN, MSTRRST, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, M","SSTF, SDIF, SDOF, EI, RXF, TXF, RXUF, TXUF, RXOF, TXOF, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB, RXB, TXB","PRMI, RXFULLI, TXFULLI, TXUINTP, RXUINTP, MSTPE, SSEI, SSIE, SSIE, SSRXINTP, SSRXEN, SSRXDIS, SSRX, SSROUTINTP, SSROUTEN, SSROUT, SSRTXINTP, SSRTXEN, SSRTXDIS, SSRTX, MSTAR, MSTRPE, MSTR, MSTREN, MSTRDIS, MSTRRST, MSTRRSTPE, MSTRRSTEN, MSTRRST, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, MONPE, MONEN, MONEN, MONRST, MONRSTPE, MONRSTEN, MONRST, MON, M",0.30768678,0.30768678,0.3278485,0.3278485
lpc1102_04,What is the address_offset of MR1 register from CT16B1 peripheral for LPC1102_04 microcontroller?,0x1c,0x4001 0000 + 0x104 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 +,0x4001 0000,0x4001 0000 + 0x104 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 + 0x1000 * 1 +,0x4001 0000,0.31214565,0.31214565,0.6347377,0.6347377
lpc1102_04,What is the bit_width of ABTOINTEN field from IER register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of MASK6 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,Interrupt on pin PIOn_x is masked.,103,Interrupt on pin PIOn_x is masked.,103,0.87985134,0.87985134,0.098551445,0.098551445
lpc1102_04,List all the fields of GDR register from ADC peripheral for LPC1102_04 microcontroller.,"V_VREF, CHN, OVERRUN, DONE","GPIO0GDR, GPIO1GDR, GPIO0DMASK, GPIO1DMASK, GPIO0INT, GPIO1INT, GPIO0MIS, GPIO1MIS, GPIO0IC, GPIO1IC, GPIO0RIS, GPIO1RIS, GPIO0F, GPIO1F, GPIO0, GPIO1, GPIO0SET, GPIO1SET, GPIO0CLR, GPIO1CLR, GPIO0TGL, GPIO1TGL, GPIO0INV, GPIO1INV, GPIO0PU, GPIO1PU, GPIO0PD, GPIO1PD, GPIO0DBEN, GPIO1DBEN, GPIO0IBEN, GPIO1IBEN, GPIO0OVTDIS, GPIO1OVTDIS, GPIO0OVT, GPIO1OVT, GPIO0OVTCLR, GPIO1OVTCLR, GPIO0OVTSET, GPIO1OVTSET, GPIO0OVTINV, GPIO1OVTINV, GPIO0OVTTOVTEN, GPIO1OVTTOVTEN, GPIO0OVTTOVT, GPIO1OVTTOVT, GPIO0OVTTOVTCLR, GPIO1OVTTOVTCLR, GPIO0OVTTOVTSET, GPIO1OVTTOVTSET, GPIO0OVTTOVTINV, GPIO1OVTTOVTINV, GPIO0OVTTOVTTOVTEN, GPIO1OVTTOVTTOVTEN, GPIO0OVTTOVTTOVT, GPIO1OVTTOVTTOVT, GPIO0OVTTOVTTOVTCLR, GPIO1OVTTOVTTOVTCLR, GPIO0OVTTOVTTOVTSET, GPIO1OVTTOVTTOVTSET, GPIO0OVTTOVTTOVTINV, GPIO1OVTTOVTTOVTINV, GPIO0OVTTOVTTOVTTOVTEN, GPIO1OVTTOVTTOVTTOVTEN, GPIO0OVTTOVTTOVTTOVT, GPIO1OVTTOVTTOVTTOVT, GPIO0OVTTOVTTOVTCLR, GPIO1OVTTOVTTOVTCLR, GPIO0OVTTOVTTOVTSET, GPIO1OVTTOVTTOVTSET, GPIO0OVTTOVTTOVTINV, GPIO1OVTTOVTTOVTINV, GPIO0OVTTOVTTOVTTOVTEN, GPIO1OVTTOVT","GPIO0DR, GPIO1DR, GPIO0DIN, GPIO1DIN, GPIO0DOUT, GPIO1DOUT, GPIO0SET, GPIO1SET, GPIO0CLR, GPIO1CLR, GPIO0NOT, GPIO1NOT, GPIO0TGL, GPIO1TGL, GPIO0, GPIO1, GPIO0PU, GPIO1PU, GPIO0PD, GPIO1PD, GPIO0DBEN, GPIO1DBEN, GPIO0IBEN, GPIO1IBEN, GPIO0IE, GPIO1IE, GPIO0IEV, GPIO1IEV, GPIO0IF, GPIO1IF, GPIO0IFA, GPIO1IFA, GPIO0IFB, GPIO1IFB, GPIO0ED, GPIO1ED, GPIO0AF, GPIO1AF, GPIO0DRV, GPIO1DRV, GPIO0DS, GPIO1DS, GPIO0IS, GPIO1IS, GPIO0IBS, GPIO1IBS, GPIO0OV, GPIO1OV, GPIO0TRDY, GPIO1TRDY, GPIO0TST, GPIO1TST, GPIO0IC, GPIO1IC, GPIO0ILS, GPIO1ILS, GPIO0IHV, GPIO1IHV, GPIO0IL, GPIO1IL, GPIO0IH, GPIO1IH, GPIO0FAL, GPIO1FAL, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO","GPIO0GDR, GPIO1GDR, GPIO0DMASK, GPIO1DMASK, GPIO0INT, GPIO1INT, GPIO0MIS, GPIO1MIS, GPIO0IC, GPIO1IC, GPIO0RIS, GPIO1RIS, GPIO0F, GPIO1F, GPIO0, GPIO1, GPIO0SET, GPIO1SET, GPIO0CLR, GPIO1CLR, GPIO0TGL, GPIO1TGL, GPIO0INV, GPIO1INV, GPIO0PU, GPIO1PU, GPIO0PD, GPIO1PD, GPIO0DBEN, GPIO1DBEN, GPIO0IBEN, GPIO1IBEN, GPIO0OVTDIS, GPIO1OVTDIS, GPIO0OVT, GPIO1OVT, GPIO0OVTCLR, GPIO1OVTCLR, GPIO0OVTSET, GPIO1OVTSET, GPIO0OVTINV, GPIO1OVTINV, GPIO0OVTTOVTEN, GPIO1OVTTOVTEN, GPIO0OVTTOVT, GPIO1OVTTOVT, GPIO0OVTTOVTCLR, GPIO1OVTTOVTCLR, GPIO0OVTTOVTSET, GPIO1OVTTOVTSET, GPIO0OVTTOVTINV, GPIO1OVTTOVTINV, GPIO0OVTTOVTTOVTEN, GPIO1OVTTOVTTOVTEN, GPIO0OVTTOVTTOVT, GPIO1OVTTOVTTOVT, GPIO0OVTTOVTTOVTCLR, GPIO1OVTTOVTTOVTCLR, GPIO0OVTTOVTTOVTSET, GPIO1OVTTOVTTOVTSET, GPIO0OVTTOVTTOVTINV, GPIO1OVTTOVTTOVTINV, GPIO0OVTTOVTTOVTTOVTEN, GPIO1OVTTOVTTOVTTOVTEN, GPIO0OVTTOVTTOVTTOVT, GPIO1OVTTOVTTOVTTOVT, GPIO0OVTTOVTTOVTCLR, GPIO1OVTTOVTTOVTCLR, GPIO0OVTTOVTTOVTSET, GPIO1OVTTOVTTOVTSET, GPIO0OVTTOVTTOVTINV, GPIO1OVTTOVTTOVTINV, GPIO0OVTTOVTTOVTTOVTEN, GPIO1OVTTOVT","GPIO0DR, GPIO1DR, GPIO0DIN, GPIO1DIN, GPIO0DOUT, GPIO1DOUT, GPIO0SET, GPIO1SET, GPIO0CLR, GPIO1CLR, GPIO0NOT, GPIO1NOT, GPIO0TGL, GPIO1TGL, GPIO0, GPIO1, GPIO0PU, GPIO1PU, GPIO0PD, GPIO1PD, GPIO0DBEN, GPIO1DBEN, GPIO0IBEN, GPIO1IBEN, GPIO0IE, GPIO1IE, GPIO0IEV, GPIO1IEV, GPIO0IF, GPIO1IF, GPIO0IFA, GPIO1IFA, GPIO0IFB, GPIO1IFB, GPIO0ED, GPIO1ED, GPIO0AF, GPIO1AF, GPIO0DRV, GPIO1DRV, GPIO0DS, GPIO1DS, GPIO0IS, GPIO1IS, GPIO0IBS, GPIO1IBS, GPIO0OV, GPIO1OV, GPIO0TRDY, GPIO1TRDY, GPIO0TST, GPIO1TST, GPIO0IC, GPIO1IC, GPIO0ILS, GPIO1ILS, GPIO0IHV, GPIO1IHV, GPIO0IL, GPIO1IL, GPIO0IH, GPIO1IH, GPIO0FAL, GPIO1FAL, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO1FALL, GPIO0RISE, GPIO1RISE, GPIO0FALL, GPIO",0.18908101,0.18908101,0.18975836,0.18975836
lpc1102_04,What is the description of OD field from R_PIO1_2 register from IOCON peripheral for LPC1102_04 microcontroller?,Selects pseudo open-drain mode. See Section 7.1 for part specific details.,OD,Open Drain Enable.,OD,Open Drain Enable.,0.11310321,0.11310321,0.76679605,0.76679605
lpc1102_04,What is the bit_offset of MR0S field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,2,1,12,1,12,0.80541563,0.80541563,0.6423191,0.6423191
lpc1102_04,What is the bit_offset of BI field from LSR register from UART peripheral for LPC1102_04 microcontroller?,4,1,15,1,15,0.768664,0.768664,0.58196014,0.58196014
lpc1102_04,What is the bit_offset of MR3INT field from IR register from CT16B0 peripheral for LPC1102_04 microcontroller?,3,11,1,11,1,0.59858125,0.59858125,0.790561,0.790561
lpc1102_04,What is the bit_width of IO1 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of MASK11 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of CPSR register from SPI0 peripheral for LPC1102_04 microcontroller?,32,4,32,4,32,0.6150483,0.6150483,0.9999999,0.9999999
lpc1102_04,What is the bit_width of IEV2 field from IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of CPSDVSR field from CPSR register from SPI0 peripheral for LPC1102_04 microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of MR0R field from MCR register from CT16B0 peripheral for LPC1102_04 microcontroller?,Reset on MR0: the TC will be reset if MR0 matches it.,MR0R Stop on MR0: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR0 matches the TC.,MR0R,MR0R Stop on MR0: the TC and PC will be stopped and TCR[0] will 0 be set to 0 if MR0 matches the TC.,MR0R,0.72518885,0.72518885,0.42883784,0.42883784
lpc1102_04,What is the description of THRE field from LSR register from UART peripheral for LPC1102_04 microcontroller?,Transmitter Holding Register Empty. THRE is set immediately upon detection of an empty UART THR and is cleared on a THR write.,Transmit Holding Register Empty: U0LSR[2] is set when the U0THR is empty and is cleared when the UART THR is written.,Transmit Holding Register Empty: U0LSR[2] is set when the U0THR is empty and is cleared when the UART THR is written.,Transmit Holding Register Empty: U0LSR[2] is set when the U0THR is empty and is cleared when the UART THR is written.,Transmit Holding Register Empty: U0LSR[2] is set when the U0THR is empty and is cleared when the UART THR is written.,0.81415796,0.81415796,0.81415796,0.81415796
lpc1102_04,What is the description of UART peripheral for LPC1102_04 microcontroller?,UART  ,UART0,UART0,UART0,UART0,0.9126419,0.9126419,0.9126419,0.9126419
lpc1102_04,What is the description of RORRIS field from RIS register from SPI0 peripheral for LPC1102_04 microcontroller?,This bit is 1 if another frame was completely received while the RxFIFO was full. The ARM spec implies that the preceding frame data is overwritten by the new frame data when this occurs.,RX FIFO Read-Out-After-Read Register Full Interrupt Status,RX Overrun Raw Interrupt Status,RX FIFO Read-Out-After-Read Register Full Interrupt Status,RX Overrun Raw Interrupt Status,0.518491,0.518491,0.49934325,0.49934325
lpc1102_04,What is the description of MASK1 field from IE register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,GPIO interrupt mask register for PIO1_0 to PIO1_11. Set bit to HIGH to enable interrupt on PIO1_x. Clear bit to LOW to disable interrupt on PIO1_x. 31:12 - Reserved - -,"MASK1 Mask for Interrupt 1. When set to 1, the corresponding bit in the IFS register will be set to 1 on an interrupt. When set to 0, the corresponding bit in the IFS register will be cleared. 0 = Interrupt on PIOn_x is masked. 1 = Interrupt on PIOn_x is not masked. 31:12 - Reserved - -",GPIO interrupt mask register for PIO1_0 to PIO1_11. Set bit to HIGH to enable interrupt on PIO1_x. Clear bit to LOW to disable interrupt on PIO1_x. 31:12 - Reserved - -,"MASK1 Mask for Interrupt 1. When set to 1, the corresponding bit in the IFS register will be set to 1 on an interrupt. When set to 0, the corresponding bit in the IFS register will be cleared. 0 = Interrupt on PIOn_x is masked. 1 = Interrupt on PIOn_x is not masked. 31:12 - Reserved - -",0.67292404,0.67292404,0.81717694,0.81717694
lpc1102_04,What is the bit_width of OD field from IOCON_PIO0_6 register from IOCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of EM2 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563
lpc1102_04,What is the bit_width of MR0I field from MCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of MR0 register from CT16B0 peripheral for LPC1102_04 microcontroller?,0x18,0x00000000,0x00000000,0x00000000,0x00000000,0.67026657,0.67026657,0.67026657,0.67026657
lpc1102_04,What is the description of CRST field from TCR register from CT16B1 peripheral for LPC1102_04 microcontroller?,"When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.","Counter Reset 0 When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.","CRST Counter Reset 0 When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.","Counter Reset 0 When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.","CRST Counter Reset 0 When one, the Timer Counter and the Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.",0.97570777,0.97570777,0.88717103,0.88717103
lpc1102_04,What is the description of SYSOSC_PD field from PDAWAKECFG register from SYSCON peripheral for LPC1102_04 microcontroller?,System oscillator wake-up configuration,"Power down control register (SYSOSC_PD, address 0x4004 8024) bit description.",Power down of oscillator.,"Power down control register (SYSOSC_PD, address 0x4004 8024) bit description.",Power down of oscillator.,0.19759874,0.19759874,0.46776554,0.46776554
lpc1102_04,What is the bit_offset of CR0INT field from IR register from CT32B0 peripheral for LPC1102_04 microcontroller?,4,0,0,0,0,0.5480499,0.5480499,0.5480499,0.5480499
lpc1102_04,What is the bit_width of ISENSE9 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of FDR register from UART peripheral for LPC1102_04 microcontroller?,32,0x4001 4000,32,0x4001 4000,32,0.2537655,0.2537655,0.9999999,0.9999999
lpc1102_04,What is the bit_offset of EM0 field from EMR register from CT32B0 peripheral for LPC1102_04 microcontroller?,0,0,0x00,0,0x00,1.0000001,1.0000001,0.7006788,0.7006788
lpc1102_04,What is the bit_offset of ISENSE11 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,11,11,11,11,11,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_width of MATCH field from MR3 register from CT16B0 peripheral for LPC1102_04 microcontroller?,16,10,10,10,10,0.5112148,0.5112148,0.5112148,0.5112148
lpc1102_04,What is the bit_width of START field from CR register from ADC peripheral for LPC1102_04 microcontroller?,3,1,1,1,1,0.790561,0.790561,0.790561,0.790561
lpc1102_04,What is the bit_offset of EMC0 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,4,10,16,10,16,0.6570035,0.6570035,0.63828933,0.63828933
lpc1102_04,What is the bit_width of DONE field from DR3 register from ADC peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of SCR field from CR0 register from SPI0 peripheral for LPC1102_04 microcontroller?,8,10,10,10,10,0.70526737,0.70526737,0.70526737,0.70526737
lpc1102_04,What is the description of PC field from PC register from CT16B0 peripheral for LPC1102_04 microcontroller?,prescale counter value.,TIMER16B0 PC register (TMR16B0PC) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,PC,TIMER16B0 PC register (TMR16B0PC) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,PC,0.22776969,0.22776969,0.068914026,0.068914026
lpc1102_04,What is the address_offset of FMSTATCLR register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,0xfe8,0xfe8,0xfe8,0xfe8,0xfe8,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_width of DATA11 field from DATA register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,10,16,10,16,0.61559385,0.61559385,0.4854614,0.4854614
lpc1102_04,What is the description of MR1INT field from IR register from CT16B1 peripheral for LPC1102_04 microcontroller?,Interrupt flag for match channel 1.,16-bit counter/timer 1 Interrupt Register (TMR16B1IR),"16-bit Timer Interrupt Flag 1. This bit is set to 1 when a match occurs between the TC and MR1. This bit is cleared by writing a 1 to it. This bit is active low, meaning that a pulse of 1 clock period wide is generated when it is set to 0. This bit s written by the TC, and read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never cleared by the TC, and always read as 0 by the TC. This bit s written by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC,",16-bit counter/timer 1 Interrupt Register (TMR16B1IR),"16-bit Timer Interrupt Flag 1. This bit is set to 1 when a match occurs between the TC and MR1. This bit is cleared by writing a 1 to it. This bit is active low, meaning that a pulse of 1 clock period wide is generated when it is set to 0. This bit s written by the TC, and read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never cleared by the TC, and always read as 0 by the TC. This bit s written by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC, and always read as 0 by the TC. This bit s read by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never read by the TC, and always written as 0 by the MAT0/MAT1/MAT2/MAT3 field of the TC_SYNCBIAS register. This bit is never written by the TC,",0.34023893,0.34023893,0.42129505,0.42129505
lpc1102_04,What is the description of CLR6 field from IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be cleared (x = 0 to 11). Clears the interrupt edge detection logic. This register is write-only. The synchronizer between the GPIO and the NVIC blocks causes a delay of 2 clocks. It is recommended to add two NOPs after the clear of the interrupt edge detection logic before the exit of the interrupt service routine. 0 = No effect. 1 = Clears edge detection logic for pin PIOn_x.,CLR6 Interrupt Clear Enable Bit 6 of GPIO0 Interrupt Mask Register (GPIO0IC),Clear GPIO6 Pin State.,CLR6 Interrupt Clear Enable Bit 6 of GPIO0 Interrupt Mask Register (GPIO0IC),Clear GPIO6 Pin State.,0.5054179,0.5054179,0.49388403,0.49388403
lpc1102_04,What is the size of EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the bit_width of FUNC field from SWCLK_PIO0_10 register from IOCON peripheral for LPC1102_04 microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the bit_offset of SCR field from CR0 register from SPI0 peripheral for LPC1102_04 microcontroller?,8,0,0,0,0,0.5250482,0.5250482,0.5250482,0.5250482
lpc1102_04,What is the description of LCR register from UART peripheral for LPC1102_04 microcontroller?,Line Control Register. Contains controls for frame formatting and break generation.,LCR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,LCR Register (LCR). The LCR is used to control the operation of the UART.,LCR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,LCR Register (LCR). The LCR is used to control the operation of the UART.,0.1528768,0.1528768,0.38520584,0.38520584
lpc1102_04,What is the bit_offset of MR3INT field from IR register from CT16B1 peripheral for LPC1102_04 microcontroller?,3,11,1,11,1,0.59858125,0.59858125,0.790561,0.790561
lpc1102_04,What is the bit_width of DATA field from DR register from SPI0 peripheral for LPC1102_04 microcontroller?,16,32,32,32,32,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,List all the fields of MR3 register from CT32B1 peripheral for LPC1102_04 microcontroller.,MATCH,"MR0, MR1, MR2, MR3","PR, IEN, MIR, M, EM0, EM1, EM2, EM3, DT, DTEN, DTMODE, DTCTRL, DTFAIL, DTTOUT, DTDBG, DTLOCK, DTEN0, DTEN1, DTEN2, DTEN3, DTEN4, DTEN5, DTEN6, DTEN7, DTEN8, DTEN9, DTEN10, DTEN11, DTEN12, DTEN13, DTEN14, DTEN15, DTEN16, DTEN17, DTEN18, DTEN19, DTEN20, DTEN21, DTEN22, DTEN23, DTEN24, DTEN25, DTEN26, DTEN27, DTEN28, DTEN29, DTEN30, DTEN31, DTEN32, EM00, EM01, EM02, EM03, EM04, EM05, EM06, EM07, EM08, EM09, EM010, EM011, EM012, EM013, EM014, EM015, EM016, EM017, EM018, EM019, EM020, EM021, EM022, EM023, EM024, EM025, EM026, EM027, EM028, EM029, EM030, EM031, EM032, EM10, EM11, EM12, EM13, EM14, EM15, EM16, EM17, EM18, EM19, EM20, EM21, EM22, EM23, EM24, EM25, EM26, EM27, EM28, EM29, EM30, EM31, EM32, DT0, DT1, DT2, DT3, DT4, DT5, DT6, DT7, DT8, DT9, DT10, DT11, DT12, DT13, DT14, DT15, DT16, DT17, DT18, DT19, DT20, DT21, DT22, DT23, DT24, DT25, DT26, DT27, DT28, DT29, DT30, DT31, DT32, PC0, PC1, PC2, PC3, PC4, PC5, PC6, PC7, PC8, PC9, PC10, PC11, PC12, PC13, PC14, PC15, PC16, PC17, PC18, PC19, PC20, PC21, PC22, PC23, PC24, PC25, PC26, PC27, PC28, PC29, PC30, PC31, PC32","MR0, MR1, MR2, MR3","PR, IEN, MIR, M, EM0, EM1, EM2, EM3, DT, DTEN, DTMODE, DTCTRL, DTFAIL, DTTOUT, DTDBG, DTLOCK, DTEN0, DTEN1, DTEN2, DTEN3, DTEN4, DTEN5, DTEN6, DTEN7, DTEN8, DTEN9, DTEN10, DTEN11, DTEN12, DTEN13, DTEN14, DTEN15, DTEN16, DTEN17, DTEN18, DTEN19, DTEN20, DTEN21, DTEN22, DTEN23, DTEN24, DTEN25, DTEN26, DTEN27, DTEN28, DTEN29, DTEN30, DTEN31, DTEN32, EM00, EM01, EM02, EM03, EM04, EM05, EM06, EM07, EM08, EM09, EM010, EM011, EM012, EM013, EM014, EM015, EM016, EM017, EM018, EM019, EM020, EM021, EM022, EM023, EM024, EM025, EM026, EM027, EM028, EM029, EM030, EM031, EM032, EM10, EM11, EM12, EM13, EM14, EM15, EM16, EM17, EM18, EM19, EM20, EM21, EM22, EM23, EM24, EM25, EM26, EM27, EM28, EM29, EM30, EM31, EM32, DT0, DT1, DT2, DT3, DT4, DT5, DT6, DT7, DT8, DT9, DT10, DT11, DT12, DT13, DT14, DT15, DT16, DT17, DT18, DT19, DT20, DT21, DT22, DT23, DT24, DT25, DT26, DT27, DT28, DT29, DT30, DT31, DT32, PC0, PC1, PC2, PC3, PC4, PC5, PC6, PC7, PC8, PC9, PC10, PC11, PC12, PC13, PC14, PC15, PC16, PC17, PC18, PC19, PC20, PC21, PC22, PC23, PC24, PC25, PC26, PC27, PC28, PC29, PC30, PC31, PC32",0.1604466,0.1604466,0.03031339,0.03031339
lpc1102_04,What is the address_offset of IR register from CT32B1 peripheral for LPC1102_04 microcontroller?,0x0,0x4004 8028,0x40048028,0x4004 8028,0x40048028,0.5554184,0.5554184,0.7219207,0.7219207
lpc1102_04,What is the bit_offset of GPIO field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,6,0,0,0,0,0.5109592,0.5109592,0.5109592,0.5109592
lpc1102_04,What is the bit_offset of EMC1 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,6,10,10,10,10,0.7016588,0.7016588,0.7016588,0.7016588
lpc1102_04,What is the description of PC field from PC register from CT16B1 peripheral for LPC1102_04 microcontroller?,prescale counter value.,16-bit counter/timer 1 PC register (base address 0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"PC register (PC). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.",16-bit counter/timer 1 PC register (base address 0x4004 0014) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,"PC register (PC). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.",0.33562824,0.33562824,0.51216364,0.51216364
lpc1102_04,List all the fields of STARTAPRP0 register from SYSCON peripheral for LPC1102_04 microcontroller.,"APRPIO0_0, APRPIO0_8, APRPIO0_9, APRPIO0_10, APRPIO0_11, APRPIO1_0","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSE","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSEL, PRSSE",0.49153328,0.49153328,0.30749023,0.30749023
lpc1102_04,What is the description of SIG_START field from FMSSTOP register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Start control bit for signature generation.,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,Signature generation start address (corresponds to AHB byte 0 address [20:4]).,0.6402799,0.6402799,0.6402799,0.6402799
lpc1102_04,What is the description of SW3_127_96 field from FMSW3 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,Word 3 of 128-bit signature (bits 127 to 96).,SW3[127:96] Word 3 of 128-bit signature (bits 127 to 96),SW3[127:96] Word 3 of 128-bit signature (bits 127 to 96).,SW3[127:96] Word 3 of 128-bit signature (bits 127 to 96),SW3[127:96] Word 3 of 128-bit signature (bits 127 to 96).,0.8143536,0.8143536,0.8337478,0.8337478
lpc1102_04,What is the bit_width of RAWST7 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of IBE1 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,15,15,15,15,0.48225844,0.48225844,0.48225844,0.48225844
lpc1102_04,What is the bit_width of BODINTVAL field from BODCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,2,16,16,16,16,0.5123863,0.5123863,0.5123863,0.5123863
lpc1102_04,What is the address_offset of SYSMEMREMAP register from SYSCON peripheral for LPC1102_04 microcontroller?,0x0,0x40048000,0x40048000,0x40048000,0x40048000,0.7517362,0.7517362,0.7517362,0.7517362
lpc1102_04,What is the description of SWCLK_PIO0_10 register from IOCON peripheral for LPC1102_04 microcontroller?,I/O configuration for pin SWCLK/PIO0_10/ SCK0/CT16B0_MAT2,"IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/SCK0/CT16B0_MAT2 selected in Table 64). 0x3 Selects function CT16B0_MAT2. 4:3 MODE Selects function mode (on-chip pull-up/pull-down resistor 10 control). 0x0 Inactive (no pull-down/pull-up resistor enabled). 0x1 Pull-down resistor enabled. 0x2 Pull-up resistor enabled. 0x3 Repeater mode. 5 HYS Hysteresis. 0 0 Disable. 1 Enable. 9:6 - - Reserved 0011 10 OD Selects pseudo open-drain mode. 0 0 Standard GPIO output 1 Open-drain output 31:11 - - Reserved - Table 56. IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/SCK0/CT16B0_MAT2 selected in Table 64). 0x3 Selects function CT16B0_MAT2. 4:3 MODE Selects function mode (on-chip pull-up/pull-down resistor 10 control). 0x0 Inactive (no pull-down/pull-up resistor enabled). 0x1 Pull-down resistor enabled. 0x2 Pull-up resistor enabled. 0x3 Repeater mode. 5 HYS Hysteresis. 0 0 Disable. 1 Enable. 9:6 - - Reserved 0011 10 OD Selects pseudo open-drain mode. 0 0 Standard GPIO output 1 Open-drain output 31:11 - - Reserved - Table 56. IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/","IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description","IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/SCK0/CT16B0_MAT2 selected in Table 64). 0x3 Selects function CT16B0_MAT2. 4:3 MODE Selects function mode (on-chip pull-up/pull-down resistor 10 control). 0x0 Inactive (no pull-down/pull-up resistor enabled). 0x1 Pull-down resistor enabled. 0x2 Pull-up resistor enabled. 0x3 Repeater mode. 5 HYS Hysteresis. 0 0 Disable. 1 Enable. 9:6 - - Reserved 0011 10 OD Selects pseudo open-drain mode. 0 0 Standard GPIO output 1 Open-drain output 31:11 - - Reserved - Table 56. IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/SCK0/CT16B0_MAT2 selected in Table 64). 0x3 Selects function CT16B0_MAT2. 4:3 MODE Selects function mode (on-chip pull-up/pull-down resistor 10 control). 0x0 Inactive (no pull-down/pull-up resistor enabled). 0x1 Pull-down resistor enabled. 0x2 Pull-up resistor enabled. 0x3 Repeater mode. 5 HYS Hysteresis. 0 0 Disable. 1 Enable. 9:6 - - Reserved 0011 10 OD Selects pseudo open-drain mode. 0 0 Standard GPIO output 1 Open-drain output 31:11 - - Reserved - Table 56. IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description Bit Symbol Value Description Reset value 2:0 FUNC Selects pin function. All other values are reserved. 000 0x0 Selects function SWCLK. 0x1 Selects function PIO0_10. 0x2 Selects function SCK0 (only if pin SWCLK/PIO0_10/","IOCON_SWCLK_PIO0_10 register (IOCON_SWCLK_PIO0_10, address 0x4004 4068) bit description",0.74726427,0.74726427,0.56813073,0.56813073
lpc1102_04,What is the size of SYSPLLCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc1102_04,What is the description of MASK2 field from MIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,MASK2 Mask for Port 0 Interrupt 2 Mask for Port 1 Interrupt 2 Mask for Port 2 Mask for Port 3 Mask for Port 4 Mask for Port 5 Mask for Port 6 Mask for Port 7 Mask for Port 8 Mask for Port 9 Mask for Port 10 Mask for Port 11 Mask for Port 12 Mask for Port 13 Mask for Port 14 Mask for Port 15 Mask for Port 16 Mask for Port 17 Mask for Port 18 Mask for Port 19 Mask for Port 20 Mask for Port 21 Mask for Port 22 Mask for Port 23 Mask for Port 24 Mask for Port 25 Mask for Port 26 Mask for Port 27 Mask for Port 28 Mask for Port 29 Mask for Port 30 Mask for Port 31 Mask for Port 32 Mask for Port 33 Mask for Port 34 Mask for Port 35 Mask for Port 36 Mask for Port 37 Mask for Port 38 Mask for Port 39 Mask for Port 40 Mask for Port 41 Mask for Port 42 Mask for Port 43 Mask for Port 44 Mask for Port 45 Mask for Port 46 Mask for Port 47 Mask for Port 48 Mask for Port 49 Mask for Port 50 Mask for Port 51 Mask for Port 52 Mask for Port 53 Mask for Port 54 Mask for Port 55 Mask for Port 56 Mask for Port 57 Mask for Port 58 Mask for Port 59 Mask for Port 60 Mask for Port 61 Mask for Port 62 Mask for Port 63 Mask for Port 64 Mask for Port 65 Mask for Port 66 Mask for Port 67 Mask for Port 68 Mask for Port 69 Mask for Port 70 Mask for Port 71 Mask for Port 72 Mask for Port 73 Mask for Port 74 Mask for Port 75 Mask for Port 76 Mask for Port 77 Mask for Port 78 Mask for Port 79 Mask for Port 80 Mask for Port 81 Mask for Port 82 Mask for Port 83 Mask for Port 84 Mask for Port 85 Mask for Port 86 Mask for Port 87 Mask for Port 88 Mask for Port 89 Mask for Port 90 Mask for Port 91 Mask for Port 92 Mask for Port 93 Mask for Port 94 Mask for Port 95 Mask for Port 96 Mask for Port 97 Mask for Port 98 Mask for Port 99 Mask for Port 100 Mask for Port 101 Mask for Port 102 Mask for Port 103 Mask for Port 104 Mask for Port 105 Mask for Port 106 Mask for Port 107 Mask,"Mask 2 Interrupt Status. When set, an interrupt is generated.",MASK2 Mask for Port 0 Interrupt 2 Mask for Port 1 Interrupt 2 Mask for Port 2 Mask for Port 3 Mask for Port 4 Mask for Port 5 Mask for Port 6 Mask for Port 7 Mask for Port 8 Mask for Port 9 Mask for Port 10 Mask for Port 11 Mask for Port 12 Mask for Port 13 Mask for Port 14 Mask for Port 15 Mask for Port 16 Mask for Port 17 Mask for Port 18 Mask for Port 19 Mask for Port 20 Mask for Port 21 Mask for Port 22 Mask for Port 23 Mask for Port 24 Mask for Port 25 Mask for Port 26 Mask for Port 27 Mask for Port 28 Mask for Port 29 Mask for Port 30 Mask for Port 31 Mask for Port 32 Mask for Port 33 Mask for Port 34 Mask for Port 35 Mask for Port 36 Mask for Port 37 Mask for Port 38 Mask for Port 39 Mask for Port 40 Mask for Port 41 Mask for Port 42 Mask for Port 43 Mask for Port 44 Mask for Port 45 Mask for Port 46 Mask for Port 47 Mask for Port 48 Mask for Port 49 Mask for Port 50 Mask for Port 51 Mask for Port 52 Mask for Port 53 Mask for Port 54 Mask for Port 55 Mask for Port 56 Mask for Port 57 Mask for Port 58 Mask for Port 59 Mask for Port 60 Mask for Port 61 Mask for Port 62 Mask for Port 63 Mask for Port 64 Mask for Port 65 Mask for Port 66 Mask for Port 67 Mask for Port 68 Mask for Port 69 Mask for Port 70 Mask for Port 71 Mask for Port 72 Mask for Port 73 Mask for Port 74 Mask for Port 75 Mask for Port 76 Mask for Port 77 Mask for Port 78 Mask for Port 79 Mask for Port 80 Mask for Port 81 Mask for Port 82 Mask for Port 83 Mask for Port 84 Mask for Port 85 Mask for Port 86 Mask for Port 87 Mask for Port 88 Mask for Port 89 Mask for Port 90 Mask for Port 91 Mask for Port 92 Mask for Port 93 Mask for Port 94 Mask for Port 95 Mask for Port 96 Mask for Port 97 Mask for Port 98 Mask for Port 99 Mask for Port 100 Mask for Port 101 Mask for Port 102 Mask for Port 103 Mask for Port 104 Mask for Port 105 Mask for Port 106 Mask for Port 107 Mask,"Mask 2 Interrupt Status. When set, an interrupt is generated.",0.3278088,0.3278088,0.7015315,0.7015315
lpc1102_04,What is the description of pad field from SCR register from UART peripheral for LPC1102_04 microcontroller?,"A readable, writable byte.",SCR,SCR Register (SCR). The SCR is used to control the SPI/SSP clock generation. The SCR is used to generate the clock for the SPI/SSP. The SCR is also used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the WDT peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peri,SCR,SCR Register (SCR). The SCR is used to control the SPI/SSP clock generation. The SCR is used to generate the clock for the SPI/SSP. The SCR is also used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the WDT peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peripheral. The SCR is used to generate the clock for the I2C peripheral. The SCR is used to generate the clock for the UART peripheral. The SCR is used to generate the clock for the SPI/SSP. The SCR is used to generate the clock for the ADC peripheral. The SCR is used to generate the clock for the TIMER peripheral. The SCR is used to generate the clock for the MRT peripheral. The SCR is used to generate the clock for the CAN peripheral. The SCR is used to generate the clock for the GPIO peri,0.17288482,0.17288482,0.21946512,0.21946512
lpc1102_04,What is the bit_width of CLR3 field from IC register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of Count field from WDTV register from WWDT peripheral for LPC1102_04 microcontroller?,Counter timer value.,14.7.4 Watchdog Timer Value register (WDTV - 0x4000 400C) bit description,Watchdog Timer Value Register (WDTV),14.7.4 Watchdog Timer Value register (WDTV - 0x4000 400C) bit description,Watchdog Timer Value Register (WDTV),0.4723829,0.4723829,0.47110298,0.47110298
lpc1102_04,List all the fields of MAINCLKUEN register from SYSCON peripheral for LPC1102_04 microcontroller.,ENA,"MAINCLKUEN, MAINCLKSEL, MAINCLKDIV, MAINCLKDIVEN, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MA","MAINCLKUEN, MAINCLKSEL, MAINCLKDIV, MAINCLKDIVEN, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MA","MAINCLKUEN, MAINCLKSEL, MAINCLKDIV, MAINCLKDIVEN, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MA","MAINCLKUEN, MAINCLKSEL, MAINCLKDIV, MAINCLKDIVEN, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPD, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MAINCLKDIVUPDEN, MA",0.06872707,0.06872707,0.06872707,0.06872707
lpc1102_04,What is the bit_width of SW3_127_96 field from FMSW3 register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
lpc1102_04,What is the description of DLL register from UART peripheral for LPC1102_04 microcontroller?,Divisor Latch LSB. Least significant byte of the baud rate divisor value. The full divisor is used to generate a baud rate from the fractional rate divider. (DLAB=1),"DLL0 register (UART0DLL, address 0x4004 80A0) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","DLL Register (UART0DLL, address 0x4004 809C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","DLL0 register (UART0DLL, address 0x4004 80A0) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","DLL Register (UART0DLL, address 0x4004 809C) bit description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",0.24590254,0.24590254,0.2297236,0.2297236
lpc1102_04,What is the address_offset of UARTCLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,0x98,0x4004 8094,0x40048094,0x4004 8094,0x40048094,0.7125523,0.7125523,0.7020913,0.7020913
lpc1102_04,What is the description of PWMC register from CT32B0 peripheral for LPC1102_04 microcontroller?,PWM Control Register (PWMCON). The PWMCON enables PWM mode for the external match pins CT32B0_MAT[3:0].,"PWM Control Register (PWMC, address 0x4004 80C0) bit description.",PWM Control Register (TMR32B0PWMC),"PWM Control Register (PWMC, address 0x4004 80C0) bit description.",PWM Control Register (TMR32B0PWMC),0.6144748,0.6144748,0.6650702,0.6650702
lpc1102_04,What is the bit_width of SRPIO0_11 field from STARTSRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,10,1,10,1.0,1.0,0.61559385,0.61559385
lpc1102_04,What is the bit_width of MODE field from ACR register from UART peripheral for LPC1102_04 microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563
lpc1102_04,What is the bit_width of DATA7 field from DATA register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,32,32,32,32,0.49268645,0.49268645,0.49268645,0.49268645
lpc1102_04,What is the description of MASK4 field from MIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,Mask for Interrupt 4.,"Mask for Match 4 Interrupt. When 1, an interrupt is generated for Match 4. When 0, an interrupt is not generated for Match 4.",Mask for Interrupt 4.,"Mask for Match 4 Interrupt. When 1, an interrupt is generated for Match 4. When 0, an interrupt is not generated for Match 4.",0.6307055,0.6307055,0.5970459,0.5970459
lpc1102_04,List all the fields of SSP0CLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller.,DIV,"CLKDIV, DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALVAL, DIVVALLVALVAL, DIVVALHVALVALVAL, DIVVALLVALVALVAL, DIVVALHVALVALVALVAL, DIVVALLVALVALVALVAL, DIVVALHVALVALVALVALVAL, DIVVALLVALVALVALVALVAL, DIVVALHVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL","DIV, DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALVAL, DIVVALLVALVAL, DIVVALHVALVALVAL, DIVVALLVALVALVAL, DIVVALHVALVALVALVAL, DIVVALLVALVALVALVAL, DIVVALHVALVALVALVALVAL, DIVVALLVALVALVALVALVAL, DIVVALHVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL,","CLKDIV, DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALVAL, DIVVALLVALVAL, DIVVALHVALVALVAL, DIVVALLVALVALVAL, DIVVALHVALVALVALVAL, DIVVALLVALVALVALVAL, DIVVALHVALVALVALVALVAL, DIVVALLVALVALVALVALVAL, DIVVALHVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVALVALVALVALVAL","DIV, DIVVAL, DIVVALH, DIVVALL, DIVVALHVAL, DIVVALLVAL, DIVVALHVALVAL, DIVVALLVALVAL, DIVVALHVALVALVAL, DIVVALLVALVALVAL, DIVVALHVALVALVALVAL, DIVVALLVALVALVALVAL, DIVVALHVALVALVALVALVAL, DIVVALLVALVALVALVALVAL, DIVVALHVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALHVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL, DIVVALLVALVALVALVALVALVALVALVALVALVALVALVAL,",0.16093296,0.16093296,0.24525747,0.24525747
lpc1102_04,What is the description of ISENSE2 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,Sense of Pin 2.,Sense of Pin 2.,Sense of Pin 2.,Sense of Pin 2.,0.27180237,0.27180237,0.27180237,0.27180237
lpc1102_04,List all the fields of RBR register from UART peripheral for LPC1102_04 microcontroller.,RBR,"RXDATAV, RXOF, RXUF, RX [8]","RXDATAV, RXOF, RXUF, RX [7:0] RXDATAV, RXOF, RXUF, RX [15:8] RXDATAV, RXOF, RXUF, RX [23:16] RXDATAV, RXOF, RXUF, RX [31:24] RXDATAV, RXOF, RXUF, RX [39:32] RXDATAV, RXOF, RXUF, RX [47:40] RXDATAV, RXOF, RXUF, RX [55:48] RXDATAV, RXOF, RXUF, RX [63:56] RXDATAV, RXOF, RXUF, RX [71:64] RXDATAV, RXOF, RXUF, RX [79:72] RXDATAV, RXOF, RXUF, RX [87:80] RXDATAV, RXOF, RXUF, RX [95:88] RXDATAV, RXOF, RXUF, RX [103:96] RXDATAV, RXOF, RXUF, RX [111:104] RXDATAV, RXOF, RXUF, RX [119:112] RXDATAV, RXOF, RXUF, RX [127:120] RXDATAV, RXOF, RXUF, RX [135:136] RXDATAV, RXOF, RXUF, RX [143:144] RXDATAV, RXOF, RXUF, RX [151:152] RXDATAV, RXOF, RXUF, RX [159:160] RXDATAV, RXOF, RXUF, RX [167:168] RXDATAV, RXOF, RXUF, RX [175:176] RXDATAV, RXOF, RXUF, RX [183:184] RXDATAV, RXOF, RXUF, RX [191:192] RXDATAV, RXOF, RXUF, RX [199:192] RXDATAV, RXOF, RXUF, RX [207:208] RXDATAV, RXOF, RXUF, RX [215:216] RXDATAV, RXOF, RXUF, RX [223:224] RXDATAV, RXOF, RXUF, RX [231:232] RXDATAV, RXOF, RXUF, RX [239:240] RXDATAV, RXOF, RXUF, RX [247:248] RXDATAV, RXOF, RXUF, RX [255:","RXDATAV, RXOF, RXUF, RX [8]","RXDATAV, RXOF, RXUF, RX [7:0] RXDATAV, RXOF, RXUF, RX [15:8] RXDATAV, RXOF, RXUF, RX [23:16] RXDATAV, RXOF, RXUF, RX [31:24] RXDATAV, RXOF, RXUF, RX [39:32] RXDATAV, RXOF, RXUF, RX [47:40] RXDATAV, RXOF, RXUF, RX [55:48] RXDATAV, RXOF, RXUF, RX [63:56] RXDATAV, RXOF, RXUF, RX [71:64] RXDATAV, RXOF, RXUF, RX [79:72] RXDATAV, RXOF, RXUF, RX [87:80] RXDATAV, RXOF, RXUF, RX [95:88] RXDATAV, RXOF, RXUF, RX [103:96] RXDATAV, RXOF, RXUF, RX [111:104] RXDATAV, RXOF, RXUF, RX [119:112] RXDATAV, RXOF, RXUF, RX [127:120] RXDATAV, RXOF, RXUF, RX [135:136] RXDATAV, RXOF, RXUF, RX [143:144] RXDATAV, RXOF, RXUF, RX [151:152] RXDATAV, RXOF, RXUF, RX [159:160] RXDATAV, RXOF, RXUF, RX [167:168] RXDATAV, RXOF, RXUF, RX [175:176] RXDATAV, RXOF, RXUF, RX [183:184] RXDATAV, RXOF, RXUF, RX [191:192] RXDATAV, RXOF, RXUF, RX [199:192] RXDATAV, RXOF, RXUF, RX [207:208] RXDATAV, RXOF, RXUF, RX [215:216] RXDATAV, RXOF, RXUF, RX [223:224] RXDATAV, RXOF, RXUF, RX [231:232] RXDATAV, RXOF, RXUF, RX [239:240] RXDATAV, RXOF, RXUF, RX [247:248] RXDATAV, RXOF, RXUF, RX [255:",0.27633306,0.27633306,0.20249617,0.20249617
lpc1102_04,What is the description of ISENSE5 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration Register (IOCON0_5),5 V tolerant pad providing digital I/O functions with configurable pull-up/pull-down resistors and configurable hysteresis (see Figure 9).,I/O Configuration Register (IOCON0_5),0.104565814,0.104565814,0.27504605,0.27504605
lpc1102_04,What is the description of APRPIO0_8 field from STARTAPRP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,Edge select for start logic input PIO0_8,APRPIO0_8,"APR PIO0_8 Enable. When set, the APR PIO0_8 is enabled.",APRPIO0_8,"APR PIO0_8 Enable. When set, the APR PIO0_8 is enabled.",0.16923046,0.16923046,0.4076483,0.4076483
lpc1102_04,What is the bit_width of EMC1 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,2,10,1,10,1,0.6143246,0.6143246,0.80541563,0.80541563
lpc1102_04,What is the bit_width of MASK11 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of pad field from SCR register from UART peripheral for LPC1102_04 microcontroller?,0,0x4004 0000) bit description . . . . . . . . . . . . . . 103,0x4004 0000) bit description . . . . . . . . . . . . . . 103,0x4004 0000) bit description . . . . . . . . . . . . . . 103,0x4004 0000) bit description . . . . . . . . . . . . . . 103,0.40761906,0.40761906,0.40761906,0.40761906
lpc1102_04,What is the bit_offset of FUNC field from PIO1_6 register from IOCON peripheral for LPC1102_04 microcontroller?,0,0,0x0,0,0x0,1.0000001,1.0000001,0.7222648,0.7222648
lpc1102_04,What is the description of STAT register from ADC peripheral for LPC1102_04 microcontroller?,"A/D Status Register. This register contains DONE and OVERRUN flags for all of the A/D channels, as well as the A/D interrupt flag.",AD0STAT,A/D Status Register (AD0STAT - address 0x4001 C030) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,AD0STAT,A/D Status Register (AD0STAT - address 0x4001 C030) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.2871757,0.2871757,0.53655636,0.53655636
lpc1102_04,What is the bit_width of IBE1 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of HYS field from SWCLK_PIO0_10 register from IOCON peripheral for LPC1102_04 microcontroller?,Hysteresis.,Hysteresis:,Hysteresis:,Hysteresis:,Hysteresis:,0.93762666,0.93762666,0.93762666,0.93762666
lpc1102_04,What is the description of RAWST8 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,SPI/SSP Interrupt Status of Port 0,Raw Status of Port 8.,SPI/SSP Interrupt Status of Port 0,Raw Status of Port 8.,0.46527642,0.46527642,0.31334972,0.31334972
lpc1102_04,What is the size of SWCLK_PIO0_10 register from IOCON peripheral for LPC1102_04 microcontroller?,32,10,10,10,10,0.47099528,0.47099528,0.47099528,0.47099528
lpc1102_04,What is the bit_offset of MASK7 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,7,10,10,10,10,0.73856735,0.73856735,0.73856735,0.73856735
lpc1102_04,What is the bit_offset of DEVICEID field from DEVICE_ID register from SYSCON peripheral for LPC1102_04 microcontroller?,0,0x0000,16,0x0000,16,0.626982,0.626982,0.3899445,0.3899445
lpc1102_04,What is the description of IEV5 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register IS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS , rising edges or HIGH level on pin PIOn_x trigger an interrupt.",Interrupt Event 5 Enable,"Interrupt Event 5 Enable. When set to 1, the event that generates an interrupt for PIN5 is enabled. When set to 0, the event that generates an interrupt for PIN5 is disabled.",Interrupt Event 5 Enable,"Interrupt Event 5 Enable. When set to 1, the event that generates an interrupt for PIN5 is enabled. When set to 0, the event that generates an interrupt for PIN5 is disabled.",0.44781753,0.44781753,0.60747313,0.60747313
lpc1102_04,What is the bit_width of PR field from PR register from CT32B0 peripheral for LPC1102_04 microcontroller?,32,1,8,1,8,0.49268645,0.49268645,0.67385197,0.67385197
lpc1102_04,What is the bit_width of OVERRUN field from DR0 register from ADC peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of IEV11 field from IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register IS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS MR0 to 3, rising edges or HIGH level on pin PIOn_x trigger an interrupt.",I/O event 11 value.,Interrupt Event 11 Enable,I/O event 11 value.,Interrupt Event 11 Enable,0.34679735,0.34679735,0.45925027,0.45925027
lpc1102_04,What is the description of MR2I field from MCR register from CT32B0 peripheral for LPC1102_04 microcontroller?,Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,0.671942,0.671942,0.671942,0.671942
lpc1102_04,What is the bit_width of MATCH field from MR0 register from CT32B0 peripheral for LPC1102_04 microcontroller?,32,16,32,16,32,0.69824684,0.69824684,0.9999999,0.9999999
lpc1102_04,What is the description of MASK3 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,MASK3 Selects interrupt on pin 3 to be masked.,MASK3 Selects interrupt on pin 3 to be masked.,MASK3 Selects interrupt on pin 3 to be masked.,MASK3 Selects interrupt on pin 3 to be masked.,0.73348767,0.73348767,0.73348767,0.73348767
lpc1102_04,What is the description of IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,Interrupt clear register for port n,"GPIOnIC register (GPIO0IC, address 0x5000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","GPIOnIC register (GPIO0IC, address 0x5000801C) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","GPIOnIC register (GPIO0IC, address 0x5000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .","GPIOnIC register (GPIO0IC, address 0x5000801C) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .",0.33346057,0.33346057,0.35715723,0.35715723
lpc1102_04,What is the description of IO3 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects pin x as input or output (x = 0 to 11). 0 = Pin PIOn_x is configured as input. 1 = Pin PIOn_x is configured as output.,I/O Configuration 0 of PIO0_1 Register,IO3 Pin Direction,I/O Configuration 0 of PIO0_1 Register,IO3 Pin Direction,0.46873438,0.46873438,0.39462984,0.39462984
lpc1102_04,What is the bit_offset of IO8 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,8,0,0,0,0,0.5250482,0.5250482,0.5250482,0.5250482
lpc1102_04,What is the description of ISENSE8 field from IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x as level or edge sensitive (x = 0 to 11). 0 = Interrupt on pin PIOn_x is configured as edge sensitive. 1 = Interrupt on pin PIOn_x is configured as level sensitive.,0x4004 0008) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,I/O Configuration Sense for PIO0_8.,0x4004 0008) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,I/O Configuration Sense for PIO0_8.,0.18314745,0.18314745,0.42070007,0.42070007
lpc1102_04,What is the description of MR3S field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,Stop on MR3: the TC and PC will be stopped and TCR[0] will be set to 0 if MR3 matches the TC.,1.0000001,1.0000001,1.0000001,1.0000001
lpc1102_04,What is the description of DIV field from SSP0CLKDIV register from SYSCON peripheral for LPC1102_04 microcontroller?,SPI0_PCLK clock divider values 0: Disable SPI0_PCLK.  1: Divide by 1. to 255: Divide by 255.,DIV UART_PCLK clock divider values,SSP0CLKDIV Divider Value.,DIV UART_PCLK clock divider values,SSP0CLKDIV Divider Value.,0.5348944,0.5348944,0.35052222,0.35052222
lpc1102_04,What is the description of MASK2 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,MASK Selects interrupt on pin x to be masked (x = 0 to 11).,MASK2 Mask for Interrupt 2.,MASK Selects interrupt on pin x to be masked (x = 0 to 11).,MASK2 Mask for Interrupt 2.,0.8656643,0.8656643,0.59060526,0.59060526
lpc1102_04,What is the description of IEV4 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register GIS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS , rising edges or HIGH level on pin PIOn_x trigger an interrupt.",0x4004 0014) bit description . . . . . . 104,Interrupt Event 4.,0x4004 0014) bit description . . . . . . 104,Interrupt Event 4.,0.221722,0.221722,0.4998891,0.4998891
lpc1102_04,What is the bit_width of CLR1 field from IC register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
lpc1102_04,What is the description of MASK2 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,Interrupt on pin PIOn_x is masked.,Interrupt on pin 2 is masked.,Interrupt on pin PIOn_x is masked.,Interrupt on pin 2 is masked.,0.8656266,0.8656266,0.7466127,0.7466127
lpc1102_04,What is the description of DONE field from DR4 register from ADC peripheral for LPC1102_04 microcontroller?,This bit is set to 1 when an A/D conversion completes. It is cleared when this register is read.,DONE flag of channel 4.,DONE Flag. This bit is set by the DONE flag of the channel that has completed the most recent conversion. It is cleared by the INTCLR register.,DONE flag of channel 4.,DONE Flag. This bit is set by the DONE flag of the channel that has completed the most recent conversion. It is cleared by the INTCLR register.,0.115961626,0.115961626,0.700111,0.700111
lpc1102_04,What is the description of MATCH field from MR3 register from CT32B1 peripheral for LPC1102_04 microcontroller?,Timer counter match value.,12:8 Toggle the corresponding External Match bit/output.,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,12:8 Toggle the corresponding External Match bit/output.,0x2 Set the corresponding External Match bit/output to 1 (CT16Bn_MATm pin is HIGH if pinned out).,0.39075753,0.39075753,0.16453195,0.16453195
lpc1102_04,What is the size of PRESETCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,32,32,0x4004 8004,32,0x4004 8004,0.9999999,0.9999999,0.2532788,0.2532788
lpc1102_04,What is the description of IO0 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects pin x as input or output (x = 0 to 11). 0 = Pin PIOn_x is configured as input. 1 = Pin PIOn_x is configured as output.,"R/IOCON_R_PIO0_11 register (IOCON_R_PIO0_11, address 0x4004 4074) bit description",Pin direction 002aah159,"R/IOCON_R_PIO0_11 register (IOCON_R_PIO0_11, address 0x4004 4074) bit description",Pin direction 002aah159,0.39268738,0.39268738,0.4746385,0.4746385
lpc1102_04,What is the description of MASK0 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Selects interrupt on pin x to be masked (x = 0 to 11). 0 = No interrupt or interrupt masked on pin PIOn_x. 1 = Interrupt on PIOn_x.,Interrupt on pin PIOn_x is masked.,0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,Interrupt on pin PIOn_x is masked.,0x00 R/W 0 = Interrupt on pin PIOn_x is masked. 1 = Interrupt on pin PIOn_x is not masked.,0.8656266,0.8656266,0.8246427,0.8246427
lpc1102_04,List all the fields of TC register from CT32B1 peripheral for LPC1102_04 microcontroller.,TC,"TC, CLKSEL, CLKEN, RUN, RESET, STOP, DIR, XC0PEN, XC0OEN, XC1PEN, XC1OEN, QDPEN, QDBPEN, QDBV, DTEN, DTCT, DTCC, DT, DTFA, DTFC, DTBB, DTBTP, DTBTD, DTBFC, DTBFB, DTBT, DTBTA, DTB9, DTB8, DTB7, DTB6, DTB5, DTB4, DTB3, DTB2, DTB1, DTB0, CPB0PEN, CPB0OEN, CPB1PEN, CPB1OEN, CPC0PEN, CPC0OEN, CPC1PEN, CPC1OEN, CPE0PEN, CPE0OEN, CPE1PEN, CPE1OEN, CPG0PEN, CPG0OEN, CPG1PEN, CPG1OEN, CPG2PEN, CPG2OEN, CPG3PEN, CPG3OEN, CPG4PEN, CPG4OEN, CPG5PEN, CPG5OEN, CPG6PEN, CPG6OEN, CPG7PEN, CPG7OEN, CPG8PEN, CPG8OEN, CPG9PEN, CPG9OEN, CPG10PEN, CPG10OEN, CPG11PEN, CPG11OEN, CPG12PEN, CPG12OEN, CPG13PEN, CPG13OEN, CPG14PEN, CPG14OEN, CPG15PEN, CPG15OEN, CPG16PEN, CPG16OEN, CPT0PEN, CPT0OEN, CPT1PEN, CPT1OEN, CPT2PEN, CPT2OEN, CPT3PEN, CPT3OEN, CPT4PEN, CPT4OEN, CPT5PEN, CPT5OEN, CPT6PEN, CPT6OEN, CPT7PEN, CPT7OEN, CPT8PEN, CPT8OEN, CPT9PEN, CPT9OEN, CPT10PEN, CPT10OEN, CPT11PEN, CPT11OEN, CPT12PEN, CPT12OEN, CPT13PEN, CPT13OEN, CPT14PEN, CPT14OEN, CPT15PEN, CPT15OEN, CPT16PEN, CPT16OEN, CPEVT0PEN, CPEVT0OEN, CPEVT1PEN, CPEVT1OEN, CPEVT2PEN, CPEVT2OEN, CPEVT3PEN, CPEVT3OEN, CPEVT4PEN, CPEVT4OEN, CPEVT5PEN, CPEVT5OEN, CPEVT6PEN, CPEVT","PR, MIR, MDR, MDCR, MEMR, METR, MWIR, MWDR, MWMR, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, MIR8, MIR9, MIR10, MIR11, MIR12, MIR13, MIR14, MIR15, MIR16, MIR17, MIR18, MIR19, MIR20, MIR21, MIR22, MIR23, MIR24, MIR25, MIR26, MIR27, MIR28, MIR29, MIR30, MIR31, MIR32, MIR33, MIR34, MIR35, MIR36, MIR37, MIR38, MIR39, MIR40, MIR41, MIR42, MIR43, MIR44, MIR45, MIR46, MIR47, MIR48, MIR49, MIR50, MIR51, MIR52, MIR53, MIR54, MIR55, MIR56, MIR57, MIR58, MIR59, MIR60, MIR61, MIR62, MIR63, MIR64, MIR65, MIR66, MIR67, MIR68, MIR69, MIR70, MIR71, MIR72, MIR73, MIR74, MIR75, MIR76, MIR77, MIR78, MIR79, MIR80, MIR81, MIR82, MIR83, MIR84, MIR85, MIR86, MIR87, MIR88, MIR89, MIR90, MIR91, MIR92, MIR93, MIR94, MIR95, MIR96, MIR97, MIR98, MIR99, MIR100, MIR101, MIR102, MIR103, MIR104, MIR105, MIR106, MIR107, MIR108, MIR109, MIR110, MIR111, MIR112, MIR113, MIR114, MIR115, MIR116, MIR117, MIR118, MIR119, MIR120, MIR121, MIR122, MIR123, MIR124, MIR125, MIR126, MIR127, MIR128, MIR129, MIR130, MIR131, MIR132, MIR133, MIR134, MIR135, MIR136, MIR137, MIR138, MIR139, MIR140, M","TC, CLKSEL, CLKEN, RUN, RESET, STOP, DIR, XC0PEN, XC0OEN, XC1PEN, XC1OEN, QDPEN, QDBPEN, QDBV, DTEN, DTCT, DTCC, DT, DTFA, DTFC, DTBB, DTBTP, DTBTD, DTBFC, DTBFB, DTBT, DTBTA, DTB9, DTB8, DTB7, DTB6, DTB5, DTB4, DTB3, DTB2, DTB1, DTB0, CPB0PEN, CPB0OEN, CPB1PEN, CPB1OEN, CPC0PEN, CPC0OEN, CPC1PEN, CPC1OEN, CPE0PEN, CPE0OEN, CPE1PEN, CPE1OEN, CPG0PEN, CPG0OEN, CPG1PEN, CPG1OEN, CPG2PEN, CPG2OEN, CPG3PEN, CPG3OEN, CPG4PEN, CPG4OEN, CPG5PEN, CPG5OEN, CPG6PEN, CPG6OEN, CPG7PEN, CPG7OEN, CPG8PEN, CPG8OEN, CPG9PEN, CPG9OEN, CPG10PEN, CPG10OEN, CPG11PEN, CPG11OEN, CPG12PEN, CPG12OEN, CPG13PEN, CPG13OEN, CPG14PEN, CPG14OEN, CPG15PEN, CPG15OEN, CPG16PEN, CPG16OEN, CPT0PEN, CPT0OEN, CPT1PEN, CPT1OEN, CPT2PEN, CPT2OEN, CPT3PEN, CPT3OEN, CPT4PEN, CPT4OEN, CPT5PEN, CPT5OEN, CPT6PEN, CPT6OEN, CPT7PEN, CPT7OEN, CPT8PEN, CPT8OEN, CPT9PEN, CPT9OEN, CPT10PEN, CPT10OEN, CPT11PEN, CPT11OEN, CPT12PEN, CPT12OEN, CPT13PEN, CPT13OEN, CPT14PEN, CPT14OEN, CPT15PEN, CPT15OEN, CPT16PEN, CPT16OEN, CPEVT0PEN, CPEVT0OEN, CPEVT1PEN, CPEVT1OEN, CPEVT2PEN, CPEVT2OEN, CPEVT3PEN, CPEVT3OEN, CPEVT4PEN, CPEVT4OEN, CPEVT5PEN, CPEVT5OEN, CPEVT6PEN, CPEVT","PR, MIR, MDR, MDCR, MEMR, METR, MWIR, MWDR, MWMR, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, MIR8, MIR9, MIR10, MIR11, MIR12, MIR13, MIR14, MIR15, MIR16, MIR17, MIR18, MIR19, MIR20, MIR21, MIR22, MIR23, MIR24, MIR25, MIR26, MIR27, MIR28, MIR29, MIR30, MIR31, MIR32, MIR33, MIR34, MIR35, MIR36, MIR37, MIR38, MIR39, MIR40, MIR41, MIR42, MIR43, MIR44, MIR45, MIR46, MIR47, MIR48, MIR49, MIR50, MIR51, MIR52, MIR53, MIR54, MIR55, MIR56, MIR57, MIR58, MIR59, MIR60, MIR61, MIR62, MIR63, MIR64, MIR65, MIR66, MIR67, MIR68, MIR69, MIR70, MIR71, MIR72, MIR73, MIR74, MIR75, MIR76, MIR77, MIR78, MIR79, MIR80, MIR81, MIR82, MIR83, MIR84, MIR85, MIR86, MIR87, MIR88, MIR89, MIR90, MIR91, MIR92, MIR93, MIR94, MIR95, MIR96, MIR97, MIR98, MIR99, MIR100, MIR101, MIR102, MIR103, MIR104, MIR105, MIR106, MIR107, MIR108, MIR109, MIR110, MIR111, MIR112, MIR113, MIR114, MIR115, MIR116, MIR117, MIR118, MIR119, MIR120, MIR121, MIR122, MIR123, MIR124, MIR125, MIR126, MIR127, MIR128, MIR129, MIR130, MIR131, MIR132, MIR133, MIR134, MIR135, MIR136, MIR137, MIR138, MIR139, MIR140, M",0.42516622,0.42516622,0.17722198,0.17722198
lpc1102_04,List all the fields of SYSRSTSTAT register from SYSCON peripheral for LPC1102_04 microcontroller.,"POR, EXTRST, WDT, BOD, SYSRST","SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET,","PRSSEL, RTCSEL, WDTSEL, I2CSEL, ADCSEL, SSP0SEL, SSP1SEL, SSP2SEL, SSP3SEL, SSP4SEL, SSP5SEL, SSP6SEL, SSP7SEL, SSP8SEL, SSP9SEL, SSP10SEL, SSP11SEL, SSP12SEL, SSP13SEL, SSP14SEL, SSP15SEL, SSP16SEL, SSP17SEL, SSP18SEL, SSP19SEL, SSP20SEL, SSP21SEL, SSP22SEL, SSP23SEL, SSP24SEL, SSP25SEL, SSP26SEL, SSP27SEL, SSP28SEL, SSP29SEL, SSP30SEL, SSP31SEL, SSP32SEL, SSP33SEL, SSP34SEL, SSP35SEL, SSP36SEL, SSP37SEL, SSP38SEL, SSP39SEL, SSP40SEL, SSP41SEL, SSP42SEL, SSP43SEL, SSP44SEL, SSP45SEL, SSP46SEL, SSP47SEL, SSP48SEL, SSP49SEL, SSP50SEL, SSP51SEL, SSP52SEL, SSP53SEL, SSP54SEL, SSP55SEL, SSP56SEL, SSP57SEL, SSP58SEL, SSP59SEL, SSP60SEL, SSP61SEL, SSP62SEL, SSP63SEL, SSP64SEL, SSP65SEL, SSP66SEL, SSP67SEL, SSP68SEL, SSP69SEL, SSP70SEL, SSP71SEL, SSP72SEL, SSP73SEL, SSP74SEL, SSP75SEL, SSP76SEL, SSP77SEL, SSP78SEL, SSP79SEL, SSP80SEL, SSP81SEL, SSP82SEL, SSP83SEL, SSP84SEL, SSP85SEL, SSP86SEL, SSP87SEL, SSP88SEL, SSP89SEL, SSP90SEL, SSP91SEL, SSP92SEL, SSP93SEL, SSP94SEL, SSP95SEL, SSP96SEL, SSP97SEL, SSP98SEL, SSP99SEL, SSP100SEL, SSP101SEL, SSP102SEL, SSP103SEL, SSP104SEL, SSP105SEL, SSP10","SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET, SYSRSTSTATTGL, SYSRSTSTAT, SYSRSTSTATCLR, SYSRSTSTATSET,","PRSSEL, RTCSEL, WDTSEL, I2CSEL, ADCSEL, SSP0SEL, SSP1SEL, SSP2SEL, SSP3SEL, SSP4SEL, SSP5SEL, SSP6SEL, SSP7SEL, SSP8SEL, SSP9SEL, SSP10SEL, SSP11SEL, SSP12SEL, SSP13SEL, SSP14SEL, SSP15SEL, SSP16SEL, SSP17SEL, SSP18SEL, SSP19SEL, SSP20SEL, SSP21SEL, SSP22SEL, SSP23SEL, SSP24SEL, SSP25SEL, SSP26SEL, SSP27SEL, SSP28SEL, SSP29SEL, SSP30SEL, SSP31SEL, SSP32SEL, SSP33SEL, SSP34SEL, SSP35SEL, SSP36SEL, SSP37SEL, SSP38SEL, SSP39SEL, SSP40SEL, SSP41SEL, SSP42SEL, SSP43SEL, SSP44SEL, SSP45SEL, SSP46SEL, SSP47SEL, SSP48SEL, SSP49SEL, SSP50SEL, SSP51SEL, SSP52SEL, SSP53SEL, SSP54SEL, SSP55SEL, SSP56SEL, SSP57SEL, SSP58SEL, SSP59SEL, SSP60SEL, SSP61SEL, SSP62SEL, SSP63SEL, SSP64SEL, SSP65SEL, SSP66SEL, SSP67SEL, SSP68SEL, SSP69SEL, SSP70SEL, SSP71SEL, SSP72SEL, SSP73SEL, SSP74SEL, SSP75SEL, SSP76SEL, SSP77SEL, SSP78SEL, SSP79SEL, SSP80SEL, SSP81SEL, SSP82SEL, SSP83SEL, SSP84SEL, SSP85SEL, SSP86SEL, SSP87SEL, SSP88SEL, SSP89SEL, SSP90SEL, SSP91SEL, SSP92SEL, SSP93SEL, SSP94SEL, SSP95SEL, SSP96SEL, SSP97SEL, SSP98SEL, SSP99SEL, SSP100SEL, SSP101SEL, SSP102SEL, SSP103SEL, SSP104SEL, SSP105SEL, SSP10",0.29543623,0.29543623,0.22196513,0.22196513
lpc1102_04,What is the size of SR register from SPI0 peripheral for LPC1102_04 microcontroller?,32,0x4004 0014,16,0x4004 0014,16,0.3071385,0.3071385,0.69824684,0.69824684
lpc1102_04,What is the address_offset of IR register from CT32B0 peripheral for LPC1102_04 microcontroller?,0x0,0x4004 8008,0x4004 8000,0x4004 8008,0x4004 8000,0.68250394,0.68250394,0.7206944,0.7206944
lpc1102_04,What is the description of EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,External Match Register (EMR). The EMR controls the match function and the external match pins CT16B0_MAT[2:0].,TMR16B1EMR,"External Match Register (EMR). The EMR is used to control the functionality of the external match pins CT16B1: When a match register of CT16B1 (MR3:0) equals the timer counter (TC), this output can either toggle, go LOW, go HIGH, or do nothing. The EMR and the PWM Control Register (PWMCON) control the functionality of this output.",TMR16B1EMR,"External Match Register (EMR). The EMR is used to control the functionality of the external match pins CT16B1: When a match register of CT16B1 (MR3:0) equals the timer counter (TC), this output can either toggle, go LOW, go HIGH, or do nothing. The EMR and the PWM Control Register (PWMCON) control the functionality of this output.",0.33693773,0.33693773,0.70313287,0.70313287
lpc1102_04,What is the description of IEV9 field from IEV register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Selects interrupt on pin x to be triggered rising or falling edges (x = 0 to 11). 0 = Depending on setting in register IS , falling edges or LOW level on pin PIOn_x trigger an interrupt. 1 = Depending on setting in register IS , rising edges or HIGH level on pin PIOn_x trigger an interrupt.",0x5004 0014) bit description . . . . . . 104,Interrupt Event Enable 9.,0x5004 0014) bit description . . . . . . 104,Interrupt Event Enable 9.,0.24554722,0.24554722,0.4835232,0.4835232
lpc1102_04,What is the description of BI field from LSR register from UART peripheral for LPC1102_04 microcontroller?,"Break Interrupt. When RXD1 is held in the spacing state (all zeros) for one full character transmission (start, data, parity, stop), a break interrupt occurs. Once the break condition has been detected, the receiver goes idle until RXD1 goes to marking state (all ones). A LSR read clears this status bit. The time of break detection is dependent on FCR[0]. Note: The break interrupt is associated with the character at the top of the UART RBR FIFO.",Bit Stuck-out Detected Interrupt Flag. Cleared by writing 1 to SPIBI bit in IER register. Set by SPIBI bit in SR register. 0 0 No stuck-out detected. 1 Stuck-out detected. 102,Break Indicator.,Bit Stuck-out Detected Interrupt Flag. Cleared by writing 1 to SPIBI bit in IER register. Set by SPIBI bit in SR register. 0 0 No stuck-out detected. 1 Stuck-out detected. 102,Break Indicator.,0.44444346,0.44444346,0.41504708,0.41504708
lpc1102_04,What is the bit_width of DSS field from CR0 register from SPI0 peripheral for LPC1102_04 microcontroller?,4,3,4,3,4,0.8587829,0.8587829,1.0,1.0
lpc1102_04,What is the bit_offset of CLR3 field from IC register from GPIO0 peripheral for LPC1102_04 microcontroller?,3,16,16,16,16,0.54234654,0.54234654,0.54234654,0.54234654
lpc1102_04,What is the size of WDWINDOW register from WWDT peripheral for LPC1102_04 microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
lpc1102_04,What is the address_offset of WDWARNINT register from WWDT peripheral for LPC1102_04 microcontroller?,0x14,0x040,0x4004 8014,0x040,0x4004 8014,0.7937614,0.7937614,0.75892246,0.75892246
lpc1102_04,What is the bit_width of ABEOINTEN field from IER register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_offset of RAWST9 field from RIS register from GPIO0 peripheral for LPC1102_04 microcontroller?,9,0x4004 0014) bit description . . . . . . 104,10,0x4004 0014) bit description . . . . . . 104,10,0.24127333,0.24127333,0.826007,0.826007
lpc1102_04,What is the bit_offset of EMC1 field from EMR register from CT16B1 peripheral for LPC1102_04 microcontroller?,6,10,1,10,1,0.7016588,0.7016588,0.65244377,0.65244377
lpc1102_04,What is the description of CT32B1 field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Enables clock for 32-bit counter/timer 1.,"CT32B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B1 Output External Match Output of CT32B0/1: When a match register TMR32B0/1MR3:0 equals the timer counter (TC), CT32B1_MAT[2:0] CT32B0 Output this output can either toggle, go LOW, go HIGH, or do nothing. The External Match Register (EMR) and the PWM Control register (PWMCON) control the functionality of this output.",CT32B1 Clock Enable.,"CT32B1 Input Capture Signals: A transition on a capture pin can be configured to load one of the Capture Registers with the value in the Timer Counter and optionally generate an interrupt. The counter/timer block can select a capture signal as a clock source instead of the PCLK derived clock. For more details see Section 13.7.11 “Count Control Register (TMR32B1TCR)” on page 134. n/a CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B1 Output External Match Output of CT32B0/1: When a match register TMR32B0/1MR3:0 equals the timer counter (TC), CT32B1_MAT[2:0] CT32B0 Output this output can either toggle, go LOW, go HIGH, or do nothing. The External Match Register (EMR) and the PWM Control register (PWMCON) control the functionality of this output.",CT32B1 Clock Enable.,0.5417491,0.5417491,0.6912373,0.6912373
lpc1102_04,What is the bit_width of WDTOSC_PD field from PDAWAKECFG register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of ISENSE6 field from IS register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the bit_width of IEV11 field from IEV register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the address_offset of WDTC register from WWDT peripheral for LPC1102_04 microcontroller?,0x4,0x4004 8004,0x40004004,0x4004 8004,0x40004004,0.7424345,0.7424345,0.73277926,0.73277926
lpc1102_04,What is the bit_offset of RSRPIO0_0 field from STARTRSRP0CLR register from SYSCON peripheral for LPC1102_04 microcontroller?,0,0x4004 8210,0x00000002,0x4004 8210,0x00000002,0.40501246,0.40501246,0.55011487,0.55011487
lpc1102_04,What is the size of CR register from ADC peripheral for LPC1102_04 microcontroller?,32,16,4,16,4,0.69824684,0.69824684,0.6150483,0.6150483
lpc1102_04,List all the fields of MR2 register from CT16B0 peripheral for LPC1102_04 microcontroller.,MATCH,"TIMER_MR2_VAL, TIMER_MR2_EN, TIMER_MR2_POL, TIMER_MR2_NEG, TIMER_MR2_IEN, TIMER_MR2_MODE, TIMER_MR2_CMD, TIMER_MR2_ARB, TIMER_MR2_CAP, TIMER_MR2_DMA, TIMER_MR2_MSK, TIMER_MR2_CMP, TIMER_MR2_OF, TIMER_MR2_OV, TIMER_MR2_PIN, TIMER_MR2_PINID, TIMER_MR2_PINCFG, TIMER_MR2_PINSEL, TIMER_MR2_PINEN, TIMER_MR2_PINPOL, TIMER_MR2_PINSEN, TIMER_MR2_PINTYPE, TIMER_MR2_PINID_0, TIMER_MR2_PINID_1, TIMER_MR2_PINID_2, TIMER_MR2_PINID_3, TIMER_MR2_PINID_4, TIMER_MR2_PINID_5, TIMER_MR2_PINID_6, TIMER_MR2_PINID_7, TIMER_MR2_PINID_8, TIMER_MR2_PINID_9, TIMER_MR2_PINID_10, TIMER_MR2_PINID_11, TIMER_MR2_PINID_12, TIMER_MR2_PINID_13, TIMER_MR2_PINID_14, TIMER_MR2_PINID_15, TIMER_MR2_PINID_16, TIMER_MR2_PINID_17, TIMER_MR2_PINID_18, TIMER_MR2_PINID_19, TIMER_MR2_PINID_20, TIMER_MR2_PINID_21, TIMER_MR2_PINID_22, TIMER_MR2_PINID_23, TIMER_MR2_PINID_24, TIMER_MR2_PINID_25, TIMER_MR2_PINID_26, TIMER_MR2_PINID_27, TIMER_MR2_PINID_28, TIMER_MR2_PINID_29, TIMER_MR2_PINID_30, TIMER_MR2_PINID_31, TIMER_MR2_PINID_32, TIMER_MR2_PINID_33, TIMER_MR2_PINID_34, TIMER_MR2_PINID_35, TIMER_MR2_PINID_36, TIMER_MR2_PINID_37, TIMER_MR2_PINID_38, TIMER_MR","PR, IEN, M, V, EM0, EM1, EM2, EM3, DTEN, DTLS, DTHS, DTUL, DTLLS, DTUHS, DTULB, DTLLB, DTUHB, DTUHBS, DTLLBPOL, DTUHBPOL, DTLLBEDGE, DTUHBEDGE, DTLLBLEVEL, DTUHBLEVEL, DTLLBCOMP, DTUHBCOMP, DTLLBCOMPPOL, DTUHBCOMPLEVEL, DTLLBCOMPEDGE, DTUHBCOMPB, DTLLBCOMPBPOL, DTUHBCOMPBLEVEL, DTLLBCOMPBEDGE, DTUHBCOMPBLEVEL, DTLLBCOMPBCOMP, DTLLBCOMPBCOMPPOL, DTLLBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPEDGE, DTLLBCOMPBCOMPB, DTLLBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPB","TIMER_MR2_VAL, TIMER_MR2_EN, TIMER_MR2_POL, TIMER_MR2_NEG, TIMER_MR2_IEN, TIMER_MR2_MODE, TIMER_MR2_CMD, TIMER_MR2_ARB, TIMER_MR2_CAP, TIMER_MR2_DMA, TIMER_MR2_MSK, TIMER_MR2_CMP, TIMER_MR2_OF, TIMER_MR2_OV, TIMER_MR2_PIN, TIMER_MR2_PINID, TIMER_MR2_PINCFG, TIMER_MR2_PINSEL, TIMER_MR2_PINEN, TIMER_MR2_PINPOL, TIMER_MR2_PINSEN, TIMER_MR2_PINTYPE, TIMER_MR2_PINID_0, TIMER_MR2_PINID_1, TIMER_MR2_PINID_2, TIMER_MR2_PINID_3, TIMER_MR2_PINID_4, TIMER_MR2_PINID_5, TIMER_MR2_PINID_6, TIMER_MR2_PINID_7, TIMER_MR2_PINID_8, TIMER_MR2_PINID_9, TIMER_MR2_PINID_10, TIMER_MR2_PINID_11, TIMER_MR2_PINID_12, TIMER_MR2_PINID_13, TIMER_MR2_PINID_14, TIMER_MR2_PINID_15, TIMER_MR2_PINID_16, TIMER_MR2_PINID_17, TIMER_MR2_PINID_18, TIMER_MR2_PINID_19, TIMER_MR2_PINID_20, TIMER_MR2_PINID_21, TIMER_MR2_PINID_22, TIMER_MR2_PINID_23, TIMER_MR2_PINID_24, TIMER_MR2_PINID_25, TIMER_MR2_PINID_26, TIMER_MR2_PINID_27, TIMER_MR2_PINID_28, TIMER_MR2_PINID_29, TIMER_MR2_PINID_30, TIMER_MR2_PINID_31, TIMER_MR2_PINID_32, TIMER_MR2_PINID_33, TIMER_MR2_PINID_34, TIMER_MR2_PINID_35, TIMER_MR2_PINID_36, TIMER_MR2_PINID_37, TIMER_MR2_PINID_38, TIMER_MR","PR, IEN, M, V, EM0, EM1, EM2, EM3, DTEN, DTLS, DTHS, DTUL, DTLLS, DTUHS, DTULB, DTLLB, DTUHB, DTUHBS, DTLLBPOL, DTUHBPOL, DTLLBEDGE, DTUHBEDGE, DTLLBLEVEL, DTUHBLEVEL, DTLLBCOMP, DTUHBCOMP, DTLLBCOMPPOL, DTUHBCOMPLEVEL, DTLLBCOMPEDGE, DTUHBCOMPB, DTLLBCOMPBPOL, DTUHBCOMPBLEVEL, DTLLBCOMPBEDGE, DTUHBCOMPBLEVEL, DTLLBCOMPBCOMP, DTLLBCOMPBCOMPPOL, DTLLBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPEDGE, DTLLBCOMPBCOMPB, DTLLBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPB, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBEDGE, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMP, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPPOL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPLEVEL, DTLLBCOMPBCOMPBCOMPBCOMPBCOMPBCOMPEDGE, DTLLBCOMPBCOMPBCOMPB",0.12868734,0.12868734,-0.0032120394,-0.0032120394
lpc1102_04,What is the bit_offset of IO3 field from DIR register from GPIO1 peripheral for LPC1102_04 microcontroller?,3,3,15,3,15,1.0000001,1.0000001,0.6004617,0.6004617
lpc1102_04,What is the description of DATA2 field from DATA register from GPIO0 peripheral for LPC1102_04 microcontroller?,"Logic levels for pins PIOn_0 to PIOn_11. HIGH = 1, LOW = 0.",16 bit GPIO data register.,DATA2 Register (DATA2),16 bit GPIO data register.,DATA2 Register (DATA2),0.3184389,0.3184389,0.09419311,0.09419311
lpc1102_04,What is the bit_width of ERPIO0_11 field from STARTERP0 register from SYSCON peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of IOCON field from SYSAHBCLKCTRL register from SYSCON peripheral for LPC1102_04 microcontroller?,Enables clock for I/O configuration block.,Enable or disable peripheral clock for I/O configuration registers.,IOCON Clock Enable.,Enable or disable peripheral clock for I/O configuration registers.,IOCON Clock Enable.,0.80214876,0.80214876,0.68948424,0.68948424
lpc1102_04,What is the description of EM2 field from EMR register from CT16B0 peripheral for LPC1102_04 microcontroller?,"External Match 2. This bit reflects the state of output match channel 2, whether or not this output is connected to its pin. When a match occurs between the TC and MR2, this bit can either toggle, go LOW, go HIGH, or do nothing. Bits EMR[9:8] control the functionality of this output. Note that on counter/timer 0 this match channel is not pinned out. This bit is driven to the CT16B1_MAT2 pin if the match function is selected in the IOCON registers (0 = LOW, 1 = HIGH).",TMR16B0EM2,"External Match 2 Enable. When set to 1, the corresponding external match bit/output is enabled.",TMR16B0EM2,"External Match 2 Enable. When set to 1, the corresponding external match bit/output is enabled.",0.42948824,0.42948824,0.6097138,0.6097138
lpc1102_04,What is the bit_offset of CAL field from SYSTCKCAL register from SYSCON peripheral for LPC1102_04 microcontroller?,0,24,0,24,0,0.43377078,0.43377078,1.0000001,1.0000001
lpc1102_04,What is the address_offset of RBR register from UART peripheral for LPC1102_04 microcontroller?,0x0,0x4000 8000,0x4000 8000,0x4000 8000,0x4000 8000,0.74248445,0.74248445,0.74248445,0.74248445
lpc1102_04,What is the bit_offset of MASK2 field from IE register from GPIO0 peripheral for LPC1102_04 microcontroller?,2,2,2,2,2,1.0000002,1.0000002,1.0000002,1.0000002
lpc1102_04,What is the description of RAWST7 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,Raw Interrupt Status 7,RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,Raw Interrupt Status 7,0.95945054,0.95945054,0.62175906,0.62175906
lpc1102_04,What is the description of CPSDVSR field from CPSR register from SPI0 peripheral for LPC1102_04 microcontroller?,"This even value between 2 and 254, by which SPI_PCLK is divided to yield the prescaler output clock. Bit 0 always reads as 0.",Clock Prescaler Divisor Value Select,Clock Prescale Divisor Value Select Register (CPSDVSR). The CPSDVSR is used to control the factor by which the Prescaler divides the SPI peripheral clock SPI_PCLK to yield the prescaler output clock. Bit 0 always reads as 0.,Clock Prescaler Divisor Value Select,Clock Prescale Divisor Value Select Register (CPSDVSR). The CPSDVSR is used to control the factor by which the Prescaler divides the SPI peripheral clock SPI_PCLK to yield the prescaler output clock. Bit 0 always reads as 0.,0.5895106,0.5895106,0.7194492,0.7194492
lpc1102_04,What is the description of IS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Interrupt sense register for port n,GPIO interrupt status of port 1,"GPIO Interrupt Status Register (GPIO1IS). When the interrupt is generated, the corresponding bit in this register is set.",GPIO interrupt status of port 1,"GPIO Interrupt Status Register (GPIO1IS). When the interrupt is generated, the corresponding bit in this register is set.",0.6538818,0.6538818,0.51174206,0.51174206
lpc1102_04,List all the registers of GPIO0 peripheral for LPC1102_04 microcontroller.,"DATA, DIR, IS, IBE, IEV, IE, RIS, MIS, IC","GPIO0DR, GPIO0DMASK, GPIO0MIS, GPIO0IC, GPIO0RIS, GPIO0MIR, GPIO0IM, GPIO0ICC, GPIO0IMC, GPIO0RID, GPIO0PID, GPIO0CTRL, GPIO0CTRLB, GPIO0CTRLC, GPIO0CTRLD, GPIO0CTRLE, GPIO0CTRLF, GPIO0CTRLG, GPIO0CTRLH, GPIO0CTRLI, GPIO0CTRLJ, GPIO0CTRLK, GPIO0CTRLL, GPIO0CTRLM, GPIO0CTRLN, GPIO0CTRLP, GPIO0CTRLQ, GPIO0CTRLR, GPIO0CTRLS, GPIO0CTRLT, GPIO0CTRLU, GPIO0CTRLV, GPIO0CTRLW, GPIO0CTRLX, GPIO0CTRLY, GPIO0CTRLZ, GPIO0DATA, GPIO0DATAH, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DAT","PR, ICR, IFS, IF, MIR, MIS, WPMR, WPSR, DMAREQ, DMACFG, DMASTAT, DMACTRL, DMASTATB, DMACTRLB, DMABUF, DMABUFB, DMABUFDAT, DMABUFCTRL, DMABUFSTAT, DMABUFSTATB, DMABUFDATB, DMABUFCTRLB, DMABUFSTATC, DMABUFCTRLC, DMABUFSTATD, DMABUFCTRLD, DMABUFDATA, DMABUFCTRL0, DMABUFSTAT0, DMABUFCTRL1, DMABUFSTAT1, DMABUFCTRL2, DMABUFSTAT2, DMABUFCTRL3, DMABUFSTAT3, DMABUFCTRL4, DMABUFSTAT4, DMABUFCTRL5, DMABUFSTAT5, DMABUFCTRL6, DMABUFSTAT6, DMABUFCTRL7, DMABUFSTAT7, DMABUFCTRL8, DMABUFSTAT8, DMABUFCTRL9, DMABUFSTAT9, DMABUFCTRL10, DMABUFSTAT10, DMABUFCTRL11, DMABUFSTAT11, DMABUFCTRL12, DMABUFSTAT12, DMABUFCTRL13, DMABUFSTAT13, DMABUFCTRL14, DMABUFSTAT14, DMABUFCTRL15, DMABUFSTAT15, DMABUFCTRL16, DMABUFSTAT16, DMABUFCTRL17, DMABUFSTAT17, DMABUFCTRL18, DMABUFSTAT18, DMABUFCTRL19, DMABUFSTAT19, DMABUFCTRL20, DMABUFSTAT20, DMABUFCTRL21, DMABUFSTAT21, DMABUFCTRL22, DMABUFSTAT22, DMABUFCTRL23, DMABUFSTAT23, DMABUFCTRL24, DMABUFSTAT24, DMABUFCTRL25, DMABUFSTAT25, DMABUFCTRL26, DMABUFSTAT26, DMABUFCTRL27, DMABUFSTAT27, DMABUFCTRL28, DMABUFSTAT28, DMABUFCTRL29, DMABUFSTAT29, DMABUFCTRL30, DMABUFSTAT30, DMABUFCTRL31, DMABUFSTAT31, DMABUFCTRL32, DMABUFSTAT32, DMABUFCTRL33, DMABUFSTAT33, DMABUFCTRL34, DMABUFSTAT34, DMABUFCTRL35, DMABUFSTAT35, DMABUFCTRL36, DMABUFSTAT36, DMABUFCTRL37, DMABUFSTAT37, D","GPIO0DR, GPIO0DMASK, GPIO0MIS, GPIO0IC, GPIO0RIS, GPIO0MIR, GPIO0IM, GPIO0ICC, GPIO0IMC, GPIO0RID, GPIO0PID, GPIO0CTRL, GPIO0CTRLB, GPIO0CTRLC, GPIO0CTRLD, GPIO0CTRLE, GPIO0CTRLF, GPIO0CTRLG, GPIO0CTRLH, GPIO0CTRLI, GPIO0CTRLJ, GPIO0CTRLK, GPIO0CTRLL, GPIO0CTRLM, GPIO0CTRLN, GPIO0CTRLP, GPIO0CTRLQ, GPIO0CTRLR, GPIO0CTRLS, GPIO0CTRLT, GPIO0CTRLU, GPIO0CTRLV, GPIO0CTRLW, GPIO0CTRLX, GPIO0CTRLY, GPIO0CTRLZ, GPIO0DATA, GPIO0DATAH, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DATAL, GPIO0DATAM, GPIO0DAT","PR, ICR, IFS, IF, MIR, MIS, WPMR, WPSR, DMAREQ, DMACFG, DMASTAT, DMACTRL, DMASTATB, DMACTRLB, DMABUF, DMABUFB, DMABUFDAT, DMABUFCTRL, DMABUFSTAT, DMABUFSTATB, DMABUFDATB, DMABUFCTRLB, DMABUFSTATC, DMABUFCTRLC, DMABUFSTATD, DMABUFCTRLD, DMABUFDATA, DMABUFCTRL0, DMABUFSTAT0, DMABUFCTRL1, DMABUFSTAT1, DMABUFCTRL2, DMABUFSTAT2, DMABUFCTRL3, DMABUFSTAT3, DMABUFCTRL4, DMABUFSTAT4, DMABUFCTRL5, DMABUFSTAT5, DMABUFCTRL6, DMABUFSTAT6, DMABUFCTRL7, DMABUFSTAT7, DMABUFCTRL8, DMABUFSTAT8, DMABUFCTRL9, DMABUFSTAT9, DMABUFCTRL10, DMABUFSTAT10, DMABUFCTRL11, DMABUFSTAT11, DMABUFCTRL12, DMABUFSTAT12, DMABUFCTRL13, DMABUFSTAT13, DMABUFCTRL14, DMABUFSTAT14, DMABUFCTRL15, DMABUFSTAT15, DMABUFCTRL16, DMABUFSTAT16, DMABUFCTRL17, DMABUFSTAT17, DMABUFCTRL18, DMABUFSTAT18, DMABUFCTRL19, DMABUFSTAT19, DMABUFCTRL20, DMABUFSTAT20, DMABUFCTRL21, DMABUFSTAT21, DMABUFCTRL22, DMABUFSTAT22, DMABUFCTRL23, DMABUFSTAT23, DMABUFCTRL24, DMABUFSTAT24, DMABUFCTRL25, DMABUFSTAT25, DMABUFCTRL26, DMABUFSTAT26, DMABUFCTRL27, DMABUFSTAT27, DMABUFCTRL28, DMABUFSTAT28, DMABUFCTRL29, DMABUFSTAT29, DMABUFCTRL30, DMABUFSTAT30, DMABUFCTRL31, DMABUFSTAT31, DMABUFCTRL32, DMABUFSTAT32, DMABUFCTRL33, DMABUFSTAT33, DMABUFCTRL34, DMABUFSTAT34, DMABUFCTRL35, DMABUFSTAT35, DMABUFCTRL36, DMABUFSTAT36, DMABUFCTRL37, DMABUFSTAT37, D",0.39754087,0.39754087,0.45572543,0.45572543
lpc1102_04,What is the bit_width of MASK2 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,1,10,1,10,1,0.61559385,0.61559385,1.0,1.0
lpc1102_04,What is the description of MR1INT field from IR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Interrupt flag for match channel 1.,MR1 Interrupt Flag,MR1 Interrupt,MR1 Interrupt Flag,MR1 Interrupt,0.6536742,0.6536742,0.51318693,0.51318693
lpc1102_04,What is the bit_width of INTSTATUS field from IIR register from UART peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of PCON register from PMU peripheral for LPC1102_04 microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
lpc1102_04,What is the address_offset of FMSSTOP register from FLASHCTRL peripheral for LPC1102_04 microcontroller?,0x24,0x4003 C024,0x4003C024,0x4003 C024,0x4003C024,0.6989243,0.6989243,0.7050828,0.7050828
lpc1102_04,What is the bit_width of IBE5 field from IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
lpc1102_04,What is the size of SYSMEMREMAP register from SYSCON peripheral for LPC1102_04 microcontroller?,32,8,32,8,32,0.67385197,0.67385197,0.9999999,0.9999999
lpc1102_04,What is the description of PR field from PR register from CT16B0 peripheral for LPC1102_04 microcontroller?,Prescale counter max value.,"16-bit Prescale Register (TMR32B0PR, address 0x4001 400C) bit description . . . . . . . . . . . . . . 155","Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.","16-bit Prescale Register (TMR32B0PR, address 0x4001 400C) bit description . . . . . . . . . . . . . . 155","Prescale Register (PR). When the Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.",0.34851348,0.34851348,0.4663806,0.4663806
lpc1102_04,What is the bit_width of ADMODE field from SWDIO_PIO1_3 register from IOCON peripheral for LPC1102_04 microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563
lpc1102_04,What is the description of IRCOUT_PD field from PDAWAKECFG register from SYSCON peripheral for LPC1102_04 microcontroller?,IRC oscillator output wake-up configuration,10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select.,IRCOUT Output Pull-Down Enable.,10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select. 0 0 Power Down Disabled. 1 Power Down Enabled. 10 0 IRCOUT Power Down Select.,IRCOUT Output Pull-Down Enable.,0.19037631,0.19037631,0.52576745,0.52576745
lpc1102_04,What is the bit_offset of MR3R field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,10,12,16,12,16,0.68204635,0.68204635,0.5112148,0.5112148
lpc1102_04,What is the description of EMC0 field from EMR register from CT32B0 peripheral for LPC1102_04 microcontroller?,External Match Control 0. Determines the functionality of External Match 0.,"CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0",0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,"CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0_MAT[3, 1, 0] CT32B0 Input No inputs available CT32B0",0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x00000000 0x000000,0.18489337,0.18489337,0.14995222,0.14995222
lpc1102_04,What is the address_offset of IBE register from GPIO0 peripheral for LPC1102_04 microcontroller?,0x8008,0x8008,0x4004 0008,0x8008,0x4004 0008,1.0000001,1.0000001,0.70754874,0.70754874
lpc1102_04,List all the fields of IOCON_PIO0_6 register from IOCON peripheral for LPC1102_04 microcontroller.,"FUNC, MODE, HYS, OD",PIOO_6,"PR, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, MIR8, MIR9, MIR10, MIR11, MIR12, MIR13, MIR14, MIR15, MIR16, MIR17, MIR18, MIR19, MIR20, MIR21, MIR22, MIR23, MIR24, MIR25, MIR26, MIR27, MIR28, MIR29, MIR30, MIR31, MIR32, MIR33, MIR34, MIR35, MIR36, MIR37, MIR38, MIR39, MIR40, MIR41, MIR42, MIR43, MIR44, MIR45, MIR46, MIR47, MIR48, MIR49, MIR50, MIR51, MIR52, MIR53, MIR54, MIR55, MIR56, MIR57, MIR58, MIR59, MIR60, MIR61, MIR62, MIR63, MIR64, MIR65, MIR66, MIR67, MIR68, MIR69, MIR70, MIR71, MIR72, MIR73, MIR74, MIR75, MIR76, MIR77, MIR78, MIR79, MIR80, MIR81, MIR82, MIR83, MIR84, MIR85, MIR86, MIR87, MIR88, MIR89, MIR90, MIR91, MIR92, MIR93, MIR94, MIR95, MIR96, MIR97, MIR98, MIR99, MIR100, MIR101, MIR102, MIR103, MIR104, MIR105, MIR106, MIR107, MIR108, MIR109, MIR110, MIR111, MIR112, MIR113, MIR114, MIR115, MIR116, MIR117, MIR118, MIR119, MIR120, MIR121, MIR122, MIR123, MIR124, MIR125, MIR126, MIR127, MIR128, MIR129, MIR130, MIR131, MIR132, MIR133, MIR134, MIR135, MIR136, MIR137, MIR138, MIR139, MIR140, MIR141, MIR142, MIR143, MIR144, MIR145,",PIOO_6,"PR, MIR0, MIR1, MIR2, MIR3, MIR4, MIR5, MIR6, MIR7, MIR8, MIR9, MIR10, MIR11, MIR12, MIR13, MIR14, MIR15, MIR16, MIR17, MIR18, MIR19, MIR20, MIR21, MIR22, MIR23, MIR24, MIR25, MIR26, MIR27, MIR28, MIR29, MIR30, MIR31, MIR32, MIR33, MIR34, MIR35, MIR36, MIR37, MIR38, MIR39, MIR40, MIR41, MIR42, MIR43, MIR44, MIR45, MIR46, MIR47, MIR48, MIR49, MIR50, MIR51, MIR52, MIR53, MIR54, MIR55, MIR56, MIR57, MIR58, MIR59, MIR60, MIR61, MIR62, MIR63, MIR64, MIR65, MIR66, MIR67, MIR68, MIR69, MIR70, MIR71, MIR72, MIR73, MIR74, MIR75, MIR76, MIR77, MIR78, MIR79, MIR80, MIR81, MIR82, MIR83, MIR84, MIR85, MIR86, MIR87, MIR88, MIR89, MIR90, MIR91, MIR92, MIR93, MIR94, MIR95, MIR96, MIR97, MIR98, MIR99, MIR100, MIR101, MIR102, MIR103, MIR104, MIR105, MIR106, MIR107, MIR108, MIR109, MIR110, MIR111, MIR112, MIR113, MIR114, MIR115, MIR116, MIR117, MIR118, MIR119, MIR120, MIR121, MIR122, MIR123, MIR124, MIR125, MIR126, MIR127, MIR128, MIR129, MIR130, MIR131, MIR132, MIR133, MIR134, MIR135, MIR136, MIR137, MIR138, MIR139, MIR140, MIR141, MIR142, MIR143, MIR144, MIR145,",0.18856789,0.18856789,0.10039812,0.10039812
lpc1102_04,What is the bit_offset of MASK9 field from MIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,9,9,9,9,9,1.0,1.0,1.0,1.0
lpc1102_04,What is the description of RAWST10 field from RIS register from GPIO1 peripheral for LPC1102_04 microcontroller?,Raw interrupt status (x = 0 to 11). 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x.,RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,Raw Interrupt Status for Port 1.,RAWST Raw interrupt status (x = 0 to 11). 0x00 R 0 = No interrupt on pin PIOn_x. 1 = Interrupt requirements met on PIOn_x. 31:12 - Reserved - -,Raw Interrupt Status for Port 1.,0.95945054,0.95945054,0.6110052,0.6110052
lpc1102_04,What is the description of MR2I field from MCR register from CT32B1 peripheral for LPC1102_04 microcontroller?,Interrupt on MR2: an interrupt is generated when MR2 matches the value in the TC.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,MR2I Enable Interrupt on MR2 Match.,MR2I Stop on MR2: the TC and PC will be stopped and TCR[0] will be set to 0 if MR2 matches the TC.,MR2I Enable Interrupt on MR2 Match.,0.671942,0.671942,0.74415076,0.74415076
lpc1102_04,What is the size of IER register from UART peripheral for LPC1102_04 microcontroller?,32,0x4004 0004,0x4004 0004,0x4004 0004,0x4004 0004,0.3353931,0.3353931,0.3353931,0.3353931
lpc1102_04,List all the fields of WDTC register from WWDT peripheral for LPC1102_04 microcontroller.,Count,"WDTC, WDTCV, WDTCVUP, WDTCVUPUP, WDTCVUPUPUP, WDTCVUPUPUPUP, WDTCVUPUPUPUPUP, WDTCVUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP","WDTC, WDTCV, WDTCVUP, WDTCVUPUP, WDTCVUPUPUP, WDTCVUPUPUPUP, WDTCVUPUPUPUPUP, WDTCVUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP","WDTC, WDTCV, WDTCVUP, WDTCVUPUP, WDTCVUPUPUP, WDTCVUPUPUPUP, WDTCVUPUPUPUPUP, WDTCVUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP","WDTC, WDTCV, WDTCVUP, WDTCVUPUP, WDTCVUPUPUP, WDTCVUPUPUPUP, WDTCVUPUPUPUPUP, WDTCVUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUPUPUPUPUPUP, WDTCVUPUPUPUPUPUPUP",0.20300153,0.20300153,0.2018539,0.2018539
