
AvioNEXT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000180bc  080002d0  080002d0  000102d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  0801838c  0801838c  0002838c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08018754  08018754  00028754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801875c  0801875c  0002875c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08018760  08018760  00028760  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000150  24000000  08018764  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000031f4  24000150  080188b4  00030150  2**2
                  ALLOC
  8 ._user_heap_stack 00000c04  24003344  080188b4  00033344  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00030150  2**0
                  CONTENTS, READONLY
 10 .comment      00000043  00000000  00000000  0003017e  2**0
                  CONTENTS, READONLY
 11 .debug_info   0003576b  00000000  00000000  000301c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006245  00000000  00000000  0006592c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002ae8  00000000  00000000  0006bb78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 0000214b  00000000  00000000  0006e660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003de3d  00000000  00000000  000707ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003a929  00000000  00000000  000ae5e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    0017d42a  00000000  00000000  000e8f11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000c2c0  00000000  00000000  0026633c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000064  00000000  00000000  002725fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002d0 <__do_global_dtors_aux>:
 80002d0:	b510      	push	{r4, lr}
 80002d2:	4c05      	ldr	r4, [pc, #20]	; (80002e8 <__do_global_dtors_aux+0x18>)
 80002d4:	7823      	ldrb	r3, [r4, #0]
 80002d6:	b933      	cbnz	r3, 80002e6 <__do_global_dtors_aux+0x16>
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <__do_global_dtors_aux+0x1c>)
 80002da:	b113      	cbz	r3, 80002e2 <__do_global_dtors_aux+0x12>
 80002dc:	4804      	ldr	r0, [pc, #16]	; (80002f0 <__do_global_dtors_aux+0x20>)
 80002de:	f3af 8000 	nop.w
 80002e2:	2301      	movs	r3, #1
 80002e4:	7023      	strb	r3, [r4, #0]
 80002e6:	bd10      	pop	{r4, pc}
 80002e8:	24000150 	.word	0x24000150
 80002ec:	00000000 	.word	0x00000000
 80002f0:	08018374 	.word	0x08018374

080002f4 <frame_dummy>:
 80002f4:	b508      	push	{r3, lr}
 80002f6:	4b03      	ldr	r3, [pc, #12]	; (8000304 <frame_dummy+0x10>)
 80002f8:	b11b      	cbz	r3, 8000302 <frame_dummy+0xe>
 80002fa:	4903      	ldr	r1, [pc, #12]	; (8000308 <frame_dummy+0x14>)
 80002fc:	4803      	ldr	r0, [pc, #12]	; (800030c <frame_dummy+0x18>)
 80002fe:	f3af 8000 	nop.w
 8000302:	bd08      	pop	{r3, pc}
 8000304:	00000000 	.word	0x00000000
 8000308:	24000154 	.word	0x24000154
 800030c:	08018374 	.word	0x08018374

08000310 <strcmp>:
 8000310:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000314:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000318:	2a01      	cmp	r2, #1
 800031a:	bf28      	it	cs
 800031c:	429a      	cmpcs	r2, r3
 800031e:	d0f7      	beq.n	8000310 <strcmp>
 8000320:	1ad0      	subs	r0, r2, r3
 8000322:	4770      	bx	lr

08000324 <strlen>:
 8000324:	4603      	mov	r3, r0
 8000326:	f813 2b01 	ldrb.w	r2, [r3], #1
 800032a:	2a00      	cmp	r2, #0
 800032c:	d1fb      	bne.n	8000326 <strlen+0x2>
 800032e:	1a18      	subs	r0, r3, r0
 8000330:	3801      	subs	r0, #1
 8000332:	4770      	bx	lr
	...

08000340 <memchr>:
 8000340:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000344:	2a10      	cmp	r2, #16
 8000346:	db2b      	blt.n	80003a0 <memchr+0x60>
 8000348:	f010 0f07 	tst.w	r0, #7
 800034c:	d008      	beq.n	8000360 <memchr+0x20>
 800034e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000352:	3a01      	subs	r2, #1
 8000354:	428b      	cmp	r3, r1
 8000356:	d02d      	beq.n	80003b4 <memchr+0x74>
 8000358:	f010 0f07 	tst.w	r0, #7
 800035c:	b342      	cbz	r2, 80003b0 <memchr+0x70>
 800035e:	d1f6      	bne.n	800034e <memchr+0xe>
 8000360:	b4f0      	push	{r4, r5, r6, r7}
 8000362:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000366:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800036a:	f022 0407 	bic.w	r4, r2, #7
 800036e:	f07f 0700 	mvns.w	r7, #0
 8000372:	2300      	movs	r3, #0
 8000374:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000378:	3c08      	subs	r4, #8
 800037a:	ea85 0501 	eor.w	r5, r5, r1
 800037e:	ea86 0601 	eor.w	r6, r6, r1
 8000382:	fa85 f547 	uadd8	r5, r5, r7
 8000386:	faa3 f587 	sel	r5, r3, r7
 800038a:	fa86 f647 	uadd8	r6, r6, r7
 800038e:	faa5 f687 	sel	r6, r5, r7
 8000392:	b98e      	cbnz	r6, 80003b8 <memchr+0x78>
 8000394:	d1ee      	bne.n	8000374 <memchr+0x34>
 8000396:	bcf0      	pop	{r4, r5, r6, r7}
 8000398:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800039c:	f002 0207 	and.w	r2, r2, #7
 80003a0:	b132      	cbz	r2, 80003b0 <memchr+0x70>
 80003a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80003a6:	3a01      	subs	r2, #1
 80003a8:	ea83 0301 	eor.w	r3, r3, r1
 80003ac:	b113      	cbz	r3, 80003b4 <memchr+0x74>
 80003ae:	d1f8      	bne.n	80003a2 <memchr+0x62>
 80003b0:	2000      	movs	r0, #0
 80003b2:	4770      	bx	lr
 80003b4:	3801      	subs	r0, #1
 80003b6:	4770      	bx	lr
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	bf06      	itte	eq
 80003bc:	4635      	moveq	r5, r6
 80003be:	3803      	subeq	r0, #3
 80003c0:	3807      	subne	r0, #7
 80003c2:	f015 0f01 	tst.w	r5, #1
 80003c6:	d107      	bne.n	80003d8 <memchr+0x98>
 80003c8:	3001      	adds	r0, #1
 80003ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80003ce:	bf02      	ittt	eq
 80003d0:	3001      	addeq	r0, #1
 80003d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80003d6:	3001      	addeq	r0, #1
 80003d8:	bcf0      	pop	{r4, r5, r6, r7}
 80003da:	3801      	subs	r0, #1
 80003dc:	4770      	bx	lr
 80003de:	bf00      	nop

080003e0 <__aeabi_uldivmod>:
 80003e0:	b953      	cbnz	r3, 80003f8 <__aeabi_uldivmod+0x18>
 80003e2:	b94a      	cbnz	r2, 80003f8 <__aeabi_uldivmod+0x18>
 80003e4:	2900      	cmp	r1, #0
 80003e6:	bf08      	it	eq
 80003e8:	2800      	cmpeq	r0, #0
 80003ea:	bf1c      	itt	ne
 80003ec:	f04f 31ff 	movne.w	r1, #4294967295
 80003f0:	f04f 30ff 	movne.w	r0, #4294967295
 80003f4:	f000 b970 	b.w	80006d8 <__aeabi_idiv0>
 80003f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000400:	f000 f806 	bl	8000410 <__udivmoddi4>
 8000404:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000408:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800040c:	b004      	add	sp, #16
 800040e:	4770      	bx	lr

08000410 <__udivmoddi4>:
 8000410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000414:	9e08      	ldr	r6, [sp, #32]
 8000416:	460d      	mov	r5, r1
 8000418:	4604      	mov	r4, r0
 800041a:	460f      	mov	r7, r1
 800041c:	2b00      	cmp	r3, #0
 800041e:	d14a      	bne.n	80004b6 <__udivmoddi4+0xa6>
 8000420:	428a      	cmp	r2, r1
 8000422:	4694      	mov	ip, r2
 8000424:	d965      	bls.n	80004f2 <__udivmoddi4+0xe2>
 8000426:	fab2 f382 	clz	r3, r2
 800042a:	b143      	cbz	r3, 800043e <__udivmoddi4+0x2e>
 800042c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000430:	f1c3 0220 	rsb	r2, r3, #32
 8000434:	409f      	lsls	r7, r3
 8000436:	fa20 f202 	lsr.w	r2, r0, r2
 800043a:	4317      	orrs	r7, r2
 800043c:	409c      	lsls	r4, r3
 800043e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000442:	fa1f f58c 	uxth.w	r5, ip
 8000446:	fbb7 f1fe 	udiv	r1, r7, lr
 800044a:	0c22      	lsrs	r2, r4, #16
 800044c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000450:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000454:	fb01 f005 	mul.w	r0, r1, r5
 8000458:	4290      	cmp	r0, r2
 800045a:	d90a      	bls.n	8000472 <__udivmoddi4+0x62>
 800045c:	eb1c 0202 	adds.w	r2, ip, r2
 8000460:	f101 37ff 	add.w	r7, r1, #4294967295
 8000464:	f080 811c 	bcs.w	80006a0 <__udivmoddi4+0x290>
 8000468:	4290      	cmp	r0, r2
 800046a:	f240 8119 	bls.w	80006a0 <__udivmoddi4+0x290>
 800046e:	3902      	subs	r1, #2
 8000470:	4462      	add	r2, ip
 8000472:	1a12      	subs	r2, r2, r0
 8000474:	b2a4      	uxth	r4, r4
 8000476:	fbb2 f0fe 	udiv	r0, r2, lr
 800047a:	fb0e 2210 	mls	r2, lr, r0, r2
 800047e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000482:	fb00 f505 	mul.w	r5, r0, r5
 8000486:	42a5      	cmp	r5, r4
 8000488:	d90a      	bls.n	80004a0 <__udivmoddi4+0x90>
 800048a:	eb1c 0404 	adds.w	r4, ip, r4
 800048e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000492:	f080 8107 	bcs.w	80006a4 <__udivmoddi4+0x294>
 8000496:	42a5      	cmp	r5, r4
 8000498:	f240 8104 	bls.w	80006a4 <__udivmoddi4+0x294>
 800049c:	4464      	add	r4, ip
 800049e:	3802      	subs	r0, #2
 80004a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80004a4:	1b64      	subs	r4, r4, r5
 80004a6:	2100      	movs	r1, #0
 80004a8:	b11e      	cbz	r6, 80004b2 <__udivmoddi4+0xa2>
 80004aa:	40dc      	lsrs	r4, r3
 80004ac:	2300      	movs	r3, #0
 80004ae:	e9c6 4300 	strd	r4, r3, [r6]
 80004b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d908      	bls.n	80004cc <__udivmoddi4+0xbc>
 80004ba:	2e00      	cmp	r6, #0
 80004bc:	f000 80ed 	beq.w	800069a <__udivmoddi4+0x28a>
 80004c0:	2100      	movs	r1, #0
 80004c2:	e9c6 0500 	strd	r0, r5, [r6]
 80004c6:	4608      	mov	r0, r1
 80004c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004cc:	fab3 f183 	clz	r1, r3
 80004d0:	2900      	cmp	r1, #0
 80004d2:	d149      	bne.n	8000568 <__udivmoddi4+0x158>
 80004d4:	42ab      	cmp	r3, r5
 80004d6:	d302      	bcc.n	80004de <__udivmoddi4+0xce>
 80004d8:	4282      	cmp	r2, r0
 80004da:	f200 80f8 	bhi.w	80006ce <__udivmoddi4+0x2be>
 80004de:	1a84      	subs	r4, r0, r2
 80004e0:	eb65 0203 	sbc.w	r2, r5, r3
 80004e4:	2001      	movs	r0, #1
 80004e6:	4617      	mov	r7, r2
 80004e8:	2e00      	cmp	r6, #0
 80004ea:	d0e2      	beq.n	80004b2 <__udivmoddi4+0xa2>
 80004ec:	e9c6 4700 	strd	r4, r7, [r6]
 80004f0:	e7df      	b.n	80004b2 <__udivmoddi4+0xa2>
 80004f2:	b902      	cbnz	r2, 80004f6 <__udivmoddi4+0xe6>
 80004f4:	deff      	udf	#255	; 0xff
 80004f6:	fab2 f382 	clz	r3, r2
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	f040 8090 	bne.w	8000620 <__udivmoddi4+0x210>
 8000500:	1a8a      	subs	r2, r1, r2
 8000502:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000506:	fa1f fe8c 	uxth.w	lr, ip
 800050a:	2101      	movs	r1, #1
 800050c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000510:	fb07 2015 	mls	r0, r7, r5, r2
 8000514:	0c22      	lsrs	r2, r4, #16
 8000516:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800051a:	fb0e f005 	mul.w	r0, lr, r5
 800051e:	4290      	cmp	r0, r2
 8000520:	d908      	bls.n	8000534 <__udivmoddi4+0x124>
 8000522:	eb1c 0202 	adds.w	r2, ip, r2
 8000526:	f105 38ff 	add.w	r8, r5, #4294967295
 800052a:	d202      	bcs.n	8000532 <__udivmoddi4+0x122>
 800052c:	4290      	cmp	r0, r2
 800052e:	f200 80cb 	bhi.w	80006c8 <__udivmoddi4+0x2b8>
 8000532:	4645      	mov	r5, r8
 8000534:	1a12      	subs	r2, r2, r0
 8000536:	b2a4      	uxth	r4, r4
 8000538:	fbb2 f0f7 	udiv	r0, r2, r7
 800053c:	fb07 2210 	mls	r2, r7, r0, r2
 8000540:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000544:	fb0e fe00 	mul.w	lr, lr, r0
 8000548:	45a6      	cmp	lr, r4
 800054a:	d908      	bls.n	800055e <__udivmoddi4+0x14e>
 800054c:	eb1c 0404 	adds.w	r4, ip, r4
 8000550:	f100 32ff 	add.w	r2, r0, #4294967295
 8000554:	d202      	bcs.n	800055c <__udivmoddi4+0x14c>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f200 80bb 	bhi.w	80006d2 <__udivmoddi4+0x2c2>
 800055c:	4610      	mov	r0, r2
 800055e:	eba4 040e 	sub.w	r4, r4, lr
 8000562:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000566:	e79f      	b.n	80004a8 <__udivmoddi4+0x98>
 8000568:	f1c1 0720 	rsb	r7, r1, #32
 800056c:	408b      	lsls	r3, r1
 800056e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000572:	ea4c 0c03 	orr.w	ip, ip, r3
 8000576:	fa05 f401 	lsl.w	r4, r5, r1
 800057a:	fa20 f307 	lsr.w	r3, r0, r7
 800057e:	40fd      	lsrs	r5, r7
 8000580:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000584:	4323      	orrs	r3, r4
 8000586:	fbb5 f8f9 	udiv	r8, r5, r9
 800058a:	fa1f fe8c 	uxth.w	lr, ip
 800058e:	fb09 5518 	mls	r5, r9, r8, r5
 8000592:	0c1c      	lsrs	r4, r3, #16
 8000594:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000598:	fb08 f50e 	mul.w	r5, r8, lr
 800059c:	42a5      	cmp	r5, r4
 800059e:	fa02 f201 	lsl.w	r2, r2, r1
 80005a2:	fa00 f001 	lsl.w	r0, r0, r1
 80005a6:	d90b      	bls.n	80005c0 <__udivmoddi4+0x1b0>
 80005a8:	eb1c 0404 	adds.w	r4, ip, r4
 80005ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80005b0:	f080 8088 	bcs.w	80006c4 <__udivmoddi4+0x2b4>
 80005b4:	42a5      	cmp	r5, r4
 80005b6:	f240 8085 	bls.w	80006c4 <__udivmoddi4+0x2b4>
 80005ba:	f1a8 0802 	sub.w	r8, r8, #2
 80005be:	4464      	add	r4, ip
 80005c0:	1b64      	subs	r4, r4, r5
 80005c2:	b29d      	uxth	r5, r3
 80005c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80005c8:	fb09 4413 	mls	r4, r9, r3, r4
 80005cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80005d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80005d4:	45a6      	cmp	lr, r4
 80005d6:	d908      	bls.n	80005ea <__udivmoddi4+0x1da>
 80005d8:	eb1c 0404 	adds.w	r4, ip, r4
 80005dc:	f103 35ff 	add.w	r5, r3, #4294967295
 80005e0:	d26c      	bcs.n	80006bc <__udivmoddi4+0x2ac>
 80005e2:	45a6      	cmp	lr, r4
 80005e4:	d96a      	bls.n	80006bc <__udivmoddi4+0x2ac>
 80005e6:	3b02      	subs	r3, #2
 80005e8:	4464      	add	r4, ip
 80005ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80005ee:	fba3 9502 	umull	r9, r5, r3, r2
 80005f2:	eba4 040e 	sub.w	r4, r4, lr
 80005f6:	42ac      	cmp	r4, r5
 80005f8:	46c8      	mov	r8, r9
 80005fa:	46ae      	mov	lr, r5
 80005fc:	d356      	bcc.n	80006ac <__udivmoddi4+0x29c>
 80005fe:	d053      	beq.n	80006a8 <__udivmoddi4+0x298>
 8000600:	b156      	cbz	r6, 8000618 <__udivmoddi4+0x208>
 8000602:	ebb0 0208 	subs.w	r2, r0, r8
 8000606:	eb64 040e 	sbc.w	r4, r4, lr
 800060a:	fa04 f707 	lsl.w	r7, r4, r7
 800060e:	40ca      	lsrs	r2, r1
 8000610:	40cc      	lsrs	r4, r1
 8000612:	4317      	orrs	r7, r2
 8000614:	e9c6 7400 	strd	r7, r4, [r6]
 8000618:	4618      	mov	r0, r3
 800061a:	2100      	movs	r1, #0
 800061c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000620:	f1c3 0120 	rsb	r1, r3, #32
 8000624:	fa02 fc03 	lsl.w	ip, r2, r3
 8000628:	fa20 f201 	lsr.w	r2, r0, r1
 800062c:	fa25 f101 	lsr.w	r1, r5, r1
 8000630:	409d      	lsls	r5, r3
 8000632:	432a      	orrs	r2, r5
 8000634:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000638:	fa1f fe8c 	uxth.w	lr, ip
 800063c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000640:	fb07 1510 	mls	r5, r7, r0, r1
 8000644:	0c11      	lsrs	r1, r2, #16
 8000646:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800064a:	fb00 f50e 	mul.w	r5, r0, lr
 800064e:	428d      	cmp	r5, r1
 8000650:	fa04 f403 	lsl.w	r4, r4, r3
 8000654:	d908      	bls.n	8000668 <__udivmoddi4+0x258>
 8000656:	eb1c 0101 	adds.w	r1, ip, r1
 800065a:	f100 38ff 	add.w	r8, r0, #4294967295
 800065e:	d22f      	bcs.n	80006c0 <__udivmoddi4+0x2b0>
 8000660:	428d      	cmp	r5, r1
 8000662:	d92d      	bls.n	80006c0 <__udivmoddi4+0x2b0>
 8000664:	3802      	subs	r0, #2
 8000666:	4461      	add	r1, ip
 8000668:	1b49      	subs	r1, r1, r5
 800066a:	b292      	uxth	r2, r2
 800066c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000670:	fb07 1115 	mls	r1, r7, r5, r1
 8000674:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000678:	fb05 f10e 	mul.w	r1, r5, lr
 800067c:	4291      	cmp	r1, r2
 800067e:	d908      	bls.n	8000692 <__udivmoddi4+0x282>
 8000680:	eb1c 0202 	adds.w	r2, ip, r2
 8000684:	f105 38ff 	add.w	r8, r5, #4294967295
 8000688:	d216      	bcs.n	80006b8 <__udivmoddi4+0x2a8>
 800068a:	4291      	cmp	r1, r2
 800068c:	d914      	bls.n	80006b8 <__udivmoddi4+0x2a8>
 800068e:	3d02      	subs	r5, #2
 8000690:	4462      	add	r2, ip
 8000692:	1a52      	subs	r2, r2, r1
 8000694:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000698:	e738      	b.n	800050c <__udivmoddi4+0xfc>
 800069a:	4631      	mov	r1, r6
 800069c:	4630      	mov	r0, r6
 800069e:	e708      	b.n	80004b2 <__udivmoddi4+0xa2>
 80006a0:	4639      	mov	r1, r7
 80006a2:	e6e6      	b.n	8000472 <__udivmoddi4+0x62>
 80006a4:	4610      	mov	r0, r2
 80006a6:	e6fb      	b.n	80004a0 <__udivmoddi4+0x90>
 80006a8:	4548      	cmp	r0, r9
 80006aa:	d2a9      	bcs.n	8000600 <__udivmoddi4+0x1f0>
 80006ac:	ebb9 0802 	subs.w	r8, r9, r2
 80006b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80006b4:	3b01      	subs	r3, #1
 80006b6:	e7a3      	b.n	8000600 <__udivmoddi4+0x1f0>
 80006b8:	4645      	mov	r5, r8
 80006ba:	e7ea      	b.n	8000692 <__udivmoddi4+0x282>
 80006bc:	462b      	mov	r3, r5
 80006be:	e794      	b.n	80005ea <__udivmoddi4+0x1da>
 80006c0:	4640      	mov	r0, r8
 80006c2:	e7d1      	b.n	8000668 <__udivmoddi4+0x258>
 80006c4:	46d0      	mov	r8, sl
 80006c6:	e77b      	b.n	80005c0 <__udivmoddi4+0x1b0>
 80006c8:	3d02      	subs	r5, #2
 80006ca:	4462      	add	r2, ip
 80006cc:	e732      	b.n	8000534 <__udivmoddi4+0x124>
 80006ce:	4608      	mov	r0, r1
 80006d0:	e70a      	b.n	80004e8 <__udivmoddi4+0xd8>
 80006d2:	4464      	add	r4, ip
 80006d4:	3802      	subs	r0, #2
 80006d6:	e742      	b.n	800055e <__udivmoddi4+0x14e>

080006d8 <__aeabi_idiv0>:
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop

080006dc <HG2_Write_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);

	return reg_value;
}

void HG2_Write_Register(uint8_t addr, uint8_t data){
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	460a      	mov	r2, r1
 80006e6:	71fb      	strb	r3, [r7, #7]
 80006e8:	4613      	mov	r3, r2
 80006ea:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 0);
 80006ec:	2200      	movs	r2, #0
 80006ee:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006f2:	480c      	ldr	r0, [pc, #48]	; (8000724 <HG2_Write_Register+0x48>)
 80006f4:	f007 fc90 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80006f8:	1df9      	adds	r1, r7, #7
 80006fa:	2364      	movs	r3, #100	; 0x64
 80006fc:	2201      	movs	r2, #1
 80006fe:	480a      	ldr	r0, [pc, #40]	; (8000728 <HG2_Write_Register+0x4c>)
 8000700:	f00e fa26 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 8000704:	1db9      	adds	r1, r7, #6
 8000706:	2364      	movs	r3, #100	; 0x64
 8000708:	2201      	movs	r2, #1
 800070a:	4807      	ldr	r0, [pc, #28]	; (8000728 <HG2_Write_Register+0x4c>)
 800070c:	f00e fa20 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
 8000710:	2201      	movs	r2, #1
 8000712:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000716:	4803      	ldr	r0, [pc, #12]	; (8000724 <HG2_Write_Register+0x48>)
 8000718:	f007 fc7e 	bl	8008018 <HAL_GPIO_WritePin>

}
 800071c:	bf00      	nop
 800071e:	3708      	adds	r7, #8
 8000720:	46bd      	mov	sp, r7
 8000722:	bd80      	pop	{r7, pc}
 8000724:	58020c00 	.word	0x58020c00
 8000728:	24000fc0 	.word	0x24000fc0

0800072c <LG2_Read_Register>:
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_9, 1);
}



uint8_t LG2_Read_Register(uint8_t addr){
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	addr |= (1<<7);
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800073c:	b2db      	uxtb	r3, r3
 800073e:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000746:	480d      	ldr	r0, [pc, #52]	; (800077c <LG2_Read_Register+0x50>)
 8000748:	f007 fc66 	bl	8008018 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 800074c:	1df9      	adds	r1, r7, #7
 800074e:	2364      	movs	r3, #100	; 0x64
 8000750:	2201      	movs	r2, #1
 8000752:	480b      	ldr	r0, [pc, #44]	; (8000780 <LG2_Read_Register+0x54>)
 8000754:	f00e f9fc 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi2, &reg_value, 1, 100);
 8000758:	f107 010f 	add.w	r1, r7, #15
 800075c:	2364      	movs	r3, #100	; 0x64
 800075e:	2201      	movs	r2, #1
 8000760:	4807      	ldr	r0, [pc, #28]	; (8000780 <LG2_Read_Register+0x54>)
 8000762:	f00e fbf1 	bl	800ef48 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 8000766:	2201      	movs	r2, #1
 8000768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800076c:	4803      	ldr	r0, [pc, #12]	; (800077c <LG2_Read_Register+0x50>)
 800076e:	f007 fc53 	bl	8008018 <HAL_GPIO_WritePin>

	return reg_value;
 8000772:	7bfb      	ldrb	r3, [r7, #15]
}
 8000774:	4618      	mov	r0, r3
 8000776:	3710      	adds	r7, #16
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	58020c00 	.word	0x58020c00
 8000780:	24000fc0 	.word	0x24000fc0

08000784 <LG2_Write_Register>:

void LG2_Write_Register(uint8_t addr, uint8_t data){
 8000784:	b580      	push	{r7, lr}
 8000786:	b082      	sub	sp, #8
 8000788:	af00      	add	r7, sp, #0
 800078a:	4603      	mov	r3, r0
 800078c:	460a      	mov	r2, r1
 800078e:	71fb      	strb	r3, [r7, #7]
 8000790:	4613      	mov	r3, r2
 8000792:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 0);
 8000794:	2200      	movs	r2, #0
 8000796:	f44f 7180 	mov.w	r1, #256	; 0x100
 800079a:	480c      	ldr	r0, [pc, #48]	; (80007cc <LG2_Write_Register+0x48>)
 800079c:	f007 fc3c 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, &addr, 1, 100);
 80007a0:	1df9      	adds	r1, r7, #7
 80007a2:	2364      	movs	r3, #100	; 0x64
 80007a4:	2201      	movs	r2, #1
 80007a6:	480a      	ldr	r0, [pc, #40]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007a8:	f00e f9d2 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi2, &data, 1, 100);
 80007ac:	1db9      	adds	r1, r7, #6
 80007ae:	2364      	movs	r3, #100	; 0x64
 80007b0:	2201      	movs	r2, #1
 80007b2:	4807      	ldr	r0, [pc, #28]	; (80007d0 <LG2_Write_Register+0x4c>)
 80007b4:	f00e f9cc 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, 1);
 80007b8:	2201      	movs	r2, #1
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	4803      	ldr	r0, [pc, #12]	; (80007cc <LG2_Write_Register+0x48>)
 80007c0:	f007 fc2a 	bl	8008018 <HAL_GPIO_WritePin>

}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}
 80007cc:	58020c00 	.word	0x58020c00
 80007d0:	24000fc0 	.word	0x24000fc0

080007d4 <LG2_Get_Gyro_X>:

float LG2_Get_Gyro_X(){
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x22);
 80007da:	2022      	movs	r0, #34	; 0x22
 80007dc:	f7ff ffa6 	bl	800072c <LG2_Read_Register>
 80007e0:	4603      	mov	r3, r0
 80007e2:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x23);
 80007e4:	2023      	movs	r0, #35	; 0x23
 80007e6:	f7ff ffa1 	bl	800072c <LG2_Read_Register>
 80007ea:	4603      	mov	r3, r0
 80007ec:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80007ee:	79bb      	ldrb	r3, [r7, #6]
 80007f0:	021b      	lsls	r3, r3, #8
 80007f2:	b21a      	sxth	r2, r3
 80007f4:	79fb      	ldrb	r3, [r7, #7]
 80007f6:	b21b      	sxth	r3, r3
 80007f8:	4313      	orrs	r3, r2
 80007fa:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 80007fc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000800:	ee07 3a90 	vmov	s15, r3
 8000804:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000808:	eddf 6a08 	vldr	s13, [pc, #32]	; 800082c <LG2_Get_Gyro_X+0x58>
 800080c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000810:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000830 <LG2_Get_Gyro_X+0x5c>
 8000814:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000818:	edc7 7a00 	vstr	s15, [r7]
	return omega;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	ee07 3a90 	vmov	s15, r3
}
 8000822:	eeb0 0a67 	vmov.f32	s0, s15
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	46fffe00 	.word	0x46fffe00
 8000830:	437a0000 	.word	0x437a0000

08000834 <LG2_Get_Gyro_Y>:

float LG2_Get_Gyro_Y(){
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x24);
 800083a:	2024      	movs	r0, #36	; 0x24
 800083c:	f7ff ff76 	bl	800072c <LG2_Read_Register>
 8000840:	4603      	mov	r3, r0
 8000842:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x25);
 8000844:	2025      	movs	r0, #37	; 0x25
 8000846:	f7ff ff71 	bl	800072c <LG2_Read_Register>
 800084a:	4603      	mov	r3, r0
 800084c:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 800084e:	79bb      	ldrb	r3, [r7, #6]
 8000850:	021b      	lsls	r3, r3, #8
 8000852:	b21a      	sxth	r2, r3
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	b21b      	sxth	r3, r3
 8000858:	4313      	orrs	r3, r2
 800085a:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767) * 250;
 800085c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000868:	eddf 6a08 	vldr	s13, [pc, #32]	; 800088c <LG2_Get_Gyro_Y+0x58>
 800086c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000870:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8000890 <LG2_Get_Gyro_Y+0x5c>
 8000874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000878:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	ee07 3a90 	vmov	s15, r3
}
 8000882:	eeb0 0a67 	vmov.f32	s0, s15
 8000886:	3708      	adds	r7, #8
 8000888:	46bd      	mov	sp, r7
 800088a:	bd80      	pop	{r7, pc}
 800088c:	46fffe00 	.word	0x46fffe00
 8000890:	437a0000 	.word	0x437a0000
 8000894:	00000000 	.word	0x00000000

08000898 <LG2_Get_Gyro_Z>:

float LG2_Get_Gyro_Z(){
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
	uint8_t Gyro_L = LG2_Read_Register(0x26);
 800089e:	2026      	movs	r0, #38	; 0x26
 80008a0:	f7ff ff44 	bl	800072c <LG2_Read_Register>
 80008a4:	4603      	mov	r3, r0
 80008a6:	71fb      	strb	r3, [r7, #7]
	uint8_t Gyro_H = LG2_Read_Register(0x27);
 80008a8:	2027      	movs	r0, #39	; 0x27
 80008aa:	f7ff ff3f 	bl	800072c <LG2_Read_Register>
 80008ae:	4603      	mov	r3, r0
 80008b0:	71bb      	strb	r3, [r7, #6]
	int16_t Gyro = ((int16_t) Gyro_H << 8) | Gyro_L;
 80008b2:	79bb      	ldrb	r3, [r7, #6]
 80008b4:	021b      	lsls	r3, r3, #8
 80008b6:	b21a      	sxth	r2, r3
 80008b8:	79fb      	ldrb	r3, [r7, #7]
 80008ba:	b21b      	sxth	r3, r3
 80008bc:	4313      	orrs	r3, r2
 80008be:	80bb      	strh	r3, [r7, #4]
	float omega = (((float)Gyro) / 32767.0) * 250.0;
 80008c0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80008c4:	ee07 3a90 	vmov	s15, r3
 80008c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008cc:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 80008d0:	ed9f 5b09 	vldr	d5, [pc, #36]	; 80008f8 <LG2_Get_Gyro_Z+0x60>
 80008d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008d8:	ed9f 6b09 	vldr	d6, [pc, #36]	; 8000900 <LG2_Get_Gyro_Z+0x68>
 80008dc:	ee27 7b06 	vmul.f64	d7, d7, d6
 80008e0:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008e4:	edc7 7a00 	vstr	s15, [r7]

	return omega;
 80008e8:	683b      	ldr	r3, [r7, #0]
 80008ea:	ee07 3a90 	vmov	s15, r3
}
 80008ee:	eeb0 0a67 	vmov.f32	s0, s15
 80008f2:	3708      	adds	r7, #8
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	00000000 	.word	0x00000000
 80008fc:	40dfffc0 	.word	0x40dfffc0
 8000900:	00000000 	.word	0x00000000
 8000904:	406f4000 	.word	0x406f4000

08000908 <setServo>:
/* USER CODE BEGIN 0 */

volatile int datasentflag = 0;


void setServo(int servoNum, float angle){
 8000908:	b480      	push	{r7}
 800090a:	b085      	sub	sp, #20
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
 8000910:	ed87 0a00 	vstr	s0, [r7]

	uint16_t timerVal =(int)( 3000 + (4000 * (angle/180)));
 8000914:	ed97 7a00 	vldr	s14, [r7]
 8000918:	eddf 6a1b 	vldr	s13, [pc, #108]	; 8000988 <setServo+0x80>
 800091c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000920:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800098c <setServo+0x84>
 8000924:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000928:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8000990 <setServo+0x88>
 800092c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000930:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000934:	ee17 3a90 	vmov	r3, s15
 8000938:	81fb      	strh	r3, [r7, #14]
	switch (servoNum) {
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	3b01      	subs	r3, #1
 800093e:	2b03      	cmp	r3, #3
 8000940:	d81a      	bhi.n	8000978 <setServo+0x70>
 8000942:	a201      	add	r2, pc, #4	; (adr r2, 8000948 <setServo+0x40>)
 8000944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000948:	08000959 	.word	0x08000959
 800094c:	08000961 	.word	0x08000961
 8000950:	08000969 	.word	0x08000969
 8000954:	08000971 	.word	0x08000971
		case 1:
			TIM4->CCR4 = timerVal;
 8000958:	4a0e      	ldr	r2, [pc, #56]	; (8000994 <setServo+0x8c>)
 800095a:	89fb      	ldrh	r3, [r7, #14]
 800095c:	6413      	str	r3, [r2, #64]	; 0x40
			break;
 800095e:	e00c      	b.n	800097a <setServo+0x72>
		case 2:
			TIM4->CCR3 = timerVal;
 8000960:	4a0c      	ldr	r2, [pc, #48]	; (8000994 <setServo+0x8c>)
 8000962:	89fb      	ldrh	r3, [r7, #14]
 8000964:	63d3      	str	r3, [r2, #60]	; 0x3c
			break;
 8000966:	e008      	b.n	800097a <setServo+0x72>
		case 3:
			TIM4->CCR2 = timerVal;
 8000968:	4a0a      	ldr	r2, [pc, #40]	; (8000994 <setServo+0x8c>)
 800096a:	89fb      	ldrh	r3, [r7, #14]
 800096c:	6393      	str	r3, [r2, #56]	; 0x38
			break;
 800096e:	e004      	b.n	800097a <setServo+0x72>
		case 4:
			TIM4->CCR1 = timerVal;
 8000970:	4a08      	ldr	r2, [pc, #32]	; (8000994 <setServo+0x8c>)
 8000972:	89fb      	ldrh	r3, [r7, #14]
 8000974:	6353      	str	r3, [r2, #52]	; 0x34
			break;
 8000976:	e000      	b.n	800097a <setServo+0x72>

		default:
			break;
 8000978:	bf00      	nop
	}
}
 800097a:	bf00      	nop
 800097c:	3714      	adds	r7, #20
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	43340000 	.word	0x43340000
 800098c:	457a0000 	.word	0x457a0000
 8000990:	453b8000 	.word	0x453b8000
 8000994:	40000800 	.word	0x40000800

08000998 <setLEDs>:

void setLEDs(void) {
 8000998:	b580      	push	{r7, lr}
 800099a:	b08e      	sub	sp, #56	; 0x38
 800099c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 800099e:	2300      	movs	r3, #0
 80009a0:	637b      	str	r3, [r7, #52]	; 0x34
 80009a2:	e181      	b.n	8000ca8 <setLEDs+0x310>
		switch (LEDS_lookup[i][0]) { //checks in which string the LED is
 80009a4:	4aa1      	ldr	r2, [pc, #644]	; (8000c2c <setLEDs+0x294>)
 80009a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80009a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009ac:	2b03      	cmp	r3, #3
 80009ae:	f200 8177 	bhi.w	8000ca0 <setLEDs+0x308>
 80009b2:	a201      	add	r2, pc, #4	; (adr r2, 80009b8 <setLEDs+0x20>)
 80009b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009b8:	080009c9 	.word	0x080009c9
 80009bc:	08000a79 	.word	0x08000a79
 80009c0:	08000b29 	.word	0x08000b29
 80009c4:	08000bd9 	.word	0x08000bd9
		case 0:
			for (int j = 0; j < 3; j++) {
 80009c8:	2300      	movs	r3, #0
 80009ca:	633b      	str	r3, [r7, #48]	; 0x30
 80009cc:	e042      	b.n	8000a54 <setLEDs+0xbc>
				for (int n = 0; n < 8; n++) {
 80009ce:	2300      	movs	r3, #0
 80009d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009d2:	e039      	b.n	8000a48 <setLEDs+0xb0>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 80009d4:	4996      	ldr	r1, [pc, #600]	; (8000c30 <setLEDs+0x298>)
 80009d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80009d8:	4613      	mov	r3, r2
 80009da:	005b      	lsls	r3, r3, #1
 80009dc:	4413      	add	r3, r2
 80009de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80009e0:	4413      	add	r3, r2
 80009e2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80009e6:	2180      	movs	r1, #128	; 0x80
 80009e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80009ea:	fa41 f202 	asr.w	r2, r1, r2
 80009ee:	4013      	ands	r3, r2
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d013      	beq.n	8000a1c <setLEDs+0x84>
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 80009f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80009f6:	00da      	lsls	r2, r3, #3
 80009f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80009fa:	18d1      	adds	r1, r2, r3
 80009fc:	4a8b      	ldr	r2, [pc, #556]	; (8000c2c <setLEDs+0x294>)
 80009fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a00:	00db      	lsls	r3, r3, #3
 8000a02:	4413      	add	r3, r2
 8000a04:	685a      	ldr	r2, [r3, #4]
 8000a06:	4613      	mov	r3, r2
 8000a08:	005b      	lsls	r3, r3, #1
 8000a0a:	4413      	add	r3, r2
 8000a0c:	00db      	lsls	r3, r3, #3
 8000a0e:	440b      	add	r3, r1
 8000a10:	3308      	adds	r3, #8
 8000a12:	4a88      	ldr	r2, [pc, #544]	; (8000c34 <setLEDs+0x29c>)
 8000a14:	213c      	movs	r1, #60	; 0x3c
 8000a16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000a1a:	e012      	b.n	8000a42 <setLEDs+0xaa>
					} else {
						LED_PWM_Data_0[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000a1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a1e:	00da      	lsls	r2, r3, #3
 8000a20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a22:	18d1      	adds	r1, r2, r3
 8000a24:	4a81      	ldr	r2, [pc, #516]	; (8000c2c <setLEDs+0x294>)
 8000a26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a28:	00db      	lsls	r3, r3, #3
 8000a2a:	4413      	add	r3, r2
 8000a2c:	685a      	ldr	r2, [r3, #4]
 8000a2e:	4613      	mov	r3, r2
 8000a30:	005b      	lsls	r3, r3, #1
 8000a32:	4413      	add	r3, r2
 8000a34:	00db      	lsls	r3, r3, #3
 8000a36:	440b      	add	r3, r1
 8000a38:	3308      	adds	r3, #8
 8000a3a:	4a7e      	ldr	r2, [pc, #504]	; (8000c34 <setLEDs+0x29c>)
 8000a3c:	211e      	movs	r1, #30
 8000a3e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000a42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a44:	3301      	adds	r3, #1
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a4a:	2b07      	cmp	r3, #7
 8000a4c:	ddc2      	ble.n	80009d4 <setLEDs+0x3c>
			for (int j = 0; j < 3; j++) {
 8000a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a50:	3301      	adds	r3, #1
 8000a52:	633b      	str	r3, [r7, #48]	; 0x30
 8000a54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a56:	2b02      	cmp	r3, #2
 8000a58:	ddb9      	ble.n	80009ce <setLEDs+0x36>
					}
				}
			}
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a5a:	2380      	movs	r3, #128	; 0x80
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a5e:	e007      	b.n	8000a70 <setLEDs+0xd8>
				LED_PWM_Data_0[i] = 0;
 8000a60:	4a74      	ldr	r2, [pc, #464]	; (8000c34 <setLEDs+0x29c>)
 8000a62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a64:	2100      	movs	r1, #0
 8000a66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_0 * 24) + 8; i < (NUM_LEDS_0 * 24) + 58; i++) {
 8000a6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a72:	2bb1      	cmp	r3, #177	; 0xb1
 8000a74:	ddf4      	ble.n	8000a60 <setLEDs+0xc8>
			}
			break;
 8000a76:	e114      	b.n	8000ca2 <setLEDs+0x30a>
		case 1:
			for (int j = 0; j < 3; j++) {
 8000a78:	2300      	movs	r3, #0
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a7c:	e042      	b.n	8000b04 <setLEDs+0x16c>
				for (int n = 0; n < 8; n++) {
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
 8000a82:	e039      	b.n	8000af8 <setLEDs+0x160>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000a84:	496a      	ldr	r1, [pc, #424]	; (8000c30 <setLEDs+0x298>)
 8000a86:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a88:	4613      	mov	r3, r2
 8000a8a:	005b      	lsls	r3, r3, #1
 8000a8c:	4413      	add	r3, r2
 8000a8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a90:	4413      	add	r3, r2
 8000a92:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000a96:	2180      	movs	r1, #128	; 0x80
 8000a98:	6a3a      	ldr	r2, [r7, #32]
 8000a9a:	fa41 f202 	asr.w	r2, r1, r2
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d013      	beq.n	8000acc <setLEDs+0x134>
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa6:	00da      	lsls	r2, r3, #3
 8000aa8:	6a3b      	ldr	r3, [r7, #32]
 8000aaa:	18d1      	adds	r1, r2, r3
 8000aac:	4a5f      	ldr	r2, [pc, #380]	; (8000c2c <setLEDs+0x294>)
 8000aae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ab0:	00db      	lsls	r3, r3, #3
 8000ab2:	4413      	add	r3, r2
 8000ab4:	685a      	ldr	r2, [r3, #4]
 8000ab6:	4613      	mov	r3, r2
 8000ab8:	005b      	lsls	r3, r3, #1
 8000aba:	4413      	add	r3, r2
 8000abc:	00db      	lsls	r3, r3, #3
 8000abe:	440b      	add	r3, r1
 8000ac0:	3308      	adds	r3, #8
 8000ac2:	4a5d      	ldr	r2, [pc, #372]	; (8000c38 <setLEDs+0x2a0>)
 8000ac4:	213c      	movs	r1, #60	; 0x3c
 8000ac6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000aca:	e012      	b.n	8000af2 <setLEDs+0x15a>
					} else {
						LED_PWM_Data_1[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ace:	00da      	lsls	r2, r3, #3
 8000ad0:	6a3b      	ldr	r3, [r7, #32]
 8000ad2:	18d1      	adds	r1, r2, r3
 8000ad4:	4a55      	ldr	r2, [pc, #340]	; (8000c2c <setLEDs+0x294>)
 8000ad6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ad8:	00db      	lsls	r3, r3, #3
 8000ada:	4413      	add	r3, r2
 8000adc:	685a      	ldr	r2, [r3, #4]
 8000ade:	4613      	mov	r3, r2
 8000ae0:	005b      	lsls	r3, r3, #1
 8000ae2:	4413      	add	r3, r2
 8000ae4:	00db      	lsls	r3, r3, #3
 8000ae6:	440b      	add	r3, r1
 8000ae8:	3308      	adds	r3, #8
 8000aea:	4a53      	ldr	r2, [pc, #332]	; (8000c38 <setLEDs+0x2a0>)
 8000aec:	211e      	movs	r1, #30
 8000aee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000af2:	6a3b      	ldr	r3, [r7, #32]
 8000af4:	3301      	adds	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
 8000af8:	6a3b      	ldr	r3, [r7, #32]
 8000afa:	2b07      	cmp	r3, #7
 8000afc:	ddc2      	ble.n	8000a84 <setLEDs+0xec>
			for (int j = 0; j < 3; j++) {
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	3301      	adds	r3, #1
 8000b02:	627b      	str	r3, [r7, #36]	; 0x24
 8000b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b06:	2b02      	cmp	r3, #2
 8000b08:	ddb9      	ble.n	8000a7e <setLEDs+0xe6>
					}
				}
			}
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	61fb      	str	r3, [r7, #28]
 8000b0e:	e007      	b.n	8000b20 <setLEDs+0x188>
				LED_PWM_Data_1[i] = 0;
 8000b10:	4a49      	ldr	r2, [pc, #292]	; (8000c38 <setLEDs+0x2a0>)
 8000b12:	69fb      	ldr	r3, [r7, #28]
 8000b14:	2100      	movs	r1, #0
 8000b16:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_1 * 24) + 8; i < (NUM_LEDS_1 * 24) + 58; i++) {
 8000b1a:	69fb      	ldr	r3, [r7, #28]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	61fb      	str	r3, [r7, #28]
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	2bb1      	cmp	r3, #177	; 0xb1
 8000b24:	ddf4      	ble.n	8000b10 <setLEDs+0x178>
			}
			break;
 8000b26:	e0bc      	b.n	8000ca2 <setLEDs+0x30a>
		case 2:
			for (int j = 0; j < 3; j++) {
 8000b28:	2300      	movs	r3, #0
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	e042      	b.n	8000bb4 <setLEDs+0x21c>
				for (int n = 0; n < 8; n++) {
 8000b2e:	2300      	movs	r3, #0
 8000b30:	617b      	str	r3, [r7, #20]
 8000b32:	e039      	b.n	8000ba8 <setLEDs+0x210>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000b34:	493e      	ldr	r1, [pc, #248]	; (8000c30 <setLEDs+0x298>)
 8000b36:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000b38:	4613      	mov	r3, r2
 8000b3a:	005b      	lsls	r3, r3, #1
 8000b3c:	4413      	add	r3, r2
 8000b3e:	69ba      	ldr	r2, [r7, #24]
 8000b40:	4413      	add	r3, r2
 8000b42:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000b46:	2180      	movs	r1, #128	; 0x80
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	fa41 f202 	asr.w	r2, r1, r2
 8000b4e:	4013      	ands	r3, r2
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d013      	beq.n	8000b7c <setLEDs+0x1e4>
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000b54:	69bb      	ldr	r3, [r7, #24]
 8000b56:	00da      	lsls	r2, r3, #3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	18d1      	adds	r1, r2, r3
 8000b5c:	4a33      	ldr	r2, [pc, #204]	; (8000c2c <setLEDs+0x294>)
 8000b5e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	4413      	add	r3, r2
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	4613      	mov	r3, r2
 8000b68:	005b      	lsls	r3, r3, #1
 8000b6a:	4413      	add	r3, r2
 8000b6c:	00db      	lsls	r3, r3, #3
 8000b6e:	440b      	add	r3, r1
 8000b70:	3308      	adds	r3, #8
 8000b72:	4a32      	ldr	r2, [pc, #200]	; (8000c3c <setLEDs+0x2a4>)
 8000b74:	213c      	movs	r1, #60	; 0x3c
 8000b76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000b7a:	e012      	b.n	8000ba2 <setLEDs+0x20a>
					} else {
						LED_PWM_Data_2[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	00da      	lsls	r2, r3, #3
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	18d1      	adds	r1, r2, r3
 8000b84:	4a29      	ldr	r2, [pc, #164]	; (8000c2c <setLEDs+0x294>)
 8000b86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000b88:	00db      	lsls	r3, r3, #3
 8000b8a:	4413      	add	r3, r2
 8000b8c:	685a      	ldr	r2, [r3, #4]
 8000b8e:	4613      	mov	r3, r2
 8000b90:	005b      	lsls	r3, r3, #1
 8000b92:	4413      	add	r3, r2
 8000b94:	00db      	lsls	r3, r3, #3
 8000b96:	440b      	add	r3, r1
 8000b98:	3308      	adds	r3, #8
 8000b9a:	4a28      	ldr	r2, [pc, #160]	; (8000c3c <setLEDs+0x2a4>)
 8000b9c:	211e      	movs	r1, #30
 8000b9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000ba2:	697b      	ldr	r3, [r7, #20]
 8000ba4:	3301      	adds	r3, #1
 8000ba6:	617b      	str	r3, [r7, #20]
 8000ba8:	697b      	ldr	r3, [r7, #20]
 8000baa:	2b07      	cmp	r3, #7
 8000bac:	ddc2      	ble.n	8000b34 <setLEDs+0x19c>
			for (int j = 0; j < 3; j++) {
 8000bae:	69bb      	ldr	r3, [r7, #24]
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	61bb      	str	r3, [r7, #24]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
 8000bb6:	2b02      	cmp	r3, #2
 8000bb8:	ddb9      	ble.n	8000b2e <setLEDs+0x196>
					}
				}
			}
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bba:	2338      	movs	r3, #56	; 0x38
 8000bbc:	613b      	str	r3, [r7, #16]
 8000bbe:	e007      	b.n	8000bd0 <setLEDs+0x238>
				LED_PWM_Data_2[i] = 0;
 8000bc0:	4a1e      	ldr	r2, [pc, #120]	; (8000c3c <setLEDs+0x2a4>)
 8000bc2:	693b      	ldr	r3, [r7, #16]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_2 * 24) + 8; i < (NUM_LEDS_2 * 24) + 58; i++) {
 8000bca:	693b      	ldr	r3, [r7, #16]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	613b      	str	r3, [r7, #16]
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	2b69      	cmp	r3, #105	; 0x69
 8000bd4:	ddf4      	ble.n	8000bc0 <setLEDs+0x228>
			}
			break;
 8000bd6:	e064      	b.n	8000ca2 <setLEDs+0x30a>
		case 3:
			for (int j = 0; j < 3; j++) {
 8000bd8:	2300      	movs	r3, #0
 8000bda:	60fb      	str	r3, [r7, #12]
 8000bdc:	e04e      	b.n	8000c7c <setLEDs+0x2e4>
				for (int n = 0; n < 8; n++) {
 8000bde:	2300      	movs	r3, #0
 8000be0:	60bb      	str	r3, [r7, #8]
 8000be2:	e045      	b.n	8000c70 <setLEDs+0x2d8>
					if (LED_Color_Data[i][j] & (128 >> n)) {
 8000be4:	4912      	ldr	r1, [pc, #72]	; (8000c30 <setLEDs+0x298>)
 8000be6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000be8:	4613      	mov	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	4413      	add	r3, r2
 8000bee:	68fa      	ldr	r2, [r7, #12]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000bf6:	2180      	movs	r1, #128	; 0x80
 8000bf8:	68ba      	ldr	r2, [r7, #8]
 8000bfa:	fa41 f202 	asr.w	r2, r1, r2
 8000bfe:	4013      	ands	r3, r2
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d01f      	beq.n	8000c44 <setLEDs+0x2ac>
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 60;
 8000c04:	68fb      	ldr	r3, [r7, #12]
 8000c06:	00da      	lsls	r2, r3, #3
 8000c08:	68bb      	ldr	r3, [r7, #8]
 8000c0a:	18d1      	adds	r1, r2, r3
 8000c0c:	4a07      	ldr	r2, [pc, #28]	; (8000c2c <setLEDs+0x294>)
 8000c0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c10:	00db      	lsls	r3, r3, #3
 8000c12:	4413      	add	r3, r2
 8000c14:	685a      	ldr	r2, [r3, #4]
 8000c16:	4613      	mov	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	4413      	add	r3, r2
 8000c1c:	00db      	lsls	r3, r3, #3
 8000c1e:	440b      	add	r3, r1
 8000c20:	3308      	adds	r3, #8
 8000c22:	4a07      	ldr	r2, [pc, #28]	; (8000c40 <setLEDs+0x2a8>)
 8000c24:	213c      	movs	r1, #60	; 0x3c
 8000c26:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000c2a:	e01e      	b.n	8000c6a <setLEDs+0x2d2>
 8000c2c:	08018540 	.word	0x08018540
 8000c30:	24000b50 	.word	0x24000b50
 8000c34:	24000270 	.word	0x24000270
 8000c38:	24000538 	.word	0x24000538
 8000c3c:	24000800 	.word	0x24000800
 8000c40:	240009a8 	.word	0x240009a8
					} else {
						LED_PWM_Data_3[n + (8 * j) + (24 * LEDS_lookup[i][1]) + 8] = 30;
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	00da      	lsls	r2, r3, #3
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	18d1      	adds	r1, r2, r3
 8000c4c:	4a26      	ldr	r2, [pc, #152]	; (8000ce8 <setLEDs+0x350>)
 8000c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000c50:	00db      	lsls	r3, r3, #3
 8000c52:	4413      	add	r3, r2
 8000c54:	685a      	ldr	r2, [r3, #4]
 8000c56:	4613      	mov	r3, r2
 8000c58:	005b      	lsls	r3, r3, #1
 8000c5a:	4413      	add	r3, r2
 8000c5c:	00db      	lsls	r3, r3, #3
 8000c5e:	440b      	add	r3, r1
 8000c60:	3308      	adds	r3, #8
 8000c62:	4a22      	ldr	r2, [pc, #136]	; (8000cec <setLEDs+0x354>)
 8000c64:	211e      	movs	r1, #30
 8000c66:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
				for (int n = 0; n < 8; n++) {
 8000c6a:	68bb      	ldr	r3, [r7, #8]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	60bb      	str	r3, [r7, #8]
 8000c70:	68bb      	ldr	r3, [r7, #8]
 8000c72:	2b07      	cmp	r3, #7
 8000c74:	ddb6      	ble.n	8000be4 <setLEDs+0x24c>
			for (int j = 0; j < 3; j++) {
 8000c76:	68fb      	ldr	r3, [r7, #12]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	60fb      	str	r3, [r7, #12]
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	2b02      	cmp	r3, #2
 8000c80:	ddad      	ble.n	8000bde <setLEDs+0x246>
					}
				}
			}
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c82:	2338      	movs	r3, #56	; 0x38
 8000c84:	607b      	str	r3, [r7, #4]
 8000c86:	e007      	b.n	8000c98 <setLEDs+0x300>
				LED_PWM_Data_3[i] = 0;
 8000c88:	4a18      	ldr	r2, [pc, #96]	; (8000cec <setLEDs+0x354>)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			for (int i = (NUM_LEDS_3 * 24) + 8; i < (NUM_LEDS_3 * 24) + 58; i++) {
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3301      	adds	r3, #1
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b69      	cmp	r3, #105	; 0x69
 8000c9c:	ddf4      	ble.n	8000c88 <setLEDs+0x2f0>
			}
			break;
 8000c9e:	e000      	b.n	8000ca2 <setLEDs+0x30a>
		default:
			break;
 8000ca0:	bf00      	nop
	for (int i = 0; i < NUM_LEDS_0 + NUM_LEDS_1 + NUM_LEDS_2 + NUM_LEDS_3; i++) {
 8000ca2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8000ca8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000caa:	2b0d      	cmp	r3, #13
 8000cac:	f77f ae7a 	ble.w	80009a4 <setLEDs+0xc>
		}
	}

	HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, LED_PWM_Data_0, (NUM_LEDS_0 * 24) + 58); //DMA for LEDS 0
 8000cb0:	23b2      	movs	r3, #178	; 0xb2
 8000cb2:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <setLEDs+0x358>)
 8000cb4:	210c      	movs	r1, #12
 8000cb6:	480f      	ldr	r0, [pc, #60]	; (8000cf4 <setLEDs+0x35c>)
 8000cb8:	f00e fd8a 	bl	800f7d0 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_3, LED_PWM_Data_1, (NUM_LEDS_1 * 24) + 58); //DMA for LEDS 1
 8000cbc:	23b2      	movs	r3, #178	; 0xb2
 8000cbe:	4a0e      	ldr	r2, [pc, #56]	; (8000cf8 <setLEDs+0x360>)
 8000cc0:	2108      	movs	r1, #8
 8000cc2:	480e      	ldr	r0, [pc, #56]	; (8000cfc <setLEDs+0x364>)
 8000cc4:	f00e fd84 	bl	800f7d0 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_2, LED_PWM_Data_2, (NUM_LEDS_2 * 24) + 58); //DMA for LEDS 2
 8000cc8:	236a      	movs	r3, #106	; 0x6a
 8000cca:	4a0d      	ldr	r2, [pc, #52]	; (8000d00 <setLEDs+0x368>)
 8000ccc:	2104      	movs	r1, #4
 8000cce:	480d      	ldr	r0, [pc, #52]	; (8000d04 <setLEDs+0x36c>)
 8000cd0:	f00e fd7e 	bl	800f7d0 <HAL_TIM_PWM_Start_DMA>
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, LED_PWM_Data_3, (NUM_LEDS_3 * 24) + 58); //DMA for LEDS 3
 8000cd4:	236a      	movs	r3, #106	; 0x6a
 8000cd6:	4a05      	ldr	r2, [pc, #20]	; (8000cec <setLEDs+0x354>)
 8000cd8:	2100      	movs	r1, #0
 8000cda:	480a      	ldr	r0, [pc, #40]	; (8000d04 <setLEDs+0x36c>)
 8000cdc:	f00e fd78 	bl	800f7d0 <HAL_TIM_PWM_Start_DMA>

}
 8000ce0:	bf00      	nop
 8000ce2:	3738      	adds	r7, #56	; 0x38
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	08018540 	.word	0x08018540
 8000cec:	240009a8 	.word	0x240009a8
 8000cf0:	24000270 	.word	0x24000270
 8000cf4:	240011b4 	.word	0x240011b4
 8000cf8:	24000538 	.word	0x24000538
 8000cfc:	240010d0 	.word	0x240010d0
 8000d00:	24000800 	.word	0x24000800
 8000d04:	2400111c 	.word	0x2400111c

08000d08 <LoRA_Read_Register>:
	}
}



uint8_t LoRA_Read_Register(uint8_t addr){
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b084      	sub	sp, #16
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	4603      	mov	r3, r0
 8000d10:	71fb      	strb	r3, [r7, #7]
	uint8_t reg_value;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d12:	2200      	movs	r2, #0
 8000d14:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d18:	480d      	ldr	r0, [pc, #52]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d1a:	f007 f97d 	bl	8008018 <HAL_GPIO_WritePin>

	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d1e:	1df9      	adds	r1, r7, #7
 8000d20:	2364      	movs	r3, #100	; 0x64
 8000d22:	2201      	movs	r2, #1
 8000d24:	480b      	ldr	r0, [pc, #44]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d26:	f00d ff13 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &reg_value, 1, 100);
 8000d2a:	f107 010f 	add.w	r1, r7, #15
 8000d2e:	2364      	movs	r3, #100	; 0x64
 8000d30:	2201      	movs	r2, #1
 8000d32:	4808      	ldr	r0, [pc, #32]	; (8000d54 <LoRA_Read_Register+0x4c>)
 8000d34:	f00e f908 	bl	800ef48 <HAL_SPI_Receive>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d3e:	4804      	ldr	r0, [pc, #16]	; (8000d50 <LoRA_Read_Register+0x48>)
 8000d40:	f007 f96a 	bl	8008018 <HAL_GPIO_WritePin>

	return reg_value;
 8000d44:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3710      	adds	r7, #16
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}
 8000d4e:	bf00      	nop
 8000d50:	58020000 	.word	0x58020000
 8000d54:	24001048 	.word	0x24001048

08000d58 <LoRA_Write_Register>:

void LoRA_Write_Register(uint8_t addr, uint8_t data){
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	460a      	mov	r2, r1
 8000d62:	71fb      	strb	r3, [r7, #7]
 8000d64:	4613      	mov	r3, r2
 8000d66:	71bb      	strb	r3, [r7, #6]
	addr |= (1<<7);
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000d6e:	b2db      	uxtb	r3, r3
 8000d70:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d7a:	f007 f94d 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &addr, 1, 100);
 8000d7e:	1df9      	adds	r1, r7, #7
 8000d80:	2364      	movs	r3, #100	; 0x64
 8000d82:	2201      	movs	r2, #1
 8000d84:	480a      	ldr	r0, [pc, #40]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d86:	f00d fee3 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 8000d8a:	1db9      	adds	r1, r7, #6
 8000d8c:	2364      	movs	r3, #100	; 0x64
 8000d8e:	2201      	movs	r2, #1
 8000d90:	4807      	ldr	r0, [pc, #28]	; (8000db0 <LoRA_Write_Register+0x58>)
 8000d92:	f00d fedd 	bl	800eb50 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000d96:	2201      	movs	r2, #1
 8000d98:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000d9c:	4803      	ldr	r0, [pc, #12]	; (8000dac <LoRA_Write_Register+0x54>)
 8000d9e:	f007 f93b 	bl	8008018 <HAL_GPIO_WritePin>

}
 8000da2:	bf00      	nop
 8000da4:	3708      	adds	r7, #8
 8000da6:	46bd      	mov	sp, r7
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	58020000 	.word	0x58020000
 8000db0:	24001048 	.word	0x24001048

08000db4 <LoRA_sleep>:


void LoRA_sleep(void){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_SLEEP);
 8000db8:	2180      	movs	r1, #128	; 0x80
 8000dba:	2001      	movs	r0, #1
 8000dbc:	f7ff ffcc 	bl	8000d58 <LoRA_Write_Register>
}
 8000dc0:	bf00      	nop
 8000dc2:	bd80      	pop	{r7, pc}

08000dc4 <LoRA_set_frequency>:

void LoRA_set_frequency(long frequency){
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	uint64_t frf = ((uint64_t)frequency << 19) / 32000000;
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	17c8      	asrs	r0, r1, #31
 8000dd0:	460a      	mov	r2, r1
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	1355      	asrs	r5, r2, #13
 8000dd6:	04d4      	lsls	r4, r2, #19
 8000dd8:	4a18      	ldr	r2, [pc, #96]	; (8000e3c <LoRA_set_frequency+0x78>)
 8000dda:	f04f 0300 	mov.w	r3, #0
 8000dde:	4620      	mov	r0, r4
 8000de0:	4629      	mov	r1, r5
 8000de2:	f7ff fafd 	bl	80003e0 <__aeabi_uldivmod>
 8000de6:	4602      	mov	r2, r0
 8000de8:	460b      	mov	r3, r1
 8000dea:	e9c7 2302 	strd	r2, r3, [r7, #8]

	LoRA_Write_Register(REG_FRF_MSB, (uint8_t)(frf >> 16));
 8000dee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000df2:	f04f 0200 	mov.w	r2, #0
 8000df6:	f04f 0300 	mov.w	r3, #0
 8000dfa:	0c02      	lsrs	r2, r0, #16
 8000dfc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e00:	0c0b      	lsrs	r3, r1, #16
 8000e02:	b2d3      	uxtb	r3, r2
 8000e04:	4619      	mov	r1, r3
 8000e06:	2006      	movs	r0, #6
 8000e08:	f7ff ffa6 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_MID, (uint8_t)(frf >> 8));
 8000e0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e10:	f04f 0200 	mov.w	r2, #0
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	0a02      	lsrs	r2, r0, #8
 8000e1a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 8000e1e:	0a0b      	lsrs	r3, r1, #8
 8000e20:	b2d3      	uxtb	r3, r2
 8000e22:	4619      	mov	r1, r3
 8000e24:	2007      	movs	r0, #7
 8000e26:	f7ff ff97 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FRF_LSB, (uint8_t)(frf >> 0));
 8000e2a:	7a3b      	ldrb	r3, [r7, #8]
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	2008      	movs	r0, #8
 8000e30:	f7ff ff92 	bl	8000d58 <LoRA_Write_Register>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bdb0      	pop	{r4, r5, r7, pc}
 8000e3c:	01e84800 	.word	0x01e84800

08000e40 <LoRA_idle>:

void LoRA_idle(){
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_STDBY);
 8000e44:	2181      	movs	r1, #129	; 0x81
 8000e46:	2001      	movs	r0, #1
 8000e48:	f7ff ff86 	bl	8000d58 <LoRA_Write_Register>
}
 8000e4c:	bf00      	nop
 8000e4e:	bd80      	pop	{r7, pc}

08000e50 <LoRA_setOCP>:

void LoRA_setOCP(uint8_t mA){
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b084      	sub	sp, #16
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	4603      	mov	r3, r0
 8000e58:	71fb      	strb	r3, [r7, #7]
	  uint8_t ocpTrim = 27;
 8000e5a:	231b      	movs	r3, #27
 8000e5c:	73fb      	strb	r3, [r7, #15]

	  if (mA <= 120) {
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b78      	cmp	r3, #120	; 0x78
 8000e62:	d809      	bhi.n	8000e78 <LoRA_setOCP+0x28>
	    ocpTrim = (mA - 45) / 5;
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	3b2d      	subs	r3, #45	; 0x2d
 8000e68:	4a11      	ldr	r2, [pc, #68]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000e6e:	1052      	asrs	r2, r2, #1
 8000e70:	17db      	asrs	r3, r3, #31
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	73fb      	strb	r3, [r7, #15]
 8000e76:	e00b      	b.n	8000e90 <LoRA_setOCP+0x40>
	  } else if (mA <=240) {
 8000e78:	79fb      	ldrb	r3, [r7, #7]
 8000e7a:	2bf0      	cmp	r3, #240	; 0xf0
 8000e7c:	d808      	bhi.n	8000e90 <LoRA_setOCP+0x40>
	    ocpTrim = (mA + 30) / 10;
 8000e7e:	79fb      	ldrb	r3, [r7, #7]
 8000e80:	331e      	adds	r3, #30
 8000e82:	4a0b      	ldr	r2, [pc, #44]	; (8000eb0 <LoRA_setOCP+0x60>)
 8000e84:	fb82 1203 	smull	r1, r2, r2, r3
 8000e88:	1092      	asrs	r2, r2, #2
 8000e8a:	17db      	asrs	r3, r3, #31
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	73fb      	strb	r3, [r7, #15]
	  }

	  LoRA_Write_Register(REG_OCP, 0x20 | (0x1F & ocpTrim));
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
 8000e92:	f003 031f 	and.w	r3, r3, #31
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	f043 0320 	orr.w	r3, r3, #32
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	200b      	movs	r0, #11
 8000ea2:	f7ff ff59 	bl	8000d58 <LoRA_Write_Register>
}
 8000ea6:	bf00      	nop
 8000ea8:	3710      	adds	r7, #16
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}
 8000eae:	bf00      	nop
 8000eb0:	66666667 	.word	0x66666667

08000eb4 <LoRA_setTxPower>:

void LoRA_setTxPower(int level){
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
    // PA BOOST
    if (level > 17) {
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	2b11      	cmp	r3, #17
 8000ec0:	dd0f      	ble.n	8000ee2 <LoRA_setTxPower+0x2e>
      if (level > 20) {
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	2b14      	cmp	r3, #20
 8000ec6:	dd01      	ble.n	8000ecc <LoRA_setTxPower+0x18>
        level = 20;
 8000ec8:	2314      	movs	r3, #20
 8000eca:	607b      	str	r3, [r7, #4]
      }

      // subtract 3 from level, so 18 - 20 maps to 15 - 17
      level -= 3;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	3b03      	subs	r3, #3
 8000ed0:	607b      	str	r3, [r7, #4]

      // High Power +20 dBm Operation (Semtech SX1276/77/78/79 5.4.3.)
      LoRA_Write_Register(REG_PA_DAC, 0x87);
 8000ed2:	2187      	movs	r1, #135	; 0x87
 8000ed4:	204d      	movs	r0, #77	; 0x4d
 8000ed6:	f7ff ff3f 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(140);
 8000eda:	208c      	movs	r0, #140	; 0x8c
 8000edc:	f7ff ffb8 	bl	8000e50 <LoRA_setOCP>
 8000ee0:	e00b      	b.n	8000efa <LoRA_setTxPower+0x46>
    } else {
      if (level < 2) {
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	dc01      	bgt.n	8000eec <LoRA_setTxPower+0x38>
        level = 2;
 8000ee8:	2302      	movs	r3, #2
 8000eea:	607b      	str	r3, [r7, #4]
      }
      //Default value PA_HF/LF or +17dBm
      LoRA_Write_Register(REG_PA_DAC, 0x84);
 8000eec:	2184      	movs	r1, #132	; 0x84
 8000eee:	204d      	movs	r0, #77	; 0x4d
 8000ef0:	f7ff ff32 	bl	8000d58 <LoRA_Write_Register>
      LoRA_setOCP(100);
 8000ef4:	2064      	movs	r0, #100	; 0x64
 8000ef6:	f7ff ffab 	bl	8000e50 <LoRA_setOCP>
    }

    LoRA_Write_Register(REG_PA_CONFIG, PA_BOOST | (level - 2));
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	b2db      	uxtb	r3, r3
 8000efe:	3b02      	subs	r3, #2
 8000f00:	b2db      	uxtb	r3, r3
 8000f02:	b25b      	sxtb	r3, r3
 8000f04:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f08:	b25b      	sxtb	r3, r3
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	2009      	movs	r0, #9
 8000f10:	f7ff ff22 	bl	8000d58 <LoRA_Write_Register>
}
 8000f14:	bf00      	nop
 8000f16:	3708      	adds	r7, #8
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}

08000f1c <LoRA_explicit_header_mode>:

void LoRA_explicit_header_mode(){
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_MODEM_CONFIG_1, LoRA_Read_Register(REG_MODEM_CONFIG_1) & 0xFE);
 8000f20:	201d      	movs	r0, #29
 8000f22:	f7ff fef1 	bl	8000d08 <LoRA_Read_Register>
 8000f26:	4603      	mov	r3, r0
 8000f28:	f023 0301 	bic.w	r3, r3, #1
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	4619      	mov	r1, r3
 8000f30:	201d      	movs	r0, #29
 8000f32:	f7ff ff11 	bl	8000d58 <LoRA_Write_Register>
}
 8000f36:	bf00      	nop
 8000f38:	bd80      	pop	{r7, pc}
	...

08000f3c <LoRA_begin>:

void LoRA_begin(long frequency){
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b09c      	sub	sp, #112	; 0x70
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2101      	movs	r1, #1
 8000f48:	4822      	ldr	r0, [pc, #136]	; (8000fd4 <LoRA_begin+0x98>)
 8000f4a:	f007 f865 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, 1);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000f54:	4820      	ldr	r0, [pc, #128]	; (8000fd8 <LoRA_begin+0x9c>)
 8000f56:	f007 f85f 	bl	8008018 <HAL_GPIO_WritePin>

	uint8_t version = LoRA_Read_Register(REG_VERSION);
 8000f5a:	2042      	movs	r0, #66	; 0x42
 8000f5c:	f7ff fed4 	bl	8000d08 <LoRA_Read_Register>
 8000f60:	4603      	mov	r3, r0
 8000f62:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
    char data_debug[100];
	sprintf( data_debug,  "%x\n", version);
 8000f66:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8000f6a:	f107 0308 	add.w	r3, r7, #8
 8000f6e:	491b      	ldr	r1, [pc, #108]	; (8000fdc <LoRA_begin+0xa0>)
 8000f70:	4618      	mov	r0, r3
 8000f72:	f016 f899 	bl	80170a8 <siprintf>
	CDC_Transmit_HS(data_debug, strlen(data_debug));
 8000f76:	f107 0308 	add.w	r3, r7, #8
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff f9d2 	bl	8000324 <strlen>
 8000f80:	4602      	mov	r2, r0
 8000f82:	f107 0308 	add.w	r3, r7, #8
 8000f86:	4611      	mov	r1, r2
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f015 fc39 	bl	8016800 <CDC_Transmit_HS>

	LoRA_sleep();
 8000f8e:	f7ff ff11 	bl	8000db4 <LoRA_sleep>
	LoRA_set_frequency(868000000);
 8000f92:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <LoRA_begin+0xa4>)
 8000f94:	f7ff ff16 	bl	8000dc4 <LoRA_set_frequency>

	LoRA_Write_Register(REG_FIFO_RX_BASE_ADDR, 0);
 8000f98:	2100      	movs	r1, #0
 8000f9a:	200f      	movs	r0, #15
 8000f9c:	f7ff fedc 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_FIFO_TX_BASE_ADDR, 0);
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	200e      	movs	r0, #14
 8000fa4:	f7ff fed8 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_LNA, LoRA_Read_Register(REG_LNA) | 0x03); //LNA settings
 8000fa8:	200c      	movs	r0, #12
 8000faa:	f7ff fead 	bl	8000d08 <LoRA_Read_Register>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	f043 0303 	orr.w	r3, r3, #3
 8000fb4:	b2db      	uxtb	r3, r3
 8000fb6:	4619      	mov	r1, r3
 8000fb8:	200c      	movs	r0, #12
 8000fba:	f7ff fecd 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_MODEM_CONFIG_3, 0x04);
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	2026      	movs	r0, #38	; 0x26
 8000fc2:	f7ff fec9 	bl	8000d58 <LoRA_Write_Register>

	LoRA_setTxPower(17);
 8000fc6:	2011      	movs	r0, #17
 8000fc8:	f7ff ff74 	bl	8000eb4 <LoRA_setTxPower>

}
 8000fcc:	bf00      	nop
 8000fce:	3770      	adds	r7, #112	; 0x70
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	58020c00 	.word	0x58020c00
 8000fd8:	58020000 	.word	0x58020000
 8000fdc:	0801838c 	.word	0x0801838c
 8000fe0:	33bca100 	.word	0x33bca100

08000fe4 <LoRA_beginPacket>:


void LoRA_beginPacket(){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	LoRA_explicit_header_mode();
 8000fe8:	f7ff ff98 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 8000fec:	2100      	movs	r1, #0
 8000fee:	200d      	movs	r0, #13
 8000ff0:	f7ff feb2 	bl	8000d58 <LoRA_Write_Register>
	LoRA_Write_Register(REG_PAYLOAD_LENGTH, 0);
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	2022      	movs	r0, #34	; 0x22
 8000ff8:	f7ff feae 	bl	8000d58 <LoRA_Write_Register>
}
 8000ffc:	bf00      	nop
 8000ffe:	bd80      	pop	{r7, pc}

08001000 <LoRA_endPacket>:

void LoRA_endPacket(){
 8001000:	b580      	push	{r7, lr}
 8001002:	af00      	add	r7, sp, #0
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_TX);
 8001004:	2183      	movs	r1, #131	; 0x83
 8001006:	2001      	movs	r0, #1
 8001008:	f7ff fea6 	bl	8000d58 <LoRA_Write_Register>

	while((LoRA_Read_Register(REG_IRQ_FLAGS) & IRQ_TX_DONE_MASK) == 0){
 800100c:	bf00      	nop
 800100e:	2012      	movs	r0, #18
 8001010:	f7ff fe7a 	bl	8000d08 <LoRA_Read_Register>
 8001014:	4603      	mov	r3, r0
 8001016:	f003 0308 	and.w	r3, r3, #8
 800101a:	2b00      	cmp	r3, #0
 800101c:	d0f7      	beq.n	800100e <LoRA_endPacket+0xe>

	}
	LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 800101e:	2185      	movs	r1, #133	; 0x85
 8001020:	2001      	movs	r0, #1
 8001022:	f7ff fe99 	bl	8000d58 <LoRA_Write_Register>

	LoRA_Write_Register(REG_IRQ_FLAGS, IRQ_TX_DONE_MASK);
 8001026:	2108      	movs	r1, #8
 8001028:	2012      	movs	r0, #18
 800102a:	f7ff fe95 	bl	8000d58 <LoRA_Write_Register>

}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}

08001032 <LoRA_parsePacket>:


int LoRA_parsePacket(){
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
	int packetLenght = 0;
 8001038:	2300      	movs	r3, #0
 800103a:	607b      	str	r3, [r7, #4]
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 800103c:	2012      	movs	r0, #18
 800103e:	f7ff fe63 	bl	8000d08 <LoRA_Read_Register>
 8001042:	4603      	mov	r3, r0
 8001044:	603b      	str	r3, [r7, #0]

	LoRA_explicit_header_mode();
 8001046:	f7ff ff69 	bl	8000f1c <LoRA_explicit_header_mode>

	LoRA_Write_Register(REG_IRQ_FLAGS, irqFlags);
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	b2db      	uxtb	r3, r3
 800104e:	4619      	mov	r1, r3
 8001050:	2012      	movs	r0, #18
 8001052:	f7ff fe81 	bl	8000d58 <LoRA_Write_Register>

	if ((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0) {
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800105c:	2b00      	cmp	r3, #0
 800105e:	d016      	beq.n	800108e <LoRA_parsePacket+0x5c>
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	f003 0320 	and.w	r3, r3, #32
 8001066:	2b00      	cmp	r3, #0
 8001068:	d111      	bne.n	800108e <LoRA_parsePacket+0x5c>
		packetLenght = LoRA_Read_Register(REG_RX_NB_BYTES);
 800106a:	2013      	movs	r0, #19
 800106c:	f7ff fe4c 	bl	8000d08 <LoRA_Read_Register>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, LoRA_Read_Register(REG_FIFO_RX_CURRENT_ADDR));
 8001074:	2010      	movs	r0, #16
 8001076:	f7ff fe47 	bl	8000d08 <LoRA_Read_Register>
 800107a:	4603      	mov	r3, r0
 800107c:	4619      	mov	r1, r3
 800107e:	200d      	movs	r0, #13
 8001080:	f7ff fe6a 	bl	8000d58 <LoRA_Write_Register>
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001084:	2185      	movs	r1, #133	; 0x85
 8001086:	2001      	movs	r0, #1
 8001088:	f7ff fe66 	bl	8000d58 <LoRA_Write_Register>
 800108c:	e00d      	b.n	80010aa <LoRA_parsePacket+0x78>

		//LoRA_idle();
	} else if (LoRA_Read_Register(REG_OP_MODE) != (MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS)){
 800108e:	2001      	movs	r0, #1
 8001090:	f7ff fe3a 	bl	8000d08 <LoRA_Read_Register>
 8001094:	4603      	mov	r3, r0
 8001096:	2b85      	cmp	r3, #133	; 0x85
 8001098:	d007      	beq.n	80010aa <LoRA_parsePacket+0x78>
		LoRA_Write_Register(REG_FIFO_ADDR_PTR, 0);
 800109a:	2100      	movs	r1, #0
 800109c:	200d      	movs	r0, #13
 800109e:	f7ff fe5b 	bl	8000d58 <LoRA_Write_Register>

		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 80010a2:	2185      	movs	r1, #133	; 0x85
 80010a4:	2001      	movs	r0, #1
 80010a6:	f7ff fe57 	bl	8000d58 <LoRA_Write_Register>
	}
	return packetLenght;
 80010aa:	687b      	ldr	r3, [r7, #4]

}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <LoRA_sendPacket>:

void LoRA_sendPacket(char * data){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
	LoRA_idle();
 80010bc:	f7ff fec0 	bl	8000e40 <LoRA_idle>
	int irqFlags = LoRA_Read_Register(REG_IRQ_FLAGS);
 80010c0:	2012      	movs	r0, #18
 80010c2:	f7ff fe21 	bl	8000d08 <LoRA_Read_Register>
 80010c6:	4603      	mov	r3, r0
 80010c8:	60bb      	str	r3, [r7, #8]
	/*char debug[250];
	sprintf(debug, "here: %d\n", (irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK));
	CDC_Transmit_HS(debug, strlen(debug));
	HAL_Delay(100);*/
	if(!((irqFlags & IRQ_RX_DONE_MASK) && (irqFlags & IRQ_PAYLOAD_CRC_ERROR_MASK) == 0))
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d004      	beq.n	80010de <LoRA_sendPacket+0x2a>
 80010d4:	68bb      	ldr	r3, [r7, #8]
 80010d6:	f003 0320 	and.w	r3, r3, #32
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d022      	beq.n	8001124 <LoRA_sendPacket+0x70>
	{
		//CDC_Transmit_HS("here1\n", strlen("here1\n"));
		LoRA_beginPacket();
 80010de:	f7ff ff81 	bl	8000fe4 <LoRA_beginPacket>
    	for(int i = 0; i < strlen(data); i++){
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	e00a      	b.n	80010fe <LoRA_sendPacket+0x4a>
    		LoRA_Write_Register(REG_FIFO, data[i]);
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	687a      	ldr	r2, [r7, #4]
 80010ec:	4413      	add	r3, r2
 80010ee:	781b      	ldrb	r3, [r3, #0]
 80010f0:	4619      	mov	r1, r3
 80010f2:	2000      	movs	r0, #0
 80010f4:	f7ff fe30 	bl	8000d58 <LoRA_Write_Register>
    	for(int i = 0; i < strlen(data); i++){
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	3301      	adds	r3, #1
 80010fc:	60fb      	str	r3, [r7, #12]
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f7ff f910 	bl	8000324 <strlen>
 8001104:	4602      	mov	r2, r0
 8001106:	68fb      	ldr	r3, [r7, #12]
 8001108:	429a      	cmp	r2, r3
 800110a:	d8ed      	bhi.n	80010e8 <LoRA_sendPacket+0x34>
    	}
    	LoRA_Write_Register(REG_PAYLOAD_LENGTH, strlen(data));
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f7ff f909 	bl	8000324 <strlen>
 8001112:	4603      	mov	r3, r0
 8001114:	b2db      	uxtb	r3, r3
 8001116:	4619      	mov	r1, r3
 8001118:	2022      	movs	r0, #34	; 0x22
 800111a:	f7ff fe1d 	bl	8000d58 <LoRA_Write_Register>
    	LoRA_endPacket();
 800111e:	f7ff ff6f 	bl	8001000 <LoRA_endPacket>
 8001122:	e004      	b.n	800112e <LoRA_sendPacket+0x7a>
    	HAL_Delay(100);
    	CDC_Transmit_HS(sent, strlen(sent));*/
	}
	else {
		//CDC_Transmit_HS("here2\n", strlen("here2\n"));
		LoRA_Write_Register(REG_OP_MODE, MODE_LONG_RANGE_MODE | MODE_RX_CONTINUOUS);
 8001124:	2185      	movs	r1, #133	; 0x85
 8001126:	2001      	movs	r0, #1
 8001128:	f7ff fe16 	bl	8000d58 <LoRA_Write_Register>
	}
	/*char sent[300];
	sprintf(sent, "\nsent: %s\n", data);
	HAL_Delay(100);
	CDC_Transmit_HS(sent, strlen(sent));*/
}
 800112c:	bf00      	nop
 800112e:	bf00      	nop
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <disarm>:
	int status = f_mount(&SDFatFS, (TCHAR const*)SDPath, 0);
	return status;
}

int disarm(char* state)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  HAL_GPIO_WritePin(ARM1_GPIO_Port, ARM1_Pin, 0);
 8001140:	2200      	movs	r2, #0
 8001142:	2102      	movs	r1, #2
 8001144:	4827      	ldr	r0, [pc, #156]	; (80011e4 <disarm+0xac>)
 8001146:	f006 ff67 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(ARM2_GPIO_Port, ARM2_Pin, 0);
 800114a:	2200      	movs	r2, #0
 800114c:	2104      	movs	r1, #4
 800114e:	4825      	ldr	r0, [pc, #148]	; (80011e4 <disarm+0xac>)
 8001150:	f006 ff62 	bl	8008018 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO1_GPIO_Port, PYRO1_Pin, 0);
 8001154:	2200      	movs	r2, #0
 8001156:	2102      	movs	r1, #2
 8001158:	4823      	ldr	r0, [pc, #140]	; (80011e8 <disarm+0xb0>)
 800115a:	f006 ff5d 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO2_GPIO_Port, PYRO2_Pin, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001164:	4821      	ldr	r0, [pc, #132]	; (80011ec <disarm+0xb4>)
 8001166:	f006 ff57 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO3_GPIO_Port, PYRO3_Pin, 0);
 800116a:	2200      	movs	r2, #0
 800116c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001170:	481e      	ldr	r0, [pc, #120]	; (80011ec <disarm+0xb4>)
 8001172:	f006 ff51 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO4_GPIO_Port, PYRO4_Pin, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800117c:	481b      	ldr	r0, [pc, #108]	; (80011ec <disarm+0xb4>)
 800117e:	f006 ff4b 	bl	8008018 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(PYRO5_GPIO_Port, PYRO5_Pin, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	2102      	movs	r1, #2
 8001186:	481a      	ldr	r0, [pc, #104]	; (80011f0 <disarm+0xb8>)
 8001188:	f006 ff46 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO6_GPIO_Port, PYRO6_Pin, 0);
 800118c:	2200      	movs	r2, #0
 800118e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001192:	4818      	ldr	r0, [pc, #96]	; (80011f4 <disarm+0xbc>)
 8001194:	f006 ff40 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO7_GPIO_Port, PYRO7_Pin, 0);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800119e:	4815      	ldr	r0, [pc, #84]	; (80011f4 <disarm+0xbc>)
 80011a0:	f006 ff3a 	bl	8008018 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PYRO8_GPIO_Port, PYRO8_Pin, 0);
 80011a4:	2200      	movs	r2, #0
 80011a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011aa:	4812      	ldr	r0, [pc, #72]	; (80011f4 <disarm+0xbc>)
 80011ac:	f006 ff34 	bl	8008018 <HAL_GPIO_WritePin>

  LED_Color_Data[7][0] = 255;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <disarm+0xc0>)
 80011b2:	22ff      	movs	r2, #255	; 0xff
 80011b4:	655a      	str	r2, [r3, #84]	; 0x54
  LED_Color_Data[7][1] = 0;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <disarm+0xc0>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	659a      	str	r2, [r3, #88]	; 0x58
  LED_Color_Data[7][2] = 0;
 80011bc:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <disarm+0xc0>)
 80011be:	2200      	movs	r2, #0
 80011c0:	65da      	str	r2, [r3, #92]	; 0x5c
  setLEDs();
 80011c2:	f7ff fbe9 	bl	8000998 <setLEDs>

  strcpy(state,"DISARMED");
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	490c      	ldr	r1, [pc, #48]	; (80011fc <disarm+0xc4>)
 80011ca:	461a      	mov	r2, r3
 80011cc:	460b      	mov	r3, r1
 80011ce:	cb03      	ldmia	r3!, {r0, r1}
 80011d0:	6010      	str	r0, [r2, #0]
 80011d2:	6051      	str	r1, [r2, #4]
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	7213      	strb	r3, [r2, #8]
  return 0;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	58020000 	.word	0x58020000
 80011e8:	58020400 	.word	0x58020400
 80011ec:	58021400 	.word	0x58021400
 80011f0:	58021800 	.word	0x58021800
 80011f4:	58021000 	.word	0x58021000
 80011f8:	24000b50 	.word	0x24000b50
 80011fc:	08018390 	.word	0x08018390

08001200 <recv_packet>:
  setLEDs();
  return 0;
}

int recv_packet(char* LoRA_data, int max_length)
{
 8001200:	b590      	push	{r4, r7, lr}
 8001202:	b085      	sub	sp, #20
 8001204:	af00      	add	r7, sp, #0
 8001206:	6078      	str	r0, [r7, #4]
 8001208:	6039      	str	r1, [r7, #0]
  int packet_length = LoRA_parsePacket();
 800120a:	f7ff ff12 	bl	8001032 <LoRA_parsePacket>
 800120e:	60b8      	str	r0, [r7, #8]
  if(max_length-1 < packet_length) //-1 for the null terminator
 8001210:	683a      	ldr	r2, [r7, #0]
 8001212:	68bb      	ldr	r3, [r7, #8]
 8001214:	429a      	cmp	r2, r3
 8001216:	dc01      	bgt.n	800121c <recv_packet+0x1c>
  {
    return 0;
 8001218:	2300      	movs	r3, #0
 800121a:	e01c      	b.n	8001256 <recv_packet+0x56>
  }
  if(packet_length){
 800121c:	68bb      	ldr	r3, [r7, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d018      	beq.n	8001254 <recv_packet+0x54>
    for(int i = 0; i < packet_length; i++){
 8001222:	2300      	movs	r3, #0
 8001224:	60fb      	str	r3, [r7, #12]
 8001226:	e00a      	b.n	800123e <recv_packet+0x3e>
      LoRA_data[i] = LoRA_Read_Register(0x00);
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	18d4      	adds	r4, r2, r3
 800122e:	2000      	movs	r0, #0
 8001230:	f7ff fd6a 	bl	8000d08 <LoRA_Read_Register>
 8001234:	4603      	mov	r3, r0
 8001236:	7023      	strb	r3, [r4, #0]
    for(int i = 0; i < packet_length; i++){
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	3301      	adds	r3, #1
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	68fa      	ldr	r2, [r7, #12]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	dbf0      	blt.n	8001228 <recv_packet+0x28>
    }
    LoRA_data[packet_length] = '\0';
 8001246:	68bb      	ldr	r3, [r7, #8]
 8001248:	687a      	ldr	r2, [r7, #4]
 800124a:	4413      	add	r3, r2
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]

    /*char rec[300];
    sprintf(rec, "received: %s\n", LoRA_data);
    CDC_Transmit_HS(rec, strlen(rec));*/
    return packet_length;
 8001250:	68bb      	ldr	r3, [r7, #8]
 8001252:	e000      	b.n	8001256 <recv_packet+0x56>
  }
  else{
    return 0;
 8001254:	2300      	movs	r3, #0
  }
}
 8001256:	4618      	mov	r0, r3
 8001258:	3714      	adds	r7, #20
 800125a:	46bd      	mov	sp, r7
 800125c:	bd90      	pop	{r4, r7, pc}

0800125e <reliable_send_packet>:

void reliable_send_packet(char *LoRA_data) {
 800125e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001262:	b087      	sub	sp, #28
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	466b      	mov	r3, sp
 800126a:	461e      	mov	r6, r3
	uint16_t length = strlen(LoRA_data) + 1; //+1 for the \0
 800126c:	6878      	ldr	r0, [r7, #4]
 800126e:	f7ff f859 	bl	8000324 <strlen>
 8001272:	4603      	mov	r3, r0
 8001274:	b29b      	uxth	r3, r3
 8001276:	3301      	adds	r3, #1
 8001278:	827b      	strh	r3, [r7, #18]
	char acknowledge[length];
 800127a:	8a79      	ldrh	r1, [r7, #18]
 800127c:	460b      	mov	r3, r1
 800127e:	3b01      	subs	r3, #1
 8001280:	60fb      	str	r3, [r7, #12]
 8001282:	b28b      	uxth	r3, r1
 8001284:	2200      	movs	r2, #0
 8001286:	4698      	mov	r8, r3
 8001288:	4691      	mov	r9, r2
 800128a:	f04f 0200 	mov.w	r2, #0
 800128e:	f04f 0300 	mov.w	r3, #0
 8001292:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001296:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800129a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800129e:	b28b      	uxth	r3, r1
 80012a0:	2200      	movs	r2, #0
 80012a2:	461c      	mov	r4, r3
 80012a4:	4615      	mov	r5, r2
 80012a6:	f04f 0200 	mov.w	r2, #0
 80012aa:	f04f 0300 	mov.w	r3, #0
 80012ae:	00eb      	lsls	r3, r5, #3
 80012b0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012b4:	00e2      	lsls	r2, r4, #3
 80012b6:	460b      	mov	r3, r1
 80012b8:	3307      	adds	r3, #7
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	ebad 0d03 	sub.w	sp, sp, r3
 80012c2:	466b      	mov	r3, sp
 80012c4:	3300      	adds	r3, #0
 80012c6:	60bb      	str	r3, [r7, #8]
	uint32_t lastTime = HAL_GetTick();
 80012c8:	f002 fbe8 	bl	8003a9c <HAL_GetTick>
 80012cc:	6178      	str	r0, [r7, #20]
	LoRA_sendPacket(LoRA_data);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff fef0 	bl	80010b4 <LoRA_sendPacket>
	while (1) {

		if (recv_packet(acknowledge, length)) {
 80012d4:	8a7b      	ldrh	r3, [r7, #18]
 80012d6:	4619      	mov	r1, r3
 80012d8:	68b8      	ldr	r0, [r7, #8]
 80012da:	f7ff ff91 	bl	8001200 <recv_packet>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d009      	beq.n	80012f8 <reliable_send_packet+0x9a>
			//cehck crc
			if (strcmp(acknowledge, LoRA_data) != 0) {
 80012e4:	6879      	ldr	r1, [r7, #4]
 80012e6:	68b8      	ldr	r0, [r7, #8]
 80012e8:	f7ff f812 	bl	8000310 <strcmp>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d011      	beq.n	8001316 <reliable_send_packet+0xb8>
				LoRA_sendPacket(LoRA_data);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f7ff fede 	bl	80010b4 <LoRA_sendPacket>
			} else {
				break;
			}
		}

		if (HAL_GetTick() - lastTime > 1000) {
 80012f8:	f002 fbd0 	bl	8003a9c <HAL_GetTick>
 80012fc:	4602      	mov	r2, r0
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001306:	d9e5      	bls.n	80012d4 <reliable_send_packet+0x76>
			LoRA_sendPacket(LoRA_data);
 8001308:	6878      	ldr	r0, [r7, #4]
 800130a:	f7ff fed3 	bl	80010b4 <LoRA_sendPacket>
			lastTime = HAL_GetTick();
 800130e:	f002 fbc5 	bl	8003a9c <HAL_GetTick>
 8001312:	6178      	str	r0, [r7, #20]
		if (recv_packet(acknowledge, length)) {
 8001314:	e7de      	b.n	80012d4 <reliable_send_packet+0x76>
				break;
 8001316:	bf00      	nop
 8001318:	46b5      	mov	sp, r6
		}
	}
}
 800131a:	bf00      	nop
 800131c:	371c      	adds	r7, #28
 800131e:	46bd      	mov	sp, r7
 8001320:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08001324 <usbReceiveHandle>:

		reliable_send_packet(message);
	}
}

int usbReceiveHandle(char* output){
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
	uint32_t temp = usbBytesReady;
 800132c:	4b0b      	ldr	r3, [pc, #44]	; (800135c <usbReceiveHandle+0x38>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	60fb      	str	r3, [r7, #12]

	if(temp > 0){
 8001332:	68fb      	ldr	r3, [r7, #12]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00c      	beq.n	8001352 <usbReceiveHandle+0x2e>
		if(temp > 256){
			//crash(2);
		}
		memcpy(output, usbDataBuffer, temp);
 8001338:	68fa      	ldr	r2, [r7, #12]
 800133a:	4909      	ldr	r1, [pc, #36]	; (8001360 <usbReceiveHandle+0x3c>)
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f015 ff3d 	bl	80171bc <memcpy>
		output[temp] = '\0';
 8001342:	687a      	ldr	r2, [r7, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	4413      	add	r3, r2
 8001348:	2200      	movs	r2, #0
 800134a:	701a      	strb	r2, [r3, #0]
		usbBytesReady = 0;
 800134c:	4b03      	ldr	r3, [pc, #12]	; (800135c <usbReceiveHandle+0x38>)
 800134e:	2200      	movs	r2, #0
 8001350:	601a      	str	r2, [r3, #0]
	}
	return temp;
 8001352:	68fb      	ldr	r3, [r7, #12]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2400026c 	.word	0x2400026c
 8001360:	2400016c 	.word	0x2400016c
 8001364:	00000000 	.word	0x00000000

08001368 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800136a:	f6ad 4d14 	subw	sp, sp, #3092	; 0xc14
 800136e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	FRESULT res; /* FatFs function common result code */
	uint32_t byteswritten, bytesread; /* File write/read counts */
	uint8_t wtext[] = "STM32 FATFS works great!"; /* File write buffer */
 8001370:	4bdd      	ldr	r3, [pc, #884]	; (80016e8 <main+0x380>)
 8001372:	f507 6439 	add.w	r4, r7, #2960	; 0xb90
 8001376:	461d      	mov	r5, r3
 8001378:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800137a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800137c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001380:	c403      	stmia	r4!, {r0, r1}
 8001382:	7022      	strb	r2, [r4, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001384:	f002 fb04 	bl	8003990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001388:	f000 fb8a 	bl	8001aa0 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800138c:	f000 fc00 	bl	8001b90 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001390:	f001 f988 	bl	80026a4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001394:	f001 f926 	bl	80025e4 <MX_DMA_Init>
  MX_SPI3_Init();
 8001398:	f000 fe80 	bl	800209c <MX_SPI3_Init>
  MX_FDCAN3_Init();
 800139c:	f000 fd10 	bl	8001dc0 <MX_FDCAN3_Init>
  MX_USART6_UART_Init();
 80013a0:	f001 f8d4 	bl	800254c <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80013a4:	f000 fc26 	bl	8001bf4 <MX_ADC1_Init>
  MX_TIM4_Init();
 80013a8:	f000 ff8a 	bl	80022c0 <MX_TIM4_Init>
  MX_ADC3_Init();
 80013ac:	f000 fc9a 	bl	8001ce4 <MX_ADC3_Init>
  MX_SPI2_Init();
 80013b0:	f000 fe1e 	bl	8001ff0 <MX_SPI2_Init>
  MX_I2C2_Init();
 80013b4:	f000 fd68 	bl	8001e88 <MX_I2C2_Init>
  MX_TIM2_Init();
 80013b8:	f000 fec6 	bl	8002148 <MX_TIM2_Init>
  MX_TIM5_Init();
 80013bc:	f000 fffc 	bl	80023b8 <MX_TIM5_Init>
  MX_TIM3_Init();
 80013c0:	f000 ff1a 	bl	80021f8 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80013c4:	f015 f946 	bl	8016654 <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 80013c8:	f000 fdbc 	bl	8001f44 <MX_SPI1_Init>
  MX_UART4_Init();
 80013cc:	f001 f872 	bl	80024b4 <MX_UART4_Init>
  MX_FATFS_Init();
 80013d0:	f012 fed4 	bl	801417c <MX_FATFS_Init>
  MX_SDMMC2_SD_Init();
 80013d4:	f000 fd98 	bl	8001f08 <MX_SDMMC2_SD_Init>
  MX_TIM13_Init();
 80013d8:	f001 f848 	bl	800246c <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */

	const int MAX = 50;
 80013dc:	2332      	movs	r3, #50	; 0x32
 80013de:	f8c7 3bf4 	str.w	r3, [r7, #3060]	; 0xbf4
	const double SPEED = 2.0/2000;
 80013e2:	a3bf      	add	r3, pc, #764	; (adr r3, 80016e0 <main+0x378>)
 80013e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e8:	f607 31e8 	addw	r1, r7, #3048	; 0xbe8
 80013ec:	e9c1 2300 	strd	r2, r3, [r1]
	const double r_offset = 0;
 80013f0:	f04f 0200 	mov.w	r2, #0
 80013f4:	f04f 0300 	mov.w	r3, #0
 80013f8:	f507 613e 	add.w	r1, r7, #3040	; 0xbe0
 80013fc:	e9c1 2300 	strd	r2, r3, [r1]
	const double g_offset = 1;
 8001400:	f04f 0200 	mov.w	r2, #0
 8001404:	4bb9      	ldr	r3, [pc, #740]	; (80016ec <main+0x384>)
 8001406:	f607 31d8 	addw	r1, r7, #3032	; 0xbd8
 800140a:	e9c1 2300 	strd	r2, r3, [r1]
	const double b_offset = 2;
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001416:	f507 613d 	add.w	r1, r7, #3024	; 0xbd0
 800141a:	e9c1 2300 	strd	r2, r3, [r1]

	LG2_Write_Register(0x10, 0b00111100); //Accelerometer setup - CTRL1_XL
 800141e:	213c      	movs	r1, #60	; 0x3c
 8001420:	2010      	movs	r0, #16
 8001422:	f7ff f9af 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x11, 0b00110000); //Gyroscope setup - CTRL2_G
 8001426:	2130      	movs	r1, #48	; 0x30
 8001428:	2011      	movs	r0, #17
 800142a:	f7ff f9ab 	bl	8000784 <LG2_Write_Register>
	LG2_Write_Register(0x13, 0b00000100); //disables I2C - CTRL4_C
 800142e:	2104      	movs	r1, #4
 8001430:	2013      	movs	r0, #19
 8001432:	f7ff f9a7 	bl	8000784 <LG2_Write_Register>

	HAL_Delay(3000);
 8001436:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800143a:	f002 fb3b 	bl	8003ab4 <HAL_Delay>
	HG2_Write_Register(0x1C, 0b10111111);
 800143e:	21bf      	movs	r1, #191	; 0xbf
 8001440:	201c      	movs	r0, #28
 8001442:	f7ff f94b 	bl	80006dc <HG2_Write_Register>
	HAL_Delay(2);
 8001446:	2002      	movs	r0, #2
 8001448:	f002 fb34 	bl	8003ab4 <HAL_Delay>

	HG2_Write_Register(0x1B, 0b01011000);
 800144c:	2158      	movs	r1, #88	; 0x58
 800144e:	201b      	movs	r0, #27
 8001450:	f7ff f944 	bl	80006dc <HG2_Write_Register>
	HG2_Write_Register(0x1B, 0b11011000);
 8001454:	21d8      	movs	r1, #216	; 0xd8
 8001456:	201b      	movs	r0, #27
 8001458:	f7ff f940 	bl	80006dc <HG2_Write_Register>

	float rotZ = 0;
 800145c:	f04f 0300 	mov.w	r3, #0
 8001460:	f607 32cc 	addw	r2, r7, #3020	; 0xbcc
 8001464:	6013      	str	r3, [r2, #0]
	uint32_t lastTime = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c

	float calOmegaX = 0;
 800146c:	f04f 0300 	mov.w	r3, #0
 8001470:	f607 4208 	addw	r2, r7, #3080	; 0xc08
 8001474:	6013      	str	r3, [r2, #0]
	float calOmegaY = 0;
 8001476:	f04f 0300 	mov.w	r3, #0
 800147a:	f607 4204 	addw	r2, r7, #3076	; 0xc04
 800147e:	6013      	str	r3, [r2, #0]
	float calOmegaZ = 0;
 8001480:	f04f 0300 	mov.w	r3, #0
 8001484:	f507 6240 	add.w	r2, r7, #3072	; 0xc00
 8001488:	6013      	str	r3, [r2, #0]
	//HAL_Delay(2000);
	for(int i = 0; i < 500; i++){
 800148a:	2300      	movs	r3, #0
 800148c:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 8001490:	e02e      	b.n	80014f0 <main+0x188>
		calOmegaX += LG2_Get_Gyro_X();
 8001492:	f7ff f99f 	bl	80007d4 <LG2_Get_Gyro_X>
 8001496:	eeb0 7a40 	vmov.f32	s14, s0
 800149a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800149e:	edd3 7a00 	vldr	s15, [r3]
 80014a2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014a6:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014aa:	edc3 7a00 	vstr	s15, [r3]
		calOmegaY += LG2_Get_Gyro_Y();
 80014ae:	f7ff f9c1 	bl	8000834 <LG2_Get_Gyro_Y>
 80014b2:	eeb0 7a40 	vmov.f32	s14, s0
 80014b6:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014c2:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 80014c6:	edc3 7a00 	vstr	s15, [r3]
		calOmegaZ += LG2_Get_Gyro_Z();
 80014ca:	f7ff f9e5 	bl	8000898 <LG2_Get_Gyro_Z>
 80014ce:	eeb0 7a40 	vmov.f32	s14, s0
 80014d2:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014d6:	edd3 7a00 	vldr	s15, [r3]
 80014da:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014de:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 80014e2:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 500; i++){
 80014e6:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014ea:	3301      	adds	r3, #1
 80014ec:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
 80014f0:	f8d7 3bfc 	ldr.w	r3, [r7, #3068]	; 0xbfc
 80014f4:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80014f8:	dbcb      	blt.n	8001492 <main+0x12a>

		//HAL_Delay(20);
	}
	calOmegaX /= 500;
 80014fa:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 80014fe:	ed93 7a00 	vldr	s14, [r3]
 8001502:	eddf 6a7b 	vldr	s13, [pc, #492]	; 80016f0 <main+0x388>
 8001506:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800150a:	f607 4308 	addw	r3, r7, #3080	; 0xc08
 800150e:	edc3 7a00 	vstr	s15, [r3]
	calOmegaY /= 500;
 8001512:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001516:	ed93 7a00 	vldr	s14, [r3]
 800151a:	eddf 6a75 	vldr	s13, [pc, #468]	; 80016f0 <main+0x388>
 800151e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001522:	f607 4304 	addw	r3, r7, #3076	; 0xc04
 8001526:	edc3 7a00 	vstr	s15, [r3]
	calOmegaZ /= 500;
 800152a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800152e:	ed93 7a00 	vldr	s14, [r3]
 8001532:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80016f0 <main+0x388>
 8001536:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153a:	f507 6340 	add.w	r3, r7, #3072	; 0xc00
 800153e:	edc3 7a00 	vstr	s15, [r3]

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001542:	2201      	movs	r2, #1
 8001544:	2101      	movs	r1, #1
 8001546:	486b      	ldr	r0, [pc, #428]	; (80016f4 <main+0x38c>)
 8001548:	f006 fd66 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800154c:	20c8      	movs	r0, #200	; 0xc8
 800154e:	f002 fab1 	bl	8003ab4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 0);
 8001552:	2200      	movs	r2, #0
 8001554:	2101      	movs	r1, #1
 8001556:	4867      	ldr	r0, [pc, #412]	; (80016f4 <main+0x38c>)
 8001558:	f006 fd5e 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800155c:	20c8      	movs	r0, #200	; 0xc8
 800155e:	f002 faa9 	bl	8003ab4 <HAL_Delay>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, 1);
 8001562:	2201      	movs	r2, #1
 8001564:	2101      	movs	r1, #1
 8001566:	4863      	ldr	r0, [pc, #396]	; (80016f4 <main+0x38c>)
 8001568:	f006 fd56 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_Delay(200);
 800156c:	20c8      	movs	r0, #200	; 0xc8
 800156e:	f002 faa1 	bl	8003ab4 <HAL_Delay>


	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8001572:	2201      	movs	r2, #1
 8001574:	2104      	movs	r1, #4
 8001576:	4860      	ldr	r0, [pc, #384]	; (80016f8 <main+0x390>)
 8001578:	f006 fd4e 	bl	8008018 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 800157c:	2201      	movs	r2, #1
 800157e:	2108      	movs	r1, #8
 8001580:	485d      	ldr	r0, [pc, #372]	; (80016f8 <main+0x390>)
 8001582:	f006 fd49 	bl	8008018 <HAL_GPIO_WritePin>


    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001586:	2100      	movs	r1, #0
 8001588:	485c      	ldr	r0, [pc, #368]	; (80016fc <main+0x394>)
 800158a:	f00e f805 	bl	800f598 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 800158e:	2104      	movs	r1, #4
 8001590:	485a      	ldr	r0, [pc, #360]	; (80016fc <main+0x394>)
 8001592:	f00e f801 	bl	800f598 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8001596:	2108      	movs	r1, #8
 8001598:	4858      	ldr	r0, [pc, #352]	; (80016fc <main+0x394>)
 800159a:	f00d fffd 	bl	800f598 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);
 800159e:	210c      	movs	r1, #12
 80015a0:	4856      	ldr	r0, [pc, #344]	; (80016fc <main+0x394>)
 80015a2:	f00d fff9 	bl	800f598 <HAL_TIM_PWM_Start>

    setServo(1, 90);
 80015a6:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8001700 <main+0x398>
 80015aa:	2001      	movs	r0, #1
 80015ac:	f7ff f9ac 	bl	8000908 <setServo>
    setServo(2, 180);
 80015b0:	ed9f 0a54 	vldr	s0, [pc, #336]	; 8001704 <main+0x39c>
 80015b4:	2002      	movs	r0, #2
 80015b6:	f7ff f9a7 	bl	8000908 <setServo>
    setServo(3, 0);
 80015ba:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8001708 <main+0x3a0>
 80015be:	2003      	movs	r0, #3
 80015c0:	f7ff f9a2 	bl	8000908 <setServo>
    setServo(4, 45);
 80015c4:	ed9f 0a51 	vldr	s0, [pc, #324]	; 800170c <main+0x3a4>
 80015c8:	2004      	movs	r0, #4
 80015ca:	f7ff f99d 	bl	8000908 <setServo>
//    				}
//    			}
//    		}
//    	}
//    	f_mount(&SDFatFS, (TCHAR const*)NULL, 0);
	  LoRA_begin(868000000);
 80015ce:	4850      	ldr	r0, [pc, #320]	; (8001710 <main+0x3a8>)
 80015d0:	f7ff fcb4 	bl	8000f3c <LoRA_begin>
		LoRA_sendPacket("whatever");
		HAL_Delay(1000);
	}
*/

	int connected = 0;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 3bc8 	str.w	r3, [r7, #3016]	; 0xbc8
	long last_packet = 0;
 80015da:	2300      	movs	r3, #0
 80015dc:	f8c7 3bc4 	str.w	r3, [r7, #3012]	; 0xbc4
	int ARMED = 0;
 80015e0:	2300      	movs	r3, #0
 80015e2:	f8c7 3bc0 	str.w	r3, [r7, #3008]	; 0xbc0

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	//HAL_ADC_Start_DMA(&hadc3, &read_Data, 1);

  int max_packet_count = 0;
 80015e6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015ea:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
  int stream_counter = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	f8c7 3bbc 	str.w	r3, [r7, #3004]	; 0xbbc
  char state[MAX_PAYLOAD_LENGHT] = "";
 80015f8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015fc:	f5a3 7379 	sub.w	r3, r3, #996	; 0x3e4
 8001600:	2200      	movs	r2, #0
 8001602:	601a      	str	r2, [r3, #0]
 8001604:	3304      	adds	r3, #4
 8001606:	22f6      	movs	r2, #246	; 0xf6
 8001608:	2100      	movs	r1, #0
 800160a:	4618      	mov	r0, r3
 800160c:	f015 fd9a 	bl	8017144 <memset>
  char command[MAX_PAYLOAD_LENGHT];
  char acknowledge[MAX_PAYLOAD_LENGHT];
  char previous_packet[MAX_PAYLOAD_LENGHT] = "";
 8001610:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001614:	f5a3 63db 	sub.w	r3, r3, #1752	; 0x6d8
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]
 800161c:	3304      	adds	r3, #4
 800161e:	22f6      	movs	r2, #246	; 0xf6
 8001620:	2100      	movs	r1, #0
 8001622:	4618      	mov	r0, r3
 8001624:	f015 fd8e 	bl	8017144 <memset>
  char recieved_packet[MAX_PAYLOAD_LENGHT];
  char response_packet[MAX_PAYLOAD_LENGHT];
  char sendMessage[MAX_PAYLOAD_LENGHT];
  int last = 0;
 8001628:	2300      	movs	r3, #0
 800162a:	f8c7 3bb8 	str.w	r3, [r7, #3000]	; 0xbb8
  int packets_streamed = 50;
 800162e:	2332      	movs	r3, #50	; 0x32
 8001630:	f8c7 3bb4 	str.w	r3, [r7, #2996]	; 0xbb4
  int packetId;
  int have_recieved_anything = 0;
 8001634:	2300      	movs	r3, #0
 8001636:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
  char communication_state[50] = "SENDING RELIABLE";
 800163a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800163e:	f5a3 6620 	sub.w	r6, r3, #2560	; 0xa00
 8001642:	4b34      	ldr	r3, [pc, #208]	; (8001714 <main+0x3ac>)
 8001644:	4634      	mov	r4, r6
 8001646:	461d      	mov	r5, r3
 8001648:	6828      	ldr	r0, [r5, #0]
 800164a:	6869      	ldr	r1, [r5, #4]
 800164c:	68aa      	ldr	r2, [r5, #8]
 800164e:	68eb      	ldr	r3, [r5, #12]
 8001650:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001652:	7c2b      	ldrb	r3, [r5, #16]
 8001654:	7023      	strb	r3, [r4, #0]
 8001656:	f106 0311 	add.w	r3, r6, #17
 800165a:	2221      	movs	r2, #33	; 0x21
 800165c:	2100      	movs	r1, #0
 800165e:	4618      	mov	r0, r3
 8001660:	f015 fd70 	bl	8017144 <memset>
  uint32_t previousTime = HAL_GetTick();
 8001664:	f002 fa1a 	bl	8003a9c <HAL_GetTick>
 8001668:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
  disarm(state);
 800166c:	f607 032c 	addw	r3, r7, #2092	; 0x82c
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff fd61 	bl	8001138 <disarm>
  LoRA_begin(868000000);
 8001676:	4826      	ldr	r0, [pc, #152]	; (8001710 <main+0x3a8>)
 8001678:	f7ff fc60 	bl	8000f3c <LoRA_begin>
	sprintf(debug, "Debug: %s\n", input);
	CDC_Transmit_HS(debug, strlen(debug));
  }*/

while (1) {
    if(strcmp(communication_state,"RECEIVING RELIABLE") == 0)
 800167c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001680:	4925      	ldr	r1, [pc, #148]	; (8001718 <main+0x3b0>)
 8001682:	4618      	mov	r0, r3
 8001684:	f7fe fe44 	bl	8000310 <strcmp>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	f040 8092 	bne.w	80017b4 <main+0x44c>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 8001690:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001694:	21fa      	movs	r1, #250	; 0xfa
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff fdb2 	bl	8001200 <recv_packet>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f000 81cb 	beq.w	8001a3a <main+0x6d2>
      {
    	have_recieved_anything = 1;
 80016a4:	2301      	movs	r3, #1
 80016a6:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        previousTime = HAL_GetTick();
 80016aa:	f002 f9f7 	bl	8003a9c <HAL_GetTick>
 80016ae:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //HAL_Delay(100);
        //CDC_Transmit_HS("is arm 0succ\n", strlen("is arm 0succ\n"));
        //HAL_Delay(100);
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80016b2:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80016b6:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80016ba:	4918      	ldr	r1, [pc, #96]	; (800171c <main+0x3b4>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f015 fd13 	bl	80170e8 <siscanf>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b01      	cmp	r3, #1
 80016c6:	d12b      	bne.n	8001720 <main+0x3b8>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 80016c8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80016cc:	4a11      	ldr	r2, [pc, #68]	; (8001714 <main+0x3ac>)
 80016ce:	461c      	mov	r4, r3
 80016d0:	4615      	mov	r5, r2
 80016d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80016d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80016d6:	682b      	ldr	r3, [r5, #0]
 80016d8:	7023      	strb	r3, [r4, #0]
 80016da:	e1ae      	b.n	8001a3a <main+0x6d2>
 80016dc:	f3af 8000 	nop.w
 80016e0:	d2f1a9fc 	.word	0xd2f1a9fc
 80016e4:	3f50624d 	.word	0x3f50624d
 80016e8:	0801848c 	.word	0x0801848c
 80016ec:	3ff00000 	.word	0x3ff00000
 80016f0:	43fa0000 	.word	0x43fa0000
 80016f4:	58020c00 	.word	0x58020c00
 80016f8:	58021800 	.word	0x58021800
 80016fc:	24001168 	.word	0x24001168
 8001700:	42b40000 	.word	0x42b40000
 8001704:	43340000 	.word	0x43340000
 8001708:	00000000 	.word	0x00000000
 800170c:	42340000 	.word	0x42340000
 8001710:	33bca100 	.word	0x33bca100
 8001714:	080183f8 	.word	0x080183f8
 8001718:	080183dc 	.word	0x080183dc
 800171c:	080183f0 	.word	0x080183f0
        }
        else if(sscanf(recieved_packet, "! %d", &max_packet_count) == 1)
 8001720:	f607 1228 	addw	r2, r7, #2344	; 0x928
 8001724:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001728:	49cf      	ldr	r1, [pc, #828]	; (8001a68 <main+0x700>)
 800172a:	4618      	mov	r0, r3
 800172c:	f015 fcdc 	bl	80170e8 <siscanf>
 8001730:	4603      	mov	r3, r0
 8001732:	2b01      	cmp	r3, #1
 8001734:	d10b      	bne.n	800174e <main+0x3e6>
        {
          strcpy(communication_state,"SENDING STREAM");
 8001736:	f507 7304 	add.w	r3, r7, #528	; 0x210
 800173a:	4acc      	ldr	r2, [pc, #816]	; (8001a6c <main+0x704>)
 800173c:	461c      	mov	r4, r3
 800173e:	4613      	mov	r3, r2
 8001740:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001742:	c407      	stmia	r4!, {r0, r1, r2}
 8001744:	8023      	strh	r3, [r4, #0]
 8001746:	3402      	adds	r4, #2
 8001748:	0c1b      	lsrs	r3, r3, #16
 800174a:	7023      	strb	r3, [r4, #0]
 800174c:	e175      	b.n	8001a3a <main+0x6d2>
        }
        else if(strcmp(recieved_packet, previous_packet)==0)
 800174e:	f507 62a7 	add.w	r2, r7, #1336	; 0x538
 8001752:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001756:	4611      	mov	r1, r2
 8001758:	4618      	mov	r0, r3
 800175a:	f7fe fdd9 	bl	8000310 <strcmp>
 800175e:	4603      	mov	r3, r0
 8001760:	2b00      	cmp	r3, #0
 8001762:	d105      	bne.n	8001770 <main+0x408>
        {
          //send acknowledge again
          LoRA_sendPacket(recieved_packet);
 8001764:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff fca3 	bl	80010b4 <LoRA_sendPacket>
 800176e:	e164      	b.n	8001a3a <main+0x6d2>
        }
        else
        {
          //CDC_Transmit_HS("is arm 1succ\n", strlen("is arm 1succ\n"));
          //HAL_Delay(100);
          strcpy(previous_packet, recieved_packet);
 8001770:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 8001774:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8001778:	4611      	mov	r1, r2
 800177a:	4618      	mov	r0, r3
 800177c:	f015 fd16 	bl	80171ac <strcpy>
          //HAL_Delay(100);
          LoRA_sendPacket(recieved_packet);
 8001780:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff fc95 	bl	80010b4 <LoRA_sendPacket>
          //HAL_Delay(100);
          char debug[250];
          sprintf(debug, "new packet: %s\n", recieved_packet);
 800178a:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 800178e:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001792:	49b7      	ldr	r1, [pc, #732]	; (8001a70 <main+0x708>)
 8001794:	4618      	mov	r0, r3
 8001796:	f015 fc87 	bl	80170a8 <siprintf>
          CDC_Transmit_HS(debug, strlen(debug));
 800179a:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800179e:	4618      	mov	r0, r3
 80017a0:	f7fe fdc0 	bl	8000324 <strlen>
 80017a4:	4602      	mov	r2, r0
 80017a6:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80017aa:	4611      	mov	r1, r2
 80017ac:	4618      	mov	r0, r3
 80017ae:	f015 f827 	bl	8016800 <CDC_Transmit_HS>
 80017b2:	e142      	b.n	8001a3a <main+0x6d2>

        }
      }
    }
    else if(strcmp(communication_state,"RECEIVING STREAM") == 0)
 80017b4:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80017b8:	49ae      	ldr	r1, [pc, #696]	; (8001a74 <main+0x70c>)
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7fe fda8 	bl	8000310 <strcmp>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d14a      	bne.n	800185c <main+0x4f4>
    {
      if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 80017c6:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017ca:	21fa      	movs	r1, #250	; 0xfa
 80017cc:	4618      	mov	r0, r3
 80017ce:	f7ff fd17 	bl	8001200 <recv_packet>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d025      	beq.n	8001824 <main+0x4bc>
      {
        previousTime = HAL_GetTick();
 80017d8:	f002 f960 	bl	8003a9c <HAL_GetTick>
 80017dc:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        if(sscanf(recieved_packet, "$ %s", state) == 1)
 80017e0:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80017e4:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80017e8:	49a3      	ldr	r1, [pc, #652]	; (8001a78 <main+0x710>)
 80017ea:	4618      	mov	r0, r3
 80017ec:	f015 fc7c 	bl	80170e8 <siscanf>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b01      	cmp	r3, #1
 80017f4:	d109      	bne.n	800180a <main+0x4a2>
        {
          strcpy(communication_state,"SENDING RELIABLE");
 80017f6:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80017fa:	4aa0      	ldr	r2, [pc, #640]	; (8001a7c <main+0x714>)
 80017fc:	461c      	mov	r4, r3
 80017fe:	4615      	mov	r5, r2
 8001800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001804:	682b      	ldr	r3, [r5, #0]
 8001806:	7023      	strb	r3, [r4, #0]
 8001808:	e117      	b.n	8001a3a <main+0x6d2>
        }
        else
        {
          CDC_Transmit_HS(recieved_packet, strlen(recieved_packet));
 800180a:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800180e:	4618      	mov	r0, r3
 8001810:	f7fe fd88 	bl	8000324 <strlen>
 8001814:	4602      	mov	r2, r0
 8001816:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 800181a:	4611      	mov	r1, r2
 800181c:	4618      	mov	r0, r3
 800181e:	f014 ffef 	bl	8016800 <CDC_Transmit_HS>
 8001822:	e10a      	b.n	8001a3a <main+0x6d2>
        }
      }
      else if(HAL_GetTick()-previousTime > 1000)
 8001824:	f002 f93a 	bl	8003a9c <HAL_GetTick>
 8001828:	4602      	mov	r2, r0
 800182a:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 800182e:	1ad3      	subs	r3, r2, r3
 8001830:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001834:	f240 8101 	bls.w	8001a3a <main+0x6d2>
      {
        previousTime = HAL_GetTick();
 8001838:	f002 f930 	bl	8003a9c <HAL_GetTick>
 800183c:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
        //give up SENDING
        sprintf(sendMessage, "! %d", packets_streamed);
 8001840:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001844:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 8001848:	4987      	ldr	r1, [pc, #540]	; (8001a68 <main+0x700>)
 800184a:	4618      	mov	r0, r3
 800184c:	f015 fc2c 	bl	80170a8 <siprintf>
        LoRA_sendPacket(sendMessage);
 8001850:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001854:	4618      	mov	r0, r3
 8001856:	f7ff fc2d 	bl	80010b4 <LoRA_sendPacket>
 800185a:	e0ee      	b.n	8001a3a <main+0x6d2>
      }
    }
    else if(strcmp(communication_state,"SENDING STREAM") == 0)
 800185c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001860:	4982      	ldr	r1, [pc, #520]	; (8001a6c <main+0x704>)
 8001862:	4618      	mov	r0, r3
 8001864:	f7fe fd54 	bl	8000310 <strcmp>
 8001868:	4603      	mov	r3, r0
 800186a:	2b00      	cmp	r3, #0
 800186c:	d121      	bne.n	80018b2 <main+0x54a>
    {
      if(max_packet_count == 0)
 800186e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001872:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	2b00      	cmp	r3, #0
 800187a:	d10e      	bne.n	800189a <main+0x532>
      {
        strcpy(communication_state,"TRANSITIONING");
 800187c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001880:	4a7f      	ldr	r2, [pc, #508]	; (8001a80 <main+0x718>)
 8001882:	461c      	mov	r4, r3
 8001884:	4613      	mov	r3, r2
 8001886:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001888:	c407      	stmia	r4!, {r0, r1, r2}
 800188a:	8023      	strh	r3, [r4, #0]
        have_recieved_anything = 0;
 800188c:	2300      	movs	r3, #0
 800188e:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        LoRA_sendPacket("$");
 8001892:	487c      	ldr	r0, [pc, #496]	; (8001a84 <main+0x71c>)
 8001894:	f7ff fc0e 	bl	80010b4 <LoRA_sendPacket>
 8001898:	e0cf      	b.n	8001a3a <main+0x6d2>
      }
      else
      {
        //send whatever
        max_packet_count--;
 800189a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800189e:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	1e5a      	subs	r2, r3, #1
 80018a6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018aa:	f5a3 733a 	sub.w	r3, r3, #744	; 0x2e8
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	e0c3      	b.n	8001a3a <main+0x6d2>
      }

    }
    else if(strcmp(communication_state,"SENDING RELIABLE") == 0)
 80018b2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80018b6:	4971      	ldr	r1, [pc, #452]	; (8001a7c <main+0x714>)
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7fe fd29 	bl	8000310 <strcmp>
 80018be:	4603      	mov	r3, r0
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d166      	bne.n	8001992 <main+0x62a>
    {
    	reliable_send_packet("*");
 80018c4:	4870      	ldr	r0, [pc, #448]	; (8001a88 <main+0x720>)
 80018c6:	f7ff fcca 	bl	800125e <reliable_send_packet>
    	sprintf(response_packet, "\nState of other board: %s\n> ", state);
 80018ca:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 80018ce:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018d2:	496e      	ldr	r1, [pc, #440]	; (8001a8c <main+0x724>)
 80018d4:	4618      	mov	r0, r3
 80018d6:	f015 fbe7 	bl	80170a8 <siprintf>
	  	CDC_Transmit_HS(response_packet, strlen(response_packet));
 80018da:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fd20 	bl	8000324 <strlen>
 80018e4:	4602      	mov	r2, r0
 80018e6:	f507 7350 	add.w	r3, r7, #832	; 0x340
 80018ea:	4611      	mov	r1, r2
 80018ec:	4618      	mov	r0, r3
 80018ee:	f014 ff87 	bl	8016800 <CDC_Transmit_HS>
	  	//CDC_Transmit_HS("", strlen("> "));
    	//get input
    	char input[usbBufferLen];
    	//usbReceiveHandle(input);

    	while(!usbReceiveHandle(input))
 80018f2:	bf00      	nop
 80018f4:	1d3b      	adds	r3, r7, #4
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fd14 	bl	8001324 <usbReceiveHandle>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d0f8      	beq.n	80018f4 <main+0x58c>
    	{}

      reliable_send_packet(input);
 8001902:	1d3b      	adds	r3, r7, #4
 8001904:	4618      	mov	r0, r3
 8001906:	f7ff fcaa 	bl	800125e <reliable_send_packet>

	  	char debug[usbBufferLen+10];
	  	sprintf(debug, "%s\n", input);
 800190a:	1d3a      	adds	r2, r7, #4
 800190c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001910:	495f      	ldr	r1, [pc, #380]	; (8001a90 <main+0x728>)
 8001912:	4618      	mov	r0, r3
 8001914:	f015 fbc8 	bl	80170a8 <siprintf>
	  	CDC_Transmit_HS(debug, strlen(debug));
 8001918:	f507 7382 	add.w	r3, r7, #260	; 0x104
 800191c:	4618      	mov	r0, r3
 800191e:	f7fe fd01 	bl	8000324 <strlen>
 8001922:	4602      	mov	r2, r0
 8001924:	f507 7382 	add.w	r3, r7, #260	; 0x104
 8001928:	4611      	mov	r1, r2
 800192a:	4618      	mov	r0, r3
 800192c:	f014 ff68 	bl	8016800 <CDC_Transmit_HS>

      if(strcmp(input,"FIRE")==0)
 8001930:	1d3b      	adds	r3, r7, #4
 8001932:	4958      	ldr	r1, [pc, #352]	; (8001a94 <main+0x72c>)
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fceb 	bl	8000310 <strcmp>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	d116      	bne.n	800196e <main+0x606>
      {
        strcpy(communication_state,"RECEIVING STREAM");
 8001940:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001944:	4a4b      	ldr	r2, [pc, #300]	; (8001a74 <main+0x70c>)
 8001946:	461c      	mov	r4, r3
 8001948:	4615      	mov	r5, r2
 800194a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800194c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800194e:	682b      	ldr	r3, [r5, #0]
 8001950:	7023      	strb	r3, [r4, #0]
        sprintf(sendMessage, "! %d", packets_streamed);
 8001952:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001956:	f8d7 2bb4 	ldr.w	r2, [r7, #2996]	; 0xbb4
 800195a:	4943      	ldr	r1, [pc, #268]	; (8001a68 <main+0x700>)
 800195c:	4618      	mov	r0, r3
 800195e:	f015 fba3 	bl	80170a8 <siprintf>
        LoRA_sendPacket(sendMessage);
 8001962:	f507 7311 	add.w	r3, r7, #580	; 0x244
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff fba4 	bl	80010b4 <LoRA_sendPacket>
 800196c:	e065      	b.n	8001a3a <main+0x6d2>
      }
      else
      {
        strcpy(communication_state,"TRANSITIONING");
 800196e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001972:	4a43      	ldr	r2, [pc, #268]	; (8001a80 <main+0x718>)
 8001974:	461c      	mov	r4, r3
 8001976:	4613      	mov	r3, r2
 8001978:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800197a:	c407      	stmia	r4!, {r0, r1, r2}
 800197c:	8023      	strh	r3, [r4, #0]
        have_recieved_anything = 0;
 800197e:	2300      	movs	r3, #0
 8001980:	f8c7 3bb0 	str.w	r3, [r7, #2992]	; 0xbb0
        HAL_Delay(100);
 8001984:	2064      	movs	r0, #100	; 0x64
 8001986:	f002 f895 	bl	8003ab4 <HAL_Delay>
        LoRA_sendPacket("$");
 800198a:	483e      	ldr	r0, [pc, #248]	; (8001a84 <main+0x71c>)
 800198c:	f7ff fb92 	bl	80010b4 <LoRA_sendPacket>
 8001990:	e053      	b.n	8001a3a <main+0x6d2>
      }
    }
    else if(strcmp(communication_state,"TRANSITIONING") == 0)
 8001992:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001996:	493a      	ldr	r1, [pc, #232]	; (8001a80 <main+0x718>)
 8001998:	4618      	mov	r0, r3
 800199a:	f7fe fcb9 	bl	8000310 <strcmp>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d14a      	bne.n	8001a3a <main+0x6d2>
    {
        if(recv_packet(recieved_packet, MAX_PAYLOAD_LENGHT))
 80019a4:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80019a8:	21fa      	movs	r1, #250	; 0xfa
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff fc28 	bl	8001200 <recv_packet>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d027      	beq.n	8001a06 <main+0x69e>
        {
          previousTime = HAL_GetTick();
 80019b6:	f002 f871 	bl	8003a9c <HAL_GetTick>
 80019ba:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
          if(strcmp(recieved_packet, "*")==0)
 80019be:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80019c2:	4931      	ldr	r1, [pc, #196]	; (8001a88 <main+0x720>)
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fca3 	bl	8000310 <strcmp>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d134      	bne.n	8001a3a <main+0x6d2>
          {
        	strcpy(previous_packet, recieved_packet);
 80019d0:	f207 423c 	addw	r2, r7, #1084	; 0x43c
 80019d4:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 80019d8:	4611      	mov	r1, r2
 80019da:	4618      	mov	r0, r3
 80019dc:	f015 fbe6 	bl	80171ac <strcpy>
        	strcpy(communication_state, "RECEIVING RELIABLE");
 80019e0:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80019e4:	4a2c      	ldr	r2, [pc, #176]	; (8001a98 <main+0x730>)
 80019e6:	461c      	mov	r4, r3
 80019e8:	4615      	mov	r5, r2
 80019ea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ee:	682b      	ldr	r3, [r5, #0]
 80019f0:	461a      	mov	r2, r3
 80019f2:	8022      	strh	r2, [r4, #0]
 80019f4:	3402      	adds	r4, #2
 80019f6:	0c1b      	lsrs	r3, r3, #16
 80019f8:	7023      	strb	r3, [r4, #0]
            LoRA_sendPacket(recieved_packet);
 80019fa:	f207 433c 	addw	r3, r7, #1084	; 0x43c
 80019fe:	4618      	mov	r0, r3
 8001a00:	f7ff fb58 	bl	80010b4 <LoRA_sendPacket>
 8001a04:	e019      	b.n	8001a3a <main+0x6d2>
          }
        }
        else if (HAL_GetTick()-previousTime > 1000)
 8001a06:	f002 f849 	bl	8003a9c <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	f8d7 3bf8 	ldr.w	r3, [r7, #3064]	; 0xbf8
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a16:	d910      	bls.n	8001a3a <main+0x6d2>
        {
          previousTime = HAL_GetTick();
 8001a18:	f002 f840 	bl	8003a9c <HAL_GetTick>
 8001a1c:	f8c7 0bf8 	str.w	r0, [r7, #3064]	; 0xbf8
		  sprintf(response_packet, "$ %s", state);
 8001a20:	f607 022c 	addw	r2, r7, #2092	; 0x82c
 8001a24:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8001a28:	4913      	ldr	r1, [pc, #76]	; (8001a78 <main+0x710>)
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f015 fb3c 	bl	80170a8 <siprintf>
		  LoRA_sendPacket(response_packet);
 8001a30:	f507 7350 	add.w	r3, r7, #832	; 0x340
 8001a34:	4618      	mov	r0, r3
 8001a36:	f7ff fb3d 	bl	80010b4 <LoRA_sendPacket>
//			LED_Color_Data[i][0] = (uint32_t)MAX*triangle_space(color_offset+r_offset);
//			LED_Color_Data[i][1] = (uint32_t)MAX*triangle_space(color_offset+g_offset);
//			LED_Color_Data[i][2] = (uint32_t)MAX*triangle_space(color_offset+b_offset);
//		}

		float timeElapsed = ((float)(HAL_GetTick() - lastTime)) / 1000;
 8001a3a:	f002 f82f 	bl	8003a9c <HAL_GetTick>
 8001a3e:	4602      	mov	r2, r0
 8001a40:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8001a44:	1ad3      	subs	r3, r2, r3
 8001a46:	ee07 3a90 	vmov	s15, r3
 8001a4a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001a4e:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001a9c <main+0x734>
 8001a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a56:	f607 33ac 	addw	r3, r7, #2988	; 0xbac
 8001a5a:	edc3 7a00 	vstr	s15, [r3]

		//float GyroX = LG2_Get_Gyro_X() - calOmegaX;
		//float GyroY = LG2_Get_Gyro_Y() - calOmegaY;
		//float GyroZ = LG2_Get_Gyro_Z() - calOmegaZ;

		lastTime = HAL_GetTick();
 8001a5e:	f002 f81d 	bl	8003a9c <HAL_GetTick>
 8001a62:	f8c7 0c0c 	str.w	r0, [r7, #3084]	; 0xc0c
while (1) {
 8001a66:	e609      	b.n	800167c <main+0x314>
 8001a68:	0801840c 	.word	0x0801840c
 8001a6c:	08018414 	.word	0x08018414
 8001a70:	08018424 	.word	0x08018424
 8001a74:	08018434 	.word	0x08018434
 8001a78:	080183f0 	.word	0x080183f0
 8001a7c:	080183f8 	.word	0x080183f8
 8001a80:	08018448 	.word	0x08018448
 8001a84:	08018458 	.word	0x08018458
 8001a88:	0801845c 	.word	0x0801845c
 8001a8c:	08018460 	.word	0x08018460
 8001a90:	08018480 	.word	0x08018480
 8001a94:	08018484 	.word	0x08018484
 8001a98:	080183dc 	.word	0x080183dc
 8001a9c:	447a0000 	.word	0x447a0000

08001aa0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b09c      	sub	sp, #112	; 0x70
 8001aa4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001aa6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aaa:	224c      	movs	r2, #76	; 0x4c
 8001aac:	2100      	movs	r1, #0
 8001aae:	4618      	mov	r0, r3
 8001ab0:	f015 fb48 	bl	8017144 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	2220      	movs	r2, #32
 8001ab8:	2100      	movs	r1, #0
 8001aba:	4618      	mov	r0, r3
 8001abc:	f015 fb42 	bl	8017144 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001ac0:	2002      	movs	r0, #2
 8001ac2:	f007 febd 	bl	8009840 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	4b30      	ldr	r3, [pc, #192]	; (8001b8c <SystemClock_Config+0xec>)
 8001acc:	699b      	ldr	r3, [r3, #24]
 8001ace:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001ad2:	4a2e      	ldr	r2, [pc, #184]	; (8001b8c <SystemClock_Config+0xec>)
 8001ad4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001ad8:	6193      	str	r3, [r2, #24]
 8001ada:	4b2c      	ldr	r3, [pc, #176]	; (8001b8c <SystemClock_Config+0xec>)
 8001adc:	699b      	ldr	r3, [r3, #24]
 8001ade:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001ae2:	603b      	str	r3, [r7, #0]
 8001ae4:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001ae6:	bf00      	nop
 8001ae8:	4b28      	ldr	r3, [pc, #160]	; (8001b8c <SystemClock_Config+0xec>)
 8001aea:	699b      	ldr	r3, [r3, #24]
 8001aec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001af4:	d1f8      	bne.n	8001ae8 <SystemClock_Config+0x48>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8001af6:	2322      	movs	r3, #34	; 0x22
 8001af8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8001afa:	2301      	movs	r3, #1
 8001afc:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = 64;
 8001afe:	2340      	movs	r3, #64	; 0x40
 8001b00:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001b02:	2301      	movs	r3, #1
 8001b04:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b06:	2302      	movs	r3, #2
 8001b08:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001b0e:	2304      	movs	r3, #4
 8001b10:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8001b12:	230c      	movs	r3, #12
 8001b14:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 1;
 8001b16:	2301      	movs	r3, #1
 8001b18:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 12;
 8001b1a:	230c      	movs	r3, #12
 8001b1c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001b1e:	2302      	movs	r3, #2
 8001b20:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001b22:	230c      	movs	r3, #12
 8001b24:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001b26:	2300      	movs	r3, #0
 8001b28:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b32:	4618      	mov	r0, r3
 8001b34:	f007 fece 	bl	80098d4 <HAL_RCC_OscConfig>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001b3e:	f000 ff1b 	bl	8002978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b42:	233f      	movs	r3, #63	; 0x3f
 8001b44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b46:	2303      	movs	r3, #3
 8001b48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001b4e:	2308      	movs	r3, #8
 8001b50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001b52:	2340      	movs	r3, #64	; 0x40
 8001b54:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001b56:	2340      	movs	r3, #64	; 0x40
 8001b58:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001b5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b5e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001b60:	2340      	movs	r3, #64	; 0x40
 8001b62:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001b64:	1d3b      	adds	r3, r7, #4
 8001b66:	2101      	movs	r1, #1
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f008 fa8d 	bl	800a088 <HAL_RCC_ClockConfig>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <SystemClock_Config+0xd8>
  {
    Error_Handler();
 8001b74:	f000 ff00 	bl	8002978 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSI, RCC_MCODIV_1);
 8001b78:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	2000      	movs	r0, #0
 8001b80:	f008 fc38 	bl	800a3f4 <HAL_RCC_MCOConfig>
}
 8001b84:	bf00      	nop
 8001b86:	3770      	adds	r7, #112	; 0x70
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	58024800 	.word	0x58024800

08001b90 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b0ae      	sub	sp, #184	; 0xb8
 8001b94:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b96:	463b      	mov	r3, r7
 8001b98:	22b8      	movs	r2, #184	; 0xb8
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f015 fad1 	bl	8017144 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_SPI3
 8001ba2:	f44f 2201 	mov.w	r2, #528384	; 0x81000
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	e9c7 2300 	strd	r2, r3, [r7]
                              |RCC_PERIPHCLK_SPI2|RCC_PERIPHCLK_SPI1;
  PeriphClkInitStruct.PLL2.PLL2M = 4;
 8001bae:	2304      	movs	r3, #4
 8001bb0:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 8001bb2:	230c      	movs	r3, #12
 8001bb4:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 4;
 8001bb6:	2304      	movs	r3, #4
 8001bb8:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001bba:	2302      	movs	r3, #2
 8001bbc:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8001bc2:	23c0      	movs	r3, #192	; 0xc0
 8001bc4:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL2;
 8001bce:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bd2:	65fb      	str	r3, [r7, #92]	; 0x5c
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bda:	463b      	mov	r3, r7
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f008 fe49 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <PeriphCommonClock_Config+0x5c>
  {
    Error_Handler();
 8001be8:	f000 fec6 	bl	8002978 <Error_Handler>
  }
}
 8001bec:	bf00      	nop
 8001bee:	37b8      	adds	r7, #184	; 0xb8
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b08c      	sub	sp, #48	; 0x30
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001bfa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]
 8001c04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c06:	463b      	mov	r3, r7
 8001c08:	2224      	movs	r2, #36	; 0x24
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f015 fa99 	bl	8017144 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001c12:	4b31      	ldr	r3, [pc, #196]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c14:	4a31      	ldr	r2, [pc, #196]	; (8001cdc <MX_ADC1_Init+0xe8>)
 8001c16:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001c18:	4b2f      	ldr	r3, [pc, #188]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c1a:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001c1e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_16B;
 8001c20:	4b2d      	ldr	r3, [pc, #180]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001c26:	4b2c      	ldr	r3, [pc, #176]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c2c:	4b2a      	ldr	r3, [pc, #168]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c2e:	2204      	movs	r2, #4
 8001c30:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001c32:	4b29      	ldr	r3, [pc, #164]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c38:	4b27      	ldr	r3, [pc, #156]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001c3e:	4b26      	ldr	r3, [pc, #152]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c44:	4b24      	ldr	r3, [pc, #144]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c4c:	4b22      	ldr	r3, [pc, #136]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c52:	4b21      	ldr	r3, [pc, #132]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001c58:	4b1f      	ldr	r3, [pc, #124]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001c5e:	4b1e      	ldr	r3, [pc, #120]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001c64:	4b1c      	ldr	r3, [pc, #112]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	641a      	str	r2, [r3, #64]	; 0x40
  hadc1.Init.OversamplingMode = DISABLE;
 8001c6a:	4b1b      	ldr	r3, [pc, #108]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c72:	4819      	ldr	r0, [pc, #100]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c74:	f002 f99e 	bl	8003fb4 <HAL_ADC_Init>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d001      	beq.n	8001c82 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c7e:	f000 fe7b 	bl	8002978 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001c82:	2300      	movs	r3, #0
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001c86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4812      	ldr	r0, [pc, #72]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001c8e:	f003 f9d9 	bl	8005044 <HAL_ADCEx_MultiModeConfigChannel>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_ADC1_Init+0xa8>
  {
    Error_Handler();
 8001c98:	f000 fe6e 	bl	8002978 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c9c:	4b10      	ldr	r3, [pc, #64]	; (8001ce0 <MX_ADC1_Init+0xec>)
 8001c9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001ca0:	2306      	movs	r3, #6
 8001ca2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_16CYCLES_5;
 8001ca4:	2303      	movs	r3, #3
 8001ca6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001ca8:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001cac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001cae:	2304      	movs	r3, #4
 8001cb0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSignedSaturation = DISABLE;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cbc:	463b      	mov	r3, r7
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	4805      	ldr	r0, [pc, #20]	; (8001cd8 <MX_ADC1_Init+0xe4>)
 8001cc2:	f002 fb7f 	bl	80043c4 <HAL_ADC_ConfigChannel>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8001ccc:	f000 fe54 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001cd0:	bf00      	nop
 8001cd2:	3730      	adds	r7, #48	; 0x30
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}
 8001cd8:	24000bf8 	.word	0x24000bf8
 8001cdc:	40022000 	.word	0x40022000
 8001ce0:	2a000400 	.word	0x2a000400

08001ce4 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08a      	sub	sp, #40	; 0x28
 8001ce8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001cea:	1d3b      	adds	r3, r7, #4
 8001cec:	2224      	movs	r2, #36	; 0x24
 8001cee:	2100      	movs	r1, #0
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f015 fa27 	bl	8017144 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001cf6:	4b2f      	ldr	r3, [pc, #188]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001cf8:	4a2f      	ldr	r2, [pc, #188]	; (8001db8 <MX_ADC3_Init+0xd4>)
 8001cfa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV256;
 8001cfc:	4b2d      	ldr	r3, [pc, #180]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001cfe:	f44f 1230 	mov.w	r2, #2883584	; 0x2c0000
 8001d02:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001d04:	4b2b      	ldr	r3, [pc, #172]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d06:	2208      	movs	r2, #8
 8001d08:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC3_DATAALIGN_RIGHT;
 8001d0a:	4b2a      	ldr	r3, [pc, #168]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001d10:	4b28      	ldr	r3, [pc, #160]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001d16:	4b27      	ldr	r3, [pc, #156]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d18:	2204      	movs	r2, #4
 8001d1a:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001d1c:	4b25      	ldr	r3, [pc, #148]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8001d22:	4b24      	ldr	r3, [pc, #144]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8001d28:	4b22      	ldr	r3, [pc, #136]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d2a:	2201      	movs	r2, #1
 8001d2c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001d2e:	4b21      	ldr	r3, [pc, #132]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001d36:	4b1f      	ldr	r3, [pc, #124]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d3e:	2200      	movs	r2, #0
 8001d40:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001d42:	4b1c      	ldr	r3, [pc, #112]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d44:	2201      	movs	r2, #1
 8001d46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8001d4a:	4b1a      	ldr	r3, [pc, #104]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc3.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 8001d50:	4b18      	ldr	r3, [pc, #96]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001d56:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d58:	2200      	movs	r2, #0
 8001d5a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 8001d5c:	4b15      	ldr	r3, [pc, #84]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	641a      	str	r2, [r3, #64]	; 0x40
  hadc3.Init.OversamplingMode = DISABLE;
 8001d62:	4b14      	ldr	r3, [pc, #80]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d64:	2200      	movs	r2, #0
 8001d66:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001d6a:	4812      	ldr	r0, [pc, #72]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d6c:	f002 f922 	bl	8003fb4 <HAL_ADC_Init>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_ADC3_Init+0x96>
  {
    Error_Handler();
 8001d76:	f000 fdff 	bl	8002978 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001d7a:	4b10      	ldr	r3, [pc, #64]	; (8001dbc <MX_ADC3_Init+0xd8>)
 8001d7c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d7e:	2306      	movs	r3, #6
 8001d80:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC3_SAMPLETIME_2CYCLES_5;
 8001d82:	2300      	movs	r3, #0
 8001d84:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d86:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8001d8a:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d8c:	2304      	movs	r3, #4
 8001d8e:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d90:	2300      	movs	r3, #0
 8001d92:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC3_OFFSET_SIGN_NEGATIVE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	623b      	str	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d98:	1d3b      	adds	r3, r7, #4
 8001d9a:	4619      	mov	r1, r3
 8001d9c:	4805      	ldr	r0, [pc, #20]	; (8001db4 <MX_ADC3_Init+0xd0>)
 8001d9e:	f002 fb11 	bl	80043c4 <HAL_ADC_ConfigChannel>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_ADC3_Init+0xc8>
  {
    Error_Handler();
 8001da8:	f000 fde6 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001dac:	bf00      	nop
 8001dae:	3728      	adds	r7, #40	; 0x28
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	24000c68 	.word	0x24000c68
 8001db8:	58026000 	.word	0x58026000
 8001dbc:	04300002 	.word	0x04300002

08001dc0 <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 8001dc4:	4b2e      	ldr	r3, [pc, #184]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dc6:	4a2f      	ldr	r2, [pc, #188]	; (8001e84 <MX_FDCAN3_Init+0xc4>)
 8001dc8:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8001dca:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001dd0:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 8001dd6:	4b2a      	ldr	r3, [pc, #168]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001ddc:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001de2:	4b27      	ldr	r3, [pc, #156]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 16;
 8001de8:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dea:	2210      	movs	r2, #16
 8001dec:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001dee:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001df0:	2201      	movs	r2, #1
 8001df2:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 2;
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001df6:	2202      	movs	r2, #2
 8001df8:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 2;
 8001dfa:	4b21      	ldr	r3, [pc, #132]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001e00:	4b1f      	ldr	r3, [pc, #124]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e02:	2201      	movs	r2, #1
 8001e04:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 8001e06:	4b1e      	ldr	r3, [pc, #120]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e08:	2201      	movs	r2, #1
 8001e0a:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001e0c:	4b1c      	ldr	r3, [pc, #112]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e0e:	2201      	movs	r2, #1
 8001e10:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001e12:	4b1b      	ldr	r3, [pc, #108]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e14:	2201      	movs	r2, #1
 8001e16:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.MessageRAMOffset = 0;
 8001e18:	4b19      	ldr	r3, [pc, #100]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.StdFiltersNbr = 0;
 8001e1e:	4b18      	ldr	r3, [pc, #96]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001e24:	4b16      	ldr	r3, [pc, #88]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan3.Init.RxFifo0ElmtsNbr = 0;
 8001e2a:	4b15      	ldr	r3, [pc, #84]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan3.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001e30:	4b13      	ldr	r3, [pc, #76]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e32:	2204      	movs	r2, #4
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan3.Init.RxFifo1ElmtsNbr = 0;
 8001e36:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan3.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001e3c:	4b10      	ldr	r3, [pc, #64]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e3e:	2204      	movs	r2, #4
 8001e40:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan3.Init.RxBuffersNbr = 0;
 8001e42:	4b0f      	ldr	r3, [pc, #60]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan3.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001e48:	4b0d      	ldr	r3, [pc, #52]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e4a:	2204      	movs	r2, #4
 8001e4c:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan3.Init.TxEventsNbr = 0;
 8001e4e:	4b0c      	ldr	r3, [pc, #48]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan3.Init.TxBuffersNbr = 0;
 8001e54:	4b0a      	ldr	r3, [pc, #40]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan3.Init.TxFifoQueueElmtsNbr = 0;
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001e60:	4b07      	ldr	r3, [pc, #28]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan3.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8001e66:	4b06      	ldr	r3, [pc, #24]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e68:	2204      	movs	r2, #4
 8001e6a:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 8001e6c:	4804      	ldr	r0, [pc, #16]	; (8001e80 <MX_FDCAN3_Init+0xc0>)
 8001e6e:	f005 fbaf 	bl	80075d0 <HAL_FDCAN_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_FDCAN3_Init+0xbc>
  {
    Error_Handler();
 8001e78:	f000 fd7e 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */

  /* USER CODE END FDCAN3_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	24000dc8 	.word	0x24000dc8
 8001e84:	4000d400 	.word	0x4000d400

08001e88 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <MX_I2C2_Init+0x74>)
 8001e8e:	4a1c      	ldr	r2, [pc, #112]	; (8001f00 <MX_I2C2_Init+0x78>)
 8001e90:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001e92:	4b1a      	ldr	r3, [pc, #104]	; (8001efc <MX_I2C2_Init+0x74>)
 8001e94:	4a1b      	ldr	r2, [pc, #108]	; (8001f04 <MX_I2C2_Init+0x7c>)
 8001e96:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001e98:	4b18      	ldr	r3, [pc, #96]	; (8001efc <MX_I2C2_Init+0x74>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e9e:	4b17      	ldr	r3, [pc, #92]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ea4:	4b15      	ldr	r3, [pc, #84]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001eaa:	4b14      	ldr	r3, [pc, #80]	; (8001efc <MX_I2C2_Init+0x74>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001eb0:	4b12      	ldr	r3, [pc, #72]	; (8001efc <MX_I2C2_Init+0x74>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eb6:	4b11      	ldr	r3, [pc, #68]	; (8001efc <MX_I2C2_Init+0x74>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ebc:	4b0f      	ldr	r3, [pc, #60]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ec2:	480e      	ldr	r0, [pc, #56]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ec4:	f006 f8c2 	bl	800804c <HAL_I2C_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001ece:	f000 fd53 	bl	8002978 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	4809      	ldr	r0, [pc, #36]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ed6:	f006 f963 	bl	80081a0 <HAL_I2CEx_ConfigAnalogFilter>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001ee0:	f000 fd4a 	bl	8002978 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	4805      	ldr	r0, [pc, #20]	; (8001efc <MX_I2C2_Init+0x74>)
 8001ee8:	f006 f9a5 	bl	8008236 <HAL_I2CEx_ConfigDigitalFilter>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001ef2:	f000 fd41 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	24000e68 	.word	0x24000e68
 8001f00:	40005800 	.word	0x40005800
 8001f04:	20303e5d 	.word	0x20303e5d

08001f08 <MX_SDMMC2_SD_Init>:
  * @brief SDMMC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC2_SD_Init(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC2_Init 0 */

  /* USER CODE BEGIN SDMMC2_Init 1 */

  /* USER CODE END SDMMC2_Init 1 */
  hsd2.Instance = SDMMC2;
 8001f0c:	4b0b      	ldr	r3, [pc, #44]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f0e:	4a0c      	ldr	r2, [pc, #48]	; (8001f40 <MX_SDMMC2_SD_Init+0x38>)
 8001f10:	601a      	str	r2, [r3, #0]
  hsd2.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8001f12:	4b0a      	ldr	r3, [pc, #40]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	605a      	str	r2, [r3, #4]
  hsd2.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8001f18:	4b08      	ldr	r3, [pc, #32]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	609a      	str	r2, [r3, #8]
  hsd2.Init.BusWide = SDMMC_BUS_WIDE_4B;
 8001f1e:	4b07      	ldr	r3, [pc, #28]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f20:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f24:	60da      	str	r2, [r3, #12]
  hsd2.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8001f26:	4b05      	ldr	r3, [pc, #20]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	611a      	str	r2, [r3, #16]
  hsd2.Init.ClockDiv = 0;
 8001f2c:	4b03      	ldr	r3, [pc, #12]	; (8001f3c <MX_SDMMC2_SD_Init+0x34>)
 8001f2e:	2200      	movs	r2, #0
 8001f30:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN SDMMC2_Init 2 */

  /* USER CODE END SDMMC2_Init 2 */

}
 8001f32:	bf00      	nop
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr
 8001f3c:	24000ebc 	.word	0x24000ebc
 8001f40:	48022400 	.word	0x48022400

08001f44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001f48:	4b27      	ldr	r3, [pc, #156]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f4a:	4a28      	ldr	r2, [pc, #160]	; (8001fec <MX_SPI1_Init+0xa8>)
 8001f4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001f4e:	4b26      	ldr	r3, [pc, #152]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f50:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001f56:	4b24      	ldr	r3, [pc, #144]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f5c:	4b22      	ldr	r3, [pc, #136]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f5e:	2207      	movs	r2, #7
 8001f60:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f62:	4b21      	ldr	r3, [pc, #132]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f64:	2200      	movs	r2, #0
 8001f66:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f68:	4b1f      	ldr	r3, [pc, #124]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f70:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f74:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001f76:	4b1c      	ldr	r3, [pc, #112]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f78:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8001f7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f7e:	4b1a      	ldr	r3, [pc, #104]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f84:	4b18      	ldr	r3, [pc, #96]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f86:	2200      	movs	r2, #0
 8001f88:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f8a:	4b17      	ldr	r3, [pc, #92]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 8001f90:	4b15      	ldr	r3, [pc, #84]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001f96:	4b14      	ldr	r3, [pc, #80]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001f98:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f9c:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001f9e:	4b12      	ldr	r3, [pc, #72]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001fa4:	4b10      	ldr	r3, [pc, #64]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001faa:	4b0f      	ldr	r3, [pc, #60]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001fb0:	4b0d      	ldr	r3, [pc, #52]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001fb6:	4b0c      	ldr	r3, [pc, #48]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fb8:	2200      	movs	r2, #0
 8001fba:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001fbc:	4b0a      	ldr	r3, [pc, #40]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001fc2:	4b09      	ldr	r3, [pc, #36]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fc4:	2200      	movs	r2, #0
 8001fc6:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001fc8:	4b07      	ldr	r3, [pc, #28]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001fce:	4b06      	ldr	r3, [pc, #24]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001fd4:	4804      	ldr	r0, [pc, #16]	; (8001fe8 <MX_SPI1_Init+0xa4>)
 8001fd6:	f00c fc97 	bl	800e908 <HAL_SPI_Init>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d001      	beq.n	8001fe4 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 8001fe0:	f000 fcca 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001fe4:	bf00      	nop
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	24000f38 	.word	0x24000f38
 8001fec:	40013000 	.word	0x40013000

08001ff0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ff4:	4b27      	ldr	r3, [pc, #156]	; (8002094 <MX_SPI2_Init+0xa4>)
 8001ff6:	4a28      	ldr	r2, [pc, #160]	; (8002098 <MX_SPI2_Init+0xa8>)
 8001ff8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ffa:	4b26      	ldr	r3, [pc, #152]	; (8002094 <MX_SPI2_Init+0xa4>)
 8001ffc:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8002000:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002002:	4b24      	ldr	r3, [pc, #144]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002004:	2200      	movs	r2, #0
 8002006:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002008:	4b22      	ldr	r3, [pc, #136]	; (8002094 <MX_SPI2_Init+0xa4>)
 800200a:	2207      	movs	r2, #7
 800200c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800200e:	4b21      	ldr	r3, [pc, #132]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002010:	2200      	movs	r2, #0
 8002012:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002014:	4b1f      	ldr	r3, [pc, #124]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002016:	2200      	movs	r2, #0
 8002018:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800201a:	4b1e      	ldr	r3, [pc, #120]	; (8002094 <MX_SPI2_Init+0xa4>)
 800201c:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002020:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002022:	4b1c      	ldr	r3, [pc, #112]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002024:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8002028:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800202a:	4b1a      	ldr	r3, [pc, #104]	; (8002094 <MX_SPI2_Init+0xa4>)
 800202c:	2200      	movs	r2, #0
 800202e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002030:	4b18      	ldr	r3, [pc, #96]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002032:	2200      	movs	r2, #0
 8002034:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002036:	4b17      	ldr	r3, [pc, #92]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002038:	2200      	movs	r2, #0
 800203a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 800203c:	4b15      	ldr	r3, [pc, #84]	; (8002094 <MX_SPI2_Init+0xa4>)
 800203e:	2200      	movs	r2, #0
 8002040:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002042:	4b14      	ldr	r3, [pc, #80]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002044:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002048:	635a      	str	r2, [r3, #52]	; 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 800204a:	4b12      	ldr	r3, [pc, #72]	; (8002094 <MX_SPI2_Init+0xa4>)
 800204c:	2200      	movs	r2, #0
 800204e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8002050:	4b10      	ldr	r3, [pc, #64]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002052:	2200      	movs	r2, #0
 8002054:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002056:	4b0f      	ldr	r3, [pc, #60]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002058:	2200      	movs	r2, #0
 800205a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800205c:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <MX_SPI2_Init+0xa4>)
 800205e:	2200      	movs	r2, #0
 8002060:	645a      	str	r2, [r3, #68]	; 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8002062:	4b0c      	ldr	r3, [pc, #48]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002064:	2200      	movs	r2, #0
 8002066:	649a      	str	r2, [r3, #72]	; 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <MX_SPI2_Init+0xa4>)
 800206a:	2200      	movs	r2, #0
 800206c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800206e:	4b09      	ldr	r3, [pc, #36]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002070:	2200      	movs	r2, #0
 8002072:	651a      	str	r2, [r3, #80]	; 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002074:	4b07      	ldr	r3, [pc, #28]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002076:	2200      	movs	r2, #0
 8002078:	655a      	str	r2, [r3, #84]	; 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800207a:	4b06      	ldr	r3, [pc, #24]	; (8002094 <MX_SPI2_Init+0xa4>)
 800207c:	2200      	movs	r2, #0
 800207e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002080:	4804      	ldr	r0, [pc, #16]	; (8002094 <MX_SPI2_Init+0xa4>)
 8002082:	f00c fc41 	bl	800e908 <HAL_SPI_Init>
 8002086:	4603      	mov	r3, r0
 8002088:	2b00      	cmp	r3, #0
 800208a:	d001      	beq.n	8002090 <MX_SPI2_Init+0xa0>
  {
    Error_Handler();
 800208c:	f000 fc74 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002090:	bf00      	nop
 8002092:	bd80      	pop	{r7, pc}
 8002094:	24000fc0 	.word	0x24000fc0
 8002098:	40003800 	.word	0x40003800

0800209c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80020a0:	4b27      	ldr	r3, [pc, #156]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020a2:	4a28      	ldr	r2, [pc, #160]	; (8002144 <MX_SPI3_Init+0xa8>)
 80020a4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80020a6:	4b26      	ldr	r3, [pc, #152]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020a8:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80020ac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80020ae:	4b24      	ldr	r3, [pc, #144]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80020b4:	4b22      	ldr	r3, [pc, #136]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020b6:	2207      	movs	r2, #7
 80020b8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80020ba:	4b21      	ldr	r3, [pc, #132]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020bc:	2200      	movs	r2, #0
 80020be:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020c0:	4b1f      	ldr	r3, [pc, #124]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020c6:	4b1e      	ldr	r3, [pc, #120]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020c8:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80020cc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80020ce:	4b1c      	ldr	r3, [pc, #112]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020d0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80020d4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020d6:	4b1a      	ldr	r3, [pc, #104]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020d8:	2200      	movs	r2, #0
 80020da:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020dc:	4b18      	ldr	r3, [pc, #96]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020de:	2200      	movs	r2, #0
 80020e0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020e2:	4b17      	ldr	r3, [pc, #92]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 0x0;
 80020e8:	4b15      	ldr	r3, [pc, #84]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80020ee:	4b14      	ldr	r3, [pc, #80]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020f4:	635a      	str	r2, [r3, #52]	; 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80020f6:	4b12      	ldr	r3, [pc, #72]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80020fc:	4b10      	ldr	r3, [pc, #64]	; (8002140 <MX_SPI3_Init+0xa4>)
 80020fe:	2200      	movs	r2, #0
 8002100:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002102:	4b0f      	ldr	r3, [pc, #60]	; (8002140 <MX_SPI3_Init+0xa4>)
 8002104:	2200      	movs	r2, #0
 8002106:	641a      	str	r2, [r3, #64]	; 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8002108:	4b0d      	ldr	r3, [pc, #52]	; (8002140 <MX_SPI3_Init+0xa4>)
 800210a:	2200      	movs	r2, #0
 800210c:	645a      	str	r2, [r3, #68]	; 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800210e:	4b0c      	ldr	r3, [pc, #48]	; (8002140 <MX_SPI3_Init+0xa4>)
 8002110:	2200      	movs	r2, #0
 8002112:	649a      	str	r2, [r3, #72]	; 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8002114:	4b0a      	ldr	r3, [pc, #40]	; (8002140 <MX_SPI3_Init+0xa4>)
 8002116:	2200      	movs	r2, #0
 8002118:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 800211a:	4b09      	ldr	r3, [pc, #36]	; (8002140 <MX_SPI3_Init+0xa4>)
 800211c:	2200      	movs	r2, #0
 800211e:	651a      	str	r2, [r3, #80]	; 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8002120:	4b07      	ldr	r3, [pc, #28]	; (8002140 <MX_SPI3_Init+0xa4>)
 8002122:	2200      	movs	r2, #0
 8002124:	655a      	str	r2, [r3, #84]	; 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8002126:	4b06      	ldr	r3, [pc, #24]	; (8002140 <MX_SPI3_Init+0xa4>)
 8002128:	2200      	movs	r2, #0
 800212a:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800212c:	4804      	ldr	r0, [pc, #16]	; (8002140 <MX_SPI3_Init+0xa4>)
 800212e:	f00c fbeb 	bl	800e908 <HAL_SPI_Init>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 8002138:	f000 fc1e 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	24001048 	.word	0x24001048
 8002144:	40003c00 	.word	0x40003c00

08002148 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b08a      	sub	sp, #40	; 0x28
 800214c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800214e:	f107 031c 	add.w	r3, r7, #28
 8002152:	2200      	movs	r2, #0
 8002154:	601a      	str	r2, [r3, #0]
 8002156:	605a      	str	r2, [r3, #4]
 8002158:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800215a:	463b      	mov	r3, r7
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
 8002168:	615a      	str	r2, [r3, #20]
 800216a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800216c:	4b21      	ldr	r3, [pc, #132]	; (80021f4 <MX_TIM2_Init+0xac>)
 800216e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002172:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002174:	4b1f      	ldr	r3, [pc, #124]	; (80021f4 <MX_TIM2_Init+0xac>)
 8002176:	2200      	movs	r2, #0
 8002178:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800217a:	4b1e      	ldr	r3, [pc, #120]	; (80021f4 <MX_TIM2_Init+0xac>)
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 90;
 8002180:	4b1c      	ldr	r3, [pc, #112]	; (80021f4 <MX_TIM2_Init+0xac>)
 8002182:	225a      	movs	r2, #90	; 0x5a
 8002184:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002186:	4b1b      	ldr	r3, [pc, #108]	; (80021f4 <MX_TIM2_Init+0xac>)
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800218c:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <MX_TIM2_Init+0xac>)
 800218e:	2200      	movs	r2, #0
 8002190:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002192:	4818      	ldr	r0, [pc, #96]	; (80021f4 <MX_TIM2_Init+0xac>)
 8002194:	f00d f9a8 	bl	800f4e8 <HAL_TIM_PWM_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 800219e:	f000 fbeb 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021a6:	2300      	movs	r3, #0
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021aa:	f107 031c 	add.w	r3, r7, #28
 80021ae:	4619      	mov	r1, r3
 80021b0:	4810      	ldr	r0, [pc, #64]	; (80021f4 <MX_TIM2_Init+0xac>)
 80021b2:	f00e fc2f 	bl	8010a14 <HAL_TIMEx_MasterConfigSynchronization>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 80021bc:	f000 fbdc 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c0:	2360      	movs	r3, #96	; 0x60
 80021c2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80021c4:	2300      	movs	r3, #0
 80021c6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021c8:	2300      	movs	r3, #0
 80021ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021d0:	463b      	mov	r3, r7
 80021d2:	2208      	movs	r2, #8
 80021d4:	4619      	mov	r1, r3
 80021d6:	4807      	ldr	r0, [pc, #28]	; (80021f4 <MX_TIM2_Init+0xac>)
 80021d8:	f00d fe4e 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 80021dc:	4603      	mov	r3, r0
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d001      	beq.n	80021e6 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 80021e2:	f000 fbc9 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80021e6:	4803      	ldr	r0, [pc, #12]	; (80021f4 <MX_TIM2_Init+0xac>)
 80021e8:	f001 f8e4 	bl	80033b4 <HAL_TIM_MspPostInit>

}
 80021ec:	bf00      	nop
 80021ee:	3728      	adds	r7, #40	; 0x28
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	240010d0 	.word	0x240010d0

080021f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08a      	sub	sp, #40	; 0x28
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021fe:	f107 031c 	add.w	r3, r7, #28
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800220a:	463b      	mov	r3, r7
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
 8002210:	605a      	str	r2, [r3, #4]
 8002212:	609a      	str	r2, [r3, #8]
 8002214:	60da      	str	r2, [r3, #12]
 8002216:	611a      	str	r2, [r3, #16]
 8002218:	615a      	str	r2, [r3, #20]
 800221a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800221c:	4b26      	ldr	r3, [pc, #152]	; (80022b8 <MX_TIM3_Init+0xc0>)
 800221e:	4a27      	ldr	r2, [pc, #156]	; (80022bc <MX_TIM3_Init+0xc4>)
 8002220:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002222:	4b25      	ldr	r3, [pc, #148]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002224:	2200      	movs	r2, #0
 8002226:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002228:	4b23      	ldr	r3, [pc, #140]	; (80022b8 <MX_TIM3_Init+0xc0>)
 800222a:	2200      	movs	r2, #0
 800222c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 90;
 800222e:	4b22      	ldr	r3, [pc, #136]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002230:	225a      	movs	r2, #90	; 0x5a
 8002232:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002234:	4b20      	ldr	r3, [pc, #128]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002236:	2200      	movs	r2, #0
 8002238:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223a:	4b1f      	ldr	r3, [pc, #124]	; (80022b8 <MX_TIM3_Init+0xc0>)
 800223c:	2200      	movs	r2, #0
 800223e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002240:	481d      	ldr	r0, [pc, #116]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002242:	f00d f951 	bl	800f4e8 <HAL_TIM_PWM_Init>
 8002246:	4603      	mov	r3, r0
 8002248:	2b00      	cmp	r3, #0
 800224a:	d001      	beq.n	8002250 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 800224c:	f000 fb94 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002254:	2300      	movs	r3, #0
 8002256:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002258:	f107 031c 	add.w	r3, r7, #28
 800225c:	4619      	mov	r1, r3
 800225e:	4816      	ldr	r0, [pc, #88]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002260:	f00e fbd8 	bl	8010a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800226a:	f000 fb85 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800226e:	2360      	movs	r3, #96	; 0x60
 8002270:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002272:	2300      	movs	r3, #0
 8002274:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800227e:	463b      	mov	r3, r7
 8002280:	2200      	movs	r2, #0
 8002282:	4619      	mov	r1, r3
 8002284:	480c      	ldr	r0, [pc, #48]	; (80022b8 <MX_TIM3_Init+0xc0>)
 8002286:	f00d fdf7 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002290:	f000 fb72 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002294:	463b      	mov	r3, r7
 8002296:	2204      	movs	r2, #4
 8002298:	4619      	mov	r1, r3
 800229a:	4807      	ldr	r0, [pc, #28]	; (80022b8 <MX_TIM3_Init+0xc0>)
 800229c:	f00d fdec 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80022a6:	f000 fb67 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80022aa:	4803      	ldr	r0, [pc, #12]	; (80022b8 <MX_TIM3_Init+0xc0>)
 80022ac:	f001 f882 	bl	80033b4 <HAL_TIM_MspPostInit>

}
 80022b0:	bf00      	nop
 80022b2:	3728      	adds	r7, #40	; 0x28
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	2400111c 	.word	0x2400111c
 80022bc:	40000400 	.word	0x40000400

080022c0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b08a      	sub	sp, #40	; 0x28
 80022c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c6:	f107 031c 	add.w	r3, r7, #28
 80022ca:	2200      	movs	r2, #0
 80022cc:	601a      	str	r2, [r3, #0]
 80022ce:	605a      	str	r2, [r3, #4]
 80022d0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022d2:	463b      	mov	r3, r7
 80022d4:	2200      	movs	r2, #0
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	605a      	str	r2, [r3, #4]
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	60da      	str	r2, [r3, #12]
 80022de:	611a      	str	r2, [r3, #16]
 80022e0:	615a      	str	r2, [r3, #20]
 80022e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80022e4:	4b32      	ldr	r3, [pc, #200]	; (80023b0 <MX_TIM4_Init+0xf0>)
 80022e6:	4a33      	ldr	r2, [pc, #204]	; (80023b4 <MX_TIM4_Init+0xf4>)
 80022e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 28;
 80022ea:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <MX_TIM4_Init+0xf0>)
 80022ec:	221c      	movs	r2, #28
 80022ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022f0:	4b2f      	ldr	r3, [pc, #188]	; (80023b0 <MX_TIM4_Init+0xf0>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80022f6:	4b2e      	ldr	r3, [pc, #184]	; (80023b0 <MX_TIM4_Init+0xf0>)
 80022f8:	f242 720f 	movw	r2, #9999	; 0x270f
 80022fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fe:	4b2c      	ldr	r3, [pc, #176]	; (80023b0 <MX_TIM4_Init+0xf0>)
 8002300:	2200      	movs	r2, #0
 8002302:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002304:	4b2a      	ldr	r3, [pc, #168]	; (80023b0 <MX_TIM4_Init+0xf0>)
 8002306:	2200      	movs	r2, #0
 8002308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800230a:	4829      	ldr	r0, [pc, #164]	; (80023b0 <MX_TIM4_Init+0xf0>)
 800230c:	f00d f8ec 	bl	800f4e8 <HAL_TIM_PWM_Init>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8002316:	f000 fb2f 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002322:	f107 031c 	add.w	r3, r7, #28
 8002326:	4619      	mov	r1, r3
 8002328:	4821      	ldr	r0, [pc, #132]	; (80023b0 <MX_TIM4_Init+0xf0>)
 800232a:	f00e fb73 	bl	8010a14 <HAL_TIMEx_MasterConfigSynchronization>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8002334:	f000 fb20 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002338:	2360      	movs	r3, #96	; 0x60
 800233a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800233c:	2300      	movs	r3, #0
 800233e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002340:	2300      	movs	r3, #0
 8002342:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002344:	2300      	movs	r3, #0
 8002346:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002348:	463b      	mov	r3, r7
 800234a:	2200      	movs	r2, #0
 800234c:	4619      	mov	r1, r3
 800234e:	4818      	ldr	r0, [pc, #96]	; (80023b0 <MX_TIM4_Init+0xf0>)
 8002350:	f00d fd92 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 800235a:	f000 fb0d 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800235e:	463b      	mov	r3, r7
 8002360:	2204      	movs	r2, #4
 8002362:	4619      	mov	r1, r3
 8002364:	4812      	ldr	r0, [pc, #72]	; (80023b0 <MX_TIM4_Init+0xf0>)
 8002366:	f00d fd87 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 800236a:	4603      	mov	r3, r0
 800236c:	2b00      	cmp	r3, #0
 800236e:	d001      	beq.n	8002374 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002370:	f000 fb02 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002374:	463b      	mov	r3, r7
 8002376:	2208      	movs	r2, #8
 8002378:	4619      	mov	r1, r3
 800237a:	480d      	ldr	r0, [pc, #52]	; (80023b0 <MX_TIM4_Init+0xf0>)
 800237c:	f00d fd7c 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <MX_TIM4_Init+0xca>
  {
    Error_Handler();
 8002386:	f000 faf7 	bl	8002978 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800238a:	463b      	mov	r3, r7
 800238c:	220c      	movs	r2, #12
 800238e:	4619      	mov	r1, r3
 8002390:	4807      	ldr	r0, [pc, #28]	; (80023b0 <MX_TIM4_Init+0xf0>)
 8002392:	f00d fd71 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 8002396:	4603      	mov	r3, r0
 8002398:	2b00      	cmp	r3, #0
 800239a:	d001      	beq.n	80023a0 <MX_TIM4_Init+0xe0>
  {
    Error_Handler();
 800239c:	f000 faec 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80023a0:	4803      	ldr	r0, [pc, #12]	; (80023b0 <MX_TIM4_Init+0xf0>)
 80023a2:	f001 f807 	bl	80033b4 <HAL_TIM_MspPostInit>

}
 80023a6:	bf00      	nop
 80023a8:	3728      	adds	r7, #40	; 0x28
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	24001168 	.word	0x24001168
 80023b4:	40000800 	.word	0x40000800

080023b8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	; 0x28
 80023bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023be:	f107 031c 	add.w	r3, r7, #28
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
 80023c6:	605a      	str	r2, [r3, #4]
 80023c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023ca:	463b      	mov	r3, r7
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	605a      	str	r2, [r3, #4]
 80023d2:	609a      	str	r2, [r3, #8]
 80023d4:	60da      	str	r2, [r3, #12]
 80023d6:	611a      	str	r2, [r3, #16]
 80023d8:	615a      	str	r2, [r3, #20]
 80023da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80023dc:	4b21      	ldr	r3, [pc, #132]	; (8002464 <MX_TIM5_Init+0xac>)
 80023de:	4a22      	ldr	r2, [pc, #136]	; (8002468 <MX_TIM5_Init+0xb0>)
 80023e0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80023e2:	4b20      	ldr	r3, [pc, #128]	; (8002464 <MX_TIM5_Init+0xac>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023e8:	4b1e      	ldr	r3, [pc, #120]	; (8002464 <MX_TIM5_Init+0xac>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 90;
 80023ee:	4b1d      	ldr	r3, [pc, #116]	; (8002464 <MX_TIM5_Init+0xac>)
 80023f0:	225a      	movs	r2, #90	; 0x5a
 80023f2:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023f4:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <MX_TIM5_Init+0xac>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023fa:	4b1a      	ldr	r3, [pc, #104]	; (8002464 <MX_TIM5_Init+0xac>)
 80023fc:	2200      	movs	r2, #0
 80023fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8002400:	4818      	ldr	r0, [pc, #96]	; (8002464 <MX_TIM5_Init+0xac>)
 8002402:	f00d f871 	bl	800f4e8 <HAL_TIM_PWM_Init>
 8002406:	4603      	mov	r3, r0
 8002408:	2b00      	cmp	r3, #0
 800240a:	d001      	beq.n	8002410 <MX_TIM5_Init+0x58>
  {
    Error_Handler();
 800240c:	f000 fab4 	bl	8002978 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002414:	2300      	movs	r3, #0
 8002416:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002418:	f107 031c 	add.w	r3, r7, #28
 800241c:	4619      	mov	r1, r3
 800241e:	4811      	ldr	r0, [pc, #68]	; (8002464 <MX_TIM5_Init+0xac>)
 8002420:	f00e faf8 	bl	8010a14 <HAL_TIMEx_MasterConfigSynchronization>
 8002424:	4603      	mov	r3, r0
 8002426:	2b00      	cmp	r3, #0
 8002428:	d001      	beq.n	800242e <MX_TIM5_Init+0x76>
  {
    Error_Handler();
 800242a:	f000 faa5 	bl	8002978 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800242e:	2360      	movs	r3, #96	; 0x60
 8002430:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002436:	2300      	movs	r3, #0
 8002438:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800243a:	2300      	movs	r3, #0
 800243c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800243e:	463b      	mov	r3, r7
 8002440:	220c      	movs	r2, #12
 8002442:	4619      	mov	r1, r3
 8002444:	4807      	ldr	r0, [pc, #28]	; (8002464 <MX_TIM5_Init+0xac>)
 8002446:	f00d fd17 	bl	800fe78 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM5_Init+0x9c>
  {
    Error_Handler();
 8002450:	f000 fa92 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8002454:	4803      	ldr	r0, [pc, #12]	; (8002464 <MX_TIM5_Init+0xac>)
 8002456:	f000 ffad 	bl	80033b4 <HAL_TIM_MspPostInit>

}
 800245a:	bf00      	nop
 800245c:	3728      	adds	r7, #40	; 0x28
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	240011b4 	.word	0x240011b4
 8002468:	40000c00 	.word	0x40000c00

0800246c <MX_TIM13_Init>:
  * @brief TIM13 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM13_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM13_Init 0 */

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8002470:	4b0e      	ldr	r3, [pc, #56]	; (80024ac <MX_TIM13_Init+0x40>)
 8002472:	4a0f      	ldr	r2, [pc, #60]	; (80024b0 <MX_TIM13_Init+0x44>)
 8002474:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 95;
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <MX_TIM13_Init+0x40>)
 8002478:	225f      	movs	r2, #95	; 0x5f
 800247a:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <MX_TIM13_Init+0x40>)
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 65535;
 8002482:	4b0a      	ldr	r3, [pc, #40]	; (80024ac <MX_TIM13_Init+0x40>)
 8002484:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002488:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800248a:	4b08      	ldr	r3, [pc, #32]	; (80024ac <MX_TIM13_Init+0x40>)
 800248c:	2200      	movs	r2, #0
 800248e:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002490:	4b06      	ldr	r3, [pc, #24]	; (80024ac <MX_TIM13_Init+0x40>)
 8002492:	2200      	movs	r2, #0
 8002494:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002496:	4805      	ldr	r0, [pc, #20]	; (80024ac <MX_TIM13_Init+0x40>)
 8002498:	f00c ffcf 	bl	800f43a <HAL_TIM_Base_Init>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM13_Init+0x3a>
  {
    Error_Handler();
 80024a2:	f000 fa69 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */

}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	24001200 	.word	0x24001200
 80024b0:	40001c00 	.word	0x40001c00

080024b4 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80024b8:	4b22      	ldr	r3, [pc, #136]	; (8002544 <MX_UART4_Init+0x90>)
 80024ba:	4a23      	ldr	r2, [pc, #140]	; (8002548 <MX_UART4_Init+0x94>)
 80024bc:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80024be:	4b21      	ldr	r3, [pc, #132]	; (8002544 <MX_UART4_Init+0x90>)
 80024c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024c4:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80024c6:	4b1f      	ldr	r3, [pc, #124]	; (8002544 <MX_UART4_Init+0x90>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80024cc:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <MX_UART4_Init+0x90>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80024d2:	4b1c      	ldr	r3, [pc, #112]	; (8002544 <MX_UART4_Init+0x90>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80024d8:	4b1a      	ldr	r3, [pc, #104]	; (8002544 <MX_UART4_Init+0x90>)
 80024da:	220c      	movs	r2, #12
 80024dc:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024de:	4b19      	ldr	r3, [pc, #100]	; (8002544 <MX_UART4_Init+0x90>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80024e4:	4b17      	ldr	r3, [pc, #92]	; (8002544 <MX_UART4_Init+0x90>)
 80024e6:	2200      	movs	r2, #0
 80024e8:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80024ea:	4b16      	ldr	r3, [pc, #88]	; (8002544 <MX_UART4_Init+0x90>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80024f0:	4b14      	ldr	r3, [pc, #80]	; (8002544 <MX_UART4_Init+0x90>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80024f6:	4b13      	ldr	r3, [pc, #76]	; (8002544 <MX_UART4_Init+0x90>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80024fc:	4811      	ldr	r0, [pc, #68]	; (8002544 <MX_UART4_Init+0x90>)
 80024fe:	f00e fb43 	bl	8010b88 <HAL_UART_Init>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002508:	f000 fa36 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800250c:	2100      	movs	r1, #0
 800250e:	480d      	ldr	r0, [pc, #52]	; (8002544 <MX_UART4_Init+0x90>)
 8002510:	f00f fc49 	bl	8011da6 <HAL_UARTEx_SetTxFifoThreshold>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 800251a:	f000 fa2d 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800251e:	2100      	movs	r1, #0
 8002520:	4808      	ldr	r0, [pc, #32]	; (8002544 <MX_UART4_Init+0x90>)
 8002522:	f00f fc7e 	bl	8011e22 <HAL_UARTEx_SetRxFifoThreshold>
 8002526:	4603      	mov	r3, r0
 8002528:	2b00      	cmp	r3, #0
 800252a:	d001      	beq.n	8002530 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 800252c:	f000 fa24 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002530:	4804      	ldr	r0, [pc, #16]	; (8002544 <MX_UART4_Init+0x90>)
 8002532:	f00f fbff 	bl	8011d34 <HAL_UARTEx_DisableFifoMode>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 800253c:	f000 fa1c 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002540:	bf00      	nop
 8002542:	bd80      	pop	{r7, pc}
 8002544:	240014a4 	.word	0x240014a4
 8002548:	40004c00 	.word	0x40004c00

0800254c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002550:	4b22      	ldr	r3, [pc, #136]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002552:	4a23      	ldr	r2, [pc, #140]	; (80025e0 <MX_USART6_UART_Init+0x94>)
 8002554:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002556:	4b21      	ldr	r3, [pc, #132]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002558:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800255c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800255e:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002564:	4b1d      	ldr	r3, [pc, #116]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002566:	2200      	movs	r2, #0
 8002568:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800256a:	4b1c      	ldr	r3, [pc, #112]	; (80025dc <MX_USART6_UART_Init+0x90>)
 800256c:	2200      	movs	r2, #0
 800256e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002570:	4b1a      	ldr	r3, [pc, #104]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002572:	220c      	movs	r2, #12
 8002574:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002576:	4b19      	ldr	r3, [pc, #100]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002578:	2200      	movs	r2, #0
 800257a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800257c:	4b17      	ldr	r3, [pc, #92]	; (80025dc <MX_USART6_UART_Init+0x90>)
 800257e:	2200      	movs	r2, #0
 8002580:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002582:	4b16      	ldr	r3, [pc, #88]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002584:	2200      	movs	r2, #0
 8002586:	621a      	str	r2, [r3, #32]
  huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002588:	4b14      	ldr	r3, [pc, #80]	; (80025dc <MX_USART6_UART_Init+0x90>)
 800258a:	2200      	movs	r2, #0
 800258c:	625a      	str	r2, [r3, #36]	; 0x24
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800258e:	4b13      	ldr	r3, [pc, #76]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002590:	2200      	movs	r2, #0
 8002592:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002594:	4811      	ldr	r0, [pc, #68]	; (80025dc <MX_USART6_UART_Init+0x90>)
 8002596:	f00e faf7 	bl	8010b88 <HAL_UART_Init>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <MX_USART6_UART_Init+0x58>
  {
    Error_Handler();
 80025a0:	f000 f9ea 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025a4:	2100      	movs	r1, #0
 80025a6:	480d      	ldr	r0, [pc, #52]	; (80025dc <MX_USART6_UART_Init+0x90>)
 80025a8:	f00f fbfd 	bl	8011da6 <HAL_UARTEx_SetTxFifoThreshold>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_USART6_UART_Init+0x6a>
  {
    Error_Handler();
 80025b2:	f000 f9e1 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80025b6:	2100      	movs	r1, #0
 80025b8:	4808      	ldr	r0, [pc, #32]	; (80025dc <MX_USART6_UART_Init+0x90>)
 80025ba:	f00f fc32 	bl	8011e22 <HAL_UARTEx_SetRxFifoThreshold>
 80025be:	4603      	mov	r3, r0
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d001      	beq.n	80025c8 <MX_USART6_UART_Init+0x7c>
  {
    Error_Handler();
 80025c4:	f000 f9d8 	bl	8002978 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart6) != HAL_OK)
 80025c8:	4804      	ldr	r0, [pc, #16]	; (80025dc <MX_USART6_UART_Init+0x90>)
 80025ca:	f00f fbb3 	bl	8011d34 <HAL_UARTEx_DisableFifoMode>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d001      	beq.n	80025d8 <MX_USART6_UART_Init+0x8c>
  {
    Error_Handler();
 80025d4:	f000 f9d0 	bl	8002978 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80025d8:	bf00      	nop
 80025da:	bd80      	pop	{r7, pc}
 80025dc:	24001538 	.word	0x24001538
 80025e0:	40011400 	.word	0x40011400

080025e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80025ea:	4b2d      	ldr	r3, [pc, #180]	; (80026a0 <MX_DMA_Init+0xbc>)
 80025ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80025f0:	4a2b      	ldr	r2, [pc, #172]	; (80026a0 <MX_DMA_Init+0xbc>)
 80025f2:	f043 0301 	orr.w	r3, r3, #1
 80025f6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80025fa:	4b29      	ldr	r3, [pc, #164]	; (80026a0 <MX_DMA_Init+0xbc>)
 80025fc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8002600:	f003 0301 	and.w	r3, r3, #1
 8002604:	607b      	str	r3, [r7, #4]
 8002606:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002608:	4b25      	ldr	r3, [pc, #148]	; (80026a0 <MX_DMA_Init+0xbc>)
 800260a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800260e:	4a24      	ldr	r2, [pc, #144]	; (80026a0 <MX_DMA_Init+0xbc>)
 8002610:	f043 0302 	orr.w	r3, r3, #2
 8002614:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8002618:	4b21      	ldr	r3, [pc, #132]	; (80026a0 <MX_DMA_Init+0xbc>)
 800261a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 800261e:	f003 0302 	and.w	r3, r3, #2
 8002622:	603b      	str	r3, [r7, #0]
 8002624:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002626:	2200      	movs	r2, #0
 8002628:	2100      	movs	r1, #0
 800262a:	200b      	movs	r0, #11
 800262c:	f002 fec7 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8002630:	200b      	movs	r0, #11
 8002632:	f002 fede 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002636:	2200      	movs	r2, #0
 8002638:	2100      	movs	r1, #0
 800263a:	200c      	movs	r0, #12
 800263c:	f002 febf 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002640:	200c      	movs	r0, #12
 8002642:	f002 fed6 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8002646:	2200      	movs	r2, #0
 8002648:	2100      	movs	r1, #0
 800264a:	200d      	movs	r0, #13
 800264c:	f002 feb7 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002650:	200d      	movs	r0, #13
 8002652:	f002 fece 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8002656:	2200      	movs	r2, #0
 8002658:	2100      	movs	r1, #0
 800265a:	200e      	movs	r0, #14
 800265c:	f002 feaf 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8002660:	200e      	movs	r0, #14
 8002662:	f002 fec6 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8002666:	2200      	movs	r2, #0
 8002668:	2100      	movs	r1, #0
 800266a:	200f      	movs	r0, #15
 800266c:	f002 fea7 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002670:	200f      	movs	r0, #15
 8002672:	f002 febe 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8002676:	2200      	movs	r2, #0
 8002678:	2100      	movs	r1, #0
 800267a:	2010      	movs	r0, #16
 800267c:	f002 fe9f 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002680:	2010      	movs	r0, #16
 8002682:	f002 feb6 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 8002686:	2200      	movs	r2, #0
 8002688:	2100      	movs	r1, #0
 800268a:	2046      	movs	r0, #70	; 0x46
 800268c:	f002 fe97 	bl	80053be <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002690:	2046      	movs	r0, #70	; 0x46
 8002692:	f002 feae 	bl	80053f2 <HAL_NVIC_EnableIRQ>

}
 8002696:	bf00      	nop
 8002698:	3708      	adds	r7, #8
 800269a:	46bd      	mov	sp, r7
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	58024400 	.word	0x58024400

080026a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b08c      	sub	sp, #48	; 0x30
 80026a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026aa:	f107 031c 	add.w	r3, r7, #28
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]
 80026b8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80026ba:	4ba7      	ldr	r3, [pc, #668]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026c0:	4aa5      	ldr	r2, [pc, #660]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026c2:	f043 0310 	orr.w	r3, r3, #16
 80026c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026ca:	4ba3      	ldr	r3, [pc, #652]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	61bb      	str	r3, [r7, #24]
 80026d6:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026d8:	4b9f      	ldr	r3, [pc, #636]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026de:	4a9e      	ldr	r2, [pc, #632]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026e0:	f043 0320 	orr.w	r3, r3, #32
 80026e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80026e8:	4b9b      	ldr	r3, [pc, #620]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026ee:	f003 0320 	and.w	r3, r3, #32
 80026f2:	617b      	str	r3, [r7, #20]
 80026f4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80026f6:	4b98      	ldr	r3, [pc, #608]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80026fc:	4a96      	ldr	r2, [pc, #600]	; (8002958 <MX_GPIO_Init+0x2b4>)
 80026fe:	f043 0304 	orr.w	r3, r3, #4
 8002702:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002706:	4b94      	ldr	r3, [pc, #592]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800270c:	f003 0304 	and.w	r3, r3, #4
 8002710:	613b      	str	r3, [r7, #16]
 8002712:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002714:	4b90      	ldr	r3, [pc, #576]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002716:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800271a:	4a8f      	ldr	r2, [pc, #572]	; (8002958 <MX_GPIO_Init+0x2b4>)
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002724:	4b8c      	ldr	r3, [pc, #560]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002726:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800272a:	f003 0301 	and.w	r3, r3, #1
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002732:	4b89      	ldr	r3, [pc, #548]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002734:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002738:	4a87      	ldr	r2, [pc, #540]	; (8002958 <MX_GPIO_Init+0x2b4>)
 800273a:	f043 0302 	orr.w	r3, r3, #2
 800273e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002742:	4b85      	ldr	r3, [pc, #532]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002744:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	60bb      	str	r3, [r7, #8]
 800274e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002750:	4b81      	ldr	r3, [pc, #516]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002752:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002756:	4a80      	ldr	r2, [pc, #512]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002758:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800275c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002760:	4b7d      	ldr	r3, [pc, #500]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002762:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800276a:	607b      	str	r3, [r7, #4]
 800276c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800276e:	4b7a      	ldr	r3, [pc, #488]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002770:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002774:	4a78      	ldr	r2, [pc, #480]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002776:	f043 0308 	orr.w	r3, r3, #8
 800277a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800277e:	4b76      	ldr	r3, [pc, #472]	; (8002958 <MX_GPIO_Init+0x2b4>)
 8002780:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002784:	f003 0308 	and.w	r3, r3, #8
 8002788:	603b      	str	r3, [r7, #0]
 800278a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin, GPIO_PIN_RESET);
 800278c:	2200      	movs	r2, #0
 800278e:	f241 5104 	movw	r1, #5380	; 0x1504
 8002792:	4872      	ldr	r0, [pc, #456]	; (800295c <MX_GPIO_Init+0x2b8>)
 8002794:	f005 fc40 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARM1_Pin|ARM2_Pin|GPIO_PIN_15, GPIO_PIN_RESET);
 8002798:	2200      	movs	r2, #0
 800279a:	f248 0106 	movw	r1, #32774	; 0x8006
 800279e:	4870      	ldr	r0, [pc, #448]	; (8002960 <MX_GPIO_Init+0x2bc>)
 80027a0:	f005 fc3a 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 80027a4:	2200      	movs	r2, #0
 80027a6:	2130      	movs	r1, #48	; 0x30
 80027a8:	486e      	ldr	r0, [pc, #440]	; (8002964 <MX_GPIO_Init+0x2c0>)
 80027aa:	f005 fc35 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|PYRO1_Pin, GPIO_PIN_RESET);
 80027ae:	2200      	movs	r2, #0
 80027b0:	2103      	movs	r1, #3
 80027b2:	486d      	ldr	r0, [pc, #436]	; (8002968 <MX_GPIO_Init+0x2c4>)
 80027b4:	f005 fc30 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, PYRO2_Pin|PYRO3_Pin|PYRO4_Pin, GPIO_PIN_RESET);
 80027b8:	2200      	movs	r2, #0
 80027ba:	f44f 4128 	mov.w	r1, #43008	; 0xa800
 80027be:	486b      	ldr	r0, [pc, #428]	; (800296c <MX_GPIO_Init+0x2c8>)
 80027c0:	f005 fc2a 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 80027c4:	2200      	movs	r2, #0
 80027c6:	210e      	movs	r1, #14
 80027c8:	4869      	ldr	r0, [pc, #420]	; (8002970 <MX_GPIO_Init+0x2cc>)
 80027ca:	f005 fc25 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10, GPIO_PIN_SET);
 80027ce:	2201      	movs	r2, #1
 80027d0:	f44f 61e0 	mov.w	r1, #1792	; 0x700
 80027d4:	4867      	ldr	r0, [pc, #412]	; (8002974 <MX_GPIO_Init+0x2d0>)
 80027d6:	f005 fc1f 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 80027da:	2200      	movs	r2, #0
 80027dc:	2101      	movs	r1, #1
 80027de:	4865      	ldr	r0, [pc, #404]	; (8002974 <MX_GPIO_Init+0x2d0>)
 80027e0:	f005 fc1a 	bl	8008018 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PYRO6_Pin PYRO7_Pin PYRO8_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_2|PYRO6_Pin|PYRO7_Pin|PYRO8_Pin;
 80027e4:	f241 5304 	movw	r3, #5380	; 0x1504
 80027e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ea:	2301      	movs	r3, #1
 80027ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ee:	2300      	movs	r3, #0
 80027f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f2:	2300      	movs	r3, #0
 80027f4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027f6:	f107 031c 	add.w	r3, r7, #28
 80027fa:	4619      	mov	r1, r3
 80027fc:	4857      	ldr	r0, [pc, #348]	; (800295c <MX_GPIO_Init+0x2b8>)
 80027fe:	f005 fa4b 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARM1_Pin ARM2_Pin PA15 */
  GPIO_InitStruct.Pin = ARM1_Pin|ARM2_Pin|GPIO_PIN_15;
 8002802:	f248 0306 	movw	r3, #32774	; 0x8006
 8002806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002808:	2301      	movs	r3, #1
 800280a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800280c:	2300      	movs	r3, #0
 800280e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002810:	2300      	movs	r3, #0
 8002812:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002814:	f107 031c 	add.w	r3, r7, #28
 8002818:	4619      	mov	r1, r3
 800281a:	4851      	ldr	r0, [pc, #324]	; (8002960 <MX_GPIO_Init+0x2bc>)
 800281c:	f005 fa3c 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002820:	2330      	movs	r3, #48	; 0x30
 8002822:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002824:	2301      	movs	r3, #1
 8002826:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002828:	2300      	movs	r3, #0
 800282a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800282c:	2300      	movs	r3, #0
 800282e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	4619      	mov	r1, r3
 8002836:	484b      	ldr	r0, [pc, #300]	; (8002964 <MX_GPIO_Init+0x2c0>)
 8002838:	f005 fa2e 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PYRO1_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|PYRO1_Pin;
 800283c:	2303      	movs	r3, #3
 800283e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002840:	2301      	movs	r3, #1
 8002842:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	2300      	movs	r3, #0
 8002846:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002848:	2300      	movs	r3, #0
 800284a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800284c:	f107 031c 	add.w	r3, r7, #28
 8002850:	4619      	mov	r1, r3
 8002852:	4845      	ldr	r0, [pc, #276]	; (8002968 <MX_GPIO_Init+0x2c4>)
 8002854:	f005 fa20 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT1_Pin */
  GPIO_InitStruct.Pin = CONT1_Pin;
 8002858:	2304      	movs	r3, #4
 800285a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800285c:	2300      	movs	r3, #0
 800285e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002860:	2301      	movs	r3, #1
 8002862:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT1_GPIO_Port, &GPIO_InitStruct);
 8002864:	f107 031c 	add.w	r3, r7, #28
 8002868:	4619      	mov	r1, r3
 800286a:	483f      	ldr	r0, [pc, #252]	; (8002968 <MX_GPIO_Init+0x2c4>)
 800286c:	f005 fa14 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO2_Pin PYRO3_Pin PYRO4_Pin */
  GPIO_InitStruct.Pin = PYRO2_Pin|PYRO3_Pin|PYRO4_Pin;
 8002870:	f44f 4328 	mov.w	r3, #43008	; 0xa800
 8002874:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002876:	2301      	movs	r3, #1
 8002878:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287a:	2300      	movs	r3, #0
 800287c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800287e:	2300      	movs	r3, #0
 8002880:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002882:	f107 031c 	add.w	r3, r7, #28
 8002886:	4619      	mov	r1, r3
 8002888:	4838      	ldr	r0, [pc, #224]	; (800296c <MX_GPIO_Init+0x2c8>)
 800288a:	f005 fa05 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT2_Pin CONT3_Pin */
  GPIO_InitStruct.Pin = CONT2_Pin|CONT3_Pin;
 800288e:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8002892:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002894:	2300      	movs	r3, #0
 8002896:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002898:	2301      	movs	r3, #1
 800289a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800289c:	f107 031c 	add.w	r3, r7, #28
 80028a0:	4619      	mov	r1, r3
 80028a2:	4832      	ldr	r0, [pc, #200]	; (800296c <MX_GPIO_Init+0x2c8>)
 80028a4:	f005 f9f8 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : CONT4_Pin */
  GPIO_InitStruct.Pin = CONT4_Pin;
 80028a8:	2301      	movs	r3, #1
 80028aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028ac:	2300      	movs	r3, #0
 80028ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028b0:	2301      	movs	r3, #1
 80028b2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(CONT4_GPIO_Port, &GPIO_InitStruct);
 80028b4:	f107 031c 	add.w	r3, r7, #28
 80028b8:	4619      	mov	r1, r3
 80028ba:	482d      	ldr	r0, [pc, #180]	; (8002970 <MX_GPIO_Init+0x2cc>)
 80028bc:	f005 f9ec 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO5_Pin PG2 PG3 */
  GPIO_InitStruct.Pin = PYRO5_Pin|GPIO_PIN_2|GPIO_PIN_3;
 80028c0:	230e      	movs	r3, #14
 80028c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c4:	2301      	movs	r3, #1
 80028c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028c8:	2300      	movs	r3, #0
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028cc:	2300      	movs	r3, #0
 80028ce:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80028d0:	f107 031c 	add.w	r3, r7, #28
 80028d4:	4619      	mov	r1, r3
 80028d6:	4826      	ldr	r0, [pc, #152]	; (8002970 <MX_GPIO_Init+0x2cc>)
 80028d8:	f005 f9de 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : CONT5_Pin CONT6_Pin CONT7_Pin CONT8_Pin */
  GPIO_InitStruct.Pin = CONT5_Pin|CONT6_Pin|CONT7_Pin|CONT8_Pin;
 80028dc:	f44f 532a 	mov.w	r3, #10880	; 0x2a80
 80028e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028e2:	2300      	movs	r3, #0
 80028e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80028e6:	2301      	movs	r3, #1
 80028e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028ea:	f107 031c 	add.w	r3, r7, #28
 80028ee:	4619      	mov	r1, r3
 80028f0:	481a      	ldr	r0, [pc, #104]	; (800295c <MX_GPIO_Init+0x2b8>)
 80028f2:	f005 f9d1 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0;
 80028f6:	f240 7301 	movw	r3, #1793	; 0x701
 80028fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028fc:	2301      	movs	r3, #1
 80028fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002904:	2300      	movs	r3, #0
 8002906:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002908:	f107 031c 	add.w	r3, r7, #28
 800290c:	4619      	mov	r1, r3
 800290e:	4819      	ldr	r0, [pc, #100]	; (8002974 <MX_GPIO_Init+0x2d0>)
 8002910:	f005 f9c2 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : Servo_ARM_CHECK_Pin */
  GPIO_InitStruct.Pin = Servo_ARM_CHECK_Pin;
 8002914:	2310      	movs	r3, #16
 8002916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002918:	2300      	movs	r3, #0
 800291a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800291c:	2300      	movs	r3, #0
 800291e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Servo_ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8002920:	f107 031c 	add.w	r3, r7, #28
 8002924:	4619      	mov	r1, r3
 8002926:	4812      	ldr	r0, [pc, #72]	; (8002970 <MX_GPIO_Init+0x2cc>)
 8002928:	f005 f9b6 	bl	8007c98 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800292c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002930:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002932:	2302      	movs	r3, #2
 8002934:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	2300      	movs	r3, #0
 8002938:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293a:	2300      	movs	r3, #0
 800293c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800293e:	2300      	movs	r3, #0
 8002940:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002942:	f107 031c 	add.w	r3, r7, #28
 8002946:	4619      	mov	r1, r3
 8002948:	4805      	ldr	r0, [pc, #20]	; (8002960 <MX_GPIO_Init+0x2bc>)
 800294a:	f005 f9a5 	bl	8007c98 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800294e:	bf00      	nop
 8002950:	3730      	adds	r7, #48	; 0x30
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}
 8002956:	bf00      	nop
 8002958:	58024400 	.word	0x58024400
 800295c:	58021000 	.word	0x58021000
 8002960:	58020000 	.word	0x58020000
 8002964:	58020800 	.word	0x58020800
 8002968:	58020400 	.word	0x58020400
 800296c:	58021400 	.word	0x58021400
 8002970:	58021800 	.word	0x58021800
 8002974:	58020c00 	.word	0x58020c00

08002978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002978:	b480      	push	{r7}
 800297a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800297c:	b672      	cpsid	i
}
 800297e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002980:	e7fe      	b.n	8002980 <Error_Handler+0x8>
	...

08002984 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002984:	b480      	push	{r7}
 8002986:	b083      	sub	sp, #12
 8002988:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800298a:	4b0a      	ldr	r3, [pc, #40]	; (80029b4 <HAL_MspInit+0x30>)
 800298c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8002990:	4a08      	ldr	r2, [pc, #32]	; (80029b4 <HAL_MspInit+0x30>)
 8002992:	f043 0302 	orr.w	r3, r3, #2
 8002996:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800299a:	4b06      	ldr	r3, [pc, #24]	; (80029b4 <HAL_MspInit+0x30>)
 800299c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80029a0:	f003 0302 	and.w	r3, r3, #2
 80029a4:	607b      	str	r3, [r7, #4]
 80029a6:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029a8:	bf00      	nop
 80029aa:	370c      	adds	r7, #12
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr
 80029b4:	58024400 	.word	0x58024400

080029b8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08c      	sub	sp, #48	; 0x30
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029c0:	f107 031c 	add.w	r3, r7, #28
 80029c4:	2200      	movs	r2, #0
 80029c6:	601a      	str	r2, [r3, #0]
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	609a      	str	r2, [r3, #8]
 80029cc:	60da      	str	r2, [r3, #12]
 80029ce:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a5d      	ldr	r2, [pc, #372]	; (8002b4c <HAL_ADC_MspInit+0x194>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d159      	bne.n	8002a8e <HAL_ADC_MspInit+0xd6>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80029da:	4b5d      	ldr	r3, [pc, #372]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 80029dc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80029e0:	4a5b      	ldr	r2, [pc, #364]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 80029e2:	f043 0320 	orr.w	r3, r3, #32
 80029e6:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 80029ea:	4b59      	ldr	r3, [pc, #356]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 80029ec:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80029f0:	f003 0320 	and.w	r3, r3, #32
 80029f4:	61bb      	str	r3, [r7, #24]
 80029f6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80029f8:	4b55      	ldr	r3, [pc, #340]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 80029fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80029fe:	4a54      	ldr	r2, [pc, #336]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002a00:	f043 0304 	orr.w	r3, r3, #4
 8002a04:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002a08:	4b51      	ldr	r3, [pc, #324]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a0e:	f003 0304 	and.w	r3, r3, #4
 8002a12:	617b      	str	r3, [r7, #20]
 8002a14:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_INP10
    */
    GPIO_InitStruct.Pin = ARM_CHECK_Pin;
 8002a16:	2301      	movs	r3, #1
 8002a18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARM_CHECK_GPIO_Port, &GPIO_InitStruct);
 8002a22:	f107 031c 	add.w	r3, r7, #28
 8002a26:	4619      	mov	r1, r3
 8002a28:	484a      	ldr	r0, [pc, #296]	; (8002b54 <HAL_ADC_MspInit+0x19c>)
 8002a2a:	f005 f935 	bl	8007c98 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Stream5;
 8002a2e:	4b4a      	ldr	r3, [pc, #296]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a30:	4a4a      	ldr	r2, [pc, #296]	; (8002b5c <HAL_ADC_MspInit+0x1a4>)
 8002a32:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002a34:	4b48      	ldr	r3, [pc, #288]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a36:	2209      	movs	r2, #9
 8002a38:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a3a:	4b47      	ldr	r3, [pc, #284]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a40:	4b45      	ldr	r3, [pc, #276]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a42:	2200      	movs	r2, #0
 8002a44:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002a46:	4b44      	ldr	r3, [pc, #272]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a4c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002a4e:	4b42      	ldr	r3, [pc, #264]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a50:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002a54:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002a56:	4b40      	ldr	r3, [pc, #256]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a5c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8002a5e:	4b3e      	ldr	r3, [pc, #248]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002a64:	4b3c      	ldr	r3, [pc, #240]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a6a:	4b3b      	ldr	r3, [pc, #236]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002a70:	4839      	ldr	r0, [pc, #228]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a72:	f002 fcd9 	bl	8005428 <HAL_DMA_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8002a7c:	f7ff ff7c 	bl	8002978 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a35      	ldr	r2, [pc, #212]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a84:	659a      	str	r2, [r3, #88]	; 0x58
 8002a86:	4a34      	ldr	r2, [pc, #208]	; (8002b58 <HAL_ADC_MspInit+0x1a0>)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8002a8c:	e059      	b.n	8002b42 <HAL_ADC_MspInit+0x18a>
  else if(hadc->Instance==ADC3)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a33      	ldr	r2, [pc, #204]	; (8002b60 <HAL_ADC_MspInit+0x1a8>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d154      	bne.n	8002b42 <HAL_ADC_MspInit+0x18a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8002a98:	4b2d      	ldr	r3, [pc, #180]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002a9a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002a9e:	4a2c      	ldr	r2, [pc, #176]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002aa0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002aa4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002aa8:	4b29      	ldr	r3, [pc, #164]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002aaa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002aae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ab2:	613b      	str	r3, [r7, #16]
 8002ab4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ab6:	4b26      	ldr	r3, [pc, #152]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002ab8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002abc:	4a24      	ldr	r2, [pc, #144]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002abe:	f043 0304 	orr.w	r3, r3, #4
 8002ac2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ac6:	4b22      	ldr	r3, [pc, #136]	; (8002b50 <HAL_ADC_MspInit+0x198>)
 8002ac8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002acc:	f003 0304 	and.w	r3, r3, #4
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
    HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_OPEN);
 8002ad4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
 8002ad8:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002adc:	f001 f80e 	bl	8003afc <HAL_SYSCFG_AnalogSwitchConfig>
    hdma_adc3.Instance = DMA2_Stream7;
 8002ae0:	4b20      	ldr	r3, [pc, #128]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002ae2:	4a21      	ldr	r2, [pc, #132]	; (8002b68 <HAL_ADC_MspInit+0x1b0>)
 8002ae4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8002ae6:	4b1f      	ldr	r3, [pc, #124]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002ae8:	2273      	movs	r2, #115	; 0x73
 8002aea:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002aec:	4b1d      	ldr	r3, [pc, #116]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002af2:	4b1c      	ldr	r3, [pc, #112]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8002af8:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002afa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002afe:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002b00:	4b18      	ldr	r3, [pc, #96]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002b06:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b08:	4b16      	ldr	r3, [pc, #88]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b0e:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8002b10:	4b14      	ldr	r3, [pc, #80]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b16:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002b18:	4b12      	ldr	r3, [pc, #72]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b1a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002b1e:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002b20:	4b10      	ldr	r3, [pc, #64]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8002b26:	480f      	ldr	r0, [pc, #60]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b28:	f002 fc7e 	bl	8005428 <HAL_DMA_Init>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <HAL_ADC_MspInit+0x17e>
      Error_Handler();
 8002b32:	f7ff ff21 	bl	8002978 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a0a      	ldr	r2, [pc, #40]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b3a:	659a      	str	r2, [r3, #88]	; 0x58
 8002b3c:	4a09      	ldr	r2, [pc, #36]	; (8002b64 <HAL_ADC_MspInit+0x1ac>)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6393      	str	r3, [r2, #56]	; 0x38
}
 8002b42:	bf00      	nop
 8002b44:	3730      	adds	r7, #48	; 0x30
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	40022000 	.word	0x40022000
 8002b50:	58024400 	.word	0x58024400
 8002b54:	58020800 	.word	0x58020800
 8002b58:	24000cd8 	.word	0x24000cd8
 8002b5c:	40020088 	.word	0x40020088
 8002b60:	58026000 	.word	0x58026000
 8002b64:	24000d50 	.word	0x24000d50
 8002b68:	400204b8 	.word	0x400204b8

08002b6c <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b0b8      	sub	sp, #224	; 0xe0
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b74:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002b78:	2200      	movs	r2, #0
 8002b7a:	601a      	str	r2, [r3, #0]
 8002b7c:	605a      	str	r2, [r3, #4]
 8002b7e:	609a      	str	r2, [r3, #8]
 8002b80:	60da      	str	r2, [r3, #12]
 8002b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002b84:	f107 0310 	add.w	r3, r7, #16
 8002b88:	22b8      	movs	r2, #184	; 0xb8
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f014 fad9 	bl	8017144 <memset>
  if(hfdcan->Instance==FDCAN3)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a26      	ldr	r2, [pc, #152]	; (8002c30 <HAL_FDCAN_MspInit+0xc4>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d145      	bne.n	8002c28 <HAL_FDCAN_MspInit+0xbc>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8002b9c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8002ba0:	f04f 0300 	mov.w	r3, #0
 8002ba4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8002ba8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002bac:	67fb      	str	r3, [r7, #124]	; 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002bae:	f107 0310 	add.w	r3, r7, #16
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f007 fe5e 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d001      	beq.n	8002bc2 <HAL_FDCAN_MspInit+0x56>
    {
      Error_Handler();
 8002bbe:	f7ff fedb 	bl	8002978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8002bc2:	4b1c      	ldr	r3, [pc, #112]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002bc4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002bc8:	4a1a      	ldr	r2, [pc, #104]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bce:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 8002bd2:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002bd4:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8002bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bdc:	60fb      	str	r3, [r7, #12]
 8002bde:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002be0:	4b14      	ldr	r3, [pc, #80]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002be2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002be6:	4a13      	ldr	r2, [pc, #76]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002be8:	f043 0320 	orr.w	r3, r3, #32
 8002bec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002bf0:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <HAL_FDCAN_MspInit+0xc8>)
 8002bf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002bf6:	f003 0320 	and.w	r3, r3, #32
 8002bfa:	60bb      	str	r3, [r7, #8]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PF6     ------> FDCAN3_RX
    PF7     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002bfe:	23c0      	movs	r3, #192	; 0xc0
 8002c00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c04:	2302      	movs	r3, #2
 8002c06:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c10:	2300      	movs	r3, #0
 8002c12:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF2_FDCAN3;
 8002c16:	2302      	movs	r3, #2
 8002c18:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c1c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c20:	4619      	mov	r1, r3
 8002c22:	4805      	ldr	r0, [pc, #20]	; (8002c38 <HAL_FDCAN_MspInit+0xcc>)
 8002c24:	f005 f838 	bl	8007c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8002c28:	bf00      	nop
 8002c2a:	37e0      	adds	r7, #224	; 0xe0
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	4000d400 	.word	0x4000d400
 8002c34:	58024400 	.word	0x58024400
 8002c38:	58021400 	.word	0x58021400

08002c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b0b8      	sub	sp, #224	; 0xe0
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002c54:	f107 0310 	add.w	r3, r7, #16
 8002c58:	22b8      	movs	r2, #184	; 0xb8
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f014 fa71 	bl	8017144 <memset>
  if(hi2c->Instance==I2C2)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a2a      	ldr	r2, [pc, #168]	; (8002d10 <HAL_I2C_MspInit+0xd4>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d14d      	bne.n	8002d08 <HAL_I2C_MspInit+0xcc>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002c6c:	f04f 0208 	mov.w	r2, #8
 8002c70:	f04f 0300 	mov.w	r3, #0
 8002c74:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002c7e:	f107 0310 	add.w	r3, r7, #16
 8002c82:	4618      	mov	r0, r3
 8002c84:	f007 fdf6 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8002c88:	4603      	mov	r3, r0
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d001      	beq.n	8002c92 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8002c8e:	f7ff fe73 	bl	8002978 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002c92:	4b20      	ldr	r3, [pc, #128]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002c94:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002c98:	4a1e      	ldr	r2, [pc, #120]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002c9a:	f043 0320 	orr.w	r3, r3, #32
 8002c9e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002ca2:	4b1c      	ldr	r3, [pc, #112]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002ca4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ca8:	f003 0320 	and.w	r3, r3, #32
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002cb0:	2303      	movs	r3, #3
 8002cb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb6:	2312      	movs	r3, #18
 8002cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002cc8:	2304      	movs	r3, #4
 8002cca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002cce:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4810      	ldr	r0, [pc, #64]	; (8002d18 <HAL_I2C_MspInit+0xdc>)
 8002cd6:	f004 ffdf 	bl	8007c98 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002cda:	4b0e      	ldr	r3, [pc, #56]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002cdc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002ce0:	4a0c      	ldr	r2, [pc, #48]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002ce2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ce6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002cea:	4b0a      	ldr	r3, [pc, #40]	; (8002d14 <HAL_I2C_MspInit+0xd8>)
 8002cec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002cf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cf4:	60bb      	str	r3, [r7, #8]
 8002cf6:	68bb      	ldr	r3, [r7, #8]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 1, 0);
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	2021      	movs	r0, #33	; 0x21
 8002cfe:	f002 fb5e 	bl	80053be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8002d02:	2021      	movs	r0, #33	; 0x21
 8002d04:	f002 fb75 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002d08:	bf00      	nop
 8002d0a:	37e0      	adds	r7, #224	; 0xe0
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40005800 	.word	0x40005800
 8002d14:	58024400 	.word	0x58024400
 8002d18:	58021400 	.word	0x58021400

08002d1c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b0ba      	sub	sp, #232	; 0xe8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d24:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
 8002d2c:	605a      	str	r2, [r3, #4]
 8002d2e:	609a      	str	r2, [r3, #8]
 8002d30:	60da      	str	r2, [r3, #12]
 8002d32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002d34:	f107 0318 	add.w	r3, r7, #24
 8002d38:	22b8      	movs	r2, #184	; 0xb8
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	f014 fa01 	bl	8017144 <memset>
  if(hsd->Instance==SDMMC2)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4a5d      	ldr	r2, [pc, #372]	; (8002ebc <HAL_SD_MspInit+0x1a0>)
 8002d48:	4293      	cmp	r3, r2
 8002d4a:	f040 80b3 	bne.w	8002eb4 <HAL_SD_MspInit+0x198>

  /* USER CODE END SDMMC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8002d4e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002d52:	f04f 0300 	mov.w	r3, #0
 8002d56:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002d5e:	f107 0318 	add.w	r3, r7, #24
 8002d62:	4618      	mov	r0, r3
 8002d64:	f007 fd86 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <HAL_SD_MspInit+0x56>
    {
      Error_Handler();
 8002d6e:	f7ff fe03 	bl	8002978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC2_CLK_ENABLE();
 8002d72:	4b53      	ldr	r3, [pc, #332]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002d74:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002d78:	4a51      	ldr	r2, [pc, #324]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002d7a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d7e:	f8c2 30dc 	str.w	r3, [r2, #220]	; 0xdc
 8002d82:	4b4f      	ldr	r3, [pc, #316]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002d84:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8002d88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d8c:	617b      	str	r3, [r7, #20]
 8002d8e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d90:	4b4b      	ldr	r3, [pc, #300]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002d92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002d96:	4a4a      	ldr	r2, [pc, #296]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002d98:	f043 0308 	orr.w	r3, r3, #8
 8002d9c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002da0:	4b47      	ldr	r3, [pc, #284]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002da2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002da6:	f003 0308 	and.w	r3, r3, #8
 8002daa:	613b      	str	r3, [r7, #16]
 8002dac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002dae:	4b44      	ldr	r3, [pc, #272]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002db0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002db4:	4a42      	ldr	r2, [pc, #264]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002db6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002dba:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002dbe:	4b40      	ldr	r3, [pc, #256]	; (8002ec0 <HAL_SD_MspInit+0x1a4>)
 8002dc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002dc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	68fb      	ldr	r3, [r7, #12]
    PG9     ------> SDMMC2_D0
    PG10     ------> SDMMC2_D1
    PG11     ------> SDMMC2_D2
    PG12     ------> SDMMC2_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002dcc:	2340      	movs	r3, #64	; 0x40
 8002dce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dde:	2303      	movs	r3, #3
 8002de0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002de4:	230b      	movs	r3, #11
 8002de6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dea:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002dee:	4619      	mov	r1, r3
 8002df0:	4834      	ldr	r0, [pc, #208]	; (8002ec4 <HAL_SD_MspInit+0x1a8>)
 8002df2:	f004 ff51 	bl	8007c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002df6:	2380      	movs	r3, #128	; 0x80
 8002df8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dfc:	2302      	movs	r3, #2
 8002dfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002e0e:	230b      	movs	r3, #11
 8002e10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e18:	4619      	mov	r1, r3
 8002e1a:	482a      	ldr	r0, [pc, #168]	; (8002ec4 <HAL_SD_MspInit+0x1a8>)
 8002e1c:	f004 ff3c 	bl	8007c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e24:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e28:	2302      	movs	r3, #2
 8002e2a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e2e:	2301      	movs	r3, #1
 8002e30:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e34:	2303      	movs	r3, #3
 8002e36:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002e3a:	230b      	movs	r3, #11
 8002e3c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e40:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e44:	4619      	mov	r1, r3
 8002e46:	4820      	ldr	r0, [pc, #128]	; (8002ec8 <HAL_SD_MspInit+0x1ac>)
 8002e48:	f004 ff26 	bl	8007c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002e4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e50:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e54:	2302      	movs	r3, #2
 8002e56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e60:	2303      	movs	r3, #3
 8002e62:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF11_SDMMC2;
 8002e66:	230b      	movs	r3, #11
 8002e68:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e6c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e70:	4619      	mov	r1, r3
 8002e72:	4815      	ldr	r0, [pc, #84]	; (8002ec8 <HAL_SD_MspInit+0x1ac>)
 8002e74:	f004 ff10 	bl	8007c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002e78:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002e7c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e80:	2302      	movs	r3, #2
 8002e82:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SDMMC2;
 8002e92:	230a      	movs	r3, #10
 8002e94:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002e98:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8002e9c:	4619      	mov	r1, r3
 8002e9e:	480a      	ldr	r0, [pc, #40]	; (8002ec8 <HAL_SD_MspInit+0x1ac>)
 8002ea0:	f004 fefa 	bl	8007c98 <HAL_GPIO_Init>

    /* SDMMC2 interrupt Init */
    HAL_NVIC_SetPriority(SDMMC2_IRQn, 0, 0);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	2100      	movs	r1, #0
 8002ea8:	207c      	movs	r0, #124	; 0x7c
 8002eaa:	f002 fa88 	bl	80053be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDMMC2_IRQn);
 8002eae:	207c      	movs	r0, #124	; 0x7c
 8002eb0:	f002 fa9f 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDMMC2_MspInit 1 */

  /* USER CODE END SDMMC2_MspInit 1 */
  }

}
 8002eb4:	bf00      	nop
 8002eb6:	37e8      	adds	r7, #232	; 0xe8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	48022400 	.word	0x48022400
 8002ec0:	58024400 	.word	0x58024400
 8002ec4:	58020c00 	.word	0x58020c00
 8002ec8:	58021800 	.word	0x58021800

08002ecc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b08e      	sub	sp, #56	; 0x38
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ed4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ed8:	2200      	movs	r2, #0
 8002eda:	601a      	str	r2, [r3, #0]
 8002edc:	605a      	str	r2, [r3, #4]
 8002ede:	609a      	str	r2, [r3, #8]
 8002ee0:	60da      	str	r2, [r3, #12]
 8002ee2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a4f      	ldr	r2, [pc, #316]	; (8003028 <HAL_SPI_MspInit+0x15c>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d12e      	bne.n	8002f4c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002eee:	4b4f      	ldr	r3, [pc, #316]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002ef0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002ef4:	4a4d      	ldr	r2, [pc, #308]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002ef6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002efa:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8002efe:	4b4b      	ldr	r3, [pc, #300]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f00:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8002f04:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f08:	623b      	str	r3, [r7, #32]
 8002f0a:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f0c:	4b47      	ldr	r3, [pc, #284]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f12:	4a46      	ldr	r2, [pc, #280]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f14:	f043 0301 	orr.w	r3, r3, #1
 8002f18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f1c:	4b43      	ldr	r3, [pc, #268]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f22:	f003 0301 	and.w	r3, r3, #1
 8002f26:	61fb      	str	r3, [r7, #28]
 8002f28:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002f2a:	23e0      	movs	r3, #224	; 0xe0
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f2e:	2302      	movs	r3, #2
 8002f30:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f36:	2300      	movs	r3, #0
 8002f38:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f3a:	2305      	movs	r3, #5
 8002f3c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f42:	4619      	mov	r1, r3
 8002f44:	483a      	ldr	r0, [pc, #232]	; (8003030 <HAL_SPI_MspInit+0x164>)
 8002f46:	f004 fea7 	bl	8007c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002f4a:	e068      	b.n	800301e <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a38      	ldr	r2, [pc, #224]	; (8003034 <HAL_SPI_MspInit+0x168>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d12f      	bne.n	8002fb6 <HAL_SPI_MspInit+0xea>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f56:	4b35      	ldr	r3, [pc, #212]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f58:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f5c:	4a33      	ldr	r2, [pc, #204]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f5e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f62:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002f66:	4b31      	ldr	r3, [pc, #196]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f68:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002f6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f70:	61bb      	str	r3, [r7, #24]
 8002f72:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f74:	4b2d      	ldr	r3, [pc, #180]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f76:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f7a:	4a2c      	ldr	r2, [pc, #176]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f7c:	f043 0302 	orr.w	r3, r3, #2
 8002f80:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002f84:	4b29      	ldr	r3, [pc, #164]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002f86:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002f8a:	f003 0302 	and.w	r3, r3, #2
 8002f8e:	617b      	str	r3, [r7, #20]
 8002f90:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002f92:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002f96:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f98:	2302      	movs	r3, #2
 8002f9a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002fa4:	2305      	movs	r3, #5
 8002fa6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fa8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fac:	4619      	mov	r1, r3
 8002fae:	4822      	ldr	r0, [pc, #136]	; (8003038 <HAL_SPI_MspInit+0x16c>)
 8002fb0:	f004 fe72 	bl	8007c98 <HAL_GPIO_Init>
}
 8002fb4:	e033      	b.n	800301e <HAL_SPI_MspInit+0x152>
  else if(hspi->Instance==SPI3)
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a20      	ldr	r2, [pc, #128]	; (800303c <HAL_SPI_MspInit+0x170>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d12e      	bne.n	800301e <HAL_SPI_MspInit+0x152>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002fc0:	4b1a      	ldr	r3, [pc, #104]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002fc2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fc6:	4a19      	ldr	r2, [pc, #100]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002fc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002fcc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8002fd0:	4b16      	ldr	r3, [pc, #88]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002fd2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8002fd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fda:	613b      	str	r3, [r7, #16]
 8002fdc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fde:	4b13      	ldr	r3, [pc, #76]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002fe0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002fe4:	4a11      	ldr	r2, [pc, #68]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002fe6:	f043 0304 	orr.w	r3, r3, #4
 8002fea:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8002fee:	4b0f      	ldr	r3, [pc, #60]	; (800302c <HAL_SPI_MspInit+0x160>)
 8002ff0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	60fb      	str	r3, [r7, #12]
 8002ffa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002ffc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003000:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003002:	2302      	movs	r3, #2
 8003004:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003006:	2300      	movs	r3, #0
 8003008:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800300a:	2300      	movs	r3, #0
 800300c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800300e:	2306      	movs	r3, #6
 8003010:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003012:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003016:	4619      	mov	r1, r3
 8003018:	4809      	ldr	r0, [pc, #36]	; (8003040 <HAL_SPI_MspInit+0x174>)
 800301a:	f004 fe3d 	bl	8007c98 <HAL_GPIO_Init>
}
 800301e:	bf00      	nop
 8003020:	3738      	adds	r7, #56	; 0x38
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
 8003026:	bf00      	nop
 8003028:	40013000 	.word	0x40013000
 800302c:	58024400 	.word	0x58024400
 8003030:	58020000 	.word	0x58020000
 8003034:	40003800 	.word	0x40003800
 8003038:	58020400 	.word	0x58020400
 800303c:	40003c00 	.word	0x40003c00
 8003040:	58020800 	.word	0x58020800

08003044 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b08c      	sub	sp, #48	; 0x30
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304c:	f107 031c 	add.w	r3, r7, #28
 8003050:	2200      	movs	r2, #0
 8003052:	601a      	str	r2, [r3, #0]
 8003054:	605a      	str	r2, [r3, #4]
 8003056:	609a      	str	r2, [r3, #8]
 8003058:	60da      	str	r2, [r3, #12]
 800305a:	611a      	str	r2, [r3, #16]
  if(htim_pwm->Instance==TIM2)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003064:	d15d      	bne.n	8003122 <HAL_TIM_PWM_MspInit+0xde>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003066:	4b8e      	ldr	r3, [pc, #568]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003068:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800306c:	4a8c      	ldr	r2, [pc, #560]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 800306e:	f043 0301 	orr.w	r3, r3, #1
 8003072:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003076:	4b8a      	ldr	r3, [pc, #552]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003078:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800307c:	f003 0301 	and.w	r3, r3, #1
 8003080:	61bb      	str	r3, [r7, #24]
 8003082:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003084:	4b86      	ldr	r3, [pc, #536]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003086:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800308a:	4a85      	ldr	r2, [pc, #532]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 800308c:	f043 0301 	orr.w	r3, r3, #1
 8003090:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003094:	4b82      	ldr	r3, [pc, #520]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003096:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800309a:	f003 0301 	and.w	r3, r3, #1
 800309e:	617b      	str	r3, [r7, #20]
 80030a0:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80030a2:	2301      	movs	r3, #1
 80030a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a6:	2302      	movs	r3, #2
 80030a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	2300      	movs	r3, #0
 80030ac:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ae:	2300      	movs	r3, #0
 80030b0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030b2:	2301      	movs	r3, #1
 80030b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030b6:	f107 031c 	add.w	r3, r7, #28
 80030ba:	4619      	mov	r1, r3
 80030bc:	4879      	ldr	r0, [pc, #484]	; (80032a4 <HAL_TIM_PWM_MspInit+0x260>)
 80030be:	f004 fdeb 	bl	8007c98 <HAL_GPIO_Init>

    /* TIM2 DMA Init */
    /* TIM2_CH3 Init */
    hdma_tim2_ch3.Instance = DMA1_Stream1;
 80030c2:	4b79      	ldr	r3, [pc, #484]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030c4:	4a79      	ldr	r2, [pc, #484]	; (80032ac <HAL_TIM_PWM_MspInit+0x268>)
 80030c6:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch3.Init.Request = DMA_REQUEST_TIM2_CH3;
 80030c8:	4b77      	ldr	r3, [pc, #476]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030ca:	2214      	movs	r2, #20
 80030cc:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80030ce:	4b76      	ldr	r3, [pc, #472]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030d0:	2240      	movs	r2, #64	; 0x40
 80030d2:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 80030d4:	4b74      	ldr	r3, [pc, #464]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030d6:	2200      	movs	r2, #0
 80030d8:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch3.Init.MemInc = DMA_MINC_ENABLE;
 80030da:	4b73      	ldr	r3, [pc, #460]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030e0:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80030e2:	4b71      	ldr	r3, [pc, #452]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030e8:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80030ea:	4b6f      	ldr	r3, [pc, #444]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80030f0:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch3.Init.Mode = DMA_NORMAL;
 80030f2:	4b6d      	ldr	r3, [pc, #436]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch3.Init.Priority = DMA_PRIORITY_LOW;
 80030f8:	4b6b      	ldr	r3, [pc, #428]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	621a      	str	r2, [r3, #32]
    hdma_tim2_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030fe:	4b6a      	ldr	r3, [pc, #424]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 8003100:	2200      	movs	r2, #0
 8003102:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_ch3) != HAL_OK)
 8003104:	4868      	ldr	r0, [pc, #416]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 8003106:	f002 f98f 	bl	8005428 <HAL_DMA_Init>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d001      	beq.n	8003114 <HAL_TIM_PWM_MspInit+0xd0>
    {
      Error_Handler();
 8003110:	f7ff fc32 	bl	8002978 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_ch3);
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	4a64      	ldr	r2, [pc, #400]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 8003118:	62da      	str	r2, [r3, #44]	; 0x2c
 800311a:	4a63      	ldr	r2, [pc, #396]	; (80032a8 <HAL_TIM_PWM_MspInit+0x264>)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003120:	e119      	b.n	8003356 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM3)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4a62      	ldr	r2, [pc, #392]	; (80032b0 <HAL_TIM_PWM_MspInit+0x26c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	d16d      	bne.n	8003208 <HAL_TIM_PWM_MspInit+0x1c4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800312c:	4b5c      	ldr	r3, [pc, #368]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 800312e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003132:	4a5b      	ldr	r2, [pc, #364]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 800313c:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 800313e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch2.Instance = DMA1_Stream3;
 800314a:	4b5a      	ldr	r3, [pc, #360]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 800314c:	4a5a      	ldr	r2, [pc, #360]	; (80032b8 <HAL_TIM_PWM_MspInit+0x274>)
 800314e:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch2.Init.Request = DMA_REQUEST_TIM3_CH2;
 8003150:	4b58      	ldr	r3, [pc, #352]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003152:	2218      	movs	r2, #24
 8003154:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003156:	4b57      	ldr	r3, [pc, #348]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003158:	2240      	movs	r2, #64	; 0x40
 800315a:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800315c:	4b55      	ldr	r3, [pc, #340]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 800315e:	2200      	movs	r2, #0
 8003160:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003162:	4b54      	ldr	r3, [pc, #336]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003164:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003168:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800316a:	4b52      	ldr	r3, [pc, #328]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 800316c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003170:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003172:	4b50      	ldr	r3, [pc, #320]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003174:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003178:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch2.Init.Mode = DMA_NORMAL;
 800317a:	4b4e      	ldr	r3, [pc, #312]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 800317c:	2200      	movs	r2, #0
 800317e:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003180:	4b4c      	ldr	r3, [pc, #304]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003182:	2200      	movs	r2, #0
 8003184:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003186:	4b4b      	ldr	r3, [pc, #300]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 8003188:	2200      	movs	r2, #0
 800318a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch2) != HAL_OK)
 800318c:	4849      	ldr	r0, [pc, #292]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 800318e:	f002 f94b 	bl	8005428 <HAL_DMA_Init>
 8003192:	4603      	mov	r3, r0
 8003194:	2b00      	cmp	r3, #0
 8003196:	d001      	beq.n	800319c <HAL_TIM_PWM_MspInit+0x158>
      Error_Handler();
 8003198:	f7ff fbee 	bl	8002978 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC2],hdma_tim3_ch2);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	4a45      	ldr	r2, [pc, #276]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 80031a0:	629a      	str	r2, [r3, #40]	; 0x28
 80031a2:	4a44      	ldr	r2, [pc, #272]	; (80032b4 <HAL_TIM_PWM_MspInit+0x270>)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_tim3_ch1.Instance = DMA1_Stream4;
 80031a8:	4b44      	ldr	r3, [pc, #272]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031aa:	4a45      	ldr	r2, [pc, #276]	; (80032c0 <HAL_TIM_PWM_MspInit+0x27c>)
 80031ac:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 80031ae:	4b43      	ldr	r3, [pc, #268]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031b0:	2217      	movs	r2, #23
 80031b2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80031b4:	4b41      	ldr	r3, [pc, #260]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031b6:	2240      	movs	r2, #64	; 0x40
 80031b8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80031ba:	4b40      	ldr	r3, [pc, #256]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031bc:	2200      	movs	r2, #0
 80031be:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80031c0:	4b3e      	ldr	r3, [pc, #248]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80031c6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80031c8:	4b3c      	ldr	r3, [pc, #240]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80031ce:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80031d0:	4b3a      	ldr	r3, [pc, #232]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80031d6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 80031d8:	4b38      	ldr	r3, [pc, #224]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031da:	2200      	movs	r2, #0
 80031dc:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80031de:	4b37      	ldr	r3, [pc, #220]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031e4:	4b35      	ldr	r3, [pc, #212]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 80031ea:	4834      	ldr	r0, [pc, #208]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031ec:	f002 f91c 	bl	8005428 <HAL_DMA_Init>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d001      	beq.n	80031fa <HAL_TIM_PWM_MspInit+0x1b6>
      Error_Handler();
 80031f6:	f7ff fbbf 	bl	8002978 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	4a2f      	ldr	r2, [pc, #188]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 80031fe:	625a      	str	r2, [r3, #36]	; 0x24
 8003200:	4a2e      	ldr	r2, [pc, #184]	; (80032bc <HAL_TIM_PWM_MspInit+0x278>)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003206:	e0a6      	b.n	8003356 <HAL_TIM_PWM_MspInit+0x312>
  else if(htim_pwm->Instance==TIM4)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a2d      	ldr	r2, [pc, #180]	; (80032c4 <HAL_TIM_PWM_MspInit+0x280>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d15e      	bne.n	80032d0 <HAL_TIM_PWM_MspInit+0x28c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003212:	4b23      	ldr	r3, [pc, #140]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003214:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003218:	4a21      	ldr	r2, [pc, #132]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 800321a:	f043 0304 	orr.w	r3, r3, #4
 800321e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003222:	4b1f      	ldr	r3, [pc, #124]	; (80032a0 <HAL_TIM_PWM_MspInit+0x25c>)
 8003224:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003228:	f003 0304 	and.w	r3, r3, #4
 800322c:	60fb      	str	r3, [r7, #12]
 800322e:	68fb      	ldr	r3, [r7, #12]
    hdma_tim4_ch3.Instance = DMA1_Stream0;
 8003230:	4b25      	ldr	r3, [pc, #148]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003232:	4a26      	ldr	r2, [pc, #152]	; (80032cc <HAL_TIM_PWM_MspInit+0x288>)
 8003234:	601a      	str	r2, [r3, #0]
    hdma_tim4_ch3.Init.Request = DMA_REQUEST_TIM4_CH3;
 8003236:	4b24      	ldr	r3, [pc, #144]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003238:	221f      	movs	r2, #31
 800323a:	605a      	str	r2, [r3, #4]
    hdma_tim4_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800323c:	4b22      	ldr	r3, [pc, #136]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 800323e:	2240      	movs	r2, #64	; 0x40
 8003240:	609a      	str	r2, [r3, #8]
    hdma_tim4_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003242:	4b21      	ldr	r3, [pc, #132]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003244:	2200      	movs	r2, #0
 8003246:	60da      	str	r2, [r3, #12]
    hdma_tim4_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8003248:	4b1f      	ldr	r3, [pc, #124]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 800324a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800324e:	611a      	str	r2, [r3, #16]
    hdma_tim4_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003250:	4b1d      	ldr	r3, [pc, #116]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003252:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003256:	615a      	str	r2, [r3, #20]
    hdma_tim4_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003258:	4b1b      	ldr	r3, [pc, #108]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 800325a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800325e:	619a      	str	r2, [r3, #24]
    hdma_tim4_ch3.Init.Mode = DMA_NORMAL;
 8003260:	4b19      	ldr	r3, [pc, #100]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003262:	2200      	movs	r2, #0
 8003264:	61da      	str	r2, [r3, #28]
    hdma_tim4_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8003266:	4b18      	ldr	r3, [pc, #96]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003268:	2200      	movs	r2, #0
 800326a:	621a      	str	r2, [r3, #32]
    hdma_tim4_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800326c:	4b16      	ldr	r3, [pc, #88]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 800326e:	2200      	movs	r2, #0
 8003270:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim4_ch3) != HAL_OK)
 8003272:	4815      	ldr	r0, [pc, #84]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003274:	f002 f8d8 	bl	8005428 <HAL_DMA_Init>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d001      	beq.n	8003282 <HAL_TIM_PWM_MspInit+0x23e>
      Error_Handler();
 800327e:	f7ff fb7b 	bl	8002978 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim4_ch3);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	4a10      	ldr	r2, [pc, #64]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 8003286:	62da      	str	r2, [r3, #44]	; 0x2c
 8003288:	4a0f      	ldr	r2, [pc, #60]	; (80032c8 <HAL_TIM_PWM_MspInit+0x284>)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800328e:	2200      	movs	r2, #0
 8003290:	2100      	movs	r1, #0
 8003292:	201e      	movs	r0, #30
 8003294:	f002 f893 	bl	80053be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003298:	201e      	movs	r0, #30
 800329a:	f002 f8aa 	bl	80053f2 <HAL_NVIC_EnableIRQ>
}
 800329e:	e05a      	b.n	8003356 <HAL_TIM_PWM_MspInit+0x312>
 80032a0:	58024400 	.word	0x58024400
 80032a4:	58020000 	.word	0x58020000
 80032a8:	2400124c 	.word	0x2400124c
 80032ac:	40020028 	.word	0x40020028
 80032b0:	40000400 	.word	0x40000400
 80032b4:	240012c4 	.word	0x240012c4
 80032b8:	40020058 	.word	0x40020058
 80032bc:	2400133c 	.word	0x2400133c
 80032c0:	40020070 	.word	0x40020070
 80032c4:	40000800 	.word	0x40000800
 80032c8:	240013b4 	.word	0x240013b4
 80032cc:	40020010 	.word	0x40020010
  else if(htim_pwm->Instance==TIM5)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a22      	ldr	r2, [pc, #136]	; (8003360 <HAL_TIM_PWM_MspInit+0x31c>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d13d      	bne.n	8003356 <HAL_TIM_PWM_MspInit+0x312>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80032da:	4b22      	ldr	r3, [pc, #136]	; (8003364 <HAL_TIM_PWM_MspInit+0x320>)
 80032dc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032e0:	4a20      	ldr	r2, [pc, #128]	; (8003364 <HAL_TIM_PWM_MspInit+0x320>)
 80032e2:	f043 0308 	orr.w	r3, r3, #8
 80032e6:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80032ea:	4b1e      	ldr	r3, [pc, #120]	; (8003364 <HAL_TIM_PWM_MspInit+0x320>)
 80032ec:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80032f0:	f003 0308 	and.w	r3, r3, #8
 80032f4:	60bb      	str	r3, [r7, #8]
 80032f6:	68bb      	ldr	r3, [r7, #8]
    hdma_tim5_ch4.Instance = DMA1_Stream2;
 80032f8:	4b1b      	ldr	r3, [pc, #108]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 80032fa:	4a1c      	ldr	r2, [pc, #112]	; (800336c <HAL_TIM_PWM_MspInit+0x328>)
 80032fc:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4.Init.Request = DMA_REQUEST_TIM5_CH4;
 80032fe:	4b1a      	ldr	r3, [pc, #104]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003300:	223a      	movs	r2, #58	; 0x3a
 8003302:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003304:	4b18      	ldr	r3, [pc, #96]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003306:	2240      	movs	r2, #64	; 0x40
 8003308:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 800330a:	4b17      	ldr	r3, [pc, #92]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 800330c:	2200      	movs	r2, #0
 800330e:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4.Init.MemInc = DMA_MINC_ENABLE;
 8003310:	4b15      	ldr	r3, [pc, #84]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003312:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003316:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003318:	4b13      	ldr	r3, [pc, #76]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 800331a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800331e:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003320:	4b11      	ldr	r3, [pc, #68]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003322:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003326:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4.Init.Mode = DMA_NORMAL;
 8003328:	4b0f      	ldr	r3, [pc, #60]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 800332a:	2200      	movs	r2, #0
 800332c:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4.Init.Priority = DMA_PRIORITY_LOW;
 800332e:	4b0e      	ldr	r3, [pc, #56]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003330:	2200      	movs	r2, #0
 8003332:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003334:	4b0c      	ldr	r3, [pc, #48]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003336:	2200      	movs	r2, #0
 8003338:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim5_ch4) != HAL_OK)
 800333a:	480b      	ldr	r0, [pc, #44]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 800333c:	f002 f874 	bl	8005428 <HAL_DMA_Init>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <HAL_TIM_PWM_MspInit+0x306>
      Error_Handler();
 8003346:	f7ff fb17 	bl	8002978 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a06      	ldr	r2, [pc, #24]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 800334e:	631a      	str	r2, [r3, #48]	; 0x30
 8003350:	4a05      	ldr	r2, [pc, #20]	; (8003368 <HAL_TIM_PWM_MspInit+0x324>)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003356:	bf00      	nop
 8003358:	3730      	adds	r7, #48	; 0x30
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40000c00 	.word	0x40000c00
 8003364:	58024400 	.word	0x58024400
 8003368:	2400142c 	.word	0x2400142c
 800336c:	40020040 	.word	0x40020040

08003370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM13)
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	4a0b      	ldr	r2, [pc, #44]	; (80033ac <HAL_TIM_Base_MspInit+0x3c>)
 800337e:	4293      	cmp	r3, r2
 8003380:	d10e      	bne.n	80033a0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003382:	4b0b      	ldr	r3, [pc, #44]	; (80033b0 <HAL_TIM_Base_MspInit+0x40>)
 8003384:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003388:	4a09      	ldr	r2, [pc, #36]	; (80033b0 <HAL_TIM_Base_MspInit+0x40>)
 800338a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800338e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003392:	4b07      	ldr	r3, [pc, #28]	; (80033b0 <HAL_TIM_Base_MspInit+0x40>)
 8003394:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003398:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800339c:	60fb      	str	r3, [r7, #12]
 800339e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }

}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr
 80033ac:	40001c00 	.word	0x40001c00
 80033b0:	58024400 	.word	0x58024400

080033b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b08c      	sub	sp, #48	; 0x30
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033bc:	f107 031c 	add.w	r3, r7, #28
 80033c0:	2200      	movs	r2, #0
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	605a      	str	r2, [r3, #4]
 80033c6:	609a      	str	r2, [r3, #8]
 80033c8:	60da      	str	r2, [r3, #12]
 80033ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80033d4:	d120      	bne.n	8003418 <HAL_TIM_MspPostInit+0x64>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033d6:	4b52      	ldr	r3, [pc, #328]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80033d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033dc:	4a50      	ldr	r2, [pc, #320]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80033de:	f043 0302 	orr.w	r3, r3, #2
 80033e2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80033e6:	4b4e      	ldr	r3, [pc, #312]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80033e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80033ec:	f003 0302 	and.w	r3, r3, #2
 80033f0:	61bb      	str	r3, [r7, #24]
 80033f2:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80033f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033fa:	2302      	movs	r3, #2
 80033fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80033fe:	2302      	movs	r3, #2
 8003400:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003402:	2300      	movs	r3, #0
 8003404:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003406:	2301      	movs	r3, #1
 8003408:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800340a:	f107 031c 	add.w	r3, r7, #28
 800340e:	4619      	mov	r1, r3
 8003410:	4844      	ldr	r0, [pc, #272]	; (8003524 <HAL_TIM_MspPostInit+0x170>)
 8003412:	f004 fc41 	bl	8007c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8003416:	e07f      	b.n	8003518 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM3)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a42      	ldr	r2, [pc, #264]	; (8003528 <HAL_TIM_MspPostInit+0x174>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d11f      	bne.n	8003462 <HAL_TIM_MspPostInit+0xae>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003422:	4b3f      	ldr	r3, [pc, #252]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 8003424:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003428:	4a3d      	ldr	r2, [pc, #244]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 800342a:	f043 0302 	orr.w	r3, r3, #2
 800342e:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003432:	4b3b      	ldr	r3, [pc, #236]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 8003434:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003438:	f003 0302 	and.w	r3, r3, #2
 800343c:	617b      	str	r3, [r7, #20]
 800343e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003440:	2330      	movs	r3, #48	; 0x30
 8003442:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003444:	2302      	movs	r3, #2
 8003446:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003448:	2302      	movs	r3, #2
 800344a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800344c:	2300      	movs	r3, #0
 800344e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003450:	2302      	movs	r3, #2
 8003452:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003454:	f107 031c 	add.w	r3, r7, #28
 8003458:	4619      	mov	r1, r3
 800345a:	4832      	ldr	r0, [pc, #200]	; (8003524 <HAL_TIM_MspPostInit+0x170>)
 800345c:	f004 fc1c 	bl	8007c98 <HAL_GPIO_Init>
}
 8003460:	e05a      	b.n	8003518 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM4)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a31      	ldr	r2, [pc, #196]	; (800352c <HAL_TIM_MspPostInit+0x178>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d131      	bne.n	80034d0 <HAL_TIM_MspPostInit+0x11c>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800346c:	4b2c      	ldr	r3, [pc, #176]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 800346e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003472:	4a2b      	ldr	r2, [pc, #172]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 8003474:	f043 0308 	orr.w	r3, r3, #8
 8003478:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800347c:	4b28      	ldr	r3, [pc, #160]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 800347e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003482:	f003 0308 	and.w	r3, r3, #8
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800348a:	f44f 4330 	mov.w	r3, #45056	; 0xb000
 800348e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003490:	2302      	movs	r3, #2
 8003492:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003494:	2300      	movs	r3, #0
 8003496:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003498:	2300      	movs	r3, #0
 800349a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800349c:	2302      	movs	r3, #2
 800349e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034a0:	f107 031c 	add.w	r3, r7, #28
 80034a4:	4619      	mov	r1, r3
 80034a6:	4822      	ldr	r0, [pc, #136]	; (8003530 <HAL_TIM_MspPostInit+0x17c>)
 80034a8:	f004 fbf6 	bl	8007c98 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80034ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80034b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b2:	2302      	movs	r3, #2
 80034b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80034b6:	2302      	movs	r3, #2
 80034b8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ba:	2300      	movs	r3, #0
 80034bc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80034be:	2302      	movs	r3, #2
 80034c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80034c2:	f107 031c 	add.w	r3, r7, #28
 80034c6:	4619      	mov	r1, r3
 80034c8:	4819      	ldr	r0, [pc, #100]	; (8003530 <HAL_TIM_MspPostInit+0x17c>)
 80034ca:	f004 fbe5 	bl	8007c98 <HAL_GPIO_Init>
}
 80034ce:	e023      	b.n	8003518 <HAL_TIM_MspPostInit+0x164>
  else if(htim->Instance==TIM5)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a17      	ldr	r2, [pc, #92]	; (8003534 <HAL_TIM_MspPostInit+0x180>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d11e      	bne.n	8003518 <HAL_TIM_MspPostInit+0x164>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034da:	4b11      	ldr	r3, [pc, #68]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80034dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034e0:	4a0f      	ldr	r2, [pc, #60]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80034e2:	f043 0301 	orr.w	r3, r3, #1
 80034e6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80034ea:	4b0d      	ldr	r3, [pc, #52]	; (8003520 <HAL_TIM_MspPostInit+0x16c>)
 80034ec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80034f0:	f003 0301 	and.w	r3, r3, #1
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80034f8:	2308      	movs	r3, #8
 80034fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034fc:	2302      	movs	r3, #2
 80034fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8003500:	2302      	movs	r3, #2
 8003502:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003504:	2300      	movs	r3, #0
 8003506:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003508:	2302      	movs	r3, #2
 800350a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350c:	f107 031c 	add.w	r3, r7, #28
 8003510:	4619      	mov	r1, r3
 8003512:	4809      	ldr	r0, [pc, #36]	; (8003538 <HAL_TIM_MspPostInit+0x184>)
 8003514:	f004 fbc0 	bl	8007c98 <HAL_GPIO_Init>
}
 8003518:	bf00      	nop
 800351a:	3730      	adds	r7, #48	; 0x30
 800351c:	46bd      	mov	sp, r7
 800351e:	bd80      	pop	{r7, pc}
 8003520:	58024400 	.word	0x58024400
 8003524:	58020400 	.word	0x58020400
 8003528:	40000400 	.word	0x40000400
 800352c:	40000800 	.word	0x40000800
 8003530:	58020c00 	.word	0x58020c00
 8003534:	40000c00 	.word	0x40000c00
 8003538:	58020000 	.word	0x58020000

0800353c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b0ba      	sub	sp, #232	; 0xe8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003544:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003548:	2200      	movs	r2, #0
 800354a:	601a      	str	r2, [r3, #0]
 800354c:	605a      	str	r2, [r3, #4]
 800354e:	609a      	str	r2, [r3, #8]
 8003550:	60da      	str	r2, [r3, #12]
 8003552:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003554:	f107 0318 	add.w	r3, r7, #24
 8003558:	22b8      	movs	r2, #184	; 0xb8
 800355a:	2100      	movs	r1, #0
 800355c:	4618      	mov	r0, r3
 800355e:	f013 fdf1 	bl	8017144 <memset>
  if(huart->Instance==UART4)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	4a4d      	ldr	r2, [pc, #308]	; (800369c <HAL_UART_MspInit+0x160>)
 8003568:	4293      	cmp	r3, r2
 800356a:	d147      	bne.n	80035fc <HAL_UART_MspInit+0xc0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800356c:	f04f 0202 	mov.w	r2, #2
 8003570:	f04f 0300 	mov.w	r3, #0
 8003574:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003578:	2300      	movs	r3, #0
 800357a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800357e:	f107 0318 	add.w	r3, r7, #24
 8003582:	4618      	mov	r0, r3
 8003584:	f007 f976 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800358e:	f7ff f9f3 	bl	8002978 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003592:	4b43      	ldr	r3, [pc, #268]	; (80036a0 <HAL_UART_MspInit+0x164>)
 8003594:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003598:	4a41      	ldr	r2, [pc, #260]	; (80036a0 <HAL_UART_MspInit+0x164>)
 800359a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800359e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 80035a2:	4b3f      	ldr	r3, [pc, #252]	; (80036a0 <HAL_UART_MspInit+0x164>)
 80035a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 80035a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035ac:	617b      	str	r3, [r7, #20]
 80035ae:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035b0:	4b3b      	ldr	r3, [pc, #236]	; (80036a0 <HAL_UART_MspInit+0x164>)
 80035b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035b6:	4a3a      	ldr	r2, [pc, #232]	; (80036a0 <HAL_UART_MspInit+0x164>)
 80035b8:	f043 0302 	orr.w	r3, r3, #2
 80035bc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80035c0:	4b37      	ldr	r3, [pc, #220]	; (80036a0 <HAL_UART_MspInit+0x164>)
 80035c2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	613b      	str	r3, [r7, #16]
 80035cc:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PB8     ------> UART4_RX
    PB9     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035ce:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035d6:	2302      	movs	r3, #2
 80035d8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035dc:	2300      	movs	r3, #0
 80035de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e2:	2300      	movs	r3, #0
 80035e4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80035e8:	2308      	movs	r3, #8
 80035ea:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ee:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80035f2:	4619      	mov	r1, r3
 80035f4:	482b      	ldr	r0, [pc, #172]	; (80036a4 <HAL_UART_MspInit+0x168>)
 80035f6:	f004 fb4f 	bl	8007c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80035fa:	e04a      	b.n	8003692 <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART6)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	4a29      	ldr	r2, [pc, #164]	; (80036a8 <HAL_UART_MspInit+0x16c>)
 8003602:	4293      	cmp	r3, r2
 8003604:	d145      	bne.n	8003692 <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8003606:	f04f 0201 	mov.w	r2, #1
 800360a:	f04f 0300 	mov.w	r3, #0
 800360e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8003612:	2300      	movs	r3, #0
 8003614:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003618:	f107 0318 	add.w	r3, r7, #24
 800361c:	4618      	mov	r0, r3
 800361e:	f007 f929 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8003622:	4603      	mov	r3, r0
 8003624:	2b00      	cmp	r3, #0
 8003626:	d001      	beq.n	800362c <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8003628:	f7ff f9a6 	bl	8002978 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 800362c:	4b1c      	ldr	r3, [pc, #112]	; (80036a0 <HAL_UART_MspInit+0x164>)
 800362e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003632:	4a1b      	ldr	r2, [pc, #108]	; (80036a0 <HAL_UART_MspInit+0x164>)
 8003634:	f043 0320 	orr.w	r3, r3, #32
 8003638:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800363c:	4b18      	ldr	r3, [pc, #96]	; (80036a0 <HAL_UART_MspInit+0x164>)
 800363e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003642:	f003 0320 	and.w	r3, r3, #32
 8003646:	60fb      	str	r3, [r7, #12]
 8003648:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800364a:	4b15      	ldr	r3, [pc, #84]	; (80036a0 <HAL_UART_MspInit+0x164>)
 800364c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003650:	4a13      	ldr	r2, [pc, #76]	; (80036a0 <HAL_UART_MspInit+0x164>)
 8003652:	f043 0304 	orr.w	r3, r3, #4
 8003656:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800365a:	4b11      	ldr	r3, [pc, #68]	; (80036a0 <HAL_UART_MspInit+0x164>)
 800365c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003668:	23c0      	movs	r3, #192	; 0xc0
 800366a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366e:	2302      	movs	r3, #2
 8003670:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003674:	2300      	movs	r3, #0
 8003676:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800367a:	2300      	movs	r3, #0
 800367c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 8003680:	2307      	movs	r3, #7
 8003682:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003686:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 800368a:	4619      	mov	r1, r3
 800368c:	4807      	ldr	r0, [pc, #28]	; (80036ac <HAL_UART_MspInit+0x170>)
 800368e:	f004 fb03 	bl	8007c98 <HAL_GPIO_Init>
}
 8003692:	bf00      	nop
 8003694:	37e8      	adds	r7, #232	; 0xe8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	40004c00 	.word	0x40004c00
 80036a0:	58024400 	.word	0x58024400
 80036a4:	58020400 	.word	0x58020400
 80036a8:	40011400 	.word	0x40011400
 80036ac:	58020800 	.word	0x58020800

080036b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036b0:	b480      	push	{r7}
 80036b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036b4:	e7fe      	b.n	80036b4 <NMI_Handler+0x4>

080036b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036b6:	b480      	push	{r7}
 80036b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036ba:	e7fe      	b.n	80036ba <HardFault_Handler+0x4>

080036bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036bc:	b480      	push	{r7}
 80036be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036c0:	e7fe      	b.n	80036c0 <MemManage_Handler+0x4>

080036c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036c2:	b480      	push	{r7}
 80036c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036c6:	e7fe      	b.n	80036c6 <BusFault_Handler+0x4>

080036c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036cc:	e7fe      	b.n	80036cc <UsageFault_Handler+0x4>

080036ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036ce:	b480      	push	{r7}
 80036d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036d2:	bf00      	nop
 80036d4:	46bd      	mov	sp, r7
 80036d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036da:	4770      	bx	lr

080036dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036e0:	bf00      	nop
 80036e2:	46bd      	mov	sp, r7
 80036e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e8:	4770      	bx	lr

080036ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80036ea:	b480      	push	{r7}
 80036ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80036ee:	bf00      	nop
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80036fc:	f000 f9ba 	bl	8003a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003700:	bf00      	nop
 8003702:	bd80      	pop	{r7, pc}

08003704 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_ch3);
 8003708:	4802      	ldr	r0, [pc, #8]	; (8003714 <DMA1_Stream0_IRQHandler+0x10>)
 800370a:	f002 fc4f 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800370e:	bf00      	nop
 8003710:	bd80      	pop	{r7, pc}
 8003712:	bf00      	nop
 8003714:	240013b4 	.word	0x240013b4

08003718 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch3);
 800371c:	4802      	ldr	r0, [pc, #8]	; (8003728 <DMA1_Stream1_IRQHandler+0x10>)
 800371e:	f002 fc45 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003722:	bf00      	nop
 8003724:	bd80      	pop	{r7, pc}
 8003726:	bf00      	nop
 8003728:	2400124c 	.word	0x2400124c

0800372c <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4);
 8003730:	4802      	ldr	r0, [pc, #8]	; (800373c <DMA1_Stream2_IRQHandler+0x10>)
 8003732:	f002 fc3b 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003736:	bf00      	nop
 8003738:	bd80      	pop	{r7, pc}
 800373a:	bf00      	nop
 800373c:	2400142c 	.word	0x2400142c

08003740 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch2);
 8003744:	4802      	ldr	r0, [pc, #8]	; (8003750 <DMA1_Stream3_IRQHandler+0x10>)
 8003746:	f002 fc31 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	240012c4 	.word	0x240012c4

08003754 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 8003758:	4802      	ldr	r0, [pc, #8]	; (8003764 <DMA1_Stream4_IRQHandler+0x10>)
 800375a:	f002 fc27 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	2400133c 	.word	0x2400133c

08003768 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800376c:	4802      	ldr	r0, [pc, #8]	; (8003778 <DMA1_Stream5_IRQHandler+0x10>)
 800376e:	f002 fc1d 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003772:	bf00      	nop
 8003774:	bd80      	pop	{r7, pc}
 8003776:	bf00      	nop
 8003778:	24000cd8 	.word	0x24000cd8

0800377c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003780:	4802      	ldr	r0, [pc, #8]	; (800378c <TIM4_IRQHandler+0x10>)
 8003782:	f00c fa59 	bl	800fc38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003786:	bf00      	nop
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	24001168 	.word	0x24001168

08003790 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003794:	4802      	ldr	r0, [pc, #8]	; (80037a0 <I2C2_EV_IRQHandler+0x10>)
 8003796:	f004 fce9 	bl	800816c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800379a:	bf00      	nop
 800379c:	bd80      	pop	{r7, pc}
 800379e:	bf00      	nop
 80037a0:	24000e68 	.word	0x24000e68

080037a4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80037a8:	4802      	ldr	r0, [pc, #8]	; (80037b4 <DMA2_Stream7_IRQHandler+0x10>)
 80037aa:	f002 fbff 	bl	8005fac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80037ae:	bf00      	nop
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	24000d50 	.word	0x24000d50

080037b8 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80037b8:	b580      	push	{r7, lr}
 80037ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80037bc:	4802      	ldr	r0, [pc, #8]	; (80037c8 <OTG_HS_IRQHandler+0x10>)
 80037be:	f004 fedf 	bl	8008580 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80037c2:	bf00      	nop
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop
 80037c8:	24002ad0 	.word	0x24002ad0

080037cc <SDMMC2_IRQHandler>:

/**
  * @brief This function handles SDMMC2 global interrupt.
  */
void SDMMC2_IRQHandler(void)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC2_IRQn 0 */

  /* USER CODE END SDMMC2_IRQn 0 */
  HAL_SD_IRQHandler(&hsd2);
 80037d0:	4802      	ldr	r0, [pc, #8]	; (80037dc <SDMMC2_IRQHandler+0x10>)
 80037d2:	f009 fea5 	bl	800d520 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC2_IRQn 1 */

  /* USER CODE END SDMMC2_IRQn 1 */
}
 80037d6:	bf00      	nop
 80037d8:	bd80      	pop	{r7, pc}
 80037da:	bf00      	nop
 80037dc:	24000ebc 	.word	0x24000ebc

080037e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b086      	sub	sp, #24
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037e8:	4a14      	ldr	r2, [pc, #80]	; (800383c <_sbrk+0x5c>)
 80037ea:	4b15      	ldr	r3, [pc, #84]	; (8003840 <_sbrk+0x60>)
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037f4:	4b13      	ldr	r3, [pc, #76]	; (8003844 <_sbrk+0x64>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d102      	bne.n	8003802 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037fc:	4b11      	ldr	r3, [pc, #68]	; (8003844 <_sbrk+0x64>)
 80037fe:	4a12      	ldr	r2, [pc, #72]	; (8003848 <_sbrk+0x68>)
 8003800:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003802:	4b10      	ldr	r3, [pc, #64]	; (8003844 <_sbrk+0x64>)
 8003804:	681a      	ldr	r2, [r3, #0]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	4413      	add	r3, r2
 800380a:	693a      	ldr	r2, [r7, #16]
 800380c:	429a      	cmp	r2, r3
 800380e:	d207      	bcs.n	8003820 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003810:	f013 fca0 	bl	8017154 <__errno>
 8003814:	4603      	mov	r3, r0
 8003816:	220c      	movs	r2, #12
 8003818:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800381a:	f04f 33ff 	mov.w	r3, #4294967295
 800381e:	e009      	b.n	8003834 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003820:	4b08      	ldr	r3, [pc, #32]	; (8003844 <_sbrk+0x64>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003826:	4b07      	ldr	r3, [pc, #28]	; (8003844 <_sbrk+0x64>)
 8003828:	681a      	ldr	r2, [r3, #0]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4413      	add	r3, r2
 800382e:	4a05      	ldr	r2, [pc, #20]	; (8003844 <_sbrk+0x64>)
 8003830:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003832:	68fb      	ldr	r3, [r7, #12]
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	24050000 	.word	0x24050000
 8003840:	00000800 	.word	0x00000800
 8003844:	240015cc 	.word	0x240015cc
 8003848:	24003348 	.word	0x24003348

0800384c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800384c:	b480      	push	{r7}
 800384e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003850:	4b32      	ldr	r3, [pc, #200]	; (800391c <SystemInit+0xd0>)
 8003852:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003856:	4a31      	ldr	r2, [pc, #196]	; (800391c <SystemInit+0xd0>)
 8003858:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800385c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8003860:	4b2f      	ldr	r3, [pc, #188]	; (8003920 <SystemInit+0xd4>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 030f 	and.w	r3, r3, #15
 8003868:	2b06      	cmp	r3, #6
 800386a:	d807      	bhi.n	800387c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800386c:	4b2c      	ldr	r3, [pc, #176]	; (8003920 <SystemInit+0xd4>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f023 030f 	bic.w	r3, r3, #15
 8003874:	4a2a      	ldr	r2, [pc, #168]	; (8003920 <SystemInit+0xd4>)
 8003876:	f043 0307 	orr.w	r3, r3, #7
 800387a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800387c:	4b29      	ldr	r3, [pc, #164]	; (8003924 <SystemInit+0xd8>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4a28      	ldr	r2, [pc, #160]	; (8003924 <SystemInit+0xd8>)
 8003882:	f043 0301 	orr.w	r3, r3, #1
 8003886:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003888:	4b26      	ldr	r3, [pc, #152]	; (8003924 <SystemInit+0xd8>)
 800388a:	2200      	movs	r2, #0
 800388c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800388e:	4b25      	ldr	r3, [pc, #148]	; (8003924 <SystemInit+0xd8>)
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	4924      	ldr	r1, [pc, #144]	; (8003924 <SystemInit+0xd8>)
 8003894:	4b24      	ldr	r3, [pc, #144]	; (8003928 <SystemInit+0xdc>)
 8003896:	4013      	ands	r3, r2
 8003898:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800389a:	4b21      	ldr	r3, [pc, #132]	; (8003920 <SystemInit+0xd4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d007      	beq.n	80038b6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80038a6:	4b1e      	ldr	r3, [pc, #120]	; (8003920 <SystemInit+0xd4>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f023 030f 	bic.w	r3, r3, #15
 80038ae:	4a1c      	ldr	r2, [pc, #112]	; (8003920 <SystemInit+0xd4>)
 80038b0:	f043 0307 	orr.w	r3, r3, #7
 80038b4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80038b6:	4b1b      	ldr	r3, [pc, #108]	; (8003924 <SystemInit+0xd8>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80038bc:	4b19      	ldr	r3, [pc, #100]	; (8003924 <SystemInit+0xd8>)
 80038be:	2200      	movs	r2, #0
 80038c0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80038c2:	4b18      	ldr	r3, [pc, #96]	; (8003924 <SystemInit+0xd8>)
 80038c4:	2200      	movs	r2, #0
 80038c6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80038c8:	4b16      	ldr	r3, [pc, #88]	; (8003924 <SystemInit+0xd8>)
 80038ca:	4a18      	ldr	r2, [pc, #96]	; (800392c <SystemInit+0xe0>)
 80038cc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80038ce:	4b15      	ldr	r3, [pc, #84]	; (8003924 <SystemInit+0xd8>)
 80038d0:	4a17      	ldr	r2, [pc, #92]	; (8003930 <SystemInit+0xe4>)
 80038d2:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80038d4:	4b13      	ldr	r3, [pc, #76]	; (8003924 <SystemInit+0xd8>)
 80038d6:	4a17      	ldr	r2, [pc, #92]	; (8003934 <SystemInit+0xe8>)
 80038d8:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80038da:	4b12      	ldr	r3, [pc, #72]	; (8003924 <SystemInit+0xd8>)
 80038dc:	2200      	movs	r2, #0
 80038de:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80038e0:	4b10      	ldr	r3, [pc, #64]	; (8003924 <SystemInit+0xd8>)
 80038e2:	4a14      	ldr	r2, [pc, #80]	; (8003934 <SystemInit+0xe8>)
 80038e4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80038e6:	4b0f      	ldr	r3, [pc, #60]	; (8003924 <SystemInit+0xd8>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80038ec:	4b0d      	ldr	r3, [pc, #52]	; (8003924 <SystemInit+0xd8>)
 80038ee:	4a11      	ldr	r2, [pc, #68]	; (8003934 <SystemInit+0xe8>)
 80038f0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80038f2:	4b0c      	ldr	r3, [pc, #48]	; (8003924 <SystemInit+0xd8>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80038f8:	4b0a      	ldr	r3, [pc, #40]	; (8003924 <SystemInit+0xd8>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	4a09      	ldr	r2, [pc, #36]	; (8003924 <SystemInit+0xd8>)
 80038fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003902:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8003904:	4b07      	ldr	r3, [pc, #28]	; (8003924 <SystemInit+0xd8>)
 8003906:	2200      	movs	r2, #0
 8003908:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800390a:	4b0b      	ldr	r3, [pc, #44]	; (8003938 <SystemInit+0xec>)
 800390c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8003910:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8003912:	bf00      	nop
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	e000ed00 	.word	0xe000ed00
 8003920:	52002000 	.word	0x52002000
 8003924:	58024400 	.word	0x58024400
 8003928:	eaf6ed7f 	.word	0xeaf6ed7f
 800392c:	02020200 	.word	0x02020200
 8003930:	01ff0000 	.word	0x01ff0000
 8003934:	01010280 	.word	0x01010280
 8003938:	52004000 	.word	0x52004000

0800393c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 800393c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003974 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003940:	f7ff ff84 	bl	800384c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003944:	480c      	ldr	r0, [pc, #48]	; (8003978 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003946:	490d      	ldr	r1, [pc, #52]	; (800397c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003948:	4a0d      	ldr	r2, [pc, #52]	; (8003980 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800394a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800394c:	e002      	b.n	8003954 <LoopCopyDataInit>

0800394e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800394e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003950:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003952:	3304      	adds	r3, #4

08003954 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003954:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003956:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003958:	d3f9      	bcc.n	800394e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800395a:	4a0a      	ldr	r2, [pc, #40]	; (8003984 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800395c:	4c0a      	ldr	r4, [pc, #40]	; (8003988 <LoopFillZerobss+0x22>)
  movs r3, #0
 800395e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003960:	e001      	b.n	8003966 <LoopFillZerobss>

08003962 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003962:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003964:	3204      	adds	r2, #4

08003966 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003966:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003968:	d3fb      	bcc.n	8003962 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800396a:	f013 fbf9 	bl	8017160 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800396e:	f7fd fcfb 	bl	8001368 <main>
  bx  lr
 8003972:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003974:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8003978:	24000000 	.word	0x24000000
  ldr r1, =_edata
 800397c:	24000150 	.word	0x24000150
  ldr r2, =_sidata
 8003980:	08018764 	.word	0x08018764
  ldr r2, =_sbss
 8003984:	24000150 	.word	0x24000150
  ldr r4, =_ebss
 8003988:	24003344 	.word	0x24003344

0800398c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800398c:	e7fe      	b.n	800398c <ADC3_IRQHandler>
	...

08003990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b082      	sub	sp, #8
 8003994:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003996:	2003      	movs	r0, #3
 8003998:	f001 fd06 	bl	80053a8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800399c:	f006 fd94 	bl	800a4c8 <HAL_RCC_GetSysClockFreq>
 80039a0:	4602      	mov	r2, r0
 80039a2:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <HAL_Init+0x68>)
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	0a1b      	lsrs	r3, r3, #8
 80039a8:	f003 030f 	and.w	r3, r3, #15
 80039ac:	4913      	ldr	r1, [pc, #76]	; (80039fc <HAL_Init+0x6c>)
 80039ae:	5ccb      	ldrb	r3, [r1, r3]
 80039b0:	f003 031f 	and.w	r3, r3, #31
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
 80039b8:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80039ba:	4b0f      	ldr	r3, [pc, #60]	; (80039f8 <HAL_Init+0x68>)
 80039bc:	699b      	ldr	r3, [r3, #24]
 80039be:	f003 030f 	and.w	r3, r3, #15
 80039c2:	4a0e      	ldr	r2, [pc, #56]	; (80039fc <HAL_Init+0x6c>)
 80039c4:	5cd3      	ldrb	r3, [r2, r3]
 80039c6:	f003 031f 	and.w	r3, r3, #31
 80039ca:	687a      	ldr	r2, [r7, #4]
 80039cc:	fa22 f303 	lsr.w	r3, r2, r3
 80039d0:	4a0b      	ldr	r2, [pc, #44]	; (8003a00 <HAL_Init+0x70>)
 80039d2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80039d4:	4a0b      	ldr	r2, [pc, #44]	; (8003a04 <HAL_Init+0x74>)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039da:	200f      	movs	r0, #15
 80039dc:	f000 f814 	bl	8003a08 <HAL_InitTick>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e002      	b.n	80039f0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80039ea:	f7fe ffcb 	bl	8002984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	58024400 	.word	0x58024400
 80039fc:	080185b0 	.word	0x080185b0
 8003a00:	24000004 	.word	0x24000004
 8003a04:	24000000 	.word	0x24000000

08003a08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b082      	sub	sp, #8
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8003a10:	4b15      	ldr	r3, [pc, #84]	; (8003a68 <HAL_InitTick+0x60>)
 8003a12:	781b      	ldrb	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d101      	bne.n	8003a1c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8003a18:	2301      	movs	r3, #1
 8003a1a:	e021      	b.n	8003a60 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8003a1c:	4b13      	ldr	r3, [pc, #76]	; (8003a6c <HAL_InitTick+0x64>)
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	4b11      	ldr	r3, [pc, #68]	; (8003a68 <HAL_InitTick+0x60>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	4619      	mov	r1, r3
 8003a26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003a2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8003a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a32:	4618      	mov	r0, r3
 8003a34:	f001 fceb 	bl	800540e <HAL_SYSTICK_Config>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d001      	beq.n	8003a42 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8003a3e:	2301      	movs	r3, #1
 8003a40:	e00e      	b.n	8003a60 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2b0f      	cmp	r3, #15
 8003a46:	d80a      	bhi.n	8003a5e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a48:	2200      	movs	r2, #0
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	f04f 30ff 	mov.w	r0, #4294967295
 8003a50:	f001 fcb5 	bl	80053be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a54:	4a06      	ldr	r2, [pc, #24]	; (8003a70 <HAL_InitTick+0x68>)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	e000      	b.n	8003a60 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8003a5e:	2301      	movs	r3, #1
}
 8003a60:	4618      	mov	r0, r3
 8003a62:	3708      	adds	r7, #8
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}
 8003a68:	2400000c 	.word	0x2400000c
 8003a6c:	24000000 	.word	0x24000000
 8003a70:	24000008 	.word	0x24000008

08003a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a74:	b480      	push	{r7}
 8003a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003a78:	4b06      	ldr	r3, [pc, #24]	; (8003a94 <HAL_IncTick+0x20>)
 8003a7a:	781b      	ldrb	r3, [r3, #0]
 8003a7c:	461a      	mov	r2, r3
 8003a7e:	4b06      	ldr	r3, [pc, #24]	; (8003a98 <HAL_IncTick+0x24>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4413      	add	r3, r2
 8003a84:	4a04      	ldr	r2, [pc, #16]	; (8003a98 <HAL_IncTick+0x24>)
 8003a86:	6013      	str	r3, [r2, #0]
}
 8003a88:	bf00      	nop
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr
 8003a92:	bf00      	nop
 8003a94:	2400000c 	.word	0x2400000c
 8003a98:	240015d0 	.word	0x240015d0

08003a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8003aa0:	4b03      	ldr	r3, [pc, #12]	; (8003ab0 <HAL_GetTick+0x14>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
}
 8003aa4:	4618      	mov	r0, r3
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aac:	4770      	bx	lr
 8003aae:	bf00      	nop
 8003ab0:	240015d0 	.word	0x240015d0

08003ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b084      	sub	sp, #16
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003abc:	f7ff ffee 	bl	8003a9c <HAL_GetTick>
 8003ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003acc:	d005      	beq.n	8003ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003ace:	4b0a      	ldr	r3, [pc, #40]	; (8003af8 <HAL_Delay+0x44>)
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	4413      	add	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003ada:	bf00      	nop
 8003adc:	f7ff ffde 	bl	8003a9c <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	68bb      	ldr	r3, [r7, #8]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	68fa      	ldr	r2, [r7, #12]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d8f7      	bhi.n	8003adc <HAL_Delay+0x28>
  {
  }
}
 8003aec:	bf00      	nop
 8003aee:	bf00      	nop
 8003af0:	3710      	adds	r7, #16
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}
 8003af6:	bf00      	nop
 8003af8:	2400000c 	.word	0x2400000c

08003afc <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8003afc:	b480      	push	{r7}
 8003afe:	b083      	sub	sp, #12
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8003b06:	4b07      	ldr	r3, [pc, #28]	; (8003b24 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	43db      	mvns	r3, r3
 8003b0e:	401a      	ands	r2, r3
 8003b10:	4904      	ldr	r1, [pc, #16]	; (8003b24 <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	4313      	orrs	r3, r2
 8003b16:	604b      	str	r3, [r1, #4]
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr
 8003b24:	58000400 	.word	0x58000400

08003b28 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]
 8003b30:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	431a      	orrs	r2, r3
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	609a      	str	r2, [r3, #8]
}
 8003b42:	bf00      	nop
 8003b44:	370c      	adds	r7, #12
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr

08003b4e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003b4e:	b480      	push	{r7}
 8003b50:	b083      	sub	sp, #12
 8003b52:	af00      	add	r7, sp, #0
 8003b54:	6078      	str	r0, [r7, #4]
 8003b56:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003b60:	683b      	ldr	r3, [r7, #0]
 8003b62:	431a      	orrs	r2, r3
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	609a      	str	r2, [r3, #8]
}
 8003b68:	bf00      	nop
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b72:	4770      	bx	lr

08003b74 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b083      	sub	sp, #12
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0x3FFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b087      	sub	sp, #28
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
 8003b9c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	3360      	adds	r3, #96	; 0x60
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4413      	add	r3, r2
 8003baa:	617b      	str	r3, [r7, #20]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	4a10      	ldr	r2, [pc, #64]	; (8003bf0 <LL_ADC_SetOffset+0x60>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d10b      	bne.n	8003bcc <LL_ADC_SetOffset+0x3c>
  {
    MODIFY_REG(*preg,
 8003bb4:	697b      	ldr	r3, [r7, #20]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003bc6:	697b      	ldr	r3, [r7, #20]
 8003bc8:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
               (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
  }
}
 8003bca:	e00b      	b.n	8003be4 <LL_ADC_SetOffset+0x54>
    MODIFY_REG(*preg,
 8003bcc:	697b      	ldr	r3, [r7, #20]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	f003 41f8 	and.w	r1, r3, #2080374784	; 0x7c000000
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	430b      	orrs	r3, r1
 8003bde:	431a      	orrs	r2, r3
 8003be0:	697b      	ldr	r3, [r7, #20]
 8003be2:	601a      	str	r2, [r3, #0]
}
 8003be4:	bf00      	nop
 8003be6:	371c      	adds	r7, #28
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr
 8003bf0:	58026000 	.word	0x58026000

08003bf4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2) For ADC channel read back from ADC register,
  *                comparison with internal channel parameter to be done
  *                using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	3360      	adds	r3, #96	; 0x60
 8003c02:	461a      	mov	r2, r3
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	009b      	lsls	r3, r3, #2
 8003c08:	4413      	add	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3714      	adds	r7, #20
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1e:	4770      	bx	lr

08003c20 <LL_ADC_SetDataRightShift>:
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_ENABLE
  *         @arg @ref LL_ADC_OFFSET_RSHIFT_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetDataRightShift(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t RigthShift)
{
 8003c20:	b480      	push	{r7}
 8003c22:	b085      	sub	sp, #20
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	60f8      	str	r0, [r7, #12]
 8003c28:	60b9      	str	r1, [r7, #8]
 8003c2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_RSHIFT1 | ADC_CFGR2_RSHIFT2 | ADC_CFGR2_RSHIFT3 | ADC_CFGR2_RSHIFT4), RigthShift << (Offsety & 0x1FUL));
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	691b      	ldr	r3, [r3, #16]
 8003c30:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	f003 031f 	and.w	r3, r3, #31
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c40:	431a      	orrs	r2, r3
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	611a      	str	r2, [r3, #16]
}
 8003c46:	bf00      	nop
 8003c48:	3714      	adds	r7, #20
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
	...

08003c54 <LL_ADC_SetOffsetSignedSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE
  * @retval Returned None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSignedSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSignedSaturation)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b087      	sub	sp, #28
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  if (ADCx == ADC3)
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4a0c      	ldr	r2, [pc, #48]	; (8003c94 <LL_ADC_SetOffsetSignedSaturation+0x40>)
 8003c64:	4293      	cmp	r3, r2
 8003c66:	d00e      	beq.n	8003c86 <LL_ADC_SetOffsetSignedSaturation+0x32>
    /* Function not available on this instance */
  }
  else
#endif  /* ADC_VER_V5_V90 */
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	3360      	adds	r3, #96	; 0x60
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	009b      	lsls	r3, r3, #2
 8003c72:	4413      	add	r3, r2
 8003c74:	617b      	str	r3, [r7, #20]
    MODIFY_REG(*preg, ADC_OFR1_SSATE, OffsetSignedSaturation);
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	431a      	orrs	r2, r3
 8003c82:	697b      	ldr	r3, [r7, #20]
 8003c84:	601a      	str	r2, [r3, #0]
  }
}
 8003c86:	bf00      	nop
 8003c88:	371c      	adds	r7, #28
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c90:	4770      	bx	lr
 8003c92:	bf00      	nop
 8003c94:	58026000 	.word	0x58026000

08003c98 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b087      	sub	sp, #28
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	60f8      	str	r0, [r7, #12]
 8003ca0:	60b9      	str	r1, [r7, #8]
 8003ca2:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4a0c      	ldr	r2, [pc, #48]	; (8003cd8 <LL_ADC_SetOffsetSaturation+0x40>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	d10e      	bne.n	8003cca <LL_ADC_SetOffsetSaturation+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	3360      	adds	r3, #96	; 0x60
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	009b      	lsls	r3, r3, #2
 8003cb6:	4413      	add	r3, r2
 8003cb8:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	431a      	orrs	r2, r3
 8003cc6:	697b      	ldr	r3, [r7, #20]
 8003cc8:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_SATEN,
               OffsetSaturation);
  }
}
 8003cca:	bf00      	nop
 8003ccc:	371c      	adds	r7, #28
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd4:	4770      	bx	lr
 8003cd6:	bf00      	nop
 8003cd8:	58026000 	.word	0x58026000

08003cdc <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b087      	sub	sp, #28
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	60b9      	str	r1, [r7, #8]
 8003ce6:	607a      	str	r2, [r7, #4]
  if (ADCx == ADC3)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	4a0c      	ldr	r2, [pc, #48]	; (8003d1c <LL_ADC_SetOffsetSign+0x40>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d10e      	bne.n	8003d0e <LL_ADC_SetOffsetSign+0x32>
  {
    __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	3360      	adds	r3, #96	; 0x60
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	617b      	str	r3, [r7, #20]

    MODIFY_REG(*preg,
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	431a      	orrs	r2, r3
 8003d0a:	697b      	ldr	r3, [r7, #20]
 8003d0c:	601a      	str	r2, [r3, #0]
               ADC3_OFR1_OFFSETPOS,
               OffsetSign);
  }
}
 8003d0e:	bf00      	nop
 8003d10:	371c      	adds	r7, #28
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
 8003d1a:	bf00      	nop
 8003d1c:	58026000 	.word	0x58026000

08003d20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	3360      	adds	r3, #96	; 0x60
 8003d30:	461a      	mov	r2, r3
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	617b      	str	r3, [r7, #20]
  if (ADCx == ADC3)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	4a0c      	ldr	r2, [pc, #48]	; (8003d70 <LL_ADC_SetOffsetState+0x50>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d108      	bne.n	8003d54 <LL_ADC_SetOffsetState+0x34>
  {
    MODIFY_REG(*preg,
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	601a      	str	r2, [r3, #0]
  {
    MODIFY_REG(*preg,
               ADC_OFR1_SSATE,
               OffsetState);
  }
}
 8003d52:	e007      	b.n	8003d64 <LL_ADC_SetOffsetState+0x44>
    MODIFY_REG(*preg,
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	697b      	ldr	r3, [r7, #20]
 8003d62:	601a      	str	r2, [r3, #0]
}
 8003d64:	bf00      	nop
 8003d66:	371c      	adds	r7, #28
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	58026000 	.word	0x58026000

08003d74 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003d74:	b480      	push	{r7}
 8003d76:	b087      	sub	sp, #28
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	60f8      	str	r0, [r7, #12]
 8003d7c:	60b9      	str	r1, [r7, #8]
 8003d7e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	3330      	adds	r3, #48	; 0x30
 8003d84:	461a      	mov	r2, r3
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	0a1b      	lsrs	r3, r3, #8
 8003d8a:	009b      	lsls	r3, r3, #2
 8003d8c:	f003 030c 	and.w	r3, r3, #12
 8003d90:	4413      	add	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	68bb      	ldr	r3, [r7, #8]
 8003d9a:	f003 031f 	and.w	r3, r3, #31
 8003d9e:	211f      	movs	r1, #31
 8003da0:	fa01 f303 	lsl.w	r3, r1, r3
 8003da4:	43db      	mvns	r3, r3
 8003da6:	401a      	ands	r2, r3
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	0e9b      	lsrs	r3, r3, #26
 8003dac:	f003 011f 	and.w	r1, r3, #31
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	f003 031f 	and.w	r3, r3, #31
 8003db6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003dc0:	bf00      	nop
 8003dc2:	371c      	adds	r7, #28
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr

08003dcc <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b087      	sub	sp, #28
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	3314      	adds	r3, #20
 8003ddc:	461a      	mov	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	0e5b      	lsrs	r3, r3, #25
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	f003 0304 	and.w	r3, r3, #4
 8003de8:	4413      	add	r3, r2
 8003dea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	0d1b      	lsrs	r3, r3, #20
 8003df4:	f003 031f 	and.w	r3, r3, #31
 8003df8:	2107      	movs	r1, #7
 8003dfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfe:	43db      	mvns	r3, r3
 8003e00:	401a      	ands	r2, r3
 8003e02:	68bb      	ldr	r3, [r7, #8]
 8003e04:	0d1b      	lsrs	r3, r3, #20
 8003e06:	f003 031f 	and.w	r3, r3, #31
 8003e0a:	6879      	ldr	r1, [r7, #4]
 8003e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e10:	431a      	orrs	r2, r3
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e16:	bf00      	nop
 8003e18:	371c      	adds	r7, #28
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e20:	4770      	bx	lr
	...

08003e24 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b085      	sub	sp, #20
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	60f8      	str	r0, [r7, #12]
 8003e2c:	60b9      	str	r1, [r7, #8]
 8003e2e:	607a      	str	r2, [r7, #4]
#if defined(ADC_VER_V5_V90)
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  if (ADCx == ADC3)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	4a1a      	ldr	r2, [pc, #104]	; (8003e9c <LL_ADC_SetChannelSingleDiff+0x78>)
 8003e34:	4293      	cmp	r3, r2
 8003e36:	d115      	bne.n	8003e64 <LL_ADC_SetChannelSingleDiff+0x40>
  {
    MODIFY_REG(ADCx->LTR2_DIFSEL,
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e44:	43db      	mvns	r3, r3
 8003e46:	401a      	ands	r2, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	f003 0318 	and.w	r3, r3, #24
 8003e4e:	4914      	ldr	r1, [pc, #80]	; (8003ea0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003e50:	40d9      	lsrs	r1, r3
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	400b      	ands	r3, r1
 8003e56:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e5a:	431a      	orrs	r2, r3
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 8003e62:	e014      	b.n	8003e8e <LL_ADC_SetChannelSingleDiff+0x6a>
    MODIFY_REG(ADCx->DIFSEL_RES12,
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e70:	43db      	mvns	r3, r3
 8003e72:	401a      	ands	r2, r3
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	f003 0318 	and.w	r3, r3, #24
 8003e7a:	4909      	ldr	r1, [pc, #36]	; (8003ea0 <LL_ADC_SetChannelSingleDiff+0x7c>)
 8003e7c:	40d9      	lsrs	r1, r3
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	400b      	ands	r3, r1
 8003e82:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003e86:	431a      	orrs	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
}
 8003e8e:	bf00      	nop
 8003e90:	3714      	adds	r7, #20
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	58026000 	.word	0x58026000
 8003ea0:	000fffff 	.word	0x000fffff

08003ea4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b083      	sub	sp, #12
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	689a      	ldr	r2, [r3, #8]
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <LL_ADC_DisableDeepPowerDown+0x20>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	687a      	ldr	r2, [r7, #4]
 8003eb6:	6093      	str	r3, [r2, #8]
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr
 8003ec4:	5fffffc0 	.word	0x5fffffc0

08003ec8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ed8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003edc:	d101      	bne.n	8003ee2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	370c      	adds	r7, #12
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eee:	4770      	bx	lr

08003ef0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b083      	sub	sp, #12
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	4b05      	ldr	r3, [pc, #20]	; (8003f14 <LL_ADC_EnableInternalRegulator+0x24>)
 8003efe:	4013      	ands	r3, r2
 8003f00:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f08:	bf00      	nop
 8003f0a:	370c      	adds	r7, #12
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f12:	4770      	bx	lr
 8003f14:	6fffffc0 	.word	0x6fffffc0

08003f18 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f2c:	d101      	bne.n	8003f32 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e000      	b.n	8003f34 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f32:	2300      	movs	r3, #0
}
 8003f34:	4618      	mov	r0, r3
 8003f36:	370c      	adds	r7, #12
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3e:	4770      	bx	lr

08003f40 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d101      	bne.n	8003f58 <LL_ADC_IsEnabled+0x18>
 8003f54:	2301      	movs	r3, #1
 8003f56:	e000      	b.n	8003f5a <LL_ADC_IsEnabled+0x1a>
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f64:	4770      	bx	lr

08003f66 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003f66:	b480      	push	{r7}
 8003f68:	b083      	sub	sp, #12
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 0304 	and.w	r3, r3, #4
 8003f76:	2b04      	cmp	r3, #4
 8003f78:	d101      	bne.n	8003f7e <LL_ADC_REG_IsConversionOngoing+0x18>
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e000      	b.n	8003f80 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8a:	4770      	bx	lr

08003f8c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	689b      	ldr	r3, [r3, #8]
 8003f98:	f003 0308 	and.w	r3, r3, #8
 8003f9c:	2b08      	cmp	r3, #8
 8003f9e:	d101      	bne.n	8003fa4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e000      	b.n	8003fa6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	370c      	adds	r7, #12
 8003faa:	46bd      	mov	sp, r7
 8003fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb0:	4770      	bx	lr
	...

08003fb4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003fb4:	b590      	push	{r4, r7, lr}
 8003fb6:	b089      	sub	sp, #36	; 0x24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e1ee      	b.n	80043ac <HAL_ADC_Init+0x3f8>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	691b      	ldr	r3, [r3, #16]
 8003fd2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d109      	bne.n	8003ff0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003fdc:	6878      	ldr	r0, [r7, #4]
 8003fde:	f7fe fceb 	bl	80029b8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	665a      	str	r2, [r3, #100]	; 0x64

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2200      	movs	r2, #0
 8003fec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	f7ff ff67 	bl	8003ec8 <LL_ADC_IsDeepPowerDownEnabled>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d004      	beq.n	800400a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7ff ff4d 	bl	8003ea4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f7ff ff82 	bl	8003f18 <LL_ADC_IsInternalRegulatorEnabled>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d114      	bne.n	8004044 <HAL_ADC_Init+0x90>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4618      	mov	r0, r3
 8004020:	f7ff ff66 	bl	8003ef0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004024:	4b8e      	ldr	r3, [pc, #568]	; (8004260 <HAL_ADC_Init+0x2ac>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	099b      	lsrs	r3, r3, #6
 800402a:	4a8e      	ldr	r2, [pc, #568]	; (8004264 <HAL_ADC_Init+0x2b0>)
 800402c:	fba2 2303 	umull	r2, r3, r2, r3
 8004030:	099b      	lsrs	r3, r3, #6
 8004032:	3301      	adds	r3, #1
 8004034:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004036:	e002      	b.n	800403e <HAL_ADC_Init+0x8a>
    {
      wait_loop_index--;
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	3b01      	subs	r3, #1
 800403c:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d1f9      	bne.n	8004038 <HAL_ADC_Init+0x84>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4618      	mov	r0, r3
 800404a:	f7ff ff65 	bl	8003f18 <LL_ADC_IsInternalRegulatorEnabled>
 800404e:	4603      	mov	r3, r0
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10d      	bne.n	8004070 <HAL_ADC_Init+0xbc>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004058:	f043 0210 	orr.w	r2, r3, #16
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004064:	f043 0201 	orr.w	r2, r3, #1
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	665a      	str	r2, [r3, #100]	; 0x64

    tmp_hal_status = HAL_ERROR;
 800406c:	2301      	movs	r3, #1
 800406e:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f7ff ff76 	bl	8003f66 <LL_ADC_REG_IsConversionOngoing>
 800407a:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004080:	f003 0310 	and.w	r3, r3, #16
 8004084:	2b00      	cmp	r3, #0
 8004086:	f040 8188 	bne.w	800439a <HAL_ADC_Init+0x3e6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800408a:	697b      	ldr	r3, [r7, #20]
 800408c:	2b00      	cmp	r3, #0
 800408e:	f040 8184 	bne.w	800439a <HAL_ADC_Init+0x3e6>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004096:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800409a:	f043 0202 	orr.w	r2, r3, #2
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	661a      	str	r2, [r3, #96]	; 0x60
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4618      	mov	r0, r3
 80040a8:	f7ff ff4a 	bl	8003f40 <LL_ADC_IsEnabled>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d136      	bne.n	8004120 <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a6c      	ldr	r2, [pc, #432]	; (8004268 <HAL_ADC_Init+0x2b4>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d004      	beq.n	80040c6 <HAL_ADC_Init+0x112>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4a6a      	ldr	r2, [pc, #424]	; (800426c <HAL_ADC_Init+0x2b8>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d10e      	bne.n	80040e4 <HAL_ADC_Init+0x130>
 80040c6:	4868      	ldr	r0, [pc, #416]	; (8004268 <HAL_ADC_Init+0x2b4>)
 80040c8:	f7ff ff3a 	bl	8003f40 <LL_ADC_IsEnabled>
 80040cc:	4604      	mov	r4, r0
 80040ce:	4867      	ldr	r0, [pc, #412]	; (800426c <HAL_ADC_Init+0x2b8>)
 80040d0:	f7ff ff36 	bl	8003f40 <LL_ADC_IsEnabled>
 80040d4:	4603      	mov	r3, r0
 80040d6:	4323      	orrs	r3, r4
 80040d8:	2b00      	cmp	r3, #0
 80040da:	bf0c      	ite	eq
 80040dc:	2301      	moveq	r3, #1
 80040de:	2300      	movne	r3, #0
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	e008      	b.n	80040f6 <HAL_ADC_Init+0x142>
 80040e4:	4862      	ldr	r0, [pc, #392]	; (8004270 <HAL_ADC_Init+0x2bc>)
 80040e6:	f7ff ff2b 	bl	8003f40 <LL_ADC_IsEnabled>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	bf0c      	ite	eq
 80040f0:	2301      	moveq	r3, #1
 80040f2:	2300      	movne	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d012      	beq.n	8004120 <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	4a5a      	ldr	r2, [pc, #360]	; (8004268 <HAL_ADC_Init+0x2b4>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d004      	beq.n	800410e <HAL_ADC_Init+0x15a>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a58      	ldr	r2, [pc, #352]	; (800426c <HAL_ADC_Init+0x2b8>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d101      	bne.n	8004112 <HAL_ADC_Init+0x15e>
 800410e:	4a59      	ldr	r2, [pc, #356]	; (8004274 <HAL_ADC_Init+0x2c0>)
 8004110:	e000      	b.n	8004114 <HAL_ADC_Init+0x160>
 8004112:	4a59      	ldr	r2, [pc, #356]	; (8004278 <HAL_ADC_Init+0x2c4>)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	685b      	ldr	r3, [r3, #4]
 8004118:	4619      	mov	r1, r3
 800411a:	4610      	mov	r0, r2
 800411c:	f7ff fd04 	bl	8003b28 <LL_ADC_SetCommonClock>
                hadc->Init.Overrun                                                    |
                hadc->Init.Resolution                                                 |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));

#elif defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a52      	ldr	r2, [pc, #328]	; (8004270 <HAL_ADC_Init+0x2bc>)
 8004126:	4293      	cmp	r3, r2
 8004128:	d129      	bne.n	800417e <HAL_ADC_Init+0x1ca>
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	7e5b      	ldrb	r3, [r3, #25]
 800412e:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                     |
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004134:	431a      	orrs	r2, r3
                  hadc->Init.DataAlign                                                   |
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	68db      	ldr	r3, [r3, #12]
                  hadc->Init.Overrun                                                     |
 800413a:	431a      	orrs	r2, r3
                  ((__LL_ADC12_RESOLUTION_TO_ADC3(hadc->Init.Resolution)  & (ADC_CFGR_RES_1 | ADC_CFGR_RES_0)) << 1UL)                                                   |
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	2b08      	cmp	r3, #8
 8004142:	d013      	beq.n	800416c <HAL_ADC_Init+0x1b8>
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	2b0c      	cmp	r3, #12
 800414a:	d00d      	beq.n	8004168 <HAL_ADC_Init+0x1b4>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	2b1c      	cmp	r3, #28
 8004152:	d007      	beq.n	8004164 <HAL_ADC_Init+0x1b0>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	2b18      	cmp	r3, #24
 800415a:	d101      	bne.n	8004160 <HAL_ADC_Init+0x1ac>
 800415c:	2318      	movs	r3, #24
 800415e:	e006      	b.n	800416e <HAL_ADC_Init+0x1ba>
 8004160:	2300      	movs	r3, #0
 8004162:	e004      	b.n	800416e <HAL_ADC_Init+0x1ba>
 8004164:	2310      	movs	r3, #16
 8004166:	e002      	b.n	800416e <HAL_ADC_Init+0x1ba>
 8004168:	2308      	movs	r3, #8
 800416a:	e000      	b.n	800416e <HAL_ADC_Init+0x1ba>
 800416c:	2300      	movs	r3, #0
                  hadc->Init.DataAlign                                                   |
 800416e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004176:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)         |
 8004178:	4313      	orrs	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
 800417c:	e00e      	b.n	800419c <HAL_ADC_Init+0x1e8>
    }
    else
    {
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	7e5b      	ldrb	r3, [r3, #25]
 8004182:	035a      	lsls	r2, r3, #13
                  hadc->Init.Overrun                                                    |
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004188:	431a      	orrs	r2, r3
                  hadc->Init.Resolution                                                 |
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	689b      	ldr	r3, [r3, #8]
                  hadc->Init.Overrun                                                    |
 800418e:	431a      	orrs	r2, r3
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004196:	041b      	lsls	r3, r3, #16
      tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)          |
 8004198:	4313      	orrs	r3, r2
 800419a:	61bb      	str	r3, [r7, #24]
                  ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
    }

#endif /* ADC_VER_V5_3 */

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d106      	bne.n	80041b4 <HAL_ADC_Init+0x200>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041aa:	3b01      	subs	r3, #1
 80041ac:	045b      	lsls	r3, r3, #17
 80041ae:	69ba      	ldr	r2, [r7, #24]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d009      	beq.n	80041d0 <HAL_ADC_Init+0x21c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041c8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	61bb      	str	r3, [r7, #24]
                 );
    }


#if defined(ADC_VER_V5_V90)
    if (hadc->Instance == ADC3)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	4a26      	ldr	r2, [pc, #152]	; (8004270 <HAL_ADC_Init+0x2bc>)
 80041d6:	4293      	cmp	r3, r2
 80041d8:	d115      	bne.n	8004206 <HAL_ADC_Init+0x252>
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC3_CFGR_FIELDS_1, tmpCFGR);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	4b26      	ldr	r3, [pc, #152]	; (800427c <HAL_ADC_Init+0x2c8>)
 80041e2:	4013      	ands	r3, r2
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6812      	ldr	r2, [r2, #0]
 80041e8:	69b9      	ldr	r1, [r7, #24]
 80041ea:	430b      	orrs	r3, r1
 80041ec:	60d3      	str	r3, [r2, #12]
      /* Configuration of sampling mode */
      MODIFY_REG(hadc->Instance->CFGR2, ADC3_CFGR2_BULB | ADC3_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	691b      	ldr	r3, [r3, #16]
 80041f4:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	430a      	orrs	r2, r1
 8004202:	611a      	str	r2, [r3, #16]
 8004204:	e009      	b.n	800421a <HAL_ADC_Init+0x266>
    }
    else
    {
      /* Update Configuration Register CFGR */
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	68da      	ldr	r2, [r3, #12]
 800420c:	4b1c      	ldr	r3, [pc, #112]	; (8004280 <HAL_ADC_Init+0x2cc>)
 800420e:	4013      	ands	r3, r2
 8004210:	687a      	ldr	r2, [r7, #4]
 8004212:	6812      	ldr	r2, [r2, #0]
 8004214:	69b9      	ldr	r1, [r7, #24]
 8004216:	430b      	orrs	r3, r1
 8004218:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - Conversion data management      Init.ConversionDataManagement       */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff fea1 	bl	8003f66 <LL_ADC_REG_IsConversionOngoing>
 8004224:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4618      	mov	r0, r3
 800422c:	f7ff feae 	bl	8003f8c <LL_ADC_INJ_IsConversionOngoing>
 8004230:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	2b00      	cmp	r3, #0
 8004236:	f040 808e 	bne.w	8004356 <HAL_ADC_Init+0x3a2>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2b00      	cmp	r3, #0
 800423e:	f040 808a 	bne.w	8004356 <HAL_ADC_Init+0x3a2>
       )
    {
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	4a0a      	ldr	r2, [pc, #40]	; (8004270 <HAL_ADC_Init+0x2bc>)
 8004248:	4293      	cmp	r3, r2
 800424a:	d11b      	bne.n	8004284 <HAL_ADC_Init+0x2d0>
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	7e1b      	ldrb	r3, [r3, #24]
 8004250:	039a      	lsls	r2, r3, #14
                    ADC3_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004258:	005b      	lsls	r3, r3, #1
        tmpCFGR = (
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]
 800425e:	e018      	b.n	8004292 <HAL_ADC_Init+0x2de>
 8004260:	24000000 	.word	0x24000000
 8004264:	053e2d63 	.word	0x053e2d63
 8004268:	40022000 	.word	0x40022000
 800426c:	40022100 	.word	0x40022100
 8004270:	58026000 	.word	0x58026000
 8004274:	40022300 	.word	0x40022300
 8004278:	58026300 	.word	0x58026300
 800427c:	fff04007 	.word	0xfff04007
 8004280:	fff0c003 	.word	0xfff0c003
      }
      else
      {
        tmpCFGR = (
                    ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	7e1b      	ldrb	r3, [r3, #24]
 8004288:	039a      	lsls	r2, r3, #14
                    ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        tmpCFGR = (
 800428e:	4313      	orrs	r3, r2
 8004290:	61bb      	str	r3, [r7, #24]
      tmpCFGR = (
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.ConversionDataManagement));
#endif

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	4b46      	ldr	r3, [pc, #280]	; (80043b4 <HAL_ADC_Init+0x400>)
 800429a:	4013      	ands	r3, r2
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	6812      	ldr	r2, [r2, #0]
 80042a0:	69b9      	ldr	r1, [r7, #24]
 80042a2:	430b      	orrs	r3, r1
 80042a4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d137      	bne.n	8004320 <HAL_ADC_Init+0x36c>
#endif
        assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
        assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
        assert_param(IS_ADC_REGOVERSAMPLING_MODE(hadc->Init.Oversampling.OversamplingStopReset));

        if ((hadc->Init.ExternalTrigConv == ADC_SOFTWARE_START)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042b4:	2b00      	cmp	r3, #0
          /* Multi trigger is not applicable to software-triggered conversions */
          assert_param((hadc->Init.Oversampling.TriggeredMode == ADC_TRIGGEREDMODE_SINGLE_TRIGGER));
        }

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a3f      	ldr	r2, [pc, #252]	; (80043b8 <HAL_ADC_Init+0x404>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d116      	bne.n	80042ee <HAL_ADC_Init+0x33a>
          /* Configuration of Oversampler:                                      */
          /*  - Oversampling Ratio                                              */
          /*  - Right bit shift                                                 */
          /*  - Triggered mode                                                  */
          /*  - Oversampling mode (continued/resumed)                           */
          MODIFY_REG(hadc->Instance->CFGR2,
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	691a      	ldr	r2, [r3, #16]
 80042c6:	4b3d      	ldr	r3, [pc, #244]	; (80043bc <HAL_ADC_Init+0x408>)
 80042c8:	4013      	ands	r3, r2
 80042ca:	687a      	ldr	r2, [r7, #4]
 80042cc:	6c91      	ldr	r1, [r2, #72]	; 0x48
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80042d2:	4311      	orrs	r1, r2
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042d8:	4311      	orrs	r1, r2
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80042de:	430a      	orrs	r2, r1
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f042 0201 	orr.w	r2, r2, #1
 80042ea:	611a      	str	r2, [r3, #16]
 80042ec:	e020      	b.n	8004330 <HAL_ADC_Init+0x37c>
          /*  - Oversampling Ratio                                               */
          /*  - Right bit shift                                                  */
          /*  - Left bit shift                                                   */
          /*  - Triggered mode                                                   */
          /*  - Oversampling mode (continued/resumed)                            */
          MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_FIELDS,
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	691a      	ldr	r2, [r3, #16]
 80042f4:	4b32      	ldr	r3, [pc, #200]	; (80043c0 <HAL_ADC_Init+0x40c>)
 80042f6:	4013      	ands	r3, r2
 80042f8:	687a      	ldr	r2, [r7, #4]
 80042fa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80042fc:	3a01      	subs	r2, #1
 80042fe:	0411      	lsls	r1, r2, #16
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8004304:	4311      	orrs	r1, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800430a:	4311      	orrs	r1, r2
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8004310:	430a      	orrs	r2, r1
 8004312:	431a      	orrs	r2, r3
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	f042 0201 	orr.w	r2, r2, #1
 800431c:	611a      	str	r2, [r3, #16]
 800431e:	e007      	b.n	8004330 <HAL_ADC_Init+0x37c>

      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	691a      	ldr	r2, [r3, #16]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 0201 	bic.w	r2, r2, #1
 800432e:	611a      	str	r2, [r3, #16]
      }

      /* Set the LeftShift parameter: it is applied to the final result with or without oversampling */
      MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_LSHIFT, hadc->Init.LeftBitShift);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	f023 4170 	bic.w	r1, r3, #4026531840	; 0xf0000000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	430a      	orrs	r2, r1
 8004344:	611a      	str	r2, [r3, #16]
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance != ADC3)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4a1b      	ldr	r2, [pc, #108]	; (80043b8 <HAL_ADC_Init+0x404>)
 800434c:	4293      	cmp	r3, r2
 800434e:	d002      	beq.n	8004356 <HAL_ADC_Init+0x3a2>
      {
        /* Configure the BOOST Mode */
        ADC_ConfigureBoostMode(hadc);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f000 fd63 	bl	8004e1c <ADC_ConfigureBoostMode>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	2b01      	cmp	r3, #1
 800435c:	d10c      	bne.n	8004378 <HAL_ADC_Init+0x3c4>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004364:	f023 010f 	bic.w	r1, r3, #15
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	69db      	ldr	r3, [r3, #28]
 800436c:	1e5a      	subs	r2, r3, #1
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	430a      	orrs	r2, r1
 8004374:	631a      	str	r2, [r3, #48]	; 0x30
 8004376:	e007      	b.n	8004388 <HAL_ADC_Init+0x3d4>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f022 020f 	bic.w	r2, r2, #15
 8004386:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800438c:	f023 0303 	bic.w	r3, r3, #3
 8004390:	f043 0201 	orr.w	r2, r3, #1
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	661a      	str	r2, [r3, #96]	; 0x60
 8004398:	e007      	b.n	80043aa <HAL_ADC_Init+0x3f6>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800439e:	f043 0210 	orr.w	r2, r3, #16
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80043aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80043ac:	4618      	mov	r0, r3
 80043ae:	3724      	adds	r7, #36	; 0x24
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd90      	pop	{r4, r7, pc}
 80043b4:	ffffbffc 	.word	0xffffbffc
 80043b8:	58026000 	.word	0x58026000
 80043bc:	fc00f81f 	.word	0xfc00f81f
 80043c0:	fc00f81e 	.word	0xfc00f81e

080043c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80043c4:	b590      	push	{r4, r7, lr}
 80043c6:	b0b9      	sub	sp, #228	; 0xe4
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80043ce:	2300      	movs	r3, #0
 80043d0:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80043d4:	2300      	movs	r3, #0
 80043d6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(sConfig->SingleDiff));
  assert_param(IS_ADC_OFFSET_NUMBER(sConfig->OffsetNumber));
  /* Check offset range according to oversampling setting */
  if (hadc->Init.OversamplingMode == ENABLE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80043de:	2b01      	cmp	r3, #1
  /* if ROVSE is set, the value of the OFFSETy_EN bit in ADCx_OFRy register is
     ignored (considered as reset) */
  assert_param(!((sConfig->OffsetNumber != ADC_OFFSET_NONE) && (hadc->Init.OversamplingMode == ENABLE)));

  /* Verification of channel number */
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	4aa9      	ldr	r2, [pc, #676]	; (800468c <HAL_ADC_ConfigChannel+0x2c8>)
 80043e6:	4293      	cmp	r3, r2
    }
#endif
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80043ee:	2b01      	cmp	r3, #1
 80043f0:	d102      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x34>
 80043f2:	2302      	movs	r3, #2
 80043f4:	f000 bcfa 	b.w	8004dec <HAL_ADC_ConfigChannel+0xa28>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4618      	mov	r0, r3
 8004406:	f7ff fdae 	bl	8003f66 <LL_ADC_REG_IsConversionOngoing>
 800440a:	4603      	mov	r3, r0
 800440c:	2b00      	cmp	r3, #0
 800440e:	f040 84de 	bne.w	8004dce <HAL_ADC_ConfigChannel+0xa0a>
  {

#if defined(ADC_VER_V5_V90)
    if (hadc->Instance != ADC3)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	4a9e      	ldr	r2, [pc, #632]	; (8004690 <HAL_ADC_ConfigChannel+0x2cc>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d033      	beq.n	8004484 <HAL_ADC_ConfigChannel+0xc0>
    {
      /* ADC channels preselection */
      hadc->Instance->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004424:	2b00      	cmp	r3, #0
 8004426:	d108      	bne.n	800443a <HAL_ADC_ConfigChannel+0x76>
 8004428:	683b      	ldr	r3, [r7, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	0e9b      	lsrs	r3, r3, #26
 800442e:	f003 031f 	and.w	r3, r3, #31
 8004432:	2201      	movs	r2, #1
 8004434:	fa02 f303 	lsl.w	r3, r2, r3
 8004438:	e01d      	b.n	8004476 <HAL_ADC_ConfigChannel+0xb2>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004442:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004446:	fa93 f3a3 	rbit	r3, r3
 800444a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800444e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004452:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004456:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_ADC_ConfigChannel+0x9e>
  {
    return 32U;
 800445e:	2320      	movs	r3, #32
 8004460:	e004      	b.n	800446c <HAL_ADC_ConfigChannel+0xa8>
  }
  return __builtin_clz(value);
 8004462:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004466:	fab3 f383 	clz	r3, r3
 800446a:	b2db      	uxtb	r3, r3
 800446c:	f003 031f 	and.w	r3, r3, #31
 8004470:	2201      	movs	r2, #1
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6812      	ldr	r2, [r2, #0]
 800447a:	69d1      	ldr	r1, [r2, #28]
 800447c:	687a      	ldr	r2, [r7, #4]
 800447e:	6812      	ldr	r2, [r2, #0]
 8004480:	430b      	orrs	r3, r1
 8004482:	61d3      	str	r3, [r2, #28]
    /* ADC channels preselection */
    hadc->Instance->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) & 0x1FUL));
#endif /* ADC_VER_V5_V90 */

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6818      	ldr	r0, [r3, #0]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	6859      	ldr	r1, [r3, #4]
 800448c:	683b      	ldr	r3, [r7, #0]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	461a      	mov	r2, r3
 8004492:	f7ff fc6f 	bl	8003d74 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	4618      	mov	r0, r3
 800449c:	f7ff fd63 	bl	8003f66 <LL_ADC_REG_IsConversionOngoing>
 80044a0:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff fd6f 	bl	8003f8c <LL_ADC_INJ_IsConversionOngoing>
 80044ae:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80044b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	f040 8270 	bne.w	800499c <HAL_ADC_ConfigChannel+0x5d8>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80044bc:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	f040 826b 	bne.w	800499c <HAL_ADC_ConfigChannel+0x5d8>
       )
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6818      	ldr	r0, [r3, #0]
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	6819      	ldr	r1, [r3, #0]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	461a      	mov	r2, r3
 80044d4:	f7ff fc7a 	bl	8003dcc <LL_ADC_SetChannelSamplingTime>
      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
#if defined(ADC_VER_V5_V90)
      if (hadc->Instance == ADC3)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a6c      	ldr	r2, [pc, #432]	; (8004690 <HAL_ADC_ConfigChannel+0x2cc>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d10d      	bne.n	80044fe <HAL_ADC_ConfigChannel+0x13a>
      {
        tmpOffsetShifted = ADC3_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	695a      	ldr	r2, [r3, #20]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	68db      	ldr	r3, [r3, #12]
 80044ec:	08db      	lsrs	r3, r3, #3
 80044ee:	f003 0303 	and.w	r3, r3, #3
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80044fc:	e032      	b.n	8004564 <HAL_ADC_ConfigChannel+0x1a0>
      }
      else
#endif /* ADC_VER_V5_V90 */
      {
        tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80044fe:	4b65      	ldr	r3, [pc, #404]	; (8004694 <HAL_ADC_ConfigChannel+0x2d0>)
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8004506:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800450a:	d10b      	bne.n	8004524 <HAL_ADC_ConfigChannel+0x160>
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	695a      	ldr	r2, [r3, #20]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	68db      	ldr	r3, [r3, #12]
 8004516:	089b      	lsrs	r3, r3, #2
 8004518:	f003 0307 	and.w	r3, r3, #7
 800451c:	005b      	lsls	r3, r3, #1
 800451e:	fa02 f303 	lsl.w	r3, r2, r3
 8004522:	e01d      	b.n	8004560 <HAL_ADC_ConfigChannel+0x19c>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	68db      	ldr	r3, [r3, #12]
 800452a:	f003 0310 	and.w	r3, r3, #16
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10b      	bne.n	800454a <HAL_ADC_ConfigChannel+0x186>
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	695a      	ldr	r2, [r3, #20]
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	089b      	lsrs	r3, r3, #2
 800453e:	f003 0307 	and.w	r3, r3, #7
 8004542:	005b      	lsls	r3, r3, #1
 8004544:	fa02 f303 	lsl.w	r3, r2, r3
 8004548:	e00a      	b.n	8004560 <HAL_ADC_ConfigChannel+0x19c>
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	695a      	ldr	r2, [r3, #20]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	089b      	lsrs	r3, r3, #2
 8004556:	f003 0304 	and.w	r3, r3, #4
 800455a:	005b      	lsls	r3, r3, #1
 800455c:	fa02 f303 	lsl.w	r3, r2, r3
 8004560:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
      }
      
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	2b04      	cmp	r3, #4
 800456a:	d048      	beq.n	80045fe <HAL_ADC_ConfigChannel+0x23a>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6818      	ldr	r0, [r3, #0]
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	6919      	ldr	r1, [r3, #16]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800457c:	f7ff fb08 	bl	8003b90 <LL_ADC_SetOffset>

#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a42      	ldr	r2, [pc, #264]	; (8004690 <HAL_ADC_ConfigChannel+0x2cc>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d119      	bne.n	80045be <HAL_ADC_ConfigChannel+0x1fa>
        {
          assert_param(IS_ADC3_OFFSET_SIGN(sConfig->OffsetSign));
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
          /* Set ADC selected offset sign & saturation */
          LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	6818      	ldr	r0, [r3, #0]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	6919      	ldr	r1, [r3, #16]
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	69db      	ldr	r3, [r3, #28]
 8004596:	461a      	mov	r2, r3
 8004598:	f7ff fba0 	bl	8003cdc <LL_ADC_SetOffsetSign>
          LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6818      	ldr	r0, [r3, #0]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	6919      	ldr	r1, [r3, #16]
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d102      	bne.n	80045b4 <HAL_ADC_ConfigChannel+0x1f0>
 80045ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80045b2:	e000      	b.n	80045b6 <HAL_ADC_ConfigChannel+0x1f2>
 80045b4:	2300      	movs	r3, #0
 80045b6:	461a      	mov	r2, r3
 80045b8:	f7ff fb6e 	bl	8003c98 <LL_ADC_SetOffsetSaturation>
 80045bc:	e1ee      	b.n	800499c <HAL_ADC_ConfigChannel+0x5d8>
        else
#endif /* ADC_VER_V5_V90 */
        {
          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSignedSaturation));
          /* Set ADC selected offset signed saturation */
          LL_ADC_SetOffsetSignedSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSignedSaturation == ENABLE) ? LL_ADC_OFFSET_SIGNED_SATURATION_ENABLE : LL_ADC_OFFSET_SIGNED_SATURATION_DISABLE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6818      	ldr	r0, [r3, #0]
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	6919      	ldr	r1, [r3, #16]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d102      	bne.n	80045d6 <HAL_ADC_ConfigChannel+0x212>
 80045d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80045d4:	e000      	b.n	80045d8 <HAL_ADC_ConfigChannel+0x214>
 80045d6:	2300      	movs	r3, #0
 80045d8:	461a      	mov	r2, r3
 80045da:	f7ff fb3b 	bl	8003c54 <LL_ADC_SetOffsetSignedSaturation>

          assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetRightShift));
          /* Set ADC selected offset right shift */
          LL_ADC_SetDataRightShift(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetRightShift == ENABLE) ? LL_ADC_OFFSET_RSHIFT_ENABLE : LL_ADC_OFFSET_RSHIFT_DISABLE);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	6818      	ldr	r0, [r3, #0]
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	6919      	ldr	r1, [r3, #16]
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	7e1b      	ldrb	r3, [r3, #24]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d102      	bne.n	80045f4 <HAL_ADC_ConfigChannel+0x230>
 80045ee:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80045f2:	e000      	b.n	80045f6 <HAL_ADC_ConfigChannel+0x232>
 80045f4:	2300      	movs	r3, #0
 80045f6:	461a      	mov	r2, r3
 80045f8:	f7ff fb12 	bl	8003c20 <LL_ADC_SetDataRightShift>
 80045fc:	e1ce      	b.n	800499c <HAL_ADC_ConfigChannel+0x5d8>
      {
        /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is enabled.
          If this is the case, offset OFRx is disabled since
          sConfig->OffsetNumber = ADC_OFFSET_NONE. */
#if defined(ADC_VER_V5_V90)
        if (hadc->Instance == ADC3)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	4a23      	ldr	r2, [pc, #140]	; (8004690 <HAL_ADC_ConfigChannel+0x2cc>)
 8004604:	4293      	cmp	r3, r2
 8004606:	f040 8181 	bne.w	800490c <HAL_ADC_ConfigChannel+0x548>
        {
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2100      	movs	r1, #0
 8004610:	4618      	mov	r0, r3
 8004612:	f7ff faef 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 8004616:	4603      	mov	r3, r0
 8004618:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10a      	bne.n	8004636 <HAL_ADC_ConfigChannel+0x272>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	2100      	movs	r1, #0
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff fae4 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 800462c:	4603      	mov	r3, r0
 800462e:	0e9b      	lsrs	r3, r3, #26
 8004630:	f003 021f 	and.w	r2, r3, #31
 8004634:	e01e      	b.n	8004674 <HAL_ADC_ConfigChannel+0x2b0>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	2100      	movs	r1, #0
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff fad9 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 8004642:	4603      	mov	r3, r0
 8004644:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004648:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800464c:	fa93 f3a3 	rbit	r3, r3
 8004650:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8004654:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004658:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 800465c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_ADC_ConfigChannel+0x2a4>
    return 32U;
 8004664:	2320      	movs	r3, #32
 8004666:	e004      	b.n	8004672 <HAL_ADC_ConfigChannel+0x2ae>
  return __builtin_clz(value);
 8004668:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800466c:	fab3 f383 	clz	r3, r3
 8004670:	b2db      	uxtb	r3, r3
 8004672:	461a      	mov	r2, r3
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10b      	bne.n	8004698 <HAL_ADC_ConfigChannel+0x2d4>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	0e9b      	lsrs	r3, r3, #26
 8004686:	f003 031f 	and.w	r3, r3, #31
 800468a:	e01e      	b.n	80046ca <HAL_ADC_ConfigChannel+0x306>
 800468c:	47ff0000 	.word	0x47ff0000
 8004690:	58026000 	.word	0x58026000
 8004694:	5c001000 	.word	0x5c001000
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80046a4:	fa93 f3a3 	rbit	r3, r3
 80046a8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80046ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80046b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80046b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d101      	bne.n	80046c0 <HAL_ADC_ConfigChannel+0x2fc>
    return 32U;
 80046bc:	2320      	movs	r3, #32
 80046be:	e004      	b.n	80046ca <HAL_ADC_ConfigChannel+0x306>
  return __builtin_clz(value);
 80046c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80046c4:	fab3 f383 	clz	r3, r3
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	429a      	cmp	r2, r3
 80046cc:	d106      	bne.n	80046dc <HAL_ADC_ConfigChannel+0x318>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	2200      	movs	r2, #0
 80046d4:	2100      	movs	r1, #0
 80046d6:	4618      	mov	r0, r3
 80046d8:	f7ff fb22 	bl	8003d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2101      	movs	r1, #1
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7ff fa86 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 80046e8:	4603      	mov	r3, r0
 80046ea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d10a      	bne.n	8004708 <HAL_ADC_ConfigChannel+0x344>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2101      	movs	r1, #1
 80046f8:	4618      	mov	r0, r3
 80046fa:	f7ff fa7b 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 80046fe:	4603      	mov	r3, r0
 8004700:	0e9b      	lsrs	r3, r3, #26
 8004702:	f003 021f 	and.w	r2, r3, #31
 8004706:	e01e      	b.n	8004746 <HAL_ADC_ConfigChannel+0x382>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2101      	movs	r1, #1
 800470e:	4618      	mov	r0, r3
 8004710:	f7ff fa70 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 8004714:	4603      	mov	r3, r0
 8004716:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800471e:	fa93 f3a3 	rbit	r3, r3
 8004722:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004726:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800472a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 800472e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004732:	2b00      	cmp	r3, #0
 8004734:	d101      	bne.n	800473a <HAL_ADC_ConfigChannel+0x376>
    return 32U;
 8004736:	2320      	movs	r3, #32
 8004738:	e004      	b.n	8004744 <HAL_ADC_ConfigChannel+0x380>
  return __builtin_clz(value);
 800473a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800473e:	fab3 f383 	clz	r3, r3
 8004742:	b2db      	uxtb	r3, r3
 8004744:	461a      	mov	r2, r3
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800474e:	2b00      	cmp	r3, #0
 8004750:	d105      	bne.n	800475e <HAL_ADC_ConfigChannel+0x39a>
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	0e9b      	lsrs	r3, r3, #26
 8004758:	f003 031f 	and.w	r3, r3, #31
 800475c:	e018      	b.n	8004790 <HAL_ADC_ConfigChannel+0x3cc>
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004766:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800476a:	fa93 f3a3 	rbit	r3, r3
 800476e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004772:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004776:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 800477a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800477e:	2b00      	cmp	r3, #0
 8004780:	d101      	bne.n	8004786 <HAL_ADC_ConfigChannel+0x3c2>
    return 32U;
 8004782:	2320      	movs	r3, #32
 8004784:	e004      	b.n	8004790 <HAL_ADC_ConfigChannel+0x3cc>
  return __builtin_clz(value);
 8004786:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800478a:	fab3 f383 	clz	r3, r3
 800478e:	b2db      	uxtb	r3, r3
 8004790:	429a      	cmp	r2, r3
 8004792:	d106      	bne.n	80047a2 <HAL_ADC_ConfigChannel+0x3de>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2200      	movs	r2, #0
 800479a:	2101      	movs	r1, #1
 800479c:	4618      	mov	r0, r3
 800479e:	f7ff fabf 	bl	8003d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	2102      	movs	r1, #2
 80047a8:	4618      	mov	r0, r3
 80047aa:	f7ff fa23 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 80047ae:	4603      	mov	r3, r0
 80047b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10a      	bne.n	80047ce <HAL_ADC_ConfigChannel+0x40a>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2102      	movs	r1, #2
 80047be:	4618      	mov	r0, r3
 80047c0:	f7ff fa18 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 80047c4:	4603      	mov	r3, r0
 80047c6:	0e9b      	lsrs	r3, r3, #26
 80047c8:	f003 021f 	and.w	r2, r3, #31
 80047cc:	e01e      	b.n	800480c <HAL_ADC_ConfigChannel+0x448>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2102      	movs	r1, #2
 80047d4:	4618      	mov	r0, r3
 80047d6:	f7ff fa0d 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 80047da:	4603      	mov	r3, r0
 80047dc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80047e4:	fa93 f3a3 	rbit	r3, r3
 80047e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80047ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047f0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80047f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80047f8:	2b00      	cmp	r3, #0
 80047fa:	d101      	bne.n	8004800 <HAL_ADC_ConfigChannel+0x43c>
    return 32U;
 80047fc:	2320      	movs	r3, #32
 80047fe:	e004      	b.n	800480a <HAL_ADC_ConfigChannel+0x446>
  return __builtin_clz(value);
 8004800:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004804:	fab3 f383 	clz	r3, r3
 8004808:	b2db      	uxtb	r3, r3
 800480a:	461a      	mov	r2, r3
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004814:	2b00      	cmp	r3, #0
 8004816:	d105      	bne.n	8004824 <HAL_ADC_ConfigChannel+0x460>
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	0e9b      	lsrs	r3, r3, #26
 800481e:	f003 031f 	and.w	r3, r3, #31
 8004822:	e014      	b.n	800484e <HAL_ADC_ConfigChannel+0x48a>
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800482a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800482c:	fa93 f3a3 	rbit	r3, r3
 8004830:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004832:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004834:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004838:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800483c:	2b00      	cmp	r3, #0
 800483e:	d101      	bne.n	8004844 <HAL_ADC_ConfigChannel+0x480>
    return 32U;
 8004840:	2320      	movs	r3, #32
 8004842:	e004      	b.n	800484e <HAL_ADC_ConfigChannel+0x48a>
  return __builtin_clz(value);
 8004844:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004848:	fab3 f383 	clz	r3, r3
 800484c:	b2db      	uxtb	r3, r3
 800484e:	429a      	cmp	r2, r3
 8004850:	d106      	bne.n	8004860 <HAL_ADC_ConfigChannel+0x49c>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2200      	movs	r2, #0
 8004858:	2102      	movs	r1, #2
 800485a:	4618      	mov	r0, r3
 800485c:	f7ff fa60 	bl	8003d20 <LL_ADC_SetOffsetState>
          }
          if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	2103      	movs	r1, #3
 8004866:	4618      	mov	r0, r3
 8004868:	f7ff f9c4 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 800486c:	4603      	mov	r3, r0
 800486e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004872:	2b00      	cmp	r3, #0
 8004874:	d10a      	bne.n	800488c <HAL_ADC_ConfigChannel+0x4c8>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2103      	movs	r1, #3
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff f9b9 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 8004882:	4603      	mov	r3, r0
 8004884:	0e9b      	lsrs	r3, r3, #26
 8004886:	f003 021f 	and.w	r2, r3, #31
 800488a:	e017      	b.n	80048bc <HAL_ADC_ConfigChannel+0x4f8>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	2103      	movs	r1, #3
 8004892:	4618      	mov	r0, r3
 8004894:	f7ff f9ae 	bl	8003bf4 <LL_ADC_GetOffsetChannel>
 8004898:	4603      	mov	r3, r0
 800489a:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800489c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800489e:	fa93 f3a3 	rbit	r3, r3
 80048a2:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80048a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048a6:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80048a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d101      	bne.n	80048b2 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 80048ae:	2320      	movs	r3, #32
 80048b0:	e003      	b.n	80048ba <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 80048b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80048b4:	fab3 f383 	clz	r3, r3
 80048b8:	b2db      	uxtb	r3, r3
 80048ba:	461a      	mov	r2, r3
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d105      	bne.n	80048d4 <HAL_ADC_ConfigChannel+0x510>
 80048c8:	683b      	ldr	r3, [r7, #0]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	0e9b      	lsrs	r3, r3, #26
 80048ce:	f003 031f 	and.w	r3, r3, #31
 80048d2:	e011      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x534>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048da:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048dc:	fa93 f3a3 	rbit	r3, r3
 80048e0:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80048e2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80048e4:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80048e6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d101      	bne.n	80048f0 <HAL_ADC_ConfigChannel+0x52c>
    return 32U;
 80048ec:	2320      	movs	r3, #32
 80048ee:	e003      	b.n	80048f8 <HAL_ADC_ConfigChannel+0x534>
  return __builtin_clz(value);
 80048f0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80048f2:	fab3 f383 	clz	r3, r3
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	429a      	cmp	r2, r3
 80048fa:	d14f      	bne.n	800499c <HAL_ADC_ConfigChannel+0x5d8>
          {
            LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	2200      	movs	r2, #0
 8004902:	2103      	movs	r1, #3
 8004904:	4618      	mov	r0, r3
 8004906:	f7ff fa0b 	bl	8003d20 <LL_ADC_SetOffsetState>
 800490a:	e047      	b.n	800499c <HAL_ADC_ConfigChannel+0x5d8>
          }
        }
        else
#endif /* ADC_VER_V5_V90 */
        {
          if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004912:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	069b      	lsls	r3, r3, #26
 800491c:	429a      	cmp	r2, r3
 800491e:	d107      	bne.n	8004930 <HAL_ADC_ConfigChannel+0x56c>
          {
            CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_SSATE);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800492e:	661a      	str	r2, [r3, #96]	; 0x60
          }
          if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004936:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	069b      	lsls	r3, r3, #26
 8004940:	429a      	cmp	r2, r3
 8004942:	d107      	bne.n	8004954 <HAL_ADC_ConfigChannel+0x590>
          {
            CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_SSATE);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004952:	665a      	str	r2, [r3, #100]	; 0x64
          }
          if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800495a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	069b      	lsls	r3, r3, #26
 8004964:	429a      	cmp	r2, r3
 8004966:	d107      	bne.n	8004978 <HAL_ADC_ConfigChannel+0x5b4>
          {
            CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_SSATE);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004976:	669a      	str	r2, [r3, #104]	; 0x68
          }
          if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800497e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	069b      	lsls	r3, r3, #26
 8004988:	429a      	cmp	r2, r3
 800498a:	d107      	bne.n	800499c <HAL_ADC_ConfigChannel+0x5d8>
          {
            CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_SSATE);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800499a:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4618      	mov	r0, r3
 80049a2:	f7ff facd 	bl	8003f40 <LL_ADC_IsEnabled>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	f040 8219 	bne.w	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	6818      	ldr	r0, [r3, #0]
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	6819      	ldr	r1, [r3, #0]
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	68db      	ldr	r3, [r3, #12]
 80049ba:	461a      	mov	r2, r3
 80049bc:	f7ff fa32 	bl	8003e24 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	4aa1      	ldr	r2, [pc, #644]	; (8004c4c <HAL_ADC_ConfigChannel+0x888>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	f040 812e 	bne.w	8004c28 <HAL_ADC_ConfigChannel+0x864>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d10b      	bne.n	80049f4 <HAL_ADC_ConfigChannel+0x630>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	0e9b      	lsrs	r3, r3, #26
 80049e2:	3301      	adds	r3, #1
 80049e4:	f003 031f 	and.w	r3, r3, #31
 80049e8:	2b09      	cmp	r3, #9
 80049ea:	bf94      	ite	ls
 80049ec:	2301      	movls	r3, #1
 80049ee:	2300      	movhi	r3, #0
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	e019      	b.n	8004a28 <HAL_ADC_ConfigChannel+0x664>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049fc:	fa93 f3a3 	rbit	r3, r3
 8004a00:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004a02:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a04:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004a06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d101      	bne.n	8004a10 <HAL_ADC_ConfigChannel+0x64c>
    return 32U;
 8004a0c:	2320      	movs	r3, #32
 8004a0e:	e003      	b.n	8004a18 <HAL_ADC_ConfigChannel+0x654>
  return __builtin_clz(value);
 8004a10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a12:	fab3 f383 	clz	r3, r3
 8004a16:	b2db      	uxtb	r3, r3
 8004a18:	3301      	adds	r3, #1
 8004a1a:	f003 031f 	and.w	r3, r3, #31
 8004a1e:	2b09      	cmp	r3, #9
 8004a20:	bf94      	ite	ls
 8004a22:	2301      	movls	r3, #1
 8004a24:	2300      	movhi	r3, #0
 8004a26:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d079      	beq.n	8004b20 <HAL_ADC_ConfigChannel+0x75c>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d107      	bne.n	8004a48 <HAL_ADC_ConfigChannel+0x684>
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	0e9b      	lsrs	r3, r3, #26
 8004a3e:	3301      	adds	r3, #1
 8004a40:	069b      	lsls	r3, r3, #26
 8004a42:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a46:	e015      	b.n	8004a74 <HAL_ADC_ConfigChannel+0x6b0>
 8004a48:	683b      	ldr	r3, [r7, #0]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a50:	fa93 f3a3 	rbit	r3, r3
 8004a54:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004a56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a58:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004a5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d101      	bne.n	8004a64 <HAL_ADC_ConfigChannel+0x6a0>
    return 32U;
 8004a60:	2320      	movs	r3, #32
 8004a62:	e003      	b.n	8004a6c <HAL_ADC_ConfigChannel+0x6a8>
  return __builtin_clz(value);
 8004a64:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a66:	fab3 f383 	clz	r3, r3
 8004a6a:	b2db      	uxtb	r3, r3
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	069b      	lsls	r3, r3, #26
 8004a70:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d109      	bne.n	8004a94 <HAL_ADC_ConfigChannel+0x6d0>
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	0e9b      	lsrs	r3, r3, #26
 8004a86:	3301      	adds	r3, #1
 8004a88:	f003 031f 	and.w	r3, r3, #31
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	fa01 f303 	lsl.w	r3, r1, r3
 8004a92:	e017      	b.n	8004ac4 <HAL_ADC_ConfigChannel+0x700>
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004a9c:	fa93 f3a3 	rbit	r3, r3
 8004aa0:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004aa2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004aa4:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004aa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d101      	bne.n	8004ab0 <HAL_ADC_ConfigChannel+0x6ec>
    return 32U;
 8004aac:	2320      	movs	r3, #32
 8004aae:	e003      	b.n	8004ab8 <HAL_ADC_ConfigChannel+0x6f4>
  return __builtin_clz(value);
 8004ab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ab2:	fab3 f383 	clz	r3, r3
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	3301      	adds	r3, #1
 8004aba:	f003 031f 	and.w	r3, r3, #31
 8004abe:	2101      	movs	r1, #1
 8004ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac4:	ea42 0103 	orr.w	r1, r2, r3
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10a      	bne.n	8004aea <HAL_ADC_ConfigChannel+0x726>
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	0e9b      	lsrs	r3, r3, #26
 8004ada:	3301      	adds	r3, #1
 8004adc:	f003 021f 	and.w	r2, r3, #31
 8004ae0:	4613      	mov	r3, r2
 8004ae2:	005b      	lsls	r3, r3, #1
 8004ae4:	4413      	add	r3, r2
 8004ae6:	051b      	lsls	r3, r3, #20
 8004ae8:	e018      	b.n	8004b1c <HAL_ADC_ConfigChannel+0x758>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af2:	fa93 f3a3 	rbit	r3, r3
 8004af6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004afa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004afc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d101      	bne.n	8004b06 <HAL_ADC_ConfigChannel+0x742>
    return 32U;
 8004b02:	2320      	movs	r3, #32
 8004b04:	e003      	b.n	8004b0e <HAL_ADC_ConfigChannel+0x74a>
  return __builtin_clz(value);
 8004b06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b08:	fab3 f383 	clz	r3, r3
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	3301      	adds	r3, #1
 8004b10:	f003 021f 	and.w	r2, r3, #31
 8004b14:	4613      	mov	r3, r2
 8004b16:	005b      	lsls	r3, r3, #1
 8004b18:	4413      	add	r3, r2
 8004b1a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004b1c:	430b      	orrs	r3, r1
 8004b1e:	e07e      	b.n	8004c1e <HAL_ADC_ConfigChannel+0x85a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d107      	bne.n	8004b3c <HAL_ADC_ConfigChannel+0x778>
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	0e9b      	lsrs	r3, r3, #26
 8004b32:	3301      	adds	r3, #1
 8004b34:	069b      	lsls	r3, r3, #26
 8004b36:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b3a:	e015      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x7a4>
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b44:	fa93 f3a3 	rbit	r3, r3
 8004b48:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004b4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <HAL_ADC_ConfigChannel+0x794>
    return 32U;
 8004b54:	2320      	movs	r3, #32
 8004b56:	e003      	b.n	8004b60 <HAL_ADC_ConfigChannel+0x79c>
  return __builtin_clz(value);
 8004b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b5a:	fab3 f383 	clz	r3, r3
 8004b5e:	b2db      	uxtb	r3, r3
 8004b60:	3301      	adds	r3, #1
 8004b62:	069b      	lsls	r3, r3, #26
 8004b64:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d109      	bne.n	8004b88 <HAL_ADC_ConfigChannel+0x7c4>
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	0e9b      	lsrs	r3, r3, #26
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	f003 031f 	and.w	r3, r3, #31
 8004b80:	2101      	movs	r1, #1
 8004b82:	fa01 f303 	lsl.w	r3, r1, r3
 8004b86:	e017      	b.n	8004bb8 <HAL_ADC_ConfigChannel+0x7f4>
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	fa93 f3a3 	rbit	r3, r3
 8004b94:	61bb      	str	r3, [r7, #24]
  return result;
 8004b96:	69bb      	ldr	r3, [r7, #24]
 8004b98:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004b9a:	6a3b      	ldr	r3, [r7, #32]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_ADC_ConfigChannel+0x7e0>
    return 32U;
 8004ba0:	2320      	movs	r3, #32
 8004ba2:	e003      	b.n	8004bac <HAL_ADC_ConfigChannel+0x7e8>
  return __builtin_clz(value);
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
 8004ba6:	fab3 f383 	clz	r3, r3
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	3301      	adds	r3, #1
 8004bae:	f003 031f 	and.w	r3, r3, #31
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	fa01 f303 	lsl.w	r3, r1, r3
 8004bb8:	ea42 0103 	orr.w	r1, r2, r3
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d10d      	bne.n	8004be4 <HAL_ADC_ConfigChannel+0x820>
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	0e9b      	lsrs	r3, r3, #26
 8004bce:	3301      	adds	r3, #1
 8004bd0:	f003 021f 	and.w	r2, r3, #31
 8004bd4:	4613      	mov	r3, r2
 8004bd6:	005b      	lsls	r3, r3, #1
 8004bd8:	4413      	add	r3, r2
 8004bda:	3b1e      	subs	r3, #30
 8004bdc:	051b      	lsls	r3, r3, #20
 8004bde:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004be2:	e01b      	b.n	8004c1c <HAL_ADC_ConfigChannel+0x858>
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	fa93 f3a3 	rbit	r3, r3
 8004bf0:	60fb      	str	r3, [r7, #12]
  return result;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d101      	bne.n	8004c00 <HAL_ADC_ConfigChannel+0x83c>
    return 32U;
 8004bfc:	2320      	movs	r3, #32
 8004bfe:	e003      	b.n	8004c08 <HAL_ADC_ConfigChannel+0x844>
  return __builtin_clz(value);
 8004c00:	697b      	ldr	r3, [r7, #20]
 8004c02:	fab3 f383 	clz	r3, r3
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	3301      	adds	r3, #1
 8004c0a:	f003 021f 	and.w	r2, r3, #31
 8004c0e:	4613      	mov	r3, r2
 8004c10:	005b      	lsls	r3, r3, #1
 8004c12:	4413      	add	r3, r2
 8004c14:	3b1e      	subs	r3, #30
 8004c16:	051b      	lsls	r3, r3, #20
 8004c18:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	683a      	ldr	r2, [r7, #0]
 8004c20:	6892      	ldr	r2, [r2, #8]
 8004c22:	4619      	mov	r1, r3
 8004c24:	f7ff f8d2 	bl	8003dcc <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004c28:	683b      	ldr	r3, [r7, #0]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	f280 80d7 	bge.w	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	4a06      	ldr	r2, [pc, #24]	; (8004c50 <HAL_ADC_ConfigChannel+0x88c>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d004      	beq.n	8004c46 <HAL_ADC_ConfigChannel+0x882>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a04      	ldr	r2, [pc, #16]	; (8004c54 <HAL_ADC_ConfigChannel+0x890>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d10a      	bne.n	8004c5c <HAL_ADC_ConfigChannel+0x898>
 8004c46:	4b04      	ldr	r3, [pc, #16]	; (8004c58 <HAL_ADC_ConfigChannel+0x894>)
 8004c48:	e009      	b.n	8004c5e <HAL_ADC_ConfigChannel+0x89a>
 8004c4a:	bf00      	nop
 8004c4c:	47ff0000 	.word	0x47ff0000
 8004c50:	40022000 	.word	0x40022000
 8004c54:	40022100 	.word	0x40022100
 8004c58:	40022300 	.word	0x40022300
 8004c5c:	4b65      	ldr	r3, [pc, #404]	; (8004df4 <HAL_ADC_ConfigChannel+0xa30>)
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7fe ff88 	bl	8003b74 <LL_ADC_GetCommonPathInternalCh>
 8004c64:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a62      	ldr	r2, [pc, #392]	; (8004df8 <HAL_ADC_ConfigChannel+0xa34>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d004      	beq.n	8004c7c <HAL_ADC_ConfigChannel+0x8b8>
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a61      	ldr	r2, [pc, #388]	; (8004dfc <HAL_ADC_ConfigChannel+0xa38>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	d10e      	bne.n	8004c9a <HAL_ADC_ConfigChannel+0x8d6>
 8004c7c:	485e      	ldr	r0, [pc, #376]	; (8004df8 <HAL_ADC_ConfigChannel+0xa34>)
 8004c7e:	f7ff f95f 	bl	8003f40 <LL_ADC_IsEnabled>
 8004c82:	4604      	mov	r4, r0
 8004c84:	485d      	ldr	r0, [pc, #372]	; (8004dfc <HAL_ADC_ConfigChannel+0xa38>)
 8004c86:	f7ff f95b 	bl	8003f40 <LL_ADC_IsEnabled>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	4323      	orrs	r3, r4
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	bf0c      	ite	eq
 8004c92:	2301      	moveq	r3, #1
 8004c94:	2300      	movne	r3, #0
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	e008      	b.n	8004cac <HAL_ADC_ConfigChannel+0x8e8>
 8004c9a:	4859      	ldr	r0, [pc, #356]	; (8004e00 <HAL_ADC_ConfigChannel+0xa3c>)
 8004c9c:	f7ff f950 	bl	8003f40 <LL_ADC_IsEnabled>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	bf0c      	ite	eq
 8004ca6:	2301      	moveq	r3, #1
 8004ca8:	2300      	movne	r3, #0
 8004caa:	b2db      	uxtb	r3, r3
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	f000 8084 	beq.w	8004dba <HAL_ADC_ConfigChannel+0x9f6>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a53      	ldr	r2, [pc, #332]	; (8004e04 <HAL_ADC_ConfigChannel+0xa40>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d132      	bne.n	8004d22 <HAL_ADC_ConfigChannel+0x95e>
 8004cbc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cc0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d12c      	bne.n	8004d22 <HAL_ADC_ConfigChannel+0x95e>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a4c      	ldr	r2, [pc, #304]	; (8004e00 <HAL_ADC_ConfigChannel+0xa3c>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	f040 8086 	bne.w	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a47      	ldr	r2, [pc, #284]	; (8004df8 <HAL_ADC_ConfigChannel+0xa34>)
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d004      	beq.n	8004ce8 <HAL_ADC_ConfigChannel+0x924>
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a46      	ldr	r2, [pc, #280]	; (8004dfc <HAL_ADC_ConfigChannel+0xa38>)
 8004ce4:	4293      	cmp	r3, r2
 8004ce6:	d101      	bne.n	8004cec <HAL_ADC_ConfigChannel+0x928>
 8004ce8:	4a47      	ldr	r2, [pc, #284]	; (8004e08 <HAL_ADC_ConfigChannel+0xa44>)
 8004cea:	e000      	b.n	8004cee <HAL_ADC_ConfigChannel+0x92a>
 8004cec:	4a41      	ldr	r2, [pc, #260]	; (8004df4 <HAL_ADC_ConfigChannel+0xa30>)
 8004cee:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cf2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	4610      	mov	r0, r2
 8004cfa:	f7fe ff28 	bl	8003b4e <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cfe:	4b43      	ldr	r3, [pc, #268]	; (8004e0c <HAL_ADC_ConfigChannel+0xa48>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	099b      	lsrs	r3, r3, #6
 8004d04:	4a42      	ldr	r2, [pc, #264]	; (8004e10 <HAL_ADC_ConfigChannel+0xa4c>)
 8004d06:	fba2 2303 	umull	r2, r3, r2, r3
 8004d0a:	099b      	lsrs	r3, r3, #6
 8004d0c:	3301      	adds	r3, #1
 8004d0e:	005b      	lsls	r3, r3, #1
 8004d10:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004d12:	e002      	b.n	8004d1a <HAL_ADC_ConfigChannel+0x956>
              {
                wait_loop_index--;
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	3b01      	subs	r3, #1
 8004d18:	60bb      	str	r3, [r7, #8]
              while (wait_loop_index != 0UL)
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1f9      	bne.n	8004d14 <HAL_ADC_ConfigChannel+0x950>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004d20:	e05e      	b.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	4a3b      	ldr	r2, [pc, #236]	; (8004e14 <HAL_ADC_ConfigChannel+0xa50>)
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	d120      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x9aa>
 8004d2c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004d34:	2b00      	cmp	r3, #0
 8004d36:	d11a      	bne.n	8004d6e <HAL_ADC_ConfigChannel+0x9aa>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a30      	ldr	r2, [pc, #192]	; (8004e00 <HAL_ADC_ConfigChannel+0xa3c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d14e      	bne.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a2c      	ldr	r2, [pc, #176]	; (8004df8 <HAL_ADC_ConfigChannel+0xa34>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d004      	beq.n	8004d56 <HAL_ADC_ConfigChannel+0x992>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a2a      	ldr	r2, [pc, #168]	; (8004dfc <HAL_ADC_ConfigChannel+0xa38>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d101      	bne.n	8004d5a <HAL_ADC_ConfigChannel+0x996>
 8004d56:	4a2c      	ldr	r2, [pc, #176]	; (8004e08 <HAL_ADC_ConfigChannel+0xa44>)
 8004d58:	e000      	b.n	8004d5c <HAL_ADC_ConfigChannel+0x998>
 8004d5a:	4a26      	ldr	r2, [pc, #152]	; (8004df4 <HAL_ADC_ConfigChannel+0xa30>)
 8004d5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d60:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004d64:	4619      	mov	r1, r3
 8004d66:	4610      	mov	r0, r2
 8004d68:	f7fe fef1 	bl	8003b4e <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004d6c:	e038      	b.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a29      	ldr	r2, [pc, #164]	; (8004e18 <HAL_ADC_ConfigChannel+0xa54>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d133      	bne.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
 8004d78:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004d7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d12d      	bne.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a1d      	ldr	r2, [pc, #116]	; (8004e00 <HAL_ADC_ConfigChannel+0xa3c>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d128      	bne.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a19      	ldr	r2, [pc, #100]	; (8004df8 <HAL_ADC_ConfigChannel+0xa34>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d004      	beq.n	8004da2 <HAL_ADC_ConfigChannel+0x9de>
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4a17      	ldr	r2, [pc, #92]	; (8004dfc <HAL_ADC_ConfigChannel+0xa38>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d101      	bne.n	8004da6 <HAL_ADC_ConfigChannel+0x9e2>
 8004da2:	4a19      	ldr	r2, [pc, #100]	; (8004e08 <HAL_ADC_ConfigChannel+0xa44>)
 8004da4:	e000      	b.n	8004da8 <HAL_ADC_ConfigChannel+0x9e4>
 8004da6:	4a13      	ldr	r2, [pc, #76]	; (8004df4 <HAL_ADC_ConfigChannel+0xa30>)
 8004da8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004dac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004db0:	4619      	mov	r1, r3
 8004db2:	4610      	mov	r0, r2
 8004db4:	f7fe fecb 	bl	8003b4e <LL_ADC_SetCommonPathInternalCh>
 8004db8:	e012      	b.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dbe:	f043 0220 	orr.w	r2, r3, #32
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	661a      	str	r2, [r3, #96]	; 0x60

          tmp_hal_status = HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
 8004dcc:	e008      	b.n	8004de0 <HAL_ADC_ConfigChannel+0xa1c>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dd2:	f043 0220 	orr.w	r2, r3, #32
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	f887 30df 	strb.w	r3, [r7, #223]	; 0xdf
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 8004de8:	f897 30df 	ldrb.w	r3, [r7, #223]	; 0xdf
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	37e4      	adds	r7, #228	; 0xe4
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd90      	pop	{r4, r7, pc}
 8004df4:	58026300 	.word	0x58026300
 8004df8:	40022000 	.word	0x40022000
 8004dfc:	40022100 	.word	0x40022100
 8004e00:	58026000 	.word	0x58026000
 8004e04:	c7520000 	.word	0xc7520000
 8004e08:	40022300 	.word	0x40022300
 8004e0c:	24000000 	.word	0x24000000
 8004e10:	053e2d63 	.word	0x053e2d63
 8004e14:	c3210000 	.word	0xc3210000
 8004e18:	cb840000 	.word	0xcb840000

08004e1c <ADC_ConfigureBoostMode>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval None.
  */
void ADC_ConfigureBoostMode(ADC_HandleTypeDef *hadc)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b084      	sub	sp, #16
 8004e20:	af00      	add	r7, sp, #0
 8004e22:	6078      	str	r0, [r7, #4]
  uint32_t freq;
  if (ADC_IS_SYNCHRONOUS_CLOCK_MODE(hadc))
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a6c      	ldr	r2, [pc, #432]	; (8004fdc <ADC_ConfigureBoostMode+0x1c0>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d004      	beq.n	8004e38 <ADC_ConfigureBoostMode+0x1c>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a6b      	ldr	r2, [pc, #428]	; (8004fe0 <ADC_ConfigureBoostMode+0x1c4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d109      	bne.n	8004e4c <ADC_ConfigureBoostMode+0x30>
 8004e38:	4b6a      	ldr	r3, [pc, #424]	; (8004fe4 <ADC_ConfigureBoostMode+0x1c8>)
 8004e3a:	689b      	ldr	r3, [r3, #8]
 8004e3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	bf14      	ite	ne
 8004e44:	2301      	movne	r3, #1
 8004e46:	2300      	moveq	r3, #0
 8004e48:	b2db      	uxtb	r3, r3
 8004e4a:	e008      	b.n	8004e5e <ADC_ConfigureBoostMode+0x42>
 8004e4c:	4b66      	ldr	r3, [pc, #408]	; (8004fe8 <ADC_ConfigureBoostMode+0x1cc>)
 8004e4e:	689b      	ldr	r3, [r3, #8]
 8004e50:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	bf14      	ite	ne
 8004e58:	2301      	movne	r3, #1
 8004e5a:	2300      	moveq	r3, #0
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d01c      	beq.n	8004e9c <ADC_ConfigureBoostMode+0x80>
  {
    freq = HAL_RCC_GetHCLKFreq();
 8004e62:	f005 fcab 	bl	800a7bc <HAL_RCC_GetHCLKFreq>
 8004e66:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e70:	d010      	beq.n	8004e94 <ADC_ConfigureBoostMode+0x78>
 8004e72:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004e76:	d873      	bhi.n	8004f60 <ADC_ConfigureBoostMode+0x144>
 8004e78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e7c:	d002      	beq.n	8004e84 <ADC_ConfigureBoostMode+0x68>
 8004e7e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004e82:	d16d      	bne.n	8004f60 <ADC_ConfigureBoostMode+0x144>
    {
      case ADC_CLOCK_SYNC_PCLK_DIV1:
      case ADC_CLOCK_SYNC_PCLK_DIV2:
        freq /= (hadc->Init.ClockPrescaler >> ADC_CCR_CKMODE_Pos);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	685b      	ldr	r3, [r3, #4]
 8004e88:	0c1b      	lsrs	r3, r3, #16
 8004e8a:	68fa      	ldr	r2, [r7, #12]
 8004e8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e90:	60fb      	str	r3, [r7, #12]
        break;
 8004e92:	e068      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_SYNC_PCLK_DIV4:
        freq /= 4UL;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	089b      	lsrs	r3, r3, #2
 8004e98:	60fb      	str	r3, [r7, #12]
        break;
 8004e9a:	e064      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
        break;
    }
  }
  else
  {
    freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC);
 8004e9c:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004ea0:	f04f 0100 	mov.w	r1, #0
 8004ea4:	f006 fe86 	bl	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq>
 8004ea8:	60f8      	str	r0, [r7, #12]
    switch (hadc->Init.ClockPrescaler)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004eb2:	d051      	beq.n	8004f58 <ADC_ConfigureBoostMode+0x13c>
 8004eb4:	f5b3 1f30 	cmp.w	r3, #2883584	; 0x2c0000
 8004eb8:	d854      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004eba:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004ebe:	d047      	beq.n	8004f50 <ADC_ConfigureBoostMode+0x134>
 8004ec0:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 8004ec4:	d84e      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004ec6:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004eca:	d03d      	beq.n	8004f48 <ADC_ConfigureBoostMode+0x12c>
 8004ecc:	f5b3 1f10 	cmp.w	r3, #2359296	; 0x240000
 8004ed0:	d848      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004ed2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ed6:	d033      	beq.n	8004f40 <ADC_ConfigureBoostMode+0x124>
 8004ed8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004edc:	d842      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004ede:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004ee2:	d029      	beq.n	8004f38 <ADC_ConfigureBoostMode+0x11c>
 8004ee4:	f5b3 1fe0 	cmp.w	r3, #1835008	; 0x1c0000
 8004ee8:	d83c      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004eea:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004eee:	d01a      	beq.n	8004f26 <ADC_ConfigureBoostMode+0x10a>
 8004ef0:	f5b3 1fc0 	cmp.w	r3, #1572864	; 0x180000
 8004ef4:	d836      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004ef6:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004efa:	d014      	beq.n	8004f26 <ADC_ConfigureBoostMode+0x10a>
 8004efc:	f5b3 1fa0 	cmp.w	r3, #1310720	; 0x140000
 8004f00:	d830      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004f02:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f06:	d00e      	beq.n	8004f26 <ADC_ConfigureBoostMode+0x10a>
 8004f08:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f0c:	d82a      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004f0e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f12:	d008      	beq.n	8004f26 <ADC_ConfigureBoostMode+0x10a>
 8004f14:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004f18:	d824      	bhi.n	8004f64 <ADC_ConfigureBoostMode+0x148>
 8004f1a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004f1e:	d002      	beq.n	8004f26 <ADC_ConfigureBoostMode+0x10a>
 8004f20:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004f24:	d11e      	bne.n	8004f64 <ADC_ConfigureBoostMode+0x148>
      case ADC_CLOCK_ASYNC_DIV4:
      case ADC_CLOCK_ASYNC_DIV6:
      case ADC_CLOCK_ASYNC_DIV8:
      case ADC_CLOCK_ASYNC_DIV10:
      case ADC_CLOCK_ASYNC_DIV12:
        freq /= ((hadc->Init.ClockPrescaler >> ADC_CCR_PRESC_Pos) << 1UL);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	0c9b      	lsrs	r3, r3, #18
 8004f2c:	005b      	lsls	r3, r3, #1
 8004f2e:	68fa      	ldr	r2, [r7, #12]
 8004f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f34:	60fb      	str	r3, [r7, #12]
        break;
 8004f36:	e016      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV16:
        freq /= 16UL;
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	091b      	lsrs	r3, r3, #4
 8004f3c:	60fb      	str	r3, [r7, #12]
        break;
 8004f3e:	e012      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV32:
        freq /= 32UL;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	095b      	lsrs	r3, r3, #5
 8004f44:	60fb      	str	r3, [r7, #12]
        break;
 8004f46:	e00e      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV64:
        freq /= 64UL;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	099b      	lsrs	r3, r3, #6
 8004f4c:	60fb      	str	r3, [r7, #12]
        break;
 8004f4e:	e00a      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV128:
        freq /= 128UL;
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	09db      	lsrs	r3, r3, #7
 8004f54:	60fb      	str	r3, [r7, #12]
        break;
 8004f56:	e006      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      case ADC_CLOCK_ASYNC_DIV256:
        freq /= 256UL;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	0a1b      	lsrs	r3, r3, #8
 8004f5c:	60fb      	str	r3, [r7, #12]
        break;
 8004f5e:	e002      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
        break;
 8004f60:	bf00      	nop
 8004f62:	e000      	b.n	8004f66 <ADC_ConfigureBoostMode+0x14a>
      default:
        break;
 8004f64:	bf00      	nop
    }
  }

#if defined(ADC_VER_V5_3) || defined(ADC_VER_V5_V90)
  freq /= 2U;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	085b      	lsrs	r3, r3, #1
 8004f6a:	60fb      	str	r3, [r7, #12]
  if (freq <= 6250000UL)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	4a1f      	ldr	r2, [pc, #124]	; (8004fec <ADC_ConfigureBoostMode+0x1d0>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d808      	bhi.n	8004f86 <ADC_ConfigureBoostMode+0x16a>
  {
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, 0UL);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	689a      	ldr	r2, [r3, #8]
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004f82:	609a      	str	r2, [r3, #8]
    {
      MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
    }
  }
#endif /* ADC_VER_V5_3 */
}
 8004f84:	e025      	b.n	8004fd2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 12500000UL)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	4a19      	ldr	r2, [pc, #100]	; (8004ff0 <ADC_ConfigureBoostMode+0x1d4>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d80a      	bhi.n	8004fa4 <ADC_ConfigureBoostMode+0x188>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_0);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004fa0:	609a      	str	r2, [r3, #8]
}
 8004fa2:	e016      	b.n	8004fd2 <ADC_ConfigureBoostMode+0x1b6>
  else if (freq <= 25000000UL)
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4a13      	ldr	r2, [pc, #76]	; (8004ff4 <ADC_ConfigureBoostMode+0x1d8>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d80a      	bhi.n	8004fc2 <ADC_ConfigureBoostMode+0x1a6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fbe:	609a      	str	r2, [r3, #8]
}
 8004fc0:	e007      	b.n	8004fd2 <ADC_ConfigureBoostMode+0x1b6>
    MODIFY_REG(hadc->Instance->CR, ADC_CR_BOOST, ADC_CR_BOOST_1 | ADC_CR_BOOST_0);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	689a      	ldr	r2, [r3, #8]
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8004fd0:	609a      	str	r2, [r3, #8]
}
 8004fd2:	bf00      	nop
 8004fd4:	3710      	adds	r7, #16
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
 8004fda:	bf00      	nop
 8004fdc:	40022000 	.word	0x40022000
 8004fe0:	40022100 	.word	0x40022100
 8004fe4:	40022300 	.word	0x40022300
 8004fe8:	58026300 	.word	0x58026300
 8004fec:	005f5e10 	.word	0x005f5e10
 8004ff0:	00bebc20 	.word	0x00bebc20
 8004ff4:	017d7840 	.word	0x017d7840

08004ff8 <LL_ADC_IsEnabled>:
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	689b      	ldr	r3, [r3, #8]
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b01      	cmp	r3, #1
 800500a:	d101      	bne.n	8005010 <LL_ADC_IsEnabled+0x18>
 800500c:	2301      	movs	r3, #1
 800500e:	e000      	b.n	8005012 <LL_ADC_IsEnabled+0x1a>
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr

0800501e <LL_ADC_REG_IsConversionOngoing>:
{
 800501e:	b480      	push	{r7}
 8005020:	b083      	sub	sp, #12
 8005022:	af00      	add	r7, sp, #0
 8005024:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689b      	ldr	r3, [r3, #8]
 800502a:	f003 0304 	and.w	r3, r3, #4
 800502e:	2b04      	cmp	r3, #4
 8005030:	d101      	bne.n	8005036 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005032:	2301      	movs	r3, #1
 8005034:	e000      	b.n	8005038 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005036:	2300      	movs	r3, #0
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr

08005044 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8005044:	b590      	push	{r4, r7, lr}
 8005046:	b0a3      	sub	sp, #140	; 0x8c
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800504e:	2300      	movs	r3, #0
 8005050:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    assert_param(IS_ADC_DUAL_DATA_MODE(multimode->DualModeData));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800505a:	2b01      	cmp	r3, #1
 800505c:	d101      	bne.n	8005062 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800505e:	2302      	movs	r3, #2
 8005060:	e0c1      	b.n	80051e6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	2201      	movs	r2, #1
 8005066:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  tmphadcSlave.State = HAL_ADC_STATE_RESET;
 800506a:	2300      	movs	r3, #0
 800506c:	66fb      	str	r3, [r7, #108]	; 0x6c
  tmphadcSlave.ErrorCode = HAL_ADC_ERROR_NONE;
 800506e:	2300      	movs	r3, #0
 8005070:	673b      	str	r3, [r7, #112]	; 0x70

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	4a5e      	ldr	r2, [pc, #376]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005078:	4293      	cmp	r3, r2
 800507a:	d102      	bne.n	8005082 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800507c:	4b5d      	ldr	r3, [pc, #372]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800507e:	60fb      	str	r3, [r7, #12]
 8005080:	e001      	b.n	8005086 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005082:	2300      	movs	r3, #0
 8005084:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10b      	bne.n	80050a4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005090:	f043 0220 	orr.w	r2, r3, #32
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	661a      	str	r2, [r3, #96]	; 0x60

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2200      	movs	r2, #0
 800509c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    return HAL_ERROR;
 80050a0:	2301      	movs	r3, #1
 80050a2:	e0a0      	b.n	80051e6 <HAL_ADCEx_MultiModeConfigChannel+0x1a2>

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DATA Format configuration                                   */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff ffb9 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 80050ac:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	4618      	mov	r0, r3
 80050b6:	f7ff ffb2 	bl	800501e <LL_ADC_REG_IsConversionOngoing>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	f040 8081 	bne.w	80051c4 <HAL_ADCEx_MultiModeConfigChannel+0x180>
      && (tmphadcSlave_conversion_on_going == 0UL))
 80050c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d17c      	bne.n	80051c4 <HAL_ADCEx_MultiModeConfigChannel+0x180>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a48      	ldr	r2, [pc, #288]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d004      	beq.n	80050de <HAL_ADCEx_MultiModeConfigChannel+0x9a>
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	4a46      	ldr	r2, [pc, #280]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 80050da:	4293      	cmp	r3, r2
 80050dc:	d101      	bne.n	80050e2 <HAL_ADCEx_MultiModeConfigChannel+0x9e>
 80050de:	4b46      	ldr	r3, [pc, #280]	; (80051f8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>)
 80050e0:	e000      	b.n	80050e4 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80050e2:	4b46      	ldr	r3, [pc, #280]	; (80051fc <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 80050e4:	67fb      	str	r3, [r7, #124]	; 0x7c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d039      	beq.n	8005162 <HAL_ADCEx_MultiModeConfigChannel+0x11e>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_DAMDF, multimode->DualModeData);
 80050ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	431a      	orrs	r2, r3
 80050fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80050fe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 8 clock cycles for 12 bits                              */
      /*      from 1 to 6 clock cycles for 10 and 8 bits                        */
      /*    If a higher delay is selected, it will be clipped to maximum delay  */
      /*    range                                                               */

      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	4a3a      	ldr	r2, [pc, #232]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005106:	4293      	cmp	r3, r2
 8005108:	d004      	beq.n	8005114 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a39      	ldr	r2, [pc, #228]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d10e      	bne.n	8005132 <HAL_ADCEx_MultiModeConfigChannel+0xee>
 8005114:	4836      	ldr	r0, [pc, #216]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005116:	f7ff ff6f 	bl	8004ff8 <LL_ADC_IsEnabled>
 800511a:	4604      	mov	r4, r0
 800511c:	4835      	ldr	r0, [pc, #212]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800511e:	f7ff ff6b 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005122:	4603      	mov	r3, r0
 8005124:	4323      	orrs	r3, r4
 8005126:	2b00      	cmp	r3, #0
 8005128:	bf0c      	ite	eq
 800512a:	2301      	moveq	r3, #1
 800512c:	2300      	movne	r3, #0
 800512e:	b2db      	uxtb	r3, r3
 8005130:	e008      	b.n	8005144 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8005132:	4833      	ldr	r0, [pc, #204]	; (8005200 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8005134:	f7ff ff60 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	bf0c      	ite	eq
 800513e:	2301      	moveq	r3, #1
 8005140:	2300      	movne	r3, #0
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b00      	cmp	r3, #0
 8005146:	d047      	beq.n	80051d8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005148:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800514a:	689a      	ldr	r2, [r3, #8]
 800514c:	4b2d      	ldr	r3, [pc, #180]	; (8005204 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 800514e:	4013      	ands	r3, r2
 8005150:	683a      	ldr	r2, [r7, #0]
 8005152:	6811      	ldr	r1, [r2, #0]
 8005154:	683a      	ldr	r2, [r7, #0]
 8005156:	6892      	ldr	r2, [r2, #8]
 8005158:	430a      	orrs	r2, r1
 800515a:	431a      	orrs	r2, r3
 800515c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800515e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005160:	e03a      	b.n	80051d8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DAMDF);
 8005162:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005164:	689b      	ldr	r3, [r3, #8]
 8005166:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800516a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800516c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a1f      	ldr	r2, [pc, #124]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d004      	beq.n	8005182 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a1d      	ldr	r2, [pc, #116]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d10e      	bne.n	80051a0 <HAL_ADCEx_MultiModeConfigChannel+0x15c>
 8005182:	481b      	ldr	r0, [pc, #108]	; (80051f0 <HAL_ADCEx_MultiModeConfigChannel+0x1ac>)
 8005184:	f7ff ff38 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005188:	4604      	mov	r4, r0
 800518a:	481a      	ldr	r0, [pc, #104]	; (80051f4 <HAL_ADCEx_MultiModeConfigChannel+0x1b0>)
 800518c:	f7ff ff34 	bl	8004ff8 <LL_ADC_IsEnabled>
 8005190:	4603      	mov	r3, r0
 8005192:	4323      	orrs	r3, r4
 8005194:	2b00      	cmp	r3, #0
 8005196:	bf0c      	ite	eq
 8005198:	2301      	moveq	r3, #1
 800519a:	2300      	movne	r3, #0
 800519c:	b2db      	uxtb	r3, r3
 800519e:	e008      	b.n	80051b2 <HAL_ADCEx_MultiModeConfigChannel+0x16e>
 80051a0:	4817      	ldr	r0, [pc, #92]	; (8005200 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 80051a2:	f7ff ff29 	bl	8004ff8 <LL_ADC_IsEnabled>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	bf0c      	ite	eq
 80051ac:	2301      	moveq	r3, #1
 80051ae:	2300      	movne	r3, #0
 80051b0:	b2db      	uxtb	r3, r3
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d010      	beq.n	80051d8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80051b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80051b8:	689a      	ldr	r2, [r3, #8]
 80051ba:	4b12      	ldr	r3, [pc, #72]	; (8005204 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 80051bc:	4013      	ands	r3, r2
 80051be:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80051c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80051c2:	e009      	b.n	80051d8 <HAL_ADCEx_MultiModeConfigChannel+0x194>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051c8:	f043 0220 	orr.w	r2, r3, #32
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80051d0:	2301      	movs	r3, #1
 80051d2:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 80051d6:	e000      	b.n	80051da <HAL_ADCEx_MultiModeConfigChannel+0x196>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80051d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return tmp_hal_status;
 80051e2:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	378c      	adds	r7, #140	; 0x8c
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd90      	pop	{r4, r7, pc}
 80051ee:	bf00      	nop
 80051f0:	40022000 	.word	0x40022000
 80051f4:	40022100 	.word	0x40022100
 80051f8:	40022300 	.word	0x40022300
 80051fc:	58026300 	.word	0x58026300
 8005200:	58026000 	.word	0x58026000
 8005204:	fffff0e0 	.word	0xfffff0e0

08005208 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005208:	b480      	push	{r7}
 800520a:	b085      	sub	sp, #20
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f003 0307 	and.w	r3, r3, #7
 8005216:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005218:	4b0b      	ldr	r3, [pc, #44]	; (8005248 <__NVIC_SetPriorityGrouping+0x40>)
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800521e:	68ba      	ldr	r2, [r7, #8]
 8005220:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005224:	4013      	ands	r3, r2
 8005226:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005230:	4b06      	ldr	r3, [pc, #24]	; (800524c <__NVIC_SetPriorityGrouping+0x44>)
 8005232:	4313      	orrs	r3, r2
 8005234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005236:	4a04      	ldr	r2, [pc, #16]	; (8005248 <__NVIC_SetPriorityGrouping+0x40>)
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	60d3      	str	r3, [r2, #12]
}
 800523c:	bf00      	nop
 800523e:	3714      	adds	r7, #20
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	e000ed00 	.word	0xe000ed00
 800524c:	05fa0000 	.word	0x05fa0000

08005250 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005250:	b480      	push	{r7}
 8005252:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005254:	4b04      	ldr	r3, [pc, #16]	; (8005268 <__NVIC_GetPriorityGrouping+0x18>)
 8005256:	68db      	ldr	r3, [r3, #12]
 8005258:	0a1b      	lsrs	r3, r3, #8
 800525a:	f003 0307 	and.w	r3, r3, #7
}
 800525e:	4618      	mov	r0, r3
 8005260:	46bd      	mov	sp, r7
 8005262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005266:	4770      	bx	lr
 8005268:	e000ed00 	.word	0xe000ed00

0800526c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800526c:	b480      	push	{r7}
 800526e:	b083      	sub	sp, #12
 8005270:	af00      	add	r7, sp, #0
 8005272:	4603      	mov	r3, r0
 8005274:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005276:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800527a:	2b00      	cmp	r3, #0
 800527c:	db0b      	blt.n	8005296 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800527e:	88fb      	ldrh	r3, [r7, #6]
 8005280:	f003 021f 	and.w	r2, r3, #31
 8005284:	4907      	ldr	r1, [pc, #28]	; (80052a4 <__NVIC_EnableIRQ+0x38>)
 8005286:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800528a:	095b      	lsrs	r3, r3, #5
 800528c:	2001      	movs	r0, #1
 800528e:	fa00 f202 	lsl.w	r2, r0, r2
 8005292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005296:	bf00      	nop
 8005298:	370c      	adds	r7, #12
 800529a:	46bd      	mov	sp, r7
 800529c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a0:	4770      	bx	lr
 80052a2:	bf00      	nop
 80052a4:	e000e100 	.word	0xe000e100

080052a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	4603      	mov	r3, r0
 80052b0:	6039      	str	r1, [r7, #0]
 80052b2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80052b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	db0a      	blt.n	80052d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	b2da      	uxtb	r2, r3
 80052c0:	490c      	ldr	r1, [pc, #48]	; (80052f4 <__NVIC_SetPriority+0x4c>)
 80052c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80052c6:	0112      	lsls	r2, r2, #4
 80052c8:	b2d2      	uxtb	r2, r2
 80052ca:	440b      	add	r3, r1
 80052cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80052d0:	e00a      	b.n	80052e8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	b2da      	uxtb	r2, r3
 80052d6:	4908      	ldr	r1, [pc, #32]	; (80052f8 <__NVIC_SetPriority+0x50>)
 80052d8:	88fb      	ldrh	r3, [r7, #6]
 80052da:	f003 030f 	and.w	r3, r3, #15
 80052de:	3b04      	subs	r3, #4
 80052e0:	0112      	lsls	r2, r2, #4
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	440b      	add	r3, r1
 80052e6:	761a      	strb	r2, [r3, #24]
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr
 80052f4:	e000e100 	.word	0xe000e100
 80052f8:	e000ed00 	.word	0xe000ed00

080052fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b089      	sub	sp, #36	; 0x24
 8005300:	af00      	add	r7, sp, #0
 8005302:	60f8      	str	r0, [r7, #12]
 8005304:	60b9      	str	r1, [r7, #8]
 8005306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f003 0307 	and.w	r3, r3, #7
 800530e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	f1c3 0307 	rsb	r3, r3, #7
 8005316:	2b04      	cmp	r3, #4
 8005318:	bf28      	it	cs
 800531a:	2304      	movcs	r3, #4
 800531c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	3304      	adds	r3, #4
 8005322:	2b06      	cmp	r3, #6
 8005324:	d902      	bls.n	800532c <NVIC_EncodePriority+0x30>
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	3b03      	subs	r3, #3
 800532a:	e000      	b.n	800532e <NVIC_EncodePriority+0x32>
 800532c:	2300      	movs	r3, #0
 800532e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005330:	f04f 32ff 	mov.w	r2, #4294967295
 8005334:	69bb      	ldr	r3, [r7, #24]
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	43da      	mvns	r2, r3
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	401a      	ands	r2, r3
 8005340:	697b      	ldr	r3, [r7, #20]
 8005342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005344:	f04f 31ff 	mov.w	r1, #4294967295
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	fa01 f303 	lsl.w	r3, r1, r3
 800534e:	43d9      	mvns	r1, r3
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005354:	4313      	orrs	r3, r2
         );
}
 8005356:	4618      	mov	r0, r3
 8005358:	3724      	adds	r7, #36	; 0x24
 800535a:	46bd      	mov	sp, r7
 800535c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005360:	4770      	bx	lr
	...

08005364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b082      	sub	sp, #8
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	3b01      	subs	r3, #1
 8005370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005374:	d301      	bcc.n	800537a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005376:	2301      	movs	r3, #1
 8005378:	e00f      	b.n	800539a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800537a:	4a0a      	ldr	r2, [pc, #40]	; (80053a4 <SysTick_Config+0x40>)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	3b01      	subs	r3, #1
 8005380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005382:	210f      	movs	r1, #15
 8005384:	f04f 30ff 	mov.w	r0, #4294967295
 8005388:	f7ff ff8e 	bl	80052a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800538c:	4b05      	ldr	r3, [pc, #20]	; (80053a4 <SysTick_Config+0x40>)
 800538e:	2200      	movs	r2, #0
 8005390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005392:	4b04      	ldr	r3, [pc, #16]	; (80053a4 <SysTick_Config+0x40>)
 8005394:	2207      	movs	r2, #7
 8005396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005398:	2300      	movs	r3, #0
}
 800539a:	4618      	mov	r0, r3
 800539c:	3708      	adds	r7, #8
 800539e:	46bd      	mov	sp, r7
 80053a0:	bd80      	pop	{r7, pc}
 80053a2:	bf00      	nop
 80053a4:	e000e010 	.word	0xe000e010

080053a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b082      	sub	sp, #8
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7ff ff29 	bl	8005208 <__NVIC_SetPriorityGrouping>
}
 80053b6:	bf00      	nop
 80053b8:	3708      	adds	r7, #8
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}

080053be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80053be:	b580      	push	{r7, lr}
 80053c0:	b086      	sub	sp, #24
 80053c2:	af00      	add	r7, sp, #0
 80053c4:	4603      	mov	r3, r0
 80053c6:	60b9      	str	r1, [r7, #8]
 80053c8:	607a      	str	r2, [r7, #4]
 80053ca:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80053cc:	f7ff ff40 	bl	8005250 <__NVIC_GetPriorityGrouping>
 80053d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80053d2:	687a      	ldr	r2, [r7, #4]
 80053d4:	68b9      	ldr	r1, [r7, #8]
 80053d6:	6978      	ldr	r0, [r7, #20]
 80053d8:	f7ff ff90 	bl	80052fc <NVIC_EncodePriority>
 80053dc:	4602      	mov	r2, r0
 80053de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80053e2:	4611      	mov	r1, r2
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff ff5f 	bl	80052a8 <__NVIC_SetPriority>
}
 80053ea:	bf00      	nop
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}

080053f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80053f2:	b580      	push	{r7, lr}
 80053f4:	b082      	sub	sp, #8
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	4603      	mov	r3, r0
 80053fa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80053fc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005400:	4618      	mov	r0, r3
 8005402:	f7ff ff33 	bl	800526c <__NVIC_EnableIRQ>
}
 8005406:	bf00      	nop
 8005408:	3708      	adds	r7, #8
 800540a:	46bd      	mov	sp, r7
 800540c:	bd80      	pop	{r7, pc}

0800540e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800540e:	b580      	push	{r7, lr}
 8005410:	b082      	sub	sp, #8
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7ff ffa4 	bl	8005364 <SysTick_Config>
 800541c:	4603      	mov	r3, r0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3708      	adds	r7, #8
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
	...

08005428 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b086      	sub	sp, #24
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8005430:	f7fe fb34 	bl	8003a9c <HAL_GetTick>
 8005434:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d101      	bne.n	8005440 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e312      	b.n	8005a66 <HAL_DMA_Init+0x63e>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4a66      	ldr	r2, [pc, #408]	; (80055e0 <HAL_DMA_Init+0x1b8>)
 8005446:	4293      	cmp	r3, r2
 8005448:	d04a      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a65      	ldr	r2, [pc, #404]	; (80055e4 <HAL_DMA_Init+0x1bc>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d045      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4a63      	ldr	r2, [pc, #396]	; (80055e8 <HAL_DMA_Init+0x1c0>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d040      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a62      	ldr	r2, [pc, #392]	; (80055ec <HAL_DMA_Init+0x1c4>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d03b      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	4a60      	ldr	r2, [pc, #384]	; (80055f0 <HAL_DMA_Init+0x1c8>)
 800546e:	4293      	cmp	r3, r2
 8005470:	d036      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	4a5f      	ldr	r2, [pc, #380]	; (80055f4 <HAL_DMA_Init+0x1cc>)
 8005478:	4293      	cmp	r3, r2
 800547a:	d031      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a5d      	ldr	r2, [pc, #372]	; (80055f8 <HAL_DMA_Init+0x1d0>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d02c      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a5c      	ldr	r2, [pc, #368]	; (80055fc <HAL_DMA_Init+0x1d4>)
 800548c:	4293      	cmp	r3, r2
 800548e:	d027      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a5a      	ldr	r2, [pc, #360]	; (8005600 <HAL_DMA_Init+0x1d8>)
 8005496:	4293      	cmp	r3, r2
 8005498:	d022      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	4a59      	ldr	r2, [pc, #356]	; (8005604 <HAL_DMA_Init+0x1dc>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d01d      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	4a57      	ldr	r2, [pc, #348]	; (8005608 <HAL_DMA_Init+0x1e0>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d018      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	4a56      	ldr	r2, [pc, #344]	; (800560c <HAL_DMA_Init+0x1e4>)
 80054b4:	4293      	cmp	r3, r2
 80054b6:	d013      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4a54      	ldr	r2, [pc, #336]	; (8005610 <HAL_DMA_Init+0x1e8>)
 80054be:	4293      	cmp	r3, r2
 80054c0:	d00e      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a53      	ldr	r2, [pc, #332]	; (8005614 <HAL_DMA_Init+0x1ec>)
 80054c8:	4293      	cmp	r3, r2
 80054ca:	d009      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4a51      	ldr	r2, [pc, #324]	; (8005618 <HAL_DMA_Init+0x1f0>)
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d004      	beq.n	80054e0 <HAL_DMA_Init+0xb8>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4a50      	ldr	r2, [pc, #320]	; (800561c <HAL_DMA_Init+0x1f4>)
 80054dc:	4293      	cmp	r3, r2
 80054de:	d101      	bne.n	80054e4 <HAL_DMA_Init+0xbc>
 80054e0:	2301      	movs	r3, #1
 80054e2:	e000      	b.n	80054e6 <HAL_DMA_Init+0xbe>
 80054e4:	2300      	movs	r3, #0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	f000 813c 	beq.w	8005764 <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2202      	movs	r2, #2
 80054f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	4a37      	ldr	r2, [pc, #220]	; (80055e0 <HAL_DMA_Init+0x1b8>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d04a      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a36      	ldr	r2, [pc, #216]	; (80055e4 <HAL_DMA_Init+0x1bc>)
 800550c:	4293      	cmp	r3, r2
 800550e:	d045      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4a34      	ldr	r2, [pc, #208]	; (80055e8 <HAL_DMA_Init+0x1c0>)
 8005516:	4293      	cmp	r3, r2
 8005518:	d040      	beq.n	800559c <HAL_DMA_Init+0x174>
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a33      	ldr	r2, [pc, #204]	; (80055ec <HAL_DMA_Init+0x1c4>)
 8005520:	4293      	cmp	r3, r2
 8005522:	d03b      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a31      	ldr	r2, [pc, #196]	; (80055f0 <HAL_DMA_Init+0x1c8>)
 800552a:	4293      	cmp	r3, r2
 800552c:	d036      	beq.n	800559c <HAL_DMA_Init+0x174>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	4a30      	ldr	r2, [pc, #192]	; (80055f4 <HAL_DMA_Init+0x1cc>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d031      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	4a2e      	ldr	r2, [pc, #184]	; (80055f8 <HAL_DMA_Init+0x1d0>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d02c      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	4a2d      	ldr	r2, [pc, #180]	; (80055fc <HAL_DMA_Init+0x1d4>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d027      	beq.n	800559c <HAL_DMA_Init+0x174>
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a2b      	ldr	r2, [pc, #172]	; (8005600 <HAL_DMA_Init+0x1d8>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d022      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	4a2a      	ldr	r2, [pc, #168]	; (8005604 <HAL_DMA_Init+0x1dc>)
 800555c:	4293      	cmp	r3, r2
 800555e:	d01d      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a28      	ldr	r2, [pc, #160]	; (8005608 <HAL_DMA_Init+0x1e0>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d018      	beq.n	800559c <HAL_DMA_Init+0x174>
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a27      	ldr	r2, [pc, #156]	; (800560c <HAL_DMA_Init+0x1e4>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d013      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	4a25      	ldr	r2, [pc, #148]	; (8005610 <HAL_DMA_Init+0x1e8>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d00e      	beq.n	800559c <HAL_DMA_Init+0x174>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a24      	ldr	r2, [pc, #144]	; (8005614 <HAL_DMA_Init+0x1ec>)
 8005584:	4293      	cmp	r3, r2
 8005586:	d009      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a22      	ldr	r2, [pc, #136]	; (8005618 <HAL_DMA_Init+0x1f0>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d004      	beq.n	800559c <HAL_DMA_Init+0x174>
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	4a21      	ldr	r2, [pc, #132]	; (800561c <HAL_DMA_Init+0x1f4>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d108      	bne.n	80055ae <HAL_DMA_Init+0x186>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	681a      	ldr	r2, [r3, #0]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0201 	bic.w	r2, r2, #1
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	e007      	b.n	80055be <HAL_DMA_Init+0x196>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f022 0201 	bic.w	r2, r2, #1
 80055bc:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80055be:	e02f      	b.n	8005620 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80055c0:	f7fe fa6c 	bl	8003a9c <HAL_GetTick>
 80055c4:	4602      	mov	r2, r0
 80055c6:	693b      	ldr	r3, [r7, #16]
 80055c8:	1ad3      	subs	r3, r2, r3
 80055ca:	2b05      	cmp	r3, #5
 80055cc:	d928      	bls.n	8005620 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2203      	movs	r2, #3
 80055d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 80055dc:	2301      	movs	r3, #1
 80055de:	e242      	b.n	8005a66 <HAL_DMA_Init+0x63e>
 80055e0:	40020010 	.word	0x40020010
 80055e4:	40020028 	.word	0x40020028
 80055e8:	40020040 	.word	0x40020040
 80055ec:	40020058 	.word	0x40020058
 80055f0:	40020070 	.word	0x40020070
 80055f4:	40020088 	.word	0x40020088
 80055f8:	400200a0 	.word	0x400200a0
 80055fc:	400200b8 	.word	0x400200b8
 8005600:	40020410 	.word	0x40020410
 8005604:	40020428 	.word	0x40020428
 8005608:	40020440 	.word	0x40020440
 800560c:	40020458 	.word	0x40020458
 8005610:	40020470 	.word	0x40020470
 8005614:	40020488 	.word	0x40020488
 8005618:	400204a0 	.word	0x400204a0
 800561c:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 0301 	and.w	r3, r3, #1
 800562a:	2b00      	cmp	r3, #0
 800562c:	d1c8      	bne.n	80055c0 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	4b83      	ldr	r3, [pc, #524]	; (8005848 <HAL_DMA_Init+0x420>)
 800563a:	4013      	ands	r3, r2
 800563c:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 8005646:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	691b      	ldr	r3, [r3, #16]
 800564c:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005652:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	699b      	ldr	r3, [r3, #24]
 8005658:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800565e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	6a1b      	ldr	r3, [r3, #32]
 8005664:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8005666:	697a      	ldr	r2, [r7, #20]
 8005668:	4313      	orrs	r3, r2
 800566a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005670:	2b04      	cmp	r3, #4
 8005672:	d107      	bne.n	8005684 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567c:	4313      	orrs	r3, r2
 800567e:	697a      	ldr	r2, [r7, #20]
 8005680:	4313      	orrs	r3, r2
 8005682:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	2b28      	cmp	r3, #40	; 0x28
 800568a:	d903      	bls.n	8005694 <HAL_DMA_Init+0x26c>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685b      	ldr	r3, [r3, #4]
 8005690:	2b2e      	cmp	r3, #46	; 0x2e
 8005692:	d91f      	bls.n	80056d4 <HAL_DMA_Init+0x2ac>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	2b3e      	cmp	r3, #62	; 0x3e
 800569a:	d903      	bls.n	80056a4 <HAL_DMA_Init+0x27c>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	2b42      	cmp	r3, #66	; 0x42
 80056a2:	d917      	bls.n	80056d4 <HAL_DMA_Init+0x2ac>
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	685b      	ldr	r3, [r3, #4]
 80056a8:	2b46      	cmp	r3, #70	; 0x46
 80056aa:	d903      	bls.n	80056b4 <HAL_DMA_Init+0x28c>
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	2b48      	cmp	r3, #72	; 0x48
 80056b2:	d90f      	bls.n	80056d4 <HAL_DMA_Init+0x2ac>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	2b4e      	cmp	r3, #78	; 0x4e
 80056ba:	d903      	bls.n	80056c4 <HAL_DMA_Init+0x29c>
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	2b52      	cmp	r3, #82	; 0x52
 80056c2:	d907      	bls.n	80056d4 <HAL_DMA_Init+0x2ac>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	2b73      	cmp	r3, #115	; 0x73
 80056ca:	d905      	bls.n	80056d8 <HAL_DMA_Init+0x2b0>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b77      	cmp	r3, #119	; 0x77
 80056d2:	d801      	bhi.n	80056d8 <HAL_DMA_Init+0x2b0>
 80056d4:	2301      	movs	r3, #1
 80056d6:	e000      	b.n	80056da <HAL_DMA_Init+0x2b2>
 80056d8:	2300      	movs	r3, #0
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d003      	beq.n	80056e6 <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80056e4:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f023 0307 	bic.w	r3, r3, #7
 80056fc:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	2b04      	cmp	r3, #4
 800570e:	d117      	bne.n	8005740 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	4313      	orrs	r3, r2
 8005718:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800571e:	2b00      	cmp	r3, #0
 8005720:	d00e      	beq.n	8005740 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f001 fdca 	bl	80072bc <DMA_CheckFifoParam>
 8005728:	4603      	mov	r3, r0
 800572a:	2b00      	cmp	r3, #0
 800572c:	d008      	beq.n	8005740 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2240      	movs	r2, #64	; 0x40
 8005732:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2201      	movs	r2, #1
 8005738:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 800573c:	2301      	movs	r3, #1
 800573e:	e192      	b.n	8005a66 <HAL_DMA_Init+0x63e>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	697a      	ldr	r2, [r7, #20]
 8005746:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005748:	6878      	ldr	r0, [r7, #4]
 800574a:	f001 fd05 	bl	8007158 <DMA_CalcBaseAndBitshift>
 800574e:	4603      	mov	r3, r0
 8005750:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005756:	f003 031f 	and.w	r3, r3, #31
 800575a:	223f      	movs	r2, #63	; 0x3f
 800575c:	409a      	lsls	r2, r3
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	609a      	str	r2, [r3, #8]
 8005762:	e0c8      	b.n	80058f6 <HAL_DMA_Init+0x4ce>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	4a38      	ldr	r2, [pc, #224]	; (800584c <HAL_DMA_Init+0x424>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d022      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	4a37      	ldr	r2, [pc, #220]	; (8005850 <HAL_DMA_Init+0x428>)
 8005774:	4293      	cmp	r3, r2
 8005776:	d01d      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4a35      	ldr	r2, [pc, #212]	; (8005854 <HAL_DMA_Init+0x42c>)
 800577e:	4293      	cmp	r3, r2
 8005780:	d018      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a34      	ldr	r2, [pc, #208]	; (8005858 <HAL_DMA_Init+0x430>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d013      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a32      	ldr	r2, [pc, #200]	; (800585c <HAL_DMA_Init+0x434>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00e      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a31      	ldr	r2, [pc, #196]	; (8005860 <HAL_DMA_Init+0x438>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d009      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4a2f      	ldr	r2, [pc, #188]	; (8005864 <HAL_DMA_Init+0x43c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	d004      	beq.n	80057b4 <HAL_DMA_Init+0x38c>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	4a2e      	ldr	r2, [pc, #184]	; (8005868 <HAL_DMA_Init+0x440>)
 80057b0:	4293      	cmp	r3, r2
 80057b2:	d101      	bne.n	80057b8 <HAL_DMA_Init+0x390>
 80057b4:	2301      	movs	r3, #1
 80057b6:	e000      	b.n	80057ba <HAL_DMA_Init+0x392>
 80057b8:	2300      	movs	r3, #0
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 8092 	beq.w	80058e4 <HAL_DMA_Init+0x4bc>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4a21      	ldr	r2, [pc, #132]	; (800584c <HAL_DMA_Init+0x424>)
 80057c6:	4293      	cmp	r3, r2
 80057c8:	d021      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a20      	ldr	r2, [pc, #128]	; (8005850 <HAL_DMA_Init+0x428>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d01c      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a1e      	ldr	r2, [pc, #120]	; (8005854 <HAL_DMA_Init+0x42c>)
 80057da:	4293      	cmp	r3, r2
 80057dc:	d017      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a1d      	ldr	r2, [pc, #116]	; (8005858 <HAL_DMA_Init+0x430>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d012      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a1b      	ldr	r2, [pc, #108]	; (800585c <HAL_DMA_Init+0x434>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d00d      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a1a      	ldr	r2, [pc, #104]	; (8005860 <HAL_DMA_Init+0x438>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d008      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	4a18      	ldr	r2, [pc, #96]	; (8005864 <HAL_DMA_Init+0x43c>)
 8005802:	4293      	cmp	r3, r2
 8005804:	d003      	beq.n	800580e <HAL_DMA_Init+0x3e6>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a17      	ldr	r2, [pc, #92]	; (8005868 <HAL_DMA_Init+0x440>)
 800580c:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2202      	movs	r2, #2
 8005812:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	2200      	movs	r2, #0
 800581a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005826:	697a      	ldr	r2, [r7, #20]
 8005828:	4b10      	ldr	r3, [pc, #64]	; (800586c <HAL_DMA_Init+0x444>)
 800582a:	4013      	ands	r3, r2
 800582c:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	689b      	ldr	r3, [r3, #8]
 8005832:	2b40      	cmp	r3, #64	; 0x40
 8005834:	d01c      	beq.n	8005870 <HAL_DMA_Init+0x448>
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	689b      	ldr	r3, [r3, #8]
 800583a:	2b80      	cmp	r3, #128	; 0x80
 800583c:	d102      	bne.n	8005844 <HAL_DMA_Init+0x41c>
 800583e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005842:	e016      	b.n	8005872 <HAL_DMA_Init+0x44a>
 8005844:	2300      	movs	r3, #0
 8005846:	e014      	b.n	8005872 <HAL_DMA_Init+0x44a>
 8005848:	fe10803f 	.word	0xfe10803f
 800584c:	58025408 	.word	0x58025408
 8005850:	5802541c 	.word	0x5802541c
 8005854:	58025430 	.word	0x58025430
 8005858:	58025444 	.word	0x58025444
 800585c:	58025458 	.word	0x58025458
 8005860:	5802546c 	.word	0x5802546c
 8005864:	58025480 	.word	0x58025480
 8005868:	58025494 	.word	0x58025494
 800586c:	fffe000f 	.word	0xfffe000f
 8005870:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005872:	687a      	ldr	r2, [r7, #4]
 8005874:	68d2      	ldr	r2, [r2, #12]
 8005876:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005878:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8005880:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	695b      	ldr	r3, [r3, #20]
 8005886:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8005888:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005890:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	69db      	ldr	r3, [r3, #28]
 8005896:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8005898:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80058a0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80058a2:	697a      	ldr	r2, [r7, #20]
 80058a4:	4313      	orrs	r3, r2
 80058a6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	461a      	mov	r2, r3
 80058b6:	4b6e      	ldr	r3, [pc, #440]	; (8005a70 <HAL_DMA_Init+0x648>)
 80058b8:	4413      	add	r3, r2
 80058ba:	4a6e      	ldr	r2, [pc, #440]	; (8005a74 <HAL_DMA_Init+0x64c>)
 80058bc:	fba2 2303 	umull	r2, r3, r2, r3
 80058c0:	091b      	lsrs	r3, r3, #4
 80058c2:	009a      	lsls	r2, r3, #2
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f001 fc45 	bl	8007158 <DMA_CalcBaseAndBitshift>
 80058ce:	4603      	mov	r3, r0
 80058d0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80058d6:	f003 031f 	and.w	r3, r3, #31
 80058da:	2201      	movs	r2, #1
 80058dc:	409a      	lsls	r2, r3
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	605a      	str	r2, [r3, #4]
 80058e2:	e008      	b.n	80058f6 <HAL_DMA_Init+0x4ce>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2240      	movs	r2, #64	; 0x40
 80058e8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2203      	movs	r2, #3
 80058ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e0b7      	b.n	8005a66 <HAL_DMA_Init+0x63e>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a5f      	ldr	r2, [pc, #380]	; (8005a78 <HAL_DMA_Init+0x650>)
 80058fc:	4293      	cmp	r3, r2
 80058fe:	d072      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4a5d      	ldr	r2, [pc, #372]	; (8005a7c <HAL_DMA_Init+0x654>)
 8005906:	4293      	cmp	r3, r2
 8005908:	d06d      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a5c      	ldr	r2, [pc, #368]	; (8005a80 <HAL_DMA_Init+0x658>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d068      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	4a5a      	ldr	r2, [pc, #360]	; (8005a84 <HAL_DMA_Init+0x65c>)
 800591a:	4293      	cmp	r3, r2
 800591c:	d063      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	4a59      	ldr	r2, [pc, #356]	; (8005a88 <HAL_DMA_Init+0x660>)
 8005924:	4293      	cmp	r3, r2
 8005926:	d05e      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	4a57      	ldr	r2, [pc, #348]	; (8005a8c <HAL_DMA_Init+0x664>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d059      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a56      	ldr	r2, [pc, #344]	; (8005a90 <HAL_DMA_Init+0x668>)
 8005938:	4293      	cmp	r3, r2
 800593a:	d054      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a54      	ldr	r2, [pc, #336]	; (8005a94 <HAL_DMA_Init+0x66c>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d04f      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a53      	ldr	r2, [pc, #332]	; (8005a98 <HAL_DMA_Init+0x670>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d04a      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	4a51      	ldr	r2, [pc, #324]	; (8005a9c <HAL_DMA_Init+0x674>)
 8005956:	4293      	cmp	r3, r2
 8005958:	d045      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a50      	ldr	r2, [pc, #320]	; (8005aa0 <HAL_DMA_Init+0x678>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d040      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a4e      	ldr	r2, [pc, #312]	; (8005aa4 <HAL_DMA_Init+0x67c>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d03b      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	4a4d      	ldr	r2, [pc, #308]	; (8005aa8 <HAL_DMA_Init+0x680>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d036      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	4a4b      	ldr	r2, [pc, #300]	; (8005aac <HAL_DMA_Init+0x684>)
 800597e:	4293      	cmp	r3, r2
 8005980:	d031      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	4a4a      	ldr	r2, [pc, #296]	; (8005ab0 <HAL_DMA_Init+0x688>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d02c      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	4a48      	ldr	r2, [pc, #288]	; (8005ab4 <HAL_DMA_Init+0x68c>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d027      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a47      	ldr	r2, [pc, #284]	; (8005ab8 <HAL_DMA_Init+0x690>)
 800599c:	4293      	cmp	r3, r2
 800599e:	d022      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	4a45      	ldr	r2, [pc, #276]	; (8005abc <HAL_DMA_Init+0x694>)
 80059a6:	4293      	cmp	r3, r2
 80059a8:	d01d      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a44      	ldr	r2, [pc, #272]	; (8005ac0 <HAL_DMA_Init+0x698>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d018      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a42      	ldr	r2, [pc, #264]	; (8005ac4 <HAL_DMA_Init+0x69c>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	4a41      	ldr	r2, [pc, #260]	; (8005ac8 <HAL_DMA_Init+0x6a0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d00e      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a3f      	ldr	r2, [pc, #252]	; (8005acc <HAL_DMA_Init+0x6a4>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a3e      	ldr	r2, [pc, #248]	; (8005ad0 <HAL_DMA_Init+0x6a8>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d004      	beq.n	80059e6 <HAL_DMA_Init+0x5be>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a3c      	ldr	r2, [pc, #240]	; (8005ad4 <HAL_DMA_Init+0x6ac>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d101      	bne.n	80059ea <HAL_DMA_Init+0x5c2>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_DMA_Init+0x5c4>
 80059ea:	2300      	movs	r3, #0
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d032      	beq.n	8005a56 <HAL_DMA_Init+0x62e>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f001 fcdf 	bl	80073b4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	689b      	ldr	r3, [r3, #8]
 80059fa:	2b80      	cmp	r3, #128	; 0x80
 80059fc:	d102      	bne.n	8005a04 <HAL_DMA_Init+0x5dc>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685a      	ldr	r2, [r3, #4]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a0c:	b2d2      	uxtb	r2, r2
 8005a0e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005a14:	687a      	ldr	r2, [r7, #4]
 8005a16:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8005a18:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d010      	beq.n	8005a44 <HAL_DMA_Init+0x61c>
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	2b08      	cmp	r3, #8
 8005a28:	d80c      	bhi.n	8005a44 <HAL_DMA_Init+0x61c>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f001 fd5c 	bl	80074e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005a34:	2200      	movs	r2, #0
 8005a36:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005a3c:	687a      	ldr	r2, [r7, #4]
 8005a3e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8005a40:	605a      	str	r2, [r3, #4]
 8005a42:	e008      	b.n	8005a56 <HAL_DMA_Init+0x62e>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2200      	movs	r2, #0
 8005a48:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2200      	movs	r2, #0
 8005a54:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3718      	adds	r7, #24
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	a7fdabf8 	.word	0xa7fdabf8
 8005a74:	cccccccd 	.word	0xcccccccd
 8005a78:	40020010 	.word	0x40020010
 8005a7c:	40020028 	.word	0x40020028
 8005a80:	40020040 	.word	0x40020040
 8005a84:	40020058 	.word	0x40020058
 8005a88:	40020070 	.word	0x40020070
 8005a8c:	40020088 	.word	0x40020088
 8005a90:	400200a0 	.word	0x400200a0
 8005a94:	400200b8 	.word	0x400200b8
 8005a98:	40020410 	.word	0x40020410
 8005a9c:	40020428 	.word	0x40020428
 8005aa0:	40020440 	.word	0x40020440
 8005aa4:	40020458 	.word	0x40020458
 8005aa8:	40020470 	.word	0x40020470
 8005aac:	40020488 	.word	0x40020488
 8005ab0:	400204a0 	.word	0x400204a0
 8005ab4:	400204b8 	.word	0x400204b8
 8005ab8:	58025408 	.word	0x58025408
 8005abc:	5802541c 	.word	0x5802541c
 8005ac0:	58025430 	.word	0x58025430
 8005ac4:	58025444 	.word	0x58025444
 8005ac8:	58025458 	.word	0x58025458
 8005acc:	5802546c 	.word	0x5802546c
 8005ad0:	58025480 	.word	0x58025480
 8005ad4:	58025494 	.word	0x58025494

08005ad8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b086      	sub	sp, #24
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	60f8      	str	r0, [r7, #12]
 8005ae0:	60b9      	str	r1, [r7, #8]
 8005ae2:	607a      	str	r2, [r7, #4]
 8005ae4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d101      	bne.n	8005af4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005af0:	2301      	movs	r3, #1
 8005af2:	e226      	b.n	8005f42 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d101      	bne.n	8005b02 <HAL_DMA_Start_IT+0x2a>
 8005afe:	2302      	movs	r3, #2
 8005b00:	e21f      	b.n	8005f42 <HAL_DMA_Start_IT+0x46a>
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	2201      	movs	r2, #1
 8005b06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	2b01      	cmp	r3, #1
 8005b14:	f040 820a 	bne.w	8005f2c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2200      	movs	r2, #0
 8005b24:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a68      	ldr	r2, [pc, #416]	; (8005ccc <HAL_DMA_Start_IT+0x1f4>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d04a      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a66      	ldr	r2, [pc, #408]	; (8005cd0 <HAL_DMA_Start_IT+0x1f8>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d045      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a65      	ldr	r2, [pc, #404]	; (8005cd4 <HAL_DMA_Start_IT+0x1fc>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d040      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a63      	ldr	r2, [pc, #396]	; (8005cd8 <HAL_DMA_Start_IT+0x200>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d03b      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a62      	ldr	r2, [pc, #392]	; (8005cdc <HAL_DMA_Start_IT+0x204>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d036      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a60      	ldr	r2, [pc, #384]	; (8005ce0 <HAL_DMA_Start_IT+0x208>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d031      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a5f      	ldr	r2, [pc, #380]	; (8005ce4 <HAL_DMA_Start_IT+0x20c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d02c      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a5d      	ldr	r2, [pc, #372]	; (8005ce8 <HAL_DMA_Start_IT+0x210>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d027      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a5c      	ldr	r2, [pc, #368]	; (8005cec <HAL_DMA_Start_IT+0x214>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d022      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a5a      	ldr	r2, [pc, #360]	; (8005cf0 <HAL_DMA_Start_IT+0x218>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d01d      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a59      	ldr	r2, [pc, #356]	; (8005cf4 <HAL_DMA_Start_IT+0x21c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d018      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a57      	ldr	r2, [pc, #348]	; (8005cf8 <HAL_DMA_Start_IT+0x220>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d013      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a56      	ldr	r2, [pc, #344]	; (8005cfc <HAL_DMA_Start_IT+0x224>)
 8005ba4:	4293      	cmp	r3, r2
 8005ba6:	d00e      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4a54      	ldr	r2, [pc, #336]	; (8005d00 <HAL_DMA_Start_IT+0x228>)
 8005bae:	4293      	cmp	r3, r2
 8005bb0:	d009      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a53      	ldr	r2, [pc, #332]	; (8005d04 <HAL_DMA_Start_IT+0x22c>)
 8005bb8:	4293      	cmp	r3, r2
 8005bba:	d004      	beq.n	8005bc6 <HAL_DMA_Start_IT+0xee>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	4a51      	ldr	r2, [pc, #324]	; (8005d08 <HAL_DMA_Start_IT+0x230>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d108      	bne.n	8005bd8 <HAL_DMA_Start_IT+0x100>
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f022 0201 	bic.w	r2, r2, #1
 8005bd4:	601a      	str	r2, [r3, #0]
 8005bd6:	e007      	b.n	8005be8 <HAL_DMA_Start_IT+0x110>
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f022 0201 	bic.w	r2, r2, #1
 8005be6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	687a      	ldr	r2, [r7, #4]
 8005bec:	68b9      	ldr	r1, [r7, #8]
 8005bee:	68f8      	ldr	r0, [r7, #12]
 8005bf0:	f001 f906 	bl	8006e00 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a34      	ldr	r2, [pc, #208]	; (8005ccc <HAL_DMA_Start_IT+0x1f4>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d04a      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a33      	ldr	r2, [pc, #204]	; (8005cd0 <HAL_DMA_Start_IT+0x1f8>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d045      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a31      	ldr	r2, [pc, #196]	; (8005cd4 <HAL_DMA_Start_IT+0x1fc>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d040      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a30      	ldr	r2, [pc, #192]	; (8005cd8 <HAL_DMA_Start_IT+0x200>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d03b      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a2e      	ldr	r2, [pc, #184]	; (8005cdc <HAL_DMA_Start_IT+0x204>)
 8005c22:	4293      	cmp	r3, r2
 8005c24:	d036      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a2d      	ldr	r2, [pc, #180]	; (8005ce0 <HAL_DMA_Start_IT+0x208>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d031      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4a2b      	ldr	r2, [pc, #172]	; (8005ce4 <HAL_DMA_Start_IT+0x20c>)
 8005c36:	4293      	cmp	r3, r2
 8005c38:	d02c      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	4a2a      	ldr	r2, [pc, #168]	; (8005ce8 <HAL_DMA_Start_IT+0x210>)
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d027      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	4a28      	ldr	r2, [pc, #160]	; (8005cec <HAL_DMA_Start_IT+0x214>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d022      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	4a27      	ldr	r2, [pc, #156]	; (8005cf0 <HAL_DMA_Start_IT+0x218>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d01d      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4a25      	ldr	r2, [pc, #148]	; (8005cf4 <HAL_DMA_Start_IT+0x21c>)
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d018      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	4a24      	ldr	r2, [pc, #144]	; (8005cf8 <HAL_DMA_Start_IT+0x220>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d013      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	4a22      	ldr	r2, [pc, #136]	; (8005cfc <HAL_DMA_Start_IT+0x224>)
 8005c72:	4293      	cmp	r3, r2
 8005c74:	d00e      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a21      	ldr	r2, [pc, #132]	; (8005d00 <HAL_DMA_Start_IT+0x228>)
 8005c7c:	4293      	cmp	r3, r2
 8005c7e:	d009      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	4a1f      	ldr	r2, [pc, #124]	; (8005d04 <HAL_DMA_Start_IT+0x22c>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d004      	beq.n	8005c94 <HAL_DMA_Start_IT+0x1bc>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a1e      	ldr	r2, [pc, #120]	; (8005d08 <HAL_DMA_Start_IT+0x230>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d101      	bne.n	8005c98 <HAL_DMA_Start_IT+0x1c0>
 8005c94:	2301      	movs	r3, #1
 8005c96:	e000      	b.n	8005c9a <HAL_DMA_Start_IT+0x1c2>
 8005c98:	2300      	movs	r3, #0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d036      	beq.n	8005d0c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f023 021e 	bic.w	r2, r3, #30
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0216 	orr.w	r2, r2, #22
 8005cb0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d03e      	beq.n	8005d38 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f042 0208 	orr.w	r2, r2, #8
 8005cc8:	601a      	str	r2, [r3, #0]
 8005cca:	e035      	b.n	8005d38 <HAL_DMA_Start_IT+0x260>
 8005ccc:	40020010 	.word	0x40020010
 8005cd0:	40020028 	.word	0x40020028
 8005cd4:	40020040 	.word	0x40020040
 8005cd8:	40020058 	.word	0x40020058
 8005cdc:	40020070 	.word	0x40020070
 8005ce0:	40020088 	.word	0x40020088
 8005ce4:	400200a0 	.word	0x400200a0
 8005ce8:	400200b8 	.word	0x400200b8
 8005cec:	40020410 	.word	0x40020410
 8005cf0:	40020428 	.word	0x40020428
 8005cf4:	40020440 	.word	0x40020440
 8005cf8:	40020458 	.word	0x40020458
 8005cfc:	40020470 	.word	0x40020470
 8005d00:	40020488 	.word	0x40020488
 8005d04:	400204a0 	.word	0x400204a0
 8005d08:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f023 020e 	bic.w	r2, r3, #14
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f042 020a 	orr.w	r2, r2, #10
 8005d1e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d007      	beq.n	8005d38 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f042 0204 	orr.w	r2, r2, #4
 8005d36:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	4a83      	ldr	r2, [pc, #524]	; (8005f4c <HAL_DMA_Start_IT+0x474>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d072      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4a82      	ldr	r2, [pc, #520]	; (8005f50 <HAL_DMA_Start_IT+0x478>)
 8005d48:	4293      	cmp	r3, r2
 8005d4a:	d06d      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	4a80      	ldr	r2, [pc, #512]	; (8005f54 <HAL_DMA_Start_IT+0x47c>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d068      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	4a7f      	ldr	r2, [pc, #508]	; (8005f58 <HAL_DMA_Start_IT+0x480>)
 8005d5c:	4293      	cmp	r3, r2
 8005d5e:	d063      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	4a7d      	ldr	r2, [pc, #500]	; (8005f5c <HAL_DMA_Start_IT+0x484>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d05e      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a7c      	ldr	r2, [pc, #496]	; (8005f60 <HAL_DMA_Start_IT+0x488>)
 8005d70:	4293      	cmp	r3, r2
 8005d72:	d059      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	4a7a      	ldr	r2, [pc, #488]	; (8005f64 <HAL_DMA_Start_IT+0x48c>)
 8005d7a:	4293      	cmp	r3, r2
 8005d7c:	d054      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a79      	ldr	r2, [pc, #484]	; (8005f68 <HAL_DMA_Start_IT+0x490>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d04f      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a77      	ldr	r2, [pc, #476]	; (8005f6c <HAL_DMA_Start_IT+0x494>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d04a      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	4a76      	ldr	r2, [pc, #472]	; (8005f70 <HAL_DMA_Start_IT+0x498>)
 8005d98:	4293      	cmp	r3, r2
 8005d9a:	d045      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a74      	ldr	r2, [pc, #464]	; (8005f74 <HAL_DMA_Start_IT+0x49c>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d040      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a73      	ldr	r2, [pc, #460]	; (8005f78 <HAL_DMA_Start_IT+0x4a0>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d03b      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a71      	ldr	r2, [pc, #452]	; (8005f7c <HAL_DMA_Start_IT+0x4a4>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d036      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a70      	ldr	r2, [pc, #448]	; (8005f80 <HAL_DMA_Start_IT+0x4a8>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d031      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a6e      	ldr	r2, [pc, #440]	; (8005f84 <HAL_DMA_Start_IT+0x4ac>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d02c      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4a6d      	ldr	r2, [pc, #436]	; (8005f88 <HAL_DMA_Start_IT+0x4b0>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d027      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4a6b      	ldr	r2, [pc, #428]	; (8005f8c <HAL_DMA_Start_IT+0x4b4>)
 8005dde:	4293      	cmp	r3, r2
 8005de0:	d022      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	4a6a      	ldr	r2, [pc, #424]	; (8005f90 <HAL_DMA_Start_IT+0x4b8>)
 8005de8:	4293      	cmp	r3, r2
 8005dea:	d01d      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a68      	ldr	r2, [pc, #416]	; (8005f94 <HAL_DMA_Start_IT+0x4bc>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d018      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a67      	ldr	r2, [pc, #412]	; (8005f98 <HAL_DMA_Start_IT+0x4c0>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d013      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a65      	ldr	r2, [pc, #404]	; (8005f9c <HAL_DMA_Start_IT+0x4c4>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d00e      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	4a64      	ldr	r2, [pc, #400]	; (8005fa0 <HAL_DMA_Start_IT+0x4c8>)
 8005e10:	4293      	cmp	r3, r2
 8005e12:	d009      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4a62      	ldr	r2, [pc, #392]	; (8005fa4 <HAL_DMA_Start_IT+0x4cc>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d004      	beq.n	8005e28 <HAL_DMA_Start_IT+0x350>
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	4a61      	ldr	r2, [pc, #388]	; (8005fa8 <HAL_DMA_Start_IT+0x4d0>)
 8005e24:	4293      	cmp	r3, r2
 8005e26:	d101      	bne.n	8005e2c <HAL_DMA_Start_IT+0x354>
 8005e28:	2301      	movs	r3, #1
 8005e2a:	e000      	b.n	8005e2e <HAL_DMA_Start_IT+0x356>
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d01a      	beq.n	8005e68 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d007      	beq.n	8005e50 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e44:	681a      	ldr	r2, [r3, #0]
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e4e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d007      	beq.n	8005e68 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005e62:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e66:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a37      	ldr	r2, [pc, #220]	; (8005f4c <HAL_DMA_Start_IT+0x474>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d04a      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a36      	ldr	r2, [pc, #216]	; (8005f50 <HAL_DMA_Start_IT+0x478>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d045      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	4a34      	ldr	r2, [pc, #208]	; (8005f54 <HAL_DMA_Start_IT+0x47c>)
 8005e82:	4293      	cmp	r3, r2
 8005e84:	d040      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	4a33      	ldr	r2, [pc, #204]	; (8005f58 <HAL_DMA_Start_IT+0x480>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d03b      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4a31      	ldr	r2, [pc, #196]	; (8005f5c <HAL_DMA_Start_IT+0x484>)
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d036      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	4a30      	ldr	r2, [pc, #192]	; (8005f60 <HAL_DMA_Start_IT+0x488>)
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d031      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a2e      	ldr	r2, [pc, #184]	; (8005f64 <HAL_DMA_Start_IT+0x48c>)
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	d02c      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a2d      	ldr	r2, [pc, #180]	; (8005f68 <HAL_DMA_Start_IT+0x490>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d027      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a2b      	ldr	r2, [pc, #172]	; (8005f6c <HAL_DMA_Start_IT+0x494>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d022      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	4a2a      	ldr	r2, [pc, #168]	; (8005f70 <HAL_DMA_Start_IT+0x498>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d01d      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a28      	ldr	r2, [pc, #160]	; (8005f74 <HAL_DMA_Start_IT+0x49c>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d018      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4a27      	ldr	r2, [pc, #156]	; (8005f78 <HAL_DMA_Start_IT+0x4a0>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d013      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	4a25      	ldr	r2, [pc, #148]	; (8005f7c <HAL_DMA_Start_IT+0x4a4>)
 8005ee6:	4293      	cmp	r3, r2
 8005ee8:	d00e      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	4a24      	ldr	r2, [pc, #144]	; (8005f80 <HAL_DMA_Start_IT+0x4a8>)
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d009      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a22      	ldr	r2, [pc, #136]	; (8005f84 <HAL_DMA_Start_IT+0x4ac>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d004      	beq.n	8005f08 <HAL_DMA_Start_IT+0x430>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	4a21      	ldr	r2, [pc, #132]	; (8005f88 <HAL_DMA_Start_IT+0x4b0>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d108      	bne.n	8005f1a <HAL_DMA_Start_IT+0x442>
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0201 	orr.w	r2, r2, #1
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	e012      	b.n	8005f40 <HAL_DMA_Start_IT+0x468>
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f042 0201 	orr.w	r2, r2, #1
 8005f28:	601a      	str	r2, [r3, #0]
 8005f2a:	e009      	b.n	8005f40 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f32:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	2200      	movs	r2, #0
 8005f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005f40:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3718      	adds	r7, #24
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	40020010 	.word	0x40020010
 8005f50:	40020028 	.word	0x40020028
 8005f54:	40020040 	.word	0x40020040
 8005f58:	40020058 	.word	0x40020058
 8005f5c:	40020070 	.word	0x40020070
 8005f60:	40020088 	.word	0x40020088
 8005f64:	400200a0 	.word	0x400200a0
 8005f68:	400200b8 	.word	0x400200b8
 8005f6c:	40020410 	.word	0x40020410
 8005f70:	40020428 	.word	0x40020428
 8005f74:	40020440 	.word	0x40020440
 8005f78:	40020458 	.word	0x40020458
 8005f7c:	40020470 	.word	0x40020470
 8005f80:	40020488 	.word	0x40020488
 8005f84:	400204a0 	.word	0x400204a0
 8005f88:	400204b8 	.word	0x400204b8
 8005f8c:	58025408 	.word	0x58025408
 8005f90:	5802541c 	.word	0x5802541c
 8005f94:	58025430 	.word	0x58025430
 8005f98:	58025444 	.word	0x58025444
 8005f9c:	58025458 	.word	0x58025458
 8005fa0:	5802546c 	.word	0x5802546c
 8005fa4:	58025480 	.word	0x58025480
 8005fa8:	58025494 	.word	0x58025494

08005fac <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b08a      	sub	sp, #40	; 0x28
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005fb8:	4b67      	ldr	r3, [pc, #412]	; (8006158 <HAL_DMA_IRQHandler+0x1ac>)
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4a67      	ldr	r2, [pc, #412]	; (800615c <HAL_DMA_IRQHandler+0x1b0>)
 8005fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8005fc2:	0a9b      	lsrs	r3, r3, #10
 8005fc4:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fca:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fd0:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8005fd2:	6a3b      	ldr	r3, [r7, #32]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8005fd8:	69fb      	ldr	r3, [r7, #28]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a5f      	ldr	r2, [pc, #380]	; (8006160 <HAL_DMA_IRQHandler+0x1b4>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d04a      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a5d      	ldr	r2, [pc, #372]	; (8006164 <HAL_DMA_IRQHandler+0x1b8>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d045      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a5c      	ldr	r2, [pc, #368]	; (8006168 <HAL_DMA_IRQHandler+0x1bc>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d040      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a5a      	ldr	r2, [pc, #360]	; (800616c <HAL_DMA_IRQHandler+0x1c0>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d03b      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a59      	ldr	r2, [pc, #356]	; (8006170 <HAL_DMA_IRQHandler+0x1c4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d036      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a57      	ldr	r2, [pc, #348]	; (8006174 <HAL_DMA_IRQHandler+0x1c8>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d031      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a56      	ldr	r2, [pc, #344]	; (8006178 <HAL_DMA_IRQHandler+0x1cc>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d02c      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a54      	ldr	r2, [pc, #336]	; (800617c <HAL_DMA_IRQHandler+0x1d0>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d027      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4a53      	ldr	r2, [pc, #332]	; (8006180 <HAL_DMA_IRQHandler+0x1d4>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d022      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a51      	ldr	r2, [pc, #324]	; (8006184 <HAL_DMA_IRQHandler+0x1d8>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d01d      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	4a50      	ldr	r2, [pc, #320]	; (8006188 <HAL_DMA_IRQHandler+0x1dc>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d018      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	4a4e      	ldr	r2, [pc, #312]	; (800618c <HAL_DMA_IRQHandler+0x1e0>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d013      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	4a4d      	ldr	r2, [pc, #308]	; (8006190 <HAL_DMA_IRQHandler+0x1e4>)
 800605c:	4293      	cmp	r3, r2
 800605e:	d00e      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a4b      	ldr	r2, [pc, #300]	; (8006194 <HAL_DMA_IRQHandler+0x1e8>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d009      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	4a4a      	ldr	r2, [pc, #296]	; (8006198 <HAL_DMA_IRQHandler+0x1ec>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d004      	beq.n	800607e <HAL_DMA_IRQHandler+0xd2>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	4a48      	ldr	r2, [pc, #288]	; (800619c <HAL_DMA_IRQHandler+0x1f0>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d101      	bne.n	8006082 <HAL_DMA_IRQHandler+0xd6>
 800607e:	2301      	movs	r3, #1
 8006080:	e000      	b.n	8006084 <HAL_DMA_IRQHandler+0xd8>
 8006082:	2300      	movs	r3, #0
 8006084:	2b00      	cmp	r3, #0
 8006086:	f000 842b 	beq.w	80068e0 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800608e:	f003 031f 	and.w	r3, r3, #31
 8006092:	2208      	movs	r2, #8
 8006094:	409a      	lsls	r2, r3
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	4013      	ands	r3, r2
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 80a2 	beq.w	80061e4 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	4a2e      	ldr	r2, [pc, #184]	; (8006160 <HAL_DMA_IRQHandler+0x1b4>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d04a      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a2d      	ldr	r2, [pc, #180]	; (8006164 <HAL_DMA_IRQHandler+0x1b8>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d045      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a2b      	ldr	r2, [pc, #172]	; (8006168 <HAL_DMA_IRQHandler+0x1bc>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d040      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a2a      	ldr	r2, [pc, #168]	; (800616c <HAL_DMA_IRQHandler+0x1c0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d03b      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a28      	ldr	r2, [pc, #160]	; (8006170 <HAL_DMA_IRQHandler+0x1c4>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d036      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a27      	ldr	r2, [pc, #156]	; (8006174 <HAL_DMA_IRQHandler+0x1c8>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d031      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a25      	ldr	r2, [pc, #148]	; (8006178 <HAL_DMA_IRQHandler+0x1cc>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d02c      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a24      	ldr	r2, [pc, #144]	; (800617c <HAL_DMA_IRQHandler+0x1d0>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d027      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a22      	ldr	r2, [pc, #136]	; (8006180 <HAL_DMA_IRQHandler+0x1d4>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d022      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a21      	ldr	r2, [pc, #132]	; (8006184 <HAL_DMA_IRQHandler+0x1d8>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d01d      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a1f      	ldr	r2, [pc, #124]	; (8006188 <HAL_DMA_IRQHandler+0x1dc>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d018      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a1e      	ldr	r2, [pc, #120]	; (800618c <HAL_DMA_IRQHandler+0x1e0>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d013      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a1c      	ldr	r2, [pc, #112]	; (8006190 <HAL_DMA_IRQHandler+0x1e4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d00e      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a1b      	ldr	r2, [pc, #108]	; (8006194 <HAL_DMA_IRQHandler+0x1e8>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d009      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a19      	ldr	r2, [pc, #100]	; (8006198 <HAL_DMA_IRQHandler+0x1ec>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d004      	beq.n	8006140 <HAL_DMA_IRQHandler+0x194>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a18      	ldr	r2, [pc, #96]	; (800619c <HAL_DMA_IRQHandler+0x1f0>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d12f      	bne.n	80061a0 <HAL_DMA_IRQHandler+0x1f4>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f003 0304 	and.w	r3, r3, #4
 800614a:	2b00      	cmp	r3, #0
 800614c:	bf14      	ite	ne
 800614e:	2301      	movne	r3, #1
 8006150:	2300      	moveq	r3, #0
 8006152:	b2db      	uxtb	r3, r3
 8006154:	e02e      	b.n	80061b4 <HAL_DMA_IRQHandler+0x208>
 8006156:	bf00      	nop
 8006158:	24000000 	.word	0x24000000
 800615c:	1b4e81b5 	.word	0x1b4e81b5
 8006160:	40020010 	.word	0x40020010
 8006164:	40020028 	.word	0x40020028
 8006168:	40020040 	.word	0x40020040
 800616c:	40020058 	.word	0x40020058
 8006170:	40020070 	.word	0x40020070
 8006174:	40020088 	.word	0x40020088
 8006178:	400200a0 	.word	0x400200a0
 800617c:	400200b8 	.word	0x400200b8
 8006180:	40020410 	.word	0x40020410
 8006184:	40020428 	.word	0x40020428
 8006188:	40020440 	.word	0x40020440
 800618c:	40020458 	.word	0x40020458
 8006190:	40020470 	.word	0x40020470
 8006194:	40020488 	.word	0x40020488
 8006198:	400204a0 	.word	0x400204a0
 800619c:	400204b8 	.word	0x400204b8
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f003 0308 	and.w	r3, r3, #8
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	bf14      	ite	ne
 80061ae:	2301      	movne	r3, #1
 80061b0:	2300      	moveq	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d015      	beq.n	80061e4 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	681a      	ldr	r2, [r3, #0]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	f022 0204 	bic.w	r2, r2, #4
 80061c6:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061cc:	f003 031f 	and.w	r3, r3, #31
 80061d0:	2208      	movs	r2, #8
 80061d2:	409a      	lsls	r2, r3
 80061d4:	6a3b      	ldr	r3, [r7, #32]
 80061d6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061dc:	f043 0201 	orr.w	r2, r3, #1
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061e8:	f003 031f 	and.w	r3, r3, #31
 80061ec:	69ba      	ldr	r2, [r7, #24]
 80061ee:	fa22 f303 	lsr.w	r3, r2, r3
 80061f2:	f003 0301 	and.w	r3, r3, #1
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d06e      	beq.n	80062d8 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a69      	ldr	r2, [pc, #420]	; (80063a4 <HAL_DMA_IRQHandler+0x3f8>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d04a      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4a67      	ldr	r2, [pc, #412]	; (80063a8 <HAL_DMA_IRQHandler+0x3fc>)
 800620a:	4293      	cmp	r3, r2
 800620c:	d045      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a66      	ldr	r2, [pc, #408]	; (80063ac <HAL_DMA_IRQHandler+0x400>)
 8006214:	4293      	cmp	r3, r2
 8006216:	d040      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	4a64      	ldr	r2, [pc, #400]	; (80063b0 <HAL_DMA_IRQHandler+0x404>)
 800621e:	4293      	cmp	r3, r2
 8006220:	d03b      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a63      	ldr	r2, [pc, #396]	; (80063b4 <HAL_DMA_IRQHandler+0x408>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d036      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a61      	ldr	r2, [pc, #388]	; (80063b8 <HAL_DMA_IRQHandler+0x40c>)
 8006232:	4293      	cmp	r3, r2
 8006234:	d031      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a60      	ldr	r2, [pc, #384]	; (80063bc <HAL_DMA_IRQHandler+0x410>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d02c      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a5e      	ldr	r2, [pc, #376]	; (80063c0 <HAL_DMA_IRQHandler+0x414>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d027      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a5d      	ldr	r2, [pc, #372]	; (80063c4 <HAL_DMA_IRQHandler+0x418>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d022      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4a5b      	ldr	r2, [pc, #364]	; (80063c8 <HAL_DMA_IRQHandler+0x41c>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d01d      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a5a      	ldr	r2, [pc, #360]	; (80063cc <HAL_DMA_IRQHandler+0x420>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d018      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	4a58      	ldr	r2, [pc, #352]	; (80063d0 <HAL_DMA_IRQHandler+0x424>)
 800626e:	4293      	cmp	r3, r2
 8006270:	d013      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a57      	ldr	r2, [pc, #348]	; (80063d4 <HAL_DMA_IRQHandler+0x428>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d00e      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a55      	ldr	r2, [pc, #340]	; (80063d8 <HAL_DMA_IRQHandler+0x42c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d009      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a54      	ldr	r2, [pc, #336]	; (80063dc <HAL_DMA_IRQHandler+0x430>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d004      	beq.n	800629a <HAL_DMA_IRQHandler+0x2ee>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a52      	ldr	r2, [pc, #328]	; (80063e0 <HAL_DMA_IRQHandler+0x434>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d10a      	bne.n	80062b0 <HAL_DMA_IRQHandler+0x304>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	bf14      	ite	ne
 80062a8:	2301      	movne	r3, #1
 80062aa:	2300      	moveq	r3, #0
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	e003      	b.n	80062b8 <HAL_DMA_IRQHandler+0x30c>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	2300      	movs	r3, #0
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d00d      	beq.n	80062d8 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062c0:	f003 031f 	and.w	r3, r3, #31
 80062c4:	2201      	movs	r2, #1
 80062c6:	409a      	lsls	r2, r3
 80062c8:	6a3b      	ldr	r3, [r7, #32]
 80062ca:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062d0:	f043 0202 	orr.w	r2, r3, #2
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062dc:	f003 031f 	and.w	r3, r3, #31
 80062e0:	2204      	movs	r2, #4
 80062e2:	409a      	lsls	r2, r3
 80062e4:	69bb      	ldr	r3, [r7, #24]
 80062e6:	4013      	ands	r3, r2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	f000 808f 	beq.w	800640c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a2c      	ldr	r2, [pc, #176]	; (80063a4 <HAL_DMA_IRQHandler+0x3f8>)
 80062f4:	4293      	cmp	r3, r2
 80062f6:	d04a      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	4a2a      	ldr	r2, [pc, #168]	; (80063a8 <HAL_DMA_IRQHandler+0x3fc>)
 80062fe:	4293      	cmp	r3, r2
 8006300:	d045      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a29      	ldr	r2, [pc, #164]	; (80063ac <HAL_DMA_IRQHandler+0x400>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d040      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	4a27      	ldr	r2, [pc, #156]	; (80063b0 <HAL_DMA_IRQHandler+0x404>)
 8006312:	4293      	cmp	r3, r2
 8006314:	d03b      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	4a26      	ldr	r2, [pc, #152]	; (80063b4 <HAL_DMA_IRQHandler+0x408>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d036      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a24      	ldr	r2, [pc, #144]	; (80063b8 <HAL_DMA_IRQHandler+0x40c>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d031      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	4a23      	ldr	r2, [pc, #140]	; (80063bc <HAL_DMA_IRQHandler+0x410>)
 8006330:	4293      	cmp	r3, r2
 8006332:	d02c      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	4a21      	ldr	r2, [pc, #132]	; (80063c0 <HAL_DMA_IRQHandler+0x414>)
 800633a:	4293      	cmp	r3, r2
 800633c:	d027      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	4a20      	ldr	r2, [pc, #128]	; (80063c4 <HAL_DMA_IRQHandler+0x418>)
 8006344:	4293      	cmp	r3, r2
 8006346:	d022      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	4a1e      	ldr	r2, [pc, #120]	; (80063c8 <HAL_DMA_IRQHandler+0x41c>)
 800634e:	4293      	cmp	r3, r2
 8006350:	d01d      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a1d      	ldr	r2, [pc, #116]	; (80063cc <HAL_DMA_IRQHandler+0x420>)
 8006358:	4293      	cmp	r3, r2
 800635a:	d018      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	4a1b      	ldr	r2, [pc, #108]	; (80063d0 <HAL_DMA_IRQHandler+0x424>)
 8006362:	4293      	cmp	r3, r2
 8006364:	d013      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a1a      	ldr	r2, [pc, #104]	; (80063d4 <HAL_DMA_IRQHandler+0x428>)
 800636c:	4293      	cmp	r3, r2
 800636e:	d00e      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4a18      	ldr	r2, [pc, #96]	; (80063d8 <HAL_DMA_IRQHandler+0x42c>)
 8006376:	4293      	cmp	r3, r2
 8006378:	d009      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a17      	ldr	r2, [pc, #92]	; (80063dc <HAL_DMA_IRQHandler+0x430>)
 8006380:	4293      	cmp	r3, r2
 8006382:	d004      	beq.n	800638e <HAL_DMA_IRQHandler+0x3e2>
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a15      	ldr	r2, [pc, #84]	; (80063e0 <HAL_DMA_IRQHandler+0x434>)
 800638a:	4293      	cmp	r3, r2
 800638c:	d12a      	bne.n	80063e4 <HAL_DMA_IRQHandler+0x438>
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0302 	and.w	r3, r3, #2
 8006398:	2b00      	cmp	r3, #0
 800639a:	bf14      	ite	ne
 800639c:	2301      	movne	r3, #1
 800639e:	2300      	moveq	r3, #0
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	e023      	b.n	80063ec <HAL_DMA_IRQHandler+0x440>
 80063a4:	40020010 	.word	0x40020010
 80063a8:	40020028 	.word	0x40020028
 80063ac:	40020040 	.word	0x40020040
 80063b0:	40020058 	.word	0x40020058
 80063b4:	40020070 	.word	0x40020070
 80063b8:	40020088 	.word	0x40020088
 80063bc:	400200a0 	.word	0x400200a0
 80063c0:	400200b8 	.word	0x400200b8
 80063c4:	40020410 	.word	0x40020410
 80063c8:	40020428 	.word	0x40020428
 80063cc:	40020440 	.word	0x40020440
 80063d0:	40020458 	.word	0x40020458
 80063d4:	40020470 	.word	0x40020470
 80063d8:	40020488 	.word	0x40020488
 80063dc:	400204a0 	.word	0x400204a0
 80063e0:	400204b8 	.word	0x400204b8
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2300      	movs	r3, #0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d00d      	beq.n	800640c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	2204      	movs	r2, #4
 80063fa:	409a      	lsls	r2, r3
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006404:	f043 0204 	orr.w	r2, r3, #4
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006410:	f003 031f 	and.w	r3, r3, #31
 8006414:	2210      	movs	r2, #16
 8006416:	409a      	lsls	r2, r3
 8006418:	69bb      	ldr	r3, [r7, #24]
 800641a:	4013      	ands	r3, r2
 800641c:	2b00      	cmp	r3, #0
 800641e:	f000 80a6 	beq.w	800656e <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a85      	ldr	r2, [pc, #532]	; (800663c <HAL_DMA_IRQHandler+0x690>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d04a      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a83      	ldr	r2, [pc, #524]	; (8006640 <HAL_DMA_IRQHandler+0x694>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d045      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a82      	ldr	r2, [pc, #520]	; (8006644 <HAL_DMA_IRQHandler+0x698>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d040      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a80      	ldr	r2, [pc, #512]	; (8006648 <HAL_DMA_IRQHandler+0x69c>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d03b      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a7f      	ldr	r2, [pc, #508]	; (800664c <HAL_DMA_IRQHandler+0x6a0>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d036      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a7d      	ldr	r2, [pc, #500]	; (8006650 <HAL_DMA_IRQHandler+0x6a4>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d031      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a7c      	ldr	r2, [pc, #496]	; (8006654 <HAL_DMA_IRQHandler+0x6a8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d02c      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a7a      	ldr	r2, [pc, #488]	; (8006658 <HAL_DMA_IRQHandler+0x6ac>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d027      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a79      	ldr	r2, [pc, #484]	; (800665c <HAL_DMA_IRQHandler+0x6b0>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d022      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a77      	ldr	r2, [pc, #476]	; (8006660 <HAL_DMA_IRQHandler+0x6b4>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d01d      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a76      	ldr	r2, [pc, #472]	; (8006664 <HAL_DMA_IRQHandler+0x6b8>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d018      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a74      	ldr	r2, [pc, #464]	; (8006668 <HAL_DMA_IRQHandler+0x6bc>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d013      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	4a73      	ldr	r2, [pc, #460]	; (800666c <HAL_DMA_IRQHandler+0x6c0>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00e      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a71      	ldr	r2, [pc, #452]	; (8006670 <HAL_DMA_IRQHandler+0x6c4>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d009      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	4a70      	ldr	r2, [pc, #448]	; (8006674 <HAL_DMA_IRQHandler+0x6c8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	d004      	beq.n	80064c2 <HAL_DMA_IRQHandler+0x516>
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	4a6e      	ldr	r2, [pc, #440]	; (8006678 <HAL_DMA_IRQHandler+0x6cc>)
 80064be:	4293      	cmp	r3, r2
 80064c0:	d10a      	bne.n	80064d8 <HAL_DMA_IRQHandler+0x52c>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	bf14      	ite	ne
 80064d0:	2301      	movne	r3, #1
 80064d2:	2300      	moveq	r3, #0
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	e009      	b.n	80064ec <HAL_DMA_IRQHandler+0x540>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0304 	and.w	r3, r3, #4
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	bf14      	ite	ne
 80064e6:	2301      	movne	r3, #1
 80064e8:	2300      	moveq	r3, #0
 80064ea:	b2db      	uxtb	r3, r3
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d03e      	beq.n	800656e <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064f4:	f003 031f 	and.w	r3, r3, #31
 80064f8:	2210      	movs	r2, #16
 80064fa:	409a      	lsls	r2, r3
 80064fc:	6a3b      	ldr	r3, [r7, #32]
 80064fe:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d018      	beq.n	8006540 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006518:	2b00      	cmp	r3, #0
 800651a:	d108      	bne.n	800652e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006520:	2b00      	cmp	r3, #0
 8006522:	d024      	beq.n	800656e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	4798      	blx	r3
 800652c:	e01f      	b.n	800656e <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006532:	2b00      	cmp	r3, #0
 8006534:	d01b      	beq.n	800656e <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	4798      	blx	r3
 800653e:	e016      	b.n	800656e <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800654a:	2b00      	cmp	r3, #0
 800654c:	d107      	bne.n	800655e <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	681a      	ldr	r2, [r3, #0]
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f022 0208 	bic.w	r2, r2, #8
 800655c:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	d003      	beq.n	800656e <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006572:	f003 031f 	and.w	r3, r3, #31
 8006576:	2220      	movs	r2, #32
 8006578:	409a      	lsls	r2, r3
 800657a:	69bb      	ldr	r3, [r7, #24]
 800657c:	4013      	ands	r3, r2
 800657e:	2b00      	cmp	r3, #0
 8006580:	f000 8110 	beq.w	80067a4 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a2c      	ldr	r2, [pc, #176]	; (800663c <HAL_DMA_IRQHandler+0x690>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d04a      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	4a2b      	ldr	r2, [pc, #172]	; (8006640 <HAL_DMA_IRQHandler+0x694>)
 8006594:	4293      	cmp	r3, r2
 8006596:	d045      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	4a29      	ldr	r2, [pc, #164]	; (8006644 <HAL_DMA_IRQHandler+0x698>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d040      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a28      	ldr	r2, [pc, #160]	; (8006648 <HAL_DMA_IRQHandler+0x69c>)
 80065a8:	4293      	cmp	r3, r2
 80065aa:	d03b      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	4a26      	ldr	r2, [pc, #152]	; (800664c <HAL_DMA_IRQHandler+0x6a0>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d036      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	4a25      	ldr	r2, [pc, #148]	; (8006650 <HAL_DMA_IRQHandler+0x6a4>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d031      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a23      	ldr	r2, [pc, #140]	; (8006654 <HAL_DMA_IRQHandler+0x6a8>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d02c      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	4a22      	ldr	r2, [pc, #136]	; (8006658 <HAL_DMA_IRQHandler+0x6ac>)
 80065d0:	4293      	cmp	r3, r2
 80065d2:	d027      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	4a20      	ldr	r2, [pc, #128]	; (800665c <HAL_DMA_IRQHandler+0x6b0>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d022      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	4a1f      	ldr	r2, [pc, #124]	; (8006660 <HAL_DMA_IRQHandler+0x6b4>)
 80065e4:	4293      	cmp	r3, r2
 80065e6:	d01d      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a1d      	ldr	r2, [pc, #116]	; (8006664 <HAL_DMA_IRQHandler+0x6b8>)
 80065ee:	4293      	cmp	r3, r2
 80065f0:	d018      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4a1c      	ldr	r2, [pc, #112]	; (8006668 <HAL_DMA_IRQHandler+0x6bc>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d013      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	4a1a      	ldr	r2, [pc, #104]	; (800666c <HAL_DMA_IRQHandler+0x6c0>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d00e      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	4a19      	ldr	r2, [pc, #100]	; (8006670 <HAL_DMA_IRQHandler+0x6c4>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d009      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	4a17      	ldr	r2, [pc, #92]	; (8006674 <HAL_DMA_IRQHandler+0x6c8>)
 8006616:	4293      	cmp	r3, r2
 8006618:	d004      	beq.n	8006624 <HAL_DMA_IRQHandler+0x678>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a16      	ldr	r2, [pc, #88]	; (8006678 <HAL_DMA_IRQHandler+0x6cc>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d12b      	bne.n	800667c <HAL_DMA_IRQHandler+0x6d0>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0310 	and.w	r3, r3, #16
 800662e:	2b00      	cmp	r3, #0
 8006630:	bf14      	ite	ne
 8006632:	2301      	movne	r3, #1
 8006634:	2300      	moveq	r3, #0
 8006636:	b2db      	uxtb	r3, r3
 8006638:	e02a      	b.n	8006690 <HAL_DMA_IRQHandler+0x6e4>
 800663a:	bf00      	nop
 800663c:	40020010 	.word	0x40020010
 8006640:	40020028 	.word	0x40020028
 8006644:	40020040 	.word	0x40020040
 8006648:	40020058 	.word	0x40020058
 800664c:	40020070 	.word	0x40020070
 8006650:	40020088 	.word	0x40020088
 8006654:	400200a0 	.word	0x400200a0
 8006658:	400200b8 	.word	0x400200b8
 800665c:	40020410 	.word	0x40020410
 8006660:	40020428 	.word	0x40020428
 8006664:	40020440 	.word	0x40020440
 8006668:	40020458 	.word	0x40020458
 800666c:	40020470 	.word	0x40020470
 8006670:	40020488 	.word	0x40020488
 8006674:	400204a0 	.word	0x400204a0
 8006678:	400204b8 	.word	0x400204b8
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	bf14      	ite	ne
 800668a:	2301      	movne	r3, #1
 800668c:	2300      	moveq	r3, #0
 800668e:	b2db      	uxtb	r3, r3
 8006690:	2b00      	cmp	r3, #0
 8006692:	f000 8087 	beq.w	80067a4 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800669a:	f003 031f 	and.w	r3, r3, #31
 800669e:	2220      	movs	r2, #32
 80066a0:	409a      	lsls	r2, r3
 80066a2:	6a3b      	ldr	r3, [r7, #32]
 80066a4:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80066ac:	b2db      	uxtb	r3, r3
 80066ae:	2b04      	cmp	r3, #4
 80066b0:	d139      	bne.n	8006726 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681a      	ldr	r2, [r3, #0]
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f022 0216 	bic.w	r2, r2, #22
 80066c0:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	695a      	ldr	r2, [r3, #20]
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066d0:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d103      	bne.n	80066e2 <HAL_DMA_IRQHandler+0x736>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d007      	beq.n	80066f2 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f022 0208 	bic.w	r2, r2, #8
 80066f0:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f6:	f003 031f 	and.w	r3, r3, #31
 80066fa:	223f      	movs	r2, #63	; 0x3f
 80066fc:	409a      	lsls	r2, r3
 80066fe:	6a3b      	ldr	r3, [r7, #32]
 8006700:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006716:	2b00      	cmp	r3, #0
 8006718:	f000 834a 	beq.w	8006db0 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006720:	6878      	ldr	r0, [r7, #4]
 8006722:	4798      	blx	r3
          }
          return;
 8006724:	e344      	b.n	8006db0 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d018      	beq.n	8006766 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800673e:	2b00      	cmp	r3, #0
 8006740:	d108      	bne.n	8006754 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006746:	2b00      	cmp	r3, #0
 8006748:	d02c      	beq.n	80067a4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	4798      	blx	r3
 8006752:	e027      	b.n	80067a4 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006758:	2b00      	cmp	r3, #0
 800675a:	d023      	beq.n	80067a4 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	4798      	blx	r3
 8006764:	e01e      	b.n	80067a4 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006770:	2b00      	cmp	r3, #0
 8006772:	d10f      	bne.n	8006794 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f022 0210 	bic.w	r2, r2, #16
 8006782:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2201      	movs	r2, #1
 8006788:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2200      	movs	r2, #0
 8006790:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006798:	2b00      	cmp	r3, #0
 800679a:	d003      	beq.n	80067a4 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	f000 8306 	beq.w	8006dba <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067b2:	f003 0301 	and.w	r3, r3, #1
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	f000 8088 	beq.w	80068cc <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2204      	movs	r2, #4
 80067c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	4a7a      	ldr	r2, [pc, #488]	; (80069b4 <HAL_DMA_IRQHandler+0xa08>)
 80067ca:	4293      	cmp	r3, r2
 80067cc:	d04a      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a79      	ldr	r2, [pc, #484]	; (80069b8 <HAL_DMA_IRQHandler+0xa0c>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d045      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4a77      	ldr	r2, [pc, #476]	; (80069bc <HAL_DMA_IRQHandler+0xa10>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d040      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4a76      	ldr	r2, [pc, #472]	; (80069c0 <HAL_DMA_IRQHandler+0xa14>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d03b      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	4a74      	ldr	r2, [pc, #464]	; (80069c4 <HAL_DMA_IRQHandler+0xa18>)
 80067f2:	4293      	cmp	r3, r2
 80067f4:	d036      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a73      	ldr	r2, [pc, #460]	; (80069c8 <HAL_DMA_IRQHandler+0xa1c>)
 80067fc:	4293      	cmp	r3, r2
 80067fe:	d031      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	4a71      	ldr	r2, [pc, #452]	; (80069cc <HAL_DMA_IRQHandler+0xa20>)
 8006806:	4293      	cmp	r3, r2
 8006808:	d02c      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	4a70      	ldr	r2, [pc, #448]	; (80069d0 <HAL_DMA_IRQHandler+0xa24>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d027      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a6e      	ldr	r2, [pc, #440]	; (80069d4 <HAL_DMA_IRQHandler+0xa28>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d022      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4a6d      	ldr	r2, [pc, #436]	; (80069d8 <HAL_DMA_IRQHandler+0xa2c>)
 8006824:	4293      	cmp	r3, r2
 8006826:	d01d      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4a6b      	ldr	r2, [pc, #428]	; (80069dc <HAL_DMA_IRQHandler+0xa30>)
 800682e:	4293      	cmp	r3, r2
 8006830:	d018      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	4a6a      	ldr	r2, [pc, #424]	; (80069e0 <HAL_DMA_IRQHandler+0xa34>)
 8006838:	4293      	cmp	r3, r2
 800683a:	d013      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a68      	ldr	r2, [pc, #416]	; (80069e4 <HAL_DMA_IRQHandler+0xa38>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d00e      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a67      	ldr	r2, [pc, #412]	; (80069e8 <HAL_DMA_IRQHandler+0xa3c>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d009      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a65      	ldr	r2, [pc, #404]	; (80069ec <HAL_DMA_IRQHandler+0xa40>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d004      	beq.n	8006864 <HAL_DMA_IRQHandler+0x8b8>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a64      	ldr	r2, [pc, #400]	; (80069f0 <HAL_DMA_IRQHandler+0xa44>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d108      	bne.n	8006876 <HAL_DMA_IRQHandler+0x8ca>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	f022 0201 	bic.w	r2, r2, #1
 8006872:	601a      	str	r2, [r3, #0]
 8006874:	e007      	b.n	8006886 <HAL_DMA_IRQHandler+0x8da>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f022 0201 	bic.w	r2, r2, #1
 8006884:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	3301      	adds	r3, #1
 800688a:	60fb      	str	r3, [r7, #12]
 800688c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800688e:	429a      	cmp	r2, r3
 8006890:	d307      	bcc.n	80068a2 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0301 	and.w	r3, r3, #1
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1f2      	bne.n	8006886 <HAL_DMA_IRQHandler+0x8da>
 80068a0:	e000      	b.n	80068a4 <HAL_DMA_IRQHandler+0x8f8>
            break;
 80068a2:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f003 0301 	and.w	r3, r3, #1
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d004      	beq.n	80068bc <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2203      	movs	r2, #3
 80068b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80068ba:	e003      	b.n	80068c4 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	2201      	movs	r2, #1
 80068c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	f000 8272 	beq.w	8006dba <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	4798      	blx	r3
 80068de:	e26c      	b.n	8006dba <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a43      	ldr	r2, [pc, #268]	; (80069f4 <HAL_DMA_IRQHandler+0xa48>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d022      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a42      	ldr	r2, [pc, #264]	; (80069f8 <HAL_DMA_IRQHandler+0xa4c>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d01d      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a40      	ldr	r2, [pc, #256]	; (80069fc <HAL_DMA_IRQHandler+0xa50>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d018      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a3f      	ldr	r2, [pc, #252]	; (8006a00 <HAL_DMA_IRQHandler+0xa54>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d013      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a3d      	ldr	r2, [pc, #244]	; (8006a04 <HAL_DMA_IRQHandler+0xa58>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d00e      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a3c      	ldr	r2, [pc, #240]	; (8006a08 <HAL_DMA_IRQHandler+0xa5c>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d009      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a3a      	ldr	r2, [pc, #232]	; (8006a0c <HAL_DMA_IRQHandler+0xa60>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d004      	beq.n	8006930 <HAL_DMA_IRQHandler+0x984>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a39      	ldr	r2, [pc, #228]	; (8006a10 <HAL_DMA_IRQHandler+0xa64>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d101      	bne.n	8006934 <HAL_DMA_IRQHandler+0x988>
 8006930:	2301      	movs	r3, #1
 8006932:	e000      	b.n	8006936 <HAL_DMA_IRQHandler+0x98a>
 8006934:	2300      	movs	r3, #0
 8006936:	2b00      	cmp	r3, #0
 8006938:	f000 823f 	beq.w	8006dba <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006948:	f003 031f 	and.w	r3, r3, #31
 800694c:	2204      	movs	r2, #4
 800694e:	409a      	lsls	r2, r3
 8006950:	697b      	ldr	r3, [r7, #20]
 8006952:	4013      	ands	r3, r2
 8006954:	2b00      	cmp	r3, #0
 8006956:	f000 80cd 	beq.w	8006af4 <HAL_DMA_IRQHandler+0xb48>
 800695a:	693b      	ldr	r3, [r7, #16]
 800695c:	f003 0304 	and.w	r3, r3, #4
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 80c7 	beq.w	8006af4 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800696a:	f003 031f 	and.w	r3, r3, #31
 800696e:	2204      	movs	r2, #4
 8006970:	409a      	lsls	r2, r3
 8006972:	69fb      	ldr	r3, [r7, #28]
 8006974:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800697c:	2b00      	cmp	r3, #0
 800697e:	d049      	beq.n	8006a14 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006986:	2b00      	cmp	r3, #0
 8006988:	d109      	bne.n	800699e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800698e:	2b00      	cmp	r3, #0
 8006990:	f000 8210 	beq.w	8006db4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800699c:	e20a      	b.n	8006db4 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	f000 8206 	beq.w	8006db4 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ac:	6878      	ldr	r0, [r7, #4]
 80069ae:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80069b0:	e200      	b.n	8006db4 <HAL_DMA_IRQHandler+0xe08>
 80069b2:	bf00      	nop
 80069b4:	40020010 	.word	0x40020010
 80069b8:	40020028 	.word	0x40020028
 80069bc:	40020040 	.word	0x40020040
 80069c0:	40020058 	.word	0x40020058
 80069c4:	40020070 	.word	0x40020070
 80069c8:	40020088 	.word	0x40020088
 80069cc:	400200a0 	.word	0x400200a0
 80069d0:	400200b8 	.word	0x400200b8
 80069d4:	40020410 	.word	0x40020410
 80069d8:	40020428 	.word	0x40020428
 80069dc:	40020440 	.word	0x40020440
 80069e0:	40020458 	.word	0x40020458
 80069e4:	40020470 	.word	0x40020470
 80069e8:	40020488 	.word	0x40020488
 80069ec:	400204a0 	.word	0x400204a0
 80069f0:	400204b8 	.word	0x400204b8
 80069f4:	58025408 	.word	0x58025408
 80069f8:	5802541c 	.word	0x5802541c
 80069fc:	58025430 	.word	0x58025430
 8006a00:	58025444 	.word	0x58025444
 8006a04:	58025458 	.word	0x58025458
 8006a08:	5802546c 	.word	0x5802546c
 8006a0c:	58025480 	.word	0x58025480
 8006a10:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006a14:	693b      	ldr	r3, [r7, #16]
 8006a16:	f003 0320 	and.w	r3, r3, #32
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d160      	bne.n	8006ae0 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a7f      	ldr	r2, [pc, #508]	; (8006c20 <HAL_DMA_IRQHandler+0xc74>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d04a      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a7d      	ldr	r2, [pc, #500]	; (8006c24 <HAL_DMA_IRQHandler+0xc78>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d045      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a7c      	ldr	r2, [pc, #496]	; (8006c28 <HAL_DMA_IRQHandler+0xc7c>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d040      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a7a      	ldr	r2, [pc, #488]	; (8006c2c <HAL_DMA_IRQHandler+0xc80>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d03b      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a79      	ldr	r2, [pc, #484]	; (8006c30 <HAL_DMA_IRQHandler+0xc84>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d036      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a77      	ldr	r2, [pc, #476]	; (8006c34 <HAL_DMA_IRQHandler+0xc88>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d031      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a76      	ldr	r2, [pc, #472]	; (8006c38 <HAL_DMA_IRQHandler+0xc8c>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d02c      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a74      	ldr	r2, [pc, #464]	; (8006c3c <HAL_DMA_IRQHandler+0xc90>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d027      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a73      	ldr	r2, [pc, #460]	; (8006c40 <HAL_DMA_IRQHandler+0xc94>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d022      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4a71      	ldr	r2, [pc, #452]	; (8006c44 <HAL_DMA_IRQHandler+0xc98>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d01d      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a70      	ldr	r2, [pc, #448]	; (8006c48 <HAL_DMA_IRQHandler+0xc9c>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d018      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	4a6e      	ldr	r2, [pc, #440]	; (8006c4c <HAL_DMA_IRQHandler+0xca0>)
 8006a92:	4293      	cmp	r3, r2
 8006a94:	d013      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	4a6d      	ldr	r2, [pc, #436]	; (8006c50 <HAL_DMA_IRQHandler+0xca4>)
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	d00e      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a6b      	ldr	r2, [pc, #428]	; (8006c54 <HAL_DMA_IRQHandler+0xca8>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d009      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	4a6a      	ldr	r2, [pc, #424]	; (8006c58 <HAL_DMA_IRQHandler+0xcac>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	d004      	beq.n	8006abe <HAL_DMA_IRQHandler+0xb12>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a68      	ldr	r2, [pc, #416]	; (8006c5c <HAL_DMA_IRQHandler+0xcb0>)
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d108      	bne.n	8006ad0 <HAL_DMA_IRQHandler+0xb24>
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	681a      	ldr	r2, [r3, #0]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f022 0208 	bic.w	r2, r2, #8
 8006acc:	601a      	str	r2, [r3, #0]
 8006ace:	e007      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb34>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	681a      	ldr	r2, [r3, #0]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 0204 	bic.w	r2, r2, #4
 8006ade:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	f000 8165 	beq.w	8006db4 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006af2:	e15f      	b.n	8006db4 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006af8:	f003 031f 	and.w	r3, r3, #31
 8006afc:	2202      	movs	r2, #2
 8006afe:	409a      	lsls	r2, r3
 8006b00:	697b      	ldr	r3, [r7, #20]
 8006b02:	4013      	ands	r3, r2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 80c5 	beq.w	8006c94 <HAL_DMA_IRQHandler+0xce8>
 8006b0a:	693b      	ldr	r3, [r7, #16]
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f000 80bf 	beq.w	8006c94 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b1a:	f003 031f 	and.w	r3, r3, #31
 8006b1e:	2202      	movs	r2, #2
 8006b20:	409a      	lsls	r2, r3
 8006b22:	69fb      	ldr	r3, [r7, #28]
 8006b24:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b26:	693b      	ldr	r3, [r7, #16]
 8006b28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d018      	beq.n	8006b62 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8006b30:	693b      	ldr	r3, [r7, #16]
 8006b32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d109      	bne.n	8006b4e <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f000 813a 	beq.w	8006db8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b4c:	e134      	b.n	8006db8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	f000 8130 	beq.w	8006db8 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b5c:	6878      	ldr	r0, [r7, #4]
 8006b5e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006b60:	e12a      	b.n	8006db8 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8006b62:	693b      	ldr	r3, [r7, #16]
 8006b64:	f003 0320 	and.w	r3, r3, #32
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	f040 8089 	bne.w	8006c80 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a2b      	ldr	r2, [pc, #172]	; (8006c20 <HAL_DMA_IRQHandler+0xc74>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d04a      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a29      	ldr	r2, [pc, #164]	; (8006c24 <HAL_DMA_IRQHandler+0xc78>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d045      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a28      	ldr	r2, [pc, #160]	; (8006c28 <HAL_DMA_IRQHandler+0xc7c>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d040      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a26      	ldr	r2, [pc, #152]	; (8006c2c <HAL_DMA_IRQHandler+0xc80>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d03b      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a25      	ldr	r2, [pc, #148]	; (8006c30 <HAL_DMA_IRQHandler+0xc84>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d036      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a23      	ldr	r2, [pc, #140]	; (8006c34 <HAL_DMA_IRQHandler+0xc88>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d031      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a22      	ldr	r2, [pc, #136]	; (8006c38 <HAL_DMA_IRQHandler+0xc8c>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d02c      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a20      	ldr	r2, [pc, #128]	; (8006c3c <HAL_DMA_IRQHandler+0xc90>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d027      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a1f      	ldr	r2, [pc, #124]	; (8006c40 <HAL_DMA_IRQHandler+0xc94>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d022      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a1d      	ldr	r2, [pc, #116]	; (8006c44 <HAL_DMA_IRQHandler+0xc98>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d01d      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	4a1c      	ldr	r2, [pc, #112]	; (8006c48 <HAL_DMA_IRQHandler+0xc9c>)
 8006bd8:	4293      	cmp	r3, r2
 8006bda:	d018      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	4a1a      	ldr	r2, [pc, #104]	; (8006c4c <HAL_DMA_IRQHandler+0xca0>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d013      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	4a19      	ldr	r2, [pc, #100]	; (8006c50 <HAL_DMA_IRQHandler+0xca4>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d00e      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	4a17      	ldr	r2, [pc, #92]	; (8006c54 <HAL_DMA_IRQHandler+0xca8>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d009      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	4a16      	ldr	r2, [pc, #88]	; (8006c58 <HAL_DMA_IRQHandler+0xcac>)
 8006c00:	4293      	cmp	r3, r2
 8006c02:	d004      	beq.n	8006c0e <HAL_DMA_IRQHandler+0xc62>
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	4a14      	ldr	r2, [pc, #80]	; (8006c5c <HAL_DMA_IRQHandler+0xcb0>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d128      	bne.n	8006c60 <HAL_DMA_IRQHandler+0xcb4>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	681a      	ldr	r2, [r3, #0]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f022 0214 	bic.w	r2, r2, #20
 8006c1c:	601a      	str	r2, [r3, #0]
 8006c1e:	e027      	b.n	8006c70 <HAL_DMA_IRQHandler+0xcc4>
 8006c20:	40020010 	.word	0x40020010
 8006c24:	40020028 	.word	0x40020028
 8006c28:	40020040 	.word	0x40020040
 8006c2c:	40020058 	.word	0x40020058
 8006c30:	40020070 	.word	0x40020070
 8006c34:	40020088 	.word	0x40020088
 8006c38:	400200a0 	.word	0x400200a0
 8006c3c:	400200b8 	.word	0x400200b8
 8006c40:	40020410 	.word	0x40020410
 8006c44:	40020428 	.word	0x40020428
 8006c48:	40020440 	.word	0x40020440
 8006c4c:	40020458 	.word	0x40020458
 8006c50:	40020470 	.word	0x40020470
 8006c54:	40020488 	.word	0x40020488
 8006c58:	400204a0 	.word	0x400204a0
 8006c5c:	400204b8 	.word	0x400204b8
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	681a      	ldr	r2, [r3, #0]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f022 020a 	bic.w	r2, r2, #10
 8006c6e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	f000 8097 	beq.w	8006db8 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006c92:	e091      	b.n	8006db8 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c98:	f003 031f 	and.w	r3, r3, #31
 8006c9c:	2208      	movs	r2, #8
 8006c9e:	409a      	lsls	r2, r3
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	4013      	ands	r3, r2
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	f000 8088 	beq.w	8006dba <HAL_DMA_IRQHandler+0xe0e>
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	f003 0308 	and.w	r3, r3, #8
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	f000 8082 	beq.w	8006dba <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	4a41      	ldr	r2, [pc, #260]	; (8006dc0 <HAL_DMA_IRQHandler+0xe14>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d04a      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	4a3f      	ldr	r2, [pc, #252]	; (8006dc4 <HAL_DMA_IRQHandler+0xe18>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d045      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	4a3e      	ldr	r2, [pc, #248]	; (8006dc8 <HAL_DMA_IRQHandler+0xe1c>)
 8006cd0:	4293      	cmp	r3, r2
 8006cd2:	d040      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	4a3c      	ldr	r2, [pc, #240]	; (8006dcc <HAL_DMA_IRQHandler+0xe20>)
 8006cda:	4293      	cmp	r3, r2
 8006cdc:	d03b      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a3b      	ldr	r2, [pc, #236]	; (8006dd0 <HAL_DMA_IRQHandler+0xe24>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d036      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	4a39      	ldr	r2, [pc, #228]	; (8006dd4 <HAL_DMA_IRQHandler+0xe28>)
 8006cee:	4293      	cmp	r3, r2
 8006cf0:	d031      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	4a38      	ldr	r2, [pc, #224]	; (8006dd8 <HAL_DMA_IRQHandler+0xe2c>)
 8006cf8:	4293      	cmp	r3, r2
 8006cfa:	d02c      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a36      	ldr	r2, [pc, #216]	; (8006ddc <HAL_DMA_IRQHandler+0xe30>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d027      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	4a35      	ldr	r2, [pc, #212]	; (8006de0 <HAL_DMA_IRQHandler+0xe34>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d022      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	4a33      	ldr	r2, [pc, #204]	; (8006de4 <HAL_DMA_IRQHandler+0xe38>)
 8006d16:	4293      	cmp	r3, r2
 8006d18:	d01d      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a32      	ldr	r2, [pc, #200]	; (8006de8 <HAL_DMA_IRQHandler+0xe3c>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d018      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a30      	ldr	r2, [pc, #192]	; (8006dec <HAL_DMA_IRQHandler+0xe40>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d013      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	4a2f      	ldr	r2, [pc, #188]	; (8006df0 <HAL_DMA_IRQHandler+0xe44>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d00e      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	4a2d      	ldr	r2, [pc, #180]	; (8006df4 <HAL_DMA_IRQHandler+0xe48>)
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	d009      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a2c      	ldr	r2, [pc, #176]	; (8006df8 <HAL_DMA_IRQHandler+0xe4c>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d004      	beq.n	8006d56 <HAL_DMA_IRQHandler+0xdaa>
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4a2a      	ldr	r2, [pc, #168]	; (8006dfc <HAL_DMA_IRQHandler+0xe50>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d108      	bne.n	8006d68 <HAL_DMA_IRQHandler+0xdbc>
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f022 021c 	bic.w	r2, r2, #28
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	e007      	b.n	8006d78 <HAL_DMA_IRQHandler+0xdcc>
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 020e 	bic.w	r2, r2, #14
 8006d76:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d7c:	f003 031f 	and.w	r3, r3, #31
 8006d80:	2201      	movs	r2, #1
 8006d82:	409a      	lsls	r2, r3
 8006d84:	69fb      	ldr	r3, [r7, #28]
 8006d86:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2201      	movs	r2, #1
 8006d92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	2200      	movs	r2, #0
 8006d9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d009      	beq.n	8006dba <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006daa:	6878      	ldr	r0, [r7, #4]
 8006dac:	4798      	blx	r3
 8006dae:	e004      	b.n	8006dba <HAL_DMA_IRQHandler+0xe0e>
          return;
 8006db0:	bf00      	nop
 8006db2:	e002      	b.n	8006dba <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006db4:	bf00      	nop
 8006db6:	e000      	b.n	8006dba <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8006db8:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8006dba:	3728      	adds	r7, #40	; 0x28
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40020010 	.word	0x40020010
 8006dc4:	40020028 	.word	0x40020028
 8006dc8:	40020040 	.word	0x40020040
 8006dcc:	40020058 	.word	0x40020058
 8006dd0:	40020070 	.word	0x40020070
 8006dd4:	40020088 	.word	0x40020088
 8006dd8:	400200a0 	.word	0x400200a0
 8006ddc:	400200b8 	.word	0x400200b8
 8006de0:	40020410 	.word	0x40020410
 8006de4:	40020428 	.word	0x40020428
 8006de8:	40020440 	.word	0x40020440
 8006dec:	40020458 	.word	0x40020458
 8006df0:	40020470 	.word	0x40020470
 8006df4:	40020488 	.word	0x40020488
 8006df8:	400204a0 	.word	0x400204a0
 8006dfc:	400204b8 	.word	0x400204b8

08006e00 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b087      	sub	sp, #28
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	60f8      	str	r0, [r7, #12]
 8006e08:	60b9      	str	r1, [r7, #8]
 8006e0a:	607a      	str	r2, [r7, #4]
 8006e0c:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e12:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e18:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a7f      	ldr	r2, [pc, #508]	; (800701c <DMA_SetConfig+0x21c>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d072      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	4a7d      	ldr	r2, [pc, #500]	; (8007020 <DMA_SetConfig+0x220>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d06d      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a7c      	ldr	r2, [pc, #496]	; (8007024 <DMA_SetConfig+0x224>)
 8006e34:	4293      	cmp	r3, r2
 8006e36:	d068      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4a7a      	ldr	r2, [pc, #488]	; (8007028 <DMA_SetConfig+0x228>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d063      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	4a79      	ldr	r2, [pc, #484]	; (800702c <DMA_SetConfig+0x22c>)
 8006e48:	4293      	cmp	r3, r2
 8006e4a:	d05e      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	4a77      	ldr	r2, [pc, #476]	; (8007030 <DMA_SetConfig+0x230>)
 8006e52:	4293      	cmp	r3, r2
 8006e54:	d059      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a76      	ldr	r2, [pc, #472]	; (8007034 <DMA_SetConfig+0x234>)
 8006e5c:	4293      	cmp	r3, r2
 8006e5e:	d054      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a74      	ldr	r2, [pc, #464]	; (8007038 <DMA_SetConfig+0x238>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d04f      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	4a73      	ldr	r2, [pc, #460]	; (800703c <DMA_SetConfig+0x23c>)
 8006e70:	4293      	cmp	r3, r2
 8006e72:	d04a      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	4a71      	ldr	r2, [pc, #452]	; (8007040 <DMA_SetConfig+0x240>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d045      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	4a70      	ldr	r2, [pc, #448]	; (8007044 <DMA_SetConfig+0x244>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d040      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a6e      	ldr	r2, [pc, #440]	; (8007048 <DMA_SetConfig+0x248>)
 8006e8e:	4293      	cmp	r3, r2
 8006e90:	d03b      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4a6d      	ldr	r2, [pc, #436]	; (800704c <DMA_SetConfig+0x24c>)
 8006e98:	4293      	cmp	r3, r2
 8006e9a:	d036      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a6b      	ldr	r2, [pc, #428]	; (8007050 <DMA_SetConfig+0x250>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d031      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	4a6a      	ldr	r2, [pc, #424]	; (8007054 <DMA_SetConfig+0x254>)
 8006eac:	4293      	cmp	r3, r2
 8006eae:	d02c      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	4a68      	ldr	r2, [pc, #416]	; (8007058 <DMA_SetConfig+0x258>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d027      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4a67      	ldr	r2, [pc, #412]	; (800705c <DMA_SetConfig+0x25c>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d022      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4a65      	ldr	r2, [pc, #404]	; (8007060 <DMA_SetConfig+0x260>)
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d01d      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ece:	68fb      	ldr	r3, [r7, #12]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	4a64      	ldr	r2, [pc, #400]	; (8007064 <DMA_SetConfig+0x264>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d018      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4a62      	ldr	r2, [pc, #392]	; (8007068 <DMA_SetConfig+0x268>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d013      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	4a61      	ldr	r2, [pc, #388]	; (800706c <DMA_SetConfig+0x26c>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d00e      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4a5f      	ldr	r2, [pc, #380]	; (8007070 <DMA_SetConfig+0x270>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d009      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4a5e      	ldr	r2, [pc, #376]	; (8007074 <DMA_SetConfig+0x274>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d004      	beq.n	8006f0a <DMA_SetConfig+0x10a>
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a5c      	ldr	r2, [pc, #368]	; (8007078 <DMA_SetConfig+0x278>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d101      	bne.n	8006f0e <DMA_SetConfig+0x10e>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e000      	b.n	8006f10 <DMA_SetConfig+0x110>
 8006f0e:	2300      	movs	r3, #0
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d00d      	beq.n	8006f30 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006f18:	68fa      	ldr	r2, [r7, #12]
 8006f1a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006f1c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d004      	beq.n	8006f30 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006f2a:	68fa      	ldr	r2, [r7, #12]
 8006f2c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006f2e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a39      	ldr	r2, [pc, #228]	; (800701c <DMA_SetConfig+0x21c>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d04a      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a38      	ldr	r2, [pc, #224]	; (8007020 <DMA_SetConfig+0x220>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d045      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	4a36      	ldr	r2, [pc, #216]	; (8007024 <DMA_SetConfig+0x224>)
 8006f4a:	4293      	cmp	r3, r2
 8006f4c:	d040      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	4a35      	ldr	r2, [pc, #212]	; (8007028 <DMA_SetConfig+0x228>)
 8006f54:	4293      	cmp	r3, r2
 8006f56:	d03b      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	4a33      	ldr	r2, [pc, #204]	; (800702c <DMA_SetConfig+0x22c>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d036      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a32      	ldr	r2, [pc, #200]	; (8007030 <DMA_SetConfig+0x230>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d031      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	4a30      	ldr	r2, [pc, #192]	; (8007034 <DMA_SetConfig+0x234>)
 8006f72:	4293      	cmp	r3, r2
 8006f74:	d02c      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4a2f      	ldr	r2, [pc, #188]	; (8007038 <DMA_SetConfig+0x238>)
 8006f7c:	4293      	cmp	r3, r2
 8006f7e:	d027      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	4a2d      	ldr	r2, [pc, #180]	; (800703c <DMA_SetConfig+0x23c>)
 8006f86:	4293      	cmp	r3, r2
 8006f88:	d022      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	4a2c      	ldr	r2, [pc, #176]	; (8007040 <DMA_SetConfig+0x240>)
 8006f90:	4293      	cmp	r3, r2
 8006f92:	d01d      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	4a2a      	ldr	r2, [pc, #168]	; (8007044 <DMA_SetConfig+0x244>)
 8006f9a:	4293      	cmp	r3, r2
 8006f9c:	d018      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	4a29      	ldr	r2, [pc, #164]	; (8007048 <DMA_SetConfig+0x248>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d013      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a27      	ldr	r2, [pc, #156]	; (800704c <DMA_SetConfig+0x24c>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d00e      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006fb2:	68fb      	ldr	r3, [r7, #12]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4a26      	ldr	r2, [pc, #152]	; (8007050 <DMA_SetConfig+0x250>)
 8006fb8:	4293      	cmp	r3, r2
 8006fba:	d009      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	4a24      	ldr	r2, [pc, #144]	; (8007054 <DMA_SetConfig+0x254>)
 8006fc2:	4293      	cmp	r3, r2
 8006fc4:	d004      	beq.n	8006fd0 <DMA_SetConfig+0x1d0>
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	4a23      	ldr	r2, [pc, #140]	; (8007058 <DMA_SetConfig+0x258>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d101      	bne.n	8006fd4 <DMA_SetConfig+0x1d4>
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	e000      	b.n	8006fd6 <DMA_SetConfig+0x1d6>
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d059      	beq.n	800708e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fde:	f003 031f 	and.w	r3, r3, #31
 8006fe2:	223f      	movs	r2, #63	; 0x3f
 8006fe4:	409a      	lsls	r2, r3
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006ff8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	683a      	ldr	r2, [r7, #0]
 8007000:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	2b40      	cmp	r3, #64	; 0x40
 8007008:	d138      	bne.n	800707c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	687a      	ldr	r2, [r7, #4]
 8007010:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 800701a:	e086      	b.n	800712a <DMA_SetConfig+0x32a>
 800701c:	40020010 	.word	0x40020010
 8007020:	40020028 	.word	0x40020028
 8007024:	40020040 	.word	0x40020040
 8007028:	40020058 	.word	0x40020058
 800702c:	40020070 	.word	0x40020070
 8007030:	40020088 	.word	0x40020088
 8007034:	400200a0 	.word	0x400200a0
 8007038:	400200b8 	.word	0x400200b8
 800703c:	40020410 	.word	0x40020410
 8007040:	40020428 	.word	0x40020428
 8007044:	40020440 	.word	0x40020440
 8007048:	40020458 	.word	0x40020458
 800704c:	40020470 	.word	0x40020470
 8007050:	40020488 	.word	0x40020488
 8007054:	400204a0 	.word	0x400204a0
 8007058:	400204b8 	.word	0x400204b8
 800705c:	58025408 	.word	0x58025408
 8007060:	5802541c 	.word	0x5802541c
 8007064:	58025430 	.word	0x58025430
 8007068:	58025444 	.word	0x58025444
 800706c:	58025458 	.word	0x58025458
 8007070:	5802546c 	.word	0x5802546c
 8007074:	58025480 	.word	0x58025480
 8007078:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	68ba      	ldr	r2, [r7, #8]
 8007082:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	60da      	str	r2, [r3, #12]
}
 800708c:	e04d      	b.n	800712a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a29      	ldr	r2, [pc, #164]	; (8007138 <DMA_SetConfig+0x338>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d022      	beq.n	80070de <DMA_SetConfig+0x2de>
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a27      	ldr	r2, [pc, #156]	; (800713c <DMA_SetConfig+0x33c>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d01d      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a26      	ldr	r2, [pc, #152]	; (8007140 <DMA_SetConfig+0x340>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d018      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a24      	ldr	r2, [pc, #144]	; (8007144 <DMA_SetConfig+0x344>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d013      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	4a23      	ldr	r2, [pc, #140]	; (8007148 <DMA_SetConfig+0x348>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00e      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a21      	ldr	r2, [pc, #132]	; (800714c <DMA_SetConfig+0x34c>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d009      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a20      	ldr	r2, [pc, #128]	; (8007150 <DMA_SetConfig+0x350>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d004      	beq.n	80070de <DMA_SetConfig+0x2de>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a1e      	ldr	r2, [pc, #120]	; (8007154 <DMA_SetConfig+0x354>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d101      	bne.n	80070e2 <DMA_SetConfig+0x2e2>
 80070de:	2301      	movs	r3, #1
 80070e0:	e000      	b.n	80070e4 <DMA_SetConfig+0x2e4>
 80070e2:	2300      	movs	r3, #0
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d020      	beq.n	800712a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80070ec:	f003 031f 	and.w	r3, r3, #31
 80070f0:	2201      	movs	r2, #1
 80070f2:	409a      	lsls	r2, r3
 80070f4:	693b      	ldr	r3, [r7, #16]
 80070f6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	2b40      	cmp	r3, #64	; 0x40
 8007106:	d108      	bne.n	800711a <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	687a      	ldr	r2, [r7, #4]
 800710e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	68ba      	ldr	r2, [r7, #8]
 8007116:	60da      	str	r2, [r3, #12]
}
 8007118:	e007      	b.n	800712a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	68ba      	ldr	r2, [r7, #8]
 8007120:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	60da      	str	r2, [r3, #12]
}
 800712a:	bf00      	nop
 800712c:	371c      	adds	r7, #28
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
 8007136:	bf00      	nop
 8007138:	58025408 	.word	0x58025408
 800713c:	5802541c 	.word	0x5802541c
 8007140:	58025430 	.word	0x58025430
 8007144:	58025444 	.word	0x58025444
 8007148:	58025458 	.word	0x58025458
 800714c:	5802546c 	.word	0x5802546c
 8007150:	58025480 	.word	0x58025480
 8007154:	58025494 	.word	0x58025494

08007158 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007158:	b480      	push	{r7}
 800715a:	b085      	sub	sp, #20
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a42      	ldr	r2, [pc, #264]	; (8007270 <DMA_CalcBaseAndBitshift+0x118>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d04a      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a41      	ldr	r2, [pc, #260]	; (8007274 <DMA_CalcBaseAndBitshift+0x11c>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d045      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a3f      	ldr	r2, [pc, #252]	; (8007278 <DMA_CalcBaseAndBitshift+0x120>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d040      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a3e      	ldr	r2, [pc, #248]	; (800727c <DMA_CalcBaseAndBitshift+0x124>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d03b      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a3c      	ldr	r2, [pc, #240]	; (8007280 <DMA_CalcBaseAndBitshift+0x128>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d036      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a3b      	ldr	r2, [pc, #236]	; (8007284 <DMA_CalcBaseAndBitshift+0x12c>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d031      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	4a39      	ldr	r2, [pc, #228]	; (8007288 <DMA_CalcBaseAndBitshift+0x130>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d02c      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	4a38      	ldr	r2, [pc, #224]	; (800728c <DMA_CalcBaseAndBitshift+0x134>)
 80071ac:	4293      	cmp	r3, r2
 80071ae:	d027      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	4a36      	ldr	r2, [pc, #216]	; (8007290 <DMA_CalcBaseAndBitshift+0x138>)
 80071b6:	4293      	cmp	r3, r2
 80071b8:	d022      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a35      	ldr	r2, [pc, #212]	; (8007294 <DMA_CalcBaseAndBitshift+0x13c>)
 80071c0:	4293      	cmp	r3, r2
 80071c2:	d01d      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	4a33      	ldr	r2, [pc, #204]	; (8007298 <DMA_CalcBaseAndBitshift+0x140>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d018      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	4a32      	ldr	r2, [pc, #200]	; (800729c <DMA_CalcBaseAndBitshift+0x144>)
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d013      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	4a30      	ldr	r2, [pc, #192]	; (80072a0 <DMA_CalcBaseAndBitshift+0x148>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d00e      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	4a2f      	ldr	r2, [pc, #188]	; (80072a4 <DMA_CalcBaseAndBitshift+0x14c>)
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d009      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	4a2d      	ldr	r2, [pc, #180]	; (80072a8 <DMA_CalcBaseAndBitshift+0x150>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d004      	beq.n	8007200 <DMA_CalcBaseAndBitshift+0xa8>
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	4a2c      	ldr	r2, [pc, #176]	; (80072ac <DMA_CalcBaseAndBitshift+0x154>)
 80071fc:	4293      	cmp	r3, r2
 80071fe:	d101      	bne.n	8007204 <DMA_CalcBaseAndBitshift+0xac>
 8007200:	2301      	movs	r3, #1
 8007202:	e000      	b.n	8007206 <DMA_CalcBaseAndBitshift+0xae>
 8007204:	2300      	movs	r3, #0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d024      	beq.n	8007254 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	b2db      	uxtb	r3, r3
 8007210:	3b10      	subs	r3, #16
 8007212:	4a27      	ldr	r2, [pc, #156]	; (80072b0 <DMA_CalcBaseAndBitshift+0x158>)
 8007214:	fba2 2303 	umull	r2, r3, r2, r3
 8007218:	091b      	lsrs	r3, r3, #4
 800721a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	f003 0307 	and.w	r3, r3, #7
 8007222:	4a24      	ldr	r2, [pc, #144]	; (80072b4 <DMA_CalcBaseAndBitshift+0x15c>)
 8007224:	5cd3      	ldrb	r3, [r2, r3]
 8007226:	461a      	mov	r2, r3
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	2b03      	cmp	r3, #3
 8007230:	d908      	bls.n	8007244 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	461a      	mov	r2, r3
 8007238:	4b1f      	ldr	r3, [pc, #124]	; (80072b8 <DMA_CalcBaseAndBitshift+0x160>)
 800723a:	4013      	ands	r3, r2
 800723c:	1d1a      	adds	r2, r3, #4
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	659a      	str	r2, [r3, #88]	; 0x58
 8007242:	e00d      	b.n	8007260 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	461a      	mov	r2, r3
 800724a:	4b1b      	ldr	r3, [pc, #108]	; (80072b8 <DMA_CalcBaseAndBitshift+0x160>)
 800724c:	4013      	ands	r3, r2
 800724e:	687a      	ldr	r2, [r7, #4]
 8007250:	6593      	str	r3, [r2, #88]	; 0x58
 8007252:	e005      	b.n	8007260 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007264:	4618      	mov	r0, r3
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40020010 	.word	0x40020010
 8007274:	40020028 	.word	0x40020028
 8007278:	40020040 	.word	0x40020040
 800727c:	40020058 	.word	0x40020058
 8007280:	40020070 	.word	0x40020070
 8007284:	40020088 	.word	0x40020088
 8007288:	400200a0 	.word	0x400200a0
 800728c:	400200b8 	.word	0x400200b8
 8007290:	40020410 	.word	0x40020410
 8007294:	40020428 	.word	0x40020428
 8007298:	40020440 	.word	0x40020440
 800729c:	40020458 	.word	0x40020458
 80072a0:	40020470 	.word	0x40020470
 80072a4:	40020488 	.word	0x40020488
 80072a8:	400204a0 	.word	0x400204a0
 80072ac:	400204b8 	.word	0x400204b8
 80072b0:	aaaaaaab 	.word	0xaaaaaaab
 80072b4:	080185c0 	.word	0x080185c0
 80072b8:	fffffc00 	.word	0xfffffc00

080072bc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80072bc:	b480      	push	{r7}
 80072be:	b085      	sub	sp, #20
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	699b      	ldr	r3, [r3, #24]
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d120      	bne.n	8007312 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072d4:	2b03      	cmp	r3, #3
 80072d6:	d858      	bhi.n	800738a <DMA_CheckFifoParam+0xce>
 80072d8:	a201      	add	r2, pc, #4	; (adr r2, 80072e0 <DMA_CheckFifoParam+0x24>)
 80072da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072de:	bf00      	nop
 80072e0:	080072f1 	.word	0x080072f1
 80072e4:	08007303 	.word	0x08007303
 80072e8:	080072f1 	.word	0x080072f1
 80072ec:	0800738b 	.word	0x0800738b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d048      	beq.n	800738e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80072fc:	2301      	movs	r3, #1
 80072fe:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007300:	e045      	b.n	800738e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007306:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800730a:	d142      	bne.n	8007392 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007310:	e03f      	b.n	8007392 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	699b      	ldr	r3, [r3, #24]
 8007316:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800731a:	d123      	bne.n	8007364 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007320:	2b03      	cmp	r3, #3
 8007322:	d838      	bhi.n	8007396 <DMA_CheckFifoParam+0xda>
 8007324:	a201      	add	r2, pc, #4	; (adr r2, 800732c <DMA_CheckFifoParam+0x70>)
 8007326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800732a:	bf00      	nop
 800732c:	0800733d 	.word	0x0800733d
 8007330:	08007343 	.word	0x08007343
 8007334:	0800733d 	.word	0x0800733d
 8007338:	08007355 	.word	0x08007355
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800733c:	2301      	movs	r3, #1
 800733e:	73fb      	strb	r3, [r7, #15]
        break;
 8007340:	e030      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007346:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800734a:	2b00      	cmp	r3, #0
 800734c:	d025      	beq.n	800739a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007352:	e022      	b.n	800739a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007358:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800735c:	d11f      	bne.n	800739e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007362:	e01c      	b.n	800739e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007368:	2b02      	cmp	r3, #2
 800736a:	d902      	bls.n	8007372 <DMA_CheckFifoParam+0xb6>
 800736c:	2b03      	cmp	r3, #3
 800736e:	d003      	beq.n	8007378 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007370:	e018      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	73fb      	strb	r3, [r7, #15]
        break;
 8007376:	e015      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800737c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007380:	2b00      	cmp	r3, #0
 8007382:	d00e      	beq.n	80073a2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007384:	2301      	movs	r3, #1
 8007386:	73fb      	strb	r3, [r7, #15]
    break;
 8007388:	e00b      	b.n	80073a2 <DMA_CheckFifoParam+0xe6>
        break;
 800738a:	bf00      	nop
 800738c:	e00a      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        break;
 800738e:	bf00      	nop
 8007390:	e008      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        break;
 8007392:	bf00      	nop
 8007394:	e006      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        break;
 8007396:	bf00      	nop
 8007398:	e004      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        break;
 800739a:	bf00      	nop
 800739c:	e002      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
        break;
 800739e:	bf00      	nop
 80073a0:	e000      	b.n	80073a4 <DMA_CheckFifoParam+0xe8>
    break;
 80073a2:	bf00      	nop
    }
  }

  return status;
 80073a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3714      	adds	r7, #20
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr
 80073b2:	bf00      	nop

080073b4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80073b4:	b480      	push	{r7}
 80073b6:	b085      	sub	sp, #20
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a38      	ldr	r2, [pc, #224]	; (80074a8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d022      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a36      	ldr	r2, [pc, #216]	; (80074ac <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d01d      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a35      	ldr	r2, [pc, #212]	; (80074b0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d018      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a33      	ldr	r2, [pc, #204]	; (80074b4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d013      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a32      	ldr	r2, [pc, #200]	; (80074b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d00e      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a30      	ldr	r2, [pc, #192]	; (80074bc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d009      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a2f      	ldr	r2, [pc, #188]	; (80074c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d004      	beq.n	8007412 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a2d      	ldr	r2, [pc, #180]	; (80074c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d101      	bne.n	8007416 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007412:	2301      	movs	r3, #1
 8007414:	e000      	b.n	8007418 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007416:	2300      	movs	r3, #0
 8007418:	2b00      	cmp	r3, #0
 800741a:	d01a      	beq.n	8007452 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	b2db      	uxtb	r3, r3
 8007422:	3b08      	subs	r3, #8
 8007424:	4a28      	ldr	r2, [pc, #160]	; (80074c8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007426:	fba2 2303 	umull	r2, r3, r2, r3
 800742a:	091b      	lsrs	r3, r3, #4
 800742c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	4b26      	ldr	r3, [pc, #152]	; (80074cc <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007432:	4413      	add	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	461a      	mov	r2, r3
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	4a24      	ldr	r2, [pc, #144]	; (80074d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007440:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f003 031f 	and.w	r3, r3, #31
 8007448:	2201      	movs	r2, #1
 800744a:	409a      	lsls	r2, r3
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007450:	e024      	b.n	800749c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	b2db      	uxtb	r3, r3
 8007458:	3b10      	subs	r3, #16
 800745a:	4a1e      	ldr	r2, [pc, #120]	; (80074d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 800745c:	fba2 2303 	umull	r2, r3, r2, r3
 8007460:	091b      	lsrs	r3, r3, #4
 8007462:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	4a1c      	ldr	r2, [pc, #112]	; (80074d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d806      	bhi.n	800747a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	4a1b      	ldr	r2, [pc, #108]	; (80074dc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d902      	bls.n	800747a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	3308      	adds	r3, #8
 8007478:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 800747a:	68fa      	ldr	r2, [r7, #12]
 800747c:	4b18      	ldr	r3, [pc, #96]	; (80074e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	461a      	mov	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a16      	ldr	r2, [pc, #88]	; (80074e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 800748c:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	f003 031f 	and.w	r3, r3, #31
 8007494:	2201      	movs	r2, #1
 8007496:	409a      	lsls	r2, r3
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	669a      	str	r2, [r3, #104]	; 0x68
}
 800749c:	bf00      	nop
 800749e:	3714      	adds	r7, #20
 80074a0:	46bd      	mov	sp, r7
 80074a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a6:	4770      	bx	lr
 80074a8:	58025408 	.word	0x58025408
 80074ac:	5802541c 	.word	0x5802541c
 80074b0:	58025430 	.word	0x58025430
 80074b4:	58025444 	.word	0x58025444
 80074b8:	58025458 	.word	0x58025458
 80074bc:	5802546c 	.word	0x5802546c
 80074c0:	58025480 	.word	0x58025480
 80074c4:	58025494 	.word	0x58025494
 80074c8:	cccccccd 	.word	0xcccccccd
 80074cc:	16009600 	.word	0x16009600
 80074d0:	58025880 	.word	0x58025880
 80074d4:	aaaaaaab 	.word	0xaaaaaaab
 80074d8:	400204b8 	.word	0x400204b8
 80074dc:	4002040f 	.word	0x4002040f
 80074e0:	10008200 	.word	0x10008200
 80074e4:	40020880 	.word	0x40020880

080074e8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	685b      	ldr	r3, [r3, #4]
 80074f4:	b2db      	uxtb	r3, r3
 80074f6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d04a      	beq.n	8007594 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2b08      	cmp	r3, #8
 8007502:	d847      	bhi.n	8007594 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a25      	ldr	r2, [pc, #148]	; (80075a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d022      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a24      	ldr	r2, [pc, #144]	; (80075a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d01d      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	4a22      	ldr	r2, [pc, #136]	; (80075a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d018      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a21      	ldr	r2, [pc, #132]	; (80075ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d013      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a1f      	ldr	r2, [pc, #124]	; (80075b0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007532:	4293      	cmp	r3, r2
 8007534:	d00e      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	4a1e      	ldr	r2, [pc, #120]	; (80075b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d009      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4a1c      	ldr	r2, [pc, #112]	; (80075b8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007546:	4293      	cmp	r3, r2
 8007548:	d004      	beq.n	8007554 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a1b      	ldr	r2, [pc, #108]	; (80075bc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d101      	bne.n	8007558 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007554:	2301      	movs	r3, #1
 8007556:	e000      	b.n	800755a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007558:	2300      	movs	r3, #0
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00a      	beq.n	8007574 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	4b17      	ldr	r3, [pc, #92]	; (80075c0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007562:	4413      	add	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	461a      	mov	r2, r3
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4a15      	ldr	r2, [pc, #84]	; (80075c4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007570:	671a      	str	r2, [r3, #112]	; 0x70
 8007572:	e009      	b.n	8007588 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007574:	68fa      	ldr	r2, [r7, #12]
 8007576:	4b14      	ldr	r3, [pc, #80]	; (80075c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007578:	4413      	add	r3, r2
 800757a:	009b      	lsls	r3, r3, #2
 800757c:	461a      	mov	r2, r3
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	4a11      	ldr	r2, [pc, #68]	; (80075cc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007586:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	3b01      	subs	r3, #1
 800758c:	2201      	movs	r2, #1
 800758e:	409a      	lsls	r2, r3
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007594:	bf00      	nop
 8007596:	3714      	adds	r7, #20
 8007598:	46bd      	mov	sp, r7
 800759a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759e:	4770      	bx	lr
 80075a0:	58025408 	.word	0x58025408
 80075a4:	5802541c 	.word	0x5802541c
 80075a8:	58025430 	.word	0x58025430
 80075ac:	58025444 	.word	0x58025444
 80075b0:	58025458 	.word	0x58025458
 80075b4:	5802546c 	.word	0x5802546c
 80075b8:	58025480 	.word	0x58025480
 80075bc:	58025494 	.word	0x58025494
 80075c0:	1600963f 	.word	0x1600963f
 80075c4:	58025940 	.word	0x58025940
 80075c8:	1000823f 	.word	0x1000823f
 80075cc:	40020940 	.word	0x40020940

080075d0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b098      	sub	sp, #96	; 0x60
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80075d8:	4a84      	ldr	r2, [pc, #528]	; (80077ec <HAL_FDCAN_Init+0x21c>)
 80075da:	f107 030c 	add.w	r3, r7, #12
 80075de:	4611      	mov	r1, r2
 80075e0:	224c      	movs	r2, #76	; 0x4c
 80075e2:	4618      	mov	r0, r3
 80075e4:	f00f fdea 	bl	80171bc <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	e1c6      	b.n	8007980 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a7e      	ldr	r2, [pc, #504]	; (80077f0 <HAL_FDCAN_Init+0x220>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d106      	bne.n	800760a <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007604:	461a      	mov	r2, r3
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	d106      	bne.n	8007624 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7fb faa4 	bl	8002b6c <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	699a      	ldr	r2, [r3, #24]
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	f022 0210 	bic.w	r2, r2, #16
 8007632:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007634:	f7fc fa32 	bl	8003a9c <HAL_GetTick>
 8007638:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800763a:	e014      	b.n	8007666 <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800763c:	f7fc fa2e 	bl	8003a9c <HAL_GetTick>
 8007640:	4602      	mov	r2, r0
 8007642:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007644:	1ad3      	subs	r3, r2, r3
 8007646:	2b0a      	cmp	r3, #10
 8007648:	d90d      	bls.n	8007666 <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007650:	f043 0201 	orr.w	r2, r3, #1
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2203      	movs	r2, #3
 800765e:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	e18c      	b.n	8007980 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	699b      	ldr	r3, [r3, #24]
 800766c:	f003 0308 	and.w	r3, r3, #8
 8007670:	2b08      	cmp	r3, #8
 8007672:	d0e3      	beq.n	800763c <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	699a      	ldr	r2, [r3, #24]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f042 0201 	orr.w	r2, r2, #1
 8007682:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007684:	f7fc fa0a 	bl	8003a9c <HAL_GetTick>
 8007688:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800768a:	e014      	b.n	80076b6 <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800768c:	f7fc fa06 	bl	8003a9c <HAL_GetTick>
 8007690:	4602      	mov	r2, r0
 8007692:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007694:	1ad3      	subs	r3, r2, r3
 8007696:	2b0a      	cmp	r3, #10
 8007698:	d90d      	bls.n	80076b6 <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076a0:	f043 0201 	orr.w	r2, r3, #1
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2203      	movs	r2, #3
 80076ae:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	e164      	b.n	8007980 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	699b      	ldr	r3, [r3, #24]
 80076bc:	f003 0301 	and.w	r3, r3, #1
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d0e3      	beq.n	800768c <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	699a      	ldr	r2, [r3, #24]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	f042 0202 	orr.w	r2, r2, #2
 80076d2:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	7c1b      	ldrb	r3, [r3, #16]
 80076d8:	2b01      	cmp	r3, #1
 80076da:	d108      	bne.n	80076ee <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	699a      	ldr	r2, [r3, #24]
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80076ea:	619a      	str	r2, [r3, #24]
 80076ec:	e007      	b.n	80076fe <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	699a      	ldr	r2, [r3, #24]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80076fc:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	7c5b      	ldrb	r3, [r3, #17]
 8007702:	2b01      	cmp	r3, #1
 8007704:	d108      	bne.n	8007718 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	699a      	ldr	r2, [r3, #24]
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007714:	619a      	str	r2, [r3, #24]
 8007716:	e007      	b.n	8007728 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	699a      	ldr	r2, [r3, #24]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007726:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	7c9b      	ldrb	r3, [r3, #18]
 800772c:	2b01      	cmp	r3, #1
 800772e:	d108      	bne.n	8007742 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	699a      	ldr	r2, [r3, #24]
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800773e:	619a      	str	r2, [r3, #24]
 8007740:	e007      	b.n	8007752 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	699a      	ldr	r2, [r3, #24]
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007750:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689a      	ldr	r2, [r3, #8]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	430a      	orrs	r2, r1
 8007766:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	699a      	ldr	r2, [r3, #24]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8007776:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	691a      	ldr	r2, [r3, #16]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f022 0210 	bic.w	r2, r2, #16
 8007786:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	68db      	ldr	r3, [r3, #12]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d108      	bne.n	80077a2 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	699a      	ldr	r2, [r3, #24]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f042 0204 	orr.w	r2, r2, #4
 800779e:	619a      	str	r2, [r3, #24]
 80077a0:	e030      	b.n	8007804 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d02c      	beq.n	8007804 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	68db      	ldr	r3, [r3, #12]
 80077ae:	2b02      	cmp	r3, #2
 80077b0:	d020      	beq.n	80077f4 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	699a      	ldr	r2, [r3, #24]
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80077c0:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	691a      	ldr	r2, [r3, #16]
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f042 0210 	orr.w	r2, r2, #16
 80077d0:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	d114      	bne.n	8007804 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	699a      	ldr	r2, [r3, #24]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f042 0220 	orr.w	r2, r2, #32
 80077e8:	619a      	str	r2, [r3, #24]
 80077ea:	e00b      	b.n	8007804 <HAL_FDCAN_Init+0x234>
 80077ec:	080184ac 	.word	0x080184ac
 80077f0:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	699a      	ldr	r2, [r3, #24]
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	f042 0220 	orr.w	r2, r2, #32
 8007802:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	699b      	ldr	r3, [r3, #24]
 8007808:	3b01      	subs	r3, #1
 800780a:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	69db      	ldr	r3, [r3, #28]
 8007810:	3b01      	subs	r3, #1
 8007812:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007814:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a1b      	ldr	r3, [r3, #32]
 800781a:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800781c:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	695b      	ldr	r3, [r3, #20]
 8007824:	3b01      	subs	r3, #1
 8007826:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800782c:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800782e:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	689b      	ldr	r3, [r3, #8]
 8007834:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007838:	d115      	bne.n	8007866 <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800783e:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007844:	3b01      	subs	r3, #1
 8007846:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8007848:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800784e:	3b01      	subs	r3, #1
 8007850:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8007852:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	3b01      	subs	r3, #1
 800785c:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8007862:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8007864:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800786a:	2b00      	cmp	r3, #0
 800786c:	d00a      	beq.n	8007884 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800788c:	4413      	add	r3, r2
 800788e:	2b00      	cmp	r3, #0
 8007890:	d011      	beq.n	80078b6 <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800789a:	f023 0107 	bic.w	r1, r3, #7
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80078a2:	009b      	lsls	r3, r3, #2
 80078a4:	3360      	adds	r3, #96	; 0x60
 80078a6:	443b      	add	r3, r7
 80078a8:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d011      	beq.n	80078e2 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80078c6:	f023 0107 	bic.w	r1, r3, #7
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80078ce:	009b      	lsls	r3, r3, #2
 80078d0:	3360      	adds	r3, #96	; 0x60
 80078d2:	443b      	add	r3, r7
 80078d4:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	430a      	orrs	r2, r1
 80078de:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d012      	beq.n	8007910 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 80078f2:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	3360      	adds	r3, #96	; 0x60
 80078fe:	443b      	add	r3, r7
 8007900:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007904:	011a      	lsls	r2, r3, #4
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	430a      	orrs	r2, r1
 800790c:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007914:	2b00      	cmp	r3, #0
 8007916:	d012      	beq.n	800793e <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8007920:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	3360      	adds	r3, #96	; 0x60
 800792c:	443b      	add	r3, r7
 800792e:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8007932:	021a      	lsls	r2, r3, #8
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	430a      	orrs	r2, r1
 800793a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a11      	ldr	r2, [pc, #68]	; (8007988 <HAL_FDCAN_Init+0x3b8>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d107      	bne.n	8007958 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	689a      	ldr	r2, [r3, #8]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	685b      	ldr	r3, [r3, #4]
 8007952:	f022 0203 	bic.w	r2, r2, #3
 8007956:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2200      	movs	r2, #0
 800795c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2200      	movs	r2, #0
 8007964:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8007970:	6878      	ldr	r0, [r7, #4]
 8007972:	f000 f80b 	bl	800798c <FDCAN_CalcultateRamBlockAddresses>
 8007976:	4603      	mov	r3, r0
 8007978:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 800797c:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8007980:	4618      	mov	r0, r3
 8007982:	3760      	adds	r7, #96	; 0x60
 8007984:	46bd      	mov	sp, r7
 8007986:	bd80      	pop	{r7, pc}
 8007988:	4000a000 	.word	0x4000a000

0800798c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007998:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 80079a2:	4ba7      	ldr	r3, [pc, #668]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079a4:	4013      	ands	r3, r2
 80079a6:	68ba      	ldr	r2, [r7, #8]
 80079a8:	0091      	lsls	r1, r2, #2
 80079aa:	687a      	ldr	r2, [r7, #4]
 80079ac:	6812      	ldr	r2, [r2, #0]
 80079ae:	430b      	orrs	r3, r1
 80079b0:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80079bc:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079c4:	041a      	lsls	r2, r3, #16
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	430a      	orrs	r2, r1
 80079cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079d4:	68ba      	ldr	r2, [r7, #8]
 80079d6:	4413      	add	r3, r2
 80079d8:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	681b      	ldr	r3, [r3, #0]
 80079de:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80079e2:	4b97      	ldr	r3, [pc, #604]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	68ba      	ldr	r2, [r7, #8]
 80079e8:	0091      	lsls	r1, r2, #2
 80079ea:	687a      	ldr	r2, [r7, #4]
 80079ec:	6812      	ldr	r2, [r2, #0]
 80079ee:	430b      	orrs	r3, r1
 80079f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079fc:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a04:	041a      	lsls	r2, r3, #16
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	430a      	orrs	r2, r1
 8007a0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a14:	005b      	lsls	r3, r3, #1
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	4413      	add	r3, r2
 8007a1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8007a24:	4b86      	ldr	r3, [pc, #536]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a26:	4013      	ands	r3, r2
 8007a28:	68ba      	ldr	r2, [r7, #8]
 8007a2a:	0091      	lsls	r1, r2, #2
 8007a2c:	687a      	ldr	r2, [r7, #4]
 8007a2e:	6812      	ldr	r2, [r2, #0]
 8007a30:	430b      	orrs	r3, r1
 8007a32:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8007a3e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a46:	041a      	lsls	r2, r3, #16
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	430a      	orrs	r2, r1
 8007a4e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a56:	687a      	ldr	r2, [r7, #4]
 8007a58:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8007a5a:	fb02 f303 	mul.w	r3, r2, r3
 8007a5e:	68ba      	ldr	r2, [r7, #8]
 8007a60:	4413      	add	r3, r2
 8007a62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8007a6c:	4b74      	ldr	r3, [pc, #464]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007a6e:	4013      	ands	r3, r2
 8007a70:	68ba      	ldr	r2, [r7, #8]
 8007a72:	0091      	lsls	r1, r2, #2
 8007a74:	687a      	ldr	r2, [r7, #4]
 8007a76:	6812      	ldr	r2, [r2, #0]
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007a86:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a8e:	041a      	lsls	r2, r3, #16
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	430a      	orrs	r2, r1
 8007a96:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8007aa2:	fb02 f303 	mul.w	r3, r2, r3
 8007aa6:	68ba      	ldr	r2, [r7, #8]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	f8d3 20ac 	ldr.w	r2, [r3, #172]	; 0xac
 8007ab4:	4b62      	ldr	r3, [pc, #392]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ab6:	4013      	ands	r3, r2
 8007ab8:	68ba      	ldr	r2, [r7, #8]
 8007aba:	0091      	lsls	r1, r2, #2
 8007abc:	687a      	ldr	r2, [r7, #4]
 8007abe:	6812      	ldr	r2, [r2, #0]
 8007ac0:	430b      	orrs	r3, r1
 8007ac2:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aca:	687a      	ldr	r2, [r7, #4]
 8007acc:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8007ace:	fb02 f303 	mul.w	r3, r2, r3
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8007ae0:	4b57      	ldr	r3, [pc, #348]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	68ba      	ldr	r2, [r7, #8]
 8007ae6:	0091      	lsls	r1, r2, #2
 8007ae8:	687a      	ldr	r2, [r7, #4]
 8007aea:	6812      	ldr	r2, [r2, #0]
 8007aec:	430b      	orrs	r3, r1
 8007aee:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8007afa:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b02:	041a      	lsls	r2, r3, #16
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	430a      	orrs	r2, r1
 8007b0a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b12:	005b      	lsls	r3, r3, #1
 8007b14:	68ba      	ldr	r2, [r7, #8]
 8007b16:	4413      	add	r3, r2
 8007b18:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 8007b22:	4b47      	ldr	r3, [pc, #284]	; (8007c40 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8007b24:	4013      	ands	r3, r2
 8007b26:	68ba      	ldr	r2, [r7, #8]
 8007b28:	0091      	lsls	r1, r2, #2
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	6812      	ldr	r2, [r2, #0]
 8007b2e:	430b      	orrs	r3, r1
 8007b30:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007b3c:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007b44:	041a      	lsls	r2, r3, #16
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	430a      	orrs	r2, r1
 8007b4c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8007b58:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007b60:	061a      	lsls	r2, r3, #24
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	430a      	orrs	r2, r1
 8007b68:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b70:	4b34      	ldr	r3, [pc, #208]	; (8007c44 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8007b72:	4413      	add	r3, r2
 8007b74:	009a      	lsls	r2, r3, #2
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	441a      	add	r2, r3
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b92:	00db      	lsls	r3, r3, #3
 8007b94:	441a      	add	r2, r3
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ba2:	6879      	ldr	r1, [r7, #4]
 8007ba4:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8007ba6:	fb01 f303 	mul.w	r3, r1, r3
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	441a      	add	r2, r3
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bba:	6879      	ldr	r1, [r7, #4]
 8007bbc:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8007bbe:	fb01 f303 	mul.w	r3, r1, r3
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	441a      	add	r2, r3
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bd2:	6879      	ldr	r1, [r7, #4]
 8007bd4:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8007bd6:	fb01 f303 	mul.w	r3, r1, r3
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	441a      	add	r2, r3
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007bee:	00db      	lsls	r3, r3, #3
 8007bf0:	441a      	add	r2, r3
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c02:	6879      	ldr	r1, [r7, #4]
 8007c04:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007c06:	fb01 f303 	mul.w	r3, r1, r3
 8007c0a:	009b      	lsls	r3, r3, #2
 8007c0c:	441a      	add	r2, r3
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c1e:	6879      	ldr	r1, [r7, #4]
 8007c20:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8007c22:	fb01 f303 	mul.w	r3, r1, r3
 8007c26:	009b      	lsls	r3, r3, #2
 8007c28:	441a      	add	r2, r3
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c36:	4a04      	ldr	r2, [pc, #16]	; (8007c48 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8007c38:	4293      	cmp	r3, r2
 8007c3a:	d915      	bls.n	8007c68 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8007c3c:	e006      	b.n	8007c4c <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8007c3e:	bf00      	nop
 8007c40:	ffff0003 	.word	0xffff0003
 8007c44:	10002b00 	.word	0x10002b00
 8007c48:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007c52:	f043 0220 	orr.w	r2, r3, #32
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2203      	movs	r2, #3
 8007c60:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8007c64:	2301      	movs	r3, #1
 8007c66:	e010      	b.n	8007c8a <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007c6c:	60fb      	str	r3, [r7, #12]
 8007c6e:	e005      	b.n	8007c7c <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	3304      	adds	r3, #4
 8007c7a:	60fb      	str	r3, [r7, #12]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007c82:	68fa      	ldr	r2, [r7, #12]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d3f3      	bcc.n	8007c70 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8007c88:	2300      	movs	r3, #0
}
 8007c8a:	4618      	mov	r0, r3
 8007c8c:	3714      	adds	r7, #20
 8007c8e:	46bd      	mov	sp, r7
 8007c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c94:	4770      	bx	lr
 8007c96:	bf00      	nop

08007c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b089      	sub	sp, #36	; 0x24
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007ca6:	4b86      	ldr	r3, [pc, #536]	; (8007ec0 <HAL_GPIO_Init+0x228>)
 8007ca8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007caa:	e18c      	b.n	8007fc6 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007cac:	683b      	ldr	r3, [r7, #0]
 8007cae:	681a      	ldr	r2, [r3, #0]
 8007cb0:	2101      	movs	r1, #1
 8007cb2:	69fb      	ldr	r3, [r7, #28]
 8007cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb8:	4013      	ands	r3, r2
 8007cba:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	f000 817e 	beq.w	8007fc0 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	685b      	ldr	r3, [r3, #4]
 8007cc8:	f003 0303 	and.w	r3, r3, #3
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d005      	beq.n	8007cdc <HAL_GPIO_Init+0x44>
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	f003 0303 	and.w	r3, r3, #3
 8007cd8:	2b02      	cmp	r3, #2
 8007cda:	d130      	bne.n	8007d3e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007ce2:	69fb      	ldr	r3, [r7, #28]
 8007ce4:	005b      	lsls	r3, r3, #1
 8007ce6:	2203      	movs	r2, #3
 8007ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8007cec:	43db      	mvns	r3, r3
 8007cee:	69ba      	ldr	r2, [r7, #24]
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	68da      	ldr	r2, [r3, #12]
 8007cf8:	69fb      	ldr	r3, [r7, #28]
 8007cfa:	005b      	lsls	r3, r3, #1
 8007cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8007d00:	69ba      	ldr	r2, [r7, #24]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d12:	2201      	movs	r2, #1
 8007d14:	69fb      	ldr	r3, [r7, #28]
 8007d16:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1a:	43db      	mvns	r3, r3
 8007d1c:	69ba      	ldr	r2, [r7, #24]
 8007d1e:	4013      	ands	r3, r2
 8007d20:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	091b      	lsrs	r3, r3, #4
 8007d28:	f003 0201 	and.w	r2, r3, #1
 8007d2c:	69fb      	ldr	r3, [r7, #28]
 8007d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8007d32:	69ba      	ldr	r2, [r7, #24]
 8007d34:	4313      	orrs	r3, r2
 8007d36:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	69ba      	ldr	r2, [r7, #24]
 8007d3c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685b      	ldr	r3, [r3, #4]
 8007d42:	f003 0303 	and.w	r3, r3, #3
 8007d46:	2b03      	cmp	r3, #3
 8007d48:	d017      	beq.n	8007d7a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	68db      	ldr	r3, [r3, #12]
 8007d4e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	005b      	lsls	r3, r3, #1
 8007d54:	2203      	movs	r2, #3
 8007d56:	fa02 f303 	lsl.w	r3, r2, r3
 8007d5a:	43db      	mvns	r3, r3
 8007d5c:	69ba      	ldr	r2, [r7, #24]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	689a      	ldr	r2, [r3, #8]
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	005b      	lsls	r3, r3, #1
 8007d6a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	4313      	orrs	r3, r2
 8007d72:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	69ba      	ldr	r2, [r7, #24]
 8007d78:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007d7a:	683b      	ldr	r3, [r7, #0]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	f003 0303 	and.w	r3, r3, #3
 8007d82:	2b02      	cmp	r3, #2
 8007d84:	d123      	bne.n	8007dce <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007d86:	69fb      	ldr	r3, [r7, #28]
 8007d88:	08da      	lsrs	r2, r3, #3
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	3208      	adds	r2, #8
 8007d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007d94:	69fb      	ldr	r3, [r7, #28]
 8007d96:	f003 0307 	and.w	r3, r3, #7
 8007d9a:	009b      	lsls	r3, r3, #2
 8007d9c:	220f      	movs	r2, #15
 8007d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007da2:	43db      	mvns	r3, r3
 8007da4:	69ba      	ldr	r2, [r7, #24]
 8007da6:	4013      	ands	r3, r2
 8007da8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	691a      	ldr	r2, [r3, #16]
 8007dae:	69fb      	ldr	r3, [r7, #28]
 8007db0:	f003 0307 	and.w	r3, r3, #7
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	fa02 f303 	lsl.w	r3, r2, r3
 8007dba:	69ba      	ldr	r2, [r7, #24]
 8007dbc:	4313      	orrs	r3, r2
 8007dbe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007dc0:	69fb      	ldr	r3, [r7, #28]
 8007dc2:	08da      	lsrs	r2, r3, #3
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	3208      	adds	r2, #8
 8007dc8:	69b9      	ldr	r1, [r7, #24]
 8007dca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007dd4:	69fb      	ldr	r3, [r7, #28]
 8007dd6:	005b      	lsls	r3, r3, #1
 8007dd8:	2203      	movs	r2, #3
 8007dda:	fa02 f303 	lsl.w	r3, r2, r3
 8007dde:	43db      	mvns	r3, r3
 8007de0:	69ba      	ldr	r2, [r7, #24]
 8007de2:	4013      	ands	r3, r2
 8007de4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	685b      	ldr	r3, [r3, #4]
 8007dea:	f003 0203 	and.w	r2, r3, #3
 8007dee:	69fb      	ldr	r3, [r7, #28]
 8007df0:	005b      	lsls	r3, r3, #1
 8007df2:	fa02 f303 	lsl.w	r3, r2, r3
 8007df6:	69ba      	ldr	r2, [r7, #24]
 8007df8:	4313      	orrs	r3, r2
 8007dfa:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	69ba      	ldr	r2, [r7, #24]
 8007e00:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	f000 80d8 	beq.w	8007fc0 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007e10:	4b2c      	ldr	r3, [pc, #176]	; (8007ec4 <HAL_GPIO_Init+0x22c>)
 8007e12:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007e16:	4a2b      	ldr	r2, [pc, #172]	; (8007ec4 <HAL_GPIO_Init+0x22c>)
 8007e18:	f043 0302 	orr.w	r3, r3, #2
 8007e1c:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8007e20:	4b28      	ldr	r3, [pc, #160]	; (8007ec4 <HAL_GPIO_Init+0x22c>)
 8007e22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8007e26:	f003 0302 	and.w	r3, r3, #2
 8007e2a:	60fb      	str	r3, [r7, #12]
 8007e2c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007e2e:	4a26      	ldr	r2, [pc, #152]	; (8007ec8 <HAL_GPIO_Init+0x230>)
 8007e30:	69fb      	ldr	r3, [r7, #28]
 8007e32:	089b      	lsrs	r3, r3, #2
 8007e34:	3302      	adds	r3, #2
 8007e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007e3c:	69fb      	ldr	r3, [r7, #28]
 8007e3e:	f003 0303 	and.w	r3, r3, #3
 8007e42:	009b      	lsls	r3, r3, #2
 8007e44:	220f      	movs	r2, #15
 8007e46:	fa02 f303 	lsl.w	r3, r2, r3
 8007e4a:	43db      	mvns	r3, r3
 8007e4c:	69ba      	ldr	r2, [r7, #24]
 8007e4e:	4013      	ands	r3, r2
 8007e50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a1d      	ldr	r2, [pc, #116]	; (8007ecc <HAL_GPIO_Init+0x234>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d04a      	beq.n	8007ef0 <HAL_GPIO_Init+0x258>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a1c      	ldr	r2, [pc, #112]	; (8007ed0 <HAL_GPIO_Init+0x238>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d02b      	beq.n	8007eba <HAL_GPIO_Init+0x222>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a1b      	ldr	r2, [pc, #108]	; (8007ed4 <HAL_GPIO_Init+0x23c>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d025      	beq.n	8007eb6 <HAL_GPIO_Init+0x21e>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a1a      	ldr	r2, [pc, #104]	; (8007ed8 <HAL_GPIO_Init+0x240>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d01f      	beq.n	8007eb2 <HAL_GPIO_Init+0x21a>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a19      	ldr	r2, [pc, #100]	; (8007edc <HAL_GPIO_Init+0x244>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d019      	beq.n	8007eae <HAL_GPIO_Init+0x216>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a18      	ldr	r2, [pc, #96]	; (8007ee0 <HAL_GPIO_Init+0x248>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d013      	beq.n	8007eaa <HAL_GPIO_Init+0x212>
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	4a17      	ldr	r2, [pc, #92]	; (8007ee4 <HAL_GPIO_Init+0x24c>)
 8007e86:	4293      	cmp	r3, r2
 8007e88:	d00d      	beq.n	8007ea6 <HAL_GPIO_Init+0x20e>
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	4a16      	ldr	r2, [pc, #88]	; (8007ee8 <HAL_GPIO_Init+0x250>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d007      	beq.n	8007ea2 <HAL_GPIO_Init+0x20a>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	4a15      	ldr	r2, [pc, #84]	; (8007eec <HAL_GPIO_Init+0x254>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d101      	bne.n	8007e9e <HAL_GPIO_Init+0x206>
 8007e9a:	2309      	movs	r3, #9
 8007e9c:	e029      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007e9e:	230a      	movs	r3, #10
 8007ea0:	e027      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007ea2:	2307      	movs	r3, #7
 8007ea4:	e025      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007ea6:	2306      	movs	r3, #6
 8007ea8:	e023      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007eaa:	2305      	movs	r3, #5
 8007eac:	e021      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007eae:	2304      	movs	r3, #4
 8007eb0:	e01f      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007eb2:	2303      	movs	r3, #3
 8007eb4:	e01d      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007eb6:	2302      	movs	r3, #2
 8007eb8:	e01b      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e019      	b.n	8007ef2 <HAL_GPIO_Init+0x25a>
 8007ebe:	bf00      	nop
 8007ec0:	58000080 	.word	0x58000080
 8007ec4:	58024400 	.word	0x58024400
 8007ec8:	58000400 	.word	0x58000400
 8007ecc:	58020000 	.word	0x58020000
 8007ed0:	58020400 	.word	0x58020400
 8007ed4:	58020800 	.word	0x58020800
 8007ed8:	58020c00 	.word	0x58020c00
 8007edc:	58021000 	.word	0x58021000
 8007ee0:	58021400 	.word	0x58021400
 8007ee4:	58021800 	.word	0x58021800
 8007ee8:	58021c00 	.word	0x58021c00
 8007eec:	58022400 	.word	0x58022400
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	69fa      	ldr	r2, [r7, #28]
 8007ef4:	f002 0203 	and.w	r2, r2, #3
 8007ef8:	0092      	lsls	r2, r2, #2
 8007efa:	4093      	lsls	r3, r2
 8007efc:	69ba      	ldr	r2, [r7, #24]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007f02:	4938      	ldr	r1, [pc, #224]	; (8007fe4 <HAL_GPIO_Init+0x34c>)
 8007f04:	69fb      	ldr	r3, [r7, #28]
 8007f06:	089b      	lsrs	r3, r3, #2
 8007f08:	3302      	adds	r3, #2
 8007f0a:	69ba      	ldr	r2, [r7, #24]
 8007f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007f10:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	43db      	mvns	r3, r3
 8007f1c:	69ba      	ldr	r2, [r7, #24]
 8007f1e:	4013      	ands	r3, r2
 8007f20:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007f22:	683b      	ldr	r3, [r7, #0]
 8007f24:	685b      	ldr	r3, [r3, #4]
 8007f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d003      	beq.n	8007f36 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 8007f2e:	69ba      	ldr	r2, [r7, #24]
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007f36:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f3a:	69bb      	ldr	r3, [r7, #24]
 8007f3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007f3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	43db      	mvns	r3, r3
 8007f4a:	69ba      	ldr	r2, [r7, #24]
 8007f4c:	4013      	ands	r3, r2
 8007f4e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d003      	beq.n	8007f64 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 8007f5c:	69ba      	ldr	r2, [r7, #24]
 8007f5e:	693b      	ldr	r3, [r7, #16]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007f64:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	685b      	ldr	r3, [r3, #4]
 8007f70:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f72:	693b      	ldr	r3, [r7, #16]
 8007f74:	43db      	mvns	r3, r3
 8007f76:	69ba      	ldr	r2, [r7, #24]
 8007f78:	4013      	ands	r3, r2
 8007f7a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007f7c:	683b      	ldr	r3, [r7, #0]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 8007f88:	69ba      	ldr	r2, [r7, #24]
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	4313      	orrs	r3, r2
 8007f8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007f90:	697b      	ldr	r3, [r7, #20]
 8007f92:	69ba      	ldr	r2, [r7, #24]
 8007f94:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007f96:	697b      	ldr	r3, [r7, #20]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007f9c:	693b      	ldr	r3, [r7, #16]
 8007f9e:	43db      	mvns	r3, r3
 8007fa0:	69ba      	ldr	r2, [r7, #24]
 8007fa2:	4013      	ands	r3, r2
 8007fa4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	685b      	ldr	r3, [r3, #4]
 8007faa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007fae:	2b00      	cmp	r3, #0
 8007fb0:	d003      	beq.n	8007fba <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 8007fb2:	69ba      	ldr	r2, [r7, #24]
 8007fb4:	693b      	ldr	r3, [r7, #16]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007fba:	697b      	ldr	r3, [r7, #20]
 8007fbc:	69ba      	ldr	r2, [r7, #24]
 8007fbe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	3301      	adds	r3, #1
 8007fc4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	681a      	ldr	r2, [r3, #0]
 8007fca:	69fb      	ldr	r3, [r7, #28]
 8007fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	f47f ae6b 	bne.w	8007cac <HAL_GPIO_Init+0x14>
  }
}
 8007fd6:	bf00      	nop
 8007fd8:	bf00      	nop
 8007fda:	3724      	adds	r7, #36	; 0x24
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr
 8007fe4:	58000400 	.word	0x58000400

08007fe8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007fe8:	b480      	push	{r7}
 8007fea:	b085      	sub	sp, #20
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
 8007ff0:	460b      	mov	r3, r1
 8007ff2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	691a      	ldr	r2, [r3, #16]
 8007ff8:	887b      	ldrh	r3, [r7, #2]
 8007ffa:	4013      	ands	r3, r2
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008000:	2301      	movs	r3, #1
 8008002:	73fb      	strb	r3, [r7, #15]
 8008004:	e001      	b.n	800800a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008006:	2300      	movs	r3, #0
 8008008:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
}
 800800c:	4618      	mov	r0, r3
 800800e:	3714      	adds	r7, #20
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr

08008018 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008018:	b480      	push	{r7}
 800801a:	b083      	sub	sp, #12
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
 8008020:	460b      	mov	r3, r1
 8008022:	807b      	strh	r3, [r7, #2]
 8008024:	4613      	mov	r3, r2
 8008026:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8008028:	787b      	ldrb	r3, [r7, #1]
 800802a:	2b00      	cmp	r3, #0
 800802c:	d003      	beq.n	8008036 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800802e:	887a      	ldrh	r2, [r7, #2]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8008034:	e003      	b.n	800803e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8008036:	887b      	ldrh	r3, [r7, #2]
 8008038:	041a      	lsls	r2, r3, #16
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	619a      	str	r2, [r3, #24]
}
 800803e:	bf00      	nop
 8008040:	370c      	adds	r7, #12
 8008042:	46bd      	mov	sp, r7
 8008044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008048:	4770      	bx	lr
	...

0800804c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800804c:	b580      	push	{r7, lr}
 800804e:	b082      	sub	sp, #8
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d101      	bne.n	800805e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800805a:	2301      	movs	r3, #1
 800805c:	e07f      	b.n	800815e <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008064:	b2db      	uxtb	r3, r3
 8008066:	2b00      	cmp	r3, #0
 8008068:	d106      	bne.n	8008078 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	2200      	movs	r2, #0
 800806e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f7fa fde2 	bl	8002c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2224      	movs	r2, #36	; 0x24
 800807c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	681a      	ldr	r2, [r3, #0]
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	f022 0201 	bic.w	r2, r2, #1
 800808e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	685a      	ldr	r2, [r3, #4]
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800809c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	689a      	ldr	r2, [r3, #8]
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80080ac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	68db      	ldr	r3, [r3, #12]
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d107      	bne.n	80080c6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	689a      	ldr	r2, [r3, #8]
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80080c2:	609a      	str	r2, [r3, #8]
 80080c4:	e006      	b.n	80080d4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	689a      	ldr	r2, [r3, #8]
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80080d2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	68db      	ldr	r3, [r3, #12]
 80080d8:	2b02      	cmp	r3, #2
 80080da:	d104      	bne.n	80080e6 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80080e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	6859      	ldr	r1, [r3, #4]
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	4b1d      	ldr	r3, [pc, #116]	; (8008168 <HAL_I2C_Init+0x11c>)
 80080f2:	430b      	orrs	r3, r1
 80080f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68da      	ldr	r2, [r3, #12]
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008104:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	691a      	ldr	r2, [r3, #16]
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	695b      	ldr	r3, [r3, #20]
 800810e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	699b      	ldr	r3, [r3, #24]
 8008116:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	430a      	orrs	r2, r1
 800811e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	69d9      	ldr	r1, [r3, #28]
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a1a      	ldr	r2, [r3, #32]
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	430a      	orrs	r2, r1
 800812e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681a      	ldr	r2, [r3, #0]
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f042 0201 	orr.w	r2, r2, #1
 800813e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2220      	movs	r2, #32
 800814a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	2200      	movs	r2, #0
 8008152:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2200      	movs	r2, #0
 8008158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800815c:	2300      	movs	r3, #0
}
 800815e:	4618      	mov	r0, r3
 8008160:	3708      	adds	r7, #8
 8008162:	46bd      	mov	sp, r7
 8008164:	bd80      	pop	{r7, pc}
 8008166:	bf00      	nop
 8008168:	02008000 	.word	0x02008000

0800816c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800816c:	b580      	push	{r7, lr}
 800816e:	b084      	sub	sp, #16
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	699b      	ldr	r3, [r3, #24]
 800817a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008188:	2b00      	cmp	r3, #0
 800818a:	d005      	beq.n	8008198 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008190:	68ba      	ldr	r2, [r7, #8]
 8008192:	68f9      	ldr	r1, [r7, #12]
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	4798      	blx	r3
  }
}
 8008198:	bf00      	nop
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
 80081a8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081b0:	b2db      	uxtb	r3, r3
 80081b2:	2b20      	cmp	r3, #32
 80081b4:	d138      	bne.n	8008228 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80081bc:	2b01      	cmp	r3, #1
 80081be:	d101      	bne.n	80081c4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80081c0:	2302      	movs	r3, #2
 80081c2:	e032      	b.n	800822a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2201      	movs	r2, #1
 80081c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	2224      	movs	r2, #36	; 0x24
 80081d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f022 0201 	bic.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80081f2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	6819      	ldr	r1, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	683a      	ldr	r2, [r7, #0]
 8008200:	430a      	orrs	r2, r1
 8008202:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	681a      	ldr	r2, [r3, #0]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	f042 0201 	orr.w	r2, r2, #1
 8008212:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2220      	movs	r2, #32
 8008218:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008224:	2300      	movs	r3, #0
 8008226:	e000      	b.n	800822a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008228:	2302      	movs	r3, #2
  }
}
 800822a:	4618      	mov	r0, r3
 800822c:	370c      	adds	r7, #12
 800822e:	46bd      	mov	sp, r7
 8008230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008234:	4770      	bx	lr

08008236 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008236:	b480      	push	{r7}
 8008238:	b085      	sub	sp, #20
 800823a:	af00      	add	r7, sp, #0
 800823c:	6078      	str	r0, [r7, #4]
 800823e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008246:	b2db      	uxtb	r3, r3
 8008248:	2b20      	cmp	r3, #32
 800824a:	d139      	bne.n	80082c0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008252:	2b01      	cmp	r3, #1
 8008254:	d101      	bne.n	800825a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008256:	2302      	movs	r3, #2
 8008258:	e033      	b.n	80082c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2201      	movs	r2, #1
 800825e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2224      	movs	r2, #36	; 0x24
 8008266:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	681a      	ldr	r2, [r3, #0]
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	f022 0201 	bic.w	r2, r2, #1
 8008278:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008288:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	021b      	lsls	r3, r3, #8
 800828e:	68fa      	ldr	r2, [r7, #12]
 8008290:	4313      	orrs	r3, r2
 8008292:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	68fa      	ldr	r2, [r7, #12]
 800829a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0201 	orr.w	r2, r2, #1
 80082aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2220      	movs	r2, #32
 80082b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80082bc:	2300      	movs	r3, #0
 80082be:	e000      	b.n	80082c2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80082c0:	2302      	movs	r3, #2
  }
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3714      	adds	r7, #20
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr

080082ce <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80082ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082d0:	b08f      	sub	sp, #60	; 0x3c
 80082d2:	af0a      	add	r7, sp, #40	; 0x28
 80082d4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d101      	bne.n	80082e0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80082dc:	2301      	movs	r3, #1
 80082de:	e116      	b.n	800850e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d106      	bne.n	8008300 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	2200      	movs	r2, #0
 80082f6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80082fa:	6878      	ldr	r0, [r7, #4]
 80082fc:	f00e fbc8 	bl	8016a90 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2203      	movs	r2, #3
 8008304:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008308:	68bb      	ldr	r3, [r7, #8]
 800830a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800830c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008310:	2b00      	cmp	r3, #0
 8008312:	d102      	bne.n	800831a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2200      	movs	r2, #0
 8008318:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4618      	mov	r0, r3
 8008320:	f00a fcf7 	bl	8012d12 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	603b      	str	r3, [r7, #0]
 800832a:	687e      	ldr	r6, [r7, #4]
 800832c:	466d      	mov	r5, sp
 800832e:	f106 0410 	add.w	r4, r6, #16
 8008332:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008334:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008336:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008338:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800833a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800833e:	e885 0003 	stmia.w	r5, {r0, r1}
 8008342:	1d33      	adds	r3, r6, #4
 8008344:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008346:	6838      	ldr	r0, [r7, #0]
 8008348:	f00a fbc2 	bl	8012ad0 <USB_CoreInit>
 800834c:	4603      	mov	r3, r0
 800834e:	2b00      	cmp	r3, #0
 8008350:	d005      	beq.n	800835e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2202      	movs	r2, #2
 8008356:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e0d7      	b.n	800850e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2100      	movs	r1, #0
 8008364:	4618      	mov	r0, r3
 8008366:	f00a fce5 	bl	8012d34 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800836a:	2300      	movs	r3, #0
 800836c:	73fb      	strb	r3, [r7, #15]
 800836e:	e04a      	b.n	8008406 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008370:	7bfa      	ldrb	r2, [r7, #15]
 8008372:	6879      	ldr	r1, [r7, #4]
 8008374:	4613      	mov	r3, r2
 8008376:	00db      	lsls	r3, r3, #3
 8008378:	4413      	add	r3, r2
 800837a:	009b      	lsls	r3, r3, #2
 800837c:	440b      	add	r3, r1
 800837e:	333d      	adds	r3, #61	; 0x3d
 8008380:	2201      	movs	r2, #1
 8008382:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008384:	7bfa      	ldrb	r2, [r7, #15]
 8008386:	6879      	ldr	r1, [r7, #4]
 8008388:	4613      	mov	r3, r2
 800838a:	00db      	lsls	r3, r3, #3
 800838c:	4413      	add	r3, r2
 800838e:	009b      	lsls	r3, r3, #2
 8008390:	440b      	add	r3, r1
 8008392:	333c      	adds	r3, #60	; 0x3c
 8008394:	7bfa      	ldrb	r2, [r7, #15]
 8008396:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008398:	7bfa      	ldrb	r2, [r7, #15]
 800839a:	7bfb      	ldrb	r3, [r7, #15]
 800839c:	b298      	uxth	r0, r3
 800839e:	6879      	ldr	r1, [r7, #4]
 80083a0:	4613      	mov	r3, r2
 80083a2:	00db      	lsls	r3, r3, #3
 80083a4:	4413      	add	r3, r2
 80083a6:	009b      	lsls	r3, r3, #2
 80083a8:	440b      	add	r3, r1
 80083aa:	3356      	adds	r3, #86	; 0x56
 80083ac:	4602      	mov	r2, r0
 80083ae:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80083b0:	7bfa      	ldrb	r2, [r7, #15]
 80083b2:	6879      	ldr	r1, [r7, #4]
 80083b4:	4613      	mov	r3, r2
 80083b6:	00db      	lsls	r3, r3, #3
 80083b8:	4413      	add	r3, r2
 80083ba:	009b      	lsls	r3, r3, #2
 80083bc:	440b      	add	r3, r1
 80083be:	3340      	adds	r3, #64	; 0x40
 80083c0:	2200      	movs	r2, #0
 80083c2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80083c4:	7bfa      	ldrb	r2, [r7, #15]
 80083c6:	6879      	ldr	r1, [r7, #4]
 80083c8:	4613      	mov	r3, r2
 80083ca:	00db      	lsls	r3, r3, #3
 80083cc:	4413      	add	r3, r2
 80083ce:	009b      	lsls	r3, r3, #2
 80083d0:	440b      	add	r3, r1
 80083d2:	3344      	adds	r3, #68	; 0x44
 80083d4:	2200      	movs	r2, #0
 80083d6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80083d8:	7bfa      	ldrb	r2, [r7, #15]
 80083da:	6879      	ldr	r1, [r7, #4]
 80083dc:	4613      	mov	r3, r2
 80083de:	00db      	lsls	r3, r3, #3
 80083e0:	4413      	add	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	440b      	add	r3, r1
 80083e6:	3348      	adds	r3, #72	; 0x48
 80083e8:	2200      	movs	r2, #0
 80083ea:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80083ec:	7bfa      	ldrb	r2, [r7, #15]
 80083ee:	6879      	ldr	r1, [r7, #4]
 80083f0:	4613      	mov	r3, r2
 80083f2:	00db      	lsls	r3, r3, #3
 80083f4:	4413      	add	r3, r2
 80083f6:	009b      	lsls	r3, r3, #2
 80083f8:	440b      	add	r3, r1
 80083fa:	334c      	adds	r3, #76	; 0x4c
 80083fc:	2200      	movs	r2, #0
 80083fe:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008400:	7bfb      	ldrb	r3, [r7, #15]
 8008402:	3301      	adds	r3, #1
 8008404:	73fb      	strb	r3, [r7, #15]
 8008406:	7bfa      	ldrb	r2, [r7, #15]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	685b      	ldr	r3, [r3, #4]
 800840c:	429a      	cmp	r2, r3
 800840e:	d3af      	bcc.n	8008370 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008410:	2300      	movs	r3, #0
 8008412:	73fb      	strb	r3, [r7, #15]
 8008414:	e044      	b.n	80084a0 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008416:	7bfa      	ldrb	r2, [r7, #15]
 8008418:	6879      	ldr	r1, [r7, #4]
 800841a:	4613      	mov	r3, r2
 800841c:	00db      	lsls	r3, r3, #3
 800841e:	4413      	add	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	440b      	add	r3, r1
 8008424:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008428:	2200      	movs	r2, #0
 800842a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800842c:	7bfa      	ldrb	r2, [r7, #15]
 800842e:	6879      	ldr	r1, [r7, #4]
 8008430:	4613      	mov	r3, r2
 8008432:	00db      	lsls	r3, r3, #3
 8008434:	4413      	add	r3, r2
 8008436:	009b      	lsls	r3, r3, #2
 8008438:	440b      	add	r3, r1
 800843a:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 800843e:	7bfa      	ldrb	r2, [r7, #15]
 8008440:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008442:	7bfa      	ldrb	r2, [r7, #15]
 8008444:	6879      	ldr	r1, [r7, #4]
 8008446:	4613      	mov	r3, r2
 8008448:	00db      	lsls	r3, r3, #3
 800844a:	4413      	add	r3, r2
 800844c:	009b      	lsls	r3, r3, #2
 800844e:	440b      	add	r3, r1
 8008450:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008454:	2200      	movs	r2, #0
 8008456:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008458:	7bfa      	ldrb	r2, [r7, #15]
 800845a:	6879      	ldr	r1, [r7, #4]
 800845c:	4613      	mov	r3, r2
 800845e:	00db      	lsls	r3, r3, #3
 8008460:	4413      	add	r3, r2
 8008462:	009b      	lsls	r3, r3, #2
 8008464:	440b      	add	r3, r1
 8008466:	f503 7321 	add.w	r3, r3, #644	; 0x284
 800846a:	2200      	movs	r2, #0
 800846c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800846e:	7bfa      	ldrb	r2, [r7, #15]
 8008470:	6879      	ldr	r1, [r7, #4]
 8008472:	4613      	mov	r3, r2
 8008474:	00db      	lsls	r3, r3, #3
 8008476:	4413      	add	r3, r2
 8008478:	009b      	lsls	r3, r3, #2
 800847a:	440b      	add	r3, r1
 800847c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8008480:	2200      	movs	r2, #0
 8008482:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008484:	7bfa      	ldrb	r2, [r7, #15]
 8008486:	6879      	ldr	r1, [r7, #4]
 8008488:	4613      	mov	r3, r2
 800848a:	00db      	lsls	r3, r3, #3
 800848c:	4413      	add	r3, r2
 800848e:	009b      	lsls	r3, r3, #2
 8008490:	440b      	add	r3, r1
 8008492:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008496:	2200      	movs	r2, #0
 8008498:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800849a:	7bfb      	ldrb	r3, [r7, #15]
 800849c:	3301      	adds	r3, #1
 800849e:	73fb      	strb	r3, [r7, #15]
 80084a0:	7bfa      	ldrb	r2, [r7, #15]
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	685b      	ldr	r3, [r3, #4]
 80084a6:	429a      	cmp	r2, r3
 80084a8:	d3b5      	bcc.n	8008416 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	603b      	str	r3, [r7, #0]
 80084b0:	687e      	ldr	r6, [r7, #4]
 80084b2:	466d      	mov	r5, sp
 80084b4:	f106 0410 	add.w	r4, r6, #16
 80084b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80084c4:	e885 0003 	stmia.w	r5, {r0, r1}
 80084c8:	1d33      	adds	r3, r6, #4
 80084ca:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084cc:	6838      	ldr	r0, [r7, #0]
 80084ce:	f00a fc7d 	bl	8012dcc <USB_DevInit>
 80084d2:	4603      	mov	r3, r0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d005      	beq.n	80084e4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	2202      	movs	r2, #2
 80084dc:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e014      	b.n	800850e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d102      	bne.n	8008502 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80084fc:	6878      	ldr	r0, [r7, #4]
 80084fe:	f001 f96f 	bl	80097e0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4618      	mov	r0, r3
 8008508:	f00b fcbf 	bl	8013e8a <USB_DevDisconnect>

  return HAL_OK;
 800850c:	2300      	movs	r3, #0
}
 800850e:	4618      	mov	r0, r3
 8008510:	3714      	adds	r7, #20
 8008512:	46bd      	mov	sp, r7
 8008514:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008516 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b084      	sub	sp, #16
 800851a:	af00      	add	r7, sp, #0
 800851c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800852a:	2b01      	cmp	r3, #1
 800852c:	d101      	bne.n	8008532 <HAL_PCD_Start+0x1c>
 800852e:	2302      	movs	r3, #2
 8008530:	e022      	b.n	8008578 <HAL_PCD_Start+0x62>
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2201      	movs	r2, #1
 8008536:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800853e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008542:	2b00      	cmp	r3, #0
 8008544:	d109      	bne.n	800855a <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  if (((USBx->CID & (0x1U << 8)) == 0U) &&
 800854a:	2b01      	cmp	r3, #1
 800854c:	d105      	bne.n	800855a <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008552:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	4618      	mov	r0, r3
 8008560:	f00a fbc6 	bl	8012cf0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	4618      	mov	r0, r3
 800856a:	f00b fc6d 	bl	8013e48 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008576:	2300      	movs	r3, #0
}
 8008578:	4618      	mov	r0, r3
 800857a:	3710      	adds	r7, #16
 800857c:	46bd      	mov	sp, r7
 800857e:	bd80      	pop	{r7, pc}

08008580 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008580:	b590      	push	{r4, r7, lr}
 8008582:	b08d      	sub	sp, #52	; 0x34
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800858e:	6a3b      	ldr	r3, [r7, #32]
 8008590:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	4618      	mov	r0, r3
 8008598:	f00b fd2b 	bl	8013ff2 <USB_GetMode>
 800859c:	4603      	mov	r3, r0
 800859e:	2b00      	cmp	r3, #0
 80085a0:	f040 84b7 	bne.w	8008f12 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	4618      	mov	r0, r3
 80085aa:	f00b fc8f 	bl	8013ecc <USB_ReadInterrupts>
 80085ae:	4603      	mov	r3, r0
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	f000 84ad 	beq.w	8008f10 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80085b6:	69fb      	ldr	r3, [r7, #28]
 80085b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	0a1b      	lsrs	r3, r3, #8
 80085c0:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f00b fc7c 	bl	8013ecc <USB_ReadInterrupts>
 80085d4:	4603      	mov	r3, r0
 80085d6:	f003 0302 	and.w	r3, r3, #2
 80085da:	2b02      	cmp	r3, #2
 80085dc:	d107      	bne.n	80085ee <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	695a      	ldr	r2, [r3, #20]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f002 0202 	and.w	r2, r2, #2
 80085ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4618      	mov	r0, r3
 80085f4:	f00b fc6a 	bl	8013ecc <USB_ReadInterrupts>
 80085f8:	4603      	mov	r3, r0
 80085fa:	f003 0310 	and.w	r3, r3, #16
 80085fe:	2b10      	cmp	r3, #16
 8008600:	d161      	bne.n	80086c6 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	699a      	ldr	r2, [r3, #24]
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	f022 0210 	bic.w	r2, r2, #16
 8008610:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8008612:	6a3b      	ldr	r3, [r7, #32]
 8008614:	6a1b      	ldr	r3, [r3, #32]
 8008616:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8008618:	69bb      	ldr	r3, [r7, #24]
 800861a:	f003 020f 	and.w	r2, r3, #15
 800861e:	4613      	mov	r3, r2
 8008620:	00db      	lsls	r3, r3, #3
 8008622:	4413      	add	r3, r2
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800862a:	687a      	ldr	r2, [r7, #4]
 800862c:	4413      	add	r3, r2
 800862e:	3304      	adds	r3, #4
 8008630:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	0c5b      	lsrs	r3, r3, #17
 8008636:	f003 030f 	and.w	r3, r3, #15
 800863a:	2b02      	cmp	r3, #2
 800863c:	d124      	bne.n	8008688 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800863e:	69ba      	ldr	r2, [r7, #24]
 8008640:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008644:	4013      	ands	r3, r2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d035      	beq.n	80086b6 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800864e:	69bb      	ldr	r3, [r7, #24]
 8008650:	091b      	lsrs	r3, r3, #4
 8008652:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008654:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008658:	b29b      	uxth	r3, r3
 800865a:	461a      	mov	r2, r3
 800865c:	6a38      	ldr	r0, [r7, #32]
 800865e:	f00b faa1 	bl	8013ba4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	68da      	ldr	r2, [r3, #12]
 8008666:	69bb      	ldr	r3, [r7, #24]
 8008668:	091b      	lsrs	r3, r3, #4
 800866a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800866e:	441a      	add	r2, r3
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	695a      	ldr	r2, [r3, #20]
 8008678:	69bb      	ldr	r3, [r7, #24]
 800867a:	091b      	lsrs	r3, r3, #4
 800867c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008680:	441a      	add	r2, r3
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	615a      	str	r2, [r3, #20]
 8008686:	e016      	b.n	80086b6 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8008688:	69bb      	ldr	r3, [r7, #24]
 800868a:	0c5b      	lsrs	r3, r3, #17
 800868c:	f003 030f 	and.w	r3, r3, #15
 8008690:	2b06      	cmp	r3, #6
 8008692:	d110      	bne.n	80086b6 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800869a:	2208      	movs	r2, #8
 800869c:	4619      	mov	r1, r3
 800869e:	6a38      	ldr	r0, [r7, #32]
 80086a0:	f00b fa80 	bl	8013ba4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	695a      	ldr	r2, [r3, #20]
 80086a8:	69bb      	ldr	r3, [r7, #24]
 80086aa:	091b      	lsrs	r3, r3, #4
 80086ac:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80086b0:	441a      	add	r2, r3
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	699a      	ldr	r2, [r3, #24]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f042 0210 	orr.w	r2, r2, #16
 80086c4:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4618      	mov	r0, r3
 80086cc:	f00b fbfe 	bl	8013ecc <USB_ReadInterrupts>
 80086d0:	4603      	mov	r3, r0
 80086d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80086d6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80086da:	f040 80a7 	bne.w	800882c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80086de:	2300      	movs	r3, #0
 80086e0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4618      	mov	r0, r3
 80086e8:	f00b fc03 	bl	8013ef2 <USB_ReadDevAllOutEpInterrupt>
 80086ec:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80086ee:	e099      	b.n	8008824 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80086f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	f000 808e 	beq.w	8008818 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008702:	b2d2      	uxtb	r2, r2
 8008704:	4611      	mov	r1, r2
 8008706:	4618      	mov	r0, r3
 8008708:	f00b fc27 	bl	8013f5a <USB_ReadDevOutEPInterrupt>
 800870c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800870e:	693b      	ldr	r3, [r7, #16]
 8008710:	f003 0301 	and.w	r3, r3, #1
 8008714:	2b00      	cmp	r3, #0
 8008716:	d00c      	beq.n	8008732 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8008718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800871a:	015a      	lsls	r2, r3, #5
 800871c:	69fb      	ldr	r3, [r7, #28]
 800871e:	4413      	add	r3, r2
 8008720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008724:	461a      	mov	r2, r3
 8008726:	2301      	movs	r3, #1
 8008728:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800872a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800872c:	6878      	ldr	r0, [r7, #4]
 800872e:	f000 fed1 	bl	80094d4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	f003 0308 	and.w	r3, r3, #8
 8008738:	2b00      	cmp	r3, #0
 800873a:	d00c      	beq.n	8008756 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800873c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800873e:	015a      	lsls	r2, r3, #5
 8008740:	69fb      	ldr	r3, [r7, #28]
 8008742:	4413      	add	r3, r2
 8008744:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008748:	461a      	mov	r2, r3
 800874a:	2308      	movs	r3, #8
 800874c:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800874e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f000 ffa7 	bl	80096a4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	f003 0310 	and.w	r3, r3, #16
 800875c:	2b00      	cmp	r3, #0
 800875e:	d008      	beq.n	8008772 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8008760:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008762:	015a      	lsls	r2, r3, #5
 8008764:	69fb      	ldr	r3, [r7, #28]
 8008766:	4413      	add	r3, r2
 8008768:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800876c:	461a      	mov	r2, r3
 800876e:	2310      	movs	r3, #16
 8008770:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008772:	693b      	ldr	r3, [r7, #16]
 8008774:	f003 0302 	and.w	r3, r3, #2
 8008778:	2b00      	cmp	r3, #0
 800877a:	d030      	beq.n	80087de <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800877c:	6a3b      	ldr	r3, [r7, #32]
 800877e:	695b      	ldr	r3, [r3, #20]
 8008780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008784:	2b80      	cmp	r3, #128	; 0x80
 8008786:	d109      	bne.n	800879c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008788:	69fb      	ldr	r3, [r7, #28]
 800878a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800878e:	685b      	ldr	r3, [r3, #4]
 8008790:	69fa      	ldr	r2, [r7, #28]
 8008792:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008796:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800879a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800879c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800879e:	4613      	mov	r3, r2
 80087a0:	00db      	lsls	r3, r3, #3
 80087a2:	4413      	add	r3, r2
 80087a4:	009b      	lsls	r3, r3, #2
 80087a6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80087aa:	687a      	ldr	r2, [r7, #4]
 80087ac:	4413      	add	r3, r2
 80087ae:	3304      	adds	r3, #4
 80087b0:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	78db      	ldrb	r3, [r3, #3]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d108      	bne.n	80087cc <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	2200      	movs	r2, #0
 80087be:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80087c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	4619      	mov	r1, r3
 80087c6:	6878      	ldr	r0, [r7, #4]
 80087c8:	f00e fa5a 	bl	8016c80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	015a      	lsls	r2, r3, #5
 80087d0:	69fb      	ldr	r3, [r7, #28]
 80087d2:	4413      	add	r3, r2
 80087d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087d8:	461a      	mov	r2, r3
 80087da:	2302      	movs	r3, #2
 80087dc:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f003 0320 	and.w	r3, r3, #32
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d008      	beq.n	80087fa <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	015a      	lsls	r2, r3, #5
 80087ec:	69fb      	ldr	r3, [r7, #28]
 80087ee:	4413      	add	r3, r2
 80087f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80087f4:	461a      	mov	r2, r3
 80087f6:	2320      	movs	r3, #32
 80087f8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008800:	2b00      	cmp	r3, #0
 8008802:	d009      	beq.n	8008818 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8008804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008806:	015a      	lsls	r2, r3, #5
 8008808:	69fb      	ldr	r3, [r7, #28]
 800880a:	4413      	add	r3, r2
 800880c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008810:	461a      	mov	r2, r3
 8008812:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008816:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8008818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800881a:	3301      	adds	r3, #1
 800881c:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800881e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008820:	085b      	lsrs	r3, r3, #1
 8008822:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008824:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008826:	2b00      	cmp	r3, #0
 8008828:	f47f af62 	bne.w	80086f0 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	4618      	mov	r0, r3
 8008832:	f00b fb4b 	bl	8013ecc <USB_ReadInterrupts>
 8008836:	4603      	mov	r3, r0
 8008838:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800883c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008840:	f040 80db 	bne.w	80089fa <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4618      	mov	r0, r3
 800884a:	f00b fb6c 	bl	8013f26 <USB_ReadDevAllInEpInterrupt>
 800884e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8008850:	2300      	movs	r3, #0
 8008852:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8008854:	e0cd      	b.n	80089f2 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8008856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008858:	f003 0301 	and.w	r3, r3, #1
 800885c:	2b00      	cmp	r3, #0
 800885e:	f000 80c2 	beq.w	80089e6 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008868:	b2d2      	uxtb	r2, r2
 800886a:	4611      	mov	r1, r2
 800886c:	4618      	mov	r0, r3
 800886e:	f00b fb92 	bl	8013f96 <USB_ReadDevInEPInterrupt>
 8008872:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008874:	693b      	ldr	r3, [r7, #16]
 8008876:	f003 0301 	and.w	r3, r3, #1
 800887a:	2b00      	cmp	r3, #0
 800887c:	d057      	beq.n	800892e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800887e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008880:	f003 030f 	and.w	r3, r3, #15
 8008884:	2201      	movs	r2, #1
 8008886:	fa02 f303 	lsl.w	r3, r2, r3
 800888a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800888c:	69fb      	ldr	r3, [r7, #28]
 800888e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008892:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	43db      	mvns	r3, r3
 8008898:	69f9      	ldr	r1, [r7, #28]
 800889a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800889e:	4013      	ands	r3, r2
 80088a0:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80088a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088a4:	015a      	lsls	r2, r3, #5
 80088a6:	69fb      	ldr	r3, [r7, #28]
 80088a8:	4413      	add	r3, r2
 80088aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80088ae:	461a      	mov	r2, r3
 80088b0:	2301      	movs	r3, #1
 80088b2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	2b01      	cmp	r3, #1
 80088ba:	d132      	bne.n	8008922 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80088bc:	6879      	ldr	r1, [r7, #4]
 80088be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088c0:	4613      	mov	r3, r2
 80088c2:	00db      	lsls	r3, r3, #3
 80088c4:	4413      	add	r3, r2
 80088c6:	009b      	lsls	r3, r3, #2
 80088c8:	440b      	add	r3, r1
 80088ca:	3348      	adds	r3, #72	; 0x48
 80088cc:	6819      	ldr	r1, [r3, #0]
 80088ce:	6878      	ldr	r0, [r7, #4]
 80088d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088d2:	4613      	mov	r3, r2
 80088d4:	00db      	lsls	r3, r3, #3
 80088d6:	4413      	add	r3, r2
 80088d8:	009b      	lsls	r3, r3, #2
 80088da:	4403      	add	r3, r0
 80088dc:	3344      	adds	r3, #68	; 0x44
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4419      	add	r1, r3
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088e6:	4613      	mov	r3, r2
 80088e8:	00db      	lsls	r3, r3, #3
 80088ea:	4413      	add	r3, r2
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4403      	add	r3, r0
 80088f0:	3348      	adds	r3, #72	; 0x48
 80088f2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80088f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	d113      	bne.n	8008922 <HAL_PCD_IRQHandler+0x3a2>
 80088fa:	6879      	ldr	r1, [r7, #4]
 80088fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80088fe:	4613      	mov	r3, r2
 8008900:	00db      	lsls	r3, r3, #3
 8008902:	4413      	add	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	440b      	add	r3, r1
 8008908:	334c      	adds	r3, #76	; 0x4c
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	2b00      	cmp	r3, #0
 800890e:	d108      	bne.n	8008922 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	6818      	ldr	r0, [r3, #0]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800891a:	461a      	mov	r2, r3
 800891c:	2101      	movs	r1, #1
 800891e:	f00b fb9b 	bl	8014058 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008922:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008924:	b2db      	uxtb	r3, r3
 8008926:	4619      	mov	r1, r3
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	f00e f924 	bl	8016b76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800892e:	693b      	ldr	r3, [r7, #16]
 8008930:	f003 0308 	and.w	r3, r3, #8
 8008934:	2b00      	cmp	r3, #0
 8008936:	d008      	beq.n	800894a <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800893a:	015a      	lsls	r2, r3, #5
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	4413      	add	r3, r2
 8008940:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008944:	461a      	mov	r2, r3
 8008946:	2308      	movs	r3, #8
 8008948:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800894a:	693b      	ldr	r3, [r7, #16]
 800894c:	f003 0310 	and.w	r3, r3, #16
 8008950:	2b00      	cmp	r3, #0
 8008952:	d008      	beq.n	8008966 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008960:	461a      	mov	r2, r3
 8008962:	2310      	movs	r3, #16
 8008964:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800896c:	2b00      	cmp	r3, #0
 800896e:	d008      	beq.n	8008982 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008972:	015a      	lsls	r2, r3, #5
 8008974:	69fb      	ldr	r3, [r7, #28]
 8008976:	4413      	add	r3, r2
 8008978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800897c:	461a      	mov	r2, r3
 800897e:	2340      	movs	r3, #64	; 0x40
 8008980:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f003 0302 	and.w	r3, r3, #2
 8008988:	2b00      	cmp	r3, #0
 800898a:	d023      	beq.n	80089d4 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800898c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800898e:	6a38      	ldr	r0, [r7, #32]
 8008990:	f00a fb7a 	bl	8013088 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008996:	4613      	mov	r3, r2
 8008998:	00db      	lsls	r3, r3, #3
 800899a:	4413      	add	r3, r2
 800899c:	009b      	lsls	r3, r3, #2
 800899e:	3338      	adds	r3, #56	; 0x38
 80089a0:	687a      	ldr	r2, [r7, #4]
 80089a2:	4413      	add	r3, r2
 80089a4:	3304      	adds	r3, #4
 80089a6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	78db      	ldrb	r3, [r3, #3]
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d108      	bne.n	80089c2 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	2200      	movs	r2, #0
 80089b4:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80089b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b8:	b2db      	uxtb	r3, r3
 80089ba:	4619      	mov	r1, r3
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f00e f971 	bl	8016ca4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80089c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089c4:	015a      	lsls	r2, r3, #5
 80089c6:	69fb      	ldr	r3, [r7, #28]
 80089c8:	4413      	add	r3, r2
 80089ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ce:	461a      	mov	r2, r3
 80089d0:	2302      	movs	r3, #2
 80089d2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d003      	beq.n	80089e6 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80089de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fcea 	bl	80093ba <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80089e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e8:	3301      	adds	r3, #1
 80089ea:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80089ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ee:	085b      	lsrs	r3, r3, #1
 80089f0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80089f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	f47f af2e 	bne.w	8008856 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4618      	mov	r0, r3
 8008a00:	f00b fa64 	bl	8013ecc <USB_ReadInterrupts>
 8008a04:	4603      	mov	r3, r0
 8008a06:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a0a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a0e:	d122      	bne.n	8008a56 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008a10:	69fb      	ldr	r3, [r7, #28]
 8008a12:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a16:	685b      	ldr	r3, [r3, #4]
 8008a18:	69fa      	ldr	r2, [r7, #28]
 8008a1a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008a1e:	f023 0301 	bic.w	r3, r3, #1
 8008a22:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008a2a:	2b01      	cmp	r3, #1
 8008a2c:	d108      	bne.n	8008a40 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008a36:	2100      	movs	r1, #0
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f000 fef5 	bl	8009828 <HAL_PCDEx_LPM_Callback>
 8008a3e:	e002      	b.n	8008a46 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f00e f90f 	bl	8016c64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	695a      	ldr	r2, [r3, #20]
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008a54:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	f00b fa36 	bl	8013ecc <USB_ReadInterrupts>
 8008a60:	4603      	mov	r3, r0
 8008a62:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008a66:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a6a:	d112      	bne.n	8008a92 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008a6c:	69fb      	ldr	r3, [r7, #28]
 8008a6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a72:	689b      	ldr	r3, [r3, #8]
 8008a74:	f003 0301 	and.w	r3, r3, #1
 8008a78:	2b01      	cmp	r3, #1
 8008a7a:	d102      	bne.n	8008a82 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f00e f8cb 	bl	8016c18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	695a      	ldr	r2, [r3, #20]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008a90:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4618      	mov	r0, r3
 8008a98:	f00b fa18 	bl	8013ecc <USB_ReadInterrupts>
 8008a9c:	4603      	mov	r3, r0
 8008a9e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008aa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008aa6:	d121      	bne.n	8008aec <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	695a      	ldr	r2, [r3, #20]
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008ab6:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d111      	bne.n	8008ae6 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ad0:	089b      	lsrs	r3, r3, #2
 8008ad2:	f003 020f 	and.w	r2, r3, #15
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008adc:	2101      	movs	r1, #1
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 fea2 	bl	8009828 <HAL_PCDEx_LPM_Callback>
 8008ae4:	e002      	b.n	8008aec <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f00e f896 	bl	8016c18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	4618      	mov	r0, r3
 8008af2:	f00b f9eb 	bl	8013ecc <USB_ReadInterrupts>
 8008af6:	4603      	mov	r3, r0
 8008af8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b00:	f040 80b7 	bne.w	8008c72 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008b04:	69fb      	ldr	r3, [r7, #28]
 8008b06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b0a:	685b      	ldr	r3, [r3, #4]
 8008b0c:	69fa      	ldr	r2, [r7, #28]
 8008b0e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b12:	f023 0301 	bic.w	r3, r3, #1
 8008b16:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	2110      	movs	r1, #16
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f00a fab2 	bl	8013088 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008b24:	2300      	movs	r3, #0
 8008b26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008b28:	e046      	b.n	8008bb8 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b2c:	015a      	lsls	r2, r3, #5
 8008b2e:	69fb      	ldr	r3, [r7, #28]
 8008b30:	4413      	add	r3, r2
 8008b32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b36:	461a      	mov	r2, r3
 8008b38:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008b3c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b40:	015a      	lsls	r2, r3, #5
 8008b42:	69fb      	ldr	r3, [r7, #28]
 8008b44:	4413      	add	r3, r2
 8008b46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b4e:	0151      	lsls	r1, r2, #5
 8008b50:	69fa      	ldr	r2, [r7, #28]
 8008b52:	440a      	add	r2, r1
 8008b54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b58:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b5c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008b5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b60:	015a      	lsls	r2, r3, #5
 8008b62:	69fb      	ldr	r3, [r7, #28]
 8008b64:	4413      	add	r3, r2
 8008b66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b6a:	461a      	mov	r2, r3
 8008b6c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008b70:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008b72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b74:	015a      	lsls	r2, r3, #5
 8008b76:	69fb      	ldr	r3, [r7, #28]
 8008b78:	4413      	add	r3, r2
 8008b7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008b82:	0151      	lsls	r1, r2, #5
 8008b84:	69fa      	ldr	r2, [r7, #28]
 8008b86:	440a      	add	r2, r1
 8008b88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008b8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b90:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b94:	015a      	lsls	r2, r3, #5
 8008b96:	69fb      	ldr	r3, [r7, #28]
 8008b98:	4413      	add	r3, r2
 8008b9a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ba2:	0151      	lsls	r1, r2, #5
 8008ba4:	69fa      	ldr	r2, [r7, #28]
 8008ba6:	440a      	add	r2, r1
 8008ba8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bac:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008bb0:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008bb4:	3301      	adds	r3, #1
 8008bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	685b      	ldr	r3, [r3, #4]
 8008bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008bbe:	429a      	cmp	r2, r3
 8008bc0:	d3b3      	bcc.n	8008b2a <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008bc2:	69fb      	ldr	r3, [r7, #28]
 8008bc4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bc8:	69db      	ldr	r3, [r3, #28]
 8008bca:	69fa      	ldr	r2, [r7, #28]
 8008bcc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bd0:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008bd4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d016      	beq.n	8008c0c <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008bde:	69fb      	ldr	r3, [r7, #28]
 8008be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008be4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008be8:	69fa      	ldr	r2, [r7, #28]
 8008bea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008bee:	f043 030b 	orr.w	r3, r3, #11
 8008bf2:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bfe:	69fa      	ldr	r2, [r7, #28]
 8008c00:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c04:	f043 030b 	orr.w	r3, r3, #11
 8008c08:	6453      	str	r3, [r2, #68]	; 0x44
 8008c0a:	e015      	b.n	8008c38 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008c0c:	69fb      	ldr	r3, [r7, #28]
 8008c0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c12:	695a      	ldr	r2, [r3, #20]
 8008c14:	69fb      	ldr	r3, [r7, #28]
 8008c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	f242 032b 	movw	r3, #8235	; 0x202b
 8008c20:	4313      	orrs	r3, r2
 8008c22:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c2a:	691b      	ldr	r3, [r3, #16]
 8008c2c:	69fa      	ldr	r2, [r7, #28]
 8008c2e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c32:	f043 030b 	orr.w	r3, r3, #11
 8008c36:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008c38:	69fb      	ldr	r3, [r7, #28]
 8008c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	69fa      	ldr	r2, [r7, #28]
 8008c42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c46:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008c4a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	6818      	ldr	r0, [r3, #0]
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	68db      	ldr	r3, [r3, #12]
 8008c54:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f00b f9fb 	bl	8014058 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	695a      	ldr	r2, [r3, #20]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008c70:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	4618      	mov	r0, r3
 8008c78:	f00b f928 	bl	8013ecc <USB_ReadInterrupts>
 8008c7c:	4603      	mov	r3, r0
 8008c7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008c82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c86:	d124      	bne.n	8008cd2 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f00b f9bf 	bl	8014010 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4618      	mov	r0, r3
 8008c98:	f00a fa73 	bl	8013182 <USB_GetDevSpeed>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681c      	ldr	r4, [r3, #0]
 8008ca8:	f001 fd88 	bl	800a7bc <HAL_RCC_GetHCLKFreq>
 8008cac:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008cb2:	b2db      	uxtb	r3, r3
 8008cb4:	461a      	mov	r2, r3
 8008cb6:	4620      	mov	r0, r4
 8008cb8:	f009 ff78 	bl	8012bac <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008cbc:	6878      	ldr	r0, [r7, #4]
 8008cbe:	f00d ff82 	bl	8016bc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	695a      	ldr	r2, [r3, #20]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008cd0:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f00b f8f8 	bl	8013ecc <USB_ReadInterrupts>
 8008cdc:	4603      	mov	r3, r0
 8008cde:	f003 0308 	and.w	r3, r3, #8
 8008ce2:	2b08      	cmp	r3, #8
 8008ce4:	d10a      	bne.n	8008cfc <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008ce6:	6878      	ldr	r0, [r7, #4]
 8008ce8:	f00d ff5f 	bl	8016baa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	695a      	ldr	r2, [r3, #20]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f002 0208 	and.w	r2, r2, #8
 8008cfa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4618      	mov	r0, r3
 8008d02:	f00b f8e3 	bl	8013ecc <USB_ReadInterrupts>
 8008d06:	4603      	mov	r3, r0
 8008d08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d0c:	2b80      	cmp	r3, #128	; 0x80
 8008d0e:	d122      	bne.n	8008d56 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008d10:	6a3b      	ldr	r3, [r7, #32]
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008d18:	6a3b      	ldr	r3, [r7, #32]
 8008d1a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	627b      	str	r3, [r7, #36]	; 0x24
 8008d20:	e014      	b.n	8008d4c <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008d22:	6879      	ldr	r1, [r7, #4]
 8008d24:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d26:	4613      	mov	r3, r2
 8008d28:	00db      	lsls	r3, r3, #3
 8008d2a:	4413      	add	r3, r2
 8008d2c:	009b      	lsls	r3, r3, #2
 8008d2e:	440b      	add	r3, r1
 8008d30:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	2b01      	cmp	r3, #1
 8008d38:	d105      	bne.n	8008d46 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	4619      	mov	r1, r3
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 fb09 	bl	8009358 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d48:	3301      	adds	r3, #1
 8008d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	685b      	ldr	r3, [r3, #4]
 8008d50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d52:	429a      	cmp	r2, r3
 8008d54:	d3e5      	bcc.n	8008d22 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f00b f8b6 	bl	8013ecc <USB_ReadInterrupts>
 8008d60:	4603      	mov	r3, r0
 8008d62:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008d66:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d6a:	d13b      	bne.n	8008de4 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008d70:	e02b      	b.n	8008dca <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d74:	015a      	lsls	r2, r3, #5
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	4413      	add	r3, r2
 8008d7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d82:	6879      	ldr	r1, [r7, #4]
 8008d84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d86:	4613      	mov	r3, r2
 8008d88:	00db      	lsls	r3, r3, #3
 8008d8a:	4413      	add	r3, r2
 8008d8c:	009b      	lsls	r3, r3, #2
 8008d8e:	440b      	add	r3, r1
 8008d90:	3340      	adds	r3, #64	; 0x40
 8008d92:	781b      	ldrb	r3, [r3, #0]
 8008d94:	2b01      	cmp	r3, #1
 8008d96:	d115      	bne.n	8008dc4 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008d98:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	da12      	bge.n	8008dc4 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008d9e:	6879      	ldr	r1, [r7, #4]
 8008da0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008da2:	4613      	mov	r3, r2
 8008da4:	00db      	lsls	r3, r3, #3
 8008da6:	4413      	add	r3, r2
 8008da8:	009b      	lsls	r3, r3, #2
 8008daa:	440b      	add	r3, r1
 8008dac:	333f      	adds	r3, #63	; 0x3f
 8008dae:	2201      	movs	r2, #1
 8008db0:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008db4:	b2db      	uxtb	r3, r3
 8008db6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	4619      	mov	r1, r3
 8008dbe:	6878      	ldr	r0, [r7, #4]
 8008dc0:	f000 faca 	bl	8009358 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dc6:	3301      	adds	r3, #1
 8008dc8:	627b      	str	r3, [r7, #36]	; 0x24
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008dd0:	429a      	cmp	r2, r3
 8008dd2:	d3ce      	bcc.n	8008d72 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	695a      	ldr	r2, [r3, #20]
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008de2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4618      	mov	r0, r3
 8008dea:	f00b f86f 	bl	8013ecc <USB_ReadInterrupts>
 8008dee:	4603      	mov	r3, r0
 8008df0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008df4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008df8:	d155      	bne.n	8008ea6 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008dfa:	2301      	movs	r3, #1
 8008dfc:	627b      	str	r3, [r7, #36]	; 0x24
 8008dfe:	e045      	b.n	8008e8c <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e02:	015a      	lsls	r2, r3, #5
 8008e04:	69fb      	ldr	r3, [r7, #28]
 8008e06:	4413      	add	r3, r2
 8008e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008e10:	6879      	ldr	r1, [r7, #4]
 8008e12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e14:	4613      	mov	r3, r2
 8008e16:	00db      	lsls	r3, r3, #3
 8008e18:	4413      	add	r3, r2
 8008e1a:	009b      	lsls	r3, r3, #2
 8008e1c:	440b      	add	r3, r1
 8008e1e:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008e22:	781b      	ldrb	r3, [r3, #0]
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d12e      	bne.n	8008e86 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008e28:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	da2b      	bge.n	8008e86 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008e3a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d121      	bne.n	8008e86 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008e42:	6879      	ldr	r1, [r7, #4]
 8008e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e46:	4613      	mov	r3, r2
 8008e48:	00db      	lsls	r3, r3, #3
 8008e4a:	4413      	add	r3, r2
 8008e4c:	009b      	lsls	r3, r3, #2
 8008e4e:	440b      	add	r3, r1
 8008e50:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008e54:	2201      	movs	r2, #1
 8008e56:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008e60:	6a3b      	ldr	r3, [r7, #32]
 8008e62:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008e64:	6a3b      	ldr	r3, [r7, #32]
 8008e66:	695b      	ldr	r3, [r3, #20]
 8008e68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d10a      	bne.n	8008e86 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008e70:	69fb      	ldr	r3, [r7, #28]
 8008e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	69fa      	ldr	r2, [r7, #28]
 8008e7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008e7e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008e82:	6053      	str	r3, [r2, #4]
            break;
 8008e84:	e007      	b.n	8008e96 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e88:	3301      	adds	r3, #1
 8008e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	685b      	ldr	r3, [r3, #4]
 8008e90:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d3b4      	bcc.n	8008e00 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	695a      	ldr	r2, [r3, #20]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008ea4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f00b f80e 	bl	8013ecc <USB_ReadInterrupts>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008eb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eba:	d10a      	bne.n	8008ed2 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008ebc:	6878      	ldr	r0, [r7, #4]
 8008ebe:	f00d ff03 	bl	8016cc8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	695a      	ldr	r2, [r3, #20]
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008ed0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	f00a fff8 	bl	8013ecc <USB_ReadInterrupts>
 8008edc:	4603      	mov	r3, r0
 8008ede:	f003 0304 	and.w	r3, r3, #4
 8008ee2:	2b04      	cmp	r3, #4
 8008ee4:	d115      	bne.n	8008f12 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	685b      	ldr	r3, [r3, #4]
 8008eec:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8008eee:	69bb      	ldr	r3, [r7, #24]
 8008ef0:	f003 0304 	and.w	r3, r3, #4
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d002      	beq.n	8008efe <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8008ef8:	6878      	ldr	r0, [r7, #4]
 8008efa:	f00d fef3 	bl	8016ce4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	6859      	ldr	r1, [r3, #4]
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	69ba      	ldr	r2, [r7, #24]
 8008f0a:	430a      	orrs	r2, r1
 8008f0c:	605a      	str	r2, [r3, #4]
 8008f0e:	e000      	b.n	8008f12 <HAL_PCD_IRQHandler+0x992>
      return;
 8008f10:	bf00      	nop
    }
  }
}
 8008f12:	3734      	adds	r7, #52	; 0x34
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd90      	pop	{r4, r7, pc}

08008f18 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b082      	sub	sp, #8
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
 8008f20:	460b      	mov	r3, r1
 8008f22:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	d101      	bne.n	8008f32 <HAL_PCD_SetAddress+0x1a>
 8008f2e:	2302      	movs	r3, #2
 8008f30:	e013      	b.n	8008f5a <HAL_PCD_SetAddress+0x42>
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	2201      	movs	r2, #1
 8008f36:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	78fa      	ldrb	r2, [r7, #3]
 8008f3e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	78fa      	ldrb	r2, [r7, #3]
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	f00a ff56 	bl	8013dfc <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	2200      	movs	r2, #0
 8008f54:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8008f58:	2300      	movs	r3, #0
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3708      	adds	r7, #8
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	bd80      	pop	{r7, pc}

08008f62 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8008f62:	b580      	push	{r7, lr}
 8008f64:	b084      	sub	sp, #16
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
 8008f6a:	4608      	mov	r0, r1
 8008f6c:	4611      	mov	r1, r2
 8008f6e:	461a      	mov	r2, r3
 8008f70:	4603      	mov	r3, r0
 8008f72:	70fb      	strb	r3, [r7, #3]
 8008f74:	460b      	mov	r3, r1
 8008f76:	803b      	strh	r3, [r7, #0]
 8008f78:	4613      	mov	r3, r2
 8008f7a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008f80:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	da0f      	bge.n	8008fa8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008f88:	78fb      	ldrb	r3, [r7, #3]
 8008f8a:	f003 020f 	and.w	r2, r3, #15
 8008f8e:	4613      	mov	r3, r2
 8008f90:	00db      	lsls	r3, r3, #3
 8008f92:	4413      	add	r3, r2
 8008f94:	009b      	lsls	r3, r3, #2
 8008f96:	3338      	adds	r3, #56	; 0x38
 8008f98:	687a      	ldr	r2, [r7, #4]
 8008f9a:	4413      	add	r3, r2
 8008f9c:	3304      	adds	r3, #4
 8008f9e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2201      	movs	r2, #1
 8008fa4:	705a      	strb	r2, [r3, #1]
 8008fa6:	e00f      	b.n	8008fc8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008fa8:	78fb      	ldrb	r3, [r7, #3]
 8008faa:	f003 020f 	and.w	r2, r3, #15
 8008fae:	4613      	mov	r3, r2
 8008fb0:	00db      	lsls	r3, r3, #3
 8008fb2:	4413      	add	r3, r2
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008fba:	687a      	ldr	r2, [r7, #4]
 8008fbc:	4413      	add	r3, r2
 8008fbe:	3304      	adds	r3, #4
 8008fc0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8008fc8:	78fb      	ldrb	r3, [r7, #3]
 8008fca:	f003 030f 	and.w	r3, r3, #15
 8008fce:	b2da      	uxtb	r2, r3
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8008fd4:	883a      	ldrh	r2, [r7, #0]
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	78ba      	ldrb	r2, [r7, #2]
 8008fde:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	785b      	ldrb	r3, [r3, #1]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d004      	beq.n	8008ff2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	781b      	ldrb	r3, [r3, #0]
 8008fec:	b29a      	uxth	r2, r3
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008ff2:	78bb      	ldrb	r3, [r7, #2]
 8008ff4:	2b02      	cmp	r3, #2
 8008ff6:	d102      	bne.n	8008ffe <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2200      	movs	r2, #0
 8008ffc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009004:	2b01      	cmp	r3, #1
 8009006:	d101      	bne.n	800900c <HAL_PCD_EP_Open+0xaa>
 8009008:	2302      	movs	r3, #2
 800900a:	e00e      	b.n	800902a <HAL_PCD_EP_Open+0xc8>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	2201      	movs	r2, #1
 8009010:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68f9      	ldr	r1, [r7, #12]
 800901a:	4618      	mov	r0, r3
 800901c:	f00a f8d6 	bl	80131cc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8009028:	7afb      	ldrb	r3, [r7, #11]
}
 800902a:	4618      	mov	r0, r3
 800902c:	3710      	adds	r7, #16
 800902e:	46bd      	mov	sp, r7
 8009030:	bd80      	pop	{r7, pc}

08009032 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009032:	b580      	push	{r7, lr}
 8009034:	b084      	sub	sp, #16
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	460b      	mov	r3, r1
 800903c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800903e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009042:	2b00      	cmp	r3, #0
 8009044:	da0f      	bge.n	8009066 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009046:	78fb      	ldrb	r3, [r7, #3]
 8009048:	f003 020f 	and.w	r2, r3, #15
 800904c:	4613      	mov	r3, r2
 800904e:	00db      	lsls	r3, r3, #3
 8009050:	4413      	add	r3, r2
 8009052:	009b      	lsls	r3, r3, #2
 8009054:	3338      	adds	r3, #56	; 0x38
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	4413      	add	r3, r2
 800905a:	3304      	adds	r3, #4
 800905c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	2201      	movs	r2, #1
 8009062:	705a      	strb	r2, [r3, #1]
 8009064:	e00f      	b.n	8009086 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009066:	78fb      	ldrb	r3, [r7, #3]
 8009068:	f003 020f 	and.w	r2, r3, #15
 800906c:	4613      	mov	r3, r2
 800906e:	00db      	lsls	r3, r3, #3
 8009070:	4413      	add	r3, r2
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009078:	687a      	ldr	r2, [r7, #4]
 800907a:	4413      	add	r3, r2
 800907c:	3304      	adds	r3, #4
 800907e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	2200      	movs	r2, #0
 8009084:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8009086:	78fb      	ldrb	r3, [r7, #3]
 8009088:	f003 030f 	and.w	r3, r3, #15
 800908c:	b2da      	uxtb	r2, r3
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009098:	2b01      	cmp	r3, #1
 800909a:	d101      	bne.n	80090a0 <HAL_PCD_EP_Close+0x6e>
 800909c:	2302      	movs	r3, #2
 800909e:	e00e      	b.n	80090be <HAL_PCD_EP_Close+0x8c>
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2201      	movs	r2, #1
 80090a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	68f9      	ldr	r1, [r7, #12]
 80090ae:	4618      	mov	r0, r3
 80090b0:	f00a f914 	bl	80132dc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}

080090c6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80090c6:	b580      	push	{r7, lr}
 80090c8:	b086      	sub	sp, #24
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	60f8      	str	r0, [r7, #12]
 80090ce:	607a      	str	r2, [r7, #4]
 80090d0:	603b      	str	r3, [r7, #0]
 80090d2:	460b      	mov	r3, r1
 80090d4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80090d6:	7afb      	ldrb	r3, [r7, #11]
 80090d8:	f003 020f 	and.w	r2, r3, #15
 80090dc:	4613      	mov	r3, r2
 80090de:	00db      	lsls	r3, r3, #3
 80090e0:	4413      	add	r3, r2
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80090e8:	68fa      	ldr	r2, [r7, #12]
 80090ea:	4413      	add	r3, r2
 80090ec:	3304      	adds	r3, #4
 80090ee:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80090f0:	697b      	ldr	r3, [r7, #20]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	683a      	ldr	r2, [r7, #0]
 80090fa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80090fc:	697b      	ldr	r3, [r7, #20]
 80090fe:	2200      	movs	r2, #0
 8009100:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8009102:	697b      	ldr	r3, [r7, #20]
 8009104:	2200      	movs	r2, #0
 8009106:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009108:	7afb      	ldrb	r3, [r7, #11]
 800910a:	f003 030f 	and.w	r3, r3, #15
 800910e:	b2da      	uxtb	r2, r3
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	68db      	ldr	r3, [r3, #12]
 8009118:	2b01      	cmp	r3, #1
 800911a:	d102      	bne.n	8009122 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800911c:	687a      	ldr	r2, [r7, #4]
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	6818      	ldr	r0, [r3, #0]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	68db      	ldr	r3, [r3, #12]
 800912a:	b2db      	uxtb	r3, r3
 800912c:	461a      	mov	r2, r3
 800912e:	6979      	ldr	r1, [r7, #20]
 8009130:	f00a f9b0 	bl	8013494 <USB_EPStartXfer>

  return HAL_OK;
 8009134:	2300      	movs	r3, #0
}
 8009136:	4618      	mov	r0, r3
 8009138:	3718      	adds	r7, #24
 800913a:	46bd      	mov	sp, r7
 800913c:	bd80      	pop	{r7, pc}

0800913e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800913e:	b480      	push	{r7}
 8009140:	b083      	sub	sp, #12
 8009142:	af00      	add	r7, sp, #0
 8009144:	6078      	str	r0, [r7, #4]
 8009146:	460b      	mov	r3, r1
 8009148:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800914a:	78fb      	ldrb	r3, [r7, #3]
 800914c:	f003 020f 	and.w	r2, r3, #15
 8009150:	6879      	ldr	r1, [r7, #4]
 8009152:	4613      	mov	r3, r2
 8009154:	00db      	lsls	r3, r3, #3
 8009156:	4413      	add	r3, r2
 8009158:	009b      	lsls	r3, r3, #2
 800915a:	440b      	add	r3, r1
 800915c:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8009160:	681b      	ldr	r3, [r3, #0]
}
 8009162:	4618      	mov	r0, r3
 8009164:	370c      	adds	r7, #12
 8009166:	46bd      	mov	sp, r7
 8009168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916c:	4770      	bx	lr

0800916e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800916e:	b580      	push	{r7, lr}
 8009170:	b086      	sub	sp, #24
 8009172:	af00      	add	r7, sp, #0
 8009174:	60f8      	str	r0, [r7, #12]
 8009176:	607a      	str	r2, [r7, #4]
 8009178:	603b      	str	r3, [r7, #0]
 800917a:	460b      	mov	r3, r1
 800917c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800917e:	7afb      	ldrb	r3, [r7, #11]
 8009180:	f003 020f 	and.w	r2, r3, #15
 8009184:	4613      	mov	r3, r2
 8009186:	00db      	lsls	r3, r3, #3
 8009188:	4413      	add	r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	3338      	adds	r3, #56	; 0x38
 800918e:	68fa      	ldr	r2, [r7, #12]
 8009190:	4413      	add	r3, r2
 8009192:	3304      	adds	r3, #4
 8009194:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	687a      	ldr	r2, [r7, #4]
 800919a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800919c:	697b      	ldr	r3, [r7, #20]
 800919e:	683a      	ldr	r2, [r7, #0]
 80091a0:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	2200      	movs	r2, #0
 80091a6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	2201      	movs	r2, #1
 80091ac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80091ae:	7afb      	ldrb	r3, [r7, #11]
 80091b0:	f003 030f 	and.w	r3, r3, #15
 80091b4:	b2da      	uxtb	r2, r3
 80091b6:	697b      	ldr	r3, [r7, #20]
 80091b8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	68db      	ldr	r3, [r3, #12]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d102      	bne.n	80091c8 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	6818      	ldr	r0, [r3, #0]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	68db      	ldr	r3, [r3, #12]
 80091d0:	b2db      	uxtb	r3, r3
 80091d2:	461a      	mov	r2, r3
 80091d4:	6979      	ldr	r1, [r7, #20]
 80091d6:	f00a f95d 	bl	8013494 <USB_EPStartXfer>

  return HAL_OK;
 80091da:	2300      	movs	r3, #0
}
 80091dc:	4618      	mov	r0, r3
 80091de:	3718      	adds	r7, #24
 80091e0:	46bd      	mov	sp, r7
 80091e2:	bd80      	pop	{r7, pc}

080091e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b084      	sub	sp, #16
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
 80091ec:	460b      	mov	r3, r1
 80091ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80091f0:	78fb      	ldrb	r3, [r7, #3]
 80091f2:	f003 020f 	and.w	r2, r3, #15
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	685b      	ldr	r3, [r3, #4]
 80091fa:	429a      	cmp	r2, r3
 80091fc:	d901      	bls.n	8009202 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80091fe:	2301      	movs	r3, #1
 8009200:	e050      	b.n	80092a4 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009202:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009206:	2b00      	cmp	r3, #0
 8009208:	da0f      	bge.n	800922a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800920a:	78fb      	ldrb	r3, [r7, #3]
 800920c:	f003 020f 	and.w	r2, r3, #15
 8009210:	4613      	mov	r3, r2
 8009212:	00db      	lsls	r3, r3, #3
 8009214:	4413      	add	r3, r2
 8009216:	009b      	lsls	r3, r3, #2
 8009218:	3338      	adds	r3, #56	; 0x38
 800921a:	687a      	ldr	r2, [r7, #4]
 800921c:	4413      	add	r3, r2
 800921e:	3304      	adds	r3, #4
 8009220:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2201      	movs	r2, #1
 8009226:	705a      	strb	r2, [r3, #1]
 8009228:	e00d      	b.n	8009246 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800922a:	78fa      	ldrb	r2, [r7, #3]
 800922c:	4613      	mov	r3, r2
 800922e:	00db      	lsls	r3, r3, #3
 8009230:	4413      	add	r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009238:	687a      	ldr	r2, [r7, #4]
 800923a:	4413      	add	r3, r2
 800923c:	3304      	adds	r3, #4
 800923e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	2200      	movs	r2, #0
 8009244:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2201      	movs	r2, #1
 800924a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800924c:	78fb      	ldrb	r3, [r7, #3]
 800924e:	f003 030f 	and.w	r3, r3, #15
 8009252:	b2da      	uxtb	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800925e:	2b01      	cmp	r3, #1
 8009260:	d101      	bne.n	8009266 <HAL_PCD_EP_SetStall+0x82>
 8009262:	2302      	movs	r3, #2
 8009264:	e01e      	b.n	80092a4 <HAL_PCD_EP_SetStall+0xc0>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2201      	movs	r2, #1
 800926a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	68f9      	ldr	r1, [r7, #12]
 8009274:	4618      	mov	r0, r3
 8009276:	f00a fced 	bl	8013c54 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800927a:	78fb      	ldrb	r3, [r7, #3]
 800927c:	f003 030f 	and.w	r3, r3, #15
 8009280:	2b00      	cmp	r3, #0
 8009282:	d10a      	bne.n	800929a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	6818      	ldr	r0, [r3, #0]
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	68db      	ldr	r3, [r3, #12]
 800928c:	b2d9      	uxtb	r1, r3
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009294:	461a      	mov	r2, r3
 8009296:	f00a fedf 	bl	8014058 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2200      	movs	r2, #0
 800929e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80092a2:	2300      	movs	r3, #0
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80092b8:	78fb      	ldrb	r3, [r7, #3]
 80092ba:	f003 020f 	and.w	r2, r3, #15
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d901      	bls.n	80092ca <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80092c6:	2301      	movs	r3, #1
 80092c8:	e042      	b.n	8009350 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80092ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	da0f      	bge.n	80092f2 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092d2:	78fb      	ldrb	r3, [r7, #3]
 80092d4:	f003 020f 	and.w	r2, r3, #15
 80092d8:	4613      	mov	r3, r2
 80092da:	00db      	lsls	r3, r3, #3
 80092dc:	4413      	add	r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	3338      	adds	r3, #56	; 0x38
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	4413      	add	r3, r2
 80092e6:	3304      	adds	r3, #4
 80092e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	2201      	movs	r2, #1
 80092ee:	705a      	strb	r2, [r3, #1]
 80092f0:	e00f      	b.n	8009312 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80092f2:	78fb      	ldrb	r3, [r7, #3]
 80092f4:	f003 020f 	and.w	r2, r3, #15
 80092f8:	4613      	mov	r3, r2
 80092fa:	00db      	lsls	r3, r3, #3
 80092fc:	4413      	add	r3, r2
 80092fe:	009b      	lsls	r3, r3, #2
 8009300:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009304:	687a      	ldr	r2, [r7, #4]
 8009306:	4413      	add	r3, r2
 8009308:	3304      	adds	r3, #4
 800930a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2200      	movs	r2, #0
 8009310:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	2200      	movs	r2, #0
 8009316:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009318:	78fb      	ldrb	r3, [r7, #3]
 800931a:	f003 030f 	and.w	r3, r3, #15
 800931e:	b2da      	uxtb	r2, r3
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800932a:	2b01      	cmp	r3, #1
 800932c:	d101      	bne.n	8009332 <HAL_PCD_EP_ClrStall+0x86>
 800932e:	2302      	movs	r3, #2
 8009330:	e00e      	b.n	8009350 <HAL_PCD_EP_ClrStall+0xa4>
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2201      	movs	r2, #1
 8009336:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68f9      	ldr	r1, [r7, #12]
 8009340:	4618      	mov	r0, r3
 8009342:	f00a fcf5 	bl	8013d30 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	3710      	adds	r7, #16
 8009354:	46bd      	mov	sp, r7
 8009356:	bd80      	pop	{r7, pc}

08009358 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009358:	b580      	push	{r7, lr}
 800935a:	b084      	sub	sp, #16
 800935c:	af00      	add	r7, sp, #0
 800935e:	6078      	str	r0, [r7, #4]
 8009360:	460b      	mov	r3, r1
 8009362:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8009364:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009368:	2b00      	cmp	r3, #0
 800936a:	da0c      	bge.n	8009386 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800936c:	78fb      	ldrb	r3, [r7, #3]
 800936e:	f003 020f 	and.w	r2, r3, #15
 8009372:	4613      	mov	r3, r2
 8009374:	00db      	lsls	r3, r3, #3
 8009376:	4413      	add	r3, r2
 8009378:	009b      	lsls	r3, r3, #2
 800937a:	3338      	adds	r3, #56	; 0x38
 800937c:	687a      	ldr	r2, [r7, #4]
 800937e:	4413      	add	r3, r2
 8009380:	3304      	adds	r3, #4
 8009382:	60fb      	str	r3, [r7, #12]
 8009384:	e00c      	b.n	80093a0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009386:	78fb      	ldrb	r3, [r7, #3]
 8009388:	f003 020f 	and.w	r2, r3, #15
 800938c:	4613      	mov	r3, r2
 800938e:	00db      	lsls	r3, r3, #3
 8009390:	4413      	add	r3, r2
 8009392:	009b      	lsls	r3, r3, #2
 8009394:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009398:	687a      	ldr	r2, [r7, #4]
 800939a:	4413      	add	r3, r2
 800939c:	3304      	adds	r3, #4
 800939e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68f9      	ldr	r1, [r7, #12]
 80093a6:	4618      	mov	r0, r3
 80093a8:	f00a fb14 	bl	80139d4 <USB_EPStopXfer>
 80093ac:	4603      	mov	r3, r0
 80093ae:	72fb      	strb	r3, [r7, #11]

  return ret;
 80093b0:	7afb      	ldrb	r3, [r7, #11]
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3710      	adds	r7, #16
 80093b6:	46bd      	mov	sp, r7
 80093b8:	bd80      	pop	{r7, pc}

080093ba <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80093ba:	b580      	push	{r7, lr}
 80093bc:	b08a      	sub	sp, #40	; 0x28
 80093be:	af02      	add	r7, sp, #8
 80093c0:	6078      	str	r0, [r7, #4]
 80093c2:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80093ce:	683a      	ldr	r2, [r7, #0]
 80093d0:	4613      	mov	r3, r2
 80093d2:	00db      	lsls	r3, r3, #3
 80093d4:	4413      	add	r3, r2
 80093d6:	009b      	lsls	r3, r3, #2
 80093d8:	3338      	adds	r3, #56	; 0x38
 80093da:	687a      	ldr	r2, [r7, #4]
 80093dc:	4413      	add	r3, r2
 80093de:	3304      	adds	r3, #4
 80093e0:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	695a      	ldr	r2, [r3, #20]
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d901      	bls.n	80093f2 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e06c      	b.n	80094cc <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	691a      	ldr	r2, [r3, #16]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	695b      	ldr	r3, [r3, #20]
 80093fa:	1ad3      	subs	r3, r2, r3
 80093fc:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	689b      	ldr	r3, [r3, #8]
 8009402:	69fa      	ldr	r2, [r7, #28]
 8009404:	429a      	cmp	r2, r3
 8009406:	d902      	bls.n	800940e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	689b      	ldr	r3, [r3, #8]
 800940c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800940e:	69fb      	ldr	r3, [r7, #28]
 8009410:	3303      	adds	r3, #3
 8009412:	089b      	lsrs	r3, r3, #2
 8009414:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009416:	e02b      	b.n	8009470 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	691a      	ldr	r2, [r3, #16]
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	695b      	ldr	r3, [r3, #20]
 8009420:	1ad3      	subs	r3, r2, r3
 8009422:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	689b      	ldr	r3, [r3, #8]
 8009428:	69fa      	ldr	r2, [r7, #28]
 800942a:	429a      	cmp	r2, r3
 800942c:	d902      	bls.n	8009434 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	689b      	ldr	r3, [r3, #8]
 8009432:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009434:	69fb      	ldr	r3, [r7, #28]
 8009436:	3303      	adds	r3, #3
 8009438:	089b      	lsrs	r3, r3, #2
 800943a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	68d9      	ldr	r1, [r3, #12]
 8009440:	683b      	ldr	r3, [r7, #0]
 8009442:	b2da      	uxtb	r2, r3
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	68db      	ldr	r3, [r3, #12]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800944c:	b2db      	uxtb	r3, r3
 800944e:	9300      	str	r3, [sp, #0]
 8009450:	4603      	mov	r3, r0
 8009452:	6978      	ldr	r0, [r7, #20]
 8009454:	f00a fb68 	bl	8013b28 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	68da      	ldr	r2, [r3, #12]
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	441a      	add	r2, r3
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	695a      	ldr	r2, [r3, #20]
 8009468:	69fb      	ldr	r3, [r7, #28]
 800946a:	441a      	add	r2, r3
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009470:	683b      	ldr	r3, [r7, #0]
 8009472:	015a      	lsls	r2, r3, #5
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	4413      	add	r3, r2
 8009478:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800947c:	699b      	ldr	r3, [r3, #24]
 800947e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009480:	69ba      	ldr	r2, [r7, #24]
 8009482:	429a      	cmp	r2, r3
 8009484:	d809      	bhi.n	800949a <PCD_WriteEmptyTxFifo+0xe0>
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	695a      	ldr	r2, [r3, #20]
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800948e:	429a      	cmp	r2, r3
 8009490:	d203      	bcs.n	800949a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	691b      	ldr	r3, [r3, #16]
 8009496:	2b00      	cmp	r3, #0
 8009498:	d1be      	bne.n	8009418 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	691a      	ldr	r2, [r3, #16]
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	695b      	ldr	r3, [r3, #20]
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d811      	bhi.n	80094ca <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	f003 030f 	and.w	r3, r3, #15
 80094ac:	2201      	movs	r2, #1
 80094ae:	fa02 f303 	lsl.w	r3, r2, r3
 80094b2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	43db      	mvns	r3, r3
 80094c0:	6939      	ldr	r1, [r7, #16]
 80094c2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80094c6:	4013      	ands	r3, r2
 80094c8:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80094ca:	2300      	movs	r3, #0
}
 80094cc:	4618      	mov	r0, r3
 80094ce:	3720      	adds	r7, #32
 80094d0:	46bd      	mov	sp, r7
 80094d2:	bd80      	pop	{r7, pc}

080094d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b088      	sub	sp, #32
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094e4:	69fb      	ldr	r3, [r7, #28]
 80094e6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	333c      	adds	r3, #60	; 0x3c
 80094ec:	3304      	adds	r3, #4
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	015a      	lsls	r2, r3, #5
 80094f6:	69bb      	ldr	r3, [r7, #24]
 80094f8:	4413      	add	r3, r2
 80094fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d17b      	bne.n	8009602 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	f003 0308 	and.w	r3, r3, #8
 8009510:	2b00      	cmp	r3, #0
 8009512:	d015      	beq.n	8009540 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009514:	697b      	ldr	r3, [r7, #20]
 8009516:	4a61      	ldr	r2, [pc, #388]	; (800969c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8009518:	4293      	cmp	r3, r2
 800951a:	f240 80b9 	bls.w	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009524:	2b00      	cmp	r3, #0
 8009526:	f000 80b3 	beq.w	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800952a:	683b      	ldr	r3, [r7, #0]
 800952c:	015a      	lsls	r2, r3, #5
 800952e:	69bb      	ldr	r3, [r7, #24]
 8009530:	4413      	add	r3, r2
 8009532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009536:	461a      	mov	r2, r3
 8009538:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800953c:	6093      	str	r3, [r2, #8]
 800953e:	e0a7      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009540:	693b      	ldr	r3, [r7, #16]
 8009542:	f003 0320 	and.w	r3, r3, #32
 8009546:	2b00      	cmp	r3, #0
 8009548:	d009      	beq.n	800955e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800954a:	683b      	ldr	r3, [r7, #0]
 800954c:	015a      	lsls	r2, r3, #5
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	4413      	add	r3, r2
 8009552:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009556:	461a      	mov	r2, r3
 8009558:	2320      	movs	r3, #32
 800955a:	6093      	str	r3, [r2, #8]
 800955c:	e098      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800955e:	693b      	ldr	r3, [r7, #16]
 8009560:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009564:	2b00      	cmp	r3, #0
 8009566:	f040 8093 	bne.w	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	4a4b      	ldr	r2, [pc, #300]	; (800969c <PCD_EP_OutXfrComplete_int+0x1c8>)
 800956e:	4293      	cmp	r3, r2
 8009570:	d90f      	bls.n	8009592 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009572:	693b      	ldr	r3, [r7, #16]
 8009574:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009578:	2b00      	cmp	r3, #0
 800957a:	d00a      	beq.n	8009592 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	015a      	lsls	r2, r3, #5
 8009580:	69bb      	ldr	r3, [r7, #24]
 8009582:	4413      	add	r3, r2
 8009584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009588:	461a      	mov	r2, r3
 800958a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800958e:	6093      	str	r3, [r2, #8]
 8009590:	e07e      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8009592:	683a      	ldr	r2, [r7, #0]
 8009594:	4613      	mov	r3, r2
 8009596:	00db      	lsls	r3, r3, #3
 8009598:	4413      	add	r3, r2
 800959a:	009b      	lsls	r3, r3, #2
 800959c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80095a0:	687a      	ldr	r2, [r7, #4]
 80095a2:	4413      	add	r3, r2
 80095a4:	3304      	adds	r3, #4
 80095a6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	6a1a      	ldr	r2, [r3, #32]
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	0159      	lsls	r1, r3, #5
 80095b0:	69bb      	ldr	r3, [r7, #24]
 80095b2:	440b      	add	r3, r1
 80095b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80095be:	1ad2      	subs	r2, r2, r3
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d114      	bne.n	80095f4 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d109      	bne.n	80095e6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6818      	ldr	r0, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80095dc:	461a      	mov	r2, r3
 80095de:	2101      	movs	r1, #1
 80095e0:	f00a fd3a 	bl	8014058 <USB_EP0_OutStart>
 80095e4:	e006      	b.n	80095f4 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	68da      	ldr	r2, [r3, #12]
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	695b      	ldr	r3, [r3, #20]
 80095ee:	441a      	add	r2, r3
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80095f4:	683b      	ldr	r3, [r7, #0]
 80095f6:	b2db      	uxtb	r3, r3
 80095f8:	4619      	mov	r1, r3
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f00d faa0 	bl	8016b40 <HAL_PCD_DataOutStageCallback>
 8009600:	e046      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009602:	697b      	ldr	r3, [r7, #20]
 8009604:	4a26      	ldr	r2, [pc, #152]	; (80096a0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8009606:	4293      	cmp	r3, r2
 8009608:	d124      	bne.n	8009654 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800960a:	693b      	ldr	r3, [r7, #16]
 800960c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00a      	beq.n	800962a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	015a      	lsls	r2, r3, #5
 8009618:	69bb      	ldr	r3, [r7, #24]
 800961a:	4413      	add	r3, r2
 800961c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009620:	461a      	mov	r2, r3
 8009622:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009626:	6093      	str	r3, [r2, #8]
 8009628:	e032      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800962a:	693b      	ldr	r3, [r7, #16]
 800962c:	f003 0320 	and.w	r3, r3, #32
 8009630:	2b00      	cmp	r3, #0
 8009632:	d008      	beq.n	8009646 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	015a      	lsls	r2, r3, #5
 8009638:	69bb      	ldr	r3, [r7, #24]
 800963a:	4413      	add	r3, r2
 800963c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009640:	461a      	mov	r2, r3
 8009642:	2320      	movs	r3, #32
 8009644:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	b2db      	uxtb	r3, r3
 800964a:	4619      	mov	r1, r3
 800964c:	6878      	ldr	r0, [r7, #4]
 800964e:	f00d fa77 	bl	8016b40 <HAL_PCD_DataOutStageCallback>
 8009652:	e01d      	b.n	8009690 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	2b00      	cmp	r3, #0
 8009658:	d114      	bne.n	8009684 <PCD_EP_OutXfrComplete_int+0x1b0>
 800965a:	6879      	ldr	r1, [r7, #4]
 800965c:	683a      	ldr	r2, [r7, #0]
 800965e:	4613      	mov	r3, r2
 8009660:	00db      	lsls	r3, r3, #3
 8009662:	4413      	add	r3, r2
 8009664:	009b      	lsls	r3, r3, #2
 8009666:	440b      	add	r3, r1
 8009668:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d108      	bne.n	8009684 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6818      	ldr	r0, [r3, #0]
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800967c:	461a      	mov	r2, r3
 800967e:	2100      	movs	r1, #0
 8009680:	f00a fcea 	bl	8014058 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	b2db      	uxtb	r3, r3
 8009688:	4619      	mov	r1, r3
 800968a:	6878      	ldr	r0, [r7, #4]
 800968c:	f00d fa58 	bl	8016b40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009690:	2300      	movs	r3, #0
}
 8009692:	4618      	mov	r0, r3
 8009694:	3720      	adds	r7, #32
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop
 800969c:	4f54300a 	.word	0x4f54300a
 80096a0:	4f54310a 	.word	0x4f54310a

080096a4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b086      	sub	sp, #24
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
 80096ac:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	333c      	adds	r3, #60	; 0x3c
 80096bc:	3304      	adds	r3, #4
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	015a      	lsls	r2, r3, #5
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	4413      	add	r3, r2
 80096ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096ce:	689b      	ldr	r3, [r3, #8]
 80096d0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	4a15      	ldr	r2, [pc, #84]	; (800972c <PCD_EP_OutSetupPacket_int+0x88>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d90e      	bls.n	80096f8 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d009      	beq.n	80096f8 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	015a      	lsls	r2, r3, #5
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	4413      	add	r3, r2
 80096ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f0:	461a      	mov	r2, r3
 80096f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096f6:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f00d fa0f 	bl	8016b1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	4a0a      	ldr	r2, [pc, #40]	; (800972c <PCD_EP_OutSetupPacket_int+0x88>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d90c      	bls.n	8009720 <PCD_EP_OutSetupPacket_int+0x7c>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	2b01      	cmp	r3, #1
 800970c:	d108      	bne.n	8009720 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	6818      	ldr	r0, [r3, #0]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8009718:	461a      	mov	r2, r3
 800971a:	2101      	movs	r1, #1
 800971c:	f00a fc9c 	bl	8014058 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3718      	adds	r7, #24
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	4f54300a 	.word	0x4f54300a

08009730 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009730:	b480      	push	{r7}
 8009732:	b085      	sub	sp, #20
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
 8009738:	460b      	mov	r3, r1
 800973a:	70fb      	strb	r3, [r7, #3]
 800973c:	4613      	mov	r3, r2
 800973e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009746:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009748:	78fb      	ldrb	r3, [r7, #3]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d107      	bne.n	800975e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800974e:	883b      	ldrh	r3, [r7, #0]
 8009750:	0419      	lsls	r1, r3, #16
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	68ba      	ldr	r2, [r7, #8]
 8009758:	430a      	orrs	r2, r1
 800975a:	629a      	str	r2, [r3, #40]	; 0x28
 800975c:	e028      	b.n	80097b0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009764:	0c1b      	lsrs	r3, r3, #16
 8009766:	68ba      	ldr	r2, [r7, #8]
 8009768:	4413      	add	r3, r2
 800976a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800976c:	2300      	movs	r3, #0
 800976e:	73fb      	strb	r3, [r7, #15]
 8009770:	e00d      	b.n	800978e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681a      	ldr	r2, [r3, #0]
 8009776:	7bfb      	ldrb	r3, [r7, #15]
 8009778:	3340      	adds	r3, #64	; 0x40
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	4413      	add	r3, r2
 800977e:	685b      	ldr	r3, [r3, #4]
 8009780:	0c1b      	lsrs	r3, r3, #16
 8009782:	68ba      	ldr	r2, [r7, #8]
 8009784:	4413      	add	r3, r2
 8009786:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009788:	7bfb      	ldrb	r3, [r7, #15]
 800978a:	3301      	adds	r3, #1
 800978c:	73fb      	strb	r3, [r7, #15]
 800978e:	7bfa      	ldrb	r2, [r7, #15]
 8009790:	78fb      	ldrb	r3, [r7, #3]
 8009792:	3b01      	subs	r3, #1
 8009794:	429a      	cmp	r2, r3
 8009796:	d3ec      	bcc.n	8009772 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009798:	883b      	ldrh	r3, [r7, #0]
 800979a:	0418      	lsls	r0, r3, #16
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	6819      	ldr	r1, [r3, #0]
 80097a0:	78fb      	ldrb	r3, [r7, #3]
 80097a2:	3b01      	subs	r3, #1
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	4302      	orrs	r2, r0
 80097a8:	3340      	adds	r3, #64	; 0x40
 80097aa:	009b      	lsls	r3, r3, #2
 80097ac:	440b      	add	r3, r1
 80097ae:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80097b0:	2300      	movs	r3, #0
}
 80097b2:	4618      	mov	r0, r3
 80097b4:	3714      	adds	r7, #20
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr

080097be <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80097be:	b480      	push	{r7}
 80097c0:	b083      	sub	sp, #12
 80097c2:	af00      	add	r7, sp, #0
 80097c4:	6078      	str	r0, [r7, #4]
 80097c6:	460b      	mov	r3, r1
 80097c8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	887a      	ldrh	r2, [r7, #2]
 80097d0:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80097d2:	2300      	movs	r3, #0
}
 80097d4:	4618      	mov	r0, r3
 80097d6:	370c      	adds	r7, #12
 80097d8:	46bd      	mov	sp, r7
 80097da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097de:	4770      	bx	lr

080097e0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80097e0:	b480      	push	{r7}
 80097e2:	b085      	sub	sp, #20
 80097e4:	af00      	add	r7, sp, #0
 80097e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	2201      	movs	r2, #1
 80097f2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	699b      	ldr	r3, [r3, #24]
 8009802:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800980e:	4b05      	ldr	r3, [pc, #20]	; (8009824 <HAL_PCDEx_ActivateLPM+0x44>)
 8009810:	4313      	orrs	r3, r2
 8009812:	68fa      	ldr	r2, [r7, #12]
 8009814:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8009816:	2300      	movs	r3, #0
}
 8009818:	4618      	mov	r0, r3
 800981a:	3714      	adds	r7, #20
 800981c:	46bd      	mov	sp, r7
 800981e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009822:	4770      	bx	lr
 8009824:	10000003 	.word	0x10000003

08009828 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009828:	b480      	push	{r7}
 800982a:	b083      	sub	sp, #12
 800982c:	af00      	add	r7, sp, #0
 800982e:	6078      	str	r0, [r7, #4]
 8009830:	460b      	mov	r3, r1
 8009832:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8009848:	4b19      	ldr	r3, [pc, #100]	; (80098b0 <HAL_PWREx_ConfigSupply+0x70>)
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	f003 0304 	and.w	r3, r3, #4
 8009850:	2b04      	cmp	r3, #4
 8009852:	d00a      	beq.n	800986a <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8009854:	4b16      	ldr	r3, [pc, #88]	; (80098b0 <HAL_PWREx_ConfigSupply+0x70>)
 8009856:	68db      	ldr	r3, [r3, #12]
 8009858:	f003 0307 	and.w	r3, r3, #7
 800985c:	687a      	ldr	r2, [r7, #4]
 800985e:	429a      	cmp	r2, r3
 8009860:	d001      	beq.n	8009866 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e01f      	b.n	80098a6 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8009866:	2300      	movs	r3, #0
 8009868:	e01d      	b.n	80098a6 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800986a:	4b11      	ldr	r3, [pc, #68]	; (80098b0 <HAL_PWREx_ConfigSupply+0x70>)
 800986c:	68db      	ldr	r3, [r3, #12]
 800986e:	f023 0207 	bic.w	r2, r3, #7
 8009872:	490f      	ldr	r1, [pc, #60]	; (80098b0 <HAL_PWREx_ConfigSupply+0x70>)
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	4313      	orrs	r3, r2
 8009878:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800987a:	f7fa f90f 	bl	8003a9c <HAL_GetTick>
 800987e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009880:	e009      	b.n	8009896 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8009882:	f7fa f90b 	bl	8003a9c <HAL_GetTick>
 8009886:	4602      	mov	r2, r0
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	1ad3      	subs	r3, r2, r3
 800988c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009890:	d901      	bls.n	8009896 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8009892:	2301      	movs	r3, #1
 8009894:	e007      	b.n	80098a6 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8009896:	4b06      	ldr	r3, [pc, #24]	; (80098b0 <HAL_PWREx_ConfigSupply+0x70>)
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800989e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80098a2:	d1ee      	bne.n	8009882 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3710      	adds	r7, #16
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}
 80098ae:	bf00      	nop
 80098b0:	58024800 	.word	0x58024800

080098b4 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 80098b4:	b480      	push	{r7}
 80098b6:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 80098b8:	4b05      	ldr	r3, [pc, #20]	; (80098d0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80098ba:	68db      	ldr	r3, [r3, #12]
 80098bc:	4a04      	ldr	r2, [pc, #16]	; (80098d0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 80098be:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80098c2:	60d3      	str	r3, [r2, #12]
}
 80098c4:	bf00      	nop
 80098c6:	46bd      	mov	sp, r7
 80098c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098cc:	4770      	bx	lr
 80098ce:	bf00      	nop
 80098d0:	58024800 	.word	0x58024800

080098d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098d4:	b580      	push	{r7, lr}
 80098d6:	b08c      	sub	sp, #48	; 0x30
 80098d8:	af00      	add	r7, sp, #0
 80098da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d101      	bne.n	80098e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80098e2:	2301      	movs	r3, #1
 80098e4:	e3c8      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f003 0301 	and.w	r3, r3, #1
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	f000 8087 	beq.w	8009a02 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80098f4:	4b88      	ldr	r3, [pc, #544]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80098fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80098fe:	4b86      	ldr	r3, [pc, #536]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009900:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009902:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8009904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009906:	2b10      	cmp	r3, #16
 8009908:	d007      	beq.n	800991a <HAL_RCC_OscConfig+0x46>
 800990a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800990c:	2b18      	cmp	r3, #24
 800990e:	d110      	bne.n	8009932 <HAL_RCC_OscConfig+0x5e>
 8009910:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009912:	f003 0303 	and.w	r3, r3, #3
 8009916:	2b02      	cmp	r3, #2
 8009918:	d10b      	bne.n	8009932 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800991a:	4b7f      	ldr	r3, [pc, #508]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009922:	2b00      	cmp	r3, #0
 8009924:	d06c      	beq.n	8009a00 <HAL_RCC_OscConfig+0x12c>
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	2b00      	cmp	r3, #0
 800992c:	d168      	bne.n	8009a00 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800992e:	2301      	movs	r3, #1
 8009930:	e3a2      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	685b      	ldr	r3, [r3, #4]
 8009936:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800993a:	d106      	bne.n	800994a <HAL_RCC_OscConfig+0x76>
 800993c:	4b76      	ldr	r3, [pc, #472]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a75      	ldr	r2, [pc, #468]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009942:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009946:	6013      	str	r3, [r2, #0]
 8009948:	e02e      	b.n	80099a8 <HAL_RCC_OscConfig+0xd4>
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	685b      	ldr	r3, [r3, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d10c      	bne.n	800996c <HAL_RCC_OscConfig+0x98>
 8009952:	4b71      	ldr	r3, [pc, #452]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a70      	ldr	r2, [pc, #448]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009958:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800995c:	6013      	str	r3, [r2, #0]
 800995e:	4b6e      	ldr	r3, [pc, #440]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009960:	681b      	ldr	r3, [r3, #0]
 8009962:	4a6d      	ldr	r2, [pc, #436]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009964:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009968:	6013      	str	r3, [r2, #0]
 800996a:	e01d      	b.n	80099a8 <HAL_RCC_OscConfig+0xd4>
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009974:	d10c      	bne.n	8009990 <HAL_RCC_OscConfig+0xbc>
 8009976:	4b68      	ldr	r3, [pc, #416]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a67      	ldr	r2, [pc, #412]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 800997c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009980:	6013      	str	r3, [r2, #0]
 8009982:	4b65      	ldr	r3, [pc, #404]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	4a64      	ldr	r2, [pc, #400]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800998c:	6013      	str	r3, [r2, #0]
 800998e:	e00b      	b.n	80099a8 <HAL_RCC_OscConfig+0xd4>
 8009990:	4b61      	ldr	r3, [pc, #388]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	4a60      	ldr	r2, [pc, #384]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009996:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800999a:	6013      	str	r3, [r2, #0]
 800999c:	4b5e      	ldr	r3, [pc, #376]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	4a5d      	ldr	r2, [pc, #372]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 80099a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	685b      	ldr	r3, [r3, #4]
 80099ac:	2b00      	cmp	r3, #0
 80099ae:	d013      	beq.n	80099d8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099b0:	f7fa f874 	bl	8003a9c <HAL_GetTick>
 80099b4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099b6:	e008      	b.n	80099ca <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099b8:	f7fa f870 	bl	8003a9c <HAL_GetTick>
 80099bc:	4602      	mov	r2, r0
 80099be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099c0:	1ad3      	subs	r3, r2, r3
 80099c2:	2b64      	cmp	r3, #100	; 0x64
 80099c4:	d901      	bls.n	80099ca <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80099c6:	2303      	movs	r3, #3
 80099c8:	e356      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80099ca:	4b53      	ldr	r3, [pc, #332]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d0f0      	beq.n	80099b8 <HAL_RCC_OscConfig+0xe4>
 80099d6:	e014      	b.n	8009a02 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80099d8:	f7fa f860 	bl	8003a9c <HAL_GetTick>
 80099dc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80099de:	e008      	b.n	80099f2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80099e0:	f7fa f85c 	bl	8003a9c <HAL_GetTick>
 80099e4:	4602      	mov	r2, r0
 80099e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e8:	1ad3      	subs	r3, r2, r3
 80099ea:	2b64      	cmp	r3, #100	; 0x64
 80099ec:	d901      	bls.n	80099f2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80099ee:	2303      	movs	r3, #3
 80099f0:	e342      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80099f2:	4b49      	ldr	r3, [pc, #292]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d1f0      	bne.n	80099e0 <HAL_RCC_OscConfig+0x10c>
 80099fe:	e000      	b.n	8009a02 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009a00:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f003 0302 	and.w	r3, r3, #2
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	f000 808c 	beq.w	8009b28 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a10:	4b41      	ldr	r3, [pc, #260]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a12:	691b      	ldr	r3, [r3, #16]
 8009a14:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009a18:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009a1a:	4b3f      	ldr	r3, [pc, #252]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009a1e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8009a20:	6a3b      	ldr	r3, [r7, #32]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d007      	beq.n	8009a36 <HAL_RCC_OscConfig+0x162>
 8009a26:	6a3b      	ldr	r3, [r7, #32]
 8009a28:	2b18      	cmp	r3, #24
 8009a2a:	d137      	bne.n	8009a9c <HAL_RCC_OscConfig+0x1c8>
 8009a2c:	69fb      	ldr	r3, [r7, #28]
 8009a2e:	f003 0303 	and.w	r3, r3, #3
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d132      	bne.n	8009a9c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a36:	4b38      	ldr	r3, [pc, #224]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f003 0304 	and.w	r3, r3, #4
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d005      	beq.n	8009a4e <HAL_RCC_OscConfig+0x17a>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	68db      	ldr	r3, [r3, #12]
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d101      	bne.n	8009a4e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e314      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009a4e:	4b32      	ldr	r3, [pc, #200]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	f023 0219 	bic.w	r2, r3, #25
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	68db      	ldr	r3, [r3, #12]
 8009a5a:	492f      	ldr	r1, [pc, #188]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a60:	f7fa f81c 	bl	8003a9c <HAL_GetTick>
 8009a64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a66:	e008      	b.n	8009a7a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009a68:	f7fa f818 	bl	8003a9c <HAL_GetTick>
 8009a6c:	4602      	mov	r2, r0
 8009a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a70:	1ad3      	subs	r3, r2, r3
 8009a72:	2b02      	cmp	r3, #2
 8009a74:	d901      	bls.n	8009a7a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8009a76:	2303      	movs	r3, #3
 8009a78:	e2fe      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009a7a:	4b27      	ldr	r3, [pc, #156]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	f003 0304 	and.w	r3, r3, #4
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d0f0      	beq.n	8009a68 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a86:	4b24      	ldr	r3, [pc, #144]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	061b      	lsls	r3, r3, #24
 8009a94:	4920      	ldr	r1, [pc, #128]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009a96:	4313      	orrs	r3, r2
 8009a98:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009a9a:	e045      	b.n	8009b28 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	68db      	ldr	r3, [r3, #12]
 8009aa0:	2b00      	cmp	r3, #0
 8009aa2:	d026      	beq.n	8009af2 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8009aa4:	4b1c      	ldr	r3, [pc, #112]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f023 0219 	bic.w	r2, r3, #25
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	68db      	ldr	r3, [r3, #12]
 8009ab0:	4919      	ldr	r1, [pc, #100]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009ab2:	4313      	orrs	r3, r2
 8009ab4:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ab6:	f7f9 fff1 	bl	8003a9c <HAL_GetTick>
 8009aba:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009abc:	e008      	b.n	8009ad0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009abe:	f7f9 ffed 	bl	8003a9c <HAL_GetTick>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ac6:	1ad3      	subs	r3, r2, r3
 8009ac8:	2b02      	cmp	r3, #2
 8009aca:	d901      	bls.n	8009ad0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8009acc:	2303      	movs	r3, #3
 8009ace:	e2d3      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8009ad0:	4b11      	ldr	r3, [pc, #68]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f003 0304 	and.w	r3, r3, #4
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d0f0      	beq.n	8009abe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009adc:	4b0e      	ldr	r3, [pc, #56]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	691b      	ldr	r3, [r3, #16]
 8009ae8:	061b      	lsls	r3, r3, #24
 8009aea:	490b      	ldr	r1, [pc, #44]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009aec:	4313      	orrs	r3, r2
 8009aee:	604b      	str	r3, [r1, #4]
 8009af0:	e01a      	b.n	8009b28 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009af2:	4b09      	ldr	r3, [pc, #36]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	4a08      	ldr	r2, [pc, #32]	; (8009b18 <HAL_RCC_OscConfig+0x244>)
 8009af8:	f023 0301 	bic.w	r3, r3, #1
 8009afc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009afe:	f7f9 ffcd 	bl	8003a9c <HAL_GetTick>
 8009b02:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009b04:	e00a      	b.n	8009b1c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009b06:	f7f9 ffc9 	bl	8003a9c <HAL_GetTick>
 8009b0a:	4602      	mov	r2, r0
 8009b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b0e:	1ad3      	subs	r3, r2, r3
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	d903      	bls.n	8009b1c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8009b14:	2303      	movs	r3, #3
 8009b16:	e2af      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
 8009b18:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8009b1c:	4b96      	ldr	r3, [pc, #600]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f003 0304 	and.w	r3, r3, #4
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d1ee      	bne.n	8009b06 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f003 0310 	and.w	r3, r3, #16
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d06a      	beq.n	8009c0a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009b34:	4b90      	ldr	r3, [pc, #576]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b36:	691b      	ldr	r3, [r3, #16]
 8009b38:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009b3c:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8009b3e:	4b8e      	ldr	r3, [pc, #568]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b42:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	2b08      	cmp	r3, #8
 8009b48:	d007      	beq.n	8009b5a <HAL_RCC_OscConfig+0x286>
 8009b4a:	69bb      	ldr	r3, [r7, #24]
 8009b4c:	2b18      	cmp	r3, #24
 8009b4e:	d11b      	bne.n	8009b88 <HAL_RCC_OscConfig+0x2b4>
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	f003 0303 	and.w	r3, r3, #3
 8009b56:	2b01      	cmp	r3, #1
 8009b58:	d116      	bne.n	8009b88 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b5a:	4b87      	ldr	r3, [pc, #540]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d005      	beq.n	8009b72 <HAL_RCC_OscConfig+0x29e>
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	69db      	ldr	r3, [r3, #28]
 8009b6a:	2b80      	cmp	r3, #128	; 0x80
 8009b6c:	d001      	beq.n	8009b72 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8009b6e:	2301      	movs	r3, #1
 8009b70:	e282      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009b72:	4b81      	ldr	r3, [pc, #516]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b74:	68db      	ldr	r3, [r3, #12]
 8009b76:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6a1b      	ldr	r3, [r3, #32]
 8009b7e:	061b      	lsls	r3, r3, #24
 8009b80:	497d      	ldr	r1, [pc, #500]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b82:	4313      	orrs	r3, r2
 8009b84:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8009b86:	e040      	b.n	8009c0a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	69db      	ldr	r3, [r3, #28]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d023      	beq.n	8009bd8 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8009b90:	4b79      	ldr	r3, [pc, #484]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a78      	ldr	r2, [pc, #480]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009b96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b9a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b9c:	f7f9 ff7e 	bl	8003a9c <HAL_GetTick>
 8009ba0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009ba2:	e008      	b.n	8009bb6 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009ba4:	f7f9 ff7a 	bl	8003a9c <HAL_GetTick>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bac:	1ad3      	subs	r3, r2, r3
 8009bae:	2b02      	cmp	r3, #2
 8009bb0:	d901      	bls.n	8009bb6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8009bb2:	2303      	movs	r3, #3
 8009bb4:	e260      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8009bb6:	4b70      	ldr	r3, [pc, #448]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d0f0      	beq.n	8009ba4 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8009bc2:	4b6d      	ldr	r3, [pc, #436]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	6a1b      	ldr	r3, [r3, #32]
 8009bce:	061b      	lsls	r3, r3, #24
 8009bd0:	4969      	ldr	r1, [pc, #420]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009bd2:	4313      	orrs	r3, r2
 8009bd4:	60cb      	str	r3, [r1, #12]
 8009bd6:	e018      	b.n	8009c0a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8009bd8:	4b67      	ldr	r3, [pc, #412]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	4a66      	ldr	r2, [pc, #408]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009bde:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009be2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009be4:	f7f9 ff5a 	bl	8003a9c <HAL_GetTick>
 8009be8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009bea:	e008      	b.n	8009bfe <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8009bec:	f7f9 ff56 	bl	8003a9c <HAL_GetTick>
 8009bf0:	4602      	mov	r2, r0
 8009bf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf4:	1ad3      	subs	r3, r2, r3
 8009bf6:	2b02      	cmp	r3, #2
 8009bf8:	d901      	bls.n	8009bfe <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 8009bfa:	2303      	movs	r3, #3
 8009bfc:	e23c      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8009bfe:	4b5e      	ldr	r3, [pc, #376]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d1f0      	bne.n	8009bec <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	f003 0308 	and.w	r3, r3, #8
 8009c12:	2b00      	cmp	r3, #0
 8009c14:	d036      	beq.n	8009c84 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	695b      	ldr	r3, [r3, #20]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d019      	beq.n	8009c52 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009c1e:	4b56      	ldr	r3, [pc, #344]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c22:	4a55      	ldr	r2, [pc, #340]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c24:	f043 0301 	orr.w	r3, r3, #1
 8009c28:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c2a:	f7f9 ff37 	bl	8003a9c <HAL_GetTick>
 8009c2e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009c30:	e008      	b.n	8009c44 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c32:	f7f9 ff33 	bl	8003a9c <HAL_GetTick>
 8009c36:	4602      	mov	r2, r0
 8009c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c3a:	1ad3      	subs	r3, r2, r3
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d901      	bls.n	8009c44 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 8009c40:	2303      	movs	r3, #3
 8009c42:	e219      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8009c44:	4b4c      	ldr	r3, [pc, #304]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c48:	f003 0302 	and.w	r3, r3, #2
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d0f0      	beq.n	8009c32 <HAL_RCC_OscConfig+0x35e>
 8009c50:	e018      	b.n	8009c84 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009c52:	4b49      	ldr	r3, [pc, #292]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c56:	4a48      	ldr	r2, [pc, #288]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c58:	f023 0301 	bic.w	r3, r3, #1
 8009c5c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009c5e:	f7f9 ff1d 	bl	8003a9c <HAL_GetTick>
 8009c62:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009c64:	e008      	b.n	8009c78 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009c66:	f7f9 ff19 	bl	8003a9c <HAL_GetTick>
 8009c6a:	4602      	mov	r2, r0
 8009c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6e:	1ad3      	subs	r3, r2, r3
 8009c70:	2b02      	cmp	r3, #2
 8009c72:	d901      	bls.n	8009c78 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8009c74:	2303      	movs	r3, #3
 8009c76:	e1ff      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8009c78:	4b3f      	ldr	r3, [pc, #252]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c7c:	f003 0302 	and.w	r3, r3, #2
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d1f0      	bne.n	8009c66 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	f003 0320 	and.w	r3, r3, #32
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d036      	beq.n	8009cfe <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	699b      	ldr	r3, [r3, #24]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d019      	beq.n	8009ccc <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8009c98:	4b37      	ldr	r3, [pc, #220]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	4a36      	ldr	r2, [pc, #216]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009c9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009ca2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009ca4:	f7f9 fefa 	bl	8003a9c <HAL_GetTick>
 8009ca8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009caa:	e008      	b.n	8009cbe <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009cac:	f7f9 fef6 	bl	8003a9c <HAL_GetTick>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	2b02      	cmp	r3, #2
 8009cb8:	d901      	bls.n	8009cbe <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 8009cba:	2303      	movs	r3, #3
 8009cbc:	e1dc      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8009cbe:	4b2e      	ldr	r3, [pc, #184]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d0f0      	beq.n	8009cac <HAL_RCC_OscConfig+0x3d8>
 8009cca:	e018      	b.n	8009cfe <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8009ccc:	4b2a      	ldr	r3, [pc, #168]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	4a29      	ldr	r2, [pc, #164]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009cd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cd6:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8009cd8:	f7f9 fee0 	bl	8003a9c <HAL_GetTick>
 8009cdc:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009cde:	e008      	b.n	8009cf2 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009ce0:	f7f9 fedc 	bl	8003a9c <HAL_GetTick>
 8009ce4:	4602      	mov	r2, r0
 8009ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ce8:	1ad3      	subs	r3, r2, r3
 8009cea:	2b02      	cmp	r3, #2
 8009cec:	d901      	bls.n	8009cf2 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 8009cee:	2303      	movs	r3, #3
 8009cf0:	e1c2      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8009cf2:	4b21      	ldr	r3, [pc, #132]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d1f0      	bne.n	8009ce0 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	f003 0304 	and.w	r3, r3, #4
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 8086 	beq.w	8009e18 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8009d0c:	4b1b      	ldr	r3, [pc, #108]	; (8009d7c <HAL_RCC_OscConfig+0x4a8>)
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	4a1a      	ldr	r2, [pc, #104]	; (8009d7c <HAL_RCC_OscConfig+0x4a8>)
 8009d12:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009d16:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009d18:	f7f9 fec0 	bl	8003a9c <HAL_GetTick>
 8009d1c:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d1e:	e008      	b.n	8009d32 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009d20:	f7f9 febc 	bl	8003a9c <HAL_GetTick>
 8009d24:	4602      	mov	r2, r0
 8009d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	2b64      	cmp	r3, #100	; 0x64
 8009d2c:	d901      	bls.n	8009d32 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e1a2      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009d32:	4b12      	ldr	r3, [pc, #72]	; (8009d7c <HAL_RCC_OscConfig+0x4a8>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d0f0      	beq.n	8009d20 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	2b01      	cmp	r3, #1
 8009d44:	d106      	bne.n	8009d54 <HAL_RCC_OscConfig+0x480>
 8009d46:	4b0c      	ldr	r3, [pc, #48]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d4a:	4a0b      	ldr	r2, [pc, #44]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d4c:	f043 0301 	orr.w	r3, r3, #1
 8009d50:	6713      	str	r3, [r2, #112]	; 0x70
 8009d52:	e032      	b.n	8009dba <HAL_RCC_OscConfig+0x4e6>
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	689b      	ldr	r3, [r3, #8]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d111      	bne.n	8009d80 <HAL_RCC_OscConfig+0x4ac>
 8009d5c:	4b06      	ldr	r3, [pc, #24]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d60:	4a05      	ldr	r2, [pc, #20]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d62:	f023 0301 	bic.w	r3, r3, #1
 8009d66:	6713      	str	r3, [r2, #112]	; 0x70
 8009d68:	4b03      	ldr	r3, [pc, #12]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d6c:	4a02      	ldr	r2, [pc, #8]	; (8009d78 <HAL_RCC_OscConfig+0x4a4>)
 8009d6e:	f023 0304 	bic.w	r3, r3, #4
 8009d72:	6713      	str	r3, [r2, #112]	; 0x70
 8009d74:	e021      	b.n	8009dba <HAL_RCC_OscConfig+0x4e6>
 8009d76:	bf00      	nop
 8009d78:	58024400 	.word	0x58024400
 8009d7c:	58024800 	.word	0x58024800
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	689b      	ldr	r3, [r3, #8]
 8009d84:	2b05      	cmp	r3, #5
 8009d86:	d10c      	bne.n	8009da2 <HAL_RCC_OscConfig+0x4ce>
 8009d88:	4b83      	ldr	r3, [pc, #524]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009d8a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8c:	4a82      	ldr	r2, [pc, #520]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009d8e:	f043 0304 	orr.w	r3, r3, #4
 8009d92:	6713      	str	r3, [r2, #112]	; 0x70
 8009d94:	4b80      	ldr	r3, [pc, #512]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d98:	4a7f      	ldr	r2, [pc, #508]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009d9a:	f043 0301 	orr.w	r3, r3, #1
 8009d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8009da0:	e00b      	b.n	8009dba <HAL_RCC_OscConfig+0x4e6>
 8009da2:	4b7d      	ldr	r3, [pc, #500]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009da4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009da6:	4a7c      	ldr	r2, [pc, #496]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009da8:	f023 0301 	bic.w	r3, r3, #1
 8009dac:	6713      	str	r3, [r2, #112]	; 0x70
 8009dae:	4b7a      	ldr	r3, [pc, #488]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009db0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009db2:	4a79      	ldr	r2, [pc, #484]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009db4:	f023 0304 	bic.w	r3, r3, #4
 8009db8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d015      	beq.n	8009dee <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dc2:	f7f9 fe6b 	bl	8003a9c <HAL_GetTick>
 8009dc6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009dc8:	e00a      	b.n	8009de0 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009dca:	f7f9 fe67 	bl	8003a9c <HAL_GetTick>
 8009dce:	4602      	mov	r2, r0
 8009dd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd2:	1ad3      	subs	r3, r2, r3
 8009dd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009dd8:	4293      	cmp	r3, r2
 8009dda:	d901      	bls.n	8009de0 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 8009ddc:	2303      	movs	r3, #3
 8009dde:	e14b      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009de0:	4b6d      	ldr	r3, [pc, #436]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009de2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009de4:	f003 0302 	and.w	r3, r3, #2
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d0ee      	beq.n	8009dca <HAL_RCC_OscConfig+0x4f6>
 8009dec:	e014      	b.n	8009e18 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009dee:	f7f9 fe55 	bl	8003a9c <HAL_GetTick>
 8009df2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009df4:	e00a      	b.n	8009e0c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009df6:	f7f9 fe51 	bl	8003a9c <HAL_GetTick>
 8009dfa:	4602      	mov	r2, r0
 8009dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dfe:	1ad3      	subs	r3, r2, r3
 8009e00:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e04:	4293      	cmp	r3, r2
 8009e06:	d901      	bls.n	8009e0c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8009e08:	2303      	movs	r3, #3
 8009e0a:	e135      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8009e0c:	4b62      	ldr	r3, [pc, #392]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009e10:	f003 0302 	and.w	r3, r3, #2
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d1ee      	bne.n	8009df6 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	f000 812a 	beq.w	800a076 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8009e22:	4b5d      	ldr	r3, [pc, #372]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e24:	691b      	ldr	r3, [r3, #16]
 8009e26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009e2a:	2b18      	cmp	r3, #24
 8009e2c:	f000 80ba 	beq.w	8009fa4 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e34:	2b02      	cmp	r3, #2
 8009e36:	f040 8095 	bne.w	8009f64 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009e3a:	4b57      	ldr	r3, [pc, #348]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	4a56      	ldr	r2, [pc, #344]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009e44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e46:	f7f9 fe29 	bl	8003a9c <HAL_GetTick>
 8009e4a:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009e4c:	e008      	b.n	8009e60 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009e4e:	f7f9 fe25 	bl	8003a9c <HAL_GetTick>
 8009e52:	4602      	mov	r2, r0
 8009e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e56:	1ad3      	subs	r3, r2, r3
 8009e58:	2b02      	cmp	r3, #2
 8009e5a:	d901      	bls.n	8009e60 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 8009e5c:	2303      	movs	r3, #3
 8009e5e:	e10b      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009e60:	4b4d      	ldr	r3, [pc, #308]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d1f0      	bne.n	8009e4e <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009e6c:	4b4a      	ldr	r3, [pc, #296]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009e70:	4b4a      	ldr	r3, [pc, #296]	; (8009f9c <HAL_RCC_OscConfig+0x6c8>)
 8009e72:	4013      	ands	r3, r2
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8009e7c:	0112      	lsls	r2, r2, #4
 8009e7e:	430a      	orrs	r2, r1
 8009e80:	4945      	ldr	r1, [pc, #276]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009e82:	4313      	orrs	r3, r2
 8009e84:	628b      	str	r3, [r1, #40]	; 0x28
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e8a:	3b01      	subs	r3, #1
 8009e8c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e94:	3b01      	subs	r3, #1
 8009e96:	025b      	lsls	r3, r3, #9
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	431a      	orrs	r2, r3
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ea0:	3b01      	subs	r3, #1
 8009ea2:	041b      	lsls	r3, r3, #16
 8009ea4:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8009ea8:	431a      	orrs	r2, r3
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009eae:	3b01      	subs	r3, #1
 8009eb0:	061b      	lsls	r3, r3, #24
 8009eb2:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8009eb6:	4938      	ldr	r1, [pc, #224]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009eb8:	4313      	orrs	r3, r2
 8009eba:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8009ebc:	4b36      	ldr	r3, [pc, #216]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009ebe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ec0:	4a35      	ldr	r2, [pc, #212]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009ec2:	f023 0301 	bic.w	r3, r3, #1
 8009ec6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8009ec8:	4b33      	ldr	r3, [pc, #204]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009eca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009ecc:	4b34      	ldr	r3, [pc, #208]	; (8009fa0 <HAL_RCC_OscConfig+0x6cc>)
 8009ece:	4013      	ands	r3, r2
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8009ed4:	00d2      	lsls	r2, r2, #3
 8009ed6:	4930      	ldr	r1, [pc, #192]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8009edc:	4b2e      	ldr	r3, [pc, #184]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009ede:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ee0:	f023 020c 	bic.w	r2, r3, #12
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ee8:	492b      	ldr	r1, [pc, #172]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009eea:	4313      	orrs	r3, r2
 8009eec:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8009eee:	4b2a      	ldr	r3, [pc, #168]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef2:	f023 0202 	bic.w	r2, r3, #2
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009efa:	4927      	ldr	r1, [pc, #156]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009efc:	4313      	orrs	r3, r2
 8009efe:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8009f00:	4b25      	ldr	r3, [pc, #148]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f04:	4a24      	ldr	r2, [pc, #144]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009f0a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f0c:	4b22      	ldr	r3, [pc, #136]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f10:	4a21      	ldr	r2, [pc, #132]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009f16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8009f18:	4b1f      	ldr	r3, [pc, #124]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f1c:	4a1e      	ldr	r2, [pc, #120]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009f22:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8009f24:	4b1c      	ldr	r3, [pc, #112]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f28:	4a1b      	ldr	r2, [pc, #108]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f2a:	f043 0301 	orr.w	r3, r3, #1
 8009f2e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009f30:	4b19      	ldr	r3, [pc, #100]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	4a18      	ldr	r2, [pc, #96]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f36:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8009f3a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f3c:	f7f9 fdae 	bl	8003a9c <HAL_GetTick>
 8009f40:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009f42:	e008      	b.n	8009f56 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f44:	f7f9 fdaa 	bl	8003a9c <HAL_GetTick>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f4c:	1ad3      	subs	r3, r2, r3
 8009f4e:	2b02      	cmp	r3, #2
 8009f50:	d901      	bls.n	8009f56 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8009f52:	2303      	movs	r3, #3
 8009f54:	e090      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8009f56:	4b10      	ldr	r3, [pc, #64]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d0f0      	beq.n	8009f44 <HAL_RCC_OscConfig+0x670>
 8009f62:	e088      	b.n	800a076 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009f64:	4b0c      	ldr	r3, [pc, #48]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a0b      	ldr	r2, [pc, #44]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f6a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f70:	f7f9 fd94 	bl	8003a9c <HAL_GetTick>
 8009f74:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f76:	e008      	b.n	8009f8a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009f78:	f7f9 fd90 	bl	8003a9c <HAL_GetTick>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f80:	1ad3      	subs	r3, r2, r3
 8009f82:	2b02      	cmp	r3, #2
 8009f84:	d901      	bls.n	8009f8a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e076      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8009f8a:	4b03      	ldr	r3, [pc, #12]	; (8009f98 <HAL_RCC_OscConfig+0x6c4>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d1f0      	bne.n	8009f78 <HAL_RCC_OscConfig+0x6a4>
 8009f96:	e06e      	b.n	800a076 <HAL_RCC_OscConfig+0x7a2>
 8009f98:	58024400 	.word	0x58024400
 8009f9c:	fffffc0c 	.word	0xfffffc0c
 8009fa0:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8009fa4:	4b36      	ldr	r3, [pc, #216]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 8009fa6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009fa8:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8009faa:	4b35      	ldr	r3, [pc, #212]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 8009fac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fae:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fb4:	2b01      	cmp	r3, #1
 8009fb6:	d031      	beq.n	800a01c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	f003 0203 	and.w	r2, r3, #3
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d12a      	bne.n	800a01c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	091b      	lsrs	r3, r3, #4
 8009fca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	d122      	bne.n	800a01c <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009fe0:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d11a      	bne.n	800a01c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	0a5b      	lsrs	r3, r3, #9
 8009fea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ff2:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d111      	bne.n	800a01c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	0c1b      	lsrs	r3, r3, #16
 8009ffc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a004:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800a006:	429a      	cmp	r2, r3
 800a008:	d108      	bne.n	800a01c <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	0e1b      	lsrs	r3, r3, #24
 800a00e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a016:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800a018:	429a      	cmp	r2, r3
 800a01a:	d001      	beq.n	800a020 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 800a01c:	2301      	movs	r3, #1
 800a01e:	e02b      	b.n	800a078 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800a020:	4b17      	ldr	r3, [pc, #92]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a022:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a024:	08db      	lsrs	r3, r3, #3
 800a026:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a02a:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a030:	693a      	ldr	r2, [r7, #16]
 800a032:	429a      	cmp	r2, r3
 800a034:	d01f      	beq.n	800a076 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800a036:	4b12      	ldr	r3, [pc, #72]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a03a:	4a11      	ldr	r2, [pc, #68]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a03c:	f023 0301 	bic.w	r3, r3, #1
 800a040:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a042:	f7f9 fd2b 	bl	8003a9c <HAL_GetTick>
 800a046:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800a048:	bf00      	nop
 800a04a:	f7f9 fd27 	bl	8003a9c <HAL_GetTick>
 800a04e:	4602      	mov	r2, r0
 800a050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a052:	4293      	cmp	r3, r2
 800a054:	d0f9      	beq.n	800a04a <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800a056:	4b0a      	ldr	r3, [pc, #40]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a058:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a05a:	4b0a      	ldr	r3, [pc, #40]	; (800a084 <HAL_RCC_OscConfig+0x7b0>)
 800a05c:	4013      	ands	r3, r2
 800a05e:	687a      	ldr	r2, [r7, #4]
 800a060:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800a062:	00d2      	lsls	r2, r2, #3
 800a064:	4906      	ldr	r1, [pc, #24]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a066:	4313      	orrs	r3, r2
 800a068:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800a06a:	4b05      	ldr	r3, [pc, #20]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a06c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a06e:	4a04      	ldr	r2, [pc, #16]	; (800a080 <HAL_RCC_OscConfig+0x7ac>)
 800a070:	f043 0301 	orr.w	r3, r3, #1
 800a074:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800a076:	2300      	movs	r3, #0
}
 800a078:	4618      	mov	r0, r3
 800a07a:	3730      	adds	r7, #48	; 0x30
 800a07c:	46bd      	mov	sp, r7
 800a07e:	bd80      	pop	{r7, pc}
 800a080:	58024400 	.word	0x58024400
 800a084:	ffff0007 	.word	0xffff0007

0800a088 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b086      	sub	sp, #24
 800a08c:	af00      	add	r7, sp, #0
 800a08e:	6078      	str	r0, [r7, #4]
 800a090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2b00      	cmp	r3, #0
 800a096:	d101      	bne.n	800a09c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a098:	2301      	movs	r3, #1
 800a09a:	e19c      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a09c:	4b8a      	ldr	r3, [pc, #552]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f003 030f 	and.w	r3, r3, #15
 800a0a4:	683a      	ldr	r2, [r7, #0]
 800a0a6:	429a      	cmp	r2, r3
 800a0a8:	d910      	bls.n	800a0cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a0aa:	4b87      	ldr	r3, [pc, #540]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f023 020f 	bic.w	r2, r3, #15
 800a0b2:	4985      	ldr	r1, [pc, #532]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	4313      	orrs	r3, r2
 800a0b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a0ba:	4b83      	ldr	r3, [pc, #524]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f003 030f 	and.w	r3, r3, #15
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d001      	beq.n	800a0cc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	e184      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	f003 0304 	and.w	r3, r3, #4
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d010      	beq.n	800a0fa <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	691a      	ldr	r2, [r3, #16]
 800a0dc:	4b7b      	ldr	r3, [pc, #492]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a0de:	699b      	ldr	r3, [r3, #24]
 800a0e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d908      	bls.n	800a0fa <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a0e8:	4b78      	ldr	r3, [pc, #480]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a0ea:	699b      	ldr	r3, [r3, #24]
 800a0ec:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	691b      	ldr	r3, [r3, #16]
 800a0f4:	4975      	ldr	r1, [pc, #468]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0308 	and.w	r3, r3, #8
 800a102:	2b00      	cmp	r3, #0
 800a104:	d010      	beq.n	800a128 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	695a      	ldr	r2, [r3, #20]
 800a10a:	4b70      	ldr	r3, [pc, #448]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a10c:	69db      	ldr	r3, [r3, #28]
 800a10e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a112:	429a      	cmp	r2, r3
 800a114:	d908      	bls.n	800a128 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a116:	4b6d      	ldr	r3, [pc, #436]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a118:	69db      	ldr	r3, [r3, #28]
 800a11a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	695b      	ldr	r3, [r3, #20]
 800a122:	496a      	ldr	r1, [pc, #424]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a124:	4313      	orrs	r3, r2
 800a126:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f003 0310 	and.w	r3, r3, #16
 800a130:	2b00      	cmp	r3, #0
 800a132:	d010      	beq.n	800a156 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	699a      	ldr	r2, [r3, #24]
 800a138:	4b64      	ldr	r3, [pc, #400]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a13a:	69db      	ldr	r3, [r3, #28]
 800a13c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a140:	429a      	cmp	r2, r3
 800a142:	d908      	bls.n	800a156 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a144:	4b61      	ldr	r3, [pc, #388]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a146:	69db      	ldr	r3, [r3, #28]
 800a148:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	699b      	ldr	r3, [r3, #24]
 800a150:	495e      	ldr	r1, [pc, #376]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a152:	4313      	orrs	r3, r2
 800a154:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	f003 0320 	and.w	r3, r3, #32
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d010      	beq.n	800a184 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	69da      	ldr	r2, [r3, #28]
 800a166:	4b59      	ldr	r3, [pc, #356]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a168:	6a1b      	ldr	r3, [r3, #32]
 800a16a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a16e:	429a      	cmp	r2, r3
 800a170:	d908      	bls.n	800a184 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a172:	4b56      	ldr	r3, [pc, #344]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a174:	6a1b      	ldr	r3, [r3, #32]
 800a176:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	69db      	ldr	r3, [r3, #28]
 800a17e:	4953      	ldr	r1, [pc, #332]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a180:	4313      	orrs	r3, r2
 800a182:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	f003 0302 	and.w	r3, r3, #2
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d010      	beq.n	800a1b2 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	68da      	ldr	r2, [r3, #12]
 800a194:	4b4d      	ldr	r3, [pc, #308]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a196:	699b      	ldr	r3, [r3, #24]
 800a198:	f003 030f 	and.w	r3, r3, #15
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d908      	bls.n	800a1b2 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a1a0:	4b4a      	ldr	r3, [pc, #296]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	f023 020f 	bic.w	r2, r3, #15
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	68db      	ldr	r3, [r3, #12]
 800a1ac:	4947      	ldr	r1, [pc, #284]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1ae:	4313      	orrs	r3, r2
 800a1b0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	681b      	ldr	r3, [r3, #0]
 800a1b6:	f003 0301 	and.w	r3, r3, #1
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d055      	beq.n	800a26a <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800a1be:	4b43      	ldr	r3, [pc, #268]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1c0:	699b      	ldr	r3, [r3, #24]
 800a1c2:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	689b      	ldr	r3, [r3, #8]
 800a1ca:	4940      	ldr	r1, [pc, #256]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1cc:	4313      	orrs	r3, r2
 800a1ce:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	685b      	ldr	r3, [r3, #4]
 800a1d4:	2b02      	cmp	r3, #2
 800a1d6:	d107      	bne.n	800a1e8 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a1d8:	4b3c      	ldr	r3, [pc, #240]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d121      	bne.n	800a228 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1e4:	2301      	movs	r3, #1
 800a1e6:	e0f6      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	685b      	ldr	r3, [r3, #4]
 800a1ec:	2b03      	cmp	r3, #3
 800a1ee:	d107      	bne.n	800a200 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800a1f0:	4b36      	ldr	r3, [pc, #216]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d115      	bne.n	800a228 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a1fc:	2301      	movs	r3, #1
 800a1fe:	e0ea      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	685b      	ldr	r3, [r3, #4]
 800a204:	2b01      	cmp	r3, #1
 800a206:	d107      	bne.n	800a218 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800a208:	4b30      	ldr	r3, [pc, #192]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a210:	2b00      	cmp	r3, #0
 800a212:	d109      	bne.n	800a228 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a214:	2301      	movs	r3, #1
 800a216:	e0de      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a218:	4b2c      	ldr	r3, [pc, #176]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 0304 	and.w	r3, r3, #4
 800a220:	2b00      	cmp	r3, #0
 800a222:	d101      	bne.n	800a228 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800a224:	2301      	movs	r3, #1
 800a226:	e0d6      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a228:	4b28      	ldr	r3, [pc, #160]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a22a:	691b      	ldr	r3, [r3, #16]
 800a22c:	f023 0207 	bic.w	r2, r3, #7
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	4925      	ldr	r1, [pc, #148]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a236:	4313      	orrs	r3, r2
 800a238:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a23a:	f7f9 fc2f 	bl	8003a9c <HAL_GetTick>
 800a23e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a240:	e00a      	b.n	800a258 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a242:	f7f9 fc2b 	bl	8003a9c <HAL_GetTick>
 800a246:	4602      	mov	r2, r0
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a250:	4293      	cmp	r3, r2
 800a252:	d901      	bls.n	800a258 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800a254:	2303      	movs	r3, #3
 800a256:	e0be      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a258:	4b1c      	ldr	r3, [pc, #112]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a25a:	691b      	ldr	r3, [r3, #16]
 800a25c:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	685b      	ldr	r3, [r3, #4]
 800a264:	00db      	lsls	r3, r3, #3
 800a266:	429a      	cmp	r2, r3
 800a268:	d1eb      	bne.n	800a242 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	f003 0302 	and.w	r3, r3, #2
 800a272:	2b00      	cmp	r3, #0
 800a274:	d010      	beq.n	800a298 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	68da      	ldr	r2, [r3, #12]
 800a27a:	4b14      	ldr	r3, [pc, #80]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a27c:	699b      	ldr	r3, [r3, #24]
 800a27e:	f003 030f 	and.w	r3, r3, #15
 800a282:	429a      	cmp	r2, r3
 800a284:	d208      	bcs.n	800a298 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a286:	4b11      	ldr	r3, [pc, #68]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a288:	699b      	ldr	r3, [r3, #24]
 800a28a:	f023 020f 	bic.w	r2, r3, #15
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	68db      	ldr	r3, [r3, #12]
 800a292:	490e      	ldr	r1, [pc, #56]	; (800a2cc <HAL_RCC_ClockConfig+0x244>)
 800a294:	4313      	orrs	r3, r2
 800a296:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a298:	4b0b      	ldr	r3, [pc, #44]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f003 030f 	and.w	r3, r3, #15
 800a2a0:	683a      	ldr	r2, [r7, #0]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d214      	bcs.n	800a2d0 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2a6:	4b08      	ldr	r3, [pc, #32]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a2a8:	681b      	ldr	r3, [r3, #0]
 800a2aa:	f023 020f 	bic.w	r2, r3, #15
 800a2ae:	4906      	ldr	r1, [pc, #24]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a2b0:	683b      	ldr	r3, [r7, #0]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a2b6:	4b04      	ldr	r3, [pc, #16]	; (800a2c8 <HAL_RCC_ClockConfig+0x240>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	f003 030f 	and.w	r3, r3, #15
 800a2be:	683a      	ldr	r2, [r7, #0]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d005      	beq.n	800a2d0 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	e086      	b.n	800a3d6 <HAL_RCC_ClockConfig+0x34e>
 800a2c8:	52002000 	.word	0x52002000
 800a2cc:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	f003 0304 	and.w	r3, r3, #4
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d010      	beq.n	800a2fe <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	691a      	ldr	r2, [r3, #16]
 800a2e0:	4b3f      	ldr	r3, [pc, #252]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a2e2:	699b      	ldr	r3, [r3, #24]
 800a2e4:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a2e8:	429a      	cmp	r2, r3
 800a2ea:	d208      	bcs.n	800a2fe <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800a2ec:	4b3c      	ldr	r3, [pc, #240]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a2ee:	699b      	ldr	r3, [r3, #24]
 800a2f0:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	691b      	ldr	r3, [r3, #16]
 800a2f8:	4939      	ldr	r1, [pc, #228]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a2fa:	4313      	orrs	r3, r2
 800a2fc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f003 0308 	and.w	r3, r3, #8
 800a306:	2b00      	cmp	r3, #0
 800a308:	d010      	beq.n	800a32c <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	695a      	ldr	r2, [r3, #20]
 800a30e:	4b34      	ldr	r3, [pc, #208]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a310:	69db      	ldr	r3, [r3, #28]
 800a312:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a316:	429a      	cmp	r2, r3
 800a318:	d208      	bcs.n	800a32c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800a31a:	4b31      	ldr	r3, [pc, #196]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a31c:	69db      	ldr	r3, [r3, #28]
 800a31e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	695b      	ldr	r3, [r3, #20]
 800a326:	492e      	ldr	r1, [pc, #184]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a328:	4313      	orrs	r3, r2
 800a32a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	f003 0310 	and.w	r3, r3, #16
 800a334:	2b00      	cmp	r3, #0
 800a336:	d010      	beq.n	800a35a <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	699a      	ldr	r2, [r3, #24]
 800a33c:	4b28      	ldr	r3, [pc, #160]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a33e:	69db      	ldr	r3, [r3, #28]
 800a340:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a344:	429a      	cmp	r2, r3
 800a346:	d208      	bcs.n	800a35a <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800a348:	4b25      	ldr	r3, [pc, #148]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a34a:	69db      	ldr	r3, [r3, #28]
 800a34c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	699b      	ldr	r3, [r3, #24]
 800a354:	4922      	ldr	r1, [pc, #136]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a356:	4313      	orrs	r3, r2
 800a358:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f003 0320 	and.w	r3, r3, #32
 800a362:	2b00      	cmp	r3, #0
 800a364:	d010      	beq.n	800a388 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	69da      	ldr	r2, [r3, #28]
 800a36a:	4b1d      	ldr	r3, [pc, #116]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a36c:	6a1b      	ldr	r3, [r3, #32]
 800a36e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a372:	429a      	cmp	r2, r3
 800a374:	d208      	bcs.n	800a388 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800a376:	4b1a      	ldr	r3, [pc, #104]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a378:	6a1b      	ldr	r3, [r3, #32]
 800a37a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	69db      	ldr	r3, [r3, #28]
 800a382:	4917      	ldr	r1, [pc, #92]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a384:	4313      	orrs	r3, r2
 800a386:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800a388:	f000 f89e 	bl	800a4c8 <HAL_RCC_GetSysClockFreq>
 800a38c:	4602      	mov	r2, r0
 800a38e:	4b14      	ldr	r3, [pc, #80]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a390:	699b      	ldr	r3, [r3, #24]
 800a392:	0a1b      	lsrs	r3, r3, #8
 800a394:	f003 030f 	and.w	r3, r3, #15
 800a398:	4912      	ldr	r1, [pc, #72]	; (800a3e4 <HAL_RCC_ClockConfig+0x35c>)
 800a39a:	5ccb      	ldrb	r3, [r1, r3]
 800a39c:	f003 031f 	and.w	r3, r3, #31
 800a3a0:	fa22 f303 	lsr.w	r3, r2, r3
 800a3a4:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a3a6:	4b0e      	ldr	r3, [pc, #56]	; (800a3e0 <HAL_RCC_ClockConfig+0x358>)
 800a3a8:	699b      	ldr	r3, [r3, #24]
 800a3aa:	f003 030f 	and.w	r3, r3, #15
 800a3ae:	4a0d      	ldr	r2, [pc, #52]	; (800a3e4 <HAL_RCC_ClockConfig+0x35c>)
 800a3b0:	5cd3      	ldrb	r3, [r2, r3]
 800a3b2:	f003 031f 	and.w	r3, r3, #31
 800a3b6:	693a      	ldr	r2, [r7, #16]
 800a3b8:	fa22 f303 	lsr.w	r3, r2, r3
 800a3bc:	4a0a      	ldr	r2, [pc, #40]	; (800a3e8 <HAL_RCC_ClockConfig+0x360>)
 800a3be:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a3c0:	4a0a      	ldr	r2, [pc, #40]	; (800a3ec <HAL_RCC_ClockConfig+0x364>)
 800a3c2:	693b      	ldr	r3, [r7, #16]
 800a3c4:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800a3c6:	4b0a      	ldr	r3, [pc, #40]	; (800a3f0 <HAL_RCC_ClockConfig+0x368>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	f7f9 fb1c 	bl	8003a08 <HAL_InitTick>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3718      	adds	r7, #24
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}
 800a3de:	bf00      	nop
 800a3e0:	58024400 	.word	0x58024400
 800a3e4:	080185b0 	.word	0x080185b0
 800a3e8:	24000004 	.word	0x24000004
 800a3ec:	24000000 	.word	0x24000000
 800a3f0:	24000008 	.word	0x24000008

0800a3f4 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800a3f4:	b580      	push	{r7, lr}
 800a3f6:	b08c      	sub	sp, #48	; 0x30
 800a3f8:	af00      	add	r7, sp, #0
 800a3fa:	60f8      	str	r0, [r7, #12]
 800a3fc:	60b9      	str	r1, [r7, #8]
 800a3fe:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d12a      	bne.n	800a45c <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800a406:	4b2d      	ldr	r3, [pc, #180]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a408:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a40c:	4a2b      	ldr	r2, [pc, #172]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a40e:	f043 0301 	orr.w	r3, r3, #1
 800a412:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a416:	4b29      	ldr	r3, [pc, #164]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a418:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a41c:	f003 0301 	and.w	r3, r3, #1
 800a420:	61bb      	str	r3, [r7, #24]
 800a422:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800a424:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a428:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a42a:	2302      	movs	r3, #2
 800a42c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a42e:	2303      	movs	r3, #3
 800a430:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a432:	2300      	movs	r3, #0
 800a434:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a436:	2300      	movs	r3, #0
 800a438:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800a43a:	f107 031c 	add.w	r3, r7, #28
 800a43e:	4619      	mov	r1, r3
 800a440:	481f      	ldr	r0, [pc, #124]	; (800a4c0 <HAL_RCC_MCOConfig+0xcc>)
 800a442:	f7fd fc29 	bl	8007c98 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800a446:	4b1d      	ldr	r3, [pc, #116]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a448:	691b      	ldr	r3, [r3, #16]
 800a44a:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800a44e:	68b9      	ldr	r1, [r7, #8]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	430b      	orrs	r3, r1
 800a454:	4919      	ldr	r1, [pc, #100]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a456:	4313      	orrs	r3, r2
 800a458:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800a45a:	e02a      	b.n	800a4b2 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800a45c:	4b17      	ldr	r3, [pc, #92]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a45e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a462:	4a16      	ldr	r2, [pc, #88]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a464:	f043 0304 	orr.w	r3, r3, #4
 800a468:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800a46c:	4b13      	ldr	r3, [pc, #76]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a46e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800a472:	f003 0304 	and.w	r3, r3, #4
 800a476:	617b      	str	r3, [r7, #20]
 800a478:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800a47a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a47e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a480:	2302      	movs	r3, #2
 800a482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a484:	2303      	movs	r3, #3
 800a486:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a488:	2300      	movs	r3, #0
 800a48a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800a48c:	2300      	movs	r3, #0
 800a48e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800a490:	f107 031c 	add.w	r3, r7, #28
 800a494:	4619      	mov	r1, r3
 800a496:	480b      	ldr	r0, [pc, #44]	; (800a4c4 <HAL_RCC_MCOConfig+0xd0>)
 800a498:	f7fd fbfe 	bl	8007c98 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800a49c:	4b07      	ldr	r3, [pc, #28]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a49e:	691b      	ldr	r3, [r3, #16]
 800a4a0:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	01d9      	lsls	r1, r3, #7
 800a4a8:	68bb      	ldr	r3, [r7, #8]
 800a4aa:	430b      	orrs	r3, r1
 800a4ac:	4903      	ldr	r1, [pc, #12]	; (800a4bc <HAL_RCC_MCOConfig+0xc8>)
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	610b      	str	r3, [r1, #16]
}
 800a4b2:	bf00      	nop
 800a4b4:	3730      	adds	r7, #48	; 0x30
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	bd80      	pop	{r7, pc}
 800a4ba:	bf00      	nop
 800a4bc:	58024400 	.word	0x58024400
 800a4c0:	58020000 	.word	0x58020000
 800a4c4:	58020800 	.word	0x58020800

0800a4c8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a4c8:	b480      	push	{r7}
 800a4ca:	b089      	sub	sp, #36	; 0x24
 800a4cc:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a4ce:	4bb3      	ldr	r3, [pc, #716]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a4d0:	691b      	ldr	r3, [r3, #16]
 800a4d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a4d6:	2b18      	cmp	r3, #24
 800a4d8:	f200 8155 	bhi.w	800a786 <HAL_RCC_GetSysClockFreq+0x2be>
 800a4dc:	a201      	add	r2, pc, #4	; (adr r2, 800a4e4 <HAL_RCC_GetSysClockFreq+0x1c>)
 800a4de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a4e2:	bf00      	nop
 800a4e4:	0800a549 	.word	0x0800a549
 800a4e8:	0800a787 	.word	0x0800a787
 800a4ec:	0800a787 	.word	0x0800a787
 800a4f0:	0800a787 	.word	0x0800a787
 800a4f4:	0800a787 	.word	0x0800a787
 800a4f8:	0800a787 	.word	0x0800a787
 800a4fc:	0800a787 	.word	0x0800a787
 800a500:	0800a787 	.word	0x0800a787
 800a504:	0800a56f 	.word	0x0800a56f
 800a508:	0800a787 	.word	0x0800a787
 800a50c:	0800a787 	.word	0x0800a787
 800a510:	0800a787 	.word	0x0800a787
 800a514:	0800a787 	.word	0x0800a787
 800a518:	0800a787 	.word	0x0800a787
 800a51c:	0800a787 	.word	0x0800a787
 800a520:	0800a787 	.word	0x0800a787
 800a524:	0800a575 	.word	0x0800a575
 800a528:	0800a787 	.word	0x0800a787
 800a52c:	0800a787 	.word	0x0800a787
 800a530:	0800a787 	.word	0x0800a787
 800a534:	0800a787 	.word	0x0800a787
 800a538:	0800a787 	.word	0x0800a787
 800a53c:	0800a787 	.word	0x0800a787
 800a540:	0800a787 	.word	0x0800a787
 800a544:	0800a57b 	.word	0x0800a57b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a548:	4b94      	ldr	r3, [pc, #592]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	f003 0320 	and.w	r3, r3, #32
 800a550:	2b00      	cmp	r3, #0
 800a552:	d009      	beq.n	800a568 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a554:	4b91      	ldr	r3, [pc, #580]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	08db      	lsrs	r3, r3, #3
 800a55a:	f003 0303 	and.w	r3, r3, #3
 800a55e:	4a90      	ldr	r2, [pc, #576]	; (800a7a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a560:	fa22 f303 	lsr.w	r3, r2, r3
 800a564:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800a566:	e111      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800a568:	4b8d      	ldr	r3, [pc, #564]	; (800a7a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a56a:	61bb      	str	r3, [r7, #24]
      break;
 800a56c:	e10e      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800a56e:	4b8d      	ldr	r3, [pc, #564]	; (800a7a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a570:	61bb      	str	r3, [r7, #24]
      break;
 800a572:	e10b      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800a574:	4b8c      	ldr	r3, [pc, #560]	; (800a7a8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800a576:	61bb      	str	r3, [r7, #24]
      break;
 800a578:	e108      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a57a:	4b88      	ldr	r3, [pc, #544]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a57c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a57e:	f003 0303 	and.w	r3, r3, #3
 800a582:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800a584:	4b85      	ldr	r3, [pc, #532]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a588:	091b      	lsrs	r3, r3, #4
 800a58a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a58e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800a590:	4b82      	ldr	r3, [pc, #520]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a594:	f003 0301 	and.w	r3, r3, #1
 800a598:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800a59a:	4b80      	ldr	r3, [pc, #512]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a59c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a59e:	08db      	lsrs	r3, r3, #3
 800a5a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a5a4:	68fa      	ldr	r2, [r7, #12]
 800a5a6:	fb02 f303 	mul.w	r3, r2, r3
 800a5aa:	ee07 3a90 	vmov	s15, r3
 800a5ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a5b2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	f000 80e1 	beq.w	800a780 <HAL_RCC_GetSysClockFreq+0x2b8>
 800a5be:	697b      	ldr	r3, [r7, #20]
 800a5c0:	2b02      	cmp	r3, #2
 800a5c2:	f000 8083 	beq.w	800a6cc <HAL_RCC_GetSysClockFreq+0x204>
 800a5c6:	697b      	ldr	r3, [r7, #20]
 800a5c8:	2b02      	cmp	r3, #2
 800a5ca:	f200 80a1 	bhi.w	800a710 <HAL_RCC_GetSysClockFreq+0x248>
 800a5ce:	697b      	ldr	r3, [r7, #20]
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d003      	beq.n	800a5dc <HAL_RCC_GetSysClockFreq+0x114>
 800a5d4:	697b      	ldr	r3, [r7, #20]
 800a5d6:	2b01      	cmp	r3, #1
 800a5d8:	d056      	beq.n	800a688 <HAL_RCC_GetSysClockFreq+0x1c0>
 800a5da:	e099      	b.n	800a710 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a5dc:	4b6f      	ldr	r3, [pc, #444]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	f003 0320 	and.w	r3, r3, #32
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d02d      	beq.n	800a644 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a5e8:	4b6c      	ldr	r3, [pc, #432]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	08db      	lsrs	r3, r3, #3
 800a5ee:	f003 0303 	and.w	r3, r3, #3
 800a5f2:	4a6b      	ldr	r2, [pc, #428]	; (800a7a0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800a5f4:	fa22 f303 	lsr.w	r3, r2, r3
 800a5f8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	ee07 3a90 	vmov	s15, r3
 800a600:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	ee07 3a90 	vmov	s15, r3
 800a60a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a60e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a612:	4b62      	ldr	r3, [pc, #392]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a616:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a61a:	ee07 3a90 	vmov	s15, r3
 800a61e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a622:	ed97 6a02 	vldr	s12, [r7, #8]
 800a626:	eddf 5a61 	vldr	s11, [pc, #388]	; 800a7ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800a62a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a62e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a632:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a636:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a63a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a63e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800a642:	e087      	b.n	800a754 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a644:	693b      	ldr	r3, [r7, #16]
 800a646:	ee07 3a90 	vmov	s15, r3
 800a64a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a64e:	eddf 6a58 	vldr	s13, [pc, #352]	; 800a7b0 <HAL_RCC_GetSysClockFreq+0x2e8>
 800a652:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a656:	4b51      	ldr	r3, [pc, #324]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a65a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a65e:	ee07 3a90 	vmov	s15, r3
 800a662:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a666:	ed97 6a02 	vldr	s12, [r7, #8]
 800a66a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800a7ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800a66e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a672:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a676:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a67a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a67e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a682:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a686:	e065      	b.n	800a754 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a688:	693b      	ldr	r3, [r7, #16]
 800a68a:	ee07 3a90 	vmov	s15, r3
 800a68e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a692:	eddf 6a48 	vldr	s13, [pc, #288]	; 800a7b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a696:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a69a:	4b40      	ldr	r3, [pc, #256]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a69e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6a2:	ee07 3a90 	vmov	s15, r3
 800a6a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6aa:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6ae:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800a7ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a6be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6c6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a6ca:	e043      	b.n	800a754 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a6cc:	693b      	ldr	r3, [r7, #16]
 800a6ce:	ee07 3a90 	vmov	s15, r3
 800a6d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6d6:	eddf 6a38 	vldr	s13, [pc, #224]	; 800a7b8 <HAL_RCC_GetSysClockFreq+0x2f0>
 800a6da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6de:	4b2f      	ldr	r3, [pc, #188]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a6e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6e6:	ee07 3a90 	vmov	s15, r3
 800a6ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6ee:	ed97 6a02 	vldr	s12, [r7, #8]
 800a6f2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800a7ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800a6f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a702:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a706:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a70a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a70e:	e021      	b.n	800a754 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	ee07 3a90 	vmov	s15, r3
 800a716:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a71a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a7b4 <HAL_RCC_GetSysClockFreq+0x2ec>
 800a71e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a722:	4b1e      	ldr	r3, [pc, #120]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a72a:	ee07 3a90 	vmov	s15, r3
 800a72e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a732:	ed97 6a02 	vldr	s12, [r7, #8]
 800a736:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800a7ac <HAL_RCC_GetSysClockFreq+0x2e4>
 800a73a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a73e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a742:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a746:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a74a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a74e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800a752:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800a754:	4b11      	ldr	r3, [pc, #68]	; (800a79c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800a756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a758:	0a5b      	lsrs	r3, r3, #9
 800a75a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a75e:	3301      	adds	r3, #1
 800a760:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	ee07 3a90 	vmov	s15, r3
 800a768:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800a76c:	edd7 6a07 	vldr	s13, [r7, #28]
 800a770:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a774:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a778:	ee17 3a90 	vmov	r3, s15
 800a77c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800a77e:	e005      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800a780:	2300      	movs	r3, #0
 800a782:	61bb      	str	r3, [r7, #24]
      break;
 800a784:	e002      	b.n	800a78c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800a786:	4b07      	ldr	r3, [pc, #28]	; (800a7a4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800a788:	61bb      	str	r3, [r7, #24]
      break;
 800a78a:	bf00      	nop
  }

  return sysclockfreq;
 800a78c:	69bb      	ldr	r3, [r7, #24]
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3724      	adds	r7, #36	; 0x24
 800a792:	46bd      	mov	sp, r7
 800a794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a798:	4770      	bx	lr
 800a79a:	bf00      	nop
 800a79c:	58024400 	.word	0x58024400
 800a7a0:	03d09000 	.word	0x03d09000
 800a7a4:	003d0900 	.word	0x003d0900
 800a7a8:	02faf080 	.word	0x02faf080
 800a7ac:	46000000 	.word	0x46000000
 800a7b0:	4c742400 	.word	0x4c742400
 800a7b4:	4a742400 	.word	0x4a742400
 800a7b8:	4c3ebc20 	.word	0x4c3ebc20

0800a7bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b082      	sub	sp, #8
 800a7c0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800a7c2:	f7ff fe81 	bl	800a4c8 <HAL_RCC_GetSysClockFreq>
 800a7c6:	4602      	mov	r2, r0
 800a7c8:	4b10      	ldr	r3, [pc, #64]	; (800a80c <HAL_RCC_GetHCLKFreq+0x50>)
 800a7ca:	699b      	ldr	r3, [r3, #24]
 800a7cc:	0a1b      	lsrs	r3, r3, #8
 800a7ce:	f003 030f 	and.w	r3, r3, #15
 800a7d2:	490f      	ldr	r1, [pc, #60]	; (800a810 <HAL_RCC_GetHCLKFreq+0x54>)
 800a7d4:	5ccb      	ldrb	r3, [r1, r3]
 800a7d6:	f003 031f 	and.w	r3, r3, #31
 800a7da:	fa22 f303 	lsr.w	r3, r2, r3
 800a7de:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800a7e0:	4b0a      	ldr	r3, [pc, #40]	; (800a80c <HAL_RCC_GetHCLKFreq+0x50>)
 800a7e2:	699b      	ldr	r3, [r3, #24]
 800a7e4:	f003 030f 	and.w	r3, r3, #15
 800a7e8:	4a09      	ldr	r2, [pc, #36]	; (800a810 <HAL_RCC_GetHCLKFreq+0x54>)
 800a7ea:	5cd3      	ldrb	r3, [r2, r3]
 800a7ec:	f003 031f 	and.w	r3, r3, #31
 800a7f0:	687a      	ldr	r2, [r7, #4]
 800a7f2:	fa22 f303 	lsr.w	r3, r2, r3
 800a7f6:	4a07      	ldr	r2, [pc, #28]	; (800a814 <HAL_RCC_GetHCLKFreq+0x58>)
 800a7f8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800a7fa:	4a07      	ldr	r2, [pc, #28]	; (800a818 <HAL_RCC_GetHCLKFreq+0x5c>)
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800a800:	4b04      	ldr	r3, [pc, #16]	; (800a814 <HAL_RCC_GetHCLKFreq+0x58>)
 800a802:	681b      	ldr	r3, [r3, #0]
}
 800a804:	4618      	mov	r0, r3
 800a806:	3708      	adds	r7, #8
 800a808:	46bd      	mov	sp, r7
 800a80a:	bd80      	pop	{r7, pc}
 800a80c:	58024400 	.word	0x58024400
 800a810:	080185b0 	.word	0x080185b0
 800a814:	24000004 	.word	0x24000004
 800a818:	24000000 	.word	0x24000000

0800a81c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a81c:	b580      	push	{r7, lr}
 800a81e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800a820:	f7ff ffcc 	bl	800a7bc <HAL_RCC_GetHCLKFreq>
 800a824:	4602      	mov	r2, r0
 800a826:	4b06      	ldr	r3, [pc, #24]	; (800a840 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a828:	69db      	ldr	r3, [r3, #28]
 800a82a:	091b      	lsrs	r3, r3, #4
 800a82c:	f003 0307 	and.w	r3, r3, #7
 800a830:	4904      	ldr	r1, [pc, #16]	; (800a844 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a832:	5ccb      	ldrb	r3, [r1, r3]
 800a834:	f003 031f 	and.w	r3, r3, #31
 800a838:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	bd80      	pop	{r7, pc}
 800a840:	58024400 	.word	0x58024400
 800a844:	080185b0 	.word	0x080185b0

0800a848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800a84c:	f7ff ffb6 	bl	800a7bc <HAL_RCC_GetHCLKFreq>
 800a850:	4602      	mov	r2, r0
 800a852:	4b06      	ldr	r3, [pc, #24]	; (800a86c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a854:	69db      	ldr	r3, [r3, #28]
 800a856:	0a1b      	lsrs	r3, r3, #8
 800a858:	f003 0307 	and.w	r3, r3, #7
 800a85c:	4904      	ldr	r1, [pc, #16]	; (800a870 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a85e:	5ccb      	ldrb	r3, [r1, r3]
 800a860:	f003 031f 	and.w	r3, r3, #31
 800a864:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800a868:	4618      	mov	r0, r3
 800a86a:	bd80      	pop	{r7, pc}
 800a86c:	58024400 	.word	0x58024400
 800a870:	080185b0 	.word	0x080185b0

0800a874 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a874:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a878:	b0c6      	sub	sp, #280	; 0x118
 800a87a:	af00      	add	r7, sp, #0
 800a87c:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a880:	2300      	movs	r3, #0
 800a882:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a886:	2300      	movs	r3, #0
 800a888:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800a88c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a890:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a894:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800a898:	2500      	movs	r5, #0
 800a89a:	ea54 0305 	orrs.w	r3, r4, r5
 800a89e:	d049      	beq.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800a8a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8a4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a8a6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a8aa:	d02f      	beq.n	800a90c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800a8ac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800a8b0:	d828      	bhi.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a8b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a8b6:	d01a      	beq.n	800a8ee <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a8b8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800a8bc:	d822      	bhi.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d003      	beq.n	800a8ca <HAL_RCCEx_PeriphCLKConfig+0x56>
 800a8c2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a8c6:	d007      	beq.n	800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800a8c8:	e01c      	b.n	800a904 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a8ca:	4bab      	ldr	r3, [pc, #684]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a8ce:	4aaa      	ldr	r2, [pc, #680]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a8d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a8d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a8d6:	e01a      	b.n	800a90e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a8d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8dc:	3308      	adds	r3, #8
 800a8de:	2102      	movs	r1, #2
 800a8e0:	4618      	mov	r0, r3
 800a8e2:	f002 fa49 	bl	800cd78 <RCCEx_PLL2_Config>
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a8ec:	e00f      	b.n	800a90e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a8ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a8f2:	3328      	adds	r3, #40	; 0x28
 800a8f4:	2102      	movs	r1, #2
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f002 faf0 	bl	800cedc <RCCEx_PLL3_Config>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800a902:	e004      	b.n	800a90e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a904:	2301      	movs	r3, #1
 800a906:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a90a:	e000      	b.n	800a90e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800a90c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a90e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a912:	2b00      	cmp	r3, #0
 800a914:	d10a      	bne.n	800a92c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800a916:	4b98      	ldr	r3, [pc, #608]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a918:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a91a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a91e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a922:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a924:	4a94      	ldr	r2, [pc, #592]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a926:	430b      	orrs	r3, r1
 800a928:	6513      	str	r3, [r2, #80]	; 0x50
 800a92a:	e003      	b.n	800a934 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a92c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a930:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800a934:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a93c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800a940:	f04f 0900 	mov.w	r9, #0
 800a944:	ea58 0309 	orrs.w	r3, r8, r9
 800a948:	d047      	beq.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800a94a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a94e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a950:	2b04      	cmp	r3, #4
 800a952:	d82a      	bhi.n	800a9aa <HAL_RCCEx_PeriphCLKConfig+0x136>
 800a954:	a201      	add	r2, pc, #4	; (adr r2, 800a95c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800a956:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a95a:	bf00      	nop
 800a95c:	0800a971 	.word	0x0800a971
 800a960:	0800a97f 	.word	0x0800a97f
 800a964:	0800a995 	.word	0x0800a995
 800a968:	0800a9b3 	.word	0x0800a9b3
 800a96c:	0800a9b3 	.word	0x0800a9b3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a970:	4b81      	ldr	r3, [pc, #516]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a974:	4a80      	ldr	r2, [pc, #512]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a976:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a97a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a97c:	e01a      	b.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a97e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a982:	3308      	adds	r3, #8
 800a984:	2100      	movs	r1, #0
 800a986:	4618      	mov	r0, r3
 800a988:	f002 f9f6 	bl	800cd78 <RCCEx_PLL2_Config>
 800a98c:	4603      	mov	r3, r0
 800a98e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a992:	e00f      	b.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a994:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a998:	3328      	adds	r3, #40	; 0x28
 800a99a:	2100      	movs	r1, #0
 800a99c:	4618      	mov	r0, r3
 800a99e:	f002 fa9d 	bl	800cedc <RCCEx_PLL3_Config>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800a9a8:	e004      	b.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800a9b0:	e000      	b.n	800a9b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800a9b2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a9b4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	d10a      	bne.n	800a9d2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a9bc:	4b6e      	ldr	r3, [pc, #440]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a9c0:	f023 0107 	bic.w	r1, r3, #7
 800a9c4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9ca:	4a6b      	ldr	r2, [pc, #428]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800a9cc:	430b      	orrs	r3, r1
 800a9ce:	6513      	str	r3, [r2, #80]	; 0x50
 800a9d0:	e003      	b.n	800a9da <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9d2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800a9d6:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800a9da:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e2:	f402 6a80 	and.w	sl, r2, #1024	; 0x400
 800a9e6:	f04f 0b00 	mov.w	fp, #0
 800a9ea:	ea5a 030b 	orrs.w	r3, sl, fp
 800a9ee:	d05b      	beq.n	800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800a9f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800a9f4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800a9f8:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800a9fc:	d03b      	beq.n	800aa76 <HAL_RCCEx_PeriphCLKConfig+0x202>
 800a9fe:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 800aa02:	d834      	bhi.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800aa04:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa08:	d037      	beq.n	800aa7a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800aa0a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800aa0e:	d82e      	bhi.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800aa10:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800aa14:	d033      	beq.n	800aa7e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800aa16:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800aa1a:	d828      	bhi.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800aa1c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa20:	d01a      	beq.n	800aa58 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 800aa22:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800aa26:	d822      	bhi.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d003      	beq.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 800aa2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800aa30:	d007      	beq.n	800aa42 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 800aa32:	e01c      	b.n	800aa6e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aa34:	4b50      	ldr	r3, [pc, #320]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa38:	4a4f      	ldr	r2, [pc, #316]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa3e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa40:	e01e      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800aa42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa46:	3308      	adds	r3, #8
 800aa48:	2100      	movs	r1, #0
 800aa4a:	4618      	mov	r0, r3
 800aa4c:	f002 f994 	bl	800cd78 <RCCEx_PLL2_Config>
 800aa50:	4603      	mov	r3, r0
 800aa52:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800aa56:	e013      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800aa58:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa5c:	3328      	adds	r3, #40	; 0x28
 800aa5e:	2100      	movs	r1, #0
 800aa60:	4618      	mov	r0, r3
 800aa62:	f002 fa3b 	bl	800cedc <RCCEx_PLL3_Config>
 800aa66:	4603      	mov	r3, r0
 800aa68:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800aa6c:	e008      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800aa6e:	2301      	movs	r3, #1
 800aa70:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aa74:	e004      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aa76:	bf00      	nop
 800aa78:	e002      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aa7a:	bf00      	nop
 800aa7c:	e000      	b.n	800aa80 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 800aa7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aa80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d10b      	bne.n	800aaa0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800aa88:	4b3b      	ldr	r3, [pc, #236]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa8c:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 800aa90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aa94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800aa98:	4a37      	ldr	r2, [pc, #220]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800aa9a:	430b      	orrs	r3, r1
 800aa9c:	6593      	str	r3, [r2, #88]	; 0x58
 800aa9e:	e003      	b.n	800aaa8 <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aaa0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aaa4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800aaa8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aaac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab0:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800aab4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800aab8:	2300      	movs	r3, #0
 800aaba:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800aabe:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800aac2:	460b      	mov	r3, r1
 800aac4:	4313      	orrs	r3, r2
 800aac6:	d05d      	beq.n	800ab84 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800aac8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aacc:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800aad0:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aad4:	d03b      	beq.n	800ab4e <HAL_RCCEx_PeriphCLKConfig+0x2da>
 800aad6:	f1b3 6fa0 	cmp.w	r3, #83886080	; 0x5000000
 800aada:	d834      	bhi.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aadc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aae0:	d037      	beq.n	800ab52 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 800aae2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800aae6:	d82e      	bhi.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aae8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aaec:	d033      	beq.n	800ab56 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 800aaee:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800aaf2:	d828      	bhi.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800aaf4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aaf8:	d01a      	beq.n	800ab30 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 800aafa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800aafe:	d822      	bhi.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d003      	beq.n	800ab0c <HAL_RCCEx_PeriphCLKConfig+0x298>
 800ab04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800ab08:	d007      	beq.n	800ab1a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800ab0a:	e01c      	b.n	800ab46 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ab0c:	4b1a      	ldr	r3, [pc, #104]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab10:	4a19      	ldr	r2, [pc, #100]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ab18:	e01e      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ab1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab1e:	3308      	adds	r3, #8
 800ab20:	2100      	movs	r1, #0
 800ab22:	4618      	mov	r0, r3
 800ab24:	f002 f928 	bl	800cd78 <RCCEx_PLL2_Config>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800ab2e:	e013      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ab30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab34:	3328      	adds	r3, #40	; 0x28
 800ab36:	2100      	movs	r1, #0
 800ab38:	4618      	mov	r0, r3
 800ab3a:	f002 f9cf 	bl	800cedc <RCCEx_PLL3_Config>
 800ab3e:	4603      	mov	r3, r0
 800ab40:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ab44:	e008      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800ab46:	2301      	movs	r3, #1
 800ab48:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ab4c:	e004      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ab4e:	bf00      	nop
 800ab50:	e002      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ab52:	bf00      	nop
 800ab54:	e000      	b.n	800ab58 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 800ab56:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ab58:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d10d      	bne.n	800ab7c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ab60:	4b05      	ldr	r3, [pc, #20]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab64:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 800ab68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab6c:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ab70:	4a01      	ldr	r2, [pc, #4]	; (800ab78 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800ab72:	430b      	orrs	r3, r1
 800ab74:	6593      	str	r3, [r2, #88]	; 0x58
 800ab76:	e005      	b.n	800ab84 <HAL_RCCEx_PeriphCLKConfig+0x310>
 800ab78:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab7c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ab80:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800ab84:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ab88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab8c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800ab90:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800ab94:	2300      	movs	r3, #0
 800ab96:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800ab9a:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800ab9e:	460b      	mov	r3, r1
 800aba0:	4313      	orrs	r3, r2
 800aba2:	d03a      	beq.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800aba4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aba8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abaa:	2b30      	cmp	r3, #48	; 0x30
 800abac:	d01f      	beq.n	800abee <HAL_RCCEx_PeriphCLKConfig+0x37a>
 800abae:	2b30      	cmp	r3, #48	; 0x30
 800abb0:	d819      	bhi.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800abb2:	2b20      	cmp	r3, #32
 800abb4:	d00c      	beq.n	800abd0 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800abb6:	2b20      	cmp	r3, #32
 800abb8:	d815      	bhi.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x372>
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d019      	beq.n	800abf2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800abbe:	2b10      	cmp	r3, #16
 800abc0:	d111      	bne.n	800abe6 <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800abc2:	4baa      	ldr	r3, [pc, #680]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abc6:	4aa9      	ldr	r2, [pc, #676]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800abcc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800abce:	e011      	b.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800abd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800abd4:	3308      	adds	r3, #8
 800abd6:	2102      	movs	r1, #2
 800abd8:	4618      	mov	r0, r3
 800abda:	f002 f8cd 	bl	800cd78 <RCCEx_PLL2_Config>
 800abde:	4603      	mov	r3, r0
 800abe0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800abe4:	e006      	b.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800abe6:	2301      	movs	r3, #1
 800abe8:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800abec:	e002      	b.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800abee:	bf00      	nop
 800abf0:	e000      	b.n	800abf4 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 800abf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800abf4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800abf8:	2b00      	cmp	r3, #0
 800abfa:	d10a      	bne.n	800ac12 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800abfc:	4b9b      	ldr	r3, [pc, #620]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800abfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac00:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800ac04:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac0a:	4a98      	ldr	r2, [pc, #608]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac0c:	430b      	orrs	r3, r1
 800ac0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ac10:	e003      	b.n	800ac1a <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ac12:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ac16:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ac1a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac22:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800ac26:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800ac2a:	2300      	movs	r3, #0
 800ac2c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800ac30:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800ac34:	460b      	mov	r3, r1
 800ac36:	4313      	orrs	r3, r2
 800ac38:	d051      	beq.n	800acde <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800ac3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ac40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac44:	d035      	beq.n	800acb2 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 800ac46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ac4a:	d82e      	bhi.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ac4c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac50:	d031      	beq.n	800acb6 <HAL_RCCEx_PeriphCLKConfig+0x442>
 800ac52:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800ac56:	d828      	bhi.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ac58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac5c:	d01a      	beq.n	800ac94 <HAL_RCCEx_PeriphCLKConfig+0x420>
 800ac5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac62:	d822      	bhi.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x436>
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d003      	beq.n	800ac70 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 800ac68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ac6c:	d007      	beq.n	800ac7e <HAL_RCCEx_PeriphCLKConfig+0x40a>
 800ac6e:	e01c      	b.n	800acaa <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ac70:	4b7e      	ldr	r3, [pc, #504]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac74:	4a7d      	ldr	r2, [pc, #500]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ac76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ac7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac7c:	e01c      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ac7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac82:	3308      	adds	r3, #8
 800ac84:	2100      	movs	r1, #0
 800ac86:	4618      	mov	r0, r3
 800ac88:	f002 f876 	bl	800cd78 <RCCEx_PLL2_Config>
 800ac8c:	4603      	mov	r3, r0
 800ac8e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800ac92:	e011      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ac94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ac98:	3328      	adds	r3, #40	; 0x28
 800ac9a:	2100      	movs	r1, #0
 800ac9c:	4618      	mov	r0, r3
 800ac9e:	f002 f91d 	bl	800cedc <RCCEx_PLL3_Config>
 800aca2:	4603      	mov	r3, r0
 800aca4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800aca8:	e006      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800acaa:	2301      	movs	r3, #1
 800acac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800acb0:	e002      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800acb2:	bf00      	nop
 800acb4:	e000      	b.n	800acb8 <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800acb6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800acb8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d10a      	bne.n	800acd6 <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800acc0:	4b6a      	ldr	r3, [pc, #424]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800acc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800acc4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800acc8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800accc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800acce:	4a67      	ldr	r2, [pc, #412]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800acd0:	430b      	orrs	r3, r1
 800acd2:	6513      	str	r3, [r2, #80]	; 0x50
 800acd4:	e003      	b.n	800acde <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800acd6:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800acda:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800acde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ace2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ace6:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800acea:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800acee:	2300      	movs	r3, #0
 800acf0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800acf4:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800acf8:	460b      	mov	r3, r1
 800acfa:	4313      	orrs	r3, r2
 800acfc:	d053      	beq.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800acfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad02:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad08:	d033      	beq.n	800ad72 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800ad0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ad0e:	d82c      	bhi.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ad10:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad14:	d02f      	beq.n	800ad76 <HAL_RCCEx_PeriphCLKConfig+0x502>
 800ad16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800ad1a:	d826      	bhi.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ad1c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad20:	d02b      	beq.n	800ad7a <HAL_RCCEx_PeriphCLKConfig+0x506>
 800ad22:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800ad26:	d820      	bhi.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ad28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad2c:	d012      	beq.n	800ad54 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 800ad2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800ad32:	d81a      	bhi.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800ad34:	2b00      	cmp	r3, #0
 800ad36:	d022      	beq.n	800ad7e <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800ad38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ad3c:	d115      	bne.n	800ad6a <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ad3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad42:	3308      	adds	r3, #8
 800ad44:	2101      	movs	r1, #1
 800ad46:	4618      	mov	r0, r3
 800ad48:	f002 f816 	bl	800cd78 <RCCEx_PLL2_Config>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ad52:	e015      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ad54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad58:	3328      	adds	r3, #40	; 0x28
 800ad5a:	2101      	movs	r1, #1
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f002 f8bd 	bl	800cedc <RCCEx_PLL3_Config>
 800ad62:	4603      	mov	r3, r0
 800ad64:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800ad68:	e00a      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ad6a:	2301      	movs	r3, #1
 800ad6c:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ad70:	e006      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ad72:	bf00      	nop
 800ad74:	e004      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ad76:	bf00      	nop
 800ad78:	e002      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ad7a:	bf00      	nop
 800ad7c:	e000      	b.n	800ad80 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 800ad7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ad80:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d10a      	bne.n	800ad9e <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800ad88:	4b38      	ldr	r3, [pc, #224]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ad8c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800ad90:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ad94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad96:	4a35      	ldr	r2, [pc, #212]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ad98:	430b      	orrs	r3, r1
 800ad9a:	6513      	str	r3, [r2, #80]	; 0x50
 800ad9c:	e003      	b.n	800ada6 <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ad9e:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ada2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800ada6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800adb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800adb6:	2300      	movs	r3, #0
 800adb8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800adbc:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800adc0:	460b      	mov	r3, r1
 800adc2:	4313      	orrs	r3, r2
 800adc4:	d058      	beq.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800adc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800adca:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800adce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800add2:	d033      	beq.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800add4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800add8:	d82c      	bhi.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800adda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800adde:	d02f      	beq.n	800ae40 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800ade0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ade4:	d826      	bhi.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800ade6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800adea:	d02b      	beq.n	800ae44 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800adec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800adf0:	d820      	bhi.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800adf2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800adf6:	d012      	beq.n	800ae1e <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800adf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800adfc:	d81a      	bhi.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d022      	beq.n	800ae48 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800ae02:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ae06:	d115      	bne.n	800ae34 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ae08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae0c:	3308      	adds	r3, #8
 800ae0e:	2101      	movs	r1, #1
 800ae10:	4618      	mov	r0, r3
 800ae12:	f001 ffb1 	bl	800cd78 <RCCEx_PLL2_Config>
 800ae16:	4603      	mov	r3, r0
 800ae18:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ae1c:	e015      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ae1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae22:	3328      	adds	r3, #40	; 0x28
 800ae24:	2101      	movs	r1, #1
 800ae26:	4618      	mov	r0, r3
 800ae28:	f002 f858 	bl	800cedc <RCCEx_PLL3_Config>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800ae32:	e00a      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800ae34:	2301      	movs	r3, #1
 800ae36:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800ae3a:	e006      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ae3c:	bf00      	nop
 800ae3e:	e004      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ae40:	bf00      	nop
 800ae42:	e002      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ae44:	bf00      	nop
 800ae46:	e000      	b.n	800ae4a <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800ae48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ae4a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d10e      	bne.n	800ae70 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800ae52:	4b06      	ldr	r3, [pc, #24]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ae54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae56:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800ae5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae5e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800ae62:	4a02      	ldr	r2, [pc, #8]	; (800ae6c <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800ae64:	430b      	orrs	r3, r1
 800ae66:	6593      	str	r3, [r2, #88]	; 0x58
 800ae68:	e006      	b.n	800ae78 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800ae6a:	bf00      	nop
 800ae6c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ae70:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ae74:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ae78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae80:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800ae84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800ae88:	2300      	movs	r3, #0
 800ae8a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800ae8e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800ae92:	460b      	mov	r3, r1
 800ae94:	4313      	orrs	r3, r2
 800ae96:	d037      	beq.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800ae98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ae9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aea2:	d00e      	beq.n	800aec2 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800aea4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800aea8:	d816      	bhi.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d018      	beq.n	800aee0 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800aeae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aeb2:	d111      	bne.n	800aed8 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aeb4:	4bc4      	ldr	r3, [pc, #784]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	4ac3      	ldr	r2, [pc, #780]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aebe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aec0:	e00f      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800aec2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aec6:	3308      	adds	r3, #8
 800aec8:	2101      	movs	r1, #1
 800aeca:	4618      	mov	r0, r3
 800aecc:	f001 ff54 	bl	800cd78 <RCCEx_PLL2_Config>
 800aed0:	4603      	mov	r3, r0
 800aed2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800aed6:	e004      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800aed8:	2301      	movs	r3, #1
 800aeda:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800aede:	e000      	b.n	800aee2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800aee0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800aee2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10a      	bne.n	800af00 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800aeea:	4bb7      	ldr	r3, [pc, #732]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aeec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800aeee:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800aef2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800aef6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aef8:	4ab3      	ldr	r2, [pc, #716]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800aefa:	430b      	orrs	r3, r1
 800aefc:	6513      	str	r3, [r2, #80]	; 0x50
 800aefe:	e003      	b.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af00:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af04:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800af08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af10:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800af14:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800af18:	2300      	movs	r3, #0
 800af1a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800af1e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800af22:	460b      	mov	r3, r1
 800af24:	4313      	orrs	r3, r2
 800af26:	d039      	beq.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800af28:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af2e:	2b03      	cmp	r3, #3
 800af30:	d81c      	bhi.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800af32:	a201      	add	r2, pc, #4	; (adr r2, 800af38 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800af34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af38:	0800af75 	.word	0x0800af75
 800af3c:	0800af49 	.word	0x0800af49
 800af40:	0800af57 	.word	0x0800af57
 800af44:	0800af75 	.word	0x0800af75
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800af48:	4b9f      	ldr	r3, [pc, #636]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af4c:	4a9e      	ldr	r2, [pc, #632]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af52:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800af54:	e00f      	b.n	800af76 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800af56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af5a:	3308      	adds	r3, #8
 800af5c:	2102      	movs	r1, #2
 800af5e:	4618      	mov	r0, r3
 800af60:	f001 ff0a 	bl	800cd78 <RCCEx_PLL2_Config>
 800af64:	4603      	mov	r3, r0
 800af66:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 800af6a:	e004      	b.n	800af76 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800af6c:	2301      	movs	r3, #1
 800af6e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800af72:	e000      	b.n	800af76 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800af74:	bf00      	nop
    }

    if (ret == HAL_OK)
 800af76:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d10a      	bne.n	800af94 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800af7e:	4b92      	ldr	r3, [pc, #584]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af82:	f023 0103 	bic.w	r1, r3, #3
 800af86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800af8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800af8c:	4a8e      	ldr	r2, [pc, #568]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800af8e:	430b      	orrs	r3, r1
 800af90:	64d3      	str	r3, [r2, #76]	; 0x4c
 800af92:	e003      	b.n	800af9c <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800af94:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800af98:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800af9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800afa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800afa8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800afac:	2300      	movs	r3, #0
 800afae:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800afb2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800afb6:	460b      	mov	r3, r1
 800afb8:	4313      	orrs	r3, r2
 800afba:	f000 8099 	beq.w	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800afbe:	4b83      	ldr	r3, [pc, #524]	; (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	4a82      	ldr	r2, [pc, #520]	; (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800afc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800afc8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800afca:	f7f8 fd67 	bl	8003a9c <HAL_GetTick>
 800afce:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800afd2:	e00b      	b.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800afd4:	f7f8 fd62 	bl	8003a9c <HAL_GetTick>
 800afd8:	4602      	mov	r2, r0
 800afda:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800afde:	1ad3      	subs	r3, r2, r3
 800afe0:	2b64      	cmp	r3, #100	; 0x64
 800afe2:	d903      	bls.n	800afec <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800afe4:	2303      	movs	r3, #3
 800afe6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800afea:	e005      	b.n	800aff8 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800afec:	4b77      	ldr	r3, [pc, #476]	; (800b1cc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d0ed      	beq.n	800afd4 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800aff8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800affc:	2b00      	cmp	r3, #0
 800affe:	d173      	bne.n	800b0e8 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800b000:	4b71      	ldr	r3, [pc, #452]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b002:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b004:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b008:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b00c:	4053      	eors	r3, r2
 800b00e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b012:	2b00      	cmp	r3, #0
 800b014:	d015      	beq.n	800b042 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b016:	4b6c      	ldr	r3, [pc, #432]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b01a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b01e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b022:	4b69      	ldr	r3, [pc, #420]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b026:	4a68      	ldr	r2, [pc, #416]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b02c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b02e:	4b66      	ldr	r3, [pc, #408]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b032:	4a65      	ldr	r2, [pc, #404]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b034:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b038:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800b03a:	4a63      	ldr	r2, [pc, #396]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b03c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800b040:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800b042:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b046:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b04a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b04e:	d118      	bne.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b050:	f7f8 fd24 	bl	8003a9c <HAL_GetTick>
 800b054:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b058:	e00d      	b.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b05a:	f7f8 fd1f 	bl	8003a9c <HAL_GetTick>
 800b05e:	4602      	mov	r2, r0
 800b060:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800b064:	1ad2      	subs	r2, r2, r3
 800b066:	f241 3388 	movw	r3, #5000	; 0x1388
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d903      	bls.n	800b076 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800b06e:	2303      	movs	r3, #3
 800b070:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
            break;
 800b074:	e005      	b.n	800b082 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800b076:	4b54      	ldr	r3, [pc, #336]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b07a:	f003 0302 	and.w	r3, r3, #2
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d0eb      	beq.n	800b05a <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800b082:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b086:	2b00      	cmp	r3, #0
 800b088:	d129      	bne.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b08a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b08e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b092:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b096:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b09a:	d10e      	bne.n	800b0ba <HAL_RCCEx_PeriphCLKConfig+0x846>
 800b09c:	4b4a      	ldr	r3, [pc, #296]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b09e:	691b      	ldr	r3, [r3, #16]
 800b0a0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800b0a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0a8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b0ac:	091a      	lsrs	r2, r3, #4
 800b0ae:	4b48      	ldr	r3, [pc, #288]	; (800b1d0 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800b0b0:	4013      	ands	r3, r2
 800b0b2:	4a45      	ldr	r2, [pc, #276]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0b4:	430b      	orrs	r3, r1
 800b0b6:	6113      	str	r3, [r2, #16]
 800b0b8:	e005      	b.n	800b0c6 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800b0ba:	4b43      	ldr	r3, [pc, #268]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0bc:	691b      	ldr	r3, [r3, #16]
 800b0be:	4a42      	ldr	r2, [pc, #264]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0c0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b0c4:	6113      	str	r3, [r2, #16]
 800b0c6:	4b40      	ldr	r3, [pc, #256]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0c8:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800b0ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0ce:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800b0d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b0d6:	4a3c      	ldr	r2, [pc, #240]	; (800b1c8 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800b0d8:	430b      	orrs	r3, r1
 800b0da:	6713      	str	r3, [r2, #112]	; 0x70
 800b0dc:	e008      	b.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b0de:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b0e2:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
 800b0e6:	e003      	b.n	800b0f0 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b0e8:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b0ec:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800b0f0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0f8:	f002 0301 	and.w	r3, r2, #1
 800b0fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b100:	2300      	movs	r3, #0
 800b102:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800b106:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800b10a:	460b      	mov	r3, r1
 800b10c:	4313      	orrs	r3, r2
 800b10e:	f000 808f 	beq.w	800b230 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800b112:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b116:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b118:	2b28      	cmp	r3, #40	; 0x28
 800b11a:	d871      	bhi.n	800b200 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800b11c:	a201      	add	r2, pc, #4	; (adr r2, 800b124 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800b11e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b122:	bf00      	nop
 800b124:	0800b209 	.word	0x0800b209
 800b128:	0800b201 	.word	0x0800b201
 800b12c:	0800b201 	.word	0x0800b201
 800b130:	0800b201 	.word	0x0800b201
 800b134:	0800b201 	.word	0x0800b201
 800b138:	0800b201 	.word	0x0800b201
 800b13c:	0800b201 	.word	0x0800b201
 800b140:	0800b201 	.word	0x0800b201
 800b144:	0800b1d5 	.word	0x0800b1d5
 800b148:	0800b201 	.word	0x0800b201
 800b14c:	0800b201 	.word	0x0800b201
 800b150:	0800b201 	.word	0x0800b201
 800b154:	0800b201 	.word	0x0800b201
 800b158:	0800b201 	.word	0x0800b201
 800b15c:	0800b201 	.word	0x0800b201
 800b160:	0800b201 	.word	0x0800b201
 800b164:	0800b1eb 	.word	0x0800b1eb
 800b168:	0800b201 	.word	0x0800b201
 800b16c:	0800b201 	.word	0x0800b201
 800b170:	0800b201 	.word	0x0800b201
 800b174:	0800b201 	.word	0x0800b201
 800b178:	0800b201 	.word	0x0800b201
 800b17c:	0800b201 	.word	0x0800b201
 800b180:	0800b201 	.word	0x0800b201
 800b184:	0800b209 	.word	0x0800b209
 800b188:	0800b201 	.word	0x0800b201
 800b18c:	0800b201 	.word	0x0800b201
 800b190:	0800b201 	.word	0x0800b201
 800b194:	0800b201 	.word	0x0800b201
 800b198:	0800b201 	.word	0x0800b201
 800b19c:	0800b201 	.word	0x0800b201
 800b1a0:	0800b201 	.word	0x0800b201
 800b1a4:	0800b209 	.word	0x0800b209
 800b1a8:	0800b201 	.word	0x0800b201
 800b1ac:	0800b201 	.word	0x0800b201
 800b1b0:	0800b201 	.word	0x0800b201
 800b1b4:	0800b201 	.word	0x0800b201
 800b1b8:	0800b201 	.word	0x0800b201
 800b1bc:	0800b201 	.word	0x0800b201
 800b1c0:	0800b201 	.word	0x0800b201
 800b1c4:	0800b209 	.word	0x0800b209
 800b1c8:	58024400 	.word	0x58024400
 800b1cc:	58024800 	.word	0x58024800
 800b1d0:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b1d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1d8:	3308      	adds	r3, #8
 800b1da:	2101      	movs	r1, #1
 800b1dc:	4618      	mov	r0, r3
 800b1de:	f001 fdcb 	bl	800cd78 <RCCEx_PLL2_Config>
 800b1e2:	4603      	mov	r3, r0
 800b1e4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b1e8:	e00f      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b1ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b1ee:	3328      	adds	r3, #40	; 0x28
 800b1f0:	2101      	movs	r1, #1
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	f001 fe72 	bl	800cedc <RCCEx_PLL3_Config>
 800b1f8:	4603      	mov	r3, r0
 800b1fa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800b1fe:	e004      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b200:	2301      	movs	r3, #1
 800b202:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b206:	e000      	b.n	800b20a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800b208:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b20a:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d10a      	bne.n	800b228 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800b212:	4bbf      	ldr	r3, [pc, #764]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b216:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800b21a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b21e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800b220:	4abb      	ldr	r2, [pc, #748]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b222:	430b      	orrs	r3, r1
 800b224:	6553      	str	r3, [r2, #84]	; 0x54
 800b226:	e003      	b.n	800b230 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b228:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b22c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800b230:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b234:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b238:	f002 0302 	and.w	r3, r2, #2
 800b23c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b240:	2300      	movs	r3, #0
 800b242:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b246:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800b24a:	460b      	mov	r3, r1
 800b24c:	4313      	orrs	r3, r2
 800b24e:	d041      	beq.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800b250:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b256:	2b05      	cmp	r3, #5
 800b258:	d824      	bhi.n	800b2a4 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 800b25a:	a201      	add	r2, pc, #4	; (adr r2, 800b260 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 800b25c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b260:	0800b2ad 	.word	0x0800b2ad
 800b264:	0800b279 	.word	0x0800b279
 800b268:	0800b28f 	.word	0x0800b28f
 800b26c:	0800b2ad 	.word	0x0800b2ad
 800b270:	0800b2ad 	.word	0x0800b2ad
 800b274:	0800b2ad 	.word	0x0800b2ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b278:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b27c:	3308      	adds	r3, #8
 800b27e:	2101      	movs	r1, #1
 800b280:	4618      	mov	r0, r3
 800b282:	f001 fd79 	bl	800cd78 <RCCEx_PLL2_Config>
 800b286:	4603      	mov	r3, r0
 800b288:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b28c:	e00f      	b.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b28e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b292:	3328      	adds	r3, #40	; 0x28
 800b294:	2101      	movs	r1, #1
 800b296:	4618      	mov	r0, r3
 800b298:	f001 fe20 	bl	800cedc <RCCEx_PLL3_Config>
 800b29c:	4603      	mov	r3, r0
 800b29e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800b2a2:	e004      	b.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b2a4:	2301      	movs	r3, #1
 800b2a6:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b2aa:	e000      	b.n	800b2ae <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 800b2ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b2ae:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d10a      	bne.n	800b2cc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800b2b6:	4b96      	ldr	r3, [pc, #600]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b2ba:	f023 0107 	bic.w	r1, r3, #7
 800b2be:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2c4:	4a92      	ldr	r2, [pc, #584]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b2c6:	430b      	orrs	r3, r1
 800b2c8:	6553      	str	r3, [r2, #84]	; 0x54
 800b2ca:	e003      	b.n	800b2d4 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b2cc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b2d0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b2d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b2dc:	f002 0304 	and.w	r3, r2, #4
 800b2e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b2e4:	2300      	movs	r3, #0
 800b2e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800b2ea:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b2ee:	460b      	mov	r3, r1
 800b2f0:	4313      	orrs	r3, r2
 800b2f2:	d044      	beq.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800b2f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b2f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b2fc:	2b05      	cmp	r3, #5
 800b2fe:	d825      	bhi.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0xad8>
 800b300:	a201      	add	r2, pc, #4	; (adr r2, 800b308 <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 800b302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b306:	bf00      	nop
 800b308:	0800b355 	.word	0x0800b355
 800b30c:	0800b321 	.word	0x0800b321
 800b310:	0800b337 	.word	0x0800b337
 800b314:	0800b355 	.word	0x0800b355
 800b318:	0800b355 	.word	0x0800b355
 800b31c:	0800b355 	.word	0x0800b355
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800b320:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b324:	3308      	adds	r3, #8
 800b326:	2101      	movs	r1, #1
 800b328:	4618      	mov	r0, r3
 800b32a:	f001 fd25 	bl	800cd78 <RCCEx_PLL2_Config>
 800b32e:	4603      	mov	r3, r0
 800b330:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b334:	e00f      	b.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b336:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b33a:	3328      	adds	r3, #40	; 0x28
 800b33c:	2101      	movs	r1, #1
 800b33e:	4618      	mov	r0, r3
 800b340:	f001 fdcc 	bl	800cedc <RCCEx_PLL3_Config>
 800b344:	4603      	mov	r3, r0
 800b346:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800b34a:	e004      	b.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b352:	e000      	b.n	800b356 <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 800b354:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b356:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d10b      	bne.n	800b376 <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b35e:	4b6c      	ldr	r3, [pc, #432]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b362:	f023 0107 	bic.w	r1, r3, #7
 800b366:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b36a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b36e:	4a68      	ldr	r2, [pc, #416]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b370:	430b      	orrs	r3, r1
 800b372:	6593      	str	r3, [r2, #88]	; 0x58
 800b374:	e003      	b.n	800b37e <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b376:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b37a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800b37e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b382:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b386:	f002 0320 	and.w	r3, r2, #32
 800b38a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b38e:	2300      	movs	r3, #0
 800b390:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800b394:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800b398:	460b      	mov	r3, r1
 800b39a:	4313      	orrs	r3, r2
 800b39c:	d055      	beq.n	800b44a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800b39e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b3a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3aa:	d033      	beq.n	800b414 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 800b3ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800b3b0:	d82c      	bhi.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b3b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3b6:	d02f      	beq.n	800b418 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800b3b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b3bc:	d826      	bhi.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b3be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b3c2:	d02b      	beq.n	800b41c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800b3c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800b3c8:	d820      	bhi.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b3ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b3ce:	d012      	beq.n	800b3f6 <HAL_RCCEx_PeriphCLKConfig+0xb82>
 800b3d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800b3d4:	d81a      	bhi.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d022      	beq.n	800b420 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800b3da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800b3de:	d115      	bne.n	800b40c <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b3e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3e4:	3308      	adds	r3, #8
 800b3e6:	2100      	movs	r1, #0
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f001 fcc5 	bl	800cd78 <RCCEx_PLL2_Config>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b3f4:	e015      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b3f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b3fa:	3328      	adds	r3, #40	; 0x28
 800b3fc:	2102      	movs	r1, #2
 800b3fe:	4618      	mov	r0, r3
 800b400:	f001 fd6c 	bl	800cedc <RCCEx_PLL3_Config>
 800b404:	4603      	mov	r3, r0
 800b406:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800b40a:	e00a      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b40c:	2301      	movs	r3, #1
 800b40e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b412:	e006      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b414:	bf00      	nop
 800b416:	e004      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b418:	bf00      	nop
 800b41a:	e002      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b41c:	bf00      	nop
 800b41e:	e000      	b.n	800b422 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800b420:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b422:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b426:	2b00      	cmp	r3, #0
 800b428:	d10b      	bne.n	800b442 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b42a:	4b39      	ldr	r3, [pc, #228]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b42c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b42e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800b432:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b436:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800b43a:	4a35      	ldr	r2, [pc, #212]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b43c:	430b      	orrs	r3, r1
 800b43e:	6553      	str	r3, [r2, #84]	; 0x54
 800b440:	e003      	b.n	800b44a <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b442:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b446:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800b44a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b452:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800b456:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b45a:	2300      	movs	r3, #0
 800b45c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b460:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800b464:	460b      	mov	r3, r1
 800b466:	4313      	orrs	r3, r2
 800b468:	d058      	beq.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800b46a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b46e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b472:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b476:	d033      	beq.n	800b4e0 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 800b478:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800b47c:	d82c      	bhi.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b47e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b482:	d02f      	beq.n	800b4e4 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800b484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b488:	d826      	bhi.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b48a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b48e:	d02b      	beq.n	800b4e8 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800b490:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800b494:	d820      	bhi.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b496:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b49a:	d012      	beq.n	800b4c2 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 800b49c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b4a0:	d81a      	bhi.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d022      	beq.n	800b4ec <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800b4a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b4aa:	d115      	bne.n	800b4d8 <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b4ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4b0:	3308      	adds	r3, #8
 800b4b2:	2100      	movs	r1, #0
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f001 fc5f 	bl	800cd78 <RCCEx_PLL2_Config>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b4c0:	e015      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b4c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b4c6:	3328      	adds	r3, #40	; 0x28
 800b4c8:	2102      	movs	r1, #2
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f001 fd06 	bl	800cedc <RCCEx_PLL3_Config>
 800b4d0:	4603      	mov	r3, r0
 800b4d2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800b4d6:	e00a      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b4d8:	2301      	movs	r3, #1
 800b4da:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b4de:	e006      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b4e0:	bf00      	nop
 800b4e2:	e004      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b4e4:	bf00      	nop
 800b4e6:	e002      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b4e8:	bf00      	nop
 800b4ea:	e000      	b.n	800b4ee <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800b4ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b4ee:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d10e      	bne.n	800b514 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b4f6:	4b06      	ldr	r3, [pc, #24]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b4f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b4fa:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800b4fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b502:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b506:	4a02      	ldr	r2, [pc, #8]	; (800b510 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800b508:	430b      	orrs	r3, r1
 800b50a:	6593      	str	r3, [r2, #88]	; 0x58
 800b50c:	e006      	b.n	800b51c <HAL_RCCEx_PeriphCLKConfig+0xca8>
 800b50e:	bf00      	nop
 800b510:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b514:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b518:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800b51c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b524:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800b528:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b52c:	2300      	movs	r3, #0
 800b52e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800b532:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800b536:	460b      	mov	r3, r1
 800b538:	4313      	orrs	r3, r2
 800b53a:	d055      	beq.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800b53c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b540:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b544:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b548:	d033      	beq.n	800b5b2 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 800b54a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800b54e:	d82c      	bhi.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b550:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b554:	d02f      	beq.n	800b5b6 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800b556:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b55a:	d826      	bhi.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b55c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b560:	d02b      	beq.n	800b5ba <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800b562:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800b566:	d820      	bhi.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b568:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b56c:	d012      	beq.n	800b594 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800b56e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b572:	d81a      	bhi.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
 800b574:	2b00      	cmp	r3, #0
 800b576:	d022      	beq.n	800b5be <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800b578:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b57c:	d115      	bne.n	800b5aa <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b57e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b582:	3308      	adds	r3, #8
 800b584:	2100      	movs	r1, #0
 800b586:	4618      	mov	r0, r3
 800b588:	f001 fbf6 	bl	800cd78 <RCCEx_PLL2_Config>
 800b58c:	4603      	mov	r3, r0
 800b58e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b592:	e015      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b594:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b598:	3328      	adds	r3, #40	; 0x28
 800b59a:	2102      	movs	r1, #2
 800b59c:	4618      	mov	r0, r3
 800b59e:	f001 fc9d 	bl	800cedc <RCCEx_PLL3_Config>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800b5a8:	e00a      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b5b0:	e006      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b5b2:	bf00      	nop
 800b5b4:	e004      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b5b6:	bf00      	nop
 800b5b8:	e002      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b5ba:	bf00      	nop
 800b5bc:	e000      	b.n	800b5c0 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800b5be:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b5c0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d10b      	bne.n	800b5e0 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800b5c8:	4ba0      	ldr	r3, [pc, #640]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5cc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800b5d0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800b5d8:	4a9c      	ldr	r2, [pc, #624]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b5da:	430b      	orrs	r3, r1
 800b5dc:	6593      	str	r3, [r2, #88]	; 0x58
 800b5de:	e003      	b.n	800b5e8 <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b5e0:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b5e4:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800b5e8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b5ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5f0:	f002 0308 	and.w	r3, r2, #8
 800b5f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800b5fe:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800b602:	460b      	mov	r3, r1
 800b604:	4313      	orrs	r3, r2
 800b606:	d01e      	beq.n	800b646 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800b608:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b60c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b614:	d10c      	bne.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b616:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b61a:	3328      	adds	r3, #40	; 0x28
 800b61c:	2102      	movs	r1, #2
 800b61e:	4618      	mov	r0, r3
 800b620:	f001 fc5c 	bl	800cedc <RCCEx_PLL3_Config>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d002      	beq.n	800b630 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800b62a:	2301      	movs	r3, #1
 800b62c:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 800b630:	4b86      	ldr	r3, [pc, #536]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b632:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b634:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800b638:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b63c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800b640:	4a82      	ldr	r2, [pc, #520]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b642:	430b      	orrs	r3, r1
 800b644:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800b646:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b64a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b64e:	f002 0310 	and.w	r3, r2, #16
 800b652:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b656:	2300      	movs	r3, #0
 800b658:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b65c:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800b660:	460b      	mov	r3, r1
 800b662:	4313      	orrs	r3, r2
 800b664:	d01e      	beq.n	800b6a4 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800b666:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b66a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b66e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b672:	d10c      	bne.n	800b68e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b674:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b678:	3328      	adds	r3, #40	; 0x28
 800b67a:	2102      	movs	r1, #2
 800b67c:	4618      	mov	r0, r3
 800b67e:	f001 fc2d 	bl	800cedc <RCCEx_PLL3_Config>
 800b682:	4603      	mov	r3, r0
 800b684:	2b00      	cmp	r3, #0
 800b686:	d002      	beq.n	800b68e <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 800b688:	2301      	movs	r3, #1
 800b68a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800b68e:	4b6f      	ldr	r3, [pc, #444]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b690:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b692:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b696:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b69a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b69e:	4a6b      	ldr	r2, [pc, #428]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b6a0:	430b      	orrs	r3, r1
 800b6a2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b6a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6ac:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800b6b0:	67bb      	str	r3, [r7, #120]	; 0x78
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	67fb      	str	r3, [r7, #124]	; 0x7c
 800b6b6:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	4313      	orrs	r3, r2
 800b6be:	d03e      	beq.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800b6c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6c4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b6c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b6cc:	d022      	beq.n	800b714 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800b6ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b6d2:	d81b      	bhi.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xe98>
 800b6d4:	2b00      	cmp	r3, #0
 800b6d6:	d003      	beq.n	800b6e0 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 800b6d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b6dc:	d00b      	beq.n	800b6f6 <HAL_RCCEx_PeriphCLKConfig+0xe82>
 800b6de:	e015      	b.n	800b70c <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800b6e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6e4:	3308      	adds	r3, #8
 800b6e6:	2100      	movs	r1, #0
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f001 fb45 	bl	800cd78 <RCCEx_PLL2_Config>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b6f4:	e00f      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800b6f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b6fa:	3328      	adds	r3, #40	; 0x28
 800b6fc:	2102      	movs	r1, #2
 800b6fe:	4618      	mov	r0, r3
 800b700:	f001 fbec 	bl	800cedc <RCCEx_PLL3_Config>
 800b704:	4603      	mov	r3, r0
 800b706:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 800b70a:	e004      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b70c:	2301      	movs	r3, #1
 800b70e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b712:	e000      	b.n	800b716 <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 800b714:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b716:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d10b      	bne.n	800b736 <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b71e:	4b4b      	ldr	r3, [pc, #300]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b722:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b726:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b72a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800b72e:	4a47      	ldr	r2, [pc, #284]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b730:	430b      	orrs	r3, r1
 800b732:	6593      	str	r3, [r2, #88]	; 0x58
 800b734:	e003      	b.n	800b73e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b736:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b73a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800b73e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b742:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b746:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800b74a:	673b      	str	r3, [r7, #112]	; 0x70
 800b74c:	2300      	movs	r3, #0
 800b74e:	677b      	str	r3, [r7, #116]	; 0x74
 800b750:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800b754:	460b      	mov	r3, r1
 800b756:	4313      	orrs	r3, r2
 800b758:	d03b      	beq.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800b75a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b75e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b762:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b766:	d01f      	beq.n	800b7a8 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800b768:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b76c:	d818      	bhi.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 800b76e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b772:	d003      	beq.n	800b77c <HAL_RCCEx_PeriphCLKConfig+0xf08>
 800b774:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b778:	d007      	beq.n	800b78a <HAL_RCCEx_PeriphCLKConfig+0xf16>
 800b77a:	e011      	b.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b77c:	4b33      	ldr	r3, [pc, #204]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b77e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b780:	4a32      	ldr	r2, [pc, #200]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b782:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b786:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800b788:	e00f      	b.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800b78a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b78e:	3328      	adds	r3, #40	; 0x28
 800b790:	2101      	movs	r1, #1
 800b792:	4618      	mov	r0, r3
 800b794:	f001 fba2 	bl	800cedc <RCCEx_PLL3_Config>
 800b798:	4603      	mov	r3, r0
 800b79a:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 800b79e:	e004      	b.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b7a0:	2301      	movs	r3, #1
 800b7a2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b7a6:	e000      	b.n	800b7aa <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 800b7a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b7aa:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d10b      	bne.n	800b7ca <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b7b2:	4b26      	ldr	r3, [pc, #152]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7b6:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800b7ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7be:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b7c2:	4a22      	ldr	r2, [pc, #136]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b7c4:	430b      	orrs	r3, r1
 800b7c6:	6553      	str	r3, [r2, #84]	; 0x54
 800b7c8:	e003      	b.n	800b7d2 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7ca:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b7ce:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800b7d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7da:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800b7de:	66bb      	str	r3, [r7, #104]	; 0x68
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b7e4:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800b7e8:	460b      	mov	r3, r1
 800b7ea:	4313      	orrs	r3, r2
 800b7ec:	d034      	beq.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800b7ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b7f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	d003      	beq.n	800b800 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 800b7f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b7fc:	d007      	beq.n	800b80e <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 800b7fe:	e011      	b.n	800b824 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b800:	4b12      	ldr	r3, [pc, #72]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b804:	4a11      	ldr	r2, [pc, #68]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b806:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b80a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b80c:	e00e      	b.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800b80e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b812:	3308      	adds	r3, #8
 800b814:	2102      	movs	r1, #2
 800b816:	4618      	mov	r0, r3
 800b818:	f001 faae 	bl	800cd78 <RCCEx_PLL2_Config>
 800b81c:	4603      	mov	r3, r0
 800b81e:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800b822:	e003      	b.n	800b82c <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 800b824:	2301      	movs	r3, #1
 800b826:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b82a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b82c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b830:	2b00      	cmp	r3, #0
 800b832:	d10d      	bne.n	800b850 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800b834:	4b05      	ldr	r3, [pc, #20]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b836:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b838:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b83c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b840:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b842:	4a02      	ldr	r2, [pc, #8]	; (800b84c <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800b844:	430b      	orrs	r3, r1
 800b846:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b848:	e006      	b.n	800b858 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 800b84a:	bf00      	nop
 800b84c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b850:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b854:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800b858:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b85c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b860:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800b864:	663b      	str	r3, [r7, #96]	; 0x60
 800b866:	2300      	movs	r3, #0
 800b868:	667b      	str	r3, [r7, #100]	; 0x64
 800b86a:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800b86e:	460b      	mov	r3, r1
 800b870:	4313      	orrs	r3, r2
 800b872:	d00c      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800b874:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b878:	3328      	adds	r3, #40	; 0x28
 800b87a:	2102      	movs	r1, #2
 800b87c:	4618      	mov	r0, r3
 800b87e:	f001 fb2d 	bl	800cedc <RCCEx_PLL3_Config>
 800b882:	4603      	mov	r3, r0
 800b884:	2b00      	cmp	r3, #0
 800b886:	d002      	beq.n	800b88e <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 800b888:	2301      	movs	r3, #1
 800b88a:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800b88e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b896:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800b89a:	65bb      	str	r3, [r7, #88]	; 0x58
 800b89c:	2300      	movs	r3, #0
 800b89e:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b8a0:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800b8a4:	460b      	mov	r3, r1
 800b8a6:	4313      	orrs	r3, r2
 800b8a8:	d036      	beq.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 800b8aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8ae:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b8b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8b4:	d018      	beq.n	800b8e8 <HAL_RCCEx_PeriphCLKConfig+0x1074>
 800b8b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b8ba:	d811      	bhi.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b8bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8c0:	d014      	beq.n	800b8ec <HAL_RCCEx_PeriphCLKConfig+0x1078>
 800b8c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8c6:	d80b      	bhi.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d011      	beq.n	800b8f0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 800b8cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b8d0:	d106      	bne.n	800b8e0 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b8d2:	4bb7      	ldr	r3, [pc, #732]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b8d6:	4ab6      	ldr	r2, [pc, #728]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b8dc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800b8de:	e008      	b.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800b8e0:	2301      	movs	r3, #1
 800b8e2:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
        break;
 800b8e6:	e004      	b.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b8e8:	bf00      	nop
 800b8ea:	e002      	b.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b8ec:	bf00      	nop
 800b8ee:	e000      	b.n	800b8f2 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 800b8f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b8f2:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d10a      	bne.n	800b910 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b8fa:	4bad      	ldr	r3, [pc, #692]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b8fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b8fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800b902:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b906:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800b908:	4aa9      	ldr	r2, [pc, #676]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b90a:	430b      	orrs	r3, r1
 800b90c:	6553      	str	r3, [r2, #84]	; 0x54
 800b90e:	e003      	b.n	800b918 <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b910:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800b914:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800b918:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b920:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800b924:	653b      	str	r3, [r7, #80]	; 0x50
 800b926:	2300      	movs	r3, #0
 800b928:	657b      	str	r3, [r7, #84]	; 0x54
 800b92a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800b92e:	460b      	mov	r3, r1
 800b930:	4313      	orrs	r3, r2
 800b932:	d009      	beq.n	800b948 <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800b934:	4b9e      	ldr	r3, [pc, #632]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b936:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b938:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800b93c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b940:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b942:	4a9b      	ldr	r2, [pc, #620]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b944:	430b      	orrs	r3, r1
 800b946:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800b948:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800b954:	64bb      	str	r3, [r7, #72]	; 0x48
 800b956:	2300      	movs	r3, #0
 800b958:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b95a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800b95e:	460b      	mov	r3, r1
 800b960:	4313      	orrs	r3, r2
 800b962:	d009      	beq.n	800b978 <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800b964:	4b92      	ldr	r3, [pc, #584]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b966:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b968:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800b96c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b970:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b972:	4a8f      	ldr	r2, [pc, #572]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b974:	430b      	orrs	r3, r1
 800b976:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800b978:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b980:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800b984:	643b      	str	r3, [r7, #64]	; 0x40
 800b986:	2300      	movs	r3, #0
 800b988:	647b      	str	r3, [r7, #68]	; 0x44
 800b98a:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800b98e:	460b      	mov	r3, r1
 800b990:	4313      	orrs	r3, r2
 800b992:	d00e      	beq.n	800b9b2 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800b994:	4b86      	ldr	r3, [pc, #536]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b996:	691b      	ldr	r3, [r3, #16]
 800b998:	4a85      	ldr	r2, [pc, #532]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b99a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b99e:	6113      	str	r3, [r2, #16]
 800b9a0:	4b83      	ldr	r3, [pc, #524]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b9a2:	6919      	ldr	r1, [r3, #16]
 800b9a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800b9ac:	4a80      	ldr	r2, [pc, #512]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b9ae:	430b      	orrs	r3, r1
 800b9b0:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800b9b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ba:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800b9be:	63bb      	str	r3, [r7, #56]	; 0x38
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b9c4:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800b9c8:	460b      	mov	r3, r1
 800b9ca:	4313      	orrs	r3, r2
 800b9cc:	d009      	beq.n	800b9e2 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800b9ce:	4b78      	ldr	r3, [pc, #480]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b9d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9d2:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800b9d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b9dc:	4a74      	ldr	r2, [pc, #464]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800b9de:	430b      	orrs	r3, r1
 800b9e0:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800b9e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ea:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800b9ee:	633b      	str	r3, [r7, #48]	; 0x30
 800b9f0:	2300      	movs	r3, #0
 800b9f2:	637b      	str	r3, [r7, #52]	; 0x34
 800b9f4:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	4313      	orrs	r3, r2
 800b9fc:	d00a      	beq.n	800ba14 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800b9fe:	4b6c      	ldr	r3, [pc, #432]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ba00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba02:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800ba06:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba0e:	4a68      	ldr	r2, [pc, #416]	; (800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 800ba10:	430b      	orrs	r3, r1
 800ba12:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800ba14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1c:	2100      	movs	r1, #0
 800ba1e:	62b9      	str	r1, [r7, #40]	; 0x28
 800ba20:	f003 0301 	and.w	r3, r3, #1
 800ba24:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ba26:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800ba2a:	460b      	mov	r3, r1
 800ba2c:	4313      	orrs	r3, r2
 800ba2e:	d011      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ba30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba34:	3308      	adds	r3, #8
 800ba36:	2100      	movs	r1, #0
 800ba38:	4618      	mov	r0, r3
 800ba3a:	f001 f99d 	bl	800cd78 <RCCEx_PLL2_Config>
 800ba3e:	4603      	mov	r3, r0
 800ba40:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ba44:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba48:	2b00      	cmp	r3, #0
 800ba4a:	d003      	beq.n	800ba54 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba4c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba50:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800ba54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba5c:	2100      	movs	r1, #0
 800ba5e:	6239      	str	r1, [r7, #32]
 800ba60:	f003 0302 	and.w	r3, r3, #2
 800ba64:	627b      	str	r3, [r7, #36]	; 0x24
 800ba66:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ba6a:	460b      	mov	r3, r1
 800ba6c:	4313      	orrs	r3, r2
 800ba6e:	d011      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ba70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba74:	3308      	adds	r3, #8
 800ba76:	2101      	movs	r1, #1
 800ba78:	4618      	mov	r0, r3
 800ba7a:	f001 f97d 	bl	800cd78 <RCCEx_PLL2_Config>
 800ba7e:	4603      	mov	r3, r0
 800ba80:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800ba84:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d003      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800ba90:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ba94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9c:	2100      	movs	r1, #0
 800ba9e:	61b9      	str	r1, [r7, #24]
 800baa0:	f003 0304 	and.w	r3, r3, #4
 800baa4:	61fb      	str	r3, [r7, #28]
 800baa6:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800baaa:	460b      	mov	r3, r1
 800baac:	4313      	orrs	r3, r2
 800baae:	d011      	beq.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800bab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bab4:	3308      	adds	r3, #8
 800bab6:	2102      	movs	r1, #2
 800bab8:	4618      	mov	r0, r3
 800baba:	f001 f95d 	bl	800cd78 <RCCEx_PLL2_Config>
 800babe:	4603      	mov	r3, r0
 800bac0:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bac4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d003      	beq.n	800bad4 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bacc:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bad0:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800bad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800badc:	2100      	movs	r1, #0
 800bade:	6139      	str	r1, [r7, #16]
 800bae0:	f003 0308 	and.w	r3, r3, #8
 800bae4:	617b      	str	r3, [r7, #20]
 800bae6:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800baea:	460b      	mov	r3, r1
 800baec:	4313      	orrs	r3, r2
 800baee:	d011      	beq.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800baf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800baf4:	3328      	adds	r3, #40	; 0x28
 800baf6:	2100      	movs	r1, #0
 800baf8:	4618      	mov	r0, r3
 800bafa:	f001 f9ef 	bl	800cedc <RCCEx_PLL3_Config>
 800bafe:	4603      	mov	r3, r0
 800bb00:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
  
    if (ret == HAL_OK)
 800bb04:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d003      	beq.n	800bb14 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb0c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb10:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800bb14:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb1c:	2100      	movs	r1, #0
 800bb1e:	60b9      	str	r1, [r7, #8]
 800bb20:	f003 0310 	and.w	r3, r3, #16
 800bb24:	60fb      	str	r3, [r7, #12]
 800bb26:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800bb2a:	460b      	mov	r3, r1
 800bb2c:	4313      	orrs	r3, r2
 800bb2e:	d011      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800bb30:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb34:	3328      	adds	r3, #40	; 0x28
 800bb36:	2101      	movs	r1, #1
 800bb38:	4618      	mov	r0, r3
 800bb3a:	f001 f9cf 	bl	800cedc <RCCEx_PLL3_Config>
 800bb3e:	4603      	mov	r3, r0
 800bb40:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bb44:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d003      	beq.n	800bb54 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb4c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb50:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800bb54:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5c:	2100      	movs	r1, #0
 800bb5e:	6039      	str	r1, [r7, #0]
 800bb60:	f003 0320 	and.w	r3, r3, #32
 800bb64:	607b      	str	r3, [r7, #4]
 800bb66:	e9d7 1200 	ldrd	r1, r2, [r7]
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	4313      	orrs	r3, r2
 800bb6e:	d011      	beq.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800bb70:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb74:	3328      	adds	r3, #40	; 0x28
 800bb76:	2102      	movs	r1, #2
 800bb78:	4618      	mov	r0, r3
 800bb7a:	f001 f9af 	bl	800cedc <RCCEx_PLL3_Config>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
    
    if (ret == HAL_OK)
 800bb84:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d003      	beq.n	800bb94 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb8c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 800bb90:	f887 3116 	strb.w	r3, [r7, #278]	; 0x116
    } 
  }

  if (status == HAL_OK)
 800bb94:	f897 3116 	ldrb.w	r3, [r7, #278]	; 0x116
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d101      	bne.n	800bba0 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	e000      	b.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 800bba0:	2301      	movs	r3, #1
}
 800bba2:	4618      	mov	r0, r3
 800bba4:	f507 778c 	add.w	r7, r7, #280	; 0x118
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bbae:	bf00      	nop
 800bbb0:	58024400 	.word	0x58024400

0800bbb4 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 800bbb4:	b580      	push	{r7, lr}
 800bbb6:	b090      	sub	sp, #64	; 0x40
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800bbbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bbc2:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 800bbc6:	430b      	orrs	r3, r1
 800bbc8:	f040 8094 	bne.w	800bcf4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 800bbcc:	4b9b      	ldr	r3, [pc, #620]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbd0:	f003 0307 	and.w	r3, r3, #7
 800bbd4:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bbd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bbd8:	2b04      	cmp	r3, #4
 800bbda:	f200 8087 	bhi.w	800bcec <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 800bbde:	a201      	add	r2, pc, #4	; (adr r2, 800bbe4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800bbe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bbe4:	0800bbf9 	.word	0x0800bbf9
 800bbe8:	0800bc21 	.word	0x0800bc21
 800bbec:	0800bc49 	.word	0x0800bc49
 800bbf0:	0800bce5 	.word	0x0800bce5
 800bbf4:	0800bc71 	.word	0x0800bc71
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bbf8:	4b90      	ldr	r3, [pc, #576]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bbfa:	681b      	ldr	r3, [r3, #0]
 800bbfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc00:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bc04:	d108      	bne.n	800bc18 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bc06:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	f000 ff62 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bc10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc14:	f000 bc93 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc1c:	f000 bc8f 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bc20:	4b86      	ldr	r3, [pc, #536]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bc28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc2c:	d108      	bne.n	800bc40 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bc2e:	f107 0318 	add.w	r3, r7, #24
 800bc32:	4618      	mov	r0, r3
 800bc34:	f000 fca6 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bc38:	69bb      	ldr	r3, [r7, #24]
 800bc3a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc3c:	f000 bc7f 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc40:	2300      	movs	r3, #0
 800bc42:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc44:	f000 bc7b 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bc48:	4b7c      	ldr	r3, [pc, #496]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bc50:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc54:	d108      	bne.n	800bc68 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bc56:	f107 030c 	add.w	r3, r7, #12
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f000 fde6 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bc64:	f000 bc6b 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bc68:	2300      	movs	r3, #0
 800bc6a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bc6c:	f000 bc67 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bc70:	4b72      	ldr	r3, [pc, #456]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc74:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bc78:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bc7a:	4b70      	ldr	r3, [pc, #448]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	f003 0304 	and.w	r3, r3, #4
 800bc82:	2b04      	cmp	r3, #4
 800bc84:	d10c      	bne.n	800bca0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800bc86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bc88:	2b00      	cmp	r3, #0
 800bc8a:	d109      	bne.n	800bca0 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bc8c:	4b6b      	ldr	r3, [pc, #428]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	08db      	lsrs	r3, r3, #3
 800bc92:	f003 0303 	and.w	r3, r3, #3
 800bc96:	4a6a      	ldr	r2, [pc, #424]	; (800be40 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bc98:	fa22 f303 	lsr.w	r3, r2, r3
 800bc9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bc9e:	e01f      	b.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bca0:	4b66      	ldr	r3, [pc, #408]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bca8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bcac:	d106      	bne.n	800bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 800bcae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bcb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bcb4:	d102      	bne.n	800bcbc <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bcb6:	4b63      	ldr	r3, [pc, #396]	; (800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800bcb8:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bcba:	e011      	b.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bcbc:	4b5f      	ldr	r3, [pc, #380]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bcc4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bcc8:	d106      	bne.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 800bcca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bccc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bcd0:	d102      	bne.n	800bcd8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bcd2:	4b5d      	ldr	r3, [pc, #372]	; (800be48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800bcd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bcd6:	e003      	b.n	800bce0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bcd8:	2300      	movs	r3, #0
 800bcda:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bcdc:	f000 bc2f 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bce0:	f000 bc2d 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bce4:	4b59      	ldr	r3, [pc, #356]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800bce6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bce8:	f000 bc29 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800bcec:	2300      	movs	r3, #0
 800bcee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bcf0:	f000 bc25 	b.w	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 800bcf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bcf8:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 800bcfc:	430b      	orrs	r3, r1
 800bcfe:	f040 80a7 	bne.w	800be50 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 800bd02:	4b4e      	ldr	r3, [pc, #312]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bd06:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 800bd0a:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800bd0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd0e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bd12:	d054      	beq.n	800bdbe <HAL_RCCEx_GetPeriphCLKFreq+0x20a>
 800bd14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800bd1a:	f200 808b 	bhi.w	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bd1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd20:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bd24:	f000 8083 	beq.w	800be2e <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 800bd28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd2a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800bd2e:	f200 8081 	bhi.w	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bd32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bd38:	d02f      	beq.n	800bd9a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 800bd3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd3c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bd40:	d878      	bhi.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
 800bd42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d004      	beq.n	800bd52 <HAL_RCCEx_GetPeriphCLKFreq+0x19e>
 800bd48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bd4a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bd4e:	d012      	beq.n	800bd76 <HAL_RCCEx_GetPeriphCLKFreq+0x1c2>
 800bd50:	e070      	b.n	800be34 <HAL_RCCEx_GetPeriphCLKFreq+0x280>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bd52:	4b3a      	ldr	r3, [pc, #232]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800bd5e:	d107      	bne.n	800bd70 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bd60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bd64:	4618      	mov	r0, r3
 800bd66:	f000 feb5 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bd6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd6c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd6e:	e3e6      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd70:	2300      	movs	r3, #0
 800bd72:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd74:	e3e3      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bd76:	4b31      	ldr	r3, [pc, #196]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800bd7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bd82:	d107      	bne.n	800bd94 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bd84:	f107 0318 	add.w	r3, r7, #24
 800bd88:	4618      	mov	r0, r3
 800bd8a:	f000 fbfb 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800bd8e:	69bb      	ldr	r3, [r7, #24]
 800bd90:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bd92:	e3d4      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bd94:	2300      	movs	r3, #0
 800bd96:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bd98:	e3d1      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bd9a:	4b28      	ldr	r3, [pc, #160]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800bda2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bda6:	d107      	bne.n	800bdb8 <HAL_RCCEx_GetPeriphCLKFreq+0x204>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bda8:	f107 030c 	add.w	r3, r7, #12
 800bdac:	4618      	mov	r0, r3
 800bdae:	f000 fd3d 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bdb6:	e3c2      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bdb8:	2300      	movs	r3, #0
 800bdba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bdbc:	e3bf      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bdbe:	4b1f      	ldr	r3, [pc, #124]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bdc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdc2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bdc6:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bdc8:	4b1c      	ldr	r3, [pc, #112]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f003 0304 	and.w	r3, r3, #4
 800bdd0:	2b04      	cmp	r3, #4
 800bdd2:	d10c      	bne.n	800bdee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
 800bdd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d109      	bne.n	800bdee <HAL_RCCEx_GetPeriphCLKFreq+0x23a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bdda:	4b18      	ldr	r3, [pc, #96]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	08db      	lsrs	r3, r3, #3
 800bde0:	f003 0303 	and.w	r3, r3, #3
 800bde4:	4a16      	ldr	r2, [pc, #88]	; (800be40 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800bde6:	fa22 f303 	lsr.w	r3, r2, r3
 800bdea:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bdec:	e01e      	b.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bdee:	4b13      	ldr	r3, [pc, #76]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bdf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bdfa:	d106      	bne.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 800bdfc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bdfe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800be02:	d102      	bne.n	800be0a <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800be04:	4b0f      	ldr	r3, [pc, #60]	; (800be44 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 800be06:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be08:	e010      	b.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800be0a:	4b0c      	ldr	r3, [pc, #48]	; (800be3c <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 800be0c:	681b      	ldr	r3, [r3, #0]
 800be0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be12:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800be16:	d106      	bne.n	800be26 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
 800be18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800be1a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800be1e:	d102      	bne.n	800be26 <HAL_RCCEx_GetPeriphCLKFreq+0x272>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800be20:	4b09      	ldr	r3, [pc, #36]	; (800be48 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 800be22:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be24:	e002      	b.n	800be2c <HAL_RCCEx_GetPeriphCLKFreq+0x278>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800be26:	2300      	movs	r3, #0
 800be28:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800be2a:	e388      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be2c:	e387      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800be2e:	4b07      	ldr	r3, [pc, #28]	; (800be4c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 800be30:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be32:	e384      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800be34:	2300      	movs	r3, #0
 800be36:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800be38:	e381      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800be3a:	bf00      	nop
 800be3c:	58024400 	.word	0x58024400
 800be40:	03d09000 	.word	0x03d09000
 800be44:	003d0900 	.word	0x003d0900
 800be48:	02faf080 	.word	0x02faf080
 800be4c:	00bb8000 	.word	0x00bb8000
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 800be50:	e9d7 2300 	ldrd	r2, r3, [r7]
 800be54:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 800be58:	430b      	orrs	r3, r1
 800be5a:	f040 809c 	bne.w	800bf96 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 800be5e:	4b9e      	ldr	r3, [pc, #632]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800be60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be62:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 800be66:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 800be68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be6a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800be6e:	d054      	beq.n	800bf1a <HAL_RCCEx_GetPeriphCLKFreq+0x366>
 800be70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be72:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800be76:	f200 808b 	bhi.w	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be7c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800be80:	f000 8083 	beq.w	800bf8a <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
 800be84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be86:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800be8a:	f200 8081 	bhi.w	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be90:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be94:	d02f      	beq.n	800bef6 <HAL_RCCEx_GetPeriphCLKFreq+0x342>
 800be96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be98:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800be9c:	d878      	bhi.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
 800be9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d004      	beq.n	800beae <HAL_RCCEx_GetPeriphCLKFreq+0x2fa>
 800bea4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bea6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800beaa:	d012      	beq.n	800bed2 <HAL_RCCEx_GetPeriphCLKFreq+0x31e>
 800beac:	e070      	b.n	800bf90 <HAL_RCCEx_GetPeriphCLKFreq+0x3dc>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800beae:	4b8a      	ldr	r3, [pc, #552]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800beb6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800beba:	d107      	bne.n	800becc <HAL_RCCEx_GetPeriphCLKFreq+0x318>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800bebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800bec0:	4618      	mov	r0, r3
 800bec2:	f000 fe07 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800bec6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beca:	e338      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800becc:	2300      	movs	r3, #0
 800bece:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bed0:	e335      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800bed2:	4b81      	ldr	r3, [pc, #516]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800beda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bede:	d107      	bne.n	800bef0 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800bee0:	f107 0318 	add.w	r3, r7, #24
 800bee4:	4618      	mov	r0, r3
 800bee6:	f000 fb4d 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800beea:	69bb      	ldr	r3, [r7, #24]
 800beec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800beee:	e326      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bef0:	2300      	movs	r3, #0
 800bef2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bef4:	e323      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800bef6:	4b78      	ldr	r3, [pc, #480]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800befe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf02:	d107      	bne.n	800bf14 <HAL_RCCEx_GetPeriphCLKFreq+0x360>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800bf04:	f107 030c 	add.w	r3, r7, #12
 800bf08:	4618      	mov	r0, r3
 800bf0a:	f000 fc8f 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800bf12:	e314      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800bf14:	2300      	movs	r3, #0
 800bf16:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf18:	e311      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800bf1a:	4b6f      	ldr	r3, [pc, #444]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf1e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800bf22:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800bf24:	4b6c      	ldr	r3, [pc, #432]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f003 0304 	and.w	r3, r3, #4
 800bf2c:	2b04      	cmp	r3, #4
 800bf2e:	d10c      	bne.n	800bf4a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
 800bf30:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf32:	2b00      	cmp	r3, #0
 800bf34:	d109      	bne.n	800bf4a <HAL_RCCEx_GetPeriphCLKFreq+0x396>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800bf36:	4b68      	ldr	r3, [pc, #416]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	08db      	lsrs	r3, r3, #3
 800bf3c:	f003 0303 	and.w	r3, r3, #3
 800bf40:	4a66      	ldr	r2, [pc, #408]	; (800c0dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800bf42:	fa22 f303 	lsr.w	r3, r2, r3
 800bf46:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf48:	e01e      	b.n	800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800bf4a:	4b63      	ldr	r3, [pc, #396]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bf56:	d106      	bne.n	800bf66 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
 800bf58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf5a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bf5e:	d102      	bne.n	800bf66 <HAL_RCCEx_GetPeriphCLKFreq+0x3b2>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800bf60:	4b5f      	ldr	r3, [pc, #380]	; (800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800bf62:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf64:	e010      	b.n	800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800bf66:	4b5c      	ldr	r3, [pc, #368]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf6e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bf72:	d106      	bne.n	800bf82 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
 800bf74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf76:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bf7a:	d102      	bne.n	800bf82 <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800bf7c:	4b59      	ldr	r3, [pc, #356]	; (800c0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800bf7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800bf80:	e002      	b.n	800bf88 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800bf82:	2300      	movs	r3, #0
 800bf84:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800bf86:	e2da      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800bf88:	e2d9      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800bf8a:	4b57      	ldr	r3, [pc, #348]	; (800c0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800bf8c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf8e:	e2d6      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800bf90:	2300      	movs	r3, #0
 800bf92:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800bf94:	e2d3      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 800bf96:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf9a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 800bf9e:	430b      	orrs	r3, r1
 800bfa0:	f040 80a7 	bne.w	800c0f2 <HAL_RCCEx_GetPeriphCLKFreq+0x53e>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 800bfa4:	4b4c      	ldr	r3, [pc, #304]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bfa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bfa8:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800bfac:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800bfae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bfb4:	d055      	beq.n	800c062 <HAL_RCCEx_GetPeriphCLKFreq+0x4ae>
 800bfb6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfb8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800bfbc:	f200 8096 	bhi.w	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bfc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfc2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bfc6:	f000 8084 	beq.w	800c0d2 <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
 800bfca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfcc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bfd0:	f200 808c 	bhi.w	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bfd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfd6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bfda:	d030      	beq.n	800c03e <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 800bfdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfde:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bfe2:	f200 8083 	bhi.w	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
 800bfe6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d004      	beq.n	800bff6 <HAL_RCCEx_GetPeriphCLKFreq+0x442>
 800bfec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bfee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bff2:	d012      	beq.n	800c01a <HAL_RCCEx_GetPeriphCLKFreq+0x466>
 800bff4:	e07a      	b.n	800c0ec <HAL_RCCEx_GetPeriphCLKFreq+0x538>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800bff6:	4b38      	ldr	r3, [pc, #224]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800bff8:	681b      	ldr	r3, [r3, #0]
 800bffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bffe:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c002:	d107      	bne.n	800c014 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c004:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c008:	4618      	mov	r0, r3
 800c00a:	f000 fd63 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c00e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c010:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c012:	e294      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c014:	2300      	movs	r3, #0
 800c016:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c018:	e291      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c01a:	4b2f      	ldr	r3, [pc, #188]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c01c:	681b      	ldr	r3, [r3, #0]
 800c01e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c022:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c026:	d107      	bne.n	800c038 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c028:	f107 0318 	add.w	r3, r7, #24
 800c02c:	4618      	mov	r0, r3
 800c02e:	f000 faa9 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c032:	69bb      	ldr	r3, [r7, #24]
 800c034:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c036:	e282      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c038:	2300      	movs	r3, #0
 800c03a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c03c:	e27f      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c03e:	4b26      	ldr	r3, [pc, #152]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c046:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c04a:	d107      	bne.n	800c05c <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c04c:	f107 030c 	add.w	r3, r7, #12
 800c050:	4618      	mov	r0, r3
 800c052:	f000 fbeb 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c05a:	e270      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c05c:	2300      	movs	r3, #0
 800c05e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c060:	e26d      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c062:	4b1d      	ldr	r3, [pc, #116]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c064:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c066:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c06a:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c06c:	4b1a      	ldr	r3, [pc, #104]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	f003 0304 	and.w	r3, r3, #4
 800c074:	2b04      	cmp	r3, #4
 800c076:	d10c      	bne.n	800c092 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
 800c078:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c07a:	2b00      	cmp	r3, #0
 800c07c:	d109      	bne.n	800c092 <HAL_RCCEx_GetPeriphCLKFreq+0x4de>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c07e:	4b16      	ldr	r3, [pc, #88]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c080:	681b      	ldr	r3, [r3, #0]
 800c082:	08db      	lsrs	r3, r3, #3
 800c084:	f003 0303 	and.w	r3, r3, #3
 800c088:	4a14      	ldr	r2, [pc, #80]	; (800c0dc <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 800c08a:	fa22 f303 	lsr.w	r3, r2, r3
 800c08e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c090:	e01e      	b.n	800c0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c092:	4b11      	ldr	r3, [pc, #68]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c09a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c09e:	d106      	bne.n	800c0ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 800c0a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0a2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c0a6:	d102      	bne.n	800c0ae <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c0a8:	4b0d      	ldr	r3, [pc, #52]	; (800c0e0 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>)
 800c0aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c0ac:	e010      	b.n	800c0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c0ae:	4b0a      	ldr	r3, [pc, #40]	; (800c0d8 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 800c0b0:	681b      	ldr	r3, [r3, #0]
 800c0b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c0b6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c0ba:	d106      	bne.n	800c0ca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 800c0bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c0be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0c2:	d102      	bne.n	800c0ca <HAL_RCCEx_GetPeriphCLKFreq+0x516>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c0c4:	4b07      	ldr	r3, [pc, #28]	; (800c0e4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 800c0c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c0c8:	e002      	b.n	800c0d0 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c0ca:	2300      	movs	r3, #0
 800c0cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c0ce:	e236      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c0d0:	e235      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 800c0d2:	4b05      	ldr	r3, [pc, #20]	; (800c0e8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 800c0d4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0d6:	e232      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c0d8:	58024400 	.word	0x58024400
 800c0dc:	03d09000 	.word	0x03d09000
 800c0e0:	003d0900 	.word	0x003d0900
 800c0e4:	02faf080 	.word	0x02faf080
 800c0e8:	00bb8000 	.word	0x00bb8000
      }
      default :
      {
        frequency = 0;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c0f0:	e225      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 800c0f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c0f6:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 800c0fa:	430b      	orrs	r3, r1
 800c0fc:	f040 8085 	bne.w	800c20a <HAL_RCCEx_GetPeriphCLKFreq+0x656>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 800c100:	4b9c      	ldr	r3, [pc, #624]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c102:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c104:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 800c108:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 800c10a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c10c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c110:	d06b      	beq.n	800c1ea <HAL_RCCEx_GetPeriphCLKFreq+0x636>
 800c112:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c114:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800c118:	d874      	bhi.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c120:	d056      	beq.n	800c1d0 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
 800c122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c124:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800c128:	d86c      	bhi.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c12a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c12c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c130:	d03b      	beq.n	800c1aa <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 800c132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c134:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800c138:	d864      	bhi.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c13a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c13c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c140:	d021      	beq.n	800c186 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 800c142:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c144:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c148:	d85c      	bhi.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 800c14a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d004      	beq.n	800c15a <HAL_RCCEx_GetPeriphCLKFreq+0x5a6>
 800c150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c156:	d004      	beq.n	800c162 <HAL_RCCEx_GetPeriphCLKFreq+0x5ae>
 800c158:	e054      	b.n	800c204 <HAL_RCCEx_GetPeriphCLKFreq+0x650>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 800c15a:	f7fe fb5f 	bl	800a81c <HAL_RCC_GetPCLK1Freq>
 800c15e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c160:	e1ed      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c162:	4b84      	ldr	r3, [pc, #528]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c16a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c16e:	d107      	bne.n	800c180 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c170:	f107 0318 	add.w	r3, r7, #24
 800c174:	4618      	mov	r0, r3
 800c176:	f000 fa05 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c17e:	e1de      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c180:	2300      	movs	r3, #0
 800c182:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c184:	e1db      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c186:	4b7b      	ldr	r3, [pc, #492]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c188:	681b      	ldr	r3, [r3, #0]
 800c18a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c18e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c192:	d107      	bne.n	800c1a4 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c194:	f107 030c 	add.w	r3, r7, #12
 800c198:	4618      	mov	r0, r3
 800c19a:	f000 fb47 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c19e:	693b      	ldr	r3, [r7, #16]
 800c1a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1a2:	e1cc      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1a4:	2300      	movs	r3, #0
 800c1a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1a8:	e1c9      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c1aa:	4b72      	ldr	r3, [pc, #456]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	f003 0304 	and.w	r3, r3, #4
 800c1b2:	2b04      	cmp	r3, #4
 800c1b4:	d109      	bne.n	800c1ca <HAL_RCCEx_GetPeriphCLKFreq+0x616>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c1b6:	4b6f      	ldr	r3, [pc, #444]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	08db      	lsrs	r3, r3, #3
 800c1bc:	f003 0303 	and.w	r3, r3, #3
 800c1c0:	4a6d      	ldr	r2, [pc, #436]	; (800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c1c2:	fa22 f303 	lsr.w	r3, r2, r3
 800c1c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1c8:	e1b9      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1ce:	e1b6      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c1d0:	4b68      	ldr	r3, [pc, #416]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c1d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c1dc:	d102      	bne.n	800c1e4 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
        {
          frequency = CSI_VALUE;
 800c1de:	4b67      	ldr	r3, [pc, #412]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c1e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1e2:	e1ac      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c1e8:	e1a9      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c1ea:	4b62      	ldr	r3, [pc, #392]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1f2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c1f6:	d102      	bne.n	800c1fe <HAL_RCCEx_GetPeriphCLKFreq+0x64a>
        {
          frequency = HSE_VALUE;
 800c1f8:	4b61      	ldr	r3, [pc, #388]	; (800c380 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c1fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c1fc:	e19f      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c1fe:	2300      	movs	r3, #0
 800c200:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c202:	e19c      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c204:	2300      	movs	r3, #0
 800c206:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c208:	e199      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 800c20a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c20e:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 800c212:	430b      	orrs	r3, r1
 800c214:	d173      	bne.n	800c2fe <HAL_RCCEx_GetPeriphCLKFreq+0x74a>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 800c216:	4b57      	ldr	r3, [pc, #348]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c218:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c21a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800c21e:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c220:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c222:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c226:	d02f      	beq.n	800c288 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
 800c228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c22a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c22e:	d863      	bhi.n	800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
 800c230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c232:	2b00      	cmp	r3, #0
 800c234:	d004      	beq.n	800c240 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>
 800c236:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c23c:	d012      	beq.n	800c264 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 800c23e:	e05b      	b.n	800c2f8 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c240:	4b4c      	ldr	r3, [pc, #304]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c248:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c24c:	d107      	bne.n	800c25e <HAL_RCCEx_GetPeriphCLKFreq+0x6aa>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c24e:	f107 0318 	add.w	r3, r7, #24
 800c252:	4618      	mov	r0, r3
 800c254:	f000 f996 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 800c258:	69bb      	ldr	r3, [r7, #24]
 800c25a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c25c:	e16f      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c25e:	2300      	movs	r3, #0
 800c260:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c262:	e16c      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c264:	4b43      	ldr	r3, [pc, #268]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c26c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c270:	d107      	bne.n	800c282 <HAL_RCCEx_GetPeriphCLKFreq+0x6ce>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c272:	f107 030c 	add.w	r3, r7, #12
 800c276:	4618      	mov	r0, r3
 800c278:	f000 fad8 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 800c27c:	697b      	ldr	r3, [r7, #20]
 800c27e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c280:	e15d      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c282:	2300      	movs	r3, #0
 800c284:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c286:	e15a      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800c288:	4b3a      	ldr	r3, [pc, #232]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c28a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c28c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c290:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800c292:	4b38      	ldr	r3, [pc, #224]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f003 0304 	and.w	r3, r3, #4
 800c29a:	2b04      	cmp	r3, #4
 800c29c:	d10c      	bne.n	800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
 800c29e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d109      	bne.n	800c2b8 <HAL_RCCEx_GetPeriphCLKFreq+0x704>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c2a4:	4b33      	ldr	r3, [pc, #204]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	08db      	lsrs	r3, r3, #3
 800c2aa:	f003 0303 	and.w	r3, r3, #3
 800c2ae:	4a32      	ldr	r2, [pc, #200]	; (800c378 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>)
 800c2b0:	fa22 f303 	lsr.w	r3, r2, r3
 800c2b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2b6:	e01e      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800c2b8:	4b2e      	ldr	r3, [pc, #184]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c2c4:	d106      	bne.n	800c2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 800c2c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c2cc:	d102      	bne.n	800c2d4 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 800c2ce:	4b2b      	ldr	r3, [pc, #172]	; (800c37c <HAL_RCCEx_GetPeriphCLKFreq+0x7c8>)
 800c2d0:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2d2:	e010      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800c2d4:	4b27      	ldr	r3, [pc, #156]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2dc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c2e0:	d106      	bne.n	800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
 800c2e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c2e8:	d102      	bne.n	800c2f0 <HAL_RCCEx_GetPeriphCLKFreq+0x73c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 800c2ea:	4b25      	ldr	r3, [pc, #148]	; (800c380 <HAL_RCCEx_GetPeriphCLKFreq+0x7cc>)
 800c2ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c2ee:	e002      	b.n	800c2f6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 800c2f4:	e123      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c2f6:	e122      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c2f8:	2300      	movs	r3, #0
 800c2fa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c2fc:	e11f      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 800c2fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c302:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 800c306:	430b      	orrs	r3, r1
 800c308:	d13c      	bne.n	800c384 <HAL_RCCEx_GetPeriphCLKFreq+0x7d0>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 800c30a:	4b1a      	ldr	r3, [pc, #104]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c30c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c30e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c312:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c316:	2b00      	cmp	r3, #0
 800c318:	d004      	beq.n	800c324 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 800c31a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c31c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c320:	d012      	beq.n	800c348 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
 800c322:	e023      	b.n	800c36c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c324:	4b13      	ldr	r3, [pc, #76]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c32c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c330:	d107      	bne.n	800c342 <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c336:	4618      	mov	r0, r3
 800c338:	f000 fbcc 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c33c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c33e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c340:	e0fd      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c342:	2300      	movs	r3, #0
 800c344:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c346:	e0fa      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c348:	4b0a      	ldr	r3, [pc, #40]	; (800c374 <HAL_RCCEx_GetPeriphCLKFreq+0x7c0>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c350:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c354:	d107      	bne.n	800c366 <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c356:	f107 0318 	add.w	r3, r7, #24
 800c35a:	4618      	mov	r0, r3
 800c35c:	f000 f912 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800c360:	6a3b      	ldr	r3, [r7, #32]
 800c362:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c364:	e0eb      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c366:	2300      	movs	r3, #0
 800c368:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c36a:	e0e8      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }

      default :
      {
        frequency = 0;
 800c36c:	2300      	movs	r3, #0
 800c36e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c370:	e0e5      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
 800c372:	bf00      	nop
 800c374:	58024400 	.word	0x58024400
 800c378:	03d09000 	.word	0x03d09000
 800c37c:	003d0900 	.word	0x003d0900
 800c380:	02faf080 	.word	0x02faf080
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 800c384:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c388:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 800c38c:	430b      	orrs	r3, r1
 800c38e:	f040 8085 	bne.w	800c49c <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 800c392:	4b6d      	ldr	r3, [pc, #436]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c394:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c396:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 800c39a:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c39e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3a2:	d06b      	beq.n	800c47c <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 800c3a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c3aa:	d874      	bhi.n	800c496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c3ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3b2:	d056      	beq.n	800c462 <HAL_RCCEx_GetPeriphCLKFreq+0x8ae>
 800c3b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c3ba:	d86c      	bhi.n	800c496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c3bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3c2:	d03b      	beq.n	800c43c <HAL_RCCEx_GetPeriphCLKFreq+0x888>
 800c3c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3c6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c3ca:	d864      	bhi.n	800c496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c3cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3d2:	d021      	beq.n	800c418 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
 800c3d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3d6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c3da:	d85c      	bhi.n	800c496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
 800c3dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d004      	beq.n	800c3ec <HAL_RCCEx_GetPeriphCLKFreq+0x838>
 800c3e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c3e4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c3e8:	d004      	beq.n	800c3f4 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
 800c3ea:	e054      	b.n	800c496 <HAL_RCCEx_GetPeriphCLKFreq+0x8e2>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 800c3ec:	f000 f8b4 	bl	800c558 <HAL_RCCEx_GetD3PCLK1Freq>
 800c3f0:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800c3f2:	e0a4      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c3f4:	4b54      	ldr	r3, [pc, #336]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c3fc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c400:	d107      	bne.n	800c412 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c402:	f107 0318 	add.w	r3, r7, #24
 800c406:	4618      	mov	r0, r3
 800c408:	f000 f8bc 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c40c:	69fb      	ldr	r3, [r7, #28]
 800c40e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c410:	e095      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c412:	2300      	movs	r3, #0
 800c414:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c416:	e092      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 800c418:	4b4b      	ldr	r3, [pc, #300]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c420:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c424:	d107      	bne.n	800c436 <HAL_RCCEx_GetPeriphCLKFreq+0x882>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800c426:	f107 030c 	add.w	r3, r7, #12
 800c42a:	4618      	mov	r0, r3
 800c42c:	f000 f9fe 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 800c430:	693b      	ldr	r3, [r7, #16]
 800c432:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c434:	e083      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c436:	2300      	movs	r3, #0
 800c438:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c43a:	e080      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800c43c:	4b42      	ldr	r3, [pc, #264]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c43e:	681b      	ldr	r3, [r3, #0]
 800c440:	f003 0304 	and.w	r3, r3, #4
 800c444:	2b04      	cmp	r3, #4
 800c446:	d109      	bne.n	800c45c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c448:	4b3f      	ldr	r3, [pc, #252]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c44a:	681b      	ldr	r3, [r3, #0]
 800c44c:	08db      	lsrs	r3, r3, #3
 800c44e:	f003 0303 	and.w	r3, r3, #3
 800c452:	4a3e      	ldr	r2, [pc, #248]	; (800c54c <HAL_RCCEx_GetPeriphCLKFreq+0x998>)
 800c454:	fa22 f303 	lsr.w	r3, r2, r3
 800c458:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c45a:	e070      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c45c:	2300      	movs	r3, #0
 800c45e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c460:	e06d      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 800c462:	4b39      	ldr	r3, [pc, #228]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c46a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c46e:	d102      	bne.n	800c476 <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
        {
          frequency = CSI_VALUE;
 800c470:	4b37      	ldr	r3, [pc, #220]	; (800c550 <HAL_RCCEx_GetPeriphCLKFreq+0x99c>)
 800c472:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c474:	e063      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c476:	2300      	movs	r3, #0
 800c478:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c47a:	e060      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c47c:	4b32      	ldr	r3, [pc, #200]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c484:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c488:	d102      	bne.n	800c490 <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        {
          frequency = HSE_VALUE;
 800c48a:	4b32      	ldr	r3, [pc, #200]	; (800c554 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c48c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c48e:	e056      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c490:	2300      	movs	r3, #0
 800c492:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c494:	e053      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 800c496:	2300      	movs	r3, #0
 800c498:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c49a:	e050      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 800c49c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4a0:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 800c4a4:	430b      	orrs	r3, r1
 800c4a6:	d148      	bne.n	800c53a <HAL_RCCEx_GetPeriphCLKFreq+0x986>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 800c4a8:	4b27      	ldr	r3, [pc, #156]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c4aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c4ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800c4b0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 800c4b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4b8:	d02a      	beq.n	800c510 <HAL_RCCEx_GetPeriphCLKFreq+0x95c>
 800c4ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c4c0:	d838      	bhi.n	800c534 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
 800c4c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d004      	beq.n	800c4d2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 800c4c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c4ca:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c4ce:	d00d      	beq.n	800c4ec <HAL_RCCEx_GetPeriphCLKFreq+0x938>
 800c4d0:	e030      	b.n	800c534 <HAL_RCCEx_GetPeriphCLKFreq+0x980>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800c4d2:	4b1d      	ldr	r3, [pc, #116]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c4da:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c4de:	d102      	bne.n	800c4e6 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = HSE_VALUE;
 800c4e0:	4b1c      	ldr	r3, [pc, #112]	; (800c554 <HAL_RCCEx_GetPeriphCLKFreq+0x9a0>)
 800c4e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c4e4:	e02b      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c4e6:	2300      	movs	r3, #0
 800c4e8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c4ea:	e028      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 800c4ec:	4b16      	ldr	r3, [pc, #88]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c4f4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c4f8:	d107      	bne.n	800c50a <HAL_RCCEx_GetPeriphCLKFreq+0x956>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800c4fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800c4fe:	4618      	mov	r0, r3
 800c500:	f000 fae8 	bl	800cad4 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800c504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c506:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c508:	e019      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c50a:	2300      	movs	r3, #0
 800c50c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c50e:	e016      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 800c510:	4b0d      	ldr	r3, [pc, #52]	; (800c548 <HAL_RCCEx_GetPeriphCLKFreq+0x994>)
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c518:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c51c:	d107      	bne.n	800c52e <HAL_RCCEx_GetPeriphCLKFreq+0x97a>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800c51e:	f107 0318 	add.w	r3, r7, #24
 800c522:	4618      	mov	r0, r3
 800c524:	f000 f82e 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800c528:	69fb      	ldr	r3, [r7, #28]
 800c52a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 800c52c:	e007      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
          frequency = 0;
 800c52e:	2300      	movs	r3, #0
 800c530:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c532:	e004      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
      default :
      {
        frequency = 0;
 800c534:	2300      	movs	r3, #0
 800c536:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800c538:	e001      	b.n	800c53e <HAL_RCCEx_GetPeriphCLKFreq+0x98a>
      }
    }
  }
  else
  {
    frequency = 0;
 800c53a:	2300      	movs	r3, #0
 800c53c:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 800c53e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800c540:	4618      	mov	r0, r3
 800c542:	3740      	adds	r7, #64	; 0x40
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}
 800c548:	58024400 	.word	0x58024400
 800c54c:	03d09000 	.word	0x03d09000
 800c550:	003d0900 	.word	0x003d0900
 800c554:	02faf080 	.word	0x02faf080

0800c558 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c55c:	f7fe f92e 	bl	800a7bc <HAL_RCC_GetHCLKFreq>
 800c560:	4602      	mov	r2, r0
 800c562:	4b06      	ldr	r3, [pc, #24]	; (800c57c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c564:	6a1b      	ldr	r3, [r3, #32]
 800c566:	091b      	lsrs	r3, r3, #4
 800c568:	f003 0307 	and.w	r3, r3, #7
 800c56c:	4904      	ldr	r1, [pc, #16]	; (800c580 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c56e:	5ccb      	ldrb	r3, [r1, r3]
 800c570:	f003 031f 	and.w	r3, r3, #31
 800c574:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c578:	4618      	mov	r0, r3
 800c57a:	bd80      	pop	{r7, pc}
 800c57c:	58024400 	.word	0x58024400
 800c580:	080185b0 	.word	0x080185b0

0800c584 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800c584:	b480      	push	{r7}
 800c586:	b089      	sub	sp, #36	; 0x24
 800c588:	af00      	add	r7, sp, #0
 800c58a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c58c:	4ba1      	ldr	r3, [pc, #644]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c58e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c590:	f003 0303 	and.w	r3, r3, #3
 800c594:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800c596:	4b9f      	ldr	r3, [pc, #636]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c598:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c59a:	0b1b      	lsrs	r3, r3, #12
 800c59c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c5a0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c5a2:	4b9c      	ldr	r3, [pc, #624]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5a6:	091b      	lsrs	r3, r3, #4
 800c5a8:	f003 0301 	and.w	r3, r3, #1
 800c5ac:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800c5ae:	4b99      	ldr	r3, [pc, #612]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5b2:	08db      	lsrs	r3, r3, #3
 800c5b4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c5b8:	693a      	ldr	r2, [r7, #16]
 800c5ba:	fb02 f303 	mul.w	r3, r2, r3
 800c5be:	ee07 3a90 	vmov	s15, r3
 800c5c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c5c6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c5ca:	697b      	ldr	r3, [r7, #20]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	f000 8111 	beq.w	800c7f4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c5d2:	69bb      	ldr	r3, [r7, #24]
 800c5d4:	2b02      	cmp	r3, #2
 800c5d6:	f000 8083 	beq.w	800c6e0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c5da:	69bb      	ldr	r3, [r7, #24]
 800c5dc:	2b02      	cmp	r3, #2
 800c5de:	f200 80a1 	bhi.w	800c724 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c5e2:	69bb      	ldr	r3, [r7, #24]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d003      	beq.n	800c5f0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	2b01      	cmp	r3, #1
 800c5ec:	d056      	beq.n	800c69c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c5ee:	e099      	b.n	800c724 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c5f0:	4b88      	ldr	r3, [pc, #544]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	f003 0320 	and.w	r3, r3, #32
 800c5f8:	2b00      	cmp	r3, #0
 800c5fa:	d02d      	beq.n	800c658 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c5fc:	4b85      	ldr	r3, [pc, #532]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	08db      	lsrs	r3, r3, #3
 800c602:	f003 0303 	and.w	r3, r3, #3
 800c606:	4a84      	ldr	r2, [pc, #528]	; (800c818 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c608:	fa22 f303 	lsr.w	r3, r2, r3
 800c60c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c60e:	68bb      	ldr	r3, [r7, #8]
 800c610:	ee07 3a90 	vmov	s15, r3
 800c614:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c618:	697b      	ldr	r3, [r7, #20]
 800c61a:	ee07 3a90 	vmov	s15, r3
 800c61e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c622:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c626:	4b7b      	ldr	r3, [pc, #492]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c628:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c62a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c62e:	ee07 3a90 	vmov	s15, r3
 800c632:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c636:	ed97 6a03 	vldr	s12, [r7, #12]
 800c63a:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c63e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c642:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c646:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c64a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c64e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c652:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c656:	e087      	b.n	800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c658:	697b      	ldr	r3, [r7, #20]
 800c65a:	ee07 3a90 	vmov	s15, r3
 800c65e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c662:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c820 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c666:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c66a:	4b6a      	ldr	r3, [pc, #424]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c66c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c66e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c672:	ee07 3a90 	vmov	s15, r3
 800c676:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c67a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c67e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c682:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c686:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c68a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c68e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c692:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c696:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c69a:	e065      	b.n	800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c69c:	697b      	ldr	r3, [r7, #20]
 800c69e:	ee07 3a90 	vmov	s15, r3
 800c6a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6a6:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c824 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c6aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6ae:	4b59      	ldr	r3, [pc, #356]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6b6:	ee07 3a90 	vmov	s15, r3
 800c6ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6be:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6c2:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c6c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6ce:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6da:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c6de:	e043      	b.n	800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c6e0:	697b      	ldr	r3, [r7, #20]
 800c6e2:	ee07 3a90 	vmov	s15, r3
 800c6e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6ea:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c828 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c6ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6f2:	4b48      	ldr	r3, [pc, #288]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6fa:	ee07 3a90 	vmov	s15, r3
 800c6fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c702:	ed97 6a03 	vldr	s12, [r7, #12]
 800c706:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c70a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c70e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c712:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c716:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c71a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c71e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c722:	e021      	b.n	800c768 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800c724:	697b      	ldr	r3, [r7, #20]
 800c726:	ee07 3a90 	vmov	s15, r3
 800c72a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c72e:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c824 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c732:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c736:	4b37      	ldr	r3, [pc, #220]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c73a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c73e:	ee07 3a90 	vmov	s15, r3
 800c742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c746:	ed97 6a03 	vldr	s12, [r7, #12]
 800c74a:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c81c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c74e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c752:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c756:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c75a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c75e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c762:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c766:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800c768:	4b2a      	ldr	r3, [pc, #168]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c76a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c76c:	0a5b      	lsrs	r3, r3, #9
 800c76e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c772:	ee07 3a90 	vmov	s15, r3
 800c776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c77a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c77e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c782:	edd7 6a07 	vldr	s13, [r7, #28]
 800c786:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c78a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c78e:	ee17 2a90 	vmov	r2, s15
 800c792:	687b      	ldr	r3, [r7, #4]
 800c794:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800c796:	4b1f      	ldr	r3, [pc, #124]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c79a:	0c1b      	lsrs	r3, r3, #16
 800c79c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7a0:	ee07 3a90 	vmov	s15, r3
 800c7a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7ac:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7b0:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7b8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7bc:	ee17 2a90 	vmov	r2, s15
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800c7c4:	4b13      	ldr	r3, [pc, #76]	; (800c814 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7c8:	0e1b      	lsrs	r3, r3, #24
 800c7ca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7ce:	ee07 3a90 	vmov	s15, r3
 800c7d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7da:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7de:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7ea:	ee17 2a90 	vmov	r2, s15
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c7f2:	e008      	b.n	800c806 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2200      	movs	r2, #0
 800c7f8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	2200      	movs	r2, #0
 800c7fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	2200      	movs	r2, #0
 800c804:	609a      	str	r2, [r3, #8]
}
 800c806:	bf00      	nop
 800c808:	3724      	adds	r7, #36	; 0x24
 800c80a:	46bd      	mov	sp, r7
 800c80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c810:	4770      	bx	lr
 800c812:	bf00      	nop
 800c814:	58024400 	.word	0x58024400
 800c818:	03d09000 	.word	0x03d09000
 800c81c:	46000000 	.word	0x46000000
 800c820:	4c742400 	.word	0x4c742400
 800c824:	4a742400 	.word	0x4a742400
 800c828:	4c3ebc20 	.word	0x4c3ebc20

0800c82c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800c82c:	b480      	push	{r7}
 800c82e:	b089      	sub	sp, #36	; 0x24
 800c830:	af00      	add	r7, sp, #0
 800c832:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c834:	4ba1      	ldr	r3, [pc, #644]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c836:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c838:	f003 0303 	and.w	r3, r3, #3
 800c83c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800c83e:	4b9f      	ldr	r3, [pc, #636]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c842:	0d1b      	lsrs	r3, r3, #20
 800c844:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c848:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c84a:	4b9c      	ldr	r3, [pc, #624]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c84c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c84e:	0a1b      	lsrs	r3, r3, #8
 800c850:	f003 0301 	and.w	r3, r3, #1
 800c854:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800c856:	4b99      	ldr	r3, [pc, #612]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c85a:	08db      	lsrs	r3, r3, #3
 800c85c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c860:	693a      	ldr	r2, [r7, #16]
 800c862:	fb02 f303 	mul.w	r3, r2, r3
 800c866:	ee07 3a90 	vmov	s15, r3
 800c86a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c86e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c872:	697b      	ldr	r3, [r7, #20]
 800c874:	2b00      	cmp	r3, #0
 800c876:	f000 8111 	beq.w	800ca9c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c87a:	69bb      	ldr	r3, [r7, #24]
 800c87c:	2b02      	cmp	r3, #2
 800c87e:	f000 8083 	beq.w	800c988 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c882:	69bb      	ldr	r3, [r7, #24]
 800c884:	2b02      	cmp	r3, #2
 800c886:	f200 80a1 	bhi.w	800c9cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c88a:	69bb      	ldr	r3, [r7, #24]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d003      	beq.n	800c898 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c890:	69bb      	ldr	r3, [r7, #24]
 800c892:	2b01      	cmp	r3, #1
 800c894:	d056      	beq.n	800c944 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c896:	e099      	b.n	800c9cc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c898:	4b88      	ldr	r3, [pc, #544]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	f003 0320 	and.w	r3, r3, #32
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	d02d      	beq.n	800c900 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800c8a4:	4b85      	ldr	r3, [pc, #532]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8a6:	681b      	ldr	r3, [r3, #0]
 800c8a8:	08db      	lsrs	r3, r3, #3
 800c8aa:	f003 0303 	and.w	r3, r3, #3
 800c8ae:	4a84      	ldr	r2, [pc, #528]	; (800cac0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c8b0:	fa22 f303 	lsr.w	r3, r2, r3
 800c8b4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c8b6:	68bb      	ldr	r3, [r7, #8]
 800c8b8:	ee07 3a90 	vmov	s15, r3
 800c8bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	ee07 3a90 	vmov	s15, r3
 800c8c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c8ce:	4b7b      	ldr	r3, [pc, #492]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c8d6:	ee07 3a90 	vmov	s15, r3
 800c8da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c8de:	ed97 6a03 	vldr	s12, [r7, #12]
 800c8e2:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c8e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c8ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c8ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c8f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c8f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c8fa:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800c8fe:	e087      	b.n	800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c900:	697b      	ldr	r3, [r7, #20]
 800c902:	ee07 3a90 	vmov	s15, r3
 800c906:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c90a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cac8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c90e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c912:	4b6a      	ldr	r3, [pc, #424]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c91a:	ee07 3a90 	vmov	s15, r3
 800c91e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c922:	ed97 6a03 	vldr	s12, [r7, #12]
 800c926:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c92a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c92e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c932:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c936:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c93a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c93e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c942:	e065      	b.n	800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	ee07 3a90 	vmov	s15, r3
 800c94a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c94e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cacc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c952:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c956:	4b59      	ldr	r3, [pc, #356]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c95a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c95e:	ee07 3a90 	vmov	s15, r3
 800c962:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c966:	ed97 6a03 	vldr	s12, [r7, #12]
 800c96a:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c96e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c972:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c976:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c97a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c97e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c982:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c986:	e043      	b.n	800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c988:	697b      	ldr	r3, [r7, #20]
 800c98a:	ee07 3a90 	vmov	s15, r3
 800c98e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c992:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cad0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c996:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c99a:	4b48      	ldr	r3, [pc, #288]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c99c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c99e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9a2:	ee07 3a90 	vmov	s15, r3
 800c9a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9ae:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c9b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9ba:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c9be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800c9ca:	e021      	b.n	800ca10 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	ee07 3a90 	vmov	s15, r3
 800c9d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9d6:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cacc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c9da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9de:	4b37      	ldr	r3, [pc, #220]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9e6:	ee07 3a90 	vmov	s15, r3
 800c9ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9f2:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cac4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c9f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca06:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca0a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ca0e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800ca10:	4b2a      	ldr	r3, [pc, #168]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca14:	0a5b      	lsrs	r3, r3, #9
 800ca16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca1a:	ee07 3a90 	vmov	s15, r3
 800ca1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca22:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca26:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca2a:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca36:	ee17 2a90 	vmov	r2, s15
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800ca3e:	4b1f      	ldr	r3, [pc, #124]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca42:	0c1b      	lsrs	r3, r3, #16
 800ca44:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca48:	ee07 3a90 	vmov	s15, r3
 800ca4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca50:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca54:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca58:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca5c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca64:	ee17 2a90 	vmov	r2, s15
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800ca6c:	4b13      	ldr	r3, [pc, #76]	; (800cabc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca70:	0e1b      	lsrs	r3, r3, #24
 800ca72:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca76:	ee07 3a90 	vmov	s15, r3
 800ca7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca7e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca82:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca86:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca8e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca92:	ee17 2a90 	vmov	r2, s15
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800ca9a:	e008      	b.n	800caae <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	2200      	movs	r2, #0
 800caa0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	2200      	movs	r2, #0
 800caa6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2200      	movs	r2, #0
 800caac:	609a      	str	r2, [r3, #8]
}
 800caae:	bf00      	nop
 800cab0:	3724      	adds	r7, #36	; 0x24
 800cab2:	46bd      	mov	sp, r7
 800cab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab8:	4770      	bx	lr
 800caba:	bf00      	nop
 800cabc:	58024400 	.word	0x58024400
 800cac0:	03d09000 	.word	0x03d09000
 800cac4:	46000000 	.word	0x46000000
 800cac8:	4c742400 	.word	0x4c742400
 800cacc:	4a742400 	.word	0x4a742400
 800cad0:	4c3ebc20 	.word	0x4c3ebc20

0800cad4 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 800cad4:	b480      	push	{r7}
 800cad6:	b089      	sub	sp, #36	; 0x24
 800cad8:	af00      	add	r7, sp, #0
 800cada:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800cadc:	4ba0      	ldr	r3, [pc, #640]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cae0:	f003 0303 	and.w	r3, r3, #3
 800cae4:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 800cae6:	4b9e      	ldr	r3, [pc, #632]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800caea:	091b      	lsrs	r3, r3, #4
 800caec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800caf0:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 800caf2:	4b9b      	ldr	r3, [pc, #620]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800caf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf6:	f003 0301 	and.w	r3, r3, #1
 800cafa:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800cafc:	4b98      	ldr	r3, [pc, #608]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cafe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cb00:	08db      	lsrs	r3, r3, #3
 800cb02:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800cb06:	693a      	ldr	r2, [r7, #16]
 800cb08:	fb02 f303 	mul.w	r3, r2, r3
 800cb0c:	ee07 3a90 	vmov	s15, r3
 800cb10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb14:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 800cb18:	697b      	ldr	r3, [r7, #20]
 800cb1a:	2b00      	cmp	r3, #0
 800cb1c:	f000 8111 	beq.w	800cd42 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 800cb20:	69bb      	ldr	r3, [r7, #24]
 800cb22:	2b02      	cmp	r3, #2
 800cb24:	f000 8083 	beq.w	800cc2e <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 800cb28:	69bb      	ldr	r3, [r7, #24]
 800cb2a:	2b02      	cmp	r3, #2
 800cb2c:	f200 80a1 	bhi.w	800cc72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 800cb30:	69bb      	ldr	r3, [r7, #24]
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	d003      	beq.n	800cb3e <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 800cb36:	69bb      	ldr	r3, [r7, #24]
 800cb38:	2b01      	cmp	r3, #1
 800cb3a:	d056      	beq.n	800cbea <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 800cb3c:	e099      	b.n	800cc72 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cb3e:	4b88      	ldr	r3, [pc, #544]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	f003 0320 	and.w	r3, r3, #32
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	d02d      	beq.n	800cba6 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800cb4a:	4b85      	ldr	r3, [pc, #532]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	08db      	lsrs	r3, r3, #3
 800cb50:	f003 0303 	and.w	r3, r3, #3
 800cb54:	4a83      	ldr	r2, [pc, #524]	; (800cd64 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 800cb56:	fa22 f303 	lsr.w	r3, r2, r3
 800cb5a:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cb5c:	68bb      	ldr	r3, [r7, #8]
 800cb5e:	ee07 3a90 	vmov	s15, r3
 800cb62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb66:	697b      	ldr	r3, [r7, #20]
 800cb68:	ee07 3a90 	vmov	s15, r3
 800cb6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cb70:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cb74:	4b7a      	ldr	r3, [pc, #488]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cb76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb7c:	ee07 3a90 	vmov	s15, r3
 800cb80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cb84:	ed97 6a03 	vldr	s12, [r7, #12]
 800cb88:	eddf 5a77 	vldr	s11, [pc, #476]	; 800cd68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cb8c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cb90:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cb94:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cb98:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cb9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cba0:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800cba4:	e087      	b.n	800ccb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	ee07 3a90 	vmov	s15, r3
 800cbac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbb0:	eddf 6a6e 	vldr	s13, [pc, #440]	; 800cd6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cbb4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbb8:	4b69      	ldr	r3, [pc, #420]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cbbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cbc0:	ee07 3a90 	vmov	s15, r3
 800cbc4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cbc8:	ed97 6a03 	vldr	s12, [r7, #12]
 800cbcc:	eddf 5a66 	vldr	s11, [pc, #408]	; 800cd68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cbd0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cbd4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cbd8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cbdc:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cbe0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cbe4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cbe8:	e065      	b.n	800ccb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cbea:	697b      	ldr	r3, [r7, #20]
 800cbec:	ee07 3a90 	vmov	s15, r3
 800cbf0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cbf4:	eddf 6a5e 	vldr	s13, [pc, #376]	; 800cd70 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 800cbf8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cbfc:	4b58      	ldr	r3, [pc, #352]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cbfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc04:	ee07 3a90 	vmov	s15, r3
 800cc08:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc0c:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc10:	eddf 5a55 	vldr	s11, [pc, #340]	; 800cd68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc14:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc18:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc1c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc24:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc28:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc2c:	e043      	b.n	800ccb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc2e:	697b      	ldr	r3, [r7, #20]
 800cc30:	ee07 3a90 	vmov	s15, r3
 800cc34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc38:	eddf 6a4e 	vldr	s13, [pc, #312]	; 800cd74 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 800cc3c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc40:	4b47      	ldr	r3, [pc, #284]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc48:	ee07 3a90 	vmov	s15, r3
 800cc4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc50:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc54:	eddf 5a44 	vldr	s11, [pc, #272]	; 800cd68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc58:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cc5c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cc60:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cc64:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800cc68:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cc6c:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800cc70:	e021      	b.n	800ccb6 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800cc72:	697b      	ldr	r3, [r7, #20]
 800cc74:	ee07 3a90 	vmov	s15, r3
 800cc78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cc7c:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800cd6c <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 800cc80:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800cc84:	4b36      	ldr	r3, [pc, #216]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cc86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cc8c:	ee07 3a90 	vmov	s15, r3
 800cc90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800cc94:	ed97 6a03 	vldr	s12, [r7, #12]
 800cc98:	eddf 5a33 	vldr	s11, [pc, #204]	; 800cd68 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 800cc9c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800cca0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800cca4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cca8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ccac:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ccb0:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800ccb4:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 800ccb6:	4b2a      	ldr	r3, [pc, #168]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800ccb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccba:	0a5b      	lsrs	r3, r3, #9
 800ccbc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccc0:	ee07 3a90 	vmov	s15, r3
 800ccc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccc8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cccc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ccd0:	edd7 6a07 	vldr	s13, [r7, #28]
 800ccd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ccd8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ccdc:	ee17 2a90 	vmov	r2, s15
 800cce0:	687b      	ldr	r3, [r7, #4]
 800cce2:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 800cce4:	4b1e      	ldr	r3, [pc, #120]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cce8:	0c1b      	lsrs	r3, r3, #16
 800ccea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccee:	ee07 3a90 	vmov	s15, r3
 800ccf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ccf6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ccfa:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ccfe:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd06:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd0a:	ee17 2a90 	vmov	r2, s15
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 800cd12:	4b13      	ldr	r3, [pc, #76]	; (800cd60 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 800cd14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cd16:	0e1b      	lsrs	r3, r3, #24
 800cd18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cd1c:	ee07 3a90 	vmov	s15, r3
 800cd20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800cd24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cd28:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cd2c:	edd7 6a07 	vldr	s13, [r7, #28]
 800cd30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cd34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cd38:	ee17 2a90 	vmov	r2, s15
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800cd40:	e008      	b.n	800cd54 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	2200      	movs	r2, #0
 800cd46:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	2200      	movs	r2, #0
 800cd4c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 800cd4e:	687b      	ldr	r3, [r7, #4]
 800cd50:	2200      	movs	r2, #0
 800cd52:	609a      	str	r2, [r3, #8]
}
 800cd54:	bf00      	nop
 800cd56:	3724      	adds	r7, #36	; 0x24
 800cd58:	46bd      	mov	sp, r7
 800cd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd5e:	4770      	bx	lr
 800cd60:	58024400 	.word	0x58024400
 800cd64:	03d09000 	.word	0x03d09000
 800cd68:	46000000 	.word	0x46000000
 800cd6c:	4c742400 	.word	0x4c742400
 800cd70:	4a742400 	.word	0x4a742400
 800cd74:	4c3ebc20 	.word	0x4c3ebc20

0800cd78 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	b084      	sub	sp, #16
 800cd7c:	af00      	add	r7, sp, #0
 800cd7e:	6078      	str	r0, [r7, #4]
 800cd80:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cd82:	2300      	movs	r3, #0
 800cd84:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cd86:	4b53      	ldr	r3, [pc, #332]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cd88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cd8a:	f003 0303 	and.w	r3, r3, #3
 800cd8e:	2b03      	cmp	r3, #3
 800cd90:	d101      	bne.n	800cd96 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cd92:	2301      	movs	r3, #1
 800cd94:	e099      	b.n	800ceca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cd96:	4b4f      	ldr	r3, [pc, #316]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	4a4e      	ldr	r2, [pc, #312]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cd9c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cda0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cda2:	f7f6 fe7b 	bl	8003a9c <HAL_GetTick>
 800cda6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cda8:	e008      	b.n	800cdbc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800cdaa:	f7f6 fe77 	bl	8003a9c <HAL_GetTick>
 800cdae:	4602      	mov	r2, r0
 800cdb0:	68bb      	ldr	r3, [r7, #8]
 800cdb2:	1ad3      	subs	r3, r2, r3
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d901      	bls.n	800cdbc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cdb8:	2303      	movs	r3, #3
 800cdba:	e086      	b.n	800ceca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cdbc:	4b45      	ldr	r3, [pc, #276]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d1f0      	bne.n	800cdaa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cdc8:	4b42      	ldr	r3, [pc, #264]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cdca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdcc:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	031b      	lsls	r3, r3, #12
 800cdd6:	493f      	ldr	r1, [pc, #252]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	628b      	str	r3, [r1, #40]	; 0x28
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	685b      	ldr	r3, [r3, #4]
 800cde0:	3b01      	subs	r3, #1
 800cde2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	689b      	ldr	r3, [r3, #8]
 800cdea:	3b01      	subs	r3, #1
 800cdec:	025b      	lsls	r3, r3, #9
 800cdee:	b29b      	uxth	r3, r3
 800cdf0:	431a      	orrs	r2, r3
 800cdf2:	687b      	ldr	r3, [r7, #4]
 800cdf4:	68db      	ldr	r3, [r3, #12]
 800cdf6:	3b01      	subs	r3, #1
 800cdf8:	041b      	lsls	r3, r3, #16
 800cdfa:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cdfe:	431a      	orrs	r2, r3
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	691b      	ldr	r3, [r3, #16]
 800ce04:	3b01      	subs	r3, #1
 800ce06:	061b      	lsls	r3, r3, #24
 800ce08:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ce0c:	4931      	ldr	r1, [pc, #196]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800ce12:	4b30      	ldr	r3, [pc, #192]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce16:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	695b      	ldr	r3, [r3, #20]
 800ce1e:	492d      	ldr	r1, [pc, #180]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce20:	4313      	orrs	r3, r2
 800ce22:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800ce24:	4b2b      	ldr	r3, [pc, #172]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce28:	f023 0220 	bic.w	r2, r3, #32
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	699b      	ldr	r3, [r3, #24]
 800ce30:	4928      	ldr	r1, [pc, #160]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce32:	4313      	orrs	r3, r2
 800ce34:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800ce36:	4b27      	ldr	r3, [pc, #156]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce3a:	4a26      	ldr	r2, [pc, #152]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce3c:	f023 0310 	bic.w	r3, r3, #16
 800ce40:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800ce42:	4b24      	ldr	r3, [pc, #144]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce44:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ce46:	4b24      	ldr	r3, [pc, #144]	; (800ced8 <RCCEx_PLL2_Config+0x160>)
 800ce48:	4013      	ands	r3, r2
 800ce4a:	687a      	ldr	r2, [r7, #4]
 800ce4c:	69d2      	ldr	r2, [r2, #28]
 800ce4e:	00d2      	lsls	r2, r2, #3
 800ce50:	4920      	ldr	r1, [pc, #128]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce52:	4313      	orrs	r3, r2
 800ce54:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800ce56:	4b1f      	ldr	r3, [pc, #124]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce5a:	4a1e      	ldr	r2, [pc, #120]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce5c:	f043 0310 	orr.w	r3, r3, #16
 800ce60:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800ce62:	683b      	ldr	r3, [r7, #0]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d106      	bne.n	800ce76 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800ce68:	4b1a      	ldr	r3, [pc, #104]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce6c:	4a19      	ldr	r2, [pc, #100]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ce72:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ce74:	e00f      	b.n	800ce96 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800ce76:	683b      	ldr	r3, [r7, #0]
 800ce78:	2b01      	cmp	r3, #1
 800ce7a:	d106      	bne.n	800ce8a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800ce7c:	4b15      	ldr	r3, [pc, #84]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce80:	4a14      	ldr	r2, [pc, #80]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce82:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ce86:	62d3      	str	r3, [r2, #44]	; 0x2c
 800ce88:	e005      	b.n	800ce96 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800ce8a:	4b12      	ldr	r3, [pc, #72]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ce8e:	4a11      	ldr	r2, [pc, #68]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce90:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ce94:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800ce96:	4b0f      	ldr	r3, [pc, #60]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	4a0e      	ldr	r2, [pc, #56]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800ce9c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cea0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cea2:	f7f6 fdfb 	bl	8003a9c <HAL_GetTick>
 800cea6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cea8:	e008      	b.n	800cebc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800ceaa:	f7f6 fdf7 	bl	8003a9c <HAL_GetTick>
 800ceae:	4602      	mov	r2, r0
 800ceb0:	68bb      	ldr	r3, [r7, #8]
 800ceb2:	1ad3      	subs	r3, r2, r3
 800ceb4:	2b02      	cmp	r3, #2
 800ceb6:	d901      	bls.n	800cebc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ceb8:	2303      	movs	r3, #3
 800ceba:	e006      	b.n	800ceca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cebc:	4b05      	ldr	r3, [pc, #20]	; (800ced4 <RCCEx_PLL2_Config+0x15c>)
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	d0f0      	beq.n	800ceaa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cec8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	3710      	adds	r7, #16
 800cece:	46bd      	mov	sp, r7
 800ced0:	bd80      	pop	{r7, pc}
 800ced2:	bf00      	nop
 800ced4:	58024400 	.word	0x58024400
 800ced8:	ffff0007 	.word	0xffff0007

0800cedc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	b084      	sub	sp, #16
 800cee0:	af00      	add	r7, sp, #0
 800cee2:	6078      	str	r0, [r7, #4]
 800cee4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cee6:	2300      	movs	r3, #0
 800cee8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800ceea:	4b53      	ldr	r3, [pc, #332]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800ceec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ceee:	f003 0303 	and.w	r3, r3, #3
 800cef2:	2b03      	cmp	r3, #3
 800cef4:	d101      	bne.n	800cefa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cef6:	2301      	movs	r3, #1
 800cef8:	e099      	b.n	800d02e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cefa:	4b4f      	ldr	r3, [pc, #316]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a4e      	ldr	r2, [pc, #312]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cf04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf06:	f7f6 fdc9 	bl	8003a9c <HAL_GetTick>
 800cf0a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cf0c:	e008      	b.n	800cf20 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800cf0e:	f7f6 fdc5 	bl	8003a9c <HAL_GetTick>
 800cf12:	4602      	mov	r2, r0
 800cf14:	68bb      	ldr	r3, [r7, #8]
 800cf16:	1ad3      	subs	r3, r2, r3
 800cf18:	2b02      	cmp	r3, #2
 800cf1a:	d901      	bls.n	800cf20 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cf1c:	2303      	movs	r3, #3
 800cf1e:	e086      	b.n	800d02e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800cf20:	4b45      	ldr	r3, [pc, #276]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d1f0      	bne.n	800cf0e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800cf2c:	4b42      	ldr	r3, [pc, #264]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf30:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	051b      	lsls	r3, r3, #20
 800cf3a:	493f      	ldr	r1, [pc, #252]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf3c:	4313      	orrs	r3, r2
 800cf3e:	628b      	str	r3, [r1, #40]	; 0x28
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	685b      	ldr	r3, [r3, #4]
 800cf44:	3b01      	subs	r3, #1
 800cf46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cf4a:	687b      	ldr	r3, [r7, #4]
 800cf4c:	689b      	ldr	r3, [r3, #8]
 800cf4e:	3b01      	subs	r3, #1
 800cf50:	025b      	lsls	r3, r3, #9
 800cf52:	b29b      	uxth	r3, r3
 800cf54:	431a      	orrs	r2, r3
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	68db      	ldr	r3, [r3, #12]
 800cf5a:	3b01      	subs	r3, #1
 800cf5c:	041b      	lsls	r3, r3, #16
 800cf5e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cf62:	431a      	orrs	r2, r3
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	691b      	ldr	r3, [r3, #16]
 800cf68:	3b01      	subs	r3, #1
 800cf6a:	061b      	lsls	r3, r3, #24
 800cf6c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cf70:	4931      	ldr	r1, [pc, #196]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf72:	4313      	orrs	r3, r2
 800cf74:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cf76:	4b30      	ldr	r3, [pc, #192]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf7a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	695b      	ldr	r3, [r3, #20]
 800cf82:	492d      	ldr	r1, [pc, #180]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf84:	4313      	orrs	r3, r2
 800cf86:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cf88:	4b2b      	ldr	r3, [pc, #172]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf8c:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	699b      	ldr	r3, [r3, #24]
 800cf94:	4928      	ldr	r1, [pc, #160]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf96:	4313      	orrs	r3, r2
 800cf98:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cf9a:	4b27      	ldr	r3, [pc, #156]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cf9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cf9e:	4a26      	ldr	r2, [pc, #152]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfa0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cfa4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cfa6:	4b24      	ldr	r3, [pc, #144]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfa8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cfaa:	4b24      	ldr	r3, [pc, #144]	; (800d03c <RCCEx_PLL3_Config+0x160>)
 800cfac:	4013      	ands	r3, r2
 800cfae:	687a      	ldr	r2, [r7, #4]
 800cfb0:	69d2      	ldr	r2, [r2, #28]
 800cfb2:	00d2      	lsls	r2, r2, #3
 800cfb4:	4920      	ldr	r1, [pc, #128]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfb6:	4313      	orrs	r3, r2
 800cfb8:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cfba:	4b1f      	ldr	r3, [pc, #124]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfbe:	4a1e      	ldr	r2, [pc, #120]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cfc4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800cfc6:	683b      	ldr	r3, [r7, #0]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d106      	bne.n	800cfda <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cfcc:	4b1a      	ldr	r3, [pc, #104]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfd0:	4a19      	ldr	r2, [pc, #100]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfd2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cfd6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cfd8:	e00f      	b.n	800cffa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	2b01      	cmp	r3, #1
 800cfde:	d106      	bne.n	800cfee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cfe0:	4b15      	ldr	r3, [pc, #84]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfe2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cfe4:	4a14      	ldr	r2, [pc, #80]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cfe6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cfea:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cfec:	e005      	b.n	800cffa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cfee:	4b12      	ldr	r3, [pc, #72]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cff2:	4a11      	ldr	r2, [pc, #68]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cff4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cff8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cffa:	4b0f      	ldr	r3, [pc, #60]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800cffc:	681b      	ldr	r3, [r3, #0]
 800cffe:	4a0e      	ldr	r2, [pc, #56]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800d000:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d004:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d006:	f7f6 fd49 	bl	8003a9c <HAL_GetTick>
 800d00a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d00c:	e008      	b.n	800d020 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800d00e:	f7f6 fd45 	bl	8003a9c <HAL_GetTick>
 800d012:	4602      	mov	r2, r0
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	1ad3      	subs	r3, r2, r3
 800d018:	2b02      	cmp	r3, #2
 800d01a:	d901      	bls.n	800d020 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800d01c:	2303      	movs	r3, #3
 800d01e:	e006      	b.n	800d02e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800d020:	4b05      	ldr	r3, [pc, #20]	; (800d038 <RCCEx_PLL3_Config+0x15c>)
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d028:	2b00      	cmp	r3, #0
 800d02a:	d0f0      	beq.n	800d00e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800d02c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d02e:	4618      	mov	r0, r3
 800d030:	3710      	adds	r7, #16
 800d032:	46bd      	mov	sp, r7
 800d034:	bd80      	pop	{r7, pc}
 800d036:	bf00      	nop
 800d038:	58024400 	.word	0x58024400
 800d03c:	ffff0007 	.word	0xffff0007

0800d040 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d040:	b580      	push	{r7, lr}
 800d042:	b08a      	sub	sp, #40	; 0x28
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
  uint32_t speedgrade;
  uint32_t unitsize;
  uint32_t tickstart;

  /* Check the SD handle allocation */
  if (hsd == NULL)
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d101      	bne.n	800d052 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d04e:	2301      	movs	r3, #1
 800d050:	e075      	b.n	800d13e <HAL_SD_Init+0xfe>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if (hsd->State == HAL_SD_STATE_RESET)
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d058:	b2db      	uxtb	r3, r3
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d105      	bne.n	800d06a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	2200      	movs	r2, #0
 800d062:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d064:	6878      	ldr	r0, [r7, #4]
 800d066:	f7f5 fe59 	bl	8002d1c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_PROGRAMMING;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2204      	movs	r2, #4
 800d06e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d072:	6878      	ldr	r0, [r7, #4]
 800d074:	f000 f868 	bl	800d148 <HAL_SD_InitCard>
 800d078:	4603      	mov	r3, r0
 800d07a:	2b00      	cmp	r3, #0
 800d07c:	d001      	beq.n	800d082 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d07e:	2301      	movs	r3, #1
 800d080:	e05d      	b.n	800d13e <HAL_SD_Init+0xfe>
  }

  if (HAL_SD_GetCardStatus(hsd, &CardStatus) != HAL_OK)
 800d082:	f107 0308 	add.w	r3, r7, #8
 800d086:	4619      	mov	r1, r3
 800d088:	6878      	ldr	r0, [r7, #4]
 800d08a:	f000 fdaf 	bl	800dbec <HAL_SD_GetCardStatus>
 800d08e:	4603      	mov	r3, r0
 800d090:	2b00      	cmp	r3, #0
 800d092:	d001      	beq.n	800d098 <HAL_SD_Init+0x58>
  {
    return HAL_ERROR;
 800d094:	2301      	movs	r3, #1
 800d096:	e052      	b.n	800d13e <HAL_SD_Init+0xfe>
  }
  /* Get Initial Card Speed from Card Status*/
  speedgrade = CardStatus.UhsSpeedGrade;
 800d098:	7e3b      	ldrb	r3, [r7, #24]
 800d09a:	b2db      	uxtb	r3, r3
 800d09c:	627b      	str	r3, [r7, #36]	; 0x24
  unitsize = CardStatus.UhsAllocationUnitSize;
 800d09e:	7e7b      	ldrb	r3, [r7, #25]
 800d0a0:	b2db      	uxtb	r3, r3
 800d0a2:	623b      	str	r3, [r7, #32]
  if ((hsd->SdCard.CardType == CARD_SDHC_SDXC) && ((speedgrade != 0U) || (unitsize != 0U)))
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d10a      	bne.n	800d0c2 <HAL_SD_Init+0x82>
 800d0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d102      	bne.n	800d0b8 <HAL_SD_Init+0x78>
 800d0b2:	6a3b      	ldr	r3, [r7, #32]
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d004      	beq.n	800d0c2 <HAL_SD_Init+0x82>
  {
    hsd->SdCard.CardSpeed = CARD_ULTRA_HIGH_SPEED;
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d0be:	659a      	str	r2, [r3, #88]	; 0x58
 800d0c0:	e00b      	b.n	800d0da <HAL_SD_Init+0x9a>
  }
  else
  {
    if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d0c6:	2b01      	cmp	r3, #1
 800d0c8:	d104      	bne.n	800d0d4 <HAL_SD_Init+0x94>
    {
      hsd->SdCard.CardSpeed  = CARD_HIGH_SPEED;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d0d0:	659a      	str	r2, [r3, #88]	; 0x58
 800d0d2:	e002      	b.n	800d0da <HAL_SD_Init+0x9a>
    }
    else
    {
      hsd->SdCard.CardSpeed  = CARD_NORMAL_SPEED;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	2200      	movs	r2, #0
 800d0d8:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }
  /* Configure the bus wide */
  if (HAL_SD_ConfigWideBusOperation(hsd, hsd->Init.BusWide) != HAL_OK)
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	68db      	ldr	r3, [r3, #12]
 800d0de:	4619      	mov	r1, r3
 800d0e0:	6878      	ldr	r0, [r7, #4]
 800d0e2:	f000 fe6d 	bl	800ddc0 <HAL_SD_ConfigWideBusOperation>
 800d0e6:	4603      	mov	r3, r0
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d001      	beq.n	800d0f0 <HAL_SD_Init+0xb0>
  {
    return HAL_ERROR;
 800d0ec:	2301      	movs	r3, #1
 800d0ee:	e026      	b.n	800d13e <HAL_SD_Init+0xfe>
  }

  /* Verify that SD card is ready to use after Initialization */
  tickstart = HAL_GetTick();
 800d0f0:	f7f6 fcd4 	bl	8003a9c <HAL_GetTick>
 800d0f4:	61f8      	str	r0, [r7, #28]
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d0f6:	e011      	b.n	800d11c <HAL_SD_Init+0xdc>
  {
    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800d0f8:	f7f6 fcd0 	bl	8003a9c <HAL_GetTick>
 800d0fc:	4602      	mov	r2, r0
 800d0fe:	69fb      	ldr	r3, [r7, #28]
 800d100:	1ad3      	subs	r3, r2, r3
 800d102:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d106:	d109      	bne.n	800d11c <HAL_SD_Init+0xdc>
    {
      hsd->ErrorCode = HAL_SD_ERROR_TIMEOUT;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800d10e:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	2201      	movs	r2, #1
 800d114:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 800d118:	2303      	movs	r3, #3
 800d11a:	e010      	b.n	800d13e <HAL_SD_Init+0xfe>
  while ((HAL_SD_GetCardState(hsd) != HAL_SD_CARD_TRANSFER))
 800d11c:	6878      	ldr	r0, [r7, #4]
 800d11e:	f000 ff61 	bl	800dfe4 <HAL_SD_GetCardState>
 800d122:	4603      	mov	r3, r0
 800d124:	2b04      	cmp	r3, #4
 800d126:	d1e7      	bne.n	800d0f8 <HAL_SD_Init+0xb8>
    }
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	2200      	movs	r2, #0
 800d12c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	2200      	movs	r2, #0
 800d132:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	2201      	movs	r2, #1
 800d138:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 800d13c:	2300      	movs	r3, #0
}
 800d13e:	4618      	mov	r0, r3
 800d140:	3728      	adds	r7, #40	; 0x28
 800d142:	46bd      	mov	sp, r7
 800d144:	bd80      	pop	{r7, pc}
	...

0800d148 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d148:	b590      	push	{r4, r7, lr}
 800d14a:	b08d      	sub	sp, #52	; 0x34
 800d14c:	af02      	add	r7, sp, #8
 800d14e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d150:	2300      	movs	r3, #0
 800d152:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d154:	2300      	movs	r3, #0
 800d156:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d158:	2300      	movs	r3, #0
 800d15a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d15c:	2300      	movs	r3, #0
 800d15e:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800d160:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800d164:	f04f 0100 	mov.w	r1, #0
 800d168:	f7fe fd24 	bl	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq>
 800d16c:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 800d16e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d170:	2b00      	cmp	r3, #0
 800d172:	d109      	bne.n	800d188 <HAL_SD_InitCard+0x40>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	2201      	movs	r2, #1
 800d178:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 800d17c:	687b      	ldr	r3, [r7, #4]
 800d17e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800d182:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d184:	2301      	movs	r3, #1
 800d186:	e070      	b.n	800d26a <HAL_SD_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * SD_INIT_FREQ);
 800d188:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d18a:	0a1b      	lsrs	r3, r3, #8
 800d18c:	4a39      	ldr	r2, [pc, #228]	; (800d274 <HAL_SD_InitCard+0x12c>)
 800d18e:	fba2 2303 	umull	r2, r3, r2, r3
 800d192:	091b      	lsrs	r3, r3, #4
 800d194:	61fb      	str	r3, [r7, #28]
  /* Set Transceiver polarity */
  hsd->Instance->POWER |= SDMMC_POWER_DIRPOL;
#endif /* USE_SD_TRANSCEIVER  */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hsd->Instance, Init);
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	681c      	ldr	r4, [r3, #0]
 800d19a:	466a      	mov	r2, sp
 800d19c:	f107 0318 	add.w	r3, r7, #24
 800d1a0:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d1a4:	e882 0003 	stmia.w	r2, {r0, r1}
 800d1a8:	f107 030c 	add.w	r3, r7, #12
 800d1ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	f004 fec4 	bl	8011f3c <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f004 ff07 	bl	8011fcc <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the SD initialization sequence */
  if (Init.ClockDiv != 0U)
 800d1be:	69fb      	ldr	r3, [r7, #28]
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d005      	beq.n	800d1d0 <HAL_SD_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 800d1c4:	69fb      	ldr	r3, [r7, #28]
 800d1c6:	005b      	lsls	r3, r3, #1
 800d1c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d1ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1ce:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 800d1d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d007      	beq.n	800d1e6 <HAL_SD_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 800d1d6:	4a28      	ldr	r2, [pc, #160]	; (800d278 <HAL_SD_InitCard+0x130>)
 800d1d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1da:	fbb2 f3f3 	udiv	r3, r2, r3
 800d1de:	3301      	adds	r3, #1
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	f7f6 fc67 	bl	8003ab4 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d1e6:	6878      	ldr	r0, [r7, #4]
 800d1e8:	f000 ffea 	bl	800e1c0 <SD_PowerON>
 800d1ec:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d1ee:	6a3b      	ldr	r3, [r7, #32]
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d00b      	beq.n	800d20c <HAL_SD_InitCard+0xc4>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2201      	movs	r2, #1
 800d1f8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d200:	6a3b      	ldr	r3, [r7, #32]
 800d202:	431a      	orrs	r2, r3
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d208:	2301      	movs	r3, #1
 800d20a:	e02e      	b.n	800d26a <HAL_SD_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d20c:	6878      	ldr	r0, [r7, #4]
 800d20e:	f000 ff09 	bl	800e024 <SD_InitCard>
 800d212:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d214:	6a3b      	ldr	r3, [r7, #32]
 800d216:	2b00      	cmp	r3, #0
 800d218:	d00b      	beq.n	800d232 <HAL_SD_InitCard+0xea>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	2201      	movs	r2, #1
 800d21e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hsd->ErrorCode |= errorstate;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d226:	6a3b      	ldr	r3, [r7, #32]
 800d228:	431a      	orrs	r2, r3
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d22e:	2301      	movs	r3, #1
 800d230:	e01b      	b.n	800d26a <HAL_SD_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d23a:	4618      	mov	r0, r3
 800d23c:	f004 ff5c 	bl	80120f8 <SDMMC_CmdBlockLength>
 800d240:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800d242:	6a3b      	ldr	r3, [r7, #32]
 800d244:	2b00      	cmp	r3, #0
 800d246:	d00f      	beq.n	800d268 <HAL_SD_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	4a0b      	ldr	r2, [pc, #44]	; (800d27c <HAL_SD_InitCard+0x134>)
 800d24e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d254:	6a3b      	ldr	r3, [r7, #32]
 800d256:	431a      	orrs	r2, r3
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	2201      	movs	r2, #1
 800d260:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800d264:	2301      	movs	r3, #1
 800d266:	e000      	b.n	800d26a <HAL_SD_InitCard+0x122>
  }

  return HAL_OK;
 800d268:	2300      	movs	r3, #0
}
 800d26a:	4618      	mov	r0, r3
 800d26c:	372c      	adds	r7, #44	; 0x2c
 800d26e:	46bd      	mov	sp, r7
 800d270:	bd90      	pop	{r4, r7, pc}
 800d272:	bf00      	nop
 800d274:	014f8b59 	.word	0x014f8b59
 800d278:	00012110 	.word	0x00012110
 800d27c:	1fe00fff 	.word	0x1fe00fff

0800d280 <HAL_SD_ReadBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd,
                                        uint32_t NumberOfBlocks)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	b08c      	sub	sp, #48	; 0x30
 800d284:	af00      	add	r7, sp, #0
 800d286:	60f8      	str	r0, [r7, #12]
 800d288:	60b9      	str	r1, [r7, #8]
 800d28a:	607a      	str	r2, [r7, #4]
 800d28c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d292:	68bb      	ldr	r3, [r7, #8]
 800d294:	2b00      	cmp	r3, #0
 800d296:	d107      	bne.n	800d2a8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d29c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	e08d      	b.n	800d3c4 <HAL_SD_ReadBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d2ae:	b2db      	uxtb	r3, r3
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	f040 8086 	bne.w	800d3c2 <HAL_SD_ReadBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	2200      	movs	r2, #0
 800d2ba:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d2bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2be:	683b      	ldr	r3, [r7, #0]
 800d2c0:	441a      	add	r2, r3
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d2c6:	429a      	cmp	r2, r3
 800d2c8:	d907      	bls.n	800d2da <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2ce:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	e074      	b.n	800d3c4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	2203      	movs	r2, #3
 800d2de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	2200      	movs	r2, #0
 800d2e8:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pRxBuffPtr = pData;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	68ba      	ldr	r2, [r7, #8]
 800d2ee:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d2f0:	683b      	ldr	r3, [r7, #0]
 800d2f2:	025a      	lsls	r2, r3, #9
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	629a      	str	r2, [r3, #40]	; 0x28

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2fc:	2b01      	cmp	r3, #1
 800d2fe:	d002      	beq.n	800d306 <HAL_SD_ReadBlocks_DMA+0x86>
    {
      add *= 512U;
 800d300:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d302:	025b      	lsls	r3, r3, #9
 800d304:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d306:	f04f 33ff 	mov.w	r3, #4294967295
 800d30a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d30c:	683b      	ldr	r3, [r7, #0]
 800d30e:	025b      	lsls	r3, r3, #9
 800d310:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d312:	2390      	movs	r3, #144	; 0x90
 800d314:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800d316:	2302      	movs	r3, #2
 800d318:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d31a:	2300      	movs	r3, #0
 800d31c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d31e:	2300      	movs	r3, #0
 800d320:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	f107 0210 	add.w	r2, r7, #16
 800d32a:	4611      	mov	r1, r2
 800d32c:	4618      	mov	r0, r3
 800d32e:	f004 feb7 	bl	80120a0 <SDMMC_ConfigData>

    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	68da      	ldr	r2, [r3, #12]
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d340:	60da      	str	r2, [r3, #12]
    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	68ba      	ldr	r2, [r7, #8]
 800d348:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	681b      	ldr	r3, [r3, #0]
 800d34e:	2201      	movs	r2, #1
 800d350:	651a      	str	r2, [r3, #80]	; 0x50

    /* Read Blocks in DMA mode */
    if (NumberOfBlocks > 1U)
 800d352:	683b      	ldr	r3, [r7, #0]
 800d354:	2b01      	cmp	r3, #1
 800d356:	d90a      	bls.n	800d36e <HAL_SD_ReadBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	2282      	movs	r2, #130	; 0x82
 800d35c:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	681b      	ldr	r3, [r3, #0]
 800d362:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d364:	4618      	mov	r0, r3
 800d366:	f004 ff0d 	bl	8012184 <SDMMC_CmdReadMultiBlock>
 800d36a:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d36c:	e009      	b.n	800d382 <HAL_SD_ReadBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d36e:	68fb      	ldr	r3, [r7, #12]
 800d370:	2281      	movs	r2, #129	; 0x81
 800d372:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800d374:	68fb      	ldr	r3, [r7, #12]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d37a:	4618      	mov	r0, r3
 800d37c:	f004 fedf 	bl	801213e <SDMMC_CmdReadSingleBlock>
 800d380:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d382:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d384:	2b00      	cmp	r3, #0
 800d386:	d012      	beq.n	800d3ae <HAL_SD_ReadBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	4a0f      	ldr	r2, [pc, #60]	; (800d3cc <HAL_SD_ReadBlocks_DMA+0x14c>)
 800d38e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d396:	431a      	orrs	r2, r3
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	2201      	movs	r2, #1
 800d3a0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	e00a      	b.n	800d3c4 <HAL_SD_ReadBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f442 7295 	orr.w	r2, r2, #298	; 0x12a
 800d3bc:	63da      	str	r2, [r3, #60]	; 0x3c


    return HAL_OK;
 800d3be:	2300      	movs	r3, #0
 800d3c0:	e000      	b.n	800d3c4 <HAL_SD_ReadBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d3c2:	2302      	movs	r3, #2
  }
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3730      	adds	r7, #48	; 0x30
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}
 800d3cc:	1fe00fff 	.word	0x1fe00fff

0800d3d0 <HAL_SD_WriteBlocks_DMA>:
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, const uint8_t *pData, uint32_t BlockAdd,
                                         uint32_t NumberOfBlocks)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b08c      	sub	sp, #48	; 0x30
 800d3d4:	af00      	add	r7, sp, #0
 800d3d6:	60f8      	str	r0, [r7, #12]
 800d3d8:	60b9      	str	r1, [r7, #8]
 800d3da:	607a      	str	r2, [r7, #4]
 800d3dc:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	62bb      	str	r3, [r7, #40]	; 0x28

  if (NULL == pData)
 800d3e2:	68bb      	ldr	r3, [r7, #8]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	d107      	bne.n	800d3f8 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d3ec:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800d3f0:	68fb      	ldr	r3, [r7, #12]
 800d3f2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e08d      	b.n	800d514 <HAL_SD_WriteBlocks_DMA+0x144>
  }

  if (hsd->State == HAL_SD_STATE_READY)
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d3fe:	b2db      	uxtb	r3, r3
 800d400:	2b01      	cmp	r3, #1
 800d402:	f040 8086 	bne.w	800d512 <HAL_SD_WriteBlocks_DMA+0x142>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	2200      	movs	r2, #0
 800d40a:	635a      	str	r2, [r3, #52]	; 0x34

    if ((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800d40c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	441a      	add	r2, r3
 800d412:	68fb      	ldr	r3, [r7, #12]
 800d414:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d416:	429a      	cmp	r2, r3
 800d418:	d907      	bls.n	800d42a <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d41e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	635a      	str	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800d426:	2301      	movs	r3, #1
 800d428:	e074      	b.n	800d514 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2203      	movs	r2, #3
 800d42e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	2200      	movs	r2, #0
 800d438:	62da      	str	r2, [r3, #44]	; 0x2c

    hsd->pTxBuffPtr = pData;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	68ba      	ldr	r2, [r7, #8]
 800d43e:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize = BLOCKSIZE * NumberOfBlocks;
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	025a      	lsls	r2, r3, #9
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	621a      	str	r2, [r3, #32]

    if (hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d44c:	2b01      	cmp	r3, #1
 800d44e:	d002      	beq.n	800d456 <HAL_SD_WriteBlocks_DMA+0x86>
    {
      add *= 512U;
 800d450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d452:	025b      	lsls	r3, r3, #9
 800d454:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800d456:	f04f 33ff 	mov.w	r3, #4294967295
 800d45a:	613b      	str	r3, [r7, #16]
    config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	025b      	lsls	r3, r3, #9
 800d460:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800d462:	2390      	movs	r3, #144	; 0x90
 800d464:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800d466:	2300      	movs	r3, #0
 800d468:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800d46a:	2300      	movs	r3, #0
 800d46c:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 800d46e:	2300      	movs	r3, #0
 800d470:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	f107 0210 	add.w	r2, r7, #16
 800d47a:	4611      	mov	r1, r2
 800d47c:	4618      	mov	r0, r3
 800d47e:	f004 fe0f 	bl	80120a0 <SDMMC_ConfigData>


    __SDMMC_CMDTRANS_ENABLE(hsd->Instance);
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	68da      	ldr	r2, [r3, #12]
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	681b      	ldr	r3, [r3, #0]
 800d48c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d490:	60da      	str	r2, [r3, #12]

    hsd->Instance->IDMABASE0 = (uint32_t) pData ;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	68ba      	ldr	r2, [r7, #8]
 800d498:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->Instance->IDMACTRL  = SDMMC_ENABLE_IDMA_SINGLE_BUFF;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	681b      	ldr	r3, [r3, #0]
 800d49e:	2201      	movs	r2, #1
 800d4a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 800d4a2:	683b      	ldr	r3, [r7, #0]
 800d4a4:	2b01      	cmp	r3, #1
 800d4a6:	d90a      	bls.n	800d4be <HAL_SD_WriteBlocks_DMA+0xee>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800d4a8:	68fb      	ldr	r3, [r7, #12]
 800d4aa:	22a0      	movs	r2, #160	; 0xa0
 800d4ac:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	681b      	ldr	r3, [r3, #0]
 800d4b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d4b4:	4618      	mov	r0, r3
 800d4b6:	f004 feab 	bl	8012210 <SDMMC_CmdWriteMultiBlock>
 800d4ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 800d4bc:	e009      	b.n	800d4d2 <HAL_SD_WriteBlocks_DMA+0x102>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	2290      	movs	r2, #144	; 0x90
 800d4c2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800d4c4:	68fb      	ldr	r3, [r7, #12]
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	f004 fe7d 	bl	80121ca <SDMMC_CmdWriteSingleBlock>
 800d4d0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if (errorstate != HAL_SD_ERROR_NONE)
 800d4d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4d4:	2b00      	cmp	r3, #0
 800d4d6:	d012      	beq.n	800d4fe <HAL_SD_WriteBlocks_DMA+0x12e>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	4a0f      	ldr	r2, [pc, #60]	; (800d51c <HAL_SD_WriteBlocks_DMA+0x14c>)
 800d4de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d4e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d4e6:	431a      	orrs	r2, r3
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	635a      	str	r2, [r3, #52]	; 0x34
      hsd->State = HAL_SD_STATE_READY;
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	2201      	movs	r2, #1
 800d4f0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	2200      	movs	r2, #0
 800d4f8:	62da      	str	r2, [r3, #44]	; 0x2c
      return HAL_ERROR;
 800d4fa:	2301      	movs	r3, #1
 800d4fc:	e00a      	b.n	800d514 <HAL_SD_WriteBlocks_DMA+0x144>
    }

    /* Enable transfer interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR | SDMMC_IT_DATAEND));
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	681b      	ldr	r3, [r3, #0]
 800d508:	f442 728d 	orr.w	r2, r2, #282	; 0x11a
 800d50c:	63da      	str	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800d50e:	2300      	movs	r3, #0
 800d510:	e000      	b.n	800d514 <HAL_SD_WriteBlocks_DMA+0x144>
  }
  else
  {
    return HAL_BUSY;
 800d512:	2302      	movs	r3, #2
  }
}
 800d514:	4618      	mov	r0, r3
 800d516:	3730      	adds	r7, #48	; 0x30
 800d518:	46bd      	mov	sp, r7
 800d51a:	bd80      	pop	{r7, pc}
 800d51c:	1fe00fff 	.word	0x1fe00fff

0800d520 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b084      	sub	sp, #16
 800d524:	af00      	add	r7, sp, #0
 800d526:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800d528:	687b      	ldr	r3, [r7, #4]
 800d52a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d52c:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	681b      	ldr	r3, [r3, #0]
 800d532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d534:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d008      	beq.n	800d54e <HAL_SD_IRQHandler+0x2e>
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	f003 0308 	and.w	r3, r3, #8
 800d542:	2b00      	cmp	r3, #0
 800d544:	d003      	beq.n	800d54e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f001 f926 	bl	800e798 <SD_Read_IT>
 800d54c:	e19a      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
  }

  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 800d54e:	687b      	ldr	r3, [r7, #4]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d554:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d558:	2b00      	cmp	r3, #0
 800d55a:	f000 80ac 	beq.w	800d6b6 <HAL_SD_IRQHandler+0x196>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 800d55e:	687b      	ldr	r3, [r7, #4]
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	f44f 7280 	mov.w	r2, #256	; 0x100
 800d566:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	4b59      	ldr	r3, [pc, #356]	; (800d6d8 <HAL_SD_IRQHandler+0x1b8>)
 800d574:	400b      	ands	r3, r1
 800d576:	63d3      	str	r3, [r2, #60]	; 0x3c
                        SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE | \
                        SDMMC_IT_RXFIFOHF);

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	681b      	ldr	r3, [r3, #0]
 800d57c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	681b      	ldr	r3, [r3, #0]
 800d582:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d586:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	68da      	ldr	r2, [r3, #12]
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d596:	60da      	str	r2, [r3, #12]

    if ((context & SD_CONTEXT_IT) != 0U)
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	f003 0308 	and.w	r3, r3, #8
 800d59e:	2b00      	cmp	r3, #0
 800d5a0:	d038      	beq.n	800d614 <HAL_SD_IRQHandler+0xf4>
    {
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f003 0302 	and.w	r3, r3, #2
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d104      	bne.n	800d5b6 <HAL_SD_IRQHandler+0x96>
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	f003 0320 	and.w	r3, r3, #32
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d011      	beq.n	800d5da <HAL_SD_IRQHandler+0xba>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	f004 fe4c 	bl	8012258 <SDMMC_CmdStopTransfer>
 800d5c0:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d5c2:	68bb      	ldr	r3, [r7, #8]
 800d5c4:	2b00      	cmp	r3, #0
 800d5c6:	d008      	beq.n	800d5da <HAL_SD_IRQHandler+0xba>
        {
          hsd->ErrorCode |= errorstate;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d5cc:	68bb      	ldr	r3, [r7, #8]
 800d5ce:	431a      	orrs	r2, r3
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	635a      	str	r2, [r3, #52]	; 0x34
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f000 f95b 	bl	800d890 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4a3f      	ldr	r2, [pc, #252]	; (800d6dc <HAL_SD_IRQHandler+0x1bc>)
 800d5e0:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	2201      	movs	r2, #1
 800d5e6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d5f0:	68fb      	ldr	r3, [r7, #12]
 800d5f2:	f003 0301 	and.w	r3, r3, #1
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d104      	bne.n	800d604 <HAL_SD_IRQHandler+0xe4>
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	f003 0302 	and.w	r3, r3, #2
 800d600:	2b00      	cmp	r3, #0
 800d602:	d003      	beq.n	800d60c <HAL_SD_IRQHandler+0xec>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800d604:	6878      	ldr	r0, [r7, #4]
 800d606:	f006 fe4d 	bl	80142a4 <HAL_SD_RxCpltCallback>
 800d60a:	e13b      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800d60c:	6878      	ldr	r0, [r7, #4]
 800d60e:	f006 fe3f 	bl	8014290 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800d612:	e137      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d614:	68fb      	ldr	r3, [r7, #12]
 800d616:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	f000 8132 	beq.w	800d884 <HAL_SD_IRQHandler+0x364>
      hsd->Instance->DLEN = 0;
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	2200      	movs	r2, #0
 800d626:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	2200      	movs	r2, #0
 800d62e:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	2200      	movs	r2, #0
 800d636:	651a      	str	r2, [r3, #80]	; 0x50
      if (((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d638:	68fb      	ldr	r3, [r7, #12]
 800d63a:	f003 0302 	and.w	r3, r3, #2
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d104      	bne.n	800d64c <HAL_SD_IRQHandler+0x12c>
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	f003 0320 	and.w	r3, r3, #32
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d011      	beq.n	800d670 <HAL_SD_IRQHandler+0x150>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	4618      	mov	r0, r3
 800d652:	f004 fe01 	bl	8012258 <SDMMC_CmdStopTransfer>
 800d656:	60b8      	str	r0, [r7, #8]
        if (errorstate != HAL_SD_ERROR_NONE)
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	2b00      	cmp	r3, #0
 800d65c:	d008      	beq.n	800d670 <HAL_SD_IRQHandler+0x150>
          hsd->ErrorCode |= errorstate;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d662:	68bb      	ldr	r3, [r7, #8]
 800d664:	431a      	orrs	r2, r3
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	635a      	str	r2, [r3, #52]	; 0x34
          HAL_SD_ErrorCallback(hsd);
 800d66a:	6878      	ldr	r0, [r7, #4]
 800d66c:	f000 f910 	bl	800d890 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2201      	movs	r2, #1
 800d674:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	2200      	movs	r2, #0
 800d67c:	62da      	str	r2, [r3, #44]	; 0x2c
      if (((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	f003 0310 	and.w	r3, r3, #16
 800d684:	2b00      	cmp	r3, #0
 800d686:	d104      	bne.n	800d692 <HAL_SD_IRQHandler+0x172>
 800d688:	68fb      	ldr	r3, [r7, #12]
 800d68a:	f003 0320 	and.w	r3, r3, #32
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d002      	beq.n	800d698 <HAL_SD_IRQHandler+0x178>
        HAL_SD_TxCpltCallback(hsd);
 800d692:	6878      	ldr	r0, [r7, #4]
 800d694:	f006 fdfc 	bl	8014290 <HAL_SD_TxCpltCallback>
      if (((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f003 0301 	and.w	r3, r3, #1
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d105      	bne.n	800d6ae <HAL_SD_IRQHandler+0x18e>
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	f003 0302 	and.w	r3, r3, #2
 800d6a8:	2b00      	cmp	r3, #0
 800d6aa:	f000 80eb 	beq.w	800d884 <HAL_SD_IRQHandler+0x364>
        HAL_SD_RxCpltCallback(hsd);
 800d6ae:	6878      	ldr	r0, [r7, #4]
 800d6b0:	f006 fdf8 	bl	80142a4 <HAL_SD_RxCpltCallback>
}
 800d6b4:	e0e6      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
  else if ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00d      	beq.n	800d6e0 <HAL_SD_IRQHandler+0x1c0>
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	f003 0308 	and.w	r3, r3, #8
 800d6ca:	2b00      	cmp	r3, #0
 800d6cc:	d008      	beq.n	800d6e0 <HAL_SD_IRQHandler+0x1c0>
    SD_Write_IT(hsd);
 800d6ce:	6878      	ldr	r0, [r7, #4]
 800d6d0:	f001 f8a8 	bl	800e824 <SD_Write_IT>
 800d6d4:	e0d6      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
 800d6d6:	bf00      	nop
 800d6d8:	ffff3ec5 	.word	0xffff3ec5
 800d6dc:	18000f3a 	.word	0x18000f3a
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR |
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6e6:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 800d6ea:	2b00      	cmp	r3, #0
 800d6ec:	f000 809d 	beq.w	800d82a <HAL_SD_IRQHandler+0x30a>
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d6f6:	f003 0302 	and.w	r3, r3, #2
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d005      	beq.n	800d70a <HAL_SD_IRQHandler+0x1ea>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d702:	f043 0202 	orr.w	r2, r3, #2
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d710:	f003 0308 	and.w	r3, r3, #8
 800d714:	2b00      	cmp	r3, #0
 800d716:	d005      	beq.n	800d724 <HAL_SD_IRQHandler+0x204>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d71c:	f043 0208 	orr.w	r2, r3, #8
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	681b      	ldr	r3, [r3, #0]
 800d728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d72a:	f003 0320 	and.w	r3, r3, #32
 800d72e:	2b00      	cmp	r3, #0
 800d730:	d005      	beq.n	800d73e <HAL_SD_IRQHandler+0x21e>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d736:	f043 0220 	orr.w	r2, r3, #32
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	635a      	str	r2, [r3, #52]	; 0x34
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	681b      	ldr	r3, [r3, #0]
 800d742:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d744:	f003 0310 	and.w	r3, r3, #16
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d005      	beq.n	800d758 <HAL_SD_IRQHandler+0x238>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d750:	f043 0210 	orr.w	r2, r3, #16
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	4a4b      	ldr	r2, [pc, #300]	; (800d88c <HAL_SD_IRQHandler+0x36c>)
 800d75e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | \
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800d76e:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE(hsd->Instance);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	681b      	ldr	r3, [r3, #0]
 800d774:	68da      	ldr	r2, [r3, #12]
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d77e:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d78e:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	68da      	ldr	r2, [r3, #12]
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d79e:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800d7a0:	687b      	ldr	r3, [r7, #4]
 800d7a2:	681b      	ldr	r3, [r3, #0]
 800d7a4:	4618      	mov	r0, r3
 800d7a6:	f004 fd57 	bl	8012258 <SDMMC_CmdStopTransfer>
 800d7aa:	4602      	mov	r2, r0
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7b0:	431a      	orrs	r2, r3
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	68da      	ldr	r2, [r3, #12]
 800d7bc:	687b      	ldr	r3, [r7, #4]
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d7c4:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	681b      	ldr	r3, [r3, #0]
 800d7ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d7ce:	639a      	str	r2, [r3, #56]	; 0x38
    if ((context & SD_CONTEXT_IT) != 0U)
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	f003 0308 	and.w	r3, r3, #8
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d00a      	beq.n	800d7f0 <HAL_SD_IRQHandler+0x2d0>
      hsd->State = HAL_SD_STATE_READY;
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	2201      	movs	r2, #1
 800d7de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      hsd->Context = SD_CONTEXT_NONE;
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	2200      	movs	r2, #0
 800d7e6:	62da      	str	r2, [r3, #44]	; 0x2c
      HAL_SD_ErrorCallback(hsd);
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f000 f851 	bl	800d890 <HAL_SD_ErrorCallback>
}
 800d7ee:	e049      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
    else if ((context & SD_CONTEXT_DMA) != 0U)
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d044      	beq.n	800d884 <HAL_SD_IRQHandler+0x364>
      if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	d040      	beq.n	800d884 <HAL_SD_IRQHandler+0x364>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800d810:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800d812:	687b      	ldr	r3, [r7, #4]
 800d814:	681b      	ldr	r3, [r3, #0]
 800d816:	2200      	movs	r2, #0
 800d818:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	2201      	movs	r2, #1
 800d81e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        HAL_SD_ErrorCallback(hsd);
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f000 f834 	bl	800d890 <HAL_SD_ErrorCallback>
}
 800d828:	e02c      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d830:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d834:	2b00      	cmp	r3, #0
 800d836:	d025      	beq.n	800d884 <HAL_SD_IRQHandler+0x364>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d840:	639a      	str	r2, [r3, #56]	; 0x38
    if (READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	681b      	ldr	r3, [r3, #0]
 800d846:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d848:	f003 0304 	and.w	r3, r3, #4
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d10c      	bne.n	800d86a <HAL_SD_IRQHandler+0x34a>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	f003 0320 	and.w	r3, r3, #32
 800d856:	2b00      	cmp	r3, #0
 800d858:	d003      	beq.n	800d862 <HAL_SD_IRQHandler+0x342>
        HAL_SDEx_Write_DMADoubleBuf1CpltCallback(hsd);
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f001 f84a 	bl	800e8f4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>
}
 800d860:	e010      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf1CpltCallback(hsd);
 800d862:	6878      	ldr	r0, [r7, #4]
 800d864:	f001 f832 	bl	800e8cc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>
}
 800d868:	e00c      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
      if ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	f003 0320 	and.w	r3, r3, #32
 800d870:	2b00      	cmp	r3, #0
 800d872:	d003      	beq.n	800d87c <HAL_SD_IRQHandler+0x35c>
        HAL_SDEx_Write_DMADoubleBuf0CpltCallback(hsd);
 800d874:	6878      	ldr	r0, [r7, #4]
 800d876:	f001 f833 	bl	800e8e0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>
}
 800d87a:	e003      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
        HAL_SDEx_Read_DMADoubleBuf0CpltCallback(hsd);
 800d87c:	6878      	ldr	r0, [r7, #4]
 800d87e:	f001 f81b 	bl	800e8b8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>
}
 800d882:	e7ff      	b.n	800d884 <HAL_SD_IRQHandler+0x364>
 800d884:	bf00      	nop
 800d886:	3710      	adds	r7, #16
 800d888:	46bd      	mov	sp, r7
 800d88a:	bd80      	pop	{r7, pc}
 800d88c:	18000f3a 	.word	0x18000f3a

0800d890 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800d890:	b480      	push	{r7}
 800d892:	b083      	sub	sp, #12
 800d894:	af00      	add	r7, sp, #0
 800d896:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800d898:	bf00      	nop
 800d89a:	370c      	adds	r7, #12
 800d89c:	46bd      	mov	sp, r7
 800d89e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8a2:	4770      	bx	lr

0800d8a4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800d8a4:	b480      	push	{r7}
 800d8a6:	b083      	sub	sp, #12
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
 800d8ac:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8b2:	0f9b      	lsrs	r3, r3, #30
 800d8b4:	b2da      	uxtb	r2, r3
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8be:	0e9b      	lsrs	r3, r3, #26
 800d8c0:	b2db      	uxtb	r3, r3
 800d8c2:	f003 030f 	and.w	r3, r3, #15
 800d8c6:	b2da      	uxtb	r2, r3
 800d8c8:	683b      	ldr	r3, [r7, #0]
 800d8ca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8d0:	0e1b      	lsrs	r3, r3, #24
 800d8d2:	b2db      	uxtb	r3, r3
 800d8d4:	f003 0303 	and.w	r3, r3, #3
 800d8d8:	b2da      	uxtb	r2, r3
 800d8da:	683b      	ldr	r3, [r7, #0]
 800d8dc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800d8de:	687b      	ldr	r3, [r7, #4]
 800d8e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8e2:	0c1b      	lsrs	r3, r3, #16
 800d8e4:	b2da      	uxtb	r2, r3
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8ee:	0a1b      	lsrs	r3, r3, #8
 800d8f0:	b2da      	uxtb	r2, r3
 800d8f2:	683b      	ldr	r3, [r7, #0]
 800d8f4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d8fa:	b2da      	uxtb	r2, r3
 800d8fc:	683b      	ldr	r3, [r7, #0]
 800d8fe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d904:	0d1b      	lsrs	r3, r3, #20
 800d906:	b29a      	uxth	r2, r3
 800d908:	683b      	ldr	r3, [r7, #0]
 800d90a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d910:	0c1b      	lsrs	r3, r3, #16
 800d912:	b2db      	uxtb	r3, r3
 800d914:	f003 030f 	and.w	r3, r3, #15
 800d918:	b2da      	uxtb	r2, r3
 800d91a:	683b      	ldr	r3, [r7, #0]
 800d91c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d922:	0bdb      	lsrs	r3, r3, #15
 800d924:	b2db      	uxtb	r3, r3
 800d926:	f003 0301 	and.w	r3, r3, #1
 800d92a:	b2da      	uxtb	r2, r3
 800d92c:	683b      	ldr	r3, [r7, #0]
 800d92e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d934:	0b9b      	lsrs	r3, r3, #14
 800d936:	b2db      	uxtb	r3, r3
 800d938:	f003 0301 	and.w	r3, r3, #1
 800d93c:	b2da      	uxtb	r2, r3
 800d93e:	683b      	ldr	r3, [r7, #0]
 800d940:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d946:	0b5b      	lsrs	r3, r3, #13
 800d948:	b2db      	uxtb	r3, r3
 800d94a:	f003 0301 	and.w	r3, r3, #1
 800d94e:	b2da      	uxtb	r2, r3
 800d950:	683b      	ldr	r3, [r7, #0]
 800d952:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d958:	0b1b      	lsrs	r3, r3, #12
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	f003 0301 	and.w	r3, r3, #1
 800d960:	b2da      	uxtb	r2, r3
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800d966:	683b      	ldr	r3, [r7, #0]
 800d968:	2200      	movs	r2, #0
 800d96a:	735a      	strb	r2, [r3, #13]

  if (hsd->SdCard.CardType == CARD_SDSC)
 800d96c:	687b      	ldr	r3, [r7, #4]
 800d96e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d970:	2b00      	cmp	r3, #0
 800d972:	d163      	bne.n	800da3c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d978:	009a      	lsls	r2, r3, #2
 800d97a:	f640 73fc 	movw	r3, #4092	; 0xffc
 800d97e:	4013      	ands	r3, r2
 800d980:	687a      	ldr	r2, [r7, #4]
 800d982:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800d984:	0f92      	lsrs	r2, r2, #30
 800d986:	431a      	orrs	r2, r3
 800d988:	683b      	ldr	r3, [r7, #0]
 800d98a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d990:	0edb      	lsrs	r3, r3, #27
 800d992:	b2db      	uxtb	r3, r3
 800d994:	f003 0307 	and.w	r3, r3, #7
 800d998:	b2da      	uxtb	r2, r3
 800d99a:	683b      	ldr	r3, [r7, #0]
 800d99c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9a2:	0e1b      	lsrs	r3, r3, #24
 800d9a4:	b2db      	uxtb	r3, r3
 800d9a6:	f003 0307 	and.w	r3, r3, #7
 800d9aa:	b2da      	uxtb	r2, r3
 800d9ac:	683b      	ldr	r3, [r7, #0]
 800d9ae:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9b4:	0d5b      	lsrs	r3, r3, #21
 800d9b6:	b2db      	uxtb	r3, r3
 800d9b8:	f003 0307 	and.w	r3, r3, #7
 800d9bc:	b2da      	uxtb	r2, r3
 800d9be:	683b      	ldr	r3, [r7, #0]
 800d9c0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9c6:	0c9b      	lsrs	r3, r3, #18
 800d9c8:	b2db      	uxtb	r3, r3
 800d9ca:	f003 0307 	and.w	r3, r3, #7
 800d9ce:	b2da      	uxtb	r2, r3
 800d9d0:	683b      	ldr	r3, [r7, #0]
 800d9d2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d9d8:	0bdb      	lsrs	r3, r3, #15
 800d9da:	b2db      	uxtb	r3, r3
 800d9dc:	f003 0307 	and.w	r3, r3, #7
 800d9e0:	b2da      	uxtb	r2, r3
 800d9e2:	683b      	ldr	r3, [r7, #0]
 800d9e4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800d9e6:	683b      	ldr	r3, [r7, #0]
 800d9e8:	691b      	ldr	r3, [r3, #16]
 800d9ea:	1c5a      	adds	r2, r3, #1
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800d9f0:	683b      	ldr	r3, [r7, #0]
 800d9f2:	7e1b      	ldrb	r3, [r3, #24]
 800d9f4:	b2db      	uxtb	r3, r3
 800d9f6:	f003 0307 	and.w	r3, r3, #7
 800d9fa:	3302      	adds	r3, #2
 800d9fc:	2201      	movs	r2, #1
 800d9fe:	fa02 f303 	lsl.w	r3, r2, r3
 800da02:	687a      	ldr	r2, [r7, #4]
 800da04:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800da06:	fb03 f202 	mul.w	r2, r3, r2
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800da0e:	683b      	ldr	r3, [r7, #0]
 800da10:	7a1b      	ldrb	r3, [r3, #8]
 800da12:	b2db      	uxtb	r3, r3
 800da14:	f003 030f 	and.w	r3, r3, #15
 800da18:	2201      	movs	r2, #1
 800da1a:	409a      	lsls	r2, r3
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	64da      	str	r2, [r3, #76]	; 0x4c

    hsd->SdCard.LogBlockNbr = (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800da24:	687a      	ldr	r2, [r7, #4]
 800da26:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800da28:	0a52      	lsrs	r2, r2, #9
 800da2a:	fb03 f202 	mul.w	r2, r3, r2
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.LogBlockSize = 512U;
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f44f 7200 	mov.w	r2, #512	; 0x200
 800da38:	655a      	str	r2, [r3, #84]	; 0x54
 800da3a:	e031      	b.n	800daa0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if (hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da40:	2b01      	cmp	r3, #1
 800da42:	d11d      	bne.n	800da80 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da48:	041b      	lsls	r3, r3, #16
 800da4a:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da52:	0c1b      	lsrs	r3, r3, #16
 800da54:	431a      	orrs	r2, r3
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	691b      	ldr	r3, [r3, #16]
 800da5e:	3301      	adds	r3, #1
 800da60:	029a      	lsls	r2, r3, #10
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	649a      	str	r2, [r3, #72]	; 0x48
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800da66:	687b      	ldr	r3, [r7, #4]
 800da68:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	651a      	str	r2, [r3, #80]	; 0x50
    hsd->SdCard.BlockSize = 512U;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	f44f 7200 	mov.w	r2, #512	; 0x200
 800da74:	64da      	str	r2, [r3, #76]	; 0x4c
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800da7a:	687b      	ldr	r3, [r7, #4]
 800da7c:	655a      	str	r2, [r3, #84]	; 0x54
 800da7e:	e00f      	b.n	800daa0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	4a58      	ldr	r2, [pc, #352]	; (800dbe8 <HAL_SD_GetCardCSD+0x344>)
 800da86:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da8c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	2201      	movs	r2, #1
 800da98:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 800da9c:	2301      	movs	r3, #1
 800da9e:	e09d      	b.n	800dbdc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800daa4:	0b9b      	lsrs	r3, r3, #14
 800daa6:	b2db      	uxtb	r3, r3
 800daa8:	f003 0301 	and.w	r3, r3, #1
 800daac:	b2da      	uxtb	r2, r3
 800daae:	683b      	ldr	r3, [r7, #0]
 800dab0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dab6:	09db      	lsrs	r3, r3, #7
 800dab8:	b2db      	uxtb	r3, r3
 800daba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dabe:	b2da      	uxtb	r2, r3
 800dac0:	683b      	ldr	r3, [r7, #0]
 800dac2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800dac4:	687b      	ldr	r3, [r7, #4]
 800dac6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dac8:	b2db      	uxtb	r3, r3
 800daca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dace:	b2da      	uxtb	r2, r3
 800dad0:	683b      	ldr	r3, [r7, #0]
 800dad2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dad8:	0fdb      	lsrs	r3, r3, #31
 800dada:	b2da      	uxtb	r2, r3
 800dadc:	683b      	ldr	r3, [r7, #0]
 800dade:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dae4:	0f5b      	lsrs	r3, r3, #29
 800dae6:	b2db      	uxtb	r3, r3
 800dae8:	f003 0303 	and.w	r3, r3, #3
 800daec:	b2da      	uxtb	r2, r3
 800daee:	683b      	ldr	r3, [r7, #0]
 800daf0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800daf6:	0e9b      	lsrs	r3, r3, #26
 800daf8:	b2db      	uxtb	r3, r3
 800dafa:	f003 0307 	and.w	r3, r3, #7
 800dafe:	b2da      	uxtb	r2, r3
 800db00:	683b      	ldr	r3, [r7, #0]
 800db02:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db08:	0d9b      	lsrs	r3, r3, #22
 800db0a:	b2db      	uxtb	r3, r3
 800db0c:	f003 030f 	and.w	r3, r3, #15
 800db10:	b2da      	uxtb	r2, r3
 800db12:	683b      	ldr	r3, [r7, #0]
 800db14:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db1a:	0d5b      	lsrs	r3, r3, #21
 800db1c:	b2db      	uxtb	r3, r3
 800db1e:	f003 0301 	and.w	r3, r3, #1
 800db22:	b2da      	uxtb	r2, r3
 800db24:	683b      	ldr	r3, [r7, #0]
 800db26:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800db2a:	683b      	ldr	r3, [r7, #0]
 800db2c:	2200      	movs	r2, #0
 800db2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db36:	0c1b      	lsrs	r3, r3, #16
 800db38:	b2db      	uxtb	r3, r3
 800db3a:	f003 0301 	and.w	r3, r3, #1
 800db3e:	b2da      	uxtb	r2, r3
 800db40:	683b      	ldr	r3, [r7, #0]
 800db42:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db4a:	0bdb      	lsrs	r3, r3, #15
 800db4c:	b2db      	uxtb	r3, r3
 800db4e:	f003 0301 	and.w	r3, r3, #1
 800db52:	b2da      	uxtb	r2, r3
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db5e:	0b9b      	lsrs	r3, r3, #14
 800db60:	b2db      	uxtb	r3, r3
 800db62:	f003 0301 	and.w	r3, r3, #1
 800db66:	b2da      	uxtb	r2, r3
 800db68:	683b      	ldr	r3, [r7, #0]
 800db6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db72:	0b5b      	lsrs	r3, r3, #13
 800db74:	b2db      	uxtb	r3, r3
 800db76:	f003 0301 	and.w	r3, r3, #1
 800db7a:	b2da      	uxtb	r2, r3
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db86:	0b1b      	lsrs	r3, r3, #12
 800db88:	b2db      	uxtb	r3, r3
 800db8a:	f003 0301 	and.w	r3, r3, #1
 800db8e:	b2da      	uxtb	r2, r3
 800db90:	683b      	ldr	r3, [r7, #0]
 800db92:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800db9a:	0a9b      	lsrs	r3, r3, #10
 800db9c:	b2db      	uxtb	r3, r3
 800db9e:	f003 0303 	and.w	r3, r3, #3
 800dba2:	b2da      	uxtb	r2, r3
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800dbaa:	687b      	ldr	r3, [r7, #4]
 800dbac:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dbae:	0a1b      	lsrs	r3, r3, #8
 800dbb0:	b2db      	uxtb	r3, r3
 800dbb2:	f003 0303 	and.w	r3, r3, #3
 800dbb6:	b2da      	uxtb	r2, r3
 800dbb8:	683b      	ldr	r3, [r7, #0]
 800dbba:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800dbc2:	085b      	lsrs	r3, r3, #1
 800dbc4:	b2db      	uxtb	r3, r3
 800dbc6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbca:	b2da      	uxtb	r2, r3
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	2201      	movs	r2, #1
 800dbd6:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800dbda:	2300      	movs	r3, #0
}
 800dbdc:	4618      	mov	r0, r3
 800dbde:	370c      	adds	r7, #12
 800dbe0:	46bd      	mov	sp, r7
 800dbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe6:	4770      	bx	lr
 800dbe8:	1fe00fff 	.word	0x1fe00fff

0800dbec <HAL_SD_GetCardStatus>:
  * @param  pStatus: Pointer to the HAL_SD_CardStatusTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardStatus(SD_HandleTypeDef *hsd, HAL_SD_CardStatusTypeDef *pStatus)
{
 800dbec:	b580      	push	{r7, lr}
 800dbee:	b094      	sub	sp, #80	; 0x50
 800dbf0:	af00      	add	r7, sp, #0
 800dbf2:	6078      	str	r0, [r7, #4]
 800dbf4:	6039      	str	r1, [r7, #0]
  uint32_t sd_status[16];
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800dbf6:	2300      	movs	r3, #0
 800dbf8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  if (hsd->State == HAL_SD_STATE_BUSY)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800dc02:	b2db      	uxtb	r3, r3
 800dc04:	2b03      	cmp	r3, #3
 800dc06:	d101      	bne.n	800dc0c <HAL_SD_GetCardStatus+0x20>
  {
    return HAL_ERROR;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	e0a7      	b.n	800dd5c <HAL_SD_GetCardStatus+0x170>
  }

  errorstate = SD_SendSDStatus(hsd, sd_status);
 800dc0c:	f107 0308 	add.w	r3, r7, #8
 800dc10:	4619      	mov	r1, r3
 800dc12:	6878      	ldr	r0, [r7, #4]
 800dc14:	f000 fb62 	bl	800e2dc <SD_SendSDStatus>
 800dc18:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dc1a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d011      	beq.n	800dc44 <HAL_SD_GetCardStatus+0x58>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	681b      	ldr	r3, [r3, #0]
 800dc24:	4a4f      	ldr	r2, [pc, #316]	; (800dd64 <HAL_SD_GetCardStatus+0x178>)
 800dc26:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dc2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dc2e:	431a      	orrs	r2, r3
 800dc30:	687b      	ldr	r3, [r7, #4]
 800dc32:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	2201      	movs	r2, #1
 800dc38:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dc3c:	2301      	movs	r3, #1
 800dc3e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800dc42:	e070      	b.n	800dd26 <HAL_SD_GetCardStatus+0x13a>
  }
  else
  {
    pStatus->DataBusWidth = (uint8_t)((sd_status[0] & 0xC0U) >> 6U);
 800dc44:	68bb      	ldr	r3, [r7, #8]
 800dc46:	099b      	lsrs	r3, r3, #6
 800dc48:	b2db      	uxtb	r3, r3
 800dc4a:	f003 0303 	and.w	r3, r3, #3
 800dc4e:	b2da      	uxtb	r2, r3
 800dc50:	683b      	ldr	r3, [r7, #0]
 800dc52:	701a      	strb	r2, [r3, #0]

    pStatus->SecuredMode = (uint8_t)((sd_status[0] & 0x20U) >> 5U);
 800dc54:	68bb      	ldr	r3, [r7, #8]
 800dc56:	095b      	lsrs	r3, r3, #5
 800dc58:	b2db      	uxtb	r3, r3
 800dc5a:	f003 0301 	and.w	r3, r3, #1
 800dc5e:	b2da      	uxtb	r2, r3
 800dc60:	683b      	ldr	r3, [r7, #0]
 800dc62:	705a      	strb	r2, [r3, #1]

    pStatus->CardType = (uint16_t)(((sd_status[0] & 0x00FF0000U) >> 8U) | ((sd_status[0] & 0xFF000000U) >> 24U));
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	0a1b      	lsrs	r3, r3, #8
 800dc68:	b29b      	uxth	r3, r3
 800dc6a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dc6e:	b29a      	uxth	r2, r3
 800dc70:	68bb      	ldr	r3, [r7, #8]
 800dc72:	0e1b      	lsrs	r3, r3, #24
 800dc74:	b29b      	uxth	r3, r3
 800dc76:	4313      	orrs	r3, r2
 800dc78:	b29a      	uxth	r2, r3
 800dc7a:	683b      	ldr	r3, [r7, #0]
 800dc7c:	805a      	strh	r2, [r3, #2]

    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	061a      	lsls	r2, r3, #24
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	021b      	lsls	r3, r3, #8
 800dc86:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800dc8a:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	0a1b      	lsrs	r3, r3, #8
 800dc90:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc94:	431a      	orrs	r2, r3
                                  ((sd_status[1] & 0xFF0000U) >> 8U) | ((sd_status[1] & 0xFF000000U) >> 24U));
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	0e1b      	lsrs	r3, r3, #24
 800dc9a:	431a      	orrs	r2, r3
    pStatus->ProtectedAreaSize = (((sd_status[1] & 0xFFU) << 24U)    | ((sd_status[1] & 0xFF00U) << 8U) |
 800dc9c:	683b      	ldr	r3, [r7, #0]
 800dc9e:	605a      	str	r2, [r3, #4]

    pStatus->SpeedClass = (uint8_t)(sd_status[2] & 0xFFU);
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	b2da      	uxtb	r2, r3
 800dca4:	683b      	ldr	r3, [r7, #0]
 800dca6:	721a      	strb	r2, [r3, #8]

    pStatus->PerformanceMove = (uint8_t)((sd_status[2] & 0xFF00U) >> 8U);
 800dca8:	693b      	ldr	r3, [r7, #16]
 800dcaa:	0a1b      	lsrs	r3, r3, #8
 800dcac:	b2da      	uxtb	r2, r3
 800dcae:	683b      	ldr	r3, [r7, #0]
 800dcb0:	725a      	strb	r2, [r3, #9]

    pStatus->AllocationUnitSize = (uint8_t)((sd_status[2] & 0xF00000U) >> 20U);
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	0d1b      	lsrs	r3, r3, #20
 800dcb6:	b2db      	uxtb	r3, r3
 800dcb8:	f003 030f 	and.w	r3, r3, #15
 800dcbc:	b2da      	uxtb	r2, r3
 800dcbe:	683b      	ldr	r3, [r7, #0]
 800dcc0:	729a      	strb	r2, [r3, #10]

    pStatus->EraseSize = (uint16_t)(((sd_status[2] & 0xFF000000U) >> 16U) | (sd_status[3] & 0xFFU));
 800dcc2:	693b      	ldr	r3, [r7, #16]
 800dcc4:	0c1b      	lsrs	r3, r3, #16
 800dcc6:	b29b      	uxth	r3, r3
 800dcc8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800dccc:	b29a      	uxth	r2, r3
 800dcce:	697b      	ldr	r3, [r7, #20]
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	b2db      	uxtb	r3, r3
 800dcd4:	b29b      	uxth	r3, r3
 800dcd6:	4313      	orrs	r3, r2
 800dcd8:	b29a      	uxth	r2, r3
 800dcda:	683b      	ldr	r3, [r7, #0]
 800dcdc:	819a      	strh	r2, [r3, #12]

    pStatus->EraseTimeout = (uint8_t)((sd_status[3] & 0xFC00U) >> 10U);
 800dcde:	697b      	ldr	r3, [r7, #20]
 800dce0:	0a9b      	lsrs	r3, r3, #10
 800dce2:	b2db      	uxtb	r3, r3
 800dce4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800dce8:	b2da      	uxtb	r2, r3
 800dcea:	683b      	ldr	r3, [r7, #0]
 800dcec:	739a      	strb	r2, [r3, #14]

    pStatus->EraseOffset = (uint8_t)((sd_status[3] & 0x0300U) >> 8U);
 800dcee:	697b      	ldr	r3, [r7, #20]
 800dcf0:	0a1b      	lsrs	r3, r3, #8
 800dcf2:	b2db      	uxtb	r3, r3
 800dcf4:	f003 0303 	and.w	r3, r3, #3
 800dcf8:	b2da      	uxtb	r2, r3
 800dcfa:	683b      	ldr	r3, [r7, #0]
 800dcfc:	73da      	strb	r2, [r3, #15]

    pStatus->UhsSpeedGrade = (uint8_t)((sd_status[3] & 0x00F0U) >> 4U);
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	091b      	lsrs	r3, r3, #4
 800dd02:	b2db      	uxtb	r3, r3
 800dd04:	f003 030f 	and.w	r3, r3, #15
 800dd08:	b2da      	uxtb	r2, r3
 800dd0a:	683b      	ldr	r3, [r7, #0]
 800dd0c:	741a      	strb	r2, [r3, #16]
    pStatus->UhsAllocationUnitSize = (uint8_t)(sd_status[3] & 0x000FU) ;
 800dd0e:	697b      	ldr	r3, [r7, #20]
 800dd10:	b2db      	uxtb	r3, r3
 800dd12:	f003 030f 	and.w	r3, r3, #15
 800dd16:	b2da      	uxtb	r2, r3
 800dd18:	683b      	ldr	r3, [r7, #0]
 800dd1a:	745a      	strb	r2, [r3, #17]
    pStatus->VideoSpeedClass = (uint8_t)((sd_status[4] & 0xFF000000U) >> 24U);
 800dd1c:	69bb      	ldr	r3, [r7, #24]
 800dd1e:	0e1b      	lsrs	r3, r3, #24
 800dd20:	b2da      	uxtb	r2, r3
 800dd22:	683b      	ldr	r3, [r7, #0]
 800dd24:	749a      	strb	r2, [r3, #18]
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dd2e:	4618      	mov	r0, r3
 800dd30:	f004 f9e2 	bl	80120f8 <SDMMC_CmdBlockLength>
 800dd34:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_SD_ERROR_NONE)
 800dd36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d00d      	beq.n	800dd58 <HAL_SD_GetCardStatus+0x16c>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	4a08      	ldr	r2, [pc, #32]	; (800dd64 <HAL_SD_GetCardStatus+0x178>)
 800dd42:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode = errorstate;
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800dd48:	635a      	str	r2, [r3, #52]	; 0x34
    hsd->State = HAL_SD_STATE_READY;
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	2201      	movs	r2, #1
 800dd4e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    status = HAL_ERROR;
 800dd52:	2301      	movs	r3, #1
 800dd54:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  }


  return status;
 800dd58:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 800dd5c:	4618      	mov	r0, r3
 800dd5e:	3750      	adds	r7, #80	; 0x50
 800dd60:	46bd      	mov	sp, r7
 800dd62:	bd80      	pop	{r7, pc}
 800dd64:	1fe00fff 	.word	0x1fe00fff

0800dd68 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800dd68:	b480      	push	{r7}
 800dd6a:	b083      	sub	sp, #12
 800dd6c:	af00      	add	r7, sp, #0
 800dd6e:	6078      	str	r0, [r7, #4]
 800dd70:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dd76:	683b      	ldr	r3, [r7, #0]
 800dd78:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800dd7a:	687b      	ldr	r3, [r7, #4]
 800dd7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800dd7e:	683b      	ldr	r3, [r7, #0]
 800dd80:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800dd86:	683b      	ldr	r3, [r7, #0]
 800dd88:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800dd8a:	687b      	ldr	r3, [r7, #4]
 800dd8c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800dd8e:	683b      	ldr	r3, [r7, #0]
 800dd90:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800dd96:	683b      	ldr	r3, [r7, #0]
 800dd98:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800dda6:	683b      	ldr	r3, [r7, #0]
 800dda8:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ddae:	683b      	ldr	r3, [r7, #0]
 800ddb0:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ddb2:	2300      	movs	r3, #0
}
 800ddb4:	4618      	mov	r0, r3
 800ddb6:	370c      	adds	r7, #12
 800ddb8:	46bd      	mov	sp, r7
 800ddba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddbe:	4770      	bx	lr

0800ddc0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ddc0:	b590      	push	{r4, r7, lr}
 800ddc2:	b08d      	sub	sp, #52	; 0x34
 800ddc4:	af02      	add	r7, sp, #8
 800ddc6:	6078      	str	r0, [r7, #4]
 800ddc8:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t sdmmc_clk;
  HAL_StatusTypeDef status = HAL_OK;
 800ddca:	2300      	movs	r3, #0
 800ddcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	2203      	movs	r2, #3
 800ddd4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (hsd->SdCard.CardType != CARD_SECURED)
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dddc:	2b03      	cmp	r3, #3
 800ddde:	d02e      	beq.n	800de3e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dde6:	d106      	bne.n	800ddf6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ddec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	635a      	str	r2, [r3, #52]	; 0x34
 800ddf4:	e029      	b.n	800de4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 800ddf6:	683b      	ldr	r3, [r7, #0]
 800ddf8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ddfc:	d10a      	bne.n	800de14 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f000 fb64 	bl	800e4cc <SD_WideBus_Enable>
 800de04:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de0a:	6a3b      	ldr	r3, [r7, #32]
 800de0c:	431a      	orrs	r2, r3
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	635a      	str	r2, [r3, #52]	; 0x34
 800de12:	e01a      	b.n	800de4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 800de14:	683b      	ldr	r3, [r7, #0]
 800de16:	2b00      	cmp	r3, #0
 800de18:	d10a      	bne.n	800de30 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800de1a:	6878      	ldr	r0, [r7, #4]
 800de1c:	f000 fba1 	bl	800e562 <SD_WideBus_Disable>
 800de20:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800de26:	6a3b      	ldr	r3, [r7, #32]
 800de28:	431a      	orrs	r2, r3
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	635a      	str	r2, [r3, #52]	; 0x34
 800de2e:	e00c      	b.n	800de4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de34:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	635a      	str	r2, [r3, #52]	; 0x34
 800de3c:	e005      	b.n	800de4a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* SD Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de42:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	635a      	str	r2, [r3, #52]	; 0x34
  }

  if (hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d007      	beq.n	800de62 <HAL_SD_ConfigWideBusOperation+0xa2>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	4a5f      	ldr	r2, [pc, #380]	; (800dfd4 <HAL_SD_ConfigWideBusOperation+0x214>)
 800de58:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 800de5a:	2301      	movs	r3, #1
 800de5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800de60:	e096      	b.n	800df90 <HAL_SD_ConfigWideBusOperation+0x1d0>
  }
  else
  {
    sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 800de62:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800de66:	f04f 0100 	mov.w	r1, #0
 800de6a:	f7fd fea3 	bl	800bbb4 <HAL_RCCEx_GetPeriphCLKFreq>
 800de6e:	61f8      	str	r0, [r7, #28]
    if (sdmmc_clk != 0U)
 800de70:	69fb      	ldr	r3, [r7, #28]
 800de72:	2b00      	cmp	r3, #0
 800de74:	f000 8083 	beq.w	800df7e <HAL_SD_ConfigWideBusOperation+0x1be>
    {
      /* Configure the SDMMC peripheral */
      Init.ClockEdge           = hsd->Init.ClockEdge;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	60bb      	str	r3, [r7, #8]
      Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	689b      	ldr	r3, [r3, #8]
 800de82:	60fb      	str	r3, [r7, #12]
      Init.BusWide             = WideMode;
 800de84:	683b      	ldr	r3, [r7, #0]
 800de86:	613b      	str	r3, [r7, #16]
      Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	691b      	ldr	r3, [r3, #16]
 800de8c:	617b      	str	r3, [r7, #20]

      /* Check if user Clock div < Normal speed 25Mhz, no change in Clockdiv */
      if (hsd->Init.ClockDiv >= (sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ)))
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	695a      	ldr	r2, [r3, #20]
 800de92:	69fb      	ldr	r3, [r7, #28]
 800de94:	4950      	ldr	r1, [pc, #320]	; (800dfd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800de96:	fba1 1303 	umull	r1, r3, r1, r3
 800de9a:	0e1b      	lsrs	r3, r3, #24
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d303      	bcc.n	800dea8 <HAL_SD_ConfigWideBusOperation+0xe8>
      {
        Init.ClockDiv = hsd->Init.ClockDiv;
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	695b      	ldr	r3, [r3, #20]
 800dea4:	61bb      	str	r3, [r7, #24]
 800dea6:	e05a      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_ULTRA_HIGH_SPEED)
 800dea8:	687b      	ldr	r3, [r7, #4]
 800deaa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800deac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800deb0:	d103      	bne.n	800deba <HAL_SD_ConfigWideBusOperation+0xfa>
      {
        /* UltraHigh speed SD card,user Clock div */
        Init.ClockDiv = hsd->Init.ClockDiv;
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	695b      	ldr	r3, [r3, #20]
 800deb6:	61bb      	str	r3, [r7, #24]
 800deb8:	e051      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
      }
      else if (hsd->SdCard.CardSpeed == CARD_HIGH_SPEED)
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800debe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800dec2:	d126      	bne.n	800df12 <HAL_SD_ConfigWideBusOperation+0x152>
      {
        /* High speed SD card, Max Frequency = 50Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	695b      	ldr	r3, [r3, #20]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d10e      	bne.n	800deea <HAL_SD_ConfigWideBusOperation+0x12a>
        {
          if (sdmmc_clk > SD_HIGH_SPEED_FREQ)
 800decc:	69fb      	ldr	r3, [r7, #28]
 800dece:	4a43      	ldr	r2, [pc, #268]	; (800dfdc <HAL_SD_ConfigWideBusOperation+0x21c>)
 800ded0:	4293      	cmp	r3, r2
 800ded2:	d906      	bls.n	800dee2 <HAL_SD_ConfigWideBusOperation+0x122>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	4a40      	ldr	r2, [pc, #256]	; (800dfd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800ded8:	fba2 2303 	umull	r2, r3, r2, r3
 800dedc:	0e5b      	lsrs	r3, r3, #25
 800dede:	61bb      	str	r3, [r7, #24]
 800dee0:	e03d      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	695b      	ldr	r3, [r3, #20]
 800dee6:	61bb      	str	r3, [r7, #24]
 800dee8:	e039      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_HIGH_SPEED_FREQ)
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	695b      	ldr	r3, [r3, #20]
 800deee:	005b      	lsls	r3, r3, #1
 800def0:	69fa      	ldr	r2, [r7, #28]
 800def2:	fbb2 f3f3 	udiv	r3, r2, r3
 800def6:	4a39      	ldr	r2, [pc, #228]	; (800dfdc <HAL_SD_ConfigWideBusOperation+0x21c>)
 800def8:	4293      	cmp	r3, r2
 800defa:	d906      	bls.n	800df0a <HAL_SD_ConfigWideBusOperation+0x14a>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_HIGH_SPEED_FREQ);
 800defc:	69fb      	ldr	r3, [r7, #28]
 800defe:	4a36      	ldr	r2, [pc, #216]	; (800dfd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800df00:	fba2 2303 	umull	r2, r3, r2, r3
 800df04:	0e5b      	lsrs	r3, r3, #25
 800df06:	61bb      	str	r3, [r7, #24]
 800df08:	e029      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	695b      	ldr	r3, [r3, #20]
 800df0e:	61bb      	str	r3, [r7, #24]
 800df10:	e025      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
        }
      }
      else
      {
        /* No High speed SD card, Max Frequency = 25Mhz */
        if (hsd->Init.ClockDiv == 0U)
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	695b      	ldr	r3, [r3, #20]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d10e      	bne.n	800df38 <HAL_SD_ConfigWideBusOperation+0x178>
        {
          if (sdmmc_clk > SD_NORMAL_SPEED_FREQ)
 800df1a:	69fb      	ldr	r3, [r7, #28]
 800df1c:	4a30      	ldr	r2, [pc, #192]	; (800dfe0 <HAL_SD_ConfigWideBusOperation+0x220>)
 800df1e:	4293      	cmp	r3, r2
 800df20:	d906      	bls.n	800df30 <HAL_SD_ConfigWideBusOperation+0x170>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800df22:	69fb      	ldr	r3, [r7, #28]
 800df24:	4a2c      	ldr	r2, [pc, #176]	; (800dfd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800df26:	fba2 2303 	umull	r2, r3, r2, r3
 800df2a:	0e1b      	lsrs	r3, r3, #24
 800df2c:	61bb      	str	r3, [r7, #24]
 800df2e:	e016      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	695b      	ldr	r3, [r3, #20]
 800df34:	61bb      	str	r3, [r7, #24]
 800df36:	e012      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
        }
        else
        {
          if ((sdmmc_clk / (2U * hsd->Init.ClockDiv)) > SD_NORMAL_SPEED_FREQ)
 800df38:	687b      	ldr	r3, [r7, #4]
 800df3a:	695b      	ldr	r3, [r3, #20]
 800df3c:	005b      	lsls	r3, r3, #1
 800df3e:	69fa      	ldr	r2, [r7, #28]
 800df40:	fbb2 f3f3 	udiv	r3, r2, r3
 800df44:	4a26      	ldr	r2, [pc, #152]	; (800dfe0 <HAL_SD_ConfigWideBusOperation+0x220>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d906      	bls.n	800df58 <HAL_SD_ConfigWideBusOperation+0x198>
          {
            Init.ClockDiv = sdmmc_clk / (2U * SD_NORMAL_SPEED_FREQ);
 800df4a:	69fb      	ldr	r3, [r7, #28]
 800df4c:	4a22      	ldr	r2, [pc, #136]	; (800dfd8 <HAL_SD_ConfigWideBusOperation+0x218>)
 800df4e:	fba2 2303 	umull	r2, r3, r2, r3
 800df52:	0e1b      	lsrs	r3, r3, #24
 800df54:	61bb      	str	r3, [r7, #24]
 800df56:	e002      	b.n	800df5e <HAL_SD_ConfigWideBusOperation+0x19e>
          }
          else
          {
            Init.ClockDiv = hsd->Init.ClockDiv;
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	695b      	ldr	r3, [r3, #20]
 800df5c:	61bb      	str	r3, [r7, #24]

#if (USE_SD_TRANSCEIVER != 0U)
      Init.TranceiverPresent = hsd->Init.TranceiverPresent;
#endif /* USE_SD_TRANSCEIVER */

      (void)SDMMC_Init(hsd->Instance, Init);
 800df5e:	687b      	ldr	r3, [r7, #4]
 800df60:	681c      	ldr	r4, [r3, #0]
 800df62:	466a      	mov	r2, sp
 800df64:	f107 0314 	add.w	r3, r7, #20
 800df68:	e893 0003 	ldmia.w	r3, {r0, r1}
 800df6c:	e882 0003 	stmia.w	r2, {r0, r1}
 800df70:	f107 0308 	add.w	r3, r7, #8
 800df74:	cb0e      	ldmia	r3, {r1, r2, r3}
 800df76:	4620      	mov	r0, r4
 800df78:	f003 ffe0 	bl	8011f3c <SDMMC_Init>
 800df7c:	e008      	b.n	800df90 <HAL_SD_ConfigWideBusOperation+0x1d0>
    }
    else
    {
      hsd->ErrorCode |= SDMMC_ERROR_INVALID_PARAMETER;
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800df82:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	635a      	str	r2, [r3, #52]	; 0x34
      status = HAL_ERROR;
 800df8a:	2301      	movs	r3, #1
 800df8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	681b      	ldr	r3, [r3, #0]
 800df94:	f44f 7100 	mov.w	r1, #512	; 0x200
 800df98:	4618      	mov	r0, r3
 800df9a:	f004 f8ad 	bl	80120f8 <SDMMC_CmdBlockLength>
 800df9e:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dfa0:	6a3b      	ldr	r3, [r7, #32]
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d00c      	beq.n	800dfc0 <HAL_SD_ConfigWideBusOperation+0x200>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	681b      	ldr	r3, [r3, #0]
 800dfaa:	4a0a      	ldr	r2, [pc, #40]	; (800dfd4 <HAL_SD_ConfigWideBusOperation+0x214>)
 800dfac:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dfb2:	6a3b      	ldr	r3, [r7, #32]
 800dfb4:	431a      	orrs	r2, r3
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	635a      	str	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 800dfba:	2301      	movs	r3, #1
 800dfbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	2201      	movs	r2, #1
 800dfc4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800dfc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	372c      	adds	r7, #44	; 0x2c
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	bd90      	pop	{r4, r7, pc}
 800dfd4:	1fe00fff 	.word	0x1fe00fff
 800dfd8:	55e63b89 	.word	0x55e63b89
 800dfdc:	02faf080 	.word	0x02faf080
 800dfe0:	017d7840 	.word	0x017d7840

0800dfe4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800dfe4:	b580      	push	{r7, lr}
 800dfe6:	b086      	sub	sp, #24
 800dfe8:	af00      	add	r7, sp, #0
 800dfea:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800dfec:	2300      	movs	r3, #0
 800dfee:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800dff0:	f107 030c 	add.w	r3, r7, #12
 800dff4:	4619      	mov	r1, r3
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f000 fa40 	bl	800e47c <SD_SendStatus>
 800dffc:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800dffe:	697b      	ldr	r3, [r7, #20]
 800e000:	2b00      	cmp	r3, #0
 800e002:	d005      	beq.n	800e010 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	431a      	orrs	r2, r3
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	0a5b      	lsrs	r3, r3, #9
 800e014:	f003 030f 	and.w	r3, r3, #15
 800e018:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e01a:	693b      	ldr	r3, [r7, #16]
}
 800e01c:	4618      	mov	r0, r3
 800e01e:	3718      	adds	r7, #24
 800e020:	46bd      	mov	sp, r7
 800e022:	bd80      	pop	{r7, pc}

0800e024 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e024:	b580      	push	{r7, lr}
 800e026:	b090      	sub	sp, #64	; 0x40
 800e028:	af00      	add	r7, sp, #0
 800e02a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 0U;
 800e02c:	2300      	movs	r3, #0
 800e02e:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart = HAL_GetTick();
 800e030:	f7f5 fd34 	bl	8003a9c <HAL_GetTick>
 800e034:	63f8      	str	r0, [r7, #60]	; 0x3c

  /* Check the power State */
  if (SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e036:	687b      	ldr	r3, [r7, #4]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	4618      	mov	r0, r3
 800e03c:	f003 ffd7 	bl	8011fee <SDMMC_GetPowerState>
 800e040:	4603      	mov	r3, r0
 800e042:	2b00      	cmp	r3, #0
 800e044:	d102      	bne.n	800e04c <SD_InitCard+0x28>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e046:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800e04a:	e0b5      	b.n	800e1b8 <SD_InitCard+0x194>
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e050:	2b03      	cmp	r3, #3
 800e052:	d02e      	beq.n	800e0b2 <SD_InitCard+0x8e>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	4618      	mov	r0, r3
 800e05a:	f004 fa22 	bl	80124a2 <SDMMC_CmdSendCID>
 800e05e:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e060:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e062:	2b00      	cmp	r3, #0
 800e064:	d001      	beq.n	800e06a <SD_InitCard+0x46>
    {
      return errorstate;
 800e066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e068:	e0a6      	b.n	800e1b8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	2100      	movs	r1, #0
 800e070:	4618      	mov	r0, r3
 800e072:	f004 f802 	bl	801207a <SDMMC_GetResponse>
 800e076:	4602      	mov	r2, r0
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	681b      	ldr	r3, [r3, #0]
 800e080:	2104      	movs	r1, #4
 800e082:	4618      	mov	r0, r3
 800e084:	f003 fff9 	bl	801207a <SDMMC_GetResponse>
 800e088:	4602      	mov	r2, r0
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	671a      	str	r2, [r3, #112]	; 0x70
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	2108      	movs	r1, #8
 800e094:	4618      	mov	r0, r3
 800e096:	f003 fff0 	bl	801207a <SDMMC_GetResponse>
 800e09a:	4602      	mov	r2, r0
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	681b      	ldr	r3, [r3, #0]
 800e0a4:	210c      	movs	r1, #12
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	f003 ffe7 	bl	801207a <SDMMC_GetResponse>
 800e0ac:	4602      	mov	r2, r0
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	679a      	str	r2, [r3, #120]	; 0x78
    }
  }

  if (hsd->SdCard.CardType != CARD_SECURED)
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0b6:	2b03      	cmp	r3, #3
 800e0b8:	d01d      	beq.n	800e0f6 <SD_InitCard+0xd2>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    while (sd_rca == 0U)
 800e0ba:	e019      	b.n	800e0f0 <SD_InitCard+0xcc>
    {
      errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	f107 020a 	add.w	r2, r7, #10
 800e0c4:	4611      	mov	r1, r2
 800e0c6:	4618      	mov	r0, r3
 800e0c8:	f004 fa2a 	bl	8012520 <SDMMC_CmdSetRelAdd>
 800e0cc:	63b8      	str	r0, [r7, #56]	; 0x38
      if (errorstate != HAL_SD_ERROR_NONE)
 800e0ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d001      	beq.n	800e0d8 <SD_InitCard+0xb4>
      {
        return errorstate;
 800e0d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0d6:	e06f      	b.n	800e1b8 <SD_InitCard+0x194>
      }
      if ((HAL_GetTick() - tickstart) >=  SDMMC_CMDTIMEOUT)
 800e0d8:	f7f5 fce0 	bl	8003a9c <HAL_GetTick>
 800e0dc:	4602      	mov	r2, r0
 800e0de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e0e0:	1ad3      	subs	r3, r2, r3
 800e0e2:	f241 3287 	movw	r2, #4999	; 0x1387
 800e0e6:	4293      	cmp	r3, r2
 800e0e8:	d902      	bls.n	800e0f0 <SD_InitCard+0xcc>
      {
        return HAL_SD_ERROR_TIMEOUT;
 800e0ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e0ee:	e063      	b.n	800e1b8 <SD_InitCard+0x194>
    while (sd_rca == 0U)
 800e0f0:	897b      	ldrh	r3, [r7, #10]
 800e0f2:	2b00      	cmp	r3, #0
 800e0f4:	d0e2      	beq.n	800e0bc <SD_InitCard+0x98>
      }
    }
  }
  if (hsd->SdCard.CardType != CARD_SECURED)
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0fa:	2b03      	cmp	r3, #3
 800e0fc:	d036      	beq.n	800e16c <SD_InitCard+0x148>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e0fe:	897b      	ldrh	r3, [r7, #10]
 800e100:	461a      	mov	r2, r3
 800e102:	687b      	ldr	r3, [r7, #4]
 800e104:	645a      	str	r2, [r3, #68]	; 0x44

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	681a      	ldr	r2, [r3, #0]
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e10e:	041b      	lsls	r3, r3, #16
 800e110:	4619      	mov	r1, r3
 800e112:	4610      	mov	r0, r2
 800e114:	f004 f9e4 	bl	80124e0 <SDMMC_CmdSendCSD>
 800e118:	63b8      	str	r0, [r7, #56]	; 0x38
    if (errorstate != HAL_SD_ERROR_NONE)
 800e11a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d001      	beq.n	800e124 <SD_InitCard+0x100>
    {
      return errorstate;
 800e120:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e122:	e049      	b.n	800e1b8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	2100      	movs	r1, #0
 800e12a:	4618      	mov	r0, r3
 800e12c:	f003 ffa5 	bl	801207a <SDMMC_GetResponse>
 800e130:	4602      	mov	r2, r0
 800e132:	687b      	ldr	r3, [r7, #4]
 800e134:	65da      	str	r2, [r3, #92]	; 0x5c
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	2104      	movs	r1, #4
 800e13c:	4618      	mov	r0, r3
 800e13e:	f003 ff9c 	bl	801207a <SDMMC_GetResponse>
 800e142:	4602      	mov	r2, r0
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	661a      	str	r2, [r3, #96]	; 0x60
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	2108      	movs	r1, #8
 800e14e:	4618      	mov	r0, r3
 800e150:	f003 ff93 	bl	801207a <SDMMC_GetResponse>
 800e154:	4602      	mov	r2, r0
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	210c      	movs	r1, #12
 800e160:	4618      	mov	r0, r3
 800e162:	f003 ff8a 	bl	801207a <SDMMC_GetResponse>
 800e166:	4602      	mov	r2, r0
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	669a      	str	r2, [r3, #104]	; 0x68
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	2104      	movs	r1, #4
 800e172:	4618      	mov	r0, r3
 800e174:	f003 ff81 	bl	801207a <SDMMC_GetResponse>
 800e178:	4603      	mov	r3, r0
 800e17a:	0d1a      	lsrs	r2, r3, #20
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e180:	f107 030c 	add.w	r3, r7, #12
 800e184:	4619      	mov	r1, r3
 800e186:	6878      	ldr	r0, [r7, #4]
 800e188:	f7ff fb8c 	bl	800d8a4 <HAL_SD_GetCardCSD>
 800e18c:	4603      	mov	r3, r0
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d002      	beq.n	800e198 <SD_InitCard+0x174>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e192:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e196:	e00f      	b.n	800e1b8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e1a0:	041b      	lsls	r3, r3, #16
 800e1a2:	4619      	mov	r1, r3
 800e1a4:	4610      	mov	r0, r2
 800e1a6:	f004 f893 	bl	80122d0 <SDMMC_CmdSelDesel>
 800e1aa:	63b8      	str	r0, [r7, #56]	; 0x38
  if (errorstate != HAL_SD_ERROR_NONE)
 800e1ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d001      	beq.n	800e1b6 <SD_InitCard+0x192>
  {
    return errorstate;
 800e1b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1b4:	e000      	b.n	800e1b8 <SD_InitCard+0x194>
  }

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e1b6:	2300      	movs	r3, #0
}
 800e1b8:	4618      	mov	r0, r3
 800e1ba:	3740      	adds	r7, #64	; 0x40
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	bd80      	pop	{r7, pc}

0800e1c0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e1c0:	b580      	push	{r7, lr}
 800e1c2:	b086      	sub	sp, #24
 800e1c4:	af00      	add	r7, sp, #0
 800e1c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e1c8:	2300      	movs	r3, #0
 800e1ca:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 800e1cc:	2300      	movs	r3, #0
 800e1ce:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	613b      	str	r3, [r7, #16]
#if (USE_SD_TRANSCEIVER != 0U)
  uint32_t tickstart = HAL_GetTick();
#endif /* USE_SD_TRANSCEIVER  */

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f004 f89c 	bl	8012316 <SDMMC_CmdGoIdleState>
 800e1de:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d001      	beq.n	800e1ea <SD_PowerON+0x2a>
  {
    return errorstate;
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	e072      	b.n	800e2d0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	681b      	ldr	r3, [r3, #0]
 800e1ee:	4618      	mov	r0, r3
 800e1f0:	f004 f8af 	bl	8012352 <SDMMC_CmdOperCond>
 800e1f4:	60f8      	str	r0, [r7, #12]
  if (errorstate == SDMMC_ERROR_TIMEOUT) /* No response to CMD8 */
 800e1f6:	68fb      	ldr	r3, [r7, #12]
 800e1f8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e1fc:	d10d      	bne.n	800e21a <SD_PowerON+0x5a>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	2200      	movs	r2, #0
 800e202:	63da      	str	r2, [r3, #60]	; 0x3c
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	681b      	ldr	r3, [r3, #0]
 800e208:	4618      	mov	r0, r3
 800e20a:	f004 f884 	bl	8012316 <SDMMC_CmdGoIdleState>
 800e20e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e210:	68fb      	ldr	r3, [r7, #12]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d004      	beq.n	800e220 <SD_PowerON+0x60>
    {
      return errorstate;
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	e05a      	b.n	800e2d0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2201      	movs	r2, #1
 800e21e:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  if (hsd->SdCard.CardVersion == CARD_V2_X)
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e224:	2b01      	cmp	r3, #1
 800e226:	d137      	bne.n	800e298 <SD_PowerON+0xd8>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	2100      	movs	r1, #0
 800e22e:	4618      	mov	r0, r3
 800e230:	f004 f8af 	bl	8012392 <SDMMC_CmdAppCommand>
 800e234:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	2b00      	cmp	r3, #0
 800e23a:	d02d      	beq.n	800e298 <SD_PowerON+0xd8>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e23c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e240:	e046      	b.n	800e2d0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e242:	687b      	ldr	r3, [r7, #4]
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	2100      	movs	r1, #0
 800e248:	4618      	mov	r0, r3
 800e24a:	f004 f8a2 	bl	8012392 <SDMMC_CmdAppCommand>
 800e24e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	2b00      	cmp	r3, #0
 800e254:	d001      	beq.n	800e25a <SD_PowerON+0x9a>
    {
      return errorstate;
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	e03a      	b.n	800e2d0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY |
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	491e      	ldr	r1, [pc, #120]	; (800e2d8 <SD_PowerON+0x118>)
 800e260:	4618      	mov	r0, r3
 800e262:	f004 f8b9 	bl	80123d8 <SDMMC_CmdAppOperCommand>
 800e266:	60f8      	str	r0, [r7, #12]
                                         SD_SWITCH_1_8V_CAPACITY);
    if (errorstate != HAL_SD_ERROR_NONE)
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d002      	beq.n	800e274 <SD_PowerON+0xb4>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e26e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800e272:	e02d      	b.n	800e2d0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	2100      	movs	r1, #0
 800e27a:	4618      	mov	r0, r3
 800e27c:	f003 fefd 	bl	801207a <SDMMC_GetResponse>
 800e280:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e282:	697b      	ldr	r3, [r7, #20]
 800e284:	0fdb      	lsrs	r3, r3, #31
 800e286:	2b01      	cmp	r3, #1
 800e288:	d101      	bne.n	800e28e <SD_PowerON+0xce>
 800e28a:	2301      	movs	r3, #1
 800e28c:	e000      	b.n	800e290 <SD_PowerON+0xd0>
 800e28e:	2300      	movs	r3, #0
 800e290:	613b      	str	r3, [r7, #16]

    count++;
 800e292:	68bb      	ldr	r3, [r7, #8]
 800e294:	3301      	adds	r3, #1
 800e296:	60bb      	str	r3, [r7, #8]
  while ((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e298:	68bb      	ldr	r3, [r7, #8]
 800e29a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e29e:	4293      	cmp	r3, r2
 800e2a0:	d802      	bhi.n	800e2a8 <SD_PowerON+0xe8>
 800e2a2:	693b      	ldr	r3, [r7, #16]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d0cc      	beq.n	800e242 <SD_PowerON+0x82>
  }

  if (count >= SDMMC_MAX_VOLT_TRIAL)
 800e2a8:	68bb      	ldr	r3, [r7, #8]
 800e2aa:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800e2ae:	4293      	cmp	r3, r2
 800e2b0:	d902      	bls.n	800e2b8 <SD_PowerON+0xf8>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e2b2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800e2b6:	e00b      	b.n	800e2d0 <SD_PowerON+0x110>
  }

  /* Set default card type */
  hsd->SdCard.CardType = CARD_SDSC;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	2200      	movs	r2, #0
 800e2bc:	639a      	str	r2, [r3, #56]	; 0x38

  if ((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY)
 800e2be:	697b      	ldr	r3, [r7, #20]
 800e2c0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800e2c4:	2b00      	cmp	r3, #0
 800e2c6:	d002      	beq.n	800e2ce <SD_PowerON+0x10e>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2201      	movs	r2, #1
 800e2cc:	639a      	str	r2, [r3, #56]	; 0x38
      }
    }
#endif /* USE_SD_TRANSCEIVER  */
  }

  return HAL_SD_ERROR_NONE;
 800e2ce:	2300      	movs	r3, #0
}
 800e2d0:	4618      	mov	r0, r3
 800e2d2:	3718      	adds	r7, #24
 800e2d4:	46bd      	mov	sp, r7
 800e2d6:	bd80      	pop	{r7, pc}
 800e2d8:	c1100000 	.word	0xc1100000

0800e2dc <SD_SendSDStatus>:
  * @param  pSDstatus: Pointer to the buffer that will contain the SD card status
  *         SD Status register)
  * @retval error state
  */
static uint32_t SD_SendSDStatus(SD_HandleTypeDef *hsd, uint32_t *pSDstatus)
{
 800e2dc:	b580      	push	{r7, lr}
 800e2de:	b08c      	sub	sp, #48	; 0x30
 800e2e0:	af00      	add	r7, sp, #0
 800e2e2:	6078      	str	r0, [r7, #4]
 800e2e4:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e2e6:	f7f5 fbd9 	bl	8003a9c <HAL_GetTick>
 800e2ea:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t count;
  uint32_t *pData = pSDstatus;
 800e2ec:	683b      	ldr	r3, [r7, #0]
 800e2ee:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check SD response */
  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	2100      	movs	r1, #0
 800e2f6:	4618      	mov	r0, r3
 800e2f8:	f003 febf 	bl	801207a <SDMMC_GetResponse>
 800e2fc:	4603      	mov	r3, r0
 800e2fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e302:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e306:	d102      	bne.n	800e30e <SD_SendSDStatus+0x32>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e308:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e30c:	e0b0      	b.n	800e470 <SD_SendSDStatus+0x194>
  }

  /* Set block size for card if it is not equal to current block size for card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 64U);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	2140      	movs	r1, #64	; 0x40
 800e314:	4618      	mov	r0, r3
 800e316:	f003 feef 	bl	80120f8 <SDMMC_CmdBlockLength>
 800e31a:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e31c:	6a3b      	ldr	r3, [r7, #32]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d005      	beq.n	800e32e <SD_SendSDStatus+0x52>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e32a:	6a3b      	ldr	r3, [r7, #32]
 800e32c:	e0a0      	b.n	800e470 <SD_SendSDStatus+0x194>
  }

  /* Send CMD55 */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681a      	ldr	r2, [r3, #0]
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e336:	041b      	lsls	r3, r3, #16
 800e338:	4619      	mov	r1, r3
 800e33a:	4610      	mov	r0, r2
 800e33c:	f004 f829 	bl	8012392 <SDMMC_CmdAppCommand>
 800e340:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e342:	6a3b      	ldr	r3, [r7, #32]
 800e344:	2b00      	cmp	r3, #0
 800e346:	d005      	beq.n	800e354 <SD_SendSDStatus+0x78>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e350:	6a3b      	ldr	r3, [r7, #32]
 800e352:	e08d      	b.n	800e470 <SD_SendSDStatus+0x194>
  }

  /* Configure the SD DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e354:	f04f 33ff 	mov.w	r3, #4294967295
 800e358:	60bb      	str	r3, [r7, #8]
  config.DataLength    = 64U;
 800e35a:	2340      	movs	r3, #64	; 0x40
 800e35c:	60fb      	str	r3, [r7, #12]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_64B;
 800e35e:	2360      	movs	r3, #96	; 0x60
 800e360:	613b      	str	r3, [r7, #16]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e362:	2302      	movs	r3, #2
 800e364:	617b      	str	r3, [r7, #20]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e366:	2300      	movs	r3, #0
 800e368:	61bb      	str	r3, [r7, #24]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e36a:	2301      	movs	r3, #1
 800e36c:	61fb      	str	r3, [r7, #28]
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	681b      	ldr	r3, [r3, #0]
 800e372:	f107 0208 	add.w	r2, r7, #8
 800e376:	4611      	mov	r1, r2
 800e378:	4618      	mov	r0, r3
 800e37a:	f003 fe91 	bl	80120a0 <SDMMC_ConfigData>

  /* Send ACMD13 (SD_APP_STAUS)  with argument as card's RCA */
  errorstate = SDMMC_CmdStatusRegister(hsd->Instance);
 800e37e:	687b      	ldr	r3, [r7, #4]
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	4618      	mov	r0, r3
 800e384:	f004 f911 	bl	80125aa <SDMMC_CmdStatusRegister>
 800e388:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e38a:	6a3b      	ldr	r3, [r7, #32]
 800e38c:	2b00      	cmp	r3, #0
 800e38e:	d02b      	beq.n	800e3e8 <SD_SendSDStatus+0x10c>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_NONE;
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	635a      	str	r2, [r3, #52]	; 0x34
    return errorstate;
 800e398:	6a3b      	ldr	r3, [r7, #32]
 800e39a:	e069      	b.n	800e470 <SD_SendSDStatus+0x194>
  }

  /* Get status data */
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
  {
    if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	681b      	ldr	r3, [r3, #0]
 800e3a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d013      	beq.n	800e3d2 <SD_SendSDStatus+0xf6>
    {
      for (count = 0U; count < 8U; count++)
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e3ae:	e00d      	b.n	800e3cc <SD_SendSDStatus+0xf0>
      {
        *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e3b0:	687b      	ldr	r3, [r7, #4]
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	4618      	mov	r0, r3
 800e3b6:	f003 fdeb 	bl	8011f90 <SDMMC_ReadFIFO>
 800e3ba:	4602      	mov	r2, r0
 800e3bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3be:	601a      	str	r2, [r3, #0]
        pData++;
 800e3c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e3c2:	3304      	adds	r3, #4
 800e3c4:	62bb      	str	r3, [r7, #40]	; 0x28
      for (count = 0U; count < 8U; count++)
 800e3c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3c8:	3301      	adds	r3, #1
 800e3ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800e3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e3ce:	2b07      	cmp	r3, #7
 800e3d0:	d9ee      	bls.n	800e3b0 <SD_SendSDStatus+0xd4>
      }
    }

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e3d2:	f7f5 fb63 	bl	8003a9c <HAL_GetTick>
 800e3d6:	4602      	mov	r2, r0
 800e3d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3da:	1ad3      	subs	r3, r2, r3
 800e3dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e3e0:	d102      	bne.n	800e3e8 <SD_SendSDStatus+0x10c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e3e2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e3e6:	e043      	b.n	800e470 <SD_SendSDStatus+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3ee:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d0d2      	beq.n	800e39c <SD_SendSDStatus+0xc0>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e3f6:	687b      	ldr	r3, [r7, #4]
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e3fc:	f003 0308 	and.w	r3, r3, #8
 800e400:	2b00      	cmp	r3, #0
 800e402:	d001      	beq.n	800e408 <SD_SendSDStatus+0x12c>
  {
    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e404:	2308      	movs	r3, #8
 800e406:	e033      	b.n	800e470 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e40e:	f003 0302 	and.w	r3, r3, #2
 800e412:	2b00      	cmp	r3, #0
 800e414:	d001      	beq.n	800e41a <SD_SendSDStatus+0x13e>
  {
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e416:	2302      	movs	r3, #2
 800e418:	e02a      	b.n	800e470 <SD_SendSDStatus+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e420:	f003 0320 	and.w	r3, r3, #32
 800e424:	2b00      	cmp	r3, #0
 800e426:	d017      	beq.n	800e458 <SD_SendSDStatus+0x17c>
  {
    return HAL_SD_ERROR_RX_OVERRUN;
 800e428:	2320      	movs	r3, #32
 800e42a:	e021      	b.n	800e470 <SD_SendSDStatus+0x194>
    /* Nothing to do */
  }

  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
  {
    *pData = SDMMC_ReadFIFO(hsd->Instance);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	4618      	mov	r0, r3
 800e432:	f003 fdad 	bl	8011f90 <SDMMC_ReadFIFO>
 800e436:	4602      	mov	r2, r0
 800e438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e43a:	601a      	str	r2, [r3, #0]
    pData++;
 800e43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e43e:	3304      	adds	r3, #4
 800e440:	62bb      	str	r3, [r7, #40]	; 0x28

    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e442:	f7f5 fb2b 	bl	8003a9c <HAL_GetTick>
 800e446:	4602      	mov	r2, r0
 800e448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e44a:	1ad3      	subs	r3, r2, r3
 800e44c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e450:	d102      	bne.n	800e458 <SD_SendSDStatus+0x17c>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e452:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e456:	e00b      	b.n	800e470 <SD_SendSDStatus+0x194>
  while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DPSMACT)))
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e45e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800e462:	2b00      	cmp	r3, #0
 800e464:	d1e2      	bne.n	800e42c <SD_SendSDStatus+0x150>
    }
  }

  /* Clear all the static status flags*/
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	681b      	ldr	r3, [r3, #0]
 800e46a:	4a03      	ldr	r2, [pc, #12]	; (800e478 <SD_SendSDStatus+0x19c>)
 800e46c:	639a      	str	r2, [r3, #56]	; 0x38

  return HAL_SD_ERROR_NONE;
 800e46e:	2300      	movs	r3, #0
}
 800e470:	4618      	mov	r0, r3
 800e472:	3730      	adds	r7, #48	; 0x30
 800e474:	46bd      	mov	sp, r7
 800e476:	bd80      	pop	{r7, pc}
 800e478:	18000f3a 	.word	0x18000f3a

0800e47c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e47c:	b580      	push	{r7, lr}
 800e47e:	b084      	sub	sp, #16
 800e480:	af00      	add	r7, sp, #0
 800e482:	6078      	str	r0, [r7, #4]
 800e484:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	2b00      	cmp	r3, #0
 800e48a:	d102      	bne.n	800e492 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e48c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e490:	e018      	b.n	800e4c4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681a      	ldr	r2, [r3, #0]
 800e496:	687b      	ldr	r3, [r7, #4]
 800e498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e49a:	041b      	lsls	r3, r3, #16
 800e49c:	4619      	mov	r1, r3
 800e49e:	4610      	mov	r0, r2
 800e4a0:	f004 f860 	bl	8012564 <SDMMC_CmdSendStatus>
 800e4a4:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	2b00      	cmp	r3, #0
 800e4aa:	d001      	beq.n	800e4b0 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	e009      	b.n	800e4c4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e4b0:	687b      	ldr	r3, [r7, #4]
 800e4b2:	681b      	ldr	r3, [r3, #0]
 800e4b4:	2100      	movs	r1, #0
 800e4b6:	4618      	mov	r0, r3
 800e4b8:	f003 fddf 	bl	801207a <SDMMC_GetResponse>
 800e4bc:	4602      	mov	r2, r0
 800e4be:	683b      	ldr	r3, [r7, #0]
 800e4c0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e4c2:	2300      	movs	r3, #0
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3710      	adds	r7, #16
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e4cc:	b580      	push	{r7, lr}
 800e4ce:	b086      	sub	sp, #24
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e4d4:	2300      	movs	r3, #0
 800e4d6:	60fb      	str	r3, [r7, #12]
 800e4d8:	2300      	movs	r3, #0
 800e4da:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	2100      	movs	r1, #0
 800e4e2:	4618      	mov	r0, r3
 800e4e4:	f003 fdc9 	bl	801207a <SDMMC_GetResponse>
 800e4e8:	4603      	mov	r3, r0
 800e4ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e4ee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e4f2:	d102      	bne.n	800e4fa <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e4f4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e4f8:	e02f      	b.n	800e55a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e4fa:	f107 030c 	add.w	r3, r7, #12
 800e4fe:	4619      	mov	r1, r3
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f000 f879 	bl	800e5f8 <SD_FindSCR>
 800e506:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e508:	697b      	ldr	r3, [r7, #20]
 800e50a:	2b00      	cmp	r3, #0
 800e50c:	d001      	beq.n	800e512 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e50e:	697b      	ldr	r3, [r7, #20]
 800e510:	e023      	b.n	800e55a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if ((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e512:	693b      	ldr	r3, [r7, #16]
 800e514:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800e518:	2b00      	cmp	r3, #0
 800e51a:	d01c      	beq.n	800e556 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681a      	ldr	r2, [r3, #0]
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e524:	041b      	lsls	r3, r3, #16
 800e526:	4619      	mov	r1, r3
 800e528:	4610      	mov	r0, r2
 800e52a:	f003 ff32 	bl	8012392 <SDMMC_CmdAppCommand>
 800e52e:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e530:	697b      	ldr	r3, [r7, #20]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d001      	beq.n	800e53a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e536:	697b      	ldr	r3, [r7, #20]
 800e538:	e00f      	b.n	800e55a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	2102      	movs	r1, #2
 800e540:	4618      	mov	r0, r3
 800e542:	f003 ff69 	bl	8012418 <SDMMC_CmdBusWidth>
 800e546:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e548:	697b      	ldr	r3, [r7, #20]
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d001      	beq.n	800e552 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	e003      	b.n	800e55a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e552:	2300      	movs	r3, #0
 800e554:	e001      	b.n	800e55a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e556:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e55a:	4618      	mov	r0, r3
 800e55c:	3718      	adds	r7, #24
 800e55e:	46bd      	mov	sp, r7
 800e560:	bd80      	pop	{r7, pc}

0800e562 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e562:	b580      	push	{r7, lr}
 800e564:	b086      	sub	sp, #24
 800e566:	af00      	add	r7, sp, #0
 800e568:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0UL, 0UL};
 800e56a:	2300      	movs	r3, #0
 800e56c:	60fb      	str	r3, [r7, #12]
 800e56e:	2300      	movs	r3, #0
 800e570:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if ((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	681b      	ldr	r3, [r3, #0]
 800e576:	2100      	movs	r1, #0
 800e578:	4618      	mov	r0, r3
 800e57a:	f003 fd7e 	bl	801207a <SDMMC_GetResponse>
 800e57e:	4603      	mov	r3, r0
 800e580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e584:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800e588:	d102      	bne.n	800e590 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e58a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800e58e:	e02f      	b.n	800e5f0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e590:	f107 030c 	add.w	r3, r7, #12
 800e594:	4619      	mov	r1, r3
 800e596:	6878      	ldr	r0, [r7, #4]
 800e598:	f000 f82e 	bl	800e5f8 <SD_FindSCR>
 800e59c:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_SD_ERROR_NONE)
 800e59e:	697b      	ldr	r3, [r7, #20]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d001      	beq.n	800e5a8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e5a4:	697b      	ldr	r3, [r7, #20]
 800e5a6:	e023      	b.n	800e5f0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if ((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e5a8:	693b      	ldr	r3, [r7, #16]
 800e5aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d01c      	beq.n	800e5ec <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681a      	ldr	r2, [r3, #0]
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e5ba:	041b      	lsls	r3, r3, #16
 800e5bc:	4619      	mov	r1, r3
 800e5be:	4610      	mov	r0, r2
 800e5c0:	f003 fee7 	bl	8012392 <SDMMC_CmdAppCommand>
 800e5c4:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e5c6:	697b      	ldr	r3, [r7, #20]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d001      	beq.n	800e5d0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e5cc:	697b      	ldr	r3, [r7, #20]
 800e5ce:	e00f      	b.n	800e5f0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	2100      	movs	r1, #0
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f003 ff1e 	bl	8012418 <SDMMC_CmdBusWidth>
 800e5dc:	6178      	str	r0, [r7, #20]
    if (errorstate != HAL_SD_ERROR_NONE)
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d001      	beq.n	800e5e8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	e003      	b.n	800e5f0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e5e8:	2300      	movs	r3, #0
 800e5ea:	e001      	b.n	800e5f0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e5ec:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800e5f0:	4618      	mov	r0, r3
 800e5f2:	3718      	adds	r7, #24
 800e5f4:	46bd      	mov	sp, r7
 800e5f6:	bd80      	pop	{r7, pc}

0800e5f8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e5f8:	b580      	push	{r7, lr}
 800e5fa:	b08e      	sub	sp, #56	; 0x38
 800e5fc:	af00      	add	r7, sp, #0
 800e5fe:	6078      	str	r0, [r7, #4]
 800e600:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e602:	f7f5 fa4b 	bl	8003a9c <HAL_GetTick>
 800e606:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800e608:	2300      	movs	r3, #0
 800e60a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0UL, 0UL};
 800e60c:	2300      	movs	r3, #0
 800e60e:	60bb      	str	r3, [r7, #8]
 800e610:	2300      	movs	r3, #0
 800e612:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e614:	683b      	ldr	r3, [r7, #0]
 800e616:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	681b      	ldr	r3, [r3, #0]
 800e61c:	2108      	movs	r1, #8
 800e61e:	4618      	mov	r0, r3
 800e620:	f003 fd6a 	bl	80120f8 <SDMMC_CmdBlockLength>
 800e624:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d001      	beq.n	800e630 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e62e:	e0ad      	b.n	800e78c <SD_FindSCR+0x194>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	681a      	ldr	r2, [r3, #0]
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e638:	041b      	lsls	r3, r3, #16
 800e63a:	4619      	mov	r1, r3
 800e63c:	4610      	mov	r0, r2
 800e63e:	f003 fea8 	bl	8012392 <SDMMC_CmdAppCommand>
 800e642:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e646:	2b00      	cmp	r3, #0
 800e648:	d001      	beq.n	800e64e <SD_FindSCR+0x56>
  {
    return errorstate;
 800e64a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e64c:	e09e      	b.n	800e78c <SD_FindSCR+0x194>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e64e:	f04f 33ff 	mov.w	r3, #4294967295
 800e652:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e654:	2308      	movs	r3, #8
 800e656:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e658:	2330      	movs	r3, #48	; 0x30
 800e65a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e65c:	2302      	movs	r3, #2
 800e65e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e660:	2300      	movs	r3, #0
 800e662:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e664:	2301      	movs	r3, #1
 800e666:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	681b      	ldr	r3, [r3, #0]
 800e66c:	f107 0210 	add.w	r2, r7, #16
 800e670:	4611      	mov	r1, r2
 800e672:	4618      	mov	r0, r3
 800e674:	f003 fd14 	bl	80120a0 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e678:	687b      	ldr	r3, [r7, #4]
 800e67a:	681b      	ldr	r3, [r3, #0]
 800e67c:	4618      	mov	r0, r3
 800e67e:	f003 feee 	bl	801245e <SDMMC_CmdSendSCR>
 800e682:	62b8      	str	r0, [r7, #40]	; 0x28
  if (errorstate != HAL_SD_ERROR_NONE)
 800e684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e686:	2b00      	cmp	r3, #0
 800e688:	d027      	beq.n	800e6da <SD_FindSCR+0xe2>
  {
    return errorstate;
 800e68a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e68c:	e07e      	b.n	800e78c <SD_FindSCR+0x194>
  }

  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
                            SDMMC_FLAG_DATAEND))
  {
    if ((!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOE)) && (index == 0U))
 800e68e:	687b      	ldr	r3, [r7, #4]
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e694:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800e698:	2b00      	cmp	r3, #0
 800e69a:	d113      	bne.n	800e6c4 <SD_FindSCR+0xcc>
 800e69c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d110      	bne.n	800e6c4 <SD_FindSCR+0xcc>
    {
      tempscr[0] = SDMMC_ReadFIFO(hsd->Instance);
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	681b      	ldr	r3, [r3, #0]
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	f003 fc72 	bl	8011f90 <SDMMC_ReadFIFO>
 800e6ac:	4603      	mov	r3, r0
 800e6ae:	60bb      	str	r3, [r7, #8]
      tempscr[1] = SDMMC_ReadFIFO(hsd->Instance);
 800e6b0:	687b      	ldr	r3, [r7, #4]
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	f003 fc6b 	bl	8011f90 <SDMMC_ReadFIFO>
 800e6ba:	4603      	mov	r3, r0
 800e6bc:	60fb      	str	r3, [r7, #12]
      index++;
 800e6be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	637b      	str	r3, [r7, #52]	; 0x34
    }


    if ((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800e6c4:	f7f5 f9ea 	bl	8003a9c <HAL_GetTick>
 800e6c8:	4602      	mov	r2, r0
 800e6ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6cc:	1ad3      	subs	r3, r2, r3
 800e6ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6d2:	d102      	bne.n	800e6da <SD_FindSCR+0xe2>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e6d4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800e6d8:	e058      	b.n	800e78c <SD_FindSCR+0x194>
  while (!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DBCKEND |
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	681b      	ldr	r3, [r3, #0]
 800e6de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e6e0:	f240 532a 	movw	r3, #1322	; 0x52a
 800e6e4:	4013      	ands	r3, r2
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d0d1      	beq.n	800e68e <SD_FindSCR+0x96>
    }
  }

  if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	681b      	ldr	r3, [r3, #0]
 800e6ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6f0:	f003 0308 	and.w	r3, r3, #8
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d005      	beq.n	800e704 <SD_FindSCR+0x10c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	2208      	movs	r2, #8
 800e6fe:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e700:	2308      	movs	r3, #8
 800e702:	e043      	b.n	800e78c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e70a:	f003 0302 	and.w	r3, r3, #2
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d005      	beq.n	800e71e <SD_FindSCR+0x126>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	2202      	movs	r2, #2
 800e718:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e71a:	2302      	movs	r3, #2
 800e71c:	e036      	b.n	800e78c <SD_FindSCR+0x194>
  }
  else if (__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	681b      	ldr	r3, [r3, #0]
 800e722:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e724:	f003 0320 	and.w	r3, r3, #32
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d005      	beq.n	800e738 <SD_FindSCR+0x140>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	2220      	movs	r2, #32
 800e732:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e734:	2320      	movs	r3, #32
 800e736:	e029      	b.n	800e78c <SD_FindSCR+0x194>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	681b      	ldr	r3, [r3, #0]
 800e73c:	4a15      	ldr	r2, [pc, #84]	; (800e794 <SD_FindSCR+0x19c>)
 800e73e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	061a      	lsls	r2, r3, #24
 800e744:	68fb      	ldr	r3, [r7, #12]
 800e746:	021b      	lsls	r3, r3, #8
 800e748:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e74c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e74e:	68fb      	ldr	r3, [r7, #12]
 800e750:	0a1b      	lsrs	r3, r3, #8
 800e752:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e756:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e758:	68fb      	ldr	r3, [r7, #12]
 800e75a:	0e1b      	lsrs	r3, r3, #24
 800e75c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) | \
 800e75e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e760:	601a      	str	r2, [r3, #0]
    scr++;
 800e762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e764:	3304      	adds	r3, #4
 800e766:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e768:	68bb      	ldr	r3, [r7, #8]
 800e76a:	061a      	lsls	r2, r3, #24
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	021b      	lsls	r3, r3, #8
 800e770:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e774:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e776:	68bb      	ldr	r3, [r7, #8]
 800e778:	0a1b      	lsrs	r3, r3, #8
 800e77a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e77e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e780:	68bb      	ldr	r3, [r7, #8]
 800e782:	0e1b      	lsrs	r3, r3, #24
 800e784:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) | \
 800e786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e788:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e78a:	2300      	movs	r3, #0
}
 800e78c:	4618      	mov	r0, r3
 800e78e:	3738      	adds	r7, #56	; 0x38
 800e790:	46bd      	mov	sp, r7
 800e792:	bd80      	pop	{r7, pc}
 800e794:	18000f3a 	.word	0x18000f3a

0800e798 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b086      	sub	sp, #24
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  uint8_t *tmp;

  tmp = hsd->pRxBuffPtr;
 800e7a0:	687b      	ldr	r3, [r7, #4]
 800e7a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e7a4:	613b      	str	r3, [r7, #16]

  if (hsd->RxXferSize >= 32U)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7aa:	2b1f      	cmp	r3, #31
 800e7ac:	d936      	bls.n	800e81c <SD_Read_IT+0x84>
  {
    /* Read data from SDMMC Rx FIFO */
    for (count = 0U; count < 8U; count++)
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	617b      	str	r3, [r7, #20]
 800e7b2:	e027      	b.n	800e804 <SD_Read_IT+0x6c>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	4618      	mov	r0, r3
 800e7ba:	f003 fbe9 	bl	8011f90 <SDMMC_ReadFIFO>
 800e7be:	60f8      	str	r0, [r7, #12]
      *tmp = (uint8_t)(data & 0xFFU);
 800e7c0:	68fb      	ldr	r3, [r7, #12]
 800e7c2:	b2da      	uxtb	r2, r3
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e7c8:	693b      	ldr	r3, [r7, #16]
 800e7ca:	3301      	adds	r3, #1
 800e7cc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	0a1b      	lsrs	r3, r3, #8
 800e7d2:	b2da      	uxtb	r2, r3
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e7d8:	693b      	ldr	r3, [r7, #16]
 800e7da:	3301      	adds	r3, #1
 800e7dc:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	0c1b      	lsrs	r3, r3, #16
 800e7e2:	b2da      	uxtb	r2, r3
 800e7e4:	693b      	ldr	r3, [r7, #16]
 800e7e6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e7e8:	693b      	ldr	r3, [r7, #16]
 800e7ea:	3301      	adds	r3, #1
 800e7ec:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	0e1b      	lsrs	r3, r3, #24
 800e7f2:	b2da      	uxtb	r2, r3
 800e7f4:	693b      	ldr	r3, [r7, #16]
 800e7f6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800e7f8:	693b      	ldr	r3, [r7, #16]
 800e7fa:	3301      	adds	r3, #1
 800e7fc:	613b      	str	r3, [r7, #16]
    for (count = 0U; count < 8U; count++)
 800e7fe:	697b      	ldr	r3, [r7, #20]
 800e800:	3301      	adds	r3, #1
 800e802:	617b      	str	r3, [r7, #20]
 800e804:	697b      	ldr	r3, [r7, #20]
 800e806:	2b07      	cmp	r3, #7
 800e808:	d9d4      	bls.n	800e7b4 <SD_Read_IT+0x1c>
    }

    hsd->pRxBuffPtr = tmp;
 800e80a:	687b      	ldr	r3, [r7, #4]
 800e80c:	693a      	ldr	r2, [r7, #16]
 800e80e:	625a      	str	r2, [r3, #36]	; 0x24
    hsd->RxXferSize -= 32U;
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e814:	f1a3 0220 	sub.w	r2, r3, #32
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	629a      	str	r2, [r3, #40]	; 0x28
  }
}
 800e81c:	bf00      	nop
 800e81e:	3718      	adds	r7, #24
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}

0800e824 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800e824:	b580      	push	{r7, lr}
 800e826:	b086      	sub	sp, #24
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
  uint32_t count;
  uint32_t data;
  const uint8_t *tmp;

  tmp = hsd->pTxBuffPtr;
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	69db      	ldr	r3, [r3, #28]
 800e830:	613b      	str	r3, [r7, #16]

  if (hsd->TxXferSize >= 32U)
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	6a1b      	ldr	r3, [r3, #32]
 800e836:	2b1f      	cmp	r3, #31
 800e838:	d93a      	bls.n	800e8b0 <SD_Write_IT+0x8c>
  {
    /* Write data to SDMMC Tx FIFO */
    for (count = 0U; count < 8U; count++)
 800e83a:	2300      	movs	r3, #0
 800e83c:	617b      	str	r3, [r7, #20]
 800e83e:	e02b      	b.n	800e898 <SD_Write_IT+0x74>
    {
      data = (uint32_t)(*tmp);
 800e840:	693b      	ldr	r3, [r7, #16]
 800e842:	781b      	ldrb	r3, [r3, #0]
 800e844:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e846:	693b      	ldr	r3, [r7, #16]
 800e848:	3301      	adds	r3, #1
 800e84a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800e84c:	693b      	ldr	r3, [r7, #16]
 800e84e:	781b      	ldrb	r3, [r3, #0]
 800e850:	021a      	lsls	r2, r3, #8
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	4313      	orrs	r3, r2
 800e856:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e858:	693b      	ldr	r3, [r7, #16]
 800e85a:	3301      	adds	r3, #1
 800e85c:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800e85e:	693b      	ldr	r3, [r7, #16]
 800e860:	781b      	ldrb	r3, [r3, #0]
 800e862:	041a      	lsls	r2, r3, #16
 800e864:	68fb      	ldr	r3, [r7, #12]
 800e866:	4313      	orrs	r3, r2
 800e868:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e86a:	693b      	ldr	r3, [r7, #16]
 800e86c:	3301      	adds	r3, #1
 800e86e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800e870:	693b      	ldr	r3, [r7, #16]
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	061a      	lsls	r2, r3, #24
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	4313      	orrs	r3, r2
 800e87a:	60fb      	str	r3, [r7, #12]
      tmp++;
 800e87c:	693b      	ldr	r3, [r7, #16]
 800e87e:	3301      	adds	r3, #1
 800e880:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	681b      	ldr	r3, [r3, #0]
 800e886:	f107 020c 	add.w	r2, r7, #12
 800e88a:	4611      	mov	r1, r2
 800e88c:	4618      	mov	r0, r3
 800e88e:	f003 fb8c 	bl	8011faa <SDMMC_WriteFIFO>
    for (count = 0U; count < 8U; count++)
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	3301      	adds	r3, #1
 800e896:	617b      	str	r3, [r7, #20]
 800e898:	697b      	ldr	r3, [r7, #20]
 800e89a:	2b07      	cmp	r3, #7
 800e89c:	d9d0      	bls.n	800e840 <SD_Write_IT+0x1c>
    }

    hsd->pTxBuffPtr = tmp;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	693a      	ldr	r2, [r7, #16]
 800e8a2:	61da      	str	r2, [r3, #28]
    hsd->TxXferSize -= 32U;
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	6a1b      	ldr	r3, [r3, #32]
 800e8a8:	f1a3 0220 	sub.w	r2, r3, #32
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	621a      	str	r2, [r3, #32]
  }
}
 800e8b0:	bf00      	nop
 800e8b2:	3718      	adds	r7, #24
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}

0800e8b8 <HAL_SDEx_Read_DMADoubleBuf0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e8b8:	b480      	push	{r7}
 800e8ba:	b083      	sub	sp, #12
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e8c0:	bf00      	nop
 800e8c2:	370c      	adds	r7, #12
 800e8c4:	46bd      	mov	sp, r7
 800e8c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8ca:	4770      	bx	lr

0800e8cc <HAL_SDEx_Read_DMADoubleBuf1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e8cc:	b480      	push	{r7}
 800e8ce:	b083      	sub	sp, #12
 800e8d0:	af00      	add	r7, sp, #0
 800e8d2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e8d4:	bf00      	nop
 800e8d6:	370c      	adds	r7, #12
 800e8d8:	46bd      	mov	sp, r7
 800e8da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8de:	4770      	bx	lr

0800e8e0 <HAL_SDEx_Write_DMADoubleBuf0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf0CpltCallback(SD_HandleTypeDef *hsd)
{
 800e8e0:	b480      	push	{r7}
 800e8e2:	b083      	sub	sp, #12
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf0CpltCallback can be implemented in the user file
   */
}
 800e8e8:	bf00      	nop
 800e8ea:	370c      	adds	r7, #12
 800e8ec:	46bd      	mov	sp, r7
 800e8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8f2:	4770      	bx	lr

0800e8f4 <HAL_SDEx_Write_DMADoubleBuf1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuf1CpltCallback(SD_HandleTypeDef *hsd)
{
 800e8f4:	b480      	push	{r7}
 800e8f6:	b083      	sub	sp, #12
 800e8f8:	af00      	add	r7, sp, #0
 800e8fa:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuf1CpltCallback can be implemented in the user file
   */
}
 800e8fc:	bf00      	nop
 800e8fe:	370c      	adds	r7, #12
 800e900:	46bd      	mov	sp, r7
 800e902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e906:	4770      	bx	lr

0800e908 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e908:	b580      	push	{r7, lr}
 800e90a:	b084      	sub	sp, #16
 800e90c:	af00      	add	r7, sp, #0
 800e90e:	6078      	str	r0, [r7, #4]
  uint32_t crc_length;
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e910:	687b      	ldr	r3, [r7, #4]
 800e912:	2b00      	cmp	r3, #0
 800e914:	d101      	bne.n	800e91a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e916:	2301      	movs	r3, #1
 800e918:	e10f      	b.n	800eb3a <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2200      	movs	r2, #0
 800e91e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	4a87      	ldr	r2, [pc, #540]	; (800eb44 <HAL_SPI_Init+0x23c>)
 800e926:	4293      	cmp	r3, r2
 800e928:	d00f      	beq.n	800e94a <HAL_SPI_Init+0x42>
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	4a86      	ldr	r2, [pc, #536]	; (800eb48 <HAL_SPI_Init+0x240>)
 800e930:	4293      	cmp	r3, r2
 800e932:	d00a      	beq.n	800e94a <HAL_SPI_Init+0x42>
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	4a84      	ldr	r2, [pc, #528]	; (800eb4c <HAL_SPI_Init+0x244>)
 800e93a:	4293      	cmp	r3, r2
 800e93c:	d005      	beq.n	800e94a <HAL_SPI_Init+0x42>
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	68db      	ldr	r3, [r3, #12]
 800e942:	2b0f      	cmp	r3, #15
 800e944:	d901      	bls.n	800e94a <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800e946:	2301      	movs	r3, #1
 800e948:	e0f7      	b.n	800eb3a <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800e94a:	6878      	ldr	r0, [r7, #4]
 800e94c:	f000 fd5a 	bl	800f404 <SPI_GetPacketSize>
 800e950:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	681b      	ldr	r3, [r3, #0]
 800e956:	4a7b      	ldr	r2, [pc, #492]	; (800eb44 <HAL_SPI_Init+0x23c>)
 800e958:	4293      	cmp	r3, r2
 800e95a:	d00c      	beq.n	800e976 <HAL_SPI_Init+0x6e>
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	681b      	ldr	r3, [r3, #0]
 800e960:	4a79      	ldr	r2, [pc, #484]	; (800eb48 <HAL_SPI_Init+0x240>)
 800e962:	4293      	cmp	r3, r2
 800e964:	d007      	beq.n	800e976 <HAL_SPI_Init+0x6e>
 800e966:	687b      	ldr	r3, [r7, #4]
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	4a78      	ldr	r2, [pc, #480]	; (800eb4c <HAL_SPI_Init+0x244>)
 800e96c:	4293      	cmp	r3, r2
 800e96e:	d002      	beq.n	800e976 <HAL_SPI_Init+0x6e>
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2b08      	cmp	r3, #8
 800e974:	d811      	bhi.n	800e99a <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800e97a:	4a72      	ldr	r2, [pc, #456]	; (800eb44 <HAL_SPI_Init+0x23c>)
 800e97c:	4293      	cmp	r3, r2
 800e97e:	d009      	beq.n	800e994 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	4a70      	ldr	r2, [pc, #448]	; (800eb48 <HAL_SPI_Init+0x240>)
 800e986:	4293      	cmp	r3, r2
 800e988:	d004      	beq.n	800e994 <HAL_SPI_Init+0x8c>
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	681b      	ldr	r3, [r3, #0]
 800e98e:	4a6f      	ldr	r2, [pc, #444]	; (800eb4c <HAL_SPI_Init+0x244>)
 800e990:	4293      	cmp	r3, r2
 800e992:	d104      	bne.n	800e99e <HAL_SPI_Init+0x96>
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	2b10      	cmp	r3, #16
 800e998:	d901      	bls.n	800e99e <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800e99a:	2301      	movs	r3, #1
 800e99c:	e0cd      	b.n	800eb3a <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800e9a4:	b2db      	uxtb	r3, r3
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d106      	bne.n	800e9b8 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	2200      	movs	r2, #0
 800e9ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	f7f4 fa8a 	bl	8002ecc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e9b8:	687b      	ldr	r3, [r7, #4]
 800e9ba:	2202      	movs	r2, #2
 800e9bc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e9c0:	687b      	ldr	r3, [r7, #4]
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	681a      	ldr	r2, [r3, #0]
 800e9c6:	687b      	ldr	r3, [r7, #4]
 800e9c8:	681b      	ldr	r3, [r3, #0]
 800e9ca:	f022 0201 	bic.w	r2, r2, #1
 800e9ce:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	689b      	ldr	r3, [r3, #8]
 800e9d6:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800e9da:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	699b      	ldr	r3, [r3, #24]
 800e9e0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800e9e4:	d119      	bne.n	800ea1a <HAL_SPI_Init+0x112>
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	685b      	ldr	r3, [r3, #4]
 800e9ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800e9ee:	d103      	bne.n	800e9f8 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d008      	beq.n	800ea0a <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d10c      	bne.n	800ea1a <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800ea04:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800ea08:	d107      	bne.n	800ea1a <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	681b      	ldr	r3, [r3, #0]
 800ea0e:	681a      	ldr	r2, [r3, #0]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	681b      	ldr	r3, [r3, #0]
 800ea14:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ea18:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800ea1a:	687b      	ldr	r3, [r7, #4]
 800ea1c:	685b      	ldr	r3, [r3, #4]
 800ea1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d00f      	beq.n	800ea46 <HAL_SPI_Init+0x13e>
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	68db      	ldr	r3, [r3, #12]
 800ea2a:	2b06      	cmp	r3, #6
 800ea2c:	d90b      	bls.n	800ea46 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800ea2e:	687b      	ldr	r3, [r7, #4]
 800ea30:	681b      	ldr	r3, [r3, #0]
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	f423 7180 	bic.w	r1, r3, #256	; 0x100
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	430a      	orrs	r2, r1
 800ea42:	601a      	str	r2, [r3, #0]
 800ea44:	e007      	b.n	800ea56 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	681b      	ldr	r3, [r3, #0]
 800ea4a:	681a      	ldr	r2, [r3, #0]
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	681b      	ldr	r3, [r3, #0]
 800ea50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800ea54:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	69da      	ldr	r2, [r3, #28]
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ea5e:	431a      	orrs	r2, r3
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	431a      	orrs	r2, r3
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ea68:	ea42 0103 	orr.w	r1, r2, r3
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	68da      	ldr	r2, [r3, #12]
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	430a      	orrs	r2, r1
 800ea76:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ea80:	431a      	orrs	r2, r3
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ea86:	431a      	orrs	r2, r3
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	699b      	ldr	r3, [r3, #24]
 800ea8c:	431a      	orrs	r2, r3
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	691b      	ldr	r3, [r3, #16]
 800ea92:	431a      	orrs	r2, r3
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	695b      	ldr	r3, [r3, #20]
 800ea98:	431a      	orrs	r2, r3
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	6a1b      	ldr	r3, [r3, #32]
 800ea9e:	431a      	orrs	r2, r3
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	685b      	ldr	r3, [r3, #4]
 800eaa4:	431a      	orrs	r2, r3
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eaaa:	431a      	orrs	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	689b      	ldr	r3, [r3, #8]
 800eab0:	431a      	orrs	r2, r3
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800eab6:	ea42 0103 	orr.w	r1, r2, r3
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	430a      	orrs	r2, r1
 800eac4:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	685b      	ldr	r3, [r3, #4]
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d113      	bne.n	800eaf6 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	689b      	ldr	r3, [r3, #8]
 800ead4:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800eae0:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800eae2:	687b      	ldr	r3, [r7, #4]
 800eae4:	681b      	ldr	r3, [r3, #0]
 800eae6:	689b      	ldr	r3, [r3, #8]
 800eae8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800eaec:	687b      	ldr	r3, [r7, #4]
 800eaee:	681b      	ldr	r3, [r3, #0]
 800eaf0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800eaf4:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	681b      	ldr	r3, [r3, #0]
 800eafa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	f022 0201 	bic.w	r2, r2, #1
 800eb04:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	685b      	ldr	r3, [r3, #4]
 800eb0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d00a      	beq.n	800eb28 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	681b      	ldr	r3, [r3, #0]
 800eb16:	68db      	ldr	r3, [r3, #12]
 800eb18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	681b      	ldr	r3, [r3, #0]
 800eb24:	430a      	orrs	r2, r1
 800eb26:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2200      	movs	r2, #0
 800eb2c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	2201      	movs	r2, #1
 800eb34:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800eb38:	2300      	movs	r3, #0
}
 800eb3a:	4618      	mov	r0, r3
 800eb3c:	3710      	adds	r7, #16
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bd80      	pop	{r7, pc}
 800eb42:	bf00      	nop
 800eb44:	40013000 	.word	0x40013000
 800eb48:	40003800 	.word	0x40003800
 800eb4c:	40003c00 	.word	0x40003c00

0800eb50 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eb50:	b580      	push	{r7, lr}
 800eb52:	b08a      	sub	sp, #40	; 0x28
 800eb54:	af02      	add	r7, sp, #8
 800eb56:	60f8      	str	r0, [r7, #12]
 800eb58:	60b9      	str	r1, [r7, #8]
 800eb5a:	603b      	str	r3, [r7, #0]
 800eb5c:	4613      	mov	r3, r2
 800eb5e:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800eb60:	68fb      	ldr	r3, [r7, #12]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	3320      	adds	r3, #32
 800eb66:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eb68:	2300      	movs	r3, #0
 800eb6a:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800eb72:	2b01      	cmp	r3, #1
 800eb74:	d101      	bne.n	800eb7a <HAL_SPI_Transmit+0x2a>
 800eb76:	2302      	movs	r3, #2
 800eb78:	e1e1      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	2201      	movs	r2, #1
 800eb7e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eb82:	f7f4 ff8b 	bl	8003a9c <HAL_GetTick>
 800eb86:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eb88:	68fb      	ldr	r3, [r7, #12]
 800eb8a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800eb8e:	b2db      	uxtb	r3, r3
 800eb90:	2b01      	cmp	r3, #1
 800eb92:	d007      	beq.n	800eba4 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800eb94:	2302      	movs	r3, #2
 800eb96:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	2200      	movs	r2, #0
 800eb9c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800eba0:	7efb      	ldrb	r3, [r7, #27]
 800eba2:	e1cc      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
  }

  if ((pData == NULL) || (Size == 0UL))
 800eba4:	68bb      	ldr	r3, [r7, #8]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d002      	beq.n	800ebb0 <HAL_SPI_Transmit+0x60>
 800ebaa:	88fb      	ldrh	r3, [r7, #6]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d107      	bne.n	800ebc0 <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800ebb0:	2301      	movs	r3, #1
 800ebb2:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	2200      	movs	r2, #0
 800ebb8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ebbc:	7efb      	ldrb	r3, [r7, #27]
 800ebbe:	e1be      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	2203      	movs	r2, #3
 800ebc4:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	2200      	movs	r2, #0
 800ebcc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ebd0:	68fb      	ldr	r3, [r7, #12]
 800ebd2:	68ba      	ldr	r2, [r7, #8]
 800ebd4:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	88fa      	ldrh	r2, [r7, #6]
 800ebda:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	88fa      	ldrh	r2, [r7, #6]
 800ebe2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	2200      	movs	r2, #0
 800ebea:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ebec:	68fb      	ldr	r3, [r7, #12]
 800ebee:	2200      	movs	r2, #0
 800ebf0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	2200      	movs	r2, #0
 800ec00:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	2200      	movs	r2, #0
 800ec06:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	689b      	ldr	r3, [r3, #8]
 800ec0c:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800ec10:	d108      	bne.n	800ec24 <HAL_SPI_Transmit+0xd4>
  {
    SPI_1LINE_TX(hspi);
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	681a      	ldr	r2, [r3, #0]
 800ec18:	68fb      	ldr	r3, [r7, #12]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ec20:	601a      	str	r2, [r3, #0]
 800ec22:	e009      	b.n	800ec38 <HAL_SPI_Transmit+0xe8>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	68db      	ldr	r3, [r3, #12]
 800ec2a:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800ec2e:	68fb      	ldr	r3, [r7, #12]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800ec36:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	681b      	ldr	r3, [r3, #0]
 800ec3c:	685a      	ldr	r2, [r3, #4]
 800ec3e:	4b96      	ldr	r3, [pc, #600]	; (800ee98 <HAL_SPI_Transmit+0x348>)
 800ec40:	4013      	ands	r3, r2
 800ec42:	88f9      	ldrh	r1, [r7, #6]
 800ec44:	68fa      	ldr	r2, [r7, #12]
 800ec46:	6812      	ldr	r2, [r2, #0]
 800ec48:	430b      	orrs	r3, r1
 800ec4a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800ec4c:	68fb      	ldr	r3, [r7, #12]
 800ec4e:	681b      	ldr	r3, [r3, #0]
 800ec50:	681a      	ldr	r2, [r3, #0]
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	f042 0201 	orr.w	r2, r2, #1
 800ec5a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	685b      	ldr	r3, [r3, #4]
 800ec60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ec64:	d107      	bne.n	800ec76 <HAL_SPI_Transmit+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	681b      	ldr	r3, [r3, #0]
 800ec6a:	681a      	ldr	r2, [r3, #0]
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ec74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	68db      	ldr	r3, [r3, #12]
 800ec7a:	2b0f      	cmp	r3, #15
 800ec7c:	d947      	bls.n	800ed0e <HAL_SPI_Transmit+0x1be>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ec7e:	e03f      	b.n	800ed00 <HAL_SPI_Transmit+0x1b0>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	695b      	ldr	r3, [r3, #20]
 800ec86:	f003 0302 	and.w	r3, r3, #2
 800ec8a:	2b02      	cmp	r3, #2
 800ec8c:	d114      	bne.n	800ecb8 <HAL_SPI_Transmit+0x168>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	6812      	ldr	r2, [r2, #0]
 800ec98:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800ec9a:	68fb      	ldr	r3, [r7, #12]
 800ec9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ec9e:	1d1a      	adds	r2, r3, #4
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	3b01      	subs	r3, #1
 800ecae:	b29a      	uxth	r2, r3
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ecb6:	e023      	b.n	800ed00 <HAL_SPI_Transmit+0x1b0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ecb8:	f7f4 fef0 	bl	8003a9c <HAL_GetTick>
 800ecbc:	4602      	mov	r2, r0
 800ecbe:	697b      	ldr	r3, [r7, #20]
 800ecc0:	1ad3      	subs	r3, r2, r3
 800ecc2:	683a      	ldr	r2, [r7, #0]
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d803      	bhi.n	800ecd0 <HAL_SPI_Transmit+0x180>
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ecce:	d102      	bne.n	800ecd6 <HAL_SPI_Transmit+0x186>
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d114      	bne.n	800ed00 <HAL_SPI_Transmit+0x1b0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800ecd6:	68f8      	ldr	r0, [r7, #12]
 800ecd8:	f000 fac6 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2200      	movs	r2, #0
 800ece0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800ece4:	68fb      	ldr	r3, [r7, #12]
 800ece6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ecea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800ecee:	68fb      	ldr	r3, [r7, #12]
 800ecf0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2201      	movs	r2, #1
 800ecf8:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800ecfc:	2303      	movs	r3, #3
 800ecfe:	e11e      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	2b00      	cmp	r3, #0
 800ed0a:	d1b9      	bne.n	800ec80 <HAL_SPI_Transmit+0x130>
 800ed0c:	e0f1      	b.n	800eef2 <HAL_SPI_Transmit+0x3a2>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	68db      	ldr	r3, [r3, #12]
 800ed12:	2b07      	cmp	r3, #7
 800ed14:	f240 80e6 	bls.w	800eee4 <HAL_SPI_Transmit+0x394>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800ed18:	e05d      	b.n	800edd6 <HAL_SPI_Transmit+0x286>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	695b      	ldr	r3, [r3, #20]
 800ed20:	f003 0302 	and.w	r3, r3, #2
 800ed24:	2b02      	cmp	r3, #2
 800ed26:	d132      	bne.n	800ed8e <HAL_SPI_Transmit+0x23e>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed2e:	b29b      	uxth	r3, r3
 800ed30:	2b01      	cmp	r3, #1
 800ed32:	d918      	bls.n	800ed66 <HAL_SPI_Transmit+0x216>
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d014      	beq.n	800ed66 <HAL_SPI_Transmit+0x216>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ed3c:	68fb      	ldr	r3, [r7, #12]
 800ed3e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ed40:	68fb      	ldr	r3, [r7, #12]
 800ed42:	681b      	ldr	r3, [r3, #0]
 800ed44:	6812      	ldr	r2, [r2, #0]
 800ed46:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ed48:	68fb      	ldr	r3, [r7, #12]
 800ed4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed4c:	1d1a      	adds	r2, r3, #4
 800ed4e:	68fb      	ldr	r3, [r7, #12]
 800ed50:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ed52:	68fb      	ldr	r3, [r7, #12]
 800ed54:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed58:	b29b      	uxth	r3, r3
 800ed5a:	3b02      	subs	r3, #2
 800ed5c:	b29a      	uxth	r2, r3
 800ed5e:	68fb      	ldr	r3, [r7, #12]
 800ed60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ed64:	e037      	b.n	800edd6 <HAL_SPI_Transmit+0x286>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed6a:	881a      	ldrh	r2, [r3, #0]
 800ed6c:	69fb      	ldr	r3, [r7, #28]
 800ed6e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ed74:	1c9a      	adds	r2, r3, #2
 800ed76:	68fb      	ldr	r3, [r7, #12]
 800ed78:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ed7a:	68fb      	ldr	r3, [r7, #12]
 800ed7c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ed80:	b29b      	uxth	r3, r3
 800ed82:	3b01      	subs	r3, #1
 800ed84:	b29a      	uxth	r2, r3
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ed8c:	e023      	b.n	800edd6 <HAL_SPI_Transmit+0x286>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ed8e:	f7f4 fe85 	bl	8003a9c <HAL_GetTick>
 800ed92:	4602      	mov	r2, r0
 800ed94:	697b      	ldr	r3, [r7, #20]
 800ed96:	1ad3      	subs	r3, r2, r3
 800ed98:	683a      	ldr	r2, [r7, #0]
 800ed9a:	429a      	cmp	r2, r3
 800ed9c:	d803      	bhi.n	800eda6 <HAL_SPI_Transmit+0x256>
 800ed9e:	683b      	ldr	r3, [r7, #0]
 800eda0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eda4:	d102      	bne.n	800edac <HAL_SPI_Transmit+0x25c>
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	2b00      	cmp	r3, #0
 800edaa:	d114      	bne.n	800edd6 <HAL_SPI_Transmit+0x286>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800edac:	68f8      	ldr	r0, [r7, #12]
 800edae:	f000 fa5b 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800edb2:	68fb      	ldr	r3, [r7, #12]
 800edb4:	2200      	movs	r2, #0
 800edb6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800edc0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800edc4:	68fb      	ldr	r3, [r7, #12]
 800edc6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	2201      	movs	r2, #1
 800edce:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800edd2:	2303      	movs	r3, #3
 800edd4:	e0b3      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eddc:	b29b      	uxth	r3, r3
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d19b      	bne.n	800ed1a <HAL_SPI_Transmit+0x1ca>
 800ede2:	e086      	b.n	800eef2 <HAL_SPI_Transmit+0x3a2>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	695b      	ldr	r3, [r3, #20]
 800edea:	f003 0302 	and.w	r3, r3, #2
 800edee:	2b02      	cmp	r3, #2
 800edf0:	d154      	bne.n	800ee9c <HAL_SPI_Transmit+0x34c>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800edf8:	b29b      	uxth	r3, r3
 800edfa:	2b03      	cmp	r3, #3
 800edfc:	d918      	bls.n	800ee30 <HAL_SPI_Transmit+0x2e0>
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee02:	2b40      	cmp	r3, #64	; 0x40
 800ee04:	d914      	bls.n	800ee30 <HAL_SPI_Transmit+0x2e0>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	6812      	ldr	r2, [r2, #0]
 800ee10:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800ee12:	68fb      	ldr	r3, [r7, #12]
 800ee14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee16:	1d1a      	adds	r2, r3, #4
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee22:	b29b      	uxth	r3, r3
 800ee24:	3b04      	subs	r3, #4
 800ee26:	b29a      	uxth	r2, r3
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ee2e:	e059      	b.n	800eee4 <HAL_SPI_Transmit+0x394>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800ee30:	68fb      	ldr	r3, [r7, #12]
 800ee32:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee36:	b29b      	uxth	r3, r3
 800ee38:	2b01      	cmp	r3, #1
 800ee3a:	d917      	bls.n	800ee6c <HAL_SPI_Transmit+0x31c>
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d013      	beq.n	800ee6c <HAL_SPI_Transmit+0x31c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 800ee44:	68fb      	ldr	r3, [r7, #12]
 800ee46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee48:	881a      	ldrh	r2, [r3, #0]
 800ee4a:	69fb      	ldr	r3, [r7, #28]
 800ee4c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee52:	1c9a      	adds	r2, r3, #2
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee5e:	b29b      	uxth	r3, r3
 800ee60:	3b02      	subs	r3, #2
 800ee62:	b29a      	uxth	r2, r3
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ee6a:	e03b      	b.n	800eee4 <HAL_SPI_Transmit+0x394>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	3320      	adds	r3, #32
 800ee76:	7812      	ldrb	r2, [r2, #0]
 800ee78:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ee7e:	1c5a      	adds	r2, r3, #1
 800ee80:	68fb      	ldr	r3, [r7, #12]
 800ee82:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800ee8a:	b29b      	uxth	r3, r3
 800ee8c:	3b01      	subs	r3, #1
 800ee8e:	b29a      	uxth	r2, r3
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800ee96:	e025      	b.n	800eee4 <HAL_SPI_Transmit+0x394>
 800ee98:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee9c:	f7f4 fdfe 	bl	8003a9c <HAL_GetTick>
 800eea0:	4602      	mov	r2, r0
 800eea2:	697b      	ldr	r3, [r7, #20]
 800eea4:	1ad3      	subs	r3, r2, r3
 800eea6:	683a      	ldr	r2, [r7, #0]
 800eea8:	429a      	cmp	r2, r3
 800eeaa:	d803      	bhi.n	800eeb4 <HAL_SPI_Transmit+0x364>
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeb2:	d102      	bne.n	800eeba <HAL_SPI_Transmit+0x36a>
 800eeb4:	683b      	ldr	r3, [r7, #0]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d114      	bne.n	800eee4 <HAL_SPI_Transmit+0x394>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800eeba:	68f8      	ldr	r0, [r7, #12]
 800eebc:	f000 f9d4 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	2200      	movs	r2, #0
 800eec4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800eece:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800eed8:	68fb      	ldr	r3, [r7, #12]
 800eeda:	2201      	movs	r2, #1
 800eedc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800eee0:	2303      	movs	r3, #3
 800eee2:	e02c      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
    while (hspi->TxXferCount > 0UL)
 800eee4:	68fb      	ldr	r3, [r7, #12]
 800eee6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800eeea:	b29b      	uxth	r3, r3
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	f47f af79 	bne.w	800ede4 <HAL_SPI_Transmit+0x294>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 800eef2:	697b      	ldr	r3, [r7, #20]
 800eef4:	9300      	str	r3, [sp, #0]
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	2200      	movs	r2, #0
 800eefa:	2108      	movs	r1, #8
 800eefc:	68f8      	ldr	r0, [r7, #12]
 800eefe:	f000 fa53 	bl	800f3a8 <SPI_WaitOnFlagUntilTimeout>
 800ef02:	4603      	mov	r3, r0
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d007      	beq.n	800ef18 <HAL_SPI_Transmit+0x3c8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef0e:	f043 0220 	orr.w	r2, r3, #32
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	f000 f9a5 	bl	800f268 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ef1e:	68fb      	ldr	r3, [r7, #12]
 800ef20:	2200      	movs	r2, #0
 800ef22:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800ef26:	68fb      	ldr	r3, [r7, #12]
 800ef28:	2201      	movs	r2, #1
 800ef2a:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef2e:	68fb      	ldr	r3, [r7, #12]
 800ef30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ef34:	2b00      	cmp	r3, #0
 800ef36:	d001      	beq.n	800ef3c <HAL_SPI_Transmit+0x3ec>
  {
    return HAL_ERROR;
 800ef38:	2301      	movs	r3, #1
 800ef3a:	e000      	b.n	800ef3e <HAL_SPI_Transmit+0x3ee>
  }
  return errorcode;
 800ef3c:	7efb      	ldrb	r3, [r7, #27]
}
 800ef3e:	4618      	mov	r0, r3
 800ef40:	3720      	adds	r7, #32
 800ef42:	46bd      	mov	sp, r7
 800ef44:	bd80      	pop	{r7, pc}
 800ef46:	bf00      	nop

0800ef48 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ef48:	b580      	push	{r7, lr}
 800ef4a:	b088      	sub	sp, #32
 800ef4c:	af00      	add	r7, sp, #0
 800ef4e:	60f8      	str	r0, [r7, #12]
 800ef50:	60b9      	str	r1, [r7, #8]
 800ef52:	603b      	str	r3, [r7, #0]
 800ef54:	4613      	mov	r3, r2
 800ef56:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ef58:	2300      	movs	r3, #0
 800ef5a:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	681b      	ldr	r3, [r3, #0]
 800ef60:	3330      	adds	r3, #48	; 0x30
 800ef62:	61bb      	str	r3, [r7, #24]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800ef6a:	2b01      	cmp	r3, #1
 800ef6c:	d101      	bne.n	800ef72 <HAL_SPI_Receive+0x2a>
 800ef6e:	2302      	movs	r3, #2
 800ef70:	e173      	b.n	800f25a <HAL_SPI_Receive+0x312>
 800ef72:	68fb      	ldr	r3, [r7, #12]
 800ef74:	2201      	movs	r2, #1
 800ef76:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ef7a:	f7f4 fd8f 	bl	8003a9c <HAL_GetTick>
 800ef7e:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ef86:	b2db      	uxtb	r3, r3
 800ef88:	2b01      	cmp	r3, #1
 800ef8a:	d007      	beq.n	800ef9c <HAL_SPI_Receive+0x54>
  {
    errorcode = HAL_BUSY;
 800ef8c:	2302      	movs	r3, #2
 800ef8e:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800ef90:	68fb      	ldr	r3, [r7, #12]
 800ef92:	2200      	movs	r2, #0
 800ef94:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800ef98:	7ffb      	ldrb	r3, [r7, #31]
 800ef9a:	e15e      	b.n	800f25a <HAL_SPI_Receive+0x312>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d002      	beq.n	800efa8 <HAL_SPI_Receive+0x60>
 800efa2:	88fb      	ldrh	r3, [r7, #6]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d107      	bne.n	800efb8 <HAL_SPI_Receive+0x70>
  {
    errorcode = HAL_ERROR;
 800efa8:	2301      	movs	r3, #1
 800efaa:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	2200      	movs	r2, #0
 800efb0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800efb4:	7ffb      	ldrb	r3, [r7, #31]
 800efb6:	e150      	b.n	800f25a <HAL_SPI_Receive+0x312>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800efb8:	68fb      	ldr	r3, [r7, #12]
 800efba:	2204      	movs	r2, #4
 800efbc:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800efc0:	68fb      	ldr	r3, [r7, #12]
 800efc2:	2200      	movs	r2, #0
 800efc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800efc8:	68fb      	ldr	r3, [r7, #12]
 800efca:	68ba      	ldr	r2, [r7, #8]
 800efcc:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	88fa      	ldrh	r2, [r7, #6]
 800efd2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	88fa      	ldrh	r2, [r7, #6]
 800efda:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	2200      	movs	r2, #0
 800efe2:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	2200      	movs	r2, #0
 800efe8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	2200      	movs	r2, #0
 800eff0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800eff4:	68fb      	ldr	r3, [r7, #12]
 800eff6:	2200      	movs	r2, #0
 800eff8:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800effa:	68fb      	ldr	r3, [r7, #12]
 800effc:	2200      	movs	r2, #0
 800effe:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f000:	68fb      	ldr	r3, [r7, #12]
 800f002:	689b      	ldr	r3, [r3, #8]
 800f004:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800f008:	d108      	bne.n	800f01c <HAL_SPI_Receive+0xd4>
  {
    SPI_1LINE_RX(hspi);
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	681a      	ldr	r2, [r3, #0]
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	681b      	ldr	r3, [r3, #0]
 800f014:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800f018:	601a      	str	r2, [r3, #0]
 800f01a:	e009      	b.n	800f030 <HAL_SPI_Receive+0xe8>
  }
  else
  {
    SPI_2LINES_RX(hspi);
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	68db      	ldr	r3, [r3, #12]
 800f022:	f423 22c0 	bic.w	r2, r3, #393216	; 0x60000
 800f026:	68fb      	ldr	r3, [r7, #12]
 800f028:	681b      	ldr	r3, [r3, #0]
 800f02a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800f02e:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800f030:	68fb      	ldr	r3, [r7, #12]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	685a      	ldr	r2, [r3, #4]
 800f036:	4b8b      	ldr	r3, [pc, #556]	; (800f264 <HAL_SPI_Receive+0x31c>)
 800f038:	4013      	ands	r3, r2
 800f03a:	88f9      	ldrh	r1, [r7, #6]
 800f03c:	68fa      	ldr	r2, [r7, #12]
 800f03e:	6812      	ldr	r2, [r2, #0]
 800f040:	430b      	orrs	r3, r1
 800f042:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800f044:	68fb      	ldr	r3, [r7, #12]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	681a      	ldr	r2, [r3, #0]
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	681b      	ldr	r3, [r3, #0]
 800f04e:	f042 0201 	orr.w	r2, r2, #1
 800f052:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	685b      	ldr	r3, [r3, #4]
 800f058:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800f05c:	d107      	bne.n	800f06e <HAL_SPI_Receive+0x126>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	681a      	ldr	r2, [r3, #0]
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f06c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800f06e:	68fb      	ldr	r3, [r7, #12]
 800f070:	68db      	ldr	r3, [r3, #12]
 800f072:	2b0f      	cmp	r3, #15
 800f074:	d948      	bls.n	800f108 <HAL_SPI_Receive+0x1c0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800f076:	e040      	b.n	800f0fa <HAL_SPI_Receive+0x1b2>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800f078:	68fb      	ldr	r3, [r7, #12]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	695a      	ldr	r2, [r3, #20]
 800f07e:	f248 0308 	movw	r3, #32776	; 0x8008
 800f082:	4013      	ands	r3, r2
 800f084:	2b00      	cmp	r3, #0
 800f086:	d014      	beq.n	800f0b2 <HAL_SPI_Receive+0x16a>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800f088:	68fb      	ldr	r3, [r7, #12]
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	68fb      	ldr	r3, [r7, #12]
 800f08e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f090:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800f092:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800f094:	68fb      	ldr	r3, [r7, #12]
 800f096:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f098:	1d1a      	adds	r2, r3, #4
 800f09a:	68fb      	ldr	r3, [r7, #12]
 800f09c:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f09e:	68fb      	ldr	r3, [r7, #12]
 800f0a0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f0a4:	b29b      	uxth	r3, r3
 800f0a6:	3b01      	subs	r3, #1
 800f0a8:	b29a      	uxth	r2, r3
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f0b0:	e023      	b.n	800f0fa <HAL_SPI_Receive+0x1b2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f0b2:	f7f4 fcf3 	bl	8003a9c <HAL_GetTick>
 800f0b6:	4602      	mov	r2, r0
 800f0b8:	697b      	ldr	r3, [r7, #20]
 800f0ba:	1ad3      	subs	r3, r2, r3
 800f0bc:	683a      	ldr	r2, [r7, #0]
 800f0be:	429a      	cmp	r2, r3
 800f0c0:	d803      	bhi.n	800f0ca <HAL_SPI_Receive+0x182>
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f0c8:	d102      	bne.n	800f0d0 <HAL_SPI_Receive+0x188>
 800f0ca:	683b      	ldr	r3, [r7, #0]
 800f0cc:	2b00      	cmp	r3, #0
 800f0ce:	d114      	bne.n	800f0fa <HAL_SPI_Receive+0x1b2>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f0d0:	68f8      	ldr	r0, [r7, #12]
 800f0d2:	f000 f8c9 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f0d6:	68fb      	ldr	r3, [r7, #12]
 800f0d8:	2200      	movs	r2, #0
 800f0da:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f0e4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	2201      	movs	r2, #1
 800f0f2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f0f6:	2303      	movs	r3, #3
 800f0f8:	e0af      	b.n	800f25a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f100:	b29b      	uxth	r3, r3
 800f102:	2b00      	cmp	r3, #0
 800f104:	d1b8      	bne.n	800f078 <HAL_SPI_Receive+0x130>
 800f106:	e095      	b.n	800f234 <HAL_SPI_Receive+0x2ec>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800f108:	68fb      	ldr	r3, [r7, #12]
 800f10a:	68db      	ldr	r3, [r3, #12]
 800f10c:	2b07      	cmp	r3, #7
 800f10e:	f240 808b 	bls.w	800f228 <HAL_SPI_Receive+0x2e0>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800f112:	e03f      	b.n	800f194 <HAL_SPI_Receive+0x24c>
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	681b      	ldr	r3, [r3, #0]
 800f118:	695b      	ldr	r3, [r3, #20]
 800f11a:	f003 0301 	and.w	r3, r3, #1
 800f11e:	2b01      	cmp	r3, #1
 800f120:	d114      	bne.n	800f14c <HAL_SPI_Receive+0x204>
      {
#if defined (__GNUC__)
        *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f126:	69ba      	ldr	r2, [r7, #24]
 800f128:	8812      	ldrh	r2, [r2, #0]
 800f12a:	b292      	uxth	r2, r2
 800f12c:	801a      	strh	r2, [r3, #0]
#else
        *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f12e:	68fb      	ldr	r3, [r7, #12]
 800f130:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f132:	1c9a      	adds	r2, r3, #2
 800f134:	68fb      	ldr	r3, [r7, #12]
 800f136:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f13e:	b29b      	uxth	r3, r3
 800f140:	3b01      	subs	r3, #1
 800f142:	b29a      	uxth	r2, r3
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f14a:	e023      	b.n	800f194 <HAL_SPI_Receive+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f14c:	f7f4 fca6 	bl	8003a9c <HAL_GetTick>
 800f150:	4602      	mov	r2, r0
 800f152:	697b      	ldr	r3, [r7, #20]
 800f154:	1ad3      	subs	r3, r2, r3
 800f156:	683a      	ldr	r2, [r7, #0]
 800f158:	429a      	cmp	r2, r3
 800f15a:	d803      	bhi.n	800f164 <HAL_SPI_Receive+0x21c>
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f162:	d102      	bne.n	800f16a <HAL_SPI_Receive+0x222>
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	2b00      	cmp	r3, #0
 800f168:	d114      	bne.n	800f194 <HAL_SPI_Receive+0x24c>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f16a:	68f8      	ldr	r0, [r7, #12]
 800f16c:	f000 f87c 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	2200      	movs	r2, #0
 800f174:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f17e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	2201      	movs	r2, #1
 800f18c:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f190:	2303      	movs	r3, #3
 800f192:	e062      	b.n	800f25a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f19a:	b29b      	uxth	r3, r3
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d1b9      	bne.n	800f114 <HAL_SPI_Receive+0x1cc>
 800f1a0:	e048      	b.n	800f234 <HAL_SPI_Receive+0x2ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXP))
 800f1a2:	68fb      	ldr	r3, [r7, #12]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	695b      	ldr	r3, [r3, #20]
 800f1a8:	f003 0301 	and.w	r3, r3, #1
 800f1ac:	2b01      	cmp	r3, #1
 800f1ae:	d117      	bne.n	800f1e0 <HAL_SPI_Receive+0x298>
      {
        *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f1bc:	7812      	ldrb	r2, [r2, #0]
 800f1be:	b2d2      	uxtb	r2, r2
 800f1c0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800f1c2:	68fb      	ldr	r3, [r7, #12]
 800f1c4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f1c6:	1c5a      	adds	r2, r3, #1
 800f1c8:	68fb      	ldr	r3, [r7, #12]
 800f1ca:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f1d2:	b29b      	uxth	r3, r3
 800f1d4:	3b01      	subs	r3, #1
 800f1d6:	b29a      	uxth	r2, r3
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800f1de:	e023      	b.n	800f228 <HAL_SPI_Receive+0x2e0>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f1e0:	f7f4 fc5c 	bl	8003a9c <HAL_GetTick>
 800f1e4:	4602      	mov	r2, r0
 800f1e6:	697b      	ldr	r3, [r7, #20]
 800f1e8:	1ad3      	subs	r3, r2, r3
 800f1ea:	683a      	ldr	r2, [r7, #0]
 800f1ec:	429a      	cmp	r2, r3
 800f1ee:	d803      	bhi.n	800f1f8 <HAL_SPI_Receive+0x2b0>
 800f1f0:	683b      	ldr	r3, [r7, #0]
 800f1f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f1f6:	d102      	bne.n	800f1fe <HAL_SPI_Receive+0x2b6>
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d114      	bne.n	800f228 <HAL_SPI_Receive+0x2e0>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800f1fe:	68f8      	ldr	r0, [r7, #12]
 800f200:	f000 f832 	bl	800f268 <SPI_CloseTransfer>

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	2200      	movs	r2, #0
 800f208:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f212:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800f21c:	68fb      	ldr	r3, [r7, #12]
 800f21e:	2201      	movs	r2, #1
 800f220:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_TIMEOUT;
 800f224:	2303      	movs	r3, #3
 800f226:	e018      	b.n	800f25a <HAL_SPI_Receive+0x312>
    while (hspi->RxXferCount > 0UL)
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800f22e:	b29b      	uxth	r3, r3
 800f230:	2b00      	cmp	r3, #0
 800f232:	d1b6      	bne.n	800f1a2 <HAL_SPI_Receive+0x25a>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800f234:	68f8      	ldr	r0, [r7, #12]
 800f236:	f000 f817 	bl	800f268 <SPI_CloseTransfer>

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2200      	movs	r2, #0
 800f23e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	2201      	movs	r2, #1
 800f246:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800f24a:	68fb      	ldr	r3, [r7, #12]
 800f24c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f250:	2b00      	cmp	r3, #0
 800f252:	d001      	beq.n	800f258 <HAL_SPI_Receive+0x310>
  {
    return HAL_ERROR;
 800f254:	2301      	movs	r3, #1
 800f256:	e000      	b.n	800f25a <HAL_SPI_Receive+0x312>
  }
  return errorcode;
 800f258:	7ffb      	ldrb	r3, [r7, #31]
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3720      	adds	r7, #32
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}
 800f262:	bf00      	nop
 800f264:	ffff0000 	.word	0xffff0000

0800f268 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800f268:	b480      	push	{r7}
 800f26a:	b085      	sub	sp, #20
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	695b      	ldr	r3, [r3, #20]
 800f276:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	681b      	ldr	r3, [r3, #0]
 800f27c:	699a      	ldr	r2, [r3, #24]
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	f042 0208 	orr.w	r2, r2, #8
 800f286:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	681b      	ldr	r3, [r3, #0]
 800f28c:	699a      	ldr	r2, [r3, #24]
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	f042 0210 	orr.w	r2, r2, #16
 800f296:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	681a      	ldr	r2, [r3, #0]
 800f29e:	687b      	ldr	r3, [r7, #4]
 800f2a0:	681b      	ldr	r3, [r3, #0]
 800f2a2:	f022 0201 	bic.w	r2, r2, #1
 800f2a6:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 800f2a8:	687b      	ldr	r3, [r7, #4]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	6919      	ldr	r1, [r3, #16]
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681a      	ldr	r2, [r3, #0]
 800f2b2:	4b3c      	ldr	r3, [pc, #240]	; (800f3a4 <SPI_CloseTransfer+0x13c>)
 800f2b4:	400b      	ands	r3, r1
 800f2b6:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	681b      	ldr	r3, [r3, #0]
 800f2bc:	689a      	ldr	r2, [r3, #8]
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800f2c6:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f2ce:	b2db      	uxtb	r3, r3
 800f2d0:	2b04      	cmp	r3, #4
 800f2d2:	d014      	beq.n	800f2fe <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800f2d4:	68fb      	ldr	r3, [r7, #12]
 800f2d6:	f003 0320 	and.w	r3, r3, #32
 800f2da:	2b00      	cmp	r3, #0
 800f2dc:	d00f      	beq.n	800f2fe <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f2e4:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	681b      	ldr	r3, [r3, #0]
 800f2f2:	699a      	ldr	r2, [r3, #24]
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	f042 0220 	orr.w	r2, r2, #32
 800f2fc:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800f2fe:	687b      	ldr	r3, [r7, #4]
 800f300:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800f304:	b2db      	uxtb	r3, r3
 800f306:	2b03      	cmp	r3, #3
 800f308:	d014      	beq.n	800f334 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f310:	2b00      	cmp	r3, #0
 800f312:	d00f      	beq.n	800f334 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f31a:	f043 0204 	orr.w	r2, r3, #4
 800f31e:	687b      	ldr	r3, [r7, #4]
 800f320:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	681b      	ldr	r3, [r3, #0]
 800f328:	699a      	ldr	r2, [r3, #24]
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	681b      	ldr	r3, [r3, #0]
 800f32e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f332:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800f334:	68fb      	ldr	r3, [r7, #12]
 800f336:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d00f      	beq.n	800f35e <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f344:	f043 0201 	orr.w	r2, r3, #1
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800f34e:	687b      	ldr	r3, [r7, #4]
 800f350:	681b      	ldr	r3, [r3, #0]
 800f352:	699a      	ldr	r2, [r3, #24]
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	681b      	ldr	r3, [r3, #0]
 800f358:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800f35c:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800f35e:	68fb      	ldr	r3, [r7, #12]
 800f360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f364:	2b00      	cmp	r3, #0
 800f366:	d00f      	beq.n	800f388 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f36e:	f043 0208 	orr.w	r2, r3, #8
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	681b      	ldr	r3, [r3, #0]
 800f37c:	699a      	ldr	r2, [r3, #24]
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800f386:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800f388:	687b      	ldr	r3, [r7, #4]
 800f38a:	2200      	movs	r2, #0
 800f38c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	2200      	movs	r2, #0
 800f394:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800f398:	bf00      	nop
 800f39a:	3714      	adds	r7, #20
 800f39c:	46bd      	mov	sp, r7
 800f39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a2:	4770      	bx	lr
 800f3a4:	fffffc90 	.word	0xfffffc90

0800f3a8 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b084      	sub	sp, #16
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	60f8      	str	r0, [r7, #12]
 800f3b0:	60b9      	str	r1, [r7, #8]
 800f3b2:	603b      	str	r3, [r7, #0]
 800f3b4:	4613      	mov	r3, r2
 800f3b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f3b8:	e010      	b.n	800f3dc <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800f3ba:	f7f4 fb6f 	bl	8003a9c <HAL_GetTick>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	69bb      	ldr	r3, [r7, #24]
 800f3c2:	1ad3      	subs	r3, r2, r3
 800f3c4:	683a      	ldr	r2, [r7, #0]
 800f3c6:	429a      	cmp	r2, r3
 800f3c8:	d803      	bhi.n	800f3d2 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f3d0:	d102      	bne.n	800f3d8 <SPI_WaitOnFlagUntilTimeout+0x30>
 800f3d2:	683b      	ldr	r3, [r7, #0]
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d101      	bne.n	800f3dc <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800f3d8:	2303      	movs	r3, #3
 800f3da:	e00f      	b.n	800f3fc <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800f3dc:	68fb      	ldr	r3, [r7, #12]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	695a      	ldr	r2, [r3, #20]
 800f3e2:	68bb      	ldr	r3, [r7, #8]
 800f3e4:	4013      	ands	r3, r2
 800f3e6:	68ba      	ldr	r2, [r7, #8]
 800f3e8:	429a      	cmp	r2, r3
 800f3ea:	bf0c      	ite	eq
 800f3ec:	2301      	moveq	r3, #1
 800f3ee:	2300      	movne	r3, #0
 800f3f0:	b2db      	uxtb	r3, r3
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	79fb      	ldrb	r3, [r7, #7]
 800f3f6:	429a      	cmp	r2, r3
 800f3f8:	d0df      	beq.n	800f3ba <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800f3fa:	2300      	movs	r3, #0
}
 800f3fc:	4618      	mov	r0, r3
 800f3fe:	3710      	adds	r7, #16
 800f400:	46bd      	mov	sp, r7
 800f402:	bd80      	pop	{r7, pc}

0800f404 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800f404:	b480      	push	{r7}
 800f406:	b085      	sub	sp, #20
 800f408:	af00      	add	r7, sp, #0
 800f40a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f410:	095b      	lsrs	r3, r3, #5
 800f412:	3301      	adds	r3, #1
 800f414:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800f416:	687b      	ldr	r3, [r7, #4]
 800f418:	68db      	ldr	r3, [r3, #12]
 800f41a:	3301      	adds	r3, #1
 800f41c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800f41e:	68bb      	ldr	r3, [r7, #8]
 800f420:	3307      	adds	r3, #7
 800f422:	08db      	lsrs	r3, r3, #3
 800f424:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	68fa      	ldr	r2, [r7, #12]
 800f42a:	fb02 f303 	mul.w	r3, r2, r3
}
 800f42e:	4618      	mov	r0, r3
 800f430:	3714      	adds	r7, #20
 800f432:	46bd      	mov	sp, r7
 800f434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f438:	4770      	bx	lr

0800f43a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f43a:	b580      	push	{r7, lr}
 800f43c:	b082      	sub	sp, #8
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d101      	bne.n	800f44c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f448:	2301      	movs	r3, #1
 800f44a:	e049      	b.n	800f4e0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f452:	b2db      	uxtb	r3, r3
 800f454:	2b00      	cmp	r3, #0
 800f456:	d106      	bne.n	800f466 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	2200      	movs	r2, #0
 800f45c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f7f3 ff85 	bl	8003370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2202      	movs	r2, #2
 800f46a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	681a      	ldr	r2, [r3, #0]
 800f472:	687b      	ldr	r3, [r7, #4]
 800f474:	3304      	adds	r3, #4
 800f476:	4619      	mov	r1, r3
 800f478:	4610      	mov	r0, r2
 800f47a:	f000 ff29 	bl	80102d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f47e:	687b      	ldr	r3, [r7, #4]
 800f480:	2201      	movs	r2, #1
 800f482:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2201      	movs	r2, #1
 800f48a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	2201      	movs	r2, #1
 800f492:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f496:	687b      	ldr	r3, [r7, #4]
 800f498:	2201      	movs	r2, #1
 800f49a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	2201      	movs	r2, #1
 800f4a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	2201      	movs	r2, #1
 800f4aa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f4ae:	687b      	ldr	r3, [r7, #4]
 800f4b0:	2201      	movs	r2, #1
 800f4b2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	2201      	movs	r2, #1
 800f4c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	2201      	movs	r2, #1
 800f4ca:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	2201      	movs	r2, #1
 800f4d2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	2201      	movs	r2, #1
 800f4da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f4de:	2300      	movs	r3, #0
}
 800f4e0:	4618      	mov	r0, r3
 800f4e2:	3708      	adds	r7, #8
 800f4e4:	46bd      	mov	sp, r7
 800f4e6:	bd80      	pop	{r7, pc}

0800f4e8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800f4e8:	b580      	push	{r7, lr}
 800f4ea:	b082      	sub	sp, #8
 800f4ec:	af00      	add	r7, sp, #0
 800f4ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d101      	bne.n	800f4fa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800f4f6:	2301      	movs	r3, #1
 800f4f8:	e049      	b.n	800f58e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f500:	b2db      	uxtb	r3, r3
 800f502:	2b00      	cmp	r3, #0
 800f504:	d106      	bne.n	800f514 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	2200      	movs	r2, #0
 800f50a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800f50e:	6878      	ldr	r0, [r7, #4]
 800f510:	f7f3 fd98 	bl	8003044 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	2202      	movs	r2, #2
 800f518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681a      	ldr	r2, [r3, #0]
 800f520:	687b      	ldr	r3, [r7, #4]
 800f522:	3304      	adds	r3, #4
 800f524:	4619      	mov	r1, r3
 800f526:	4610      	mov	r0, r2
 800f528:	f000 fed2 	bl	80102d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	2201      	movs	r2, #1
 800f530:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	2201      	movs	r2, #1
 800f538:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	2201      	movs	r2, #1
 800f540:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	2201      	movs	r2, #1
 800f548:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	2201      	movs	r2, #1
 800f550:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	2201      	movs	r2, #1
 800f558:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	2201      	movs	r2, #1
 800f560:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	2201      	movs	r2, #1
 800f568:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800f56c:	687b      	ldr	r3, [r7, #4]
 800f56e:	2201      	movs	r2, #1
 800f570:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2201      	movs	r2, #1
 800f578:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2201      	movs	r2, #1
 800f580:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	2201      	movs	r2, #1
 800f588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f58c:	2300      	movs	r3, #0
}
 800f58e:	4618      	mov	r0, r3
 800f590:	3708      	adds	r7, #8
 800f592:	46bd      	mov	sp, r7
 800f594:	bd80      	pop	{r7, pc}
	...

0800f598 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d109      	bne.n	800f5bc <HAL_TIM_PWM_Start+0x24>
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f5ae:	b2db      	uxtb	r3, r3
 800f5b0:	2b01      	cmp	r3, #1
 800f5b2:	bf14      	ite	ne
 800f5b4:	2301      	movne	r3, #1
 800f5b6:	2300      	moveq	r3, #0
 800f5b8:	b2db      	uxtb	r3, r3
 800f5ba:	e03c      	b.n	800f636 <HAL_TIM_PWM_Start+0x9e>
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	2b04      	cmp	r3, #4
 800f5c0:	d109      	bne.n	800f5d6 <HAL_TIM_PWM_Start+0x3e>
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f5c8:	b2db      	uxtb	r3, r3
 800f5ca:	2b01      	cmp	r3, #1
 800f5cc:	bf14      	ite	ne
 800f5ce:	2301      	movne	r3, #1
 800f5d0:	2300      	moveq	r3, #0
 800f5d2:	b2db      	uxtb	r3, r3
 800f5d4:	e02f      	b.n	800f636 <HAL_TIM_PWM_Start+0x9e>
 800f5d6:	683b      	ldr	r3, [r7, #0]
 800f5d8:	2b08      	cmp	r3, #8
 800f5da:	d109      	bne.n	800f5f0 <HAL_TIM_PWM_Start+0x58>
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f5e2:	b2db      	uxtb	r3, r3
 800f5e4:	2b01      	cmp	r3, #1
 800f5e6:	bf14      	ite	ne
 800f5e8:	2301      	movne	r3, #1
 800f5ea:	2300      	moveq	r3, #0
 800f5ec:	b2db      	uxtb	r3, r3
 800f5ee:	e022      	b.n	800f636 <HAL_TIM_PWM_Start+0x9e>
 800f5f0:	683b      	ldr	r3, [r7, #0]
 800f5f2:	2b0c      	cmp	r3, #12
 800f5f4:	d109      	bne.n	800f60a <HAL_TIM_PWM_Start+0x72>
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f5fc:	b2db      	uxtb	r3, r3
 800f5fe:	2b01      	cmp	r3, #1
 800f600:	bf14      	ite	ne
 800f602:	2301      	movne	r3, #1
 800f604:	2300      	moveq	r3, #0
 800f606:	b2db      	uxtb	r3, r3
 800f608:	e015      	b.n	800f636 <HAL_TIM_PWM_Start+0x9e>
 800f60a:	683b      	ldr	r3, [r7, #0]
 800f60c:	2b10      	cmp	r3, #16
 800f60e:	d109      	bne.n	800f624 <HAL_TIM_PWM_Start+0x8c>
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f616:	b2db      	uxtb	r3, r3
 800f618:	2b01      	cmp	r3, #1
 800f61a:	bf14      	ite	ne
 800f61c:	2301      	movne	r3, #1
 800f61e:	2300      	moveq	r3, #0
 800f620:	b2db      	uxtb	r3, r3
 800f622:	e008      	b.n	800f636 <HAL_TIM_PWM_Start+0x9e>
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f62a:	b2db      	uxtb	r3, r3
 800f62c:	2b01      	cmp	r3, #1
 800f62e:	bf14      	ite	ne
 800f630:	2301      	movne	r3, #1
 800f632:	2300      	moveq	r3, #0
 800f634:	b2db      	uxtb	r3, r3
 800f636:	2b00      	cmp	r3, #0
 800f638:	d001      	beq.n	800f63e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800f63a:	2301      	movs	r3, #1
 800f63c:	e0ab      	b.n	800f796 <HAL_TIM_PWM_Start+0x1fe>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f63e:	683b      	ldr	r3, [r7, #0]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d104      	bne.n	800f64e <HAL_TIM_PWM_Start+0xb6>
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	2202      	movs	r2, #2
 800f648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f64c:	e023      	b.n	800f696 <HAL_TIM_PWM_Start+0xfe>
 800f64e:	683b      	ldr	r3, [r7, #0]
 800f650:	2b04      	cmp	r3, #4
 800f652:	d104      	bne.n	800f65e <HAL_TIM_PWM_Start+0xc6>
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	2202      	movs	r2, #2
 800f658:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f65c:	e01b      	b.n	800f696 <HAL_TIM_PWM_Start+0xfe>
 800f65e:	683b      	ldr	r3, [r7, #0]
 800f660:	2b08      	cmp	r3, #8
 800f662:	d104      	bne.n	800f66e <HAL_TIM_PWM_Start+0xd6>
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	2202      	movs	r2, #2
 800f668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f66c:	e013      	b.n	800f696 <HAL_TIM_PWM_Start+0xfe>
 800f66e:	683b      	ldr	r3, [r7, #0]
 800f670:	2b0c      	cmp	r3, #12
 800f672:	d104      	bne.n	800f67e <HAL_TIM_PWM_Start+0xe6>
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	2202      	movs	r2, #2
 800f678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f67c:	e00b      	b.n	800f696 <HAL_TIM_PWM_Start+0xfe>
 800f67e:	683b      	ldr	r3, [r7, #0]
 800f680:	2b10      	cmp	r3, #16
 800f682:	d104      	bne.n	800f68e <HAL_TIM_PWM_Start+0xf6>
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	2202      	movs	r2, #2
 800f688:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f68c:	e003      	b.n	800f696 <HAL_TIM_PWM_Start+0xfe>
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	2202      	movs	r2, #2
 800f692:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	2201      	movs	r2, #1
 800f69c:	6839      	ldr	r1, [r7, #0]
 800f69e:	4618      	mov	r0, r3
 800f6a0:	f001 f992 	bl	80109c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	4a3d      	ldr	r2, [pc, #244]	; (800f7a0 <HAL_TIM_PWM_Start+0x208>)
 800f6aa:	4293      	cmp	r3, r2
 800f6ac:	d013      	beq.n	800f6d6 <HAL_TIM_PWM_Start+0x13e>
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	681b      	ldr	r3, [r3, #0]
 800f6b2:	4a3c      	ldr	r2, [pc, #240]	; (800f7a4 <HAL_TIM_PWM_Start+0x20c>)
 800f6b4:	4293      	cmp	r3, r2
 800f6b6:	d00e      	beq.n	800f6d6 <HAL_TIM_PWM_Start+0x13e>
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	681b      	ldr	r3, [r3, #0]
 800f6bc:	4a3a      	ldr	r2, [pc, #232]	; (800f7a8 <HAL_TIM_PWM_Start+0x210>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d009      	beq.n	800f6d6 <HAL_TIM_PWM_Start+0x13e>
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	4a39      	ldr	r2, [pc, #228]	; (800f7ac <HAL_TIM_PWM_Start+0x214>)
 800f6c8:	4293      	cmp	r3, r2
 800f6ca:	d004      	beq.n	800f6d6 <HAL_TIM_PWM_Start+0x13e>
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	4a37      	ldr	r2, [pc, #220]	; (800f7b0 <HAL_TIM_PWM_Start+0x218>)
 800f6d2:	4293      	cmp	r3, r2
 800f6d4:	d101      	bne.n	800f6da <HAL_TIM_PWM_Start+0x142>
 800f6d6:	2301      	movs	r3, #1
 800f6d8:	e000      	b.n	800f6dc <HAL_TIM_PWM_Start+0x144>
 800f6da:	2300      	movs	r3, #0
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d007      	beq.n	800f6f0 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	681b      	ldr	r3, [r3, #0]
 800f6e4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800f6ee:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	4a2a      	ldr	r2, [pc, #168]	; (800f7a0 <HAL_TIM_PWM_Start+0x208>)
 800f6f6:	4293      	cmp	r3, r2
 800f6f8:	d02c      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f702:	d027      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	681b      	ldr	r3, [r3, #0]
 800f708:	4a2a      	ldr	r2, [pc, #168]	; (800f7b4 <HAL_TIM_PWM_Start+0x21c>)
 800f70a:	4293      	cmp	r3, r2
 800f70c:	d022      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	4a29      	ldr	r2, [pc, #164]	; (800f7b8 <HAL_TIM_PWM_Start+0x220>)
 800f714:	4293      	cmp	r3, r2
 800f716:	d01d      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f718:	687b      	ldr	r3, [r7, #4]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	4a27      	ldr	r2, [pc, #156]	; (800f7bc <HAL_TIM_PWM_Start+0x224>)
 800f71e:	4293      	cmp	r3, r2
 800f720:	d018      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	4a1f      	ldr	r2, [pc, #124]	; (800f7a4 <HAL_TIM_PWM_Start+0x20c>)
 800f728:	4293      	cmp	r3, r2
 800f72a:	d013      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	681b      	ldr	r3, [r3, #0]
 800f730:	4a23      	ldr	r2, [pc, #140]	; (800f7c0 <HAL_TIM_PWM_Start+0x228>)
 800f732:	4293      	cmp	r3, r2
 800f734:	d00e      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	4a1b      	ldr	r2, [pc, #108]	; (800f7a8 <HAL_TIM_PWM_Start+0x210>)
 800f73c:	4293      	cmp	r3, r2
 800f73e:	d009      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	4a1f      	ldr	r2, [pc, #124]	; (800f7c4 <HAL_TIM_PWM_Start+0x22c>)
 800f746:	4293      	cmp	r3, r2
 800f748:	d004      	beq.n	800f754 <HAL_TIM_PWM_Start+0x1bc>
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	4a1e      	ldr	r2, [pc, #120]	; (800f7c8 <HAL_TIM_PWM_Start+0x230>)
 800f750:	4293      	cmp	r3, r2
 800f752:	d115      	bne.n	800f780 <HAL_TIM_PWM_Start+0x1e8>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	681b      	ldr	r3, [r3, #0]
 800f758:	689a      	ldr	r2, [r3, #8]
 800f75a:	4b1c      	ldr	r3, [pc, #112]	; (800f7cc <HAL_TIM_PWM_Start+0x234>)
 800f75c:	4013      	ands	r3, r2
 800f75e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	2b06      	cmp	r3, #6
 800f764:	d015      	beq.n	800f792 <HAL_TIM_PWM_Start+0x1fa>
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f76c:	d011      	beq.n	800f792 <HAL_TIM_PWM_Start+0x1fa>
    {
      __HAL_TIM_ENABLE(htim);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	681a      	ldr	r2, [r3, #0]
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	f042 0201 	orr.w	r2, r2, #1
 800f77c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f77e:	e008      	b.n	800f792 <HAL_TIM_PWM_Start+0x1fa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800f780:	687b      	ldr	r3, [r7, #4]
 800f782:	681b      	ldr	r3, [r3, #0]
 800f784:	681a      	ldr	r2, [r3, #0]
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	681b      	ldr	r3, [r3, #0]
 800f78a:	f042 0201 	orr.w	r2, r2, #1
 800f78e:	601a      	str	r2, [r3, #0]
 800f790:	e000      	b.n	800f794 <HAL_TIM_PWM_Start+0x1fc>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f792:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800f794:	2300      	movs	r3, #0
}
 800f796:	4618      	mov	r0, r3
 800f798:	3710      	adds	r7, #16
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd80      	pop	{r7, pc}
 800f79e:	bf00      	nop
 800f7a0:	40010000 	.word	0x40010000
 800f7a4:	40010400 	.word	0x40010400
 800f7a8:	40014000 	.word	0x40014000
 800f7ac:	40014400 	.word	0x40014400
 800f7b0:	40014800 	.word	0x40014800
 800f7b4:	40000400 	.word	0x40000400
 800f7b8:	40000800 	.word	0x40000800
 800f7bc:	40000c00 	.word	0x40000c00
 800f7c0:	40001800 	.word	0x40001800
 800f7c4:	4000e000 	.word	0x4000e000
 800f7c8:	4000e400 	.word	0x4000e400
 800f7cc:	00010007 	.word	0x00010007

0800f7d0 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b086      	sub	sp, #24
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	60f8      	str	r0, [r7, #12]
 800f7d8:	60b9      	str	r1, [r7, #8]
 800f7da:	607a      	str	r2, [r7, #4]
 800f7dc:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800f7de:	2300      	movs	r3, #0
 800f7e0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800f7e2:	68bb      	ldr	r3, [r7, #8]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d109      	bne.n	800f7fc <HAL_TIM_PWM_Start_DMA+0x2c>
 800f7e8:	68fb      	ldr	r3, [r7, #12]
 800f7ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f7ee:	b2db      	uxtb	r3, r3
 800f7f0:	2b02      	cmp	r3, #2
 800f7f2:	bf0c      	ite	eq
 800f7f4:	2301      	moveq	r3, #1
 800f7f6:	2300      	movne	r3, #0
 800f7f8:	b2db      	uxtb	r3, r3
 800f7fa:	e03c      	b.n	800f876 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f7fc:	68bb      	ldr	r3, [r7, #8]
 800f7fe:	2b04      	cmp	r3, #4
 800f800:	d109      	bne.n	800f816 <HAL_TIM_PWM_Start_DMA+0x46>
 800f802:	68fb      	ldr	r3, [r7, #12]
 800f804:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f808:	b2db      	uxtb	r3, r3
 800f80a:	2b02      	cmp	r3, #2
 800f80c:	bf0c      	ite	eq
 800f80e:	2301      	moveq	r3, #1
 800f810:	2300      	movne	r3, #0
 800f812:	b2db      	uxtb	r3, r3
 800f814:	e02f      	b.n	800f876 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f816:	68bb      	ldr	r3, [r7, #8]
 800f818:	2b08      	cmp	r3, #8
 800f81a:	d109      	bne.n	800f830 <HAL_TIM_PWM_Start_DMA+0x60>
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f822:	b2db      	uxtb	r3, r3
 800f824:	2b02      	cmp	r3, #2
 800f826:	bf0c      	ite	eq
 800f828:	2301      	moveq	r3, #1
 800f82a:	2300      	movne	r3, #0
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	e022      	b.n	800f876 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f830:	68bb      	ldr	r3, [r7, #8]
 800f832:	2b0c      	cmp	r3, #12
 800f834:	d109      	bne.n	800f84a <HAL_TIM_PWM_Start_DMA+0x7a>
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f83c:	b2db      	uxtb	r3, r3
 800f83e:	2b02      	cmp	r3, #2
 800f840:	bf0c      	ite	eq
 800f842:	2301      	moveq	r3, #1
 800f844:	2300      	movne	r3, #0
 800f846:	b2db      	uxtb	r3, r3
 800f848:	e015      	b.n	800f876 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f84a:	68bb      	ldr	r3, [r7, #8]
 800f84c:	2b10      	cmp	r3, #16
 800f84e:	d109      	bne.n	800f864 <HAL_TIM_PWM_Start_DMA+0x94>
 800f850:	68fb      	ldr	r3, [r7, #12]
 800f852:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f856:	b2db      	uxtb	r3, r3
 800f858:	2b02      	cmp	r3, #2
 800f85a:	bf0c      	ite	eq
 800f85c:	2301      	moveq	r3, #1
 800f85e:	2300      	movne	r3, #0
 800f860:	b2db      	uxtb	r3, r3
 800f862:	e008      	b.n	800f876 <HAL_TIM_PWM_Start_DMA+0xa6>
 800f864:	68fb      	ldr	r3, [r7, #12]
 800f866:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f86a:	b2db      	uxtb	r3, r3
 800f86c:	2b02      	cmp	r3, #2
 800f86e:	bf0c      	ite	eq
 800f870:	2301      	moveq	r3, #1
 800f872:	2300      	movne	r3, #0
 800f874:	b2db      	uxtb	r3, r3
 800f876:	2b00      	cmp	r3, #0
 800f878:	d001      	beq.n	800f87e <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 800f87a:	2302      	movs	r3, #2
 800f87c:	e1ba      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800f87e:	68bb      	ldr	r3, [r7, #8]
 800f880:	2b00      	cmp	r3, #0
 800f882:	d109      	bne.n	800f898 <HAL_TIM_PWM_Start_DMA+0xc8>
 800f884:	68fb      	ldr	r3, [r7, #12]
 800f886:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800f88a:	b2db      	uxtb	r3, r3
 800f88c:	2b01      	cmp	r3, #1
 800f88e:	bf0c      	ite	eq
 800f890:	2301      	moveq	r3, #1
 800f892:	2300      	movne	r3, #0
 800f894:	b2db      	uxtb	r3, r3
 800f896:	e03c      	b.n	800f912 <HAL_TIM_PWM_Start_DMA+0x142>
 800f898:	68bb      	ldr	r3, [r7, #8]
 800f89a:	2b04      	cmp	r3, #4
 800f89c:	d109      	bne.n	800f8b2 <HAL_TIM_PWM_Start_DMA+0xe2>
 800f89e:	68fb      	ldr	r3, [r7, #12]
 800f8a0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800f8a4:	b2db      	uxtb	r3, r3
 800f8a6:	2b01      	cmp	r3, #1
 800f8a8:	bf0c      	ite	eq
 800f8aa:	2301      	moveq	r3, #1
 800f8ac:	2300      	movne	r3, #0
 800f8ae:	b2db      	uxtb	r3, r3
 800f8b0:	e02f      	b.n	800f912 <HAL_TIM_PWM_Start_DMA+0x142>
 800f8b2:	68bb      	ldr	r3, [r7, #8]
 800f8b4:	2b08      	cmp	r3, #8
 800f8b6:	d109      	bne.n	800f8cc <HAL_TIM_PWM_Start_DMA+0xfc>
 800f8b8:	68fb      	ldr	r3, [r7, #12]
 800f8ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800f8be:	b2db      	uxtb	r3, r3
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	bf0c      	ite	eq
 800f8c4:	2301      	moveq	r3, #1
 800f8c6:	2300      	movne	r3, #0
 800f8c8:	b2db      	uxtb	r3, r3
 800f8ca:	e022      	b.n	800f912 <HAL_TIM_PWM_Start_DMA+0x142>
 800f8cc:	68bb      	ldr	r3, [r7, #8]
 800f8ce:	2b0c      	cmp	r3, #12
 800f8d0:	d109      	bne.n	800f8e6 <HAL_TIM_PWM_Start_DMA+0x116>
 800f8d2:	68fb      	ldr	r3, [r7, #12]
 800f8d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f8d8:	b2db      	uxtb	r3, r3
 800f8da:	2b01      	cmp	r3, #1
 800f8dc:	bf0c      	ite	eq
 800f8de:	2301      	moveq	r3, #1
 800f8e0:	2300      	movne	r3, #0
 800f8e2:	b2db      	uxtb	r3, r3
 800f8e4:	e015      	b.n	800f912 <HAL_TIM_PWM_Start_DMA+0x142>
 800f8e6:	68bb      	ldr	r3, [r7, #8]
 800f8e8:	2b10      	cmp	r3, #16
 800f8ea:	d109      	bne.n	800f900 <HAL_TIM_PWM_Start_DMA+0x130>
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800f8f2:	b2db      	uxtb	r3, r3
 800f8f4:	2b01      	cmp	r3, #1
 800f8f6:	bf0c      	ite	eq
 800f8f8:	2301      	moveq	r3, #1
 800f8fa:	2300      	movne	r3, #0
 800f8fc:	b2db      	uxtb	r3, r3
 800f8fe:	e008      	b.n	800f912 <HAL_TIM_PWM_Start_DMA+0x142>
 800f900:	68fb      	ldr	r3, [r7, #12]
 800f902:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800f906:	b2db      	uxtb	r3, r3
 800f908:	2b01      	cmp	r3, #1
 800f90a:	bf0c      	ite	eq
 800f90c:	2301      	moveq	r3, #1
 800f90e:	2300      	movne	r3, #0
 800f910:	b2db      	uxtb	r3, r3
 800f912:	2b00      	cmp	r3, #0
 800f914:	d034      	beq.n	800f980 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) || (Length == 0U))
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d002      	beq.n	800f922 <HAL_TIM_PWM_Start_DMA+0x152>
 800f91c:	887b      	ldrh	r3, [r7, #2]
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d101      	bne.n	800f926 <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 800f922:	2301      	movs	r3, #1
 800f924:	e166      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800f926:	68bb      	ldr	r3, [r7, #8]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d104      	bne.n	800f936 <HAL_TIM_PWM_Start_DMA+0x166>
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	2202      	movs	r2, #2
 800f930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800f934:	e026      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f936:	68bb      	ldr	r3, [r7, #8]
 800f938:	2b04      	cmp	r3, #4
 800f93a:	d104      	bne.n	800f946 <HAL_TIM_PWM_Start_DMA+0x176>
 800f93c:	68fb      	ldr	r3, [r7, #12]
 800f93e:	2202      	movs	r2, #2
 800f940:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800f944:	e01e      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	2b08      	cmp	r3, #8
 800f94a:	d104      	bne.n	800f956 <HAL_TIM_PWM_Start_DMA+0x186>
 800f94c:	68fb      	ldr	r3, [r7, #12]
 800f94e:	2202      	movs	r2, #2
 800f950:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800f954:	e016      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f956:	68bb      	ldr	r3, [r7, #8]
 800f958:	2b0c      	cmp	r3, #12
 800f95a:	d104      	bne.n	800f966 <HAL_TIM_PWM_Start_DMA+0x196>
 800f95c:	68fb      	ldr	r3, [r7, #12]
 800f95e:	2202      	movs	r2, #2
 800f960:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800f964:	e00e      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f966:	68bb      	ldr	r3, [r7, #8]
 800f968:	2b10      	cmp	r3, #16
 800f96a:	d104      	bne.n	800f976 <HAL_TIM_PWM_Start_DMA+0x1a6>
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	2202      	movs	r2, #2
 800f970:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800f974:	e006      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	2202      	movs	r2, #2
 800f97a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800f97e:	e001      	b.n	800f984 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 800f980:	2301      	movs	r3, #1
 800f982:	e137      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
  }

  switch (Channel)
 800f984:	68bb      	ldr	r3, [r7, #8]
 800f986:	2b0c      	cmp	r3, #12
 800f988:	f200 80ae 	bhi.w	800fae8 <HAL_TIM_PWM_Start_DMA+0x318>
 800f98c:	a201      	add	r2, pc, #4	; (adr r2, 800f994 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 800f98e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f992:	bf00      	nop
 800f994:	0800f9c9 	.word	0x0800f9c9
 800f998:	0800fae9 	.word	0x0800fae9
 800f99c:	0800fae9 	.word	0x0800fae9
 800f9a0:	0800fae9 	.word	0x0800fae9
 800f9a4:	0800fa11 	.word	0x0800fa11
 800f9a8:	0800fae9 	.word	0x0800fae9
 800f9ac:	0800fae9 	.word	0x0800fae9
 800f9b0:	0800fae9 	.word	0x0800fae9
 800f9b4:	0800fa59 	.word	0x0800fa59
 800f9b8:	0800fae9 	.word	0x0800fae9
 800f9bc:	0800fae9 	.word	0x0800fae9
 800f9c0:	0800fae9 	.word	0x0800fae9
 800f9c4:	0800faa1 	.word	0x0800faa1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800f9c8:	68fb      	ldr	r3, [r7, #12]
 800f9ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9cc:	4a8b      	ldr	r2, [pc, #556]	; (800fbfc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800f9ce:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800f9d0:	68fb      	ldr	r3, [r7, #12]
 800f9d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9d4:	4a8a      	ldr	r2, [pc, #552]	; (800fc00 <HAL_TIM_PWM_Start_DMA+0x430>)
 800f9d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 800f9d8:	68fb      	ldr	r3, [r7, #12]
 800f9da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f9dc:	4a89      	ldr	r2, [pc, #548]	; (800fc04 <HAL_TIM_PWM_Start_DMA+0x434>)
 800f9de:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800f9e4:	6879      	ldr	r1, [r7, #4]
 800f9e6:	68fb      	ldr	r3, [r7, #12]
 800f9e8:	681b      	ldr	r3, [r3, #0]
 800f9ea:	3334      	adds	r3, #52	; 0x34
 800f9ec:	461a      	mov	r2, r3
 800f9ee:	887b      	ldrh	r3, [r7, #2]
 800f9f0:	f7f6 f872 	bl	8005ad8 <HAL_DMA_Start_IT>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2b00      	cmp	r3, #0
 800f9f8:	d001      	beq.n	800f9fe <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800f9fa:	2301      	movs	r3, #1
 800f9fc:	e0fa      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800f9fe:	68fb      	ldr	r3, [r7, #12]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	68da      	ldr	r2, [r3, #12]
 800fa04:	68fb      	ldr	r3, [r7, #12]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800fa0c:	60da      	str	r2, [r3, #12]
      break;
 800fa0e:	e06e      	b.n	800faee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa14:	4a79      	ldr	r2, [pc, #484]	; (800fbfc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800fa16:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa18:	68fb      	ldr	r3, [r7, #12]
 800fa1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa1c:	4a78      	ldr	r2, [pc, #480]	; (800fc00 <HAL_TIM_PWM_Start_DMA+0x430>)
 800fa1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 800fa20:	68fb      	ldr	r3, [r7, #12]
 800fa22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa24:	4a77      	ldr	r2, [pc, #476]	; (800fc04 <HAL_TIM_PWM_Start_DMA+0x434>)
 800fa26:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800fa28:	68fb      	ldr	r3, [r7, #12]
 800fa2a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800fa2c:	6879      	ldr	r1, [r7, #4]
 800fa2e:	68fb      	ldr	r3, [r7, #12]
 800fa30:	681b      	ldr	r3, [r3, #0]
 800fa32:	3338      	adds	r3, #56	; 0x38
 800fa34:	461a      	mov	r2, r3
 800fa36:	887b      	ldrh	r3, [r7, #2]
 800fa38:	f7f6 f84e 	bl	8005ad8 <HAL_DMA_Start_IT>
 800fa3c:	4603      	mov	r3, r0
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d001      	beq.n	800fa46 <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fa42:	2301      	movs	r3, #1
 800fa44:	e0d6      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	68da      	ldr	r2, [r3, #12]
 800fa4c:	68fb      	ldr	r3, [r7, #12]
 800fa4e:	681b      	ldr	r3, [r3, #0]
 800fa50:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800fa54:	60da      	str	r2, [r3, #12]
      break;
 800fa56:	e04a      	b.n	800faee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa5c:	4a67      	ldr	r2, [pc, #412]	; (800fbfc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800fa5e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800fa60:	68fb      	ldr	r3, [r7, #12]
 800fa62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa64:	4a66      	ldr	r2, [pc, #408]	; (800fc00 <HAL_TIM_PWM_Start_DMA+0x430>)
 800fa66:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fa6c:	4a65      	ldr	r2, [pc, #404]	; (800fc04 <HAL_TIM_PWM_Start_DMA+0x434>)
 800fa6e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800fa74:	6879      	ldr	r1, [r7, #4]
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	333c      	adds	r3, #60	; 0x3c
 800fa7c:	461a      	mov	r2, r3
 800fa7e:	887b      	ldrh	r3, [r7, #2]
 800fa80:	f7f6 f82a 	bl	8005ad8 <HAL_DMA_Start_IT>
 800fa84:	4603      	mov	r3, r0
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d001      	beq.n	800fa8e <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fa8a:	2301      	movs	r3, #1
 800fa8c:	e0b2      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	681b      	ldr	r3, [r3, #0]
 800fa92:	68da      	ldr	r2, [r3, #12]
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	681b      	ldr	r3, [r3, #0]
 800fa98:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800fa9c:	60da      	str	r2, [r3, #12]
      break;
 800fa9e:	e026      	b.n	800faee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800faa0:	68fb      	ldr	r3, [r7, #12]
 800faa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faa4:	4a55      	ldr	r2, [pc, #340]	; (800fbfc <HAL_TIM_PWM_Start_DMA+0x42c>)
 800faa6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faac:	4a54      	ldr	r2, [pc, #336]	; (800fc00 <HAL_TIM_PWM_Start_DMA+0x430>)
 800faae:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 800fab0:	68fb      	ldr	r3, [r7, #12]
 800fab2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fab4:	4a53      	ldr	r2, [pc, #332]	; (800fc04 <HAL_TIM_PWM_Start_DMA+0x434>)
 800fab6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800fabc:	6879      	ldr	r1, [r7, #4]
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	681b      	ldr	r3, [r3, #0]
 800fac2:	3340      	adds	r3, #64	; 0x40
 800fac4:	461a      	mov	r2, r3
 800fac6:	887b      	ldrh	r3, [r7, #2]
 800fac8:	f7f6 f806 	bl	8005ad8 <HAL_DMA_Start_IT>
 800facc:	4603      	mov	r3, r0
 800face:	2b00      	cmp	r3, #0
 800fad0:	d001      	beq.n	800fad6 <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800fad2:	2301      	movs	r3, #1
 800fad4:	e08e      	b.n	800fbf4 <HAL_TIM_PWM_Start_DMA+0x424>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	68da      	ldr	r2, [r3, #12]
 800fadc:	68fb      	ldr	r3, [r7, #12]
 800fade:	681b      	ldr	r3, [r3, #0]
 800fae0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800fae4:	60da      	str	r2, [r3, #12]
      break;
 800fae6:	e002      	b.n	800faee <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 800fae8:	2301      	movs	r3, #1
 800faea:	75fb      	strb	r3, [r7, #23]
      break;
 800faec:	bf00      	nop
  }

  if (status == HAL_OK)
 800faee:	7dfb      	ldrb	r3, [r7, #23]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d17e      	bne.n	800fbf2 <HAL_TIM_PWM_Start_DMA+0x422>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800faf4:	68fb      	ldr	r3, [r7, #12]
 800faf6:	681b      	ldr	r3, [r3, #0]
 800faf8:	2201      	movs	r2, #1
 800fafa:	68b9      	ldr	r1, [r7, #8]
 800fafc:	4618      	mov	r0, r3
 800fafe:	f000 ff63 	bl	80109c8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800fb02:	68fb      	ldr	r3, [r7, #12]
 800fb04:	681b      	ldr	r3, [r3, #0]
 800fb06:	4a40      	ldr	r2, [pc, #256]	; (800fc08 <HAL_TIM_PWM_Start_DMA+0x438>)
 800fb08:	4293      	cmp	r3, r2
 800fb0a:	d013      	beq.n	800fb34 <HAL_TIM_PWM_Start_DMA+0x364>
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	681b      	ldr	r3, [r3, #0]
 800fb10:	4a3e      	ldr	r2, [pc, #248]	; (800fc0c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800fb12:	4293      	cmp	r3, r2
 800fb14:	d00e      	beq.n	800fb34 <HAL_TIM_PWM_Start_DMA+0x364>
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	681b      	ldr	r3, [r3, #0]
 800fb1a:	4a3d      	ldr	r2, [pc, #244]	; (800fc10 <HAL_TIM_PWM_Start_DMA+0x440>)
 800fb1c:	4293      	cmp	r3, r2
 800fb1e:	d009      	beq.n	800fb34 <HAL_TIM_PWM_Start_DMA+0x364>
 800fb20:	68fb      	ldr	r3, [r7, #12]
 800fb22:	681b      	ldr	r3, [r3, #0]
 800fb24:	4a3b      	ldr	r2, [pc, #236]	; (800fc14 <HAL_TIM_PWM_Start_DMA+0x444>)
 800fb26:	4293      	cmp	r3, r2
 800fb28:	d004      	beq.n	800fb34 <HAL_TIM_PWM_Start_DMA+0x364>
 800fb2a:	68fb      	ldr	r3, [r7, #12]
 800fb2c:	681b      	ldr	r3, [r3, #0]
 800fb2e:	4a3a      	ldr	r2, [pc, #232]	; (800fc18 <HAL_TIM_PWM_Start_DMA+0x448>)
 800fb30:	4293      	cmp	r3, r2
 800fb32:	d101      	bne.n	800fb38 <HAL_TIM_PWM_Start_DMA+0x368>
 800fb34:	2301      	movs	r3, #1
 800fb36:	e000      	b.n	800fb3a <HAL_TIM_PWM_Start_DMA+0x36a>
 800fb38:	2300      	movs	r3, #0
 800fb3a:	2b00      	cmp	r3, #0
 800fb3c:	d007      	beq.n	800fb4e <HAL_TIM_PWM_Start_DMA+0x37e>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800fb3e:	68fb      	ldr	r3, [r7, #12]
 800fb40:	681b      	ldr	r3, [r3, #0]
 800fb42:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800fb44:	68fb      	ldr	r3, [r7, #12]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800fb4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fb4e:	68fb      	ldr	r3, [r7, #12]
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	4a2d      	ldr	r2, [pc, #180]	; (800fc08 <HAL_TIM_PWM_Start_DMA+0x438>)
 800fb54:	4293      	cmp	r3, r2
 800fb56:	d02c      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb58:	68fb      	ldr	r3, [r7, #12]
 800fb5a:	681b      	ldr	r3, [r3, #0]
 800fb5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fb60:	d027      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	681b      	ldr	r3, [r3, #0]
 800fb66:	4a2d      	ldr	r2, [pc, #180]	; (800fc1c <HAL_TIM_PWM_Start_DMA+0x44c>)
 800fb68:	4293      	cmp	r3, r2
 800fb6a:	d022      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb6c:	68fb      	ldr	r3, [r7, #12]
 800fb6e:	681b      	ldr	r3, [r3, #0]
 800fb70:	4a2b      	ldr	r2, [pc, #172]	; (800fc20 <HAL_TIM_PWM_Start_DMA+0x450>)
 800fb72:	4293      	cmp	r3, r2
 800fb74:	d01d      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	681b      	ldr	r3, [r3, #0]
 800fb7a:	4a2a      	ldr	r2, [pc, #168]	; (800fc24 <HAL_TIM_PWM_Start_DMA+0x454>)
 800fb7c:	4293      	cmp	r3, r2
 800fb7e:	d018      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb80:	68fb      	ldr	r3, [r7, #12]
 800fb82:	681b      	ldr	r3, [r3, #0]
 800fb84:	4a21      	ldr	r2, [pc, #132]	; (800fc0c <HAL_TIM_PWM_Start_DMA+0x43c>)
 800fb86:	4293      	cmp	r3, r2
 800fb88:	d013      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb8a:	68fb      	ldr	r3, [r7, #12]
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	4a26      	ldr	r2, [pc, #152]	; (800fc28 <HAL_TIM_PWM_Start_DMA+0x458>)
 800fb90:	4293      	cmp	r3, r2
 800fb92:	d00e      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681b      	ldr	r3, [r3, #0]
 800fb98:	4a1d      	ldr	r2, [pc, #116]	; (800fc10 <HAL_TIM_PWM_Start_DMA+0x440>)
 800fb9a:	4293      	cmp	r3, r2
 800fb9c:	d009      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	681b      	ldr	r3, [r3, #0]
 800fba2:	4a22      	ldr	r2, [pc, #136]	; (800fc2c <HAL_TIM_PWM_Start_DMA+0x45c>)
 800fba4:	4293      	cmp	r3, r2
 800fba6:	d004      	beq.n	800fbb2 <HAL_TIM_PWM_Start_DMA+0x3e2>
 800fba8:	68fb      	ldr	r3, [r7, #12]
 800fbaa:	681b      	ldr	r3, [r3, #0]
 800fbac:	4a20      	ldr	r2, [pc, #128]	; (800fc30 <HAL_TIM_PWM_Start_DMA+0x460>)
 800fbae:	4293      	cmp	r3, r2
 800fbb0:	d115      	bne.n	800fbde <HAL_TIM_PWM_Start_DMA+0x40e>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800fbb2:	68fb      	ldr	r3, [r7, #12]
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	689a      	ldr	r2, [r3, #8]
 800fbb8:	4b1e      	ldr	r3, [pc, #120]	; (800fc34 <HAL_TIM_PWM_Start_DMA+0x464>)
 800fbba:	4013      	ands	r3, r2
 800fbbc:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fbbe:	693b      	ldr	r3, [r7, #16]
 800fbc0:	2b06      	cmp	r3, #6
 800fbc2:	d015      	beq.n	800fbf0 <HAL_TIM_PWM_Start_DMA+0x420>
 800fbc4:	693b      	ldr	r3, [r7, #16]
 800fbc6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800fbca:	d011      	beq.n	800fbf0 <HAL_TIM_PWM_Start_DMA+0x420>
      {
        __HAL_TIM_ENABLE(htim);
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	681a      	ldr	r2, [r3, #0]
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	f042 0201 	orr.w	r2, r2, #1
 800fbda:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fbdc:	e008      	b.n	800fbf0 <HAL_TIM_PWM_Start_DMA+0x420>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800fbde:	68fb      	ldr	r3, [r7, #12]
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	681a      	ldr	r2, [r3, #0]
 800fbe4:	68fb      	ldr	r3, [r7, #12]
 800fbe6:	681b      	ldr	r3, [r3, #0]
 800fbe8:	f042 0201 	orr.w	r2, r2, #1
 800fbec:	601a      	str	r2, [r3, #0]
 800fbee:	e000      	b.n	800fbf2 <HAL_TIM_PWM_Start_DMA+0x422>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800fbf0:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 800fbf2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fbf4:	4618      	mov	r0, r3
 800fbf6:	3718      	adds	r7, #24
 800fbf8:	46bd      	mov	sp, r7
 800fbfa:	bd80      	pop	{r7, pc}
 800fbfc:	080101bf 	.word	0x080101bf
 800fc00:	08010267 	.word	0x08010267
 800fc04:	0801012d 	.word	0x0801012d
 800fc08:	40010000 	.word	0x40010000
 800fc0c:	40010400 	.word	0x40010400
 800fc10:	40014000 	.word	0x40014000
 800fc14:	40014400 	.word	0x40014400
 800fc18:	40014800 	.word	0x40014800
 800fc1c:	40000400 	.word	0x40000400
 800fc20:	40000800 	.word	0x40000800
 800fc24:	40000c00 	.word	0x40000c00
 800fc28:	40001800 	.word	0x40001800
 800fc2c:	4000e000 	.word	0x4000e000
 800fc30:	4000e400 	.word	0x4000e400
 800fc34:	00010007 	.word	0x00010007

0800fc38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b082      	sub	sp, #8
 800fc3c:	af00      	add	r7, sp, #0
 800fc3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	681b      	ldr	r3, [r3, #0]
 800fc44:	691b      	ldr	r3, [r3, #16]
 800fc46:	f003 0302 	and.w	r3, r3, #2
 800fc4a:	2b02      	cmp	r3, #2
 800fc4c:	d122      	bne.n	800fc94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	68db      	ldr	r3, [r3, #12]
 800fc54:	f003 0302 	and.w	r3, r3, #2
 800fc58:	2b02      	cmp	r3, #2
 800fc5a:	d11b      	bne.n	800fc94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	f06f 0202 	mvn.w	r2, #2
 800fc64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2201      	movs	r2, #1
 800fc6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	699b      	ldr	r3, [r3, #24]
 800fc72:	f003 0303 	and.w	r3, r3, #3
 800fc76:	2b00      	cmp	r3, #0
 800fc78:	d003      	beq.n	800fc82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800fc7a:	6878      	ldr	r0, [r7, #4]
 800fc7c:	f000 fa24 	bl	80100c8 <HAL_TIM_IC_CaptureCallback>
 800fc80:	e005      	b.n	800fc8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800fc82:	6878      	ldr	r0, [r7, #4]
 800fc84:	f000 fa16 	bl	80100b4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fc88:	6878      	ldr	r0, [r7, #4]
 800fc8a:	f000 fa27 	bl	80100dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	2200      	movs	r2, #0
 800fc92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800fc94:	687b      	ldr	r3, [r7, #4]
 800fc96:	681b      	ldr	r3, [r3, #0]
 800fc98:	691b      	ldr	r3, [r3, #16]
 800fc9a:	f003 0304 	and.w	r3, r3, #4
 800fc9e:	2b04      	cmp	r3, #4
 800fca0:	d122      	bne.n	800fce8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	68db      	ldr	r3, [r3, #12]
 800fca8:	f003 0304 	and.w	r3, r3, #4
 800fcac:	2b04      	cmp	r3, #4
 800fcae:	d11b      	bne.n	800fce8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	f06f 0204 	mvn.w	r2, #4
 800fcb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800fcba:	687b      	ldr	r3, [r7, #4]
 800fcbc:	2202      	movs	r2, #2
 800fcbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	699b      	ldr	r3, [r3, #24]
 800fcc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	d003      	beq.n	800fcd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fcce:	6878      	ldr	r0, [r7, #4]
 800fcd0:	f000 f9fa 	bl	80100c8 <HAL_TIM_IC_CaptureCallback>
 800fcd4:	e005      	b.n	800fce2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fcd6:	6878      	ldr	r0, [r7, #4]
 800fcd8:	f000 f9ec 	bl	80100b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fcdc:	6878      	ldr	r0, [r7, #4]
 800fcde:	f000 f9fd 	bl	80100dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	2200      	movs	r2, #0
 800fce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800fce8:	687b      	ldr	r3, [r7, #4]
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	691b      	ldr	r3, [r3, #16]
 800fcee:	f003 0308 	and.w	r3, r3, #8
 800fcf2:	2b08      	cmp	r3, #8
 800fcf4:	d122      	bne.n	800fd3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	68db      	ldr	r3, [r3, #12]
 800fcfc:	f003 0308 	and.w	r3, r3, #8
 800fd00:	2b08      	cmp	r3, #8
 800fd02:	d11b      	bne.n	800fd3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	f06f 0208 	mvn.w	r2, #8
 800fd0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	2204      	movs	r2, #4
 800fd12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	681b      	ldr	r3, [r3, #0]
 800fd18:	69db      	ldr	r3, [r3, #28]
 800fd1a:	f003 0303 	and.w	r3, r3, #3
 800fd1e:	2b00      	cmp	r3, #0
 800fd20:	d003      	beq.n	800fd2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fd22:	6878      	ldr	r0, [r7, #4]
 800fd24:	f000 f9d0 	bl	80100c8 <HAL_TIM_IC_CaptureCallback>
 800fd28:	e005      	b.n	800fd36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd2a:	6878      	ldr	r0, [r7, #4]
 800fd2c:	f000 f9c2 	bl	80100b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd30:	6878      	ldr	r0, [r7, #4]
 800fd32:	f000 f9d3 	bl	80100dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	691b      	ldr	r3, [r3, #16]
 800fd42:	f003 0310 	and.w	r3, r3, #16
 800fd46:	2b10      	cmp	r3, #16
 800fd48:	d122      	bne.n	800fd90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	68db      	ldr	r3, [r3, #12]
 800fd50:	f003 0310 	and.w	r3, r3, #16
 800fd54:	2b10      	cmp	r3, #16
 800fd56:	d11b      	bne.n	800fd90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	681b      	ldr	r3, [r3, #0]
 800fd5c:	f06f 0210 	mvn.w	r2, #16
 800fd60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	2208      	movs	r2, #8
 800fd66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	681b      	ldr	r3, [r3, #0]
 800fd6c:	69db      	ldr	r3, [r3, #28]
 800fd6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800fd72:	2b00      	cmp	r3, #0
 800fd74:	d003      	beq.n	800fd7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800fd76:	6878      	ldr	r0, [r7, #4]
 800fd78:	f000 f9a6 	bl	80100c8 <HAL_TIM_IC_CaptureCallback>
 800fd7c:	e005      	b.n	800fd8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800fd7e:	6878      	ldr	r0, [r7, #4]
 800fd80:	f000 f998 	bl	80100b4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800fd84:	6878      	ldr	r0, [r7, #4]
 800fd86:	f000 f9a9 	bl	80100dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681b      	ldr	r3, [r3, #0]
 800fd94:	691b      	ldr	r3, [r3, #16]
 800fd96:	f003 0301 	and.w	r3, r3, #1
 800fd9a:	2b01      	cmp	r3, #1
 800fd9c:	d10e      	bne.n	800fdbc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	68db      	ldr	r3, [r3, #12]
 800fda4:	f003 0301 	and.w	r3, r3, #1
 800fda8:	2b01      	cmp	r3, #1
 800fdaa:	d107      	bne.n	800fdbc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	681b      	ldr	r3, [r3, #0]
 800fdb0:	f06f 0201 	mvn.w	r2, #1
 800fdb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800fdb6:	6878      	ldr	r0, [r7, #4]
 800fdb8:	f000 f972 	bl	80100a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800fdbc:	687b      	ldr	r3, [r7, #4]
 800fdbe:	681b      	ldr	r3, [r3, #0]
 800fdc0:	691b      	ldr	r3, [r3, #16]
 800fdc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fdc6:	2b80      	cmp	r3, #128	; 0x80
 800fdc8:	d10e      	bne.n	800fde8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fdca:	687b      	ldr	r3, [r7, #4]
 800fdcc:	681b      	ldr	r3, [r3, #0]
 800fdce:	68db      	ldr	r3, [r3, #12]
 800fdd0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fdd4:	2b80      	cmp	r3, #128	; 0x80
 800fdd6:	d107      	bne.n	800fde8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	681b      	ldr	r3, [r3, #0]
 800fddc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800fde0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800fde2:	6878      	ldr	r0, [r7, #4]
 800fde4:	f000 febc 	bl	8010b60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	691b      	ldr	r3, [r3, #16]
 800fdee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fdf2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fdf6:	d10e      	bne.n	800fe16 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	681b      	ldr	r3, [r3, #0]
 800fdfc:	68db      	ldr	r3, [r3, #12]
 800fdfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fe02:	2b80      	cmp	r3, #128	; 0x80
 800fe04:	d107      	bne.n	800fe16 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	681b      	ldr	r3, [r3, #0]
 800fe0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800fe0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800fe10:	6878      	ldr	r0, [r7, #4]
 800fe12:	f000 feaf 	bl	8010b74 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	691b      	ldr	r3, [r3, #16]
 800fe1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe20:	2b40      	cmp	r3, #64	; 0x40
 800fe22:	d10e      	bne.n	800fe42 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	681b      	ldr	r3, [r3, #0]
 800fe28:	68db      	ldr	r3, [r3, #12]
 800fe2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fe2e:	2b40      	cmp	r3, #64	; 0x40
 800fe30:	d107      	bne.n	800fe42 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800fe3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800fe3c:	6878      	ldr	r0, [r7, #4]
 800fe3e:	f000 f961 	bl	8010104 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	691b      	ldr	r3, [r3, #16]
 800fe48:	f003 0320 	and.w	r3, r3, #32
 800fe4c:	2b20      	cmp	r3, #32
 800fe4e:	d10e      	bne.n	800fe6e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	68db      	ldr	r3, [r3, #12]
 800fe56:	f003 0320 	and.w	r3, r3, #32
 800fe5a:	2b20      	cmp	r3, #32
 800fe5c:	d107      	bne.n	800fe6e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	f06f 0220 	mvn.w	r2, #32
 800fe66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800fe68:	6878      	ldr	r0, [r7, #4]
 800fe6a:	f000 fe6f 	bl	8010b4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800fe6e:	bf00      	nop
 800fe70:	3708      	adds	r7, #8
 800fe72:	46bd      	mov	sp, r7
 800fe74:	bd80      	pop	{r7, pc}
	...

0800fe78 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b086      	sub	sp, #24
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	60f8      	str	r0, [r7, #12]
 800fe80:	60b9      	str	r1, [r7, #8]
 800fe82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fe84:	2300      	movs	r3, #0
 800fe86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fe8e:	2b01      	cmp	r3, #1
 800fe90:	d101      	bne.n	800fe96 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800fe92:	2302      	movs	r3, #2
 800fe94:	e0ff      	b.n	8010096 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800fe96:	68fb      	ldr	r3, [r7, #12]
 800fe98:	2201      	movs	r2, #1
 800fe9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	2b14      	cmp	r3, #20
 800fea2:	f200 80f0 	bhi.w	8010086 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800fea6:	a201      	add	r2, pc, #4	; (adr r2, 800feac <HAL_TIM_PWM_ConfigChannel+0x34>)
 800fea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800feac:	0800ff01 	.word	0x0800ff01
 800feb0:	08010087 	.word	0x08010087
 800feb4:	08010087 	.word	0x08010087
 800feb8:	08010087 	.word	0x08010087
 800febc:	0800ff41 	.word	0x0800ff41
 800fec0:	08010087 	.word	0x08010087
 800fec4:	08010087 	.word	0x08010087
 800fec8:	08010087 	.word	0x08010087
 800fecc:	0800ff83 	.word	0x0800ff83
 800fed0:	08010087 	.word	0x08010087
 800fed4:	08010087 	.word	0x08010087
 800fed8:	08010087 	.word	0x08010087
 800fedc:	0800ffc3 	.word	0x0800ffc3
 800fee0:	08010087 	.word	0x08010087
 800fee4:	08010087 	.word	0x08010087
 800fee8:	08010087 	.word	0x08010087
 800feec:	08010005 	.word	0x08010005
 800fef0:	08010087 	.word	0x08010087
 800fef4:	08010087 	.word	0x08010087
 800fef8:	08010087 	.word	0x08010087
 800fefc:	08010045 	.word	0x08010045
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	68b9      	ldr	r1, [r7, #8]
 800ff06:	4618      	mov	r0, r3
 800ff08:	f000 fa88 	bl	801041c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	681b      	ldr	r3, [r3, #0]
 800ff10:	699a      	ldr	r2, [r3, #24]
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	f042 0208 	orr.w	r2, r2, #8
 800ff1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ff1c:	68fb      	ldr	r3, [r7, #12]
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	699a      	ldr	r2, [r3, #24]
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	f022 0204 	bic.w	r2, r2, #4
 800ff2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	681b      	ldr	r3, [r3, #0]
 800ff30:	6999      	ldr	r1, [r3, #24]
 800ff32:	68bb      	ldr	r3, [r7, #8]
 800ff34:	691a      	ldr	r2, [r3, #16]
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	681b      	ldr	r3, [r3, #0]
 800ff3a:	430a      	orrs	r2, r1
 800ff3c:	619a      	str	r2, [r3, #24]
      break;
 800ff3e:	e0a5      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	681b      	ldr	r3, [r3, #0]
 800ff44:	68b9      	ldr	r1, [r7, #8]
 800ff46:	4618      	mov	r0, r3
 800ff48:	f000 faf8 	bl	801053c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	681b      	ldr	r3, [r3, #0]
 800ff50:	699a      	ldr	r2, [r3, #24]
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ff5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	681b      	ldr	r3, [r3, #0]
 800ff60:	699a      	ldr	r2, [r3, #24]
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ff6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	6999      	ldr	r1, [r3, #24]
 800ff72:	68bb      	ldr	r3, [r7, #8]
 800ff74:	691b      	ldr	r3, [r3, #16]
 800ff76:	021a      	lsls	r2, r3, #8
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	681b      	ldr	r3, [r3, #0]
 800ff7c:	430a      	orrs	r2, r1
 800ff7e:	619a      	str	r2, [r3, #24]
      break;
 800ff80:	e084      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800ff82:	68fb      	ldr	r3, [r7, #12]
 800ff84:	681b      	ldr	r3, [r3, #0]
 800ff86:	68b9      	ldr	r1, [r7, #8]
 800ff88:	4618      	mov	r0, r3
 800ff8a:	f000 fb61 	bl	8010650 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800ff8e:	68fb      	ldr	r3, [r7, #12]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	69da      	ldr	r2, [r3, #28]
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	681b      	ldr	r3, [r3, #0]
 800ff98:	f042 0208 	orr.w	r2, r2, #8
 800ff9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	69da      	ldr	r2, [r3, #28]
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	681b      	ldr	r3, [r3, #0]
 800ffa8:	f022 0204 	bic.w	r2, r2, #4
 800ffac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800ffae:	68fb      	ldr	r3, [r7, #12]
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	69d9      	ldr	r1, [r3, #28]
 800ffb4:	68bb      	ldr	r3, [r7, #8]
 800ffb6:	691a      	ldr	r2, [r3, #16]
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	430a      	orrs	r2, r1
 800ffbe:	61da      	str	r2, [r3, #28]
      break;
 800ffc0:	e064      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800ffc2:	68fb      	ldr	r3, [r7, #12]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	68b9      	ldr	r1, [r7, #8]
 800ffc8:	4618      	mov	r0, r3
 800ffca:	f000 fbc9 	bl	8010760 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	681b      	ldr	r3, [r3, #0]
 800ffd2:	69da      	ldr	r2, [r3, #28]
 800ffd4:	68fb      	ldr	r3, [r7, #12]
 800ffd6:	681b      	ldr	r3, [r3, #0]
 800ffd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ffdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	681b      	ldr	r3, [r3, #0]
 800ffe2:	69da      	ldr	r2, [r3, #28]
 800ffe4:	68fb      	ldr	r3, [r7, #12]
 800ffe6:	681b      	ldr	r3, [r3, #0]
 800ffe8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ffec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	681b      	ldr	r3, [r3, #0]
 800fff2:	69d9      	ldr	r1, [r3, #28]
 800fff4:	68bb      	ldr	r3, [r7, #8]
 800fff6:	691b      	ldr	r3, [r3, #16]
 800fff8:	021a      	lsls	r2, r3, #8
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	430a      	orrs	r2, r1
 8010000:	61da      	str	r2, [r3, #28]
      break;
 8010002:	e043      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8010004:	68fb      	ldr	r3, [r7, #12]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	68b9      	ldr	r1, [r7, #8]
 801000a:	4618      	mov	r0, r3
 801000c:	f000 fc12 	bl	8010834 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	681b      	ldr	r3, [r3, #0]
 8010014:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010016:	68fb      	ldr	r3, [r7, #12]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	f042 0208 	orr.w	r2, r2, #8
 801001e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	681b      	ldr	r3, [r3, #0]
 8010024:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010026:	68fb      	ldr	r3, [r7, #12]
 8010028:	681b      	ldr	r3, [r3, #0]
 801002a:	f022 0204 	bic.w	r2, r2, #4
 801002e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8010030:	68fb      	ldr	r3, [r7, #12]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010036:	68bb      	ldr	r3, [r7, #8]
 8010038:	691a      	ldr	r2, [r3, #16]
 801003a:	68fb      	ldr	r3, [r7, #12]
 801003c:	681b      	ldr	r3, [r3, #0]
 801003e:	430a      	orrs	r2, r1
 8010040:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010042:	e023      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	681b      	ldr	r3, [r3, #0]
 8010048:	68b9      	ldr	r1, [r7, #8]
 801004a:	4618      	mov	r0, r3
 801004c:	f000 fc56 	bl	80108fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8010050:	68fb      	ldr	r3, [r7, #12]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801005e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 801006e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8010070:	68fb      	ldr	r3, [r7, #12]
 8010072:	681b      	ldr	r3, [r3, #0]
 8010074:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8010076:	68bb      	ldr	r3, [r7, #8]
 8010078:	691b      	ldr	r3, [r3, #16]
 801007a:	021a      	lsls	r2, r3, #8
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	430a      	orrs	r2, r1
 8010082:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8010084:	e002      	b.n	801008c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8010086:	2301      	movs	r3, #1
 8010088:	75fb      	strb	r3, [r7, #23]
      break;
 801008a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 801008c:	68fb      	ldr	r3, [r7, #12]
 801008e:	2200      	movs	r2, #0
 8010090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8010094:	7dfb      	ldrb	r3, [r7, #23]
}
 8010096:	4618      	mov	r0, r3
 8010098:	3718      	adds	r7, #24
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop

080100a0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80100a0:	b480      	push	{r7}
 80100a2:	b083      	sub	sp, #12
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80100a8:	bf00      	nop
 80100aa:	370c      	adds	r7, #12
 80100ac:	46bd      	mov	sp, r7
 80100ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100b2:	4770      	bx	lr

080100b4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80100b4:	b480      	push	{r7}
 80100b6:	b083      	sub	sp, #12
 80100b8:	af00      	add	r7, sp, #0
 80100ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80100bc:	bf00      	nop
 80100be:	370c      	adds	r7, #12
 80100c0:	46bd      	mov	sp, r7
 80100c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c6:	4770      	bx	lr

080100c8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80100c8:	b480      	push	{r7}
 80100ca:	b083      	sub	sp, #12
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80100d0:	bf00      	nop
 80100d2:	370c      	adds	r7, #12
 80100d4:	46bd      	mov	sp, r7
 80100d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100da:	4770      	bx	lr

080100dc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80100dc:	b480      	push	{r7}
 80100de:	b083      	sub	sp, #12
 80100e0:	af00      	add	r7, sp, #0
 80100e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80100e4:	bf00      	nop
 80100e6:	370c      	adds	r7, #12
 80100e8:	46bd      	mov	sp, r7
 80100ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100ee:	4770      	bx	lr

080100f0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80100f0:	b480      	push	{r7}
 80100f2:	b083      	sub	sp, #12
 80100f4:	af00      	add	r7, sp, #0
 80100f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80100f8:	bf00      	nop
 80100fa:	370c      	adds	r7, #12
 80100fc:	46bd      	mov	sp, r7
 80100fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010102:	4770      	bx	lr

08010104 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8010104:	b480      	push	{r7}
 8010106:	b083      	sub	sp, #12
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 801010c:	bf00      	nop
 801010e:	370c      	adds	r7, #12
 8010110:	46bd      	mov	sp, r7
 8010112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010116:	4770      	bx	lr

08010118 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8010118:	b480      	push	{r7}
 801011a:	b083      	sub	sp, #12
 801011c:	af00      	add	r7, sp, #0
 801011e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8010120:	bf00      	nop
 8010122:	370c      	adds	r7, #12
 8010124:	46bd      	mov	sp, r7
 8010126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801012a:	4770      	bx	lr

0801012c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b084      	sub	sp, #16
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010138:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801013e:	687a      	ldr	r2, [r7, #4]
 8010140:	429a      	cmp	r2, r3
 8010142:	d107      	bne.n	8010154 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	2201      	movs	r2, #1
 8010148:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	2201      	movs	r2, #1
 801014e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8010152:	e02a      	b.n	80101aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010154:	68fb      	ldr	r3, [r7, #12]
 8010156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	429a      	cmp	r2, r3
 801015c:	d107      	bne.n	801016e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	2202      	movs	r2, #2
 8010162:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010164:	68fb      	ldr	r3, [r7, #12]
 8010166:	2201      	movs	r2, #1
 8010168:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801016c:	e01d      	b.n	80101aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010172:	687a      	ldr	r2, [r7, #4]
 8010174:	429a      	cmp	r2, r3
 8010176:	d107      	bne.n	8010188 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010178:	68fb      	ldr	r3, [r7, #12]
 801017a:	2204      	movs	r2, #4
 801017c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 801017e:	68fb      	ldr	r3, [r7, #12]
 8010180:	2201      	movs	r2, #1
 8010182:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010186:	e010      	b.n	80101aa <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8010188:	68fb      	ldr	r3, [r7, #12]
 801018a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801018c:	687a      	ldr	r2, [r7, #4]
 801018e:	429a      	cmp	r2, r3
 8010190:	d107      	bne.n	80101a2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010192:	68fb      	ldr	r3, [r7, #12]
 8010194:	2208      	movs	r2, #8
 8010196:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8010198:	68fb      	ldr	r3, [r7, #12]
 801019a:	2201      	movs	r2, #1
 801019c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80101a0:	e003      	b.n	80101aa <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	2201      	movs	r2, #1
 80101a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	f7ff ffb4 	bl	8010118 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80101b0:	68fb      	ldr	r3, [r7, #12]
 80101b2:	2200      	movs	r2, #0
 80101b4:	771a      	strb	r2, [r3, #28]
}
 80101b6:	bf00      	nop
 80101b8:	3710      	adds	r7, #16
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}

080101be <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 80101be:	b580      	push	{r7, lr}
 80101c0:	b084      	sub	sp, #16
 80101c2:	af00      	add	r7, sp, #0
 80101c4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80101ca:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80101d0:	687a      	ldr	r2, [r7, #4]
 80101d2:	429a      	cmp	r2, r3
 80101d4:	d10b      	bne.n	80101ee <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	2201      	movs	r2, #1
 80101da:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	69db      	ldr	r3, [r3, #28]
 80101e0:	2b00      	cmp	r3, #0
 80101e2:	d136      	bne.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	2201      	movs	r2, #1
 80101e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80101ec:	e031      	b.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80101ee:	68fb      	ldr	r3, [r7, #12]
 80101f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80101f2:	687a      	ldr	r2, [r7, #4]
 80101f4:	429a      	cmp	r2, r3
 80101f6:	d10b      	bne.n	8010210 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80101f8:	68fb      	ldr	r3, [r7, #12]
 80101fa:	2202      	movs	r2, #2
 80101fc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	69db      	ldr	r3, [r3, #28]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d125      	bne.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	2201      	movs	r2, #1
 801020a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 801020e:	e020      	b.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010214:	687a      	ldr	r2, [r7, #4]
 8010216:	429a      	cmp	r2, r3
 8010218:	d10b      	bne.n	8010232 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801021a:	68fb      	ldr	r3, [r7, #12]
 801021c:	2204      	movs	r2, #4
 801021e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	69db      	ldr	r3, [r3, #28]
 8010224:	2b00      	cmp	r3, #0
 8010226:	d114      	bne.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	2201      	movs	r2, #1
 801022c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8010230:	e00f      	b.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010236:	687a      	ldr	r2, [r7, #4]
 8010238:	429a      	cmp	r2, r3
 801023a:	d10a      	bne.n	8010252 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	2208      	movs	r2, #8
 8010240:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	69db      	ldr	r3, [r3, #28]
 8010246:	2b00      	cmp	r3, #0
 8010248:	d103      	bne.n	8010252 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	2201      	movs	r2, #1
 801024e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010252:	68f8      	ldr	r0, [r7, #12]
 8010254:	f7ff ff42 	bl	80100dc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	2200      	movs	r2, #0
 801025c:	771a      	strb	r2, [r3, #28]
}
 801025e:	bf00      	nop
 8010260:	3710      	adds	r7, #16
 8010262:	46bd      	mov	sp, r7
 8010264:	bd80      	pop	{r7, pc}

08010266 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010266:	b580      	push	{r7, lr}
 8010268:	b084      	sub	sp, #16
 801026a:	af00      	add	r7, sp, #0
 801026c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010272:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010278:	687a      	ldr	r2, [r7, #4]
 801027a:	429a      	cmp	r2, r3
 801027c:	d103      	bne.n	8010286 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801027e:	68fb      	ldr	r3, [r7, #12]
 8010280:	2201      	movs	r2, #1
 8010282:	771a      	strb	r2, [r3, #28]
 8010284:	e019      	b.n	80102ba <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8010286:	68fb      	ldr	r3, [r7, #12]
 8010288:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801028a:	687a      	ldr	r2, [r7, #4]
 801028c:	429a      	cmp	r2, r3
 801028e:	d103      	bne.n	8010298 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	2202      	movs	r2, #2
 8010294:	771a      	strb	r2, [r3, #28]
 8010296:	e010      	b.n	80102ba <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8010298:	68fb      	ldr	r3, [r7, #12]
 801029a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801029c:	687a      	ldr	r2, [r7, #4]
 801029e:	429a      	cmp	r2, r3
 80102a0:	d103      	bne.n	80102aa <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80102a2:	68fb      	ldr	r3, [r7, #12]
 80102a4:	2204      	movs	r2, #4
 80102a6:	771a      	strb	r2, [r3, #28]
 80102a8:	e007      	b.n	80102ba <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102ae:	687a      	ldr	r2, [r7, #4]
 80102b0:	429a      	cmp	r2, r3
 80102b2:	d102      	bne.n	80102ba <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	2208      	movs	r2, #8
 80102b8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f7ff ff18 	bl	80100f0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	2200      	movs	r2, #0
 80102c4:	771a      	strb	r2, [r3, #28]
}
 80102c6:	bf00      	nop
 80102c8:	3710      	adds	r7, #16
 80102ca:	46bd      	mov	sp, r7
 80102cc:	bd80      	pop	{r7, pc}
	...

080102d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80102d0:	b480      	push	{r7}
 80102d2:	b085      	sub	sp, #20
 80102d4:	af00      	add	r7, sp, #0
 80102d6:	6078      	str	r0, [r7, #4]
 80102d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	4a44      	ldr	r2, [pc, #272]	; (80103f4 <TIM_Base_SetConfig+0x124>)
 80102e4:	4293      	cmp	r3, r2
 80102e6:	d013      	beq.n	8010310 <TIM_Base_SetConfig+0x40>
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80102ee:	d00f      	beq.n	8010310 <TIM_Base_SetConfig+0x40>
 80102f0:	687b      	ldr	r3, [r7, #4]
 80102f2:	4a41      	ldr	r2, [pc, #260]	; (80103f8 <TIM_Base_SetConfig+0x128>)
 80102f4:	4293      	cmp	r3, r2
 80102f6:	d00b      	beq.n	8010310 <TIM_Base_SetConfig+0x40>
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	4a40      	ldr	r2, [pc, #256]	; (80103fc <TIM_Base_SetConfig+0x12c>)
 80102fc:	4293      	cmp	r3, r2
 80102fe:	d007      	beq.n	8010310 <TIM_Base_SetConfig+0x40>
 8010300:	687b      	ldr	r3, [r7, #4]
 8010302:	4a3f      	ldr	r2, [pc, #252]	; (8010400 <TIM_Base_SetConfig+0x130>)
 8010304:	4293      	cmp	r3, r2
 8010306:	d003      	beq.n	8010310 <TIM_Base_SetConfig+0x40>
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	4a3e      	ldr	r2, [pc, #248]	; (8010404 <TIM_Base_SetConfig+0x134>)
 801030c:	4293      	cmp	r3, r2
 801030e:	d108      	bne.n	8010322 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010316:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8010318:	683b      	ldr	r3, [r7, #0]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	68fa      	ldr	r2, [r7, #12]
 801031e:	4313      	orrs	r3, r2
 8010320:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8010322:	687b      	ldr	r3, [r7, #4]
 8010324:	4a33      	ldr	r2, [pc, #204]	; (80103f4 <TIM_Base_SetConfig+0x124>)
 8010326:	4293      	cmp	r3, r2
 8010328:	d027      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010330:	d023      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	4a30      	ldr	r2, [pc, #192]	; (80103f8 <TIM_Base_SetConfig+0x128>)
 8010336:	4293      	cmp	r3, r2
 8010338:	d01f      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	4a2f      	ldr	r2, [pc, #188]	; (80103fc <TIM_Base_SetConfig+0x12c>)
 801033e:	4293      	cmp	r3, r2
 8010340:	d01b      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 8010342:	687b      	ldr	r3, [r7, #4]
 8010344:	4a2e      	ldr	r2, [pc, #184]	; (8010400 <TIM_Base_SetConfig+0x130>)
 8010346:	4293      	cmp	r3, r2
 8010348:	d017      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 801034a:	687b      	ldr	r3, [r7, #4]
 801034c:	4a2d      	ldr	r2, [pc, #180]	; (8010404 <TIM_Base_SetConfig+0x134>)
 801034e:	4293      	cmp	r3, r2
 8010350:	d013      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	4a2c      	ldr	r2, [pc, #176]	; (8010408 <TIM_Base_SetConfig+0x138>)
 8010356:	4293      	cmp	r3, r2
 8010358:	d00f      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	4a2b      	ldr	r2, [pc, #172]	; (801040c <TIM_Base_SetConfig+0x13c>)
 801035e:	4293      	cmp	r3, r2
 8010360:	d00b      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	4a2a      	ldr	r2, [pc, #168]	; (8010410 <TIM_Base_SetConfig+0x140>)
 8010366:	4293      	cmp	r3, r2
 8010368:	d007      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	4a29      	ldr	r2, [pc, #164]	; (8010414 <TIM_Base_SetConfig+0x144>)
 801036e:	4293      	cmp	r3, r2
 8010370:	d003      	beq.n	801037a <TIM_Base_SetConfig+0xaa>
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	4a28      	ldr	r2, [pc, #160]	; (8010418 <TIM_Base_SetConfig+0x148>)
 8010376:	4293      	cmp	r3, r2
 8010378:	d108      	bne.n	801038c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010380:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	68db      	ldr	r3, [r3, #12]
 8010386:	68fa      	ldr	r2, [r7, #12]
 8010388:	4313      	orrs	r3, r2
 801038a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8010392:	683b      	ldr	r3, [r7, #0]
 8010394:	695b      	ldr	r3, [r3, #20]
 8010396:	4313      	orrs	r3, r2
 8010398:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	68fa      	ldr	r2, [r7, #12]
 801039e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	689a      	ldr	r2, [r3, #8]
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80103a8:	683b      	ldr	r3, [r7, #0]
 80103aa:	681a      	ldr	r2, [r3, #0]
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	4a10      	ldr	r2, [pc, #64]	; (80103f4 <TIM_Base_SetConfig+0x124>)
 80103b4:	4293      	cmp	r3, r2
 80103b6:	d00f      	beq.n	80103d8 <TIM_Base_SetConfig+0x108>
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	4a12      	ldr	r2, [pc, #72]	; (8010404 <TIM_Base_SetConfig+0x134>)
 80103bc:	4293      	cmp	r3, r2
 80103be:	d00b      	beq.n	80103d8 <TIM_Base_SetConfig+0x108>
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	4a11      	ldr	r2, [pc, #68]	; (8010408 <TIM_Base_SetConfig+0x138>)
 80103c4:	4293      	cmp	r3, r2
 80103c6:	d007      	beq.n	80103d8 <TIM_Base_SetConfig+0x108>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	4a10      	ldr	r2, [pc, #64]	; (801040c <TIM_Base_SetConfig+0x13c>)
 80103cc:	4293      	cmp	r3, r2
 80103ce:	d003      	beq.n	80103d8 <TIM_Base_SetConfig+0x108>
 80103d0:	687b      	ldr	r3, [r7, #4]
 80103d2:	4a0f      	ldr	r2, [pc, #60]	; (8010410 <TIM_Base_SetConfig+0x140>)
 80103d4:	4293      	cmp	r3, r2
 80103d6:	d103      	bne.n	80103e0 <TIM_Base_SetConfig+0x110>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80103d8:	683b      	ldr	r3, [r7, #0]
 80103da:	691a      	ldr	r2, [r3, #16]
 80103dc:	687b      	ldr	r3, [r7, #4]
 80103de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	2201      	movs	r2, #1
 80103e4:	615a      	str	r2, [r3, #20]
}
 80103e6:	bf00      	nop
 80103e8:	3714      	adds	r7, #20
 80103ea:	46bd      	mov	sp, r7
 80103ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f0:	4770      	bx	lr
 80103f2:	bf00      	nop
 80103f4:	40010000 	.word	0x40010000
 80103f8:	40000400 	.word	0x40000400
 80103fc:	40000800 	.word	0x40000800
 8010400:	40000c00 	.word	0x40000c00
 8010404:	40010400 	.word	0x40010400
 8010408:	40014000 	.word	0x40014000
 801040c:	40014400 	.word	0x40014400
 8010410:	40014800 	.word	0x40014800
 8010414:	4000e000 	.word	0x4000e000
 8010418:	4000e400 	.word	0x4000e400

0801041c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801041c:	b480      	push	{r7}
 801041e:	b087      	sub	sp, #28
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]
 8010424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	6a1b      	ldr	r3, [r3, #32]
 801042a:	f023 0201 	bic.w	r2, r3, #1
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	6a1b      	ldr	r3, [r3, #32]
 8010436:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	685b      	ldr	r3, [r3, #4]
 801043c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801043e:	687b      	ldr	r3, [r7, #4]
 8010440:	699b      	ldr	r3, [r3, #24]
 8010442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8010444:	68fa      	ldr	r2, [r7, #12]
 8010446:	4b37      	ldr	r3, [pc, #220]	; (8010524 <TIM_OC1_SetConfig+0x108>)
 8010448:	4013      	ands	r3, r2
 801044a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	f023 0303 	bic.w	r3, r3, #3
 8010452:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010454:	683b      	ldr	r3, [r7, #0]
 8010456:	681b      	ldr	r3, [r3, #0]
 8010458:	68fa      	ldr	r2, [r7, #12]
 801045a:	4313      	orrs	r3, r2
 801045c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801045e:	697b      	ldr	r3, [r7, #20]
 8010460:	f023 0302 	bic.w	r3, r3, #2
 8010464:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8010466:	683b      	ldr	r3, [r7, #0]
 8010468:	689b      	ldr	r3, [r3, #8]
 801046a:	697a      	ldr	r2, [r7, #20]
 801046c:	4313      	orrs	r3, r2
 801046e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	4a2d      	ldr	r2, [pc, #180]	; (8010528 <TIM_OC1_SetConfig+0x10c>)
 8010474:	4293      	cmp	r3, r2
 8010476:	d00f      	beq.n	8010498 <TIM_OC1_SetConfig+0x7c>
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	4a2c      	ldr	r2, [pc, #176]	; (801052c <TIM_OC1_SetConfig+0x110>)
 801047c:	4293      	cmp	r3, r2
 801047e:	d00b      	beq.n	8010498 <TIM_OC1_SetConfig+0x7c>
 8010480:	687b      	ldr	r3, [r7, #4]
 8010482:	4a2b      	ldr	r2, [pc, #172]	; (8010530 <TIM_OC1_SetConfig+0x114>)
 8010484:	4293      	cmp	r3, r2
 8010486:	d007      	beq.n	8010498 <TIM_OC1_SetConfig+0x7c>
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	4a2a      	ldr	r2, [pc, #168]	; (8010534 <TIM_OC1_SetConfig+0x118>)
 801048c:	4293      	cmp	r3, r2
 801048e:	d003      	beq.n	8010498 <TIM_OC1_SetConfig+0x7c>
 8010490:	687b      	ldr	r3, [r7, #4]
 8010492:	4a29      	ldr	r2, [pc, #164]	; (8010538 <TIM_OC1_SetConfig+0x11c>)
 8010494:	4293      	cmp	r3, r2
 8010496:	d10c      	bne.n	80104b2 <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8010498:	697b      	ldr	r3, [r7, #20]
 801049a:	f023 0308 	bic.w	r3, r3, #8
 801049e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80104a0:	683b      	ldr	r3, [r7, #0]
 80104a2:	68db      	ldr	r3, [r3, #12]
 80104a4:	697a      	ldr	r2, [r7, #20]
 80104a6:	4313      	orrs	r3, r2
 80104a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80104aa:	697b      	ldr	r3, [r7, #20]
 80104ac:	f023 0304 	bic.w	r3, r3, #4
 80104b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	4a1c      	ldr	r2, [pc, #112]	; (8010528 <TIM_OC1_SetConfig+0x10c>)
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d00f      	beq.n	80104da <TIM_OC1_SetConfig+0xbe>
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	4a1b      	ldr	r2, [pc, #108]	; (801052c <TIM_OC1_SetConfig+0x110>)
 80104be:	4293      	cmp	r3, r2
 80104c0:	d00b      	beq.n	80104da <TIM_OC1_SetConfig+0xbe>
 80104c2:	687b      	ldr	r3, [r7, #4]
 80104c4:	4a1a      	ldr	r2, [pc, #104]	; (8010530 <TIM_OC1_SetConfig+0x114>)
 80104c6:	4293      	cmp	r3, r2
 80104c8:	d007      	beq.n	80104da <TIM_OC1_SetConfig+0xbe>
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	4a19      	ldr	r2, [pc, #100]	; (8010534 <TIM_OC1_SetConfig+0x118>)
 80104ce:	4293      	cmp	r3, r2
 80104d0:	d003      	beq.n	80104da <TIM_OC1_SetConfig+0xbe>
 80104d2:	687b      	ldr	r3, [r7, #4]
 80104d4:	4a18      	ldr	r2, [pc, #96]	; (8010538 <TIM_OC1_SetConfig+0x11c>)
 80104d6:	4293      	cmp	r3, r2
 80104d8:	d111      	bne.n	80104fe <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80104da:	693b      	ldr	r3, [r7, #16]
 80104dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80104e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80104e2:	693b      	ldr	r3, [r7, #16]
 80104e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80104e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80104ea:	683b      	ldr	r3, [r7, #0]
 80104ec:	695b      	ldr	r3, [r3, #20]
 80104ee:	693a      	ldr	r2, [r7, #16]
 80104f0:	4313      	orrs	r3, r2
 80104f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80104f4:	683b      	ldr	r3, [r7, #0]
 80104f6:	699b      	ldr	r3, [r3, #24]
 80104f8:	693a      	ldr	r2, [r7, #16]
 80104fa:	4313      	orrs	r3, r2
 80104fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	693a      	ldr	r2, [r7, #16]
 8010502:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	68fa      	ldr	r2, [r7, #12]
 8010508:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801050a:	683b      	ldr	r3, [r7, #0]
 801050c:	685a      	ldr	r2, [r3, #4]
 801050e:	687b      	ldr	r3, [r7, #4]
 8010510:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	697a      	ldr	r2, [r7, #20]
 8010516:	621a      	str	r2, [r3, #32]
}
 8010518:	bf00      	nop
 801051a:	371c      	adds	r7, #28
 801051c:	46bd      	mov	sp, r7
 801051e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010522:	4770      	bx	lr
 8010524:	fffeff8f 	.word	0xfffeff8f
 8010528:	40010000 	.word	0x40010000
 801052c:	40010400 	.word	0x40010400
 8010530:	40014000 	.word	0x40014000
 8010534:	40014400 	.word	0x40014400
 8010538:	40014800 	.word	0x40014800

0801053c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 801053c:	b480      	push	{r7}
 801053e:	b087      	sub	sp, #28
 8010540:	af00      	add	r7, sp, #0
 8010542:	6078      	str	r0, [r7, #4]
 8010544:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	6a1b      	ldr	r3, [r3, #32]
 801054a:	f023 0210 	bic.w	r2, r3, #16
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	6a1b      	ldr	r3, [r3, #32]
 8010556:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	685b      	ldr	r3, [r3, #4]
 801055c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	699b      	ldr	r3, [r3, #24]
 8010562:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8010564:	68fa      	ldr	r2, [r7, #12]
 8010566:	4b34      	ldr	r3, [pc, #208]	; (8010638 <TIM_OC2_SetConfig+0xfc>)
 8010568:	4013      	ands	r3, r2
 801056a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010572:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	681b      	ldr	r3, [r3, #0]
 8010578:	021b      	lsls	r3, r3, #8
 801057a:	68fa      	ldr	r2, [r7, #12]
 801057c:	4313      	orrs	r3, r2
 801057e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8010580:	697b      	ldr	r3, [r7, #20]
 8010582:	f023 0320 	bic.w	r3, r3, #32
 8010586:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	689b      	ldr	r3, [r3, #8]
 801058c:	011b      	lsls	r3, r3, #4
 801058e:	697a      	ldr	r2, [r7, #20]
 8010590:	4313      	orrs	r3, r2
 8010592:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	4a29      	ldr	r2, [pc, #164]	; (801063c <TIM_OC2_SetConfig+0x100>)
 8010598:	4293      	cmp	r3, r2
 801059a:	d003      	beq.n	80105a4 <TIM_OC2_SetConfig+0x68>
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	4a28      	ldr	r2, [pc, #160]	; (8010640 <TIM_OC2_SetConfig+0x104>)
 80105a0:	4293      	cmp	r3, r2
 80105a2:	d10d      	bne.n	80105c0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80105a4:	697b      	ldr	r3, [r7, #20]
 80105a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80105aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80105ac:	683b      	ldr	r3, [r7, #0]
 80105ae:	68db      	ldr	r3, [r3, #12]
 80105b0:	011b      	lsls	r3, r3, #4
 80105b2:	697a      	ldr	r2, [r7, #20]
 80105b4:	4313      	orrs	r3, r2
 80105b6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80105b8:	697b      	ldr	r3, [r7, #20]
 80105ba:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80105be:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	4a1e      	ldr	r2, [pc, #120]	; (801063c <TIM_OC2_SetConfig+0x100>)
 80105c4:	4293      	cmp	r3, r2
 80105c6:	d00f      	beq.n	80105e8 <TIM_OC2_SetConfig+0xac>
 80105c8:	687b      	ldr	r3, [r7, #4]
 80105ca:	4a1d      	ldr	r2, [pc, #116]	; (8010640 <TIM_OC2_SetConfig+0x104>)
 80105cc:	4293      	cmp	r3, r2
 80105ce:	d00b      	beq.n	80105e8 <TIM_OC2_SetConfig+0xac>
 80105d0:	687b      	ldr	r3, [r7, #4]
 80105d2:	4a1c      	ldr	r2, [pc, #112]	; (8010644 <TIM_OC2_SetConfig+0x108>)
 80105d4:	4293      	cmp	r3, r2
 80105d6:	d007      	beq.n	80105e8 <TIM_OC2_SetConfig+0xac>
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	4a1b      	ldr	r2, [pc, #108]	; (8010648 <TIM_OC2_SetConfig+0x10c>)
 80105dc:	4293      	cmp	r3, r2
 80105de:	d003      	beq.n	80105e8 <TIM_OC2_SetConfig+0xac>
 80105e0:	687b      	ldr	r3, [r7, #4]
 80105e2:	4a1a      	ldr	r2, [pc, #104]	; (801064c <TIM_OC2_SetConfig+0x110>)
 80105e4:	4293      	cmp	r3, r2
 80105e6:	d113      	bne.n	8010610 <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80105e8:	693b      	ldr	r3, [r7, #16]
 80105ea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80105ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80105f0:	693b      	ldr	r3, [r7, #16]
 80105f2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80105f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80105f8:	683b      	ldr	r3, [r7, #0]
 80105fa:	695b      	ldr	r3, [r3, #20]
 80105fc:	009b      	lsls	r3, r3, #2
 80105fe:	693a      	ldr	r2, [r7, #16]
 8010600:	4313      	orrs	r3, r2
 8010602:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8010604:	683b      	ldr	r3, [r7, #0]
 8010606:	699b      	ldr	r3, [r3, #24]
 8010608:	009b      	lsls	r3, r3, #2
 801060a:	693a      	ldr	r2, [r7, #16]
 801060c:	4313      	orrs	r3, r2
 801060e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	693a      	ldr	r2, [r7, #16]
 8010614:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	68fa      	ldr	r2, [r7, #12]
 801061a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801061c:	683b      	ldr	r3, [r7, #0]
 801061e:	685a      	ldr	r2, [r3, #4]
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	697a      	ldr	r2, [r7, #20]
 8010628:	621a      	str	r2, [r3, #32]
}
 801062a:	bf00      	nop
 801062c:	371c      	adds	r7, #28
 801062e:	46bd      	mov	sp, r7
 8010630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010634:	4770      	bx	lr
 8010636:	bf00      	nop
 8010638:	feff8fff 	.word	0xfeff8fff
 801063c:	40010000 	.word	0x40010000
 8010640:	40010400 	.word	0x40010400
 8010644:	40014000 	.word	0x40014000
 8010648:	40014400 	.word	0x40014400
 801064c:	40014800 	.word	0x40014800

08010650 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010650:	b480      	push	{r7}
 8010652:	b087      	sub	sp, #28
 8010654:	af00      	add	r7, sp, #0
 8010656:	6078      	str	r0, [r7, #4]
 8010658:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	6a1b      	ldr	r3, [r3, #32]
 801065e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	6a1b      	ldr	r3, [r3, #32]
 801066a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	685b      	ldr	r3, [r3, #4]
 8010670:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010672:	687b      	ldr	r3, [r7, #4]
 8010674:	69db      	ldr	r3, [r3, #28]
 8010676:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8010678:	68fa      	ldr	r2, [r7, #12]
 801067a:	4b33      	ldr	r3, [pc, #204]	; (8010748 <TIM_OC3_SetConfig+0xf8>)
 801067c:	4013      	ands	r3, r2
 801067e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8010680:	68fb      	ldr	r3, [r7, #12]
 8010682:	f023 0303 	bic.w	r3, r3, #3
 8010686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010688:	683b      	ldr	r3, [r7, #0]
 801068a:	681b      	ldr	r3, [r3, #0]
 801068c:	68fa      	ldr	r2, [r7, #12]
 801068e:	4313      	orrs	r3, r2
 8010690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8010692:	697b      	ldr	r3, [r7, #20]
 8010694:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8010698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 801069a:	683b      	ldr	r3, [r7, #0]
 801069c:	689b      	ldr	r3, [r3, #8]
 801069e:	021b      	lsls	r3, r3, #8
 80106a0:	697a      	ldr	r2, [r7, #20]
 80106a2:	4313      	orrs	r3, r2
 80106a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	4a28      	ldr	r2, [pc, #160]	; (801074c <TIM_OC3_SetConfig+0xfc>)
 80106aa:	4293      	cmp	r3, r2
 80106ac:	d003      	beq.n	80106b6 <TIM_OC3_SetConfig+0x66>
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	4a27      	ldr	r2, [pc, #156]	; (8010750 <TIM_OC3_SetConfig+0x100>)
 80106b2:	4293      	cmp	r3, r2
 80106b4:	d10d      	bne.n	80106d2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80106b6:	697b      	ldr	r3, [r7, #20]
 80106b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80106bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	68db      	ldr	r3, [r3, #12]
 80106c2:	021b      	lsls	r3, r3, #8
 80106c4:	697a      	ldr	r2, [r7, #20]
 80106c6:	4313      	orrs	r3, r2
 80106c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80106ca:	697b      	ldr	r3, [r7, #20]
 80106cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80106d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	4a1d      	ldr	r2, [pc, #116]	; (801074c <TIM_OC3_SetConfig+0xfc>)
 80106d6:	4293      	cmp	r3, r2
 80106d8:	d00f      	beq.n	80106fa <TIM_OC3_SetConfig+0xaa>
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	4a1c      	ldr	r2, [pc, #112]	; (8010750 <TIM_OC3_SetConfig+0x100>)
 80106de:	4293      	cmp	r3, r2
 80106e0:	d00b      	beq.n	80106fa <TIM_OC3_SetConfig+0xaa>
 80106e2:	687b      	ldr	r3, [r7, #4]
 80106e4:	4a1b      	ldr	r2, [pc, #108]	; (8010754 <TIM_OC3_SetConfig+0x104>)
 80106e6:	4293      	cmp	r3, r2
 80106e8:	d007      	beq.n	80106fa <TIM_OC3_SetConfig+0xaa>
 80106ea:	687b      	ldr	r3, [r7, #4]
 80106ec:	4a1a      	ldr	r2, [pc, #104]	; (8010758 <TIM_OC3_SetConfig+0x108>)
 80106ee:	4293      	cmp	r3, r2
 80106f0:	d003      	beq.n	80106fa <TIM_OC3_SetConfig+0xaa>
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	4a19      	ldr	r2, [pc, #100]	; (801075c <TIM_OC3_SetConfig+0x10c>)
 80106f6:	4293      	cmp	r3, r2
 80106f8:	d113      	bne.n	8010722 <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80106fa:	693b      	ldr	r3, [r7, #16]
 80106fc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8010700:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8010702:	693b      	ldr	r3, [r7, #16]
 8010704:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8010708:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 801070a:	683b      	ldr	r3, [r7, #0]
 801070c:	695b      	ldr	r3, [r3, #20]
 801070e:	011b      	lsls	r3, r3, #4
 8010710:	693a      	ldr	r2, [r7, #16]
 8010712:	4313      	orrs	r3, r2
 8010714:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8010716:	683b      	ldr	r3, [r7, #0]
 8010718:	699b      	ldr	r3, [r3, #24]
 801071a:	011b      	lsls	r3, r3, #4
 801071c:	693a      	ldr	r2, [r7, #16]
 801071e:	4313      	orrs	r3, r2
 8010720:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	693a      	ldr	r2, [r7, #16]
 8010726:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8010728:	687b      	ldr	r3, [r7, #4]
 801072a:	68fa      	ldr	r2, [r7, #12]
 801072c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801072e:	683b      	ldr	r3, [r7, #0]
 8010730:	685a      	ldr	r2, [r3, #4]
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010736:	687b      	ldr	r3, [r7, #4]
 8010738:	697a      	ldr	r2, [r7, #20]
 801073a:	621a      	str	r2, [r3, #32]
}
 801073c:	bf00      	nop
 801073e:	371c      	adds	r7, #28
 8010740:	46bd      	mov	sp, r7
 8010742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010746:	4770      	bx	lr
 8010748:	fffeff8f 	.word	0xfffeff8f
 801074c:	40010000 	.word	0x40010000
 8010750:	40010400 	.word	0x40010400
 8010754:	40014000 	.word	0x40014000
 8010758:	40014400 	.word	0x40014400
 801075c:	40014800 	.word	0x40014800

08010760 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8010760:	b480      	push	{r7}
 8010762:	b087      	sub	sp, #28
 8010764:	af00      	add	r7, sp, #0
 8010766:	6078      	str	r0, [r7, #4]
 8010768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	6a1b      	ldr	r3, [r3, #32]
 801076e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	6a1b      	ldr	r3, [r3, #32]
 801077a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801077c:	687b      	ldr	r3, [r7, #4]
 801077e:	685b      	ldr	r3, [r3, #4]
 8010780:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	69db      	ldr	r3, [r3, #28]
 8010786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8010788:	68fa      	ldr	r2, [r7, #12]
 801078a:	4b24      	ldr	r3, [pc, #144]	; (801081c <TIM_OC4_SetConfig+0xbc>)
 801078c:	4013      	ands	r3, r2
 801078e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8010790:	68fb      	ldr	r3, [r7, #12]
 8010792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8010796:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8010798:	683b      	ldr	r3, [r7, #0]
 801079a:	681b      	ldr	r3, [r3, #0]
 801079c:	021b      	lsls	r3, r3, #8
 801079e:	68fa      	ldr	r2, [r7, #12]
 80107a0:	4313      	orrs	r3, r2
 80107a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80107a4:	693b      	ldr	r3, [r7, #16]
 80107a6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80107aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	689b      	ldr	r3, [r3, #8]
 80107b0:	031b      	lsls	r3, r3, #12
 80107b2:	693a      	ldr	r2, [r7, #16]
 80107b4:	4313      	orrs	r3, r2
 80107b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	4a19      	ldr	r2, [pc, #100]	; (8010820 <TIM_OC4_SetConfig+0xc0>)
 80107bc:	4293      	cmp	r3, r2
 80107be:	d00f      	beq.n	80107e0 <TIM_OC4_SetConfig+0x80>
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	4a18      	ldr	r2, [pc, #96]	; (8010824 <TIM_OC4_SetConfig+0xc4>)
 80107c4:	4293      	cmp	r3, r2
 80107c6:	d00b      	beq.n	80107e0 <TIM_OC4_SetConfig+0x80>
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	4a17      	ldr	r2, [pc, #92]	; (8010828 <TIM_OC4_SetConfig+0xc8>)
 80107cc:	4293      	cmp	r3, r2
 80107ce:	d007      	beq.n	80107e0 <TIM_OC4_SetConfig+0x80>
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	4a16      	ldr	r2, [pc, #88]	; (801082c <TIM_OC4_SetConfig+0xcc>)
 80107d4:	4293      	cmp	r3, r2
 80107d6:	d003      	beq.n	80107e0 <TIM_OC4_SetConfig+0x80>
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	4a15      	ldr	r2, [pc, #84]	; (8010830 <TIM_OC4_SetConfig+0xd0>)
 80107dc:	4293      	cmp	r3, r2
 80107de:	d109      	bne.n	80107f4 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80107e0:	697b      	ldr	r3, [r7, #20]
 80107e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80107e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80107e8:	683b      	ldr	r3, [r7, #0]
 80107ea:	695b      	ldr	r3, [r3, #20]
 80107ec:	019b      	lsls	r3, r3, #6
 80107ee:	697a      	ldr	r2, [r7, #20]
 80107f0:	4313      	orrs	r3, r2
 80107f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80107f4:	687b      	ldr	r3, [r7, #4]
 80107f6:	697a      	ldr	r2, [r7, #20]
 80107f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	68fa      	ldr	r2, [r7, #12]
 80107fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8010800:	683b      	ldr	r3, [r7, #0]
 8010802:	685a      	ldr	r2, [r3, #4]
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	693a      	ldr	r2, [r7, #16]
 801080c:	621a      	str	r2, [r3, #32]
}
 801080e:	bf00      	nop
 8010810:	371c      	adds	r7, #28
 8010812:	46bd      	mov	sp, r7
 8010814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010818:	4770      	bx	lr
 801081a:	bf00      	nop
 801081c:	feff8fff 	.word	0xfeff8fff
 8010820:	40010000 	.word	0x40010000
 8010824:	40010400 	.word	0x40010400
 8010828:	40014000 	.word	0x40014000
 801082c:	40014400 	.word	0x40014400
 8010830:	40014800 	.word	0x40014800

08010834 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8010834:	b480      	push	{r7}
 8010836:	b087      	sub	sp, #28
 8010838:	af00      	add	r7, sp, #0
 801083a:	6078      	str	r0, [r7, #4]
 801083c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	6a1b      	ldr	r3, [r3, #32]
 8010842:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	6a1b      	ldr	r3, [r3, #32]
 801084e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	685b      	ldr	r3, [r3, #4]
 8010854:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801085a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 801085c:	68fa      	ldr	r2, [r7, #12]
 801085e:	4b21      	ldr	r3, [pc, #132]	; (80108e4 <TIM_OC5_SetConfig+0xb0>)
 8010860:	4013      	ands	r3, r2
 8010862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8010864:	683b      	ldr	r3, [r7, #0]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	68fa      	ldr	r2, [r7, #12]
 801086a:	4313      	orrs	r3, r2
 801086c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 801086e:	693b      	ldr	r3, [r7, #16]
 8010870:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8010874:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8010876:	683b      	ldr	r3, [r7, #0]
 8010878:	689b      	ldr	r3, [r3, #8]
 801087a:	041b      	lsls	r3, r3, #16
 801087c:	693a      	ldr	r2, [r7, #16]
 801087e:	4313      	orrs	r3, r2
 8010880:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	4a18      	ldr	r2, [pc, #96]	; (80108e8 <TIM_OC5_SetConfig+0xb4>)
 8010886:	4293      	cmp	r3, r2
 8010888:	d00f      	beq.n	80108aa <TIM_OC5_SetConfig+0x76>
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	4a17      	ldr	r2, [pc, #92]	; (80108ec <TIM_OC5_SetConfig+0xb8>)
 801088e:	4293      	cmp	r3, r2
 8010890:	d00b      	beq.n	80108aa <TIM_OC5_SetConfig+0x76>
 8010892:	687b      	ldr	r3, [r7, #4]
 8010894:	4a16      	ldr	r2, [pc, #88]	; (80108f0 <TIM_OC5_SetConfig+0xbc>)
 8010896:	4293      	cmp	r3, r2
 8010898:	d007      	beq.n	80108aa <TIM_OC5_SetConfig+0x76>
 801089a:	687b      	ldr	r3, [r7, #4]
 801089c:	4a15      	ldr	r2, [pc, #84]	; (80108f4 <TIM_OC5_SetConfig+0xc0>)
 801089e:	4293      	cmp	r3, r2
 80108a0:	d003      	beq.n	80108aa <TIM_OC5_SetConfig+0x76>
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	4a14      	ldr	r2, [pc, #80]	; (80108f8 <TIM_OC5_SetConfig+0xc4>)
 80108a6:	4293      	cmp	r3, r2
 80108a8:	d109      	bne.n	80108be <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80108aa:	697b      	ldr	r3, [r7, #20]
 80108ac:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80108b0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80108b2:	683b      	ldr	r3, [r7, #0]
 80108b4:	695b      	ldr	r3, [r3, #20]
 80108b6:	021b      	lsls	r3, r3, #8
 80108b8:	697a      	ldr	r2, [r7, #20]
 80108ba:	4313      	orrs	r3, r2
 80108bc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	697a      	ldr	r2, [r7, #20]
 80108c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	68fa      	ldr	r2, [r7, #12]
 80108c8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80108ca:	683b      	ldr	r3, [r7, #0]
 80108cc:	685a      	ldr	r2, [r3, #4]
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	693a      	ldr	r2, [r7, #16]
 80108d6:	621a      	str	r2, [r3, #32]
}
 80108d8:	bf00      	nop
 80108da:	371c      	adds	r7, #28
 80108dc:	46bd      	mov	sp, r7
 80108de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e2:	4770      	bx	lr
 80108e4:	fffeff8f 	.word	0xfffeff8f
 80108e8:	40010000 	.word	0x40010000
 80108ec:	40010400 	.word	0x40010400
 80108f0:	40014000 	.word	0x40014000
 80108f4:	40014400 	.word	0x40014400
 80108f8:	40014800 	.word	0x40014800

080108fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80108fc:	b480      	push	{r7}
 80108fe:	b087      	sub	sp, #28
 8010900:	af00      	add	r7, sp, #0
 8010902:	6078      	str	r0, [r7, #4]
 8010904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	6a1b      	ldr	r3, [r3, #32]
 801090a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	6a1b      	ldr	r3, [r3, #32]
 8010916:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	685b      	ldr	r3, [r3, #4]
 801091c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8010924:	68fa      	ldr	r2, [r7, #12]
 8010926:	4b22      	ldr	r3, [pc, #136]	; (80109b0 <TIM_OC6_SetConfig+0xb4>)
 8010928:	4013      	ands	r3, r2
 801092a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 801092c:	683b      	ldr	r3, [r7, #0]
 801092e:	681b      	ldr	r3, [r3, #0]
 8010930:	021b      	lsls	r3, r3, #8
 8010932:	68fa      	ldr	r2, [r7, #12]
 8010934:	4313      	orrs	r3, r2
 8010936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8010938:	693b      	ldr	r3, [r7, #16]
 801093a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801093e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8010940:	683b      	ldr	r3, [r7, #0]
 8010942:	689b      	ldr	r3, [r3, #8]
 8010944:	051b      	lsls	r3, r3, #20
 8010946:	693a      	ldr	r2, [r7, #16]
 8010948:	4313      	orrs	r3, r2
 801094a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	4a19      	ldr	r2, [pc, #100]	; (80109b4 <TIM_OC6_SetConfig+0xb8>)
 8010950:	4293      	cmp	r3, r2
 8010952:	d00f      	beq.n	8010974 <TIM_OC6_SetConfig+0x78>
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	4a18      	ldr	r2, [pc, #96]	; (80109b8 <TIM_OC6_SetConfig+0xbc>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d00b      	beq.n	8010974 <TIM_OC6_SetConfig+0x78>
 801095c:	687b      	ldr	r3, [r7, #4]
 801095e:	4a17      	ldr	r2, [pc, #92]	; (80109bc <TIM_OC6_SetConfig+0xc0>)
 8010960:	4293      	cmp	r3, r2
 8010962:	d007      	beq.n	8010974 <TIM_OC6_SetConfig+0x78>
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	4a16      	ldr	r2, [pc, #88]	; (80109c0 <TIM_OC6_SetConfig+0xc4>)
 8010968:	4293      	cmp	r3, r2
 801096a:	d003      	beq.n	8010974 <TIM_OC6_SetConfig+0x78>
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	4a15      	ldr	r2, [pc, #84]	; (80109c4 <TIM_OC6_SetConfig+0xc8>)
 8010970:	4293      	cmp	r3, r2
 8010972:	d109      	bne.n	8010988 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8010974:	697b      	ldr	r3, [r7, #20]
 8010976:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801097a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 801097c:	683b      	ldr	r3, [r7, #0]
 801097e:	695b      	ldr	r3, [r3, #20]
 8010980:	029b      	lsls	r3, r3, #10
 8010982:	697a      	ldr	r2, [r7, #20]
 8010984:	4313      	orrs	r3, r2
 8010986:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	697a      	ldr	r2, [r7, #20]
 801098c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 801098e:	687b      	ldr	r3, [r7, #4]
 8010990:	68fa      	ldr	r2, [r7, #12]
 8010992:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8010994:	683b      	ldr	r3, [r7, #0]
 8010996:	685a      	ldr	r2, [r3, #4]
 8010998:	687b      	ldr	r3, [r7, #4]
 801099a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	693a      	ldr	r2, [r7, #16]
 80109a0:	621a      	str	r2, [r3, #32]
}
 80109a2:	bf00      	nop
 80109a4:	371c      	adds	r7, #28
 80109a6:	46bd      	mov	sp, r7
 80109a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ac:	4770      	bx	lr
 80109ae:	bf00      	nop
 80109b0:	feff8fff 	.word	0xfeff8fff
 80109b4:	40010000 	.word	0x40010000
 80109b8:	40010400 	.word	0x40010400
 80109bc:	40014000 	.word	0x40014000
 80109c0:	40014400 	.word	0x40014400
 80109c4:	40014800 	.word	0x40014800

080109c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80109c8:	b480      	push	{r7}
 80109ca:	b087      	sub	sp, #28
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	60f8      	str	r0, [r7, #12]
 80109d0:	60b9      	str	r1, [r7, #8]
 80109d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80109d4:	68bb      	ldr	r3, [r7, #8]
 80109d6:	f003 031f 	and.w	r3, r3, #31
 80109da:	2201      	movs	r2, #1
 80109dc:	fa02 f303 	lsl.w	r3, r2, r3
 80109e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80109e2:	68fb      	ldr	r3, [r7, #12]
 80109e4:	6a1a      	ldr	r2, [r3, #32]
 80109e6:	697b      	ldr	r3, [r7, #20]
 80109e8:	43db      	mvns	r3, r3
 80109ea:	401a      	ands	r2, r3
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80109f0:	68fb      	ldr	r3, [r7, #12]
 80109f2:	6a1a      	ldr	r2, [r3, #32]
 80109f4:	68bb      	ldr	r3, [r7, #8]
 80109f6:	f003 031f 	and.w	r3, r3, #31
 80109fa:	6879      	ldr	r1, [r7, #4]
 80109fc:	fa01 f303 	lsl.w	r3, r1, r3
 8010a00:	431a      	orrs	r2, r3
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	621a      	str	r2, [r3, #32]
}
 8010a06:	bf00      	nop
 8010a08:	371c      	adds	r7, #28
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a10:	4770      	bx	lr
	...

08010a14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8010a14:	b480      	push	{r7}
 8010a16:	b085      	sub	sp, #20
 8010a18:	af00      	add	r7, sp, #0
 8010a1a:	6078      	str	r0, [r7, #4]
 8010a1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8010a24:	2b01      	cmp	r3, #1
 8010a26:	d101      	bne.n	8010a2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8010a28:	2302      	movs	r3, #2
 8010a2a:	e077      	b.n	8010b1c <HAL_TIMEx_MasterConfigSynchronization+0x108>
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	2201      	movs	r2, #1
 8010a30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	2202      	movs	r2, #2
 8010a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	681b      	ldr	r3, [r3, #0]
 8010a40:	685b      	ldr	r3, [r3, #4]
 8010a42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	689b      	ldr	r3, [r3, #8]
 8010a4a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	681b      	ldr	r3, [r3, #0]
 8010a50:	4a35      	ldr	r2, [pc, #212]	; (8010b28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010a52:	4293      	cmp	r3, r2
 8010a54:	d004      	beq.n	8010a60 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	4a34      	ldr	r2, [pc, #208]	; (8010b2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010a5c:	4293      	cmp	r3, r2
 8010a5e:	d108      	bne.n	8010a72 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8010a66:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8010a68:	683b      	ldr	r3, [r7, #0]
 8010a6a:	685b      	ldr	r3, [r3, #4]
 8010a6c:	68fa      	ldr	r2, [r7, #12]
 8010a6e:	4313      	orrs	r3, r2
 8010a70:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8010a78:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8010a7a:	683b      	ldr	r3, [r7, #0]
 8010a7c:	681b      	ldr	r3, [r3, #0]
 8010a7e:	68fa      	ldr	r2, [r7, #12]
 8010a80:	4313      	orrs	r3, r2
 8010a82:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8010a84:	687b      	ldr	r3, [r7, #4]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	68fa      	ldr	r2, [r7, #12]
 8010a8a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	4a25      	ldr	r2, [pc, #148]	; (8010b28 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8010a92:	4293      	cmp	r3, r2
 8010a94:	d02c      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	681b      	ldr	r3, [r3, #0]
 8010a9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010a9e:	d027      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	681b      	ldr	r3, [r3, #0]
 8010aa4:	4a22      	ldr	r2, [pc, #136]	; (8010b30 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8010aa6:	4293      	cmp	r3, r2
 8010aa8:	d022      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	681b      	ldr	r3, [r3, #0]
 8010aae:	4a21      	ldr	r2, [pc, #132]	; (8010b34 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8010ab0:	4293      	cmp	r3, r2
 8010ab2:	d01d      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010ab4:	687b      	ldr	r3, [r7, #4]
 8010ab6:	681b      	ldr	r3, [r3, #0]
 8010ab8:	4a1f      	ldr	r2, [pc, #124]	; (8010b38 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8010aba:	4293      	cmp	r3, r2
 8010abc:	d018      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	4a1a      	ldr	r2, [pc, #104]	; (8010b2c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8010ac4:	4293      	cmp	r3, r2
 8010ac6:	d013      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010ac8:	687b      	ldr	r3, [r7, #4]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	4a1b      	ldr	r2, [pc, #108]	; (8010b3c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8010ace:	4293      	cmp	r3, r2
 8010ad0:	d00e      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	4a1a      	ldr	r2, [pc, #104]	; (8010b40 <HAL_TIMEx_MasterConfigSynchronization+0x12c>)
 8010ad8:	4293      	cmp	r3, r2
 8010ada:	d009      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	4a18      	ldr	r2, [pc, #96]	; (8010b44 <HAL_TIMEx_MasterConfigSynchronization+0x130>)
 8010ae2:	4293      	cmp	r3, r2
 8010ae4:	d004      	beq.n	8010af0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	681b      	ldr	r3, [r3, #0]
 8010aea:	4a17      	ldr	r2, [pc, #92]	; (8010b48 <HAL_TIMEx_MasterConfigSynchronization+0x134>)
 8010aec:	4293      	cmp	r3, r2
 8010aee:	d10c      	bne.n	8010b0a <HAL_TIMEx_MasterConfigSynchronization+0xf6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8010af0:	68bb      	ldr	r3, [r7, #8]
 8010af2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8010af6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8010af8:	683b      	ldr	r3, [r7, #0]
 8010afa:	689b      	ldr	r3, [r3, #8]
 8010afc:	68ba      	ldr	r2, [r7, #8]
 8010afe:	4313      	orrs	r3, r2
 8010b00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	681b      	ldr	r3, [r3, #0]
 8010b06:	68ba      	ldr	r2, [r7, #8]
 8010b08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	2201      	movs	r2, #1
 8010b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	2200      	movs	r2, #0
 8010b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8010b1a:	2300      	movs	r3, #0
}
 8010b1c:	4618      	mov	r0, r3
 8010b1e:	3714      	adds	r7, #20
 8010b20:	46bd      	mov	sp, r7
 8010b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b26:	4770      	bx	lr
 8010b28:	40010000 	.word	0x40010000
 8010b2c:	40010400 	.word	0x40010400
 8010b30:	40000400 	.word	0x40000400
 8010b34:	40000800 	.word	0x40000800
 8010b38:	40000c00 	.word	0x40000c00
 8010b3c:	40001800 	.word	0x40001800
 8010b40:	40014000 	.word	0x40014000
 8010b44:	4000e000 	.word	0x4000e000
 8010b48:	4000e400 	.word	0x4000e400

08010b4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8010b4c:	b480      	push	{r7}
 8010b4e:	b083      	sub	sp, #12
 8010b50:	af00      	add	r7, sp, #0
 8010b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8010b54:	bf00      	nop
 8010b56:	370c      	adds	r7, #12
 8010b58:	46bd      	mov	sp, r7
 8010b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b5e:	4770      	bx	lr

08010b60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8010b60:	b480      	push	{r7}
 8010b62:	b083      	sub	sp, #12
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8010b68:	bf00      	nop
 8010b6a:	370c      	adds	r7, #12
 8010b6c:	46bd      	mov	sp, r7
 8010b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b72:	4770      	bx	lr

08010b74 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8010b74:	b480      	push	{r7}
 8010b76:	b083      	sub	sp, #12
 8010b78:	af00      	add	r7, sp, #0
 8010b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8010b7c:	bf00      	nop
 8010b7e:	370c      	adds	r7, #12
 8010b80:	46bd      	mov	sp, r7
 8010b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b86:	4770      	bx	lr

08010b88 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8010b88:	b580      	push	{r7, lr}
 8010b8a:	b082      	sub	sp, #8
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d101      	bne.n	8010b9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8010b96:	2301      	movs	r3, #1
 8010b98:	e042      	b.n	8010c20 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d106      	bne.n	8010bb2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	2200      	movs	r2, #0
 8010ba8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8010bac:	6878      	ldr	r0, [r7, #4]
 8010bae:	f7f2 fcc5 	bl	800353c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8010bb2:	687b      	ldr	r3, [r7, #4]
 8010bb4:	2224      	movs	r2, #36	; 0x24
 8010bb6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	681b      	ldr	r3, [r3, #0]
 8010bbe:	681a      	ldr	r2, [r3, #0]
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	681b      	ldr	r3, [r3, #0]
 8010bc4:	f022 0201 	bic.w	r2, r2, #1
 8010bc8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8010bca:	6878      	ldr	r0, [r7, #4]
 8010bcc:	f000 f82c 	bl	8010c28 <UART_SetConfig>
 8010bd0:	4603      	mov	r3, r0
 8010bd2:	2b01      	cmp	r3, #1
 8010bd4:	d101      	bne.n	8010bda <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e022      	b.n	8010c20 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d002      	beq.n	8010be8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8010be2:	6878      	ldr	r0, [r7, #4]
 8010be4:	f000 fe8c 	bl	8011900 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	681b      	ldr	r3, [r3, #0]
 8010bec:	685a      	ldr	r2, [r3, #4]
 8010bee:	687b      	ldr	r3, [r7, #4]
 8010bf0:	681b      	ldr	r3, [r3, #0]
 8010bf2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8010bf6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	681b      	ldr	r3, [r3, #0]
 8010bfc:	689a      	ldr	r2, [r3, #8]
 8010bfe:	687b      	ldr	r3, [r7, #4]
 8010c00:	681b      	ldr	r3, [r3, #0]
 8010c02:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8010c06:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	681a      	ldr	r2, [r3, #0]
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	681b      	ldr	r3, [r3, #0]
 8010c12:	f042 0201 	orr.w	r2, r2, #1
 8010c16:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8010c18:	6878      	ldr	r0, [r7, #4]
 8010c1a:	f000 ff13 	bl	8011a44 <UART_CheckIdleState>
 8010c1e:	4603      	mov	r3, r0
}
 8010c20:	4618      	mov	r0, r3
 8010c22:	3708      	adds	r7, #8
 8010c24:	46bd      	mov	sp, r7
 8010c26:	bd80      	pop	{r7, pc}

08010c28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010c28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010c2c:	b092      	sub	sp, #72	; 0x48
 8010c2e:	af00      	add	r7, sp, #0
 8010c30:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8010c32:	2300      	movs	r3, #0
 8010c34:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010c38:	697b      	ldr	r3, [r7, #20]
 8010c3a:	689a      	ldr	r2, [r3, #8]
 8010c3c:	697b      	ldr	r3, [r7, #20]
 8010c3e:	691b      	ldr	r3, [r3, #16]
 8010c40:	431a      	orrs	r2, r3
 8010c42:	697b      	ldr	r3, [r7, #20]
 8010c44:	695b      	ldr	r3, [r3, #20]
 8010c46:	431a      	orrs	r2, r3
 8010c48:	697b      	ldr	r3, [r7, #20]
 8010c4a:	69db      	ldr	r3, [r3, #28]
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8010c50:	697b      	ldr	r3, [r7, #20]
 8010c52:	681b      	ldr	r3, [r3, #0]
 8010c54:	681a      	ldr	r2, [r3, #0]
 8010c56:	4bbe      	ldr	r3, [pc, #760]	; (8010f50 <UART_SetConfig+0x328>)
 8010c58:	4013      	ands	r3, r2
 8010c5a:	697a      	ldr	r2, [r7, #20]
 8010c5c:	6812      	ldr	r2, [r2, #0]
 8010c5e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010c60:	430b      	orrs	r3, r1
 8010c62:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010c64:	697b      	ldr	r3, [r7, #20]
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	685b      	ldr	r3, [r3, #4]
 8010c6a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8010c6e:	697b      	ldr	r3, [r7, #20]
 8010c70:	68da      	ldr	r2, [r3, #12]
 8010c72:	697b      	ldr	r3, [r7, #20]
 8010c74:	681b      	ldr	r3, [r3, #0]
 8010c76:	430a      	orrs	r2, r1
 8010c78:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010c7a:	697b      	ldr	r3, [r7, #20]
 8010c7c:	699b      	ldr	r3, [r3, #24]
 8010c7e:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8010c80:	697b      	ldr	r3, [r7, #20]
 8010c82:	681b      	ldr	r3, [r3, #0]
 8010c84:	4ab3      	ldr	r2, [pc, #716]	; (8010f54 <UART_SetConfig+0x32c>)
 8010c86:	4293      	cmp	r3, r2
 8010c88:	d004      	beq.n	8010c94 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010c8a:	697b      	ldr	r3, [r7, #20]
 8010c8c:	6a1b      	ldr	r3, [r3, #32]
 8010c8e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8010c90:	4313      	orrs	r3, r2
 8010c92:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010c94:	697b      	ldr	r3, [r7, #20]
 8010c96:	681b      	ldr	r3, [r3, #0]
 8010c98:	689a      	ldr	r2, [r3, #8]
 8010c9a:	4baf      	ldr	r3, [pc, #700]	; (8010f58 <UART_SetConfig+0x330>)
 8010c9c:	4013      	ands	r3, r2
 8010c9e:	697a      	ldr	r2, [r7, #20]
 8010ca0:	6812      	ldr	r2, [r2, #0]
 8010ca2:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010ca4:	430b      	orrs	r3, r1
 8010ca6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010ca8:	697b      	ldr	r3, [r7, #20]
 8010caa:	681b      	ldr	r3, [r3, #0]
 8010cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010cae:	f023 010f 	bic.w	r1, r3, #15
 8010cb2:	697b      	ldr	r3, [r7, #20]
 8010cb4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010cb6:	697b      	ldr	r3, [r7, #20]
 8010cb8:	681b      	ldr	r3, [r3, #0]
 8010cba:	430a      	orrs	r2, r1
 8010cbc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8010cbe:	697b      	ldr	r3, [r7, #20]
 8010cc0:	681b      	ldr	r3, [r3, #0]
 8010cc2:	4aa6      	ldr	r2, [pc, #664]	; (8010f5c <UART_SetConfig+0x334>)
 8010cc4:	4293      	cmp	r3, r2
 8010cc6:	d177      	bne.n	8010db8 <UART_SetConfig+0x190>
 8010cc8:	4ba5      	ldr	r3, [pc, #660]	; (8010f60 <UART_SetConfig+0x338>)
 8010cca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010ccc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010cd0:	2b28      	cmp	r3, #40	; 0x28
 8010cd2:	d86d      	bhi.n	8010db0 <UART_SetConfig+0x188>
 8010cd4:	a201      	add	r2, pc, #4	; (adr r2, 8010cdc <UART_SetConfig+0xb4>)
 8010cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cda:	bf00      	nop
 8010cdc:	08010d81 	.word	0x08010d81
 8010ce0:	08010db1 	.word	0x08010db1
 8010ce4:	08010db1 	.word	0x08010db1
 8010ce8:	08010db1 	.word	0x08010db1
 8010cec:	08010db1 	.word	0x08010db1
 8010cf0:	08010db1 	.word	0x08010db1
 8010cf4:	08010db1 	.word	0x08010db1
 8010cf8:	08010db1 	.word	0x08010db1
 8010cfc:	08010d89 	.word	0x08010d89
 8010d00:	08010db1 	.word	0x08010db1
 8010d04:	08010db1 	.word	0x08010db1
 8010d08:	08010db1 	.word	0x08010db1
 8010d0c:	08010db1 	.word	0x08010db1
 8010d10:	08010db1 	.word	0x08010db1
 8010d14:	08010db1 	.word	0x08010db1
 8010d18:	08010db1 	.word	0x08010db1
 8010d1c:	08010d91 	.word	0x08010d91
 8010d20:	08010db1 	.word	0x08010db1
 8010d24:	08010db1 	.word	0x08010db1
 8010d28:	08010db1 	.word	0x08010db1
 8010d2c:	08010db1 	.word	0x08010db1
 8010d30:	08010db1 	.word	0x08010db1
 8010d34:	08010db1 	.word	0x08010db1
 8010d38:	08010db1 	.word	0x08010db1
 8010d3c:	08010d99 	.word	0x08010d99
 8010d40:	08010db1 	.word	0x08010db1
 8010d44:	08010db1 	.word	0x08010db1
 8010d48:	08010db1 	.word	0x08010db1
 8010d4c:	08010db1 	.word	0x08010db1
 8010d50:	08010db1 	.word	0x08010db1
 8010d54:	08010db1 	.word	0x08010db1
 8010d58:	08010db1 	.word	0x08010db1
 8010d5c:	08010da1 	.word	0x08010da1
 8010d60:	08010db1 	.word	0x08010db1
 8010d64:	08010db1 	.word	0x08010db1
 8010d68:	08010db1 	.word	0x08010db1
 8010d6c:	08010db1 	.word	0x08010db1
 8010d70:	08010db1 	.word	0x08010db1
 8010d74:	08010db1 	.word	0x08010db1
 8010d78:	08010db1 	.word	0x08010db1
 8010d7c:	08010da9 	.word	0x08010da9
 8010d80:	2301      	movs	r3, #1
 8010d82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d86:	e326      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010d88:	2304      	movs	r3, #4
 8010d8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d8e:	e322      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010d90:	2308      	movs	r3, #8
 8010d92:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d96:	e31e      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010d98:	2310      	movs	r3, #16
 8010d9a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d9e:	e31a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010da0:	2320      	movs	r3, #32
 8010da2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010da6:	e316      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010da8:	2340      	movs	r3, #64	; 0x40
 8010daa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dae:	e312      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010db0:	2380      	movs	r3, #128	; 0x80
 8010db2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010db6:	e30e      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010db8:	697b      	ldr	r3, [r7, #20]
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	4a69      	ldr	r2, [pc, #420]	; (8010f64 <UART_SetConfig+0x33c>)
 8010dbe:	4293      	cmp	r3, r2
 8010dc0:	d130      	bne.n	8010e24 <UART_SetConfig+0x1fc>
 8010dc2:	4b67      	ldr	r3, [pc, #412]	; (8010f60 <UART_SetConfig+0x338>)
 8010dc4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010dc6:	f003 0307 	and.w	r3, r3, #7
 8010dca:	2b05      	cmp	r3, #5
 8010dcc:	d826      	bhi.n	8010e1c <UART_SetConfig+0x1f4>
 8010dce:	a201      	add	r2, pc, #4	; (adr r2, 8010dd4 <UART_SetConfig+0x1ac>)
 8010dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010dd4:	08010ded 	.word	0x08010ded
 8010dd8:	08010df5 	.word	0x08010df5
 8010ddc:	08010dfd 	.word	0x08010dfd
 8010de0:	08010e05 	.word	0x08010e05
 8010de4:	08010e0d 	.word	0x08010e0d
 8010de8:	08010e15 	.word	0x08010e15
 8010dec:	2300      	movs	r3, #0
 8010dee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010df2:	e2f0      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010df4:	2304      	movs	r3, #4
 8010df6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010dfa:	e2ec      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010dfc:	2308      	movs	r3, #8
 8010dfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e02:	e2e8      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e04:	2310      	movs	r3, #16
 8010e06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0a:	e2e4      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e0c:	2320      	movs	r3, #32
 8010e0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e12:	e2e0      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e14:	2340      	movs	r3, #64	; 0x40
 8010e16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e1a:	e2dc      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e1c:	2380      	movs	r3, #128	; 0x80
 8010e1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e22:	e2d8      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e24:	697b      	ldr	r3, [r7, #20]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	4a4f      	ldr	r2, [pc, #316]	; (8010f68 <UART_SetConfig+0x340>)
 8010e2a:	4293      	cmp	r3, r2
 8010e2c:	d130      	bne.n	8010e90 <UART_SetConfig+0x268>
 8010e2e:	4b4c      	ldr	r3, [pc, #304]	; (8010f60 <UART_SetConfig+0x338>)
 8010e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e32:	f003 0307 	and.w	r3, r3, #7
 8010e36:	2b05      	cmp	r3, #5
 8010e38:	d826      	bhi.n	8010e88 <UART_SetConfig+0x260>
 8010e3a:	a201      	add	r2, pc, #4	; (adr r2, 8010e40 <UART_SetConfig+0x218>)
 8010e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e40:	08010e59 	.word	0x08010e59
 8010e44:	08010e61 	.word	0x08010e61
 8010e48:	08010e69 	.word	0x08010e69
 8010e4c:	08010e71 	.word	0x08010e71
 8010e50:	08010e79 	.word	0x08010e79
 8010e54:	08010e81 	.word	0x08010e81
 8010e58:	2300      	movs	r3, #0
 8010e5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e5e:	e2ba      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e60:	2304      	movs	r3, #4
 8010e62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e66:	e2b6      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e68:	2308      	movs	r3, #8
 8010e6a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e6e:	e2b2      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e70:	2310      	movs	r3, #16
 8010e72:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e76:	e2ae      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e78:	2320      	movs	r3, #32
 8010e7a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e7e:	e2aa      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e80:	2340      	movs	r3, #64	; 0x40
 8010e82:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e86:	e2a6      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e88:	2380      	movs	r3, #128	; 0x80
 8010e8a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e8e:	e2a2      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010e90:	697b      	ldr	r3, [r7, #20]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	4a35      	ldr	r2, [pc, #212]	; (8010f6c <UART_SetConfig+0x344>)
 8010e96:	4293      	cmp	r3, r2
 8010e98:	d130      	bne.n	8010efc <UART_SetConfig+0x2d4>
 8010e9a:	4b31      	ldr	r3, [pc, #196]	; (8010f60 <UART_SetConfig+0x338>)
 8010e9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010e9e:	f003 0307 	and.w	r3, r3, #7
 8010ea2:	2b05      	cmp	r3, #5
 8010ea4:	d826      	bhi.n	8010ef4 <UART_SetConfig+0x2cc>
 8010ea6:	a201      	add	r2, pc, #4	; (adr r2, 8010eac <UART_SetConfig+0x284>)
 8010ea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eac:	08010ec5 	.word	0x08010ec5
 8010eb0:	08010ecd 	.word	0x08010ecd
 8010eb4:	08010ed5 	.word	0x08010ed5
 8010eb8:	08010edd 	.word	0x08010edd
 8010ebc:	08010ee5 	.word	0x08010ee5
 8010ec0:	08010eed 	.word	0x08010eed
 8010ec4:	2300      	movs	r3, #0
 8010ec6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eca:	e284      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010ecc:	2304      	movs	r3, #4
 8010ece:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ed2:	e280      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010ed4:	2308      	movs	r3, #8
 8010ed6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eda:	e27c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010edc:	2310      	movs	r3, #16
 8010ede:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ee2:	e278      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010ee4:	2320      	movs	r3, #32
 8010ee6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eea:	e274      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010eec:	2340      	movs	r3, #64	; 0x40
 8010eee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ef2:	e270      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010ef4:	2380      	movs	r3, #128	; 0x80
 8010ef6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010efa:	e26c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010efc:	697b      	ldr	r3, [r7, #20]
 8010efe:	681b      	ldr	r3, [r3, #0]
 8010f00:	4a1b      	ldr	r2, [pc, #108]	; (8010f70 <UART_SetConfig+0x348>)
 8010f02:	4293      	cmp	r3, r2
 8010f04:	d142      	bne.n	8010f8c <UART_SetConfig+0x364>
 8010f06:	4b16      	ldr	r3, [pc, #88]	; (8010f60 <UART_SetConfig+0x338>)
 8010f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f0a:	f003 0307 	and.w	r3, r3, #7
 8010f0e:	2b05      	cmp	r3, #5
 8010f10:	d838      	bhi.n	8010f84 <UART_SetConfig+0x35c>
 8010f12:	a201      	add	r2, pc, #4	; (adr r2, 8010f18 <UART_SetConfig+0x2f0>)
 8010f14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f18:	08010f31 	.word	0x08010f31
 8010f1c:	08010f39 	.word	0x08010f39
 8010f20:	08010f41 	.word	0x08010f41
 8010f24:	08010f49 	.word	0x08010f49
 8010f28:	08010f75 	.word	0x08010f75
 8010f2c:	08010f7d 	.word	0x08010f7d
 8010f30:	2300      	movs	r3, #0
 8010f32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f36:	e24e      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f38:	2304      	movs	r3, #4
 8010f3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f3e:	e24a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f40:	2308      	movs	r3, #8
 8010f42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f46:	e246      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f48:	2310      	movs	r3, #16
 8010f4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f4e:	e242      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f50:	cfff69f3 	.word	0xcfff69f3
 8010f54:	58000c00 	.word	0x58000c00
 8010f58:	11fff4ff 	.word	0x11fff4ff
 8010f5c:	40011000 	.word	0x40011000
 8010f60:	58024400 	.word	0x58024400
 8010f64:	40004400 	.word	0x40004400
 8010f68:	40004800 	.word	0x40004800
 8010f6c:	40004c00 	.word	0x40004c00
 8010f70:	40005000 	.word	0x40005000
 8010f74:	2320      	movs	r3, #32
 8010f76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f7a:	e22c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f7c:	2340      	movs	r3, #64	; 0x40
 8010f7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f82:	e228      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f84:	2380      	movs	r3, #128	; 0x80
 8010f86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010f8a:	e224      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	681b      	ldr	r3, [r3, #0]
 8010f90:	4ab1      	ldr	r2, [pc, #708]	; (8011258 <UART_SetConfig+0x630>)
 8010f92:	4293      	cmp	r3, r2
 8010f94:	d176      	bne.n	8011084 <UART_SetConfig+0x45c>
 8010f96:	4bb1      	ldr	r3, [pc, #708]	; (801125c <UART_SetConfig+0x634>)
 8010f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010f9a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010f9e:	2b28      	cmp	r3, #40	; 0x28
 8010fa0:	d86c      	bhi.n	801107c <UART_SetConfig+0x454>
 8010fa2:	a201      	add	r2, pc, #4	; (adr r2, 8010fa8 <UART_SetConfig+0x380>)
 8010fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fa8:	0801104d 	.word	0x0801104d
 8010fac:	0801107d 	.word	0x0801107d
 8010fb0:	0801107d 	.word	0x0801107d
 8010fb4:	0801107d 	.word	0x0801107d
 8010fb8:	0801107d 	.word	0x0801107d
 8010fbc:	0801107d 	.word	0x0801107d
 8010fc0:	0801107d 	.word	0x0801107d
 8010fc4:	0801107d 	.word	0x0801107d
 8010fc8:	08011055 	.word	0x08011055
 8010fcc:	0801107d 	.word	0x0801107d
 8010fd0:	0801107d 	.word	0x0801107d
 8010fd4:	0801107d 	.word	0x0801107d
 8010fd8:	0801107d 	.word	0x0801107d
 8010fdc:	0801107d 	.word	0x0801107d
 8010fe0:	0801107d 	.word	0x0801107d
 8010fe4:	0801107d 	.word	0x0801107d
 8010fe8:	0801105d 	.word	0x0801105d
 8010fec:	0801107d 	.word	0x0801107d
 8010ff0:	0801107d 	.word	0x0801107d
 8010ff4:	0801107d 	.word	0x0801107d
 8010ff8:	0801107d 	.word	0x0801107d
 8010ffc:	0801107d 	.word	0x0801107d
 8011000:	0801107d 	.word	0x0801107d
 8011004:	0801107d 	.word	0x0801107d
 8011008:	08011065 	.word	0x08011065
 801100c:	0801107d 	.word	0x0801107d
 8011010:	0801107d 	.word	0x0801107d
 8011014:	0801107d 	.word	0x0801107d
 8011018:	0801107d 	.word	0x0801107d
 801101c:	0801107d 	.word	0x0801107d
 8011020:	0801107d 	.word	0x0801107d
 8011024:	0801107d 	.word	0x0801107d
 8011028:	0801106d 	.word	0x0801106d
 801102c:	0801107d 	.word	0x0801107d
 8011030:	0801107d 	.word	0x0801107d
 8011034:	0801107d 	.word	0x0801107d
 8011038:	0801107d 	.word	0x0801107d
 801103c:	0801107d 	.word	0x0801107d
 8011040:	0801107d 	.word	0x0801107d
 8011044:	0801107d 	.word	0x0801107d
 8011048:	08011075 	.word	0x08011075
 801104c:	2301      	movs	r3, #1
 801104e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011052:	e1c0      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011054:	2304      	movs	r3, #4
 8011056:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801105a:	e1bc      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801105c:	2308      	movs	r3, #8
 801105e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011062:	e1b8      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011064:	2310      	movs	r3, #16
 8011066:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801106a:	e1b4      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801106c:	2320      	movs	r3, #32
 801106e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011072:	e1b0      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011074:	2340      	movs	r3, #64	; 0x40
 8011076:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801107a:	e1ac      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801107c:	2380      	movs	r3, #128	; 0x80
 801107e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011082:	e1a8      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011084:	697b      	ldr	r3, [r7, #20]
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	4a75      	ldr	r2, [pc, #468]	; (8011260 <UART_SetConfig+0x638>)
 801108a:	4293      	cmp	r3, r2
 801108c:	d130      	bne.n	80110f0 <UART_SetConfig+0x4c8>
 801108e:	4b73      	ldr	r3, [pc, #460]	; (801125c <UART_SetConfig+0x634>)
 8011090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8011092:	f003 0307 	and.w	r3, r3, #7
 8011096:	2b05      	cmp	r3, #5
 8011098:	d826      	bhi.n	80110e8 <UART_SetConfig+0x4c0>
 801109a:	a201      	add	r2, pc, #4	; (adr r2, 80110a0 <UART_SetConfig+0x478>)
 801109c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110a0:	080110b9 	.word	0x080110b9
 80110a4:	080110c1 	.word	0x080110c1
 80110a8:	080110c9 	.word	0x080110c9
 80110ac:	080110d1 	.word	0x080110d1
 80110b0:	080110d9 	.word	0x080110d9
 80110b4:	080110e1 	.word	0x080110e1
 80110b8:	2300      	movs	r3, #0
 80110ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110be:	e18a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110c0:	2304      	movs	r3, #4
 80110c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110c6:	e186      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110c8:	2308      	movs	r3, #8
 80110ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ce:	e182      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110d0:	2310      	movs	r3, #16
 80110d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110d6:	e17e      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110d8:	2320      	movs	r3, #32
 80110da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110de:	e17a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110e0:	2340      	movs	r3, #64	; 0x40
 80110e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110e6:	e176      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110e8:	2380      	movs	r3, #128	; 0x80
 80110ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80110ee:	e172      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80110f0:	697b      	ldr	r3, [r7, #20]
 80110f2:	681b      	ldr	r3, [r3, #0]
 80110f4:	4a5b      	ldr	r2, [pc, #364]	; (8011264 <UART_SetConfig+0x63c>)
 80110f6:	4293      	cmp	r3, r2
 80110f8:	d130      	bne.n	801115c <UART_SetConfig+0x534>
 80110fa:	4b58      	ldr	r3, [pc, #352]	; (801125c <UART_SetConfig+0x634>)
 80110fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80110fe:	f003 0307 	and.w	r3, r3, #7
 8011102:	2b05      	cmp	r3, #5
 8011104:	d826      	bhi.n	8011154 <UART_SetConfig+0x52c>
 8011106:	a201      	add	r2, pc, #4	; (adr r2, 801110c <UART_SetConfig+0x4e4>)
 8011108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801110c:	08011125 	.word	0x08011125
 8011110:	0801112d 	.word	0x0801112d
 8011114:	08011135 	.word	0x08011135
 8011118:	0801113d 	.word	0x0801113d
 801111c:	08011145 	.word	0x08011145
 8011120:	0801114d 	.word	0x0801114d
 8011124:	2300      	movs	r3, #0
 8011126:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801112a:	e154      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801112c:	2304      	movs	r3, #4
 801112e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011132:	e150      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011134:	2308      	movs	r3, #8
 8011136:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801113a:	e14c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801113c:	2310      	movs	r3, #16
 801113e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011142:	e148      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011144:	2320      	movs	r3, #32
 8011146:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801114a:	e144      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801114c:	2340      	movs	r3, #64	; 0x40
 801114e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011152:	e140      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011154:	2380      	movs	r3, #128	; 0x80
 8011156:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801115a:	e13c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801115c:	697b      	ldr	r3, [r7, #20]
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	4a41      	ldr	r2, [pc, #260]	; (8011268 <UART_SetConfig+0x640>)
 8011162:	4293      	cmp	r3, r2
 8011164:	f040 8082 	bne.w	801126c <UART_SetConfig+0x644>
 8011168:	4b3c      	ldr	r3, [pc, #240]	; (801125c <UART_SetConfig+0x634>)
 801116a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801116c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8011170:	2b28      	cmp	r3, #40	; 0x28
 8011172:	d86d      	bhi.n	8011250 <UART_SetConfig+0x628>
 8011174:	a201      	add	r2, pc, #4	; (adr r2, 801117c <UART_SetConfig+0x554>)
 8011176:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801117a:	bf00      	nop
 801117c:	08011221 	.word	0x08011221
 8011180:	08011251 	.word	0x08011251
 8011184:	08011251 	.word	0x08011251
 8011188:	08011251 	.word	0x08011251
 801118c:	08011251 	.word	0x08011251
 8011190:	08011251 	.word	0x08011251
 8011194:	08011251 	.word	0x08011251
 8011198:	08011251 	.word	0x08011251
 801119c:	08011229 	.word	0x08011229
 80111a0:	08011251 	.word	0x08011251
 80111a4:	08011251 	.word	0x08011251
 80111a8:	08011251 	.word	0x08011251
 80111ac:	08011251 	.word	0x08011251
 80111b0:	08011251 	.word	0x08011251
 80111b4:	08011251 	.word	0x08011251
 80111b8:	08011251 	.word	0x08011251
 80111bc:	08011231 	.word	0x08011231
 80111c0:	08011251 	.word	0x08011251
 80111c4:	08011251 	.word	0x08011251
 80111c8:	08011251 	.word	0x08011251
 80111cc:	08011251 	.word	0x08011251
 80111d0:	08011251 	.word	0x08011251
 80111d4:	08011251 	.word	0x08011251
 80111d8:	08011251 	.word	0x08011251
 80111dc:	08011239 	.word	0x08011239
 80111e0:	08011251 	.word	0x08011251
 80111e4:	08011251 	.word	0x08011251
 80111e8:	08011251 	.word	0x08011251
 80111ec:	08011251 	.word	0x08011251
 80111f0:	08011251 	.word	0x08011251
 80111f4:	08011251 	.word	0x08011251
 80111f8:	08011251 	.word	0x08011251
 80111fc:	08011241 	.word	0x08011241
 8011200:	08011251 	.word	0x08011251
 8011204:	08011251 	.word	0x08011251
 8011208:	08011251 	.word	0x08011251
 801120c:	08011251 	.word	0x08011251
 8011210:	08011251 	.word	0x08011251
 8011214:	08011251 	.word	0x08011251
 8011218:	08011251 	.word	0x08011251
 801121c:	08011249 	.word	0x08011249
 8011220:	2301      	movs	r3, #1
 8011222:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011226:	e0d6      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011228:	2304      	movs	r3, #4
 801122a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801122e:	e0d2      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011230:	2308      	movs	r3, #8
 8011232:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011236:	e0ce      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011238:	2310      	movs	r3, #16
 801123a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801123e:	e0ca      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011240:	2320      	movs	r3, #32
 8011242:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011246:	e0c6      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011248:	2340      	movs	r3, #64	; 0x40
 801124a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801124e:	e0c2      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011250:	2380      	movs	r3, #128	; 0x80
 8011252:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011256:	e0be      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011258:	40011400 	.word	0x40011400
 801125c:	58024400 	.word	0x58024400
 8011260:	40007800 	.word	0x40007800
 8011264:	40007c00 	.word	0x40007c00
 8011268:	40011800 	.word	0x40011800
 801126c:	697b      	ldr	r3, [r7, #20]
 801126e:	681b      	ldr	r3, [r3, #0]
 8011270:	4aad      	ldr	r2, [pc, #692]	; (8011528 <UART_SetConfig+0x900>)
 8011272:	4293      	cmp	r3, r2
 8011274:	d176      	bne.n	8011364 <UART_SetConfig+0x73c>
 8011276:	4bad      	ldr	r3, [pc, #692]	; (801152c <UART_SetConfig+0x904>)
 8011278:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801127a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 801127e:	2b28      	cmp	r3, #40	; 0x28
 8011280:	d86c      	bhi.n	801135c <UART_SetConfig+0x734>
 8011282:	a201      	add	r2, pc, #4	; (adr r2, 8011288 <UART_SetConfig+0x660>)
 8011284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011288:	0801132d 	.word	0x0801132d
 801128c:	0801135d 	.word	0x0801135d
 8011290:	0801135d 	.word	0x0801135d
 8011294:	0801135d 	.word	0x0801135d
 8011298:	0801135d 	.word	0x0801135d
 801129c:	0801135d 	.word	0x0801135d
 80112a0:	0801135d 	.word	0x0801135d
 80112a4:	0801135d 	.word	0x0801135d
 80112a8:	08011335 	.word	0x08011335
 80112ac:	0801135d 	.word	0x0801135d
 80112b0:	0801135d 	.word	0x0801135d
 80112b4:	0801135d 	.word	0x0801135d
 80112b8:	0801135d 	.word	0x0801135d
 80112bc:	0801135d 	.word	0x0801135d
 80112c0:	0801135d 	.word	0x0801135d
 80112c4:	0801135d 	.word	0x0801135d
 80112c8:	0801133d 	.word	0x0801133d
 80112cc:	0801135d 	.word	0x0801135d
 80112d0:	0801135d 	.word	0x0801135d
 80112d4:	0801135d 	.word	0x0801135d
 80112d8:	0801135d 	.word	0x0801135d
 80112dc:	0801135d 	.word	0x0801135d
 80112e0:	0801135d 	.word	0x0801135d
 80112e4:	0801135d 	.word	0x0801135d
 80112e8:	08011345 	.word	0x08011345
 80112ec:	0801135d 	.word	0x0801135d
 80112f0:	0801135d 	.word	0x0801135d
 80112f4:	0801135d 	.word	0x0801135d
 80112f8:	0801135d 	.word	0x0801135d
 80112fc:	0801135d 	.word	0x0801135d
 8011300:	0801135d 	.word	0x0801135d
 8011304:	0801135d 	.word	0x0801135d
 8011308:	0801134d 	.word	0x0801134d
 801130c:	0801135d 	.word	0x0801135d
 8011310:	0801135d 	.word	0x0801135d
 8011314:	0801135d 	.word	0x0801135d
 8011318:	0801135d 	.word	0x0801135d
 801131c:	0801135d 	.word	0x0801135d
 8011320:	0801135d 	.word	0x0801135d
 8011324:	0801135d 	.word	0x0801135d
 8011328:	08011355 	.word	0x08011355
 801132c:	2301      	movs	r3, #1
 801132e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011332:	e050      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011334:	2304      	movs	r3, #4
 8011336:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801133a:	e04c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801133c:	2308      	movs	r3, #8
 801133e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011342:	e048      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011344:	2310      	movs	r3, #16
 8011346:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801134a:	e044      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801134c:	2320      	movs	r3, #32
 801134e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011352:	e040      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011354:	2340      	movs	r3, #64	; 0x40
 8011356:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801135a:	e03c      	b.n	80113d6 <UART_SetConfig+0x7ae>
 801135c:	2380      	movs	r3, #128	; 0x80
 801135e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8011362:	e038      	b.n	80113d6 <UART_SetConfig+0x7ae>
 8011364:	697b      	ldr	r3, [r7, #20]
 8011366:	681b      	ldr	r3, [r3, #0]
 8011368:	4a71      	ldr	r2, [pc, #452]	; (8011530 <UART_SetConfig+0x908>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d130      	bne.n	80113d0 <UART_SetConfig+0x7a8>
 801136e:	4b6f      	ldr	r3, [pc, #444]	; (801152c <UART_SetConfig+0x904>)
 8011370:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8011372:	f003 0307 	and.w	r3, r3, #7
 8011376:	2b05      	cmp	r3, #5
 8011378:	d826      	bhi.n	80113c8 <UART_SetConfig+0x7a0>
 801137a:	a201      	add	r2, pc, #4	; (adr r2, 8011380 <UART_SetConfig+0x758>)
 801137c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011380:	08011399 	.word	0x08011399
 8011384:	080113a1 	.word	0x080113a1
 8011388:	080113a9 	.word	0x080113a9
 801138c:	080113b1 	.word	0x080113b1
 8011390:	080113b9 	.word	0x080113b9
 8011394:	080113c1 	.word	0x080113c1
 8011398:	2302      	movs	r3, #2
 801139a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801139e:	e01a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113a0:	2304      	movs	r3, #4
 80113a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113a6:	e016      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113a8:	2308      	movs	r3, #8
 80113aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113ae:	e012      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113b0:	2310      	movs	r3, #16
 80113b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113b6:	e00e      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113b8:	2320      	movs	r3, #32
 80113ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113be:	e00a      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113c0:	2340      	movs	r3, #64	; 0x40
 80113c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113c6:	e006      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113c8:	2380      	movs	r3, #128	; 0x80
 80113ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80113ce:	e002      	b.n	80113d6 <UART_SetConfig+0x7ae>
 80113d0:	2380      	movs	r3, #128	; 0x80
 80113d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80113d6:	697b      	ldr	r3, [r7, #20]
 80113d8:	681b      	ldr	r3, [r3, #0]
 80113da:	4a55      	ldr	r2, [pc, #340]	; (8011530 <UART_SetConfig+0x908>)
 80113dc:	4293      	cmp	r3, r2
 80113de:	f040 80f8 	bne.w	80115d2 <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80113e2:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80113e6:	2b20      	cmp	r3, #32
 80113e8:	dc46      	bgt.n	8011478 <UART_SetConfig+0x850>
 80113ea:	2b02      	cmp	r3, #2
 80113ec:	db75      	blt.n	80114da <UART_SetConfig+0x8b2>
 80113ee:	3b02      	subs	r3, #2
 80113f0:	2b1e      	cmp	r3, #30
 80113f2:	d872      	bhi.n	80114da <UART_SetConfig+0x8b2>
 80113f4:	a201      	add	r2, pc, #4	; (adr r2, 80113fc <UART_SetConfig+0x7d4>)
 80113f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80113fa:	bf00      	nop
 80113fc:	0801147f 	.word	0x0801147f
 8011400:	080114db 	.word	0x080114db
 8011404:	08011487 	.word	0x08011487
 8011408:	080114db 	.word	0x080114db
 801140c:	080114db 	.word	0x080114db
 8011410:	080114db 	.word	0x080114db
 8011414:	08011497 	.word	0x08011497
 8011418:	080114db 	.word	0x080114db
 801141c:	080114db 	.word	0x080114db
 8011420:	080114db 	.word	0x080114db
 8011424:	080114db 	.word	0x080114db
 8011428:	080114db 	.word	0x080114db
 801142c:	080114db 	.word	0x080114db
 8011430:	080114db 	.word	0x080114db
 8011434:	080114a7 	.word	0x080114a7
 8011438:	080114db 	.word	0x080114db
 801143c:	080114db 	.word	0x080114db
 8011440:	080114db 	.word	0x080114db
 8011444:	080114db 	.word	0x080114db
 8011448:	080114db 	.word	0x080114db
 801144c:	080114db 	.word	0x080114db
 8011450:	080114db 	.word	0x080114db
 8011454:	080114db 	.word	0x080114db
 8011458:	080114db 	.word	0x080114db
 801145c:	080114db 	.word	0x080114db
 8011460:	080114db 	.word	0x080114db
 8011464:	080114db 	.word	0x080114db
 8011468:	080114db 	.word	0x080114db
 801146c:	080114db 	.word	0x080114db
 8011470:	080114db 	.word	0x080114db
 8011474:	080114cd 	.word	0x080114cd
 8011478:	2b40      	cmp	r3, #64	; 0x40
 801147a:	d02a      	beq.n	80114d2 <UART_SetConfig+0x8aa>
 801147c:	e02d      	b.n	80114da <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801147e:	f7fb f86b 	bl	800c558 <HAL_RCCEx_GetD3PCLK1Freq>
 8011482:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011484:	e02f      	b.n	80114e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8011486:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801148a:	4618      	mov	r0, r3
 801148c:	f7fb f87a 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011490:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011492:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011494:	e027      	b.n	80114e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8011496:	f107 0318 	add.w	r3, r7, #24
 801149a:	4618      	mov	r0, r3
 801149c:	f7fb f9c6 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80114a0:	69fb      	ldr	r3, [r7, #28]
 80114a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114a4:	e01f      	b.n	80114e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80114a6:	4b21      	ldr	r3, [pc, #132]	; (801152c <UART_SetConfig+0x904>)
 80114a8:	681b      	ldr	r3, [r3, #0]
 80114aa:	f003 0320 	and.w	r3, r3, #32
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d009      	beq.n	80114c6 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80114b2:	4b1e      	ldr	r3, [pc, #120]	; (801152c <UART_SetConfig+0x904>)
 80114b4:	681b      	ldr	r3, [r3, #0]
 80114b6:	08db      	lsrs	r3, r3, #3
 80114b8:	f003 0303 	and.w	r3, r3, #3
 80114bc:	4a1d      	ldr	r2, [pc, #116]	; (8011534 <UART_SetConfig+0x90c>)
 80114be:	fa22 f303 	lsr.w	r3, r2, r3
 80114c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80114c4:	e00f      	b.n	80114e6 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80114c6:	4b1b      	ldr	r3, [pc, #108]	; (8011534 <UART_SetConfig+0x90c>)
 80114c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114ca:	e00c      	b.n	80114e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80114cc:	4b1a      	ldr	r3, [pc, #104]	; (8011538 <UART_SetConfig+0x910>)
 80114ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114d0:	e009      	b.n	80114e6 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80114d2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80114d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80114d8:	e005      	b.n	80114e6 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80114da:	2300      	movs	r3, #0
 80114dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80114de:	2301      	movs	r3, #1
 80114e0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80114e4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80114e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	f000 81ee 	beq.w	80118ca <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80114ee:	697b      	ldr	r3, [r7, #20]
 80114f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80114f2:	4a12      	ldr	r2, [pc, #72]	; (801153c <UART_SetConfig+0x914>)
 80114f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80114f8:	461a      	mov	r2, r3
 80114fa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80114fc:	fbb3 f3f2 	udiv	r3, r3, r2
 8011500:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011502:	697b      	ldr	r3, [r7, #20]
 8011504:	685a      	ldr	r2, [r3, #4]
 8011506:	4613      	mov	r3, r2
 8011508:	005b      	lsls	r3, r3, #1
 801150a:	4413      	add	r3, r2
 801150c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801150e:	429a      	cmp	r2, r3
 8011510:	d305      	bcc.n	801151e <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8011512:	697b      	ldr	r3, [r7, #20]
 8011514:	685b      	ldr	r3, [r3, #4]
 8011516:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8011518:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801151a:	429a      	cmp	r2, r3
 801151c:	d910      	bls.n	8011540 <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 801151e:	2301      	movs	r3, #1
 8011520:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011524:	e1d1      	b.n	80118ca <UART_SetConfig+0xca2>
 8011526:	bf00      	nop
 8011528:	40011c00 	.word	0x40011c00
 801152c:	58024400 	.word	0x58024400
 8011530:	58000c00 	.word	0x58000c00
 8011534:	03d09000 	.word	0x03d09000
 8011538:	003d0900 	.word	0x003d0900
 801153c:	080185c8 	.word	0x080185c8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011540:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011542:	2200      	movs	r2, #0
 8011544:	60bb      	str	r3, [r7, #8]
 8011546:	60fa      	str	r2, [r7, #12]
 8011548:	697b      	ldr	r3, [r7, #20]
 801154a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801154c:	4ac0      	ldr	r2, [pc, #768]	; (8011850 <UART_SetConfig+0xc28>)
 801154e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011552:	b29b      	uxth	r3, r3
 8011554:	2200      	movs	r2, #0
 8011556:	603b      	str	r3, [r7, #0]
 8011558:	607a      	str	r2, [r7, #4]
 801155a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801155e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8011562:	f7ee ff3d 	bl	80003e0 <__aeabi_uldivmod>
 8011566:	4602      	mov	r2, r0
 8011568:	460b      	mov	r3, r1
 801156a:	4610      	mov	r0, r2
 801156c:	4619      	mov	r1, r3
 801156e:	f04f 0200 	mov.w	r2, #0
 8011572:	f04f 0300 	mov.w	r3, #0
 8011576:	020b      	lsls	r3, r1, #8
 8011578:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801157c:	0202      	lsls	r2, r0, #8
 801157e:	6979      	ldr	r1, [r7, #20]
 8011580:	6849      	ldr	r1, [r1, #4]
 8011582:	0849      	lsrs	r1, r1, #1
 8011584:	2000      	movs	r0, #0
 8011586:	460c      	mov	r4, r1
 8011588:	4605      	mov	r5, r0
 801158a:	eb12 0804 	adds.w	r8, r2, r4
 801158e:	eb43 0905 	adc.w	r9, r3, r5
 8011592:	697b      	ldr	r3, [r7, #20]
 8011594:	685b      	ldr	r3, [r3, #4]
 8011596:	2200      	movs	r2, #0
 8011598:	469a      	mov	sl, r3
 801159a:	4693      	mov	fp, r2
 801159c:	4652      	mov	r2, sl
 801159e:	465b      	mov	r3, fp
 80115a0:	4640      	mov	r0, r8
 80115a2:	4649      	mov	r1, r9
 80115a4:	f7ee ff1c 	bl	80003e0 <__aeabi_uldivmod>
 80115a8:	4602      	mov	r2, r0
 80115aa:	460b      	mov	r3, r1
 80115ac:	4613      	mov	r3, r2
 80115ae:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80115b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115b2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80115b6:	d308      	bcc.n	80115ca <UART_SetConfig+0x9a2>
 80115b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80115ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80115be:	d204      	bcs.n	80115ca <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 80115c0:	697b      	ldr	r3, [r7, #20]
 80115c2:	681b      	ldr	r3, [r3, #0]
 80115c4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80115c6:	60da      	str	r2, [r3, #12]
 80115c8:	e17f      	b.n	80118ca <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80115ca:	2301      	movs	r3, #1
 80115cc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80115d0:	e17b      	b.n	80118ca <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80115d2:	697b      	ldr	r3, [r7, #20]
 80115d4:	69db      	ldr	r3, [r3, #28]
 80115d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80115da:	f040 80bd 	bne.w	8011758 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80115de:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80115e2:	2b20      	cmp	r3, #32
 80115e4:	dc48      	bgt.n	8011678 <UART_SetConfig+0xa50>
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	db7b      	blt.n	80116e2 <UART_SetConfig+0xaba>
 80115ea:	2b20      	cmp	r3, #32
 80115ec:	d879      	bhi.n	80116e2 <UART_SetConfig+0xaba>
 80115ee:	a201      	add	r2, pc, #4	; (adr r2, 80115f4 <UART_SetConfig+0x9cc>)
 80115f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80115f4:	0801167f 	.word	0x0801167f
 80115f8:	08011687 	.word	0x08011687
 80115fc:	080116e3 	.word	0x080116e3
 8011600:	080116e3 	.word	0x080116e3
 8011604:	0801168f 	.word	0x0801168f
 8011608:	080116e3 	.word	0x080116e3
 801160c:	080116e3 	.word	0x080116e3
 8011610:	080116e3 	.word	0x080116e3
 8011614:	0801169f 	.word	0x0801169f
 8011618:	080116e3 	.word	0x080116e3
 801161c:	080116e3 	.word	0x080116e3
 8011620:	080116e3 	.word	0x080116e3
 8011624:	080116e3 	.word	0x080116e3
 8011628:	080116e3 	.word	0x080116e3
 801162c:	080116e3 	.word	0x080116e3
 8011630:	080116e3 	.word	0x080116e3
 8011634:	080116af 	.word	0x080116af
 8011638:	080116e3 	.word	0x080116e3
 801163c:	080116e3 	.word	0x080116e3
 8011640:	080116e3 	.word	0x080116e3
 8011644:	080116e3 	.word	0x080116e3
 8011648:	080116e3 	.word	0x080116e3
 801164c:	080116e3 	.word	0x080116e3
 8011650:	080116e3 	.word	0x080116e3
 8011654:	080116e3 	.word	0x080116e3
 8011658:	080116e3 	.word	0x080116e3
 801165c:	080116e3 	.word	0x080116e3
 8011660:	080116e3 	.word	0x080116e3
 8011664:	080116e3 	.word	0x080116e3
 8011668:	080116e3 	.word	0x080116e3
 801166c:	080116e3 	.word	0x080116e3
 8011670:	080116e3 	.word	0x080116e3
 8011674:	080116d5 	.word	0x080116d5
 8011678:	2b40      	cmp	r3, #64	; 0x40
 801167a:	d02e      	beq.n	80116da <UART_SetConfig+0xab2>
 801167c:	e031      	b.n	80116e2 <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801167e:	f7f9 f8cd 	bl	800a81c <HAL_RCC_GetPCLK1Freq>
 8011682:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011684:	e033      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011686:	f7f9 f8df 	bl	800a848 <HAL_RCC_GetPCLK2Freq>
 801168a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801168c:	e02f      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801168e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011692:	4618      	mov	r0, r3
 8011694:	f7fa ff76 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801169a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801169c:	e027      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801169e:	f107 0318 	add.w	r3, r7, #24
 80116a2:	4618      	mov	r0, r3
 80116a4:	f7fb f8c2 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80116a8:	69fb      	ldr	r3, [r7, #28]
 80116aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80116ac:	e01f      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80116ae:	4b69      	ldr	r3, [pc, #420]	; (8011854 <UART_SetConfig+0xc2c>)
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	f003 0320 	and.w	r3, r3, #32
 80116b6:	2b00      	cmp	r3, #0
 80116b8:	d009      	beq.n	80116ce <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80116ba:	4b66      	ldr	r3, [pc, #408]	; (8011854 <UART_SetConfig+0xc2c>)
 80116bc:	681b      	ldr	r3, [r3, #0]
 80116be:	08db      	lsrs	r3, r3, #3
 80116c0:	f003 0303 	and.w	r3, r3, #3
 80116c4:	4a64      	ldr	r2, [pc, #400]	; (8011858 <UART_SetConfig+0xc30>)
 80116c6:	fa22 f303 	lsr.w	r3, r2, r3
 80116ca:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80116cc:	e00f      	b.n	80116ee <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80116ce:	4b62      	ldr	r3, [pc, #392]	; (8011858 <UART_SetConfig+0xc30>)
 80116d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80116d2:	e00c      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80116d4:	4b61      	ldr	r3, [pc, #388]	; (801185c <UART_SetConfig+0xc34>)
 80116d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80116d8:	e009      	b.n	80116ee <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80116da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80116de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80116e0:	e005      	b.n	80116ee <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80116e2:	2300      	movs	r3, #0
 80116e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80116e6:	2301      	movs	r3, #1
 80116e8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80116ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80116ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80116f0:	2b00      	cmp	r3, #0
 80116f2:	f000 80ea 	beq.w	80118ca <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80116fa:	4a55      	ldr	r2, [pc, #340]	; (8011850 <UART_SetConfig+0xc28>)
 80116fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011700:	461a      	mov	r2, r3
 8011702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011704:	fbb3 f3f2 	udiv	r3, r3, r2
 8011708:	005a      	lsls	r2, r3, #1
 801170a:	697b      	ldr	r3, [r7, #20]
 801170c:	685b      	ldr	r3, [r3, #4]
 801170e:	085b      	lsrs	r3, r3, #1
 8011710:	441a      	add	r2, r3
 8011712:	697b      	ldr	r3, [r7, #20]
 8011714:	685b      	ldr	r3, [r3, #4]
 8011716:	fbb2 f3f3 	udiv	r3, r2, r3
 801171a:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801171c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801171e:	2b0f      	cmp	r3, #15
 8011720:	d916      	bls.n	8011750 <UART_SetConfig+0xb28>
 8011722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011728:	d212      	bcs.n	8011750 <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 801172a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801172c:	b29b      	uxth	r3, r3
 801172e:	f023 030f 	bic.w	r3, r3, #15
 8011732:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011736:	085b      	lsrs	r3, r3, #1
 8011738:	b29b      	uxth	r3, r3
 801173a:	f003 0307 	and.w	r3, r3, #7
 801173e:	b29a      	uxth	r2, r3
 8011740:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8011742:	4313      	orrs	r3, r2
 8011744:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8011746:	697b      	ldr	r3, [r7, #20]
 8011748:	681b      	ldr	r3, [r3, #0]
 801174a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 801174c:	60da      	str	r2, [r3, #12]
 801174e:	e0bc      	b.n	80118ca <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 8011750:	2301      	movs	r3, #1
 8011752:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011756:	e0b8      	b.n	80118ca <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011758:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 801175c:	2b20      	cmp	r3, #32
 801175e:	dc4b      	bgt.n	80117f8 <UART_SetConfig+0xbd0>
 8011760:	2b00      	cmp	r3, #0
 8011762:	f2c0 8087 	blt.w	8011874 <UART_SetConfig+0xc4c>
 8011766:	2b20      	cmp	r3, #32
 8011768:	f200 8084 	bhi.w	8011874 <UART_SetConfig+0xc4c>
 801176c:	a201      	add	r2, pc, #4	; (adr r2, 8011774 <UART_SetConfig+0xb4c>)
 801176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011772:	bf00      	nop
 8011774:	080117ff 	.word	0x080117ff
 8011778:	08011807 	.word	0x08011807
 801177c:	08011875 	.word	0x08011875
 8011780:	08011875 	.word	0x08011875
 8011784:	0801180f 	.word	0x0801180f
 8011788:	08011875 	.word	0x08011875
 801178c:	08011875 	.word	0x08011875
 8011790:	08011875 	.word	0x08011875
 8011794:	0801181f 	.word	0x0801181f
 8011798:	08011875 	.word	0x08011875
 801179c:	08011875 	.word	0x08011875
 80117a0:	08011875 	.word	0x08011875
 80117a4:	08011875 	.word	0x08011875
 80117a8:	08011875 	.word	0x08011875
 80117ac:	08011875 	.word	0x08011875
 80117b0:	08011875 	.word	0x08011875
 80117b4:	0801182f 	.word	0x0801182f
 80117b8:	08011875 	.word	0x08011875
 80117bc:	08011875 	.word	0x08011875
 80117c0:	08011875 	.word	0x08011875
 80117c4:	08011875 	.word	0x08011875
 80117c8:	08011875 	.word	0x08011875
 80117cc:	08011875 	.word	0x08011875
 80117d0:	08011875 	.word	0x08011875
 80117d4:	08011875 	.word	0x08011875
 80117d8:	08011875 	.word	0x08011875
 80117dc:	08011875 	.word	0x08011875
 80117e0:	08011875 	.word	0x08011875
 80117e4:	08011875 	.word	0x08011875
 80117e8:	08011875 	.word	0x08011875
 80117ec:	08011875 	.word	0x08011875
 80117f0:	08011875 	.word	0x08011875
 80117f4:	08011867 	.word	0x08011867
 80117f8:	2b40      	cmp	r3, #64	; 0x40
 80117fa:	d037      	beq.n	801186c <UART_SetConfig+0xc44>
 80117fc:	e03a      	b.n	8011874 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80117fe:	f7f9 f80d 	bl	800a81c <HAL_RCC_GetPCLK1Freq>
 8011802:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011804:	e03c      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011806:	f7f9 f81f 	bl	800a848 <HAL_RCC_GetPCLK2Freq>
 801180a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 801180c:	e038      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801180e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011812:	4618      	mov	r0, r3
 8011814:	f7fa feb6 	bl	800c584 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011818:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801181a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801181c:	e030      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801181e:	f107 0318 	add.w	r3, r7, #24
 8011822:	4618      	mov	r0, r3
 8011824:	f7fb f802 	bl	800c82c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011828:	69fb      	ldr	r3, [r7, #28]
 801182a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801182c:	e028      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801182e:	4b09      	ldr	r3, [pc, #36]	; (8011854 <UART_SetConfig+0xc2c>)
 8011830:	681b      	ldr	r3, [r3, #0]
 8011832:	f003 0320 	and.w	r3, r3, #32
 8011836:	2b00      	cmp	r3, #0
 8011838:	d012      	beq.n	8011860 <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801183a:	4b06      	ldr	r3, [pc, #24]	; (8011854 <UART_SetConfig+0xc2c>)
 801183c:	681b      	ldr	r3, [r3, #0]
 801183e:	08db      	lsrs	r3, r3, #3
 8011840:	f003 0303 	and.w	r3, r3, #3
 8011844:	4a04      	ldr	r2, [pc, #16]	; (8011858 <UART_SetConfig+0xc30>)
 8011846:	fa22 f303 	lsr.w	r3, r2, r3
 801184a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 801184c:	e018      	b.n	8011880 <UART_SetConfig+0xc58>
 801184e:	bf00      	nop
 8011850:	080185c8 	.word	0x080185c8
 8011854:	58024400 	.word	0x58024400
 8011858:	03d09000 	.word	0x03d09000
 801185c:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 8011860:	4b24      	ldr	r3, [pc, #144]	; (80118f4 <UART_SetConfig+0xccc>)
 8011862:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011864:	e00c      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011866:	4b24      	ldr	r3, [pc, #144]	; (80118f8 <UART_SetConfig+0xcd0>)
 8011868:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801186a:	e009      	b.n	8011880 <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801186c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8011870:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011872:	e005      	b.n	8011880 <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8011874:	2300      	movs	r3, #0
 8011876:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011878:	2301      	movs	r3, #1
 801187a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801187e:	bf00      	nop
    }

    if (pclk != 0U)
 8011880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011882:	2b00      	cmp	r3, #0
 8011884:	d021      	beq.n	80118ca <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011886:	697b      	ldr	r3, [r7, #20]
 8011888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801188a:	4a1c      	ldr	r2, [pc, #112]	; (80118fc <UART_SetConfig+0xcd4>)
 801188c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8011890:	461a      	mov	r2, r3
 8011892:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011894:	fbb3 f2f2 	udiv	r2, r3, r2
 8011898:	697b      	ldr	r3, [r7, #20]
 801189a:	685b      	ldr	r3, [r3, #4]
 801189c:	085b      	lsrs	r3, r3, #1
 801189e:	441a      	add	r2, r3
 80118a0:	697b      	ldr	r3, [r7, #20]
 80118a2:	685b      	ldr	r3, [r3, #4]
 80118a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80118a8:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80118aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118ac:	2b0f      	cmp	r3, #15
 80118ae:	d909      	bls.n	80118c4 <UART_SetConfig+0xc9c>
 80118b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80118b6:	d205      	bcs.n	80118c4 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80118b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80118ba:	b29a      	uxth	r2, r3
 80118bc:	697b      	ldr	r3, [r7, #20]
 80118be:	681b      	ldr	r3, [r3, #0]
 80118c0:	60da      	str	r2, [r3, #12]
 80118c2:	e002      	b.n	80118ca <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80118c4:	2301      	movs	r3, #1
 80118c6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80118ca:	697b      	ldr	r3, [r7, #20]
 80118cc:	2201      	movs	r2, #1
 80118ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80118d2:	697b      	ldr	r3, [r7, #20]
 80118d4:	2201      	movs	r2, #1
 80118d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80118da:	697b      	ldr	r3, [r7, #20]
 80118dc:	2200      	movs	r2, #0
 80118de:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80118e0:	697b      	ldr	r3, [r7, #20]
 80118e2:	2200      	movs	r2, #0
 80118e4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80118e6:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80118ea:	4618      	mov	r0, r3
 80118ec:	3748      	adds	r7, #72	; 0x48
 80118ee:	46bd      	mov	sp, r7
 80118f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80118f4:	03d09000 	.word	0x03d09000
 80118f8:	003d0900 	.word	0x003d0900
 80118fc:	080185c8 	.word	0x080185c8

08011900 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8011900:	b480      	push	{r7}
 8011902:	b083      	sub	sp, #12
 8011904:	af00      	add	r7, sp, #0
 8011906:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8011908:	687b      	ldr	r3, [r7, #4]
 801190a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801190c:	f003 0301 	and.w	r3, r3, #1
 8011910:	2b00      	cmp	r3, #0
 8011912:	d00a      	beq.n	801192a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	685b      	ldr	r3, [r3, #4]
 801191a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	430a      	orrs	r2, r1
 8011928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801192e:	f003 0302 	and.w	r3, r3, #2
 8011932:	2b00      	cmp	r3, #0
 8011934:	d00a      	beq.n	801194c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	681b      	ldr	r3, [r3, #0]
 801193a:	685b      	ldr	r3, [r3, #4]
 801193c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8011940:	687b      	ldr	r3, [r7, #4]
 8011942:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011944:	687b      	ldr	r3, [r7, #4]
 8011946:	681b      	ldr	r3, [r3, #0]
 8011948:	430a      	orrs	r2, r1
 801194a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011950:	f003 0304 	and.w	r3, r3, #4
 8011954:	2b00      	cmp	r3, #0
 8011956:	d00a      	beq.n	801196e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	681b      	ldr	r3, [r3, #0]
 801195c:	685b      	ldr	r3, [r3, #4]
 801195e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8011962:	687b      	ldr	r3, [r7, #4]
 8011964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011966:	687b      	ldr	r3, [r7, #4]
 8011968:	681b      	ldr	r3, [r3, #0]
 801196a:	430a      	orrs	r2, r1
 801196c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801196e:	687b      	ldr	r3, [r7, #4]
 8011970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011972:	f003 0308 	and.w	r3, r3, #8
 8011976:	2b00      	cmp	r3, #0
 8011978:	d00a      	beq.n	8011990 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	685b      	ldr	r3, [r3, #4]
 8011980:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011984:	687b      	ldr	r3, [r7, #4]
 8011986:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011988:	687b      	ldr	r3, [r7, #4]
 801198a:	681b      	ldr	r3, [r3, #0]
 801198c:	430a      	orrs	r2, r1
 801198e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8011990:	687b      	ldr	r3, [r7, #4]
 8011992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011994:	f003 0310 	and.w	r3, r3, #16
 8011998:	2b00      	cmp	r3, #0
 801199a:	d00a      	beq.n	80119b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 801199c:	687b      	ldr	r3, [r7, #4]
 801199e:	681b      	ldr	r3, [r3, #0]
 80119a0:	689b      	ldr	r3, [r3, #8]
 80119a2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80119a6:	687b      	ldr	r3, [r7, #4]
 80119a8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	681b      	ldr	r3, [r3, #0]
 80119ae:	430a      	orrs	r2, r1
 80119b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80119b2:	687b      	ldr	r3, [r7, #4]
 80119b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80119b6:	f003 0320 	and.w	r3, r3, #32
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	d00a      	beq.n	80119d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80119be:	687b      	ldr	r3, [r7, #4]
 80119c0:	681b      	ldr	r3, [r3, #0]
 80119c2:	689b      	ldr	r3, [r3, #8]
 80119c4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	681b      	ldr	r3, [r3, #0]
 80119d0:	430a      	orrs	r2, r1
 80119d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80119d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80119dc:	2b00      	cmp	r3, #0
 80119de:	d01a      	beq.n	8011a16 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	685b      	ldr	r3, [r3, #4]
 80119e6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80119ea:	687b      	ldr	r3, [r7, #4]
 80119ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	430a      	orrs	r2, r1
 80119f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80119fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80119fe:	d10a      	bne.n	8011a16 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	681b      	ldr	r3, [r3, #0]
 8011a04:	685b      	ldr	r3, [r3, #4]
 8011a06:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8011a0a:	687b      	ldr	r3, [r7, #4]
 8011a0c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	681b      	ldr	r3, [r3, #0]
 8011a12:	430a      	orrs	r2, r1
 8011a14:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011a1e:	2b00      	cmp	r3, #0
 8011a20:	d00a      	beq.n	8011a38 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8011a22:	687b      	ldr	r3, [r7, #4]
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	685b      	ldr	r3, [r3, #4]
 8011a28:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	681b      	ldr	r3, [r3, #0]
 8011a34:	430a      	orrs	r2, r1
 8011a36:	605a      	str	r2, [r3, #4]
  }
}
 8011a38:	bf00      	nop
 8011a3a:	370c      	adds	r7, #12
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a42:	4770      	bx	lr

08011a44 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011a44:	b580      	push	{r7, lr}
 8011a46:	b098      	sub	sp, #96	; 0x60
 8011a48:	af02      	add	r7, sp, #8
 8011a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	2200      	movs	r2, #0
 8011a50:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011a54:	f7f2 f822 	bl	8003a9c <HAL_GetTick>
 8011a58:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011a5a:	687b      	ldr	r3, [r7, #4]
 8011a5c:	681b      	ldr	r3, [r3, #0]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	f003 0308 	and.w	r3, r3, #8
 8011a64:	2b08      	cmp	r3, #8
 8011a66:	d12f      	bne.n	8011ac8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011a68:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011a6c:	9300      	str	r3, [sp, #0]
 8011a6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011a70:	2200      	movs	r2, #0
 8011a72:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011a76:	6878      	ldr	r0, [r7, #4]
 8011a78:	f000 f88e 	bl	8011b98 <UART_WaitOnFlagUntilTimeout>
 8011a7c:	4603      	mov	r3, r0
 8011a7e:	2b00      	cmp	r3, #0
 8011a80:	d022      	beq.n	8011ac8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a8a:	e853 3f00 	ldrex	r3, [r3]
 8011a8e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8011a90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011a92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011a96:	653b      	str	r3, [r7, #80]	; 0x50
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	681b      	ldr	r3, [r3, #0]
 8011a9c:	461a      	mov	r2, r3
 8011a9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011aa0:	647b      	str	r3, [r7, #68]	; 0x44
 8011aa2:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011aa4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011aa6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011aa8:	e841 2300 	strex	r3, r2, [r1]
 8011aac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8011aae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011ab0:	2b00      	cmp	r3, #0
 8011ab2:	d1e6      	bne.n	8011a82 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011ab4:	687b      	ldr	r3, [r7, #4]
 8011ab6:	2220      	movs	r2, #32
 8011ab8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011abc:	687b      	ldr	r3, [r7, #4]
 8011abe:	2200      	movs	r2, #0
 8011ac0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011ac4:	2303      	movs	r3, #3
 8011ac6:	e063      	b.n	8011b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8011ac8:	687b      	ldr	r3, [r7, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	681b      	ldr	r3, [r3, #0]
 8011ace:	f003 0304 	and.w	r3, r3, #4
 8011ad2:	2b04      	cmp	r3, #4
 8011ad4:	d149      	bne.n	8011b6a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011ad6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011ada:	9300      	str	r3, [sp, #0]
 8011adc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8011ade:	2200      	movs	r2, #0
 8011ae0:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8011ae4:	6878      	ldr	r0, [r7, #4]
 8011ae6:	f000 f857 	bl	8011b98 <UART_WaitOnFlagUntilTimeout>
 8011aea:	4603      	mov	r3, r0
 8011aec:	2b00      	cmp	r3, #0
 8011aee:	d03c      	beq.n	8011b6a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011af0:	687b      	ldr	r3, [r7, #4]
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011af8:	e853 3f00 	ldrex	r3, [r3]
 8011afc:	623b      	str	r3, [r7, #32]
   return(result);
 8011afe:	6a3b      	ldr	r3, [r7, #32]
 8011b00:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011b04:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	681b      	ldr	r3, [r3, #0]
 8011b0a:	461a      	mov	r2, r3
 8011b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011b0e:	633b      	str	r3, [r7, #48]	; 0x30
 8011b10:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011b14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011b16:	e841 2300 	strex	r3, r2, [r1]
 8011b1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8011b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d1e6      	bne.n	8011af0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	3308      	adds	r3, #8
 8011b28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011b2a:	693b      	ldr	r3, [r7, #16]
 8011b2c:	e853 3f00 	ldrex	r3, [r3]
 8011b30:	60fb      	str	r3, [r7, #12]
   return(result);
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	f023 0301 	bic.w	r3, r3, #1
 8011b38:	64bb      	str	r3, [r7, #72]	; 0x48
 8011b3a:	687b      	ldr	r3, [r7, #4]
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	3308      	adds	r3, #8
 8011b40:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011b42:	61fa      	str	r2, [r7, #28]
 8011b44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011b46:	69b9      	ldr	r1, [r7, #24]
 8011b48:	69fa      	ldr	r2, [r7, #28]
 8011b4a:	e841 2300 	strex	r3, r2, [r1]
 8011b4e:	617b      	str	r3, [r7, #20]
   return(result);
 8011b50:	697b      	ldr	r3, [r7, #20]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d1e5      	bne.n	8011b22 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	2220      	movs	r2, #32
 8011b5a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	2200      	movs	r2, #0
 8011b62:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011b66:	2303      	movs	r3, #3
 8011b68:	e012      	b.n	8011b90 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	2220      	movs	r2, #32
 8011b6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	2220      	movs	r2, #32
 8011b76:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011b7a:	687b      	ldr	r3, [r7, #4]
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	2200      	movs	r2, #0
 8011b84:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8011b86:	687b      	ldr	r3, [r7, #4]
 8011b88:	2200      	movs	r2, #0
 8011b8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011b8e:	2300      	movs	r3, #0
}
 8011b90:	4618      	mov	r0, r3
 8011b92:	3758      	adds	r7, #88	; 0x58
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}

08011b98 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011b98:	b580      	push	{r7, lr}
 8011b9a:	b084      	sub	sp, #16
 8011b9c:	af00      	add	r7, sp, #0
 8011b9e:	60f8      	str	r0, [r7, #12]
 8011ba0:	60b9      	str	r1, [r7, #8]
 8011ba2:	603b      	str	r3, [r7, #0]
 8011ba4:	4613      	mov	r3, r2
 8011ba6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011ba8:	e049      	b.n	8011c3e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011baa:	69bb      	ldr	r3, [r7, #24]
 8011bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011bb0:	d045      	beq.n	8011c3e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011bb2:	f7f1 ff73 	bl	8003a9c <HAL_GetTick>
 8011bb6:	4602      	mov	r2, r0
 8011bb8:	683b      	ldr	r3, [r7, #0]
 8011bba:	1ad3      	subs	r3, r2, r3
 8011bbc:	69ba      	ldr	r2, [r7, #24]
 8011bbe:	429a      	cmp	r2, r3
 8011bc0:	d302      	bcc.n	8011bc8 <UART_WaitOnFlagUntilTimeout+0x30>
 8011bc2:	69bb      	ldr	r3, [r7, #24]
 8011bc4:	2b00      	cmp	r3, #0
 8011bc6:	d101      	bne.n	8011bcc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8011bc8:	2303      	movs	r3, #3
 8011bca:	e048      	b.n	8011c5e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	681b      	ldr	r3, [r3, #0]
 8011bd2:	f003 0304 	and.w	r3, r3, #4
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d031      	beq.n	8011c3e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8011bda:	68fb      	ldr	r3, [r7, #12]
 8011bdc:	681b      	ldr	r3, [r3, #0]
 8011bde:	69db      	ldr	r3, [r3, #28]
 8011be0:	f003 0308 	and.w	r3, r3, #8
 8011be4:	2b08      	cmp	r3, #8
 8011be6:	d110      	bne.n	8011c0a <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	2208      	movs	r2, #8
 8011bee:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8011bf0:	68f8      	ldr	r0, [r7, #12]
 8011bf2:	f000 f839 	bl	8011c68 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8011bf6:	68fb      	ldr	r3, [r7, #12]
 8011bf8:	2208      	movs	r2, #8
 8011bfa:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8011bfe:	68fb      	ldr	r3, [r7, #12]
 8011c00:	2200      	movs	r2, #0
 8011c02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 8011c06:	2301      	movs	r3, #1
 8011c08:	e029      	b.n	8011c5e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8011c0a:	68fb      	ldr	r3, [r7, #12]
 8011c0c:	681b      	ldr	r3, [r3, #0]
 8011c0e:	69db      	ldr	r3, [r3, #28]
 8011c10:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8011c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8011c18:	d111      	bne.n	8011c3e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011c1a:	68fb      	ldr	r3, [r7, #12]
 8011c1c:	681b      	ldr	r3, [r3, #0]
 8011c1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8011c22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011c24:	68f8      	ldr	r0, [r7, #12]
 8011c26:	f000 f81f 	bl	8011c68 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011c2a:	68fb      	ldr	r3, [r7, #12]
 8011c2c:	2220      	movs	r2, #32
 8011c2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8011c32:	68fb      	ldr	r3, [r7, #12]
 8011c34:	2200      	movs	r2, #0
 8011c36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011c3a:	2303      	movs	r3, #3
 8011c3c:	e00f      	b.n	8011c5e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011c3e:	68fb      	ldr	r3, [r7, #12]
 8011c40:	681b      	ldr	r3, [r3, #0]
 8011c42:	69da      	ldr	r2, [r3, #28]
 8011c44:	68bb      	ldr	r3, [r7, #8]
 8011c46:	4013      	ands	r3, r2
 8011c48:	68ba      	ldr	r2, [r7, #8]
 8011c4a:	429a      	cmp	r2, r3
 8011c4c:	bf0c      	ite	eq
 8011c4e:	2301      	moveq	r3, #1
 8011c50:	2300      	movne	r3, #0
 8011c52:	b2db      	uxtb	r3, r3
 8011c54:	461a      	mov	r2, r3
 8011c56:	79fb      	ldrb	r3, [r7, #7]
 8011c58:	429a      	cmp	r2, r3
 8011c5a:	d0a6      	beq.n	8011baa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011c5c:	2300      	movs	r3, #0
}
 8011c5e:	4618      	mov	r0, r3
 8011c60:	3710      	adds	r7, #16
 8011c62:	46bd      	mov	sp, r7
 8011c64:	bd80      	pop	{r7, pc}
	...

08011c68 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011c68:	b480      	push	{r7}
 8011c6a:	b095      	sub	sp, #84	; 0x54
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8011c70:	687b      	ldr	r3, [r7, #4]
 8011c72:	681b      	ldr	r3, [r3, #0]
 8011c74:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011c78:	e853 3f00 	ldrex	r3, [r3]
 8011c7c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8011c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011c84:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011c86:	687b      	ldr	r3, [r7, #4]
 8011c88:	681b      	ldr	r3, [r3, #0]
 8011c8a:	461a      	mov	r2, r3
 8011c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011c8e:	643b      	str	r3, [r7, #64]	; 0x40
 8011c90:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c92:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011c94:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011c96:	e841 2300 	strex	r3, r2, [r1]
 8011c9a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011c9e:	2b00      	cmp	r3, #0
 8011ca0:	d1e6      	bne.n	8011c70 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	681b      	ldr	r3, [r3, #0]
 8011ca6:	3308      	adds	r3, #8
 8011ca8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011caa:	6a3b      	ldr	r3, [r7, #32]
 8011cac:	e853 3f00 	ldrex	r3, [r3]
 8011cb0:	61fb      	str	r3, [r7, #28]
   return(result);
 8011cb2:	69fa      	ldr	r2, [r7, #28]
 8011cb4:	4b1e      	ldr	r3, [pc, #120]	; (8011d30 <UART_EndRxTransfer+0xc8>)
 8011cb6:	4013      	ands	r3, r2
 8011cb8:	64bb      	str	r3, [r7, #72]	; 0x48
 8011cba:	687b      	ldr	r3, [r7, #4]
 8011cbc:	681b      	ldr	r3, [r3, #0]
 8011cbe:	3308      	adds	r3, #8
 8011cc0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8011cc2:	62fa      	str	r2, [r7, #44]	; 0x2c
 8011cc4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011cc6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011cc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011cca:	e841 2300 	strex	r3, r2, [r1]
 8011cce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8011cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011cd2:	2b00      	cmp	r3, #0
 8011cd4:	d1e5      	bne.n	8011ca2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8011cda:	2b01      	cmp	r3, #1
 8011cdc:	d118      	bne.n	8011d10 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	681b      	ldr	r3, [r3, #0]
 8011ce2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	e853 3f00 	ldrex	r3, [r3]
 8011cea:	60bb      	str	r3, [r7, #8]
   return(result);
 8011cec:	68bb      	ldr	r3, [r7, #8]
 8011cee:	f023 0310 	bic.w	r3, r3, #16
 8011cf2:	647b      	str	r3, [r7, #68]	; 0x44
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	681b      	ldr	r3, [r3, #0]
 8011cf8:	461a      	mov	r2, r3
 8011cfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011cfc:	61bb      	str	r3, [r7, #24]
 8011cfe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011d00:	6979      	ldr	r1, [r7, #20]
 8011d02:	69ba      	ldr	r2, [r7, #24]
 8011d04:	e841 2300 	strex	r3, r2, [r1]
 8011d08:	613b      	str	r3, [r7, #16]
   return(result);
 8011d0a:	693b      	ldr	r3, [r7, #16]
 8011d0c:	2b00      	cmp	r3, #0
 8011d0e:	d1e6      	bne.n	8011cde <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8011d10:	687b      	ldr	r3, [r7, #4]
 8011d12:	2220      	movs	r2, #32
 8011d14:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2200      	movs	r2, #0
 8011d1c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8011d1e:	687b      	ldr	r3, [r7, #4]
 8011d20:	2200      	movs	r2, #0
 8011d22:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011d24:	bf00      	nop
 8011d26:	3754      	adds	r7, #84	; 0x54
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2e:	4770      	bx	lr
 8011d30:	effffffe 	.word	0xeffffffe

08011d34 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8011d34:	b480      	push	{r7}
 8011d36:	b085      	sub	sp, #20
 8011d38:	af00      	add	r7, sp, #0
 8011d3a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011d42:	2b01      	cmp	r3, #1
 8011d44:	d101      	bne.n	8011d4a <HAL_UARTEx_DisableFifoMode+0x16>
 8011d46:	2302      	movs	r3, #2
 8011d48:	e027      	b.n	8011d9a <HAL_UARTEx_DisableFifoMode+0x66>
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	2201      	movs	r2, #1
 8011d4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	2224      	movs	r2, #36	; 0x24
 8011d56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	681b      	ldr	r3, [r3, #0]
 8011d60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	681a      	ldr	r2, [r3, #0]
 8011d68:	687b      	ldr	r3, [r7, #4]
 8011d6a:	681b      	ldr	r3, [r3, #0]
 8011d6c:	f022 0201 	bic.w	r2, r2, #1
 8011d70:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011d78:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	2200      	movs	r2, #0
 8011d7e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	681b      	ldr	r3, [r3, #0]
 8011d84:	68fa      	ldr	r2, [r7, #12]
 8011d86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	2220      	movs	r2, #32
 8011d8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011d90:	687b      	ldr	r3, [r7, #4]
 8011d92:	2200      	movs	r2, #0
 8011d94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011d98:	2300      	movs	r3, #0
}
 8011d9a:	4618      	mov	r0, r3
 8011d9c:	3714      	adds	r7, #20
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011da4:	4770      	bx	lr

08011da6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011da6:	b580      	push	{r7, lr}
 8011da8:	b084      	sub	sp, #16
 8011daa:	af00      	add	r7, sp, #0
 8011dac:	6078      	str	r0, [r7, #4]
 8011dae:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011db6:	2b01      	cmp	r3, #1
 8011db8:	d101      	bne.n	8011dbe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011dba:	2302      	movs	r3, #2
 8011dbc:	e02d      	b.n	8011e1a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011dbe:	687b      	ldr	r3, [r7, #4]
 8011dc0:	2201      	movs	r2, #1
 8011dc2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2224      	movs	r2, #36	; 0x24
 8011dca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	681b      	ldr	r3, [r3, #0]
 8011dd2:	681b      	ldr	r3, [r3, #0]
 8011dd4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	681a      	ldr	r2, [r3, #0]
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	681b      	ldr	r3, [r3, #0]
 8011de0:	f022 0201 	bic.w	r2, r2, #1
 8011de4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	681b      	ldr	r3, [r3, #0]
 8011dea:	689b      	ldr	r3, [r3, #8]
 8011dec:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	683a      	ldr	r2, [r7, #0]
 8011df6:	430a      	orrs	r2, r1
 8011df8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011dfa:	6878      	ldr	r0, [r7, #4]
 8011dfc:	f000 f850 	bl	8011ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	681b      	ldr	r3, [r3, #0]
 8011e04:	68fa      	ldr	r2, [r7, #12]
 8011e06:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	2220      	movs	r2, #32
 8011e0c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	2200      	movs	r2, #0
 8011e14:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011e18:	2300      	movs	r3, #0
}
 8011e1a:	4618      	mov	r0, r3
 8011e1c:	3710      	adds	r7, #16
 8011e1e:	46bd      	mov	sp, r7
 8011e20:	bd80      	pop	{r7, pc}

08011e22 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011e22:	b580      	push	{r7, lr}
 8011e24:	b084      	sub	sp, #16
 8011e26:	af00      	add	r7, sp, #0
 8011e28:	6078      	str	r0, [r7, #4]
 8011e2a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011e32:	2b01      	cmp	r3, #1
 8011e34:	d101      	bne.n	8011e3a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8011e36:	2302      	movs	r3, #2
 8011e38:	e02d      	b.n	8011e96 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	2201      	movs	r2, #1
 8011e3e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	2224      	movs	r2, #36	; 0x24
 8011e46:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	681b      	ldr	r3, [r3, #0]
 8011e50:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011e52:	687b      	ldr	r3, [r7, #4]
 8011e54:	681b      	ldr	r3, [r3, #0]
 8011e56:	681a      	ldr	r2, [r3, #0]
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	f022 0201 	bic.w	r2, r2, #1
 8011e60:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8011e62:	687b      	ldr	r3, [r7, #4]
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	689b      	ldr	r3, [r3, #8]
 8011e68:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	681b      	ldr	r3, [r3, #0]
 8011e70:	683a      	ldr	r2, [r7, #0]
 8011e72:	430a      	orrs	r2, r1
 8011e74:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 f812 	bl	8011ea0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011e7c:	687b      	ldr	r3, [r7, #4]
 8011e7e:	681b      	ldr	r3, [r3, #0]
 8011e80:	68fa      	ldr	r2, [r7, #12]
 8011e82:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	2220      	movs	r2, #32
 8011e88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011e8c:	687b      	ldr	r3, [r7, #4]
 8011e8e:	2200      	movs	r2, #0
 8011e90:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011e94:	2300      	movs	r3, #0
}
 8011e96:	4618      	mov	r0, r3
 8011e98:	3710      	adds	r7, #16
 8011e9a:	46bd      	mov	sp, r7
 8011e9c:	bd80      	pop	{r7, pc}
	...

08011ea0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011ea0:	b480      	push	{r7}
 8011ea2:	b085      	sub	sp, #20
 8011ea4:	af00      	add	r7, sp, #0
 8011ea6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	d108      	bne.n	8011ec2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	2201      	movs	r2, #1
 8011eb4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	2201      	movs	r2, #1
 8011ebc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011ec0:	e031      	b.n	8011f26 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011ec2:	2310      	movs	r3, #16
 8011ec4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011ec6:	2310      	movs	r3, #16
 8011ec8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	689b      	ldr	r3, [r3, #8]
 8011ed0:	0e5b      	lsrs	r3, r3, #25
 8011ed2:	b2db      	uxtb	r3, r3
 8011ed4:	f003 0307 	and.w	r3, r3, #7
 8011ed8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011eda:	687b      	ldr	r3, [r7, #4]
 8011edc:	681b      	ldr	r3, [r3, #0]
 8011ede:	689b      	ldr	r3, [r3, #8]
 8011ee0:	0f5b      	lsrs	r3, r3, #29
 8011ee2:	b2db      	uxtb	r3, r3
 8011ee4:	f003 0307 	and.w	r3, r3, #7
 8011ee8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011eea:	7bbb      	ldrb	r3, [r7, #14]
 8011eec:	7b3a      	ldrb	r2, [r7, #12]
 8011eee:	4911      	ldr	r1, [pc, #68]	; (8011f34 <UARTEx_SetNbDataToProcess+0x94>)
 8011ef0:	5c8a      	ldrb	r2, [r1, r2]
 8011ef2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011ef6:	7b3a      	ldrb	r2, [r7, #12]
 8011ef8:	490f      	ldr	r1, [pc, #60]	; (8011f38 <UARTEx_SetNbDataToProcess+0x98>)
 8011efa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011efc:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f00:	b29a      	uxth	r2, r3
 8011f02:	687b      	ldr	r3, [r7, #4]
 8011f04:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011f08:	7bfb      	ldrb	r3, [r7, #15]
 8011f0a:	7b7a      	ldrb	r2, [r7, #13]
 8011f0c:	4909      	ldr	r1, [pc, #36]	; (8011f34 <UARTEx_SetNbDataToProcess+0x94>)
 8011f0e:	5c8a      	ldrb	r2, [r1, r2]
 8011f10:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011f14:	7b7a      	ldrb	r2, [r7, #13]
 8011f16:	4908      	ldr	r1, [pc, #32]	; (8011f38 <UARTEx_SetNbDataToProcess+0x98>)
 8011f18:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011f1a:	fb93 f3f2 	sdiv	r3, r3, r2
 8011f1e:	b29a      	uxth	r2, r3
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011f26:	bf00      	nop
 8011f28:	3714      	adds	r7, #20
 8011f2a:	46bd      	mov	sp, r7
 8011f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f30:	4770      	bx	lr
 8011f32:	bf00      	nop
 8011f34:	080185e0 	.word	0x080185e0
 8011f38:	080185e8 	.word	0x080185e8

08011f3c <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8011f3c:	b084      	sub	sp, #16
 8011f3e:	b480      	push	{r7}
 8011f40:	b085      	sub	sp, #20
 8011f42:	af00      	add	r7, sp, #0
 8011f44:	6078      	str	r0, [r7, #4]
 8011f46:	f107 001c 	add.w	r0, r7, #28
 8011f4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8011f4e:	2300      	movs	r3, #0
 8011f50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8011f52:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8011f54:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8011f56:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8011f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8011f5a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8011f5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8011f5e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8011f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8011f62:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8011f64:	68fa      	ldr	r2, [r7, #12]
 8011f66:	4313      	orrs	r3, r2
 8011f68:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	685a      	ldr	r2, [r3, #4]
 8011f6e:	4b07      	ldr	r3, [pc, #28]	; (8011f8c <SDMMC_Init+0x50>)
 8011f70:	4013      	ands	r3, r2
 8011f72:	68fa      	ldr	r2, [r7, #12]
 8011f74:	431a      	orrs	r2, r3
 8011f76:	687b      	ldr	r3, [r7, #4]
 8011f78:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8011f7a:	2300      	movs	r3, #0
}
 8011f7c:	4618      	mov	r0, r3
 8011f7e:	3714      	adds	r7, #20
 8011f80:	46bd      	mov	sp, r7
 8011f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f86:	b004      	add	sp, #16
 8011f88:	4770      	bx	lr
 8011f8a:	bf00      	nop
 8011f8c:	ffc02c00 	.word	0xffc02c00

08011f90 <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8011f90:	b480      	push	{r7}
 8011f92:	b083      	sub	sp, #12
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8011f9e:	4618      	mov	r0, r3
 8011fa0:	370c      	adds	r7, #12
 8011fa2:	46bd      	mov	sp, r7
 8011fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fa8:	4770      	bx	lr

08011faa <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 8011faa:	b480      	push	{r7}
 8011fac:	b083      	sub	sp, #12
 8011fae:	af00      	add	r7, sp, #0
 8011fb0:	6078      	str	r0, [r7, #4]
 8011fb2:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8011fb4:	683b      	ldr	r3, [r7, #0]
 8011fb6:	681a      	ldr	r2, [r3, #0]
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8011fbe:	2300      	movs	r3, #0
}
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	370c      	adds	r7, #12
 8011fc4:	46bd      	mov	sp, r7
 8011fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fca:	4770      	bx	lr

08011fcc <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8011fcc:	b480      	push	{r7}
 8011fce:	b083      	sub	sp, #12
 8011fd0:	af00      	add	r7, sp, #0
 8011fd2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	681b      	ldr	r3, [r3, #0]
 8011fd8:	f043 0203 	orr.w	r2, r3, #3
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8011fe0:	2300      	movs	r3, #0
}
 8011fe2:	4618      	mov	r0, r3
 8011fe4:	370c      	adds	r7, #12
 8011fe6:	46bd      	mov	sp, r7
 8011fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fec:	4770      	bx	lr

08011fee <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8011fee:	b480      	push	{r7}
 8011ff0:	b083      	sub	sp, #12
 8011ff2:	af00      	add	r7, sp, #0
 8011ff4:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	f003 0303 	and.w	r3, r3, #3
}
 8011ffe:	4618      	mov	r0, r3
 8012000:	370c      	adds	r7, #12
 8012002:	46bd      	mov	sp, r7
 8012004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012008:	4770      	bx	lr
	...

0801200c <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 801200c:	b480      	push	{r7}
 801200e:	b085      	sub	sp, #20
 8012010:	af00      	add	r7, sp, #0
 8012012:	6078      	str	r0, [r7, #4]
 8012014:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8012016:	2300      	movs	r3, #0
 8012018:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801201a:	683b      	ldr	r3, [r7, #0]
 801201c:	681a      	ldr	r2, [r3, #0]
 801201e:	687b      	ldr	r3, [r7, #4]
 8012020:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8012026:	683b      	ldr	r3, [r7, #0]
 8012028:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801202a:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 801202c:	683b      	ldr	r3, [r7, #0]
 801202e:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8012030:	431a      	orrs	r2, r3
                       Command->CPSM);
 8012032:	683b      	ldr	r3, [r7, #0]
 8012034:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8012036:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8012038:	68fa      	ldr	r2, [r7, #12]
 801203a:	4313      	orrs	r3, r2
 801203c:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801203e:	687b      	ldr	r3, [r7, #4]
 8012040:	68da      	ldr	r2, [r3, #12]
 8012042:	4b06      	ldr	r3, [pc, #24]	; (801205c <SDMMC_SendCommand+0x50>)
 8012044:	4013      	ands	r3, r2
 8012046:	68fa      	ldr	r2, [r7, #12]
 8012048:	431a      	orrs	r2, r3
 801204a:	687b      	ldr	r3, [r7, #4]
 801204c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801204e:	2300      	movs	r3, #0
}
 8012050:	4618      	mov	r0, r3
 8012052:	3714      	adds	r7, #20
 8012054:	46bd      	mov	sp, r7
 8012056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801205a:	4770      	bx	lr
 801205c:	fffee0c0 	.word	0xfffee0c0

08012060 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8012060:	b480      	push	{r7}
 8012062:	b083      	sub	sp, #12
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8012068:	687b      	ldr	r3, [r7, #4]
 801206a:	691b      	ldr	r3, [r3, #16]
 801206c:	b2db      	uxtb	r3, r3
}
 801206e:	4618      	mov	r0, r3
 8012070:	370c      	adds	r7, #12
 8012072:	46bd      	mov	sp, r7
 8012074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012078:	4770      	bx	lr

0801207a <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 801207a:	b480      	push	{r7}
 801207c:	b085      	sub	sp, #20
 801207e:	af00      	add	r7, sp, #0
 8012080:	6078      	str	r0, [r7, #4]
 8012082:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8012084:	687b      	ldr	r3, [r7, #4]
 8012086:	3314      	adds	r3, #20
 8012088:	461a      	mov	r2, r3
 801208a:	683b      	ldr	r3, [r7, #0]
 801208c:	4413      	add	r3, r2
 801208e:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8012090:	68fb      	ldr	r3, [r7, #12]
 8012092:	681b      	ldr	r3, [r3, #0]
}
 8012094:	4618      	mov	r0, r3
 8012096:	3714      	adds	r7, #20
 8012098:	46bd      	mov	sp, r7
 801209a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801209e:	4770      	bx	lr

080120a0 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 80120a0:	b480      	push	{r7}
 80120a2:	b085      	sub	sp, #20
 80120a4:	af00      	add	r7, sp, #0
 80120a6:	6078      	str	r0, [r7, #4]
 80120a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80120aa:	2300      	movs	r3, #0
 80120ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80120ae:	683b      	ldr	r3, [r7, #0]
 80120b0:	681a      	ldr	r2, [r3, #0]
 80120b2:	687b      	ldr	r3, [r7, #4]
 80120b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 80120b6:	683b      	ldr	r3, [r7, #0]
 80120b8:	685a      	ldr	r2, [r3, #4]
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80120be:	683b      	ldr	r3, [r7, #0]
 80120c0:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 80120c2:	683b      	ldr	r3, [r7, #0]
 80120c4:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80120c6:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 80120c8:	683b      	ldr	r3, [r7, #0]
 80120ca:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 80120cc:	431a      	orrs	r2, r3
                       Data->DPSM);
 80120ce:	683b      	ldr	r3, [r7, #0]
 80120d0:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 80120d2:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 80120d4:	68fa      	ldr	r2, [r7, #12]
 80120d6:	4313      	orrs	r3, r2
 80120d8:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80120da:	687b      	ldr	r3, [r7, #4]
 80120dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120de:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	431a      	orrs	r2, r3
 80120e6:	687b      	ldr	r3, [r7, #4]
 80120e8:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80120ea:	2300      	movs	r3, #0

}
 80120ec:	4618      	mov	r0, r3
 80120ee:	3714      	adds	r7, #20
 80120f0:	46bd      	mov	sp, r7
 80120f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120f6:	4770      	bx	lr

080120f8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b088      	sub	sp, #32
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	6078      	str	r0, [r7, #4]
 8012100:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8012102:	683b      	ldr	r3, [r7, #0]
 8012104:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8012106:	2310      	movs	r3, #16
 8012108:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801210a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801210e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012110:	2300      	movs	r3, #0
 8012112:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012114:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012118:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801211a:	f107 0308 	add.w	r3, r7, #8
 801211e:	4619      	mov	r1, r3
 8012120:	6878      	ldr	r0, [r7, #4]
 8012122:	f7ff ff73 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8012126:	f241 3288 	movw	r2, #5000	; 0x1388
 801212a:	2110      	movs	r1, #16
 801212c:	6878      	ldr	r0, [r7, #4]
 801212e:	f000 fa5f 	bl	80125f0 <SDMMC_GetCmdResp1>
 8012132:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012134:	69fb      	ldr	r3, [r7, #28]
}
 8012136:	4618      	mov	r0, r3
 8012138:	3720      	adds	r7, #32
 801213a:	46bd      	mov	sp, r7
 801213c:	bd80      	pop	{r7, pc}

0801213e <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801213e:	b580      	push	{r7, lr}
 8012140:	b088      	sub	sp, #32
 8012142:	af00      	add	r7, sp, #0
 8012144:	6078      	str	r0, [r7, #4]
 8012146:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 801214c:	2311      	movs	r3, #17
 801214e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012150:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012154:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012156:	2300      	movs	r3, #0
 8012158:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801215a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801215e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012160:	f107 0308 	add.w	r3, r7, #8
 8012164:	4619      	mov	r1, r3
 8012166:	6878      	ldr	r0, [r7, #4]
 8012168:	f7ff ff50 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 801216c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012170:	2111      	movs	r1, #17
 8012172:	6878      	ldr	r0, [r7, #4]
 8012174:	f000 fa3c 	bl	80125f0 <SDMMC_GetCmdResp1>
 8012178:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801217a:	69fb      	ldr	r3, [r7, #28]
}
 801217c:	4618      	mov	r0, r3
 801217e:	3720      	adds	r7, #32
 8012180:	46bd      	mov	sp, r7
 8012182:	bd80      	pop	{r7, pc}

08012184 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8012184:	b580      	push	{r7, lr}
 8012186:	b088      	sub	sp, #32
 8012188:	af00      	add	r7, sp, #0
 801218a:	6078      	str	r0, [r7, #4]
 801218c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 801218e:	683b      	ldr	r3, [r7, #0]
 8012190:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8012192:	2312      	movs	r3, #18
 8012194:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012196:	f44f 7380 	mov.w	r3, #256	; 0x100
 801219a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801219c:	2300      	movs	r3, #0
 801219e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121a4:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121a6:	f107 0308 	add.w	r3, r7, #8
 80121aa:	4619      	mov	r1, r3
 80121ac:	6878      	ldr	r0, [r7, #4]
 80121ae:	f7ff ff2d 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80121b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80121b6:	2112      	movs	r1, #18
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	f000 fa19 	bl	80125f0 <SDMMC_GetCmdResp1>
 80121be:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80121c0:	69fb      	ldr	r3, [r7, #28]
}
 80121c2:	4618      	mov	r0, r3
 80121c4:	3720      	adds	r7, #32
 80121c6:	46bd      	mov	sp, r7
 80121c8:	bd80      	pop	{r7, pc}

080121ca <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 80121ca:	b580      	push	{r7, lr}
 80121cc:	b088      	sub	sp, #32
 80121ce:	af00      	add	r7, sp, #0
 80121d0:	6078      	str	r0, [r7, #4]
 80121d2:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80121d4:	683b      	ldr	r3, [r7, #0]
 80121d6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80121d8:	2318      	movs	r3, #24
 80121da:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80121dc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80121e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80121e2:	2300      	movs	r3, #0
 80121e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80121e6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80121ea:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80121ec:	f107 0308 	add.w	r3, r7, #8
 80121f0:	4619      	mov	r1, r3
 80121f2:	6878      	ldr	r0, [r7, #4]
 80121f4:	f7ff ff0a 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80121f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80121fc:	2118      	movs	r1, #24
 80121fe:	6878      	ldr	r0, [r7, #4]
 8012200:	f000 f9f6 	bl	80125f0 <SDMMC_GetCmdResp1>
 8012204:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012206:	69fb      	ldr	r3, [r7, #28]
}
 8012208:	4618      	mov	r0, r3
 801220a:	3720      	adds	r7, #32
 801220c:	46bd      	mov	sp, r7
 801220e:	bd80      	pop	{r7, pc}

08012210 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8012210:	b580      	push	{r7, lr}
 8012212:	b088      	sub	sp, #32
 8012214:	af00      	add	r7, sp, #0
 8012216:	6078      	str	r0, [r7, #4]
 8012218:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 801221a:	683b      	ldr	r3, [r7, #0]
 801221c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801221e:	2319      	movs	r3, #25
 8012220:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012222:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012226:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012228:	2300      	movs	r3, #0
 801222a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801222c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012230:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012232:	f107 0308 	add.w	r3, r7, #8
 8012236:	4619      	mov	r1, r3
 8012238:	6878      	ldr	r0, [r7, #4]
 801223a:	f7ff fee7 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801223e:	f241 3288 	movw	r2, #5000	; 0x1388
 8012242:	2119      	movs	r1, #25
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f000 f9d3 	bl	80125f0 <SDMMC_GetCmdResp1>
 801224a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801224c:	69fb      	ldr	r3, [r7, #28]
}
 801224e:	4618      	mov	r0, r3
 8012250:	3720      	adds	r7, #32
 8012252:	46bd      	mov	sp, r7
 8012254:	bd80      	pop	{r7, pc}
	...

08012258 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8012258:	b580      	push	{r7, lr}
 801225a:	b088      	sub	sp, #32
 801225c:	af00      	add	r7, sp, #0
 801225e:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8012260:	2300      	movs	r3, #0
 8012262:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8012264:	230c      	movs	r3, #12
 8012266:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012268:	f44f 7380 	mov.w	r3, #256	; 0x100
 801226c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801226e:	2300      	movs	r3, #0
 8012270:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012272:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012276:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 8012278:	687b      	ldr	r3, [r7, #4]
 801227a:	68db      	ldr	r3, [r3, #12]
 801227c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8012284:	687b      	ldr	r3, [r7, #4]
 8012286:	68db      	ldr	r3, [r3, #12]
 8012288:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 801228c:	687b      	ldr	r3, [r7, #4]
 801228e:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012290:	f107 0308 	add.w	r3, r7, #8
 8012294:	4619      	mov	r1, r3
 8012296:	6878      	ldr	r0, [r7, #4]
 8012298:	f7ff feb8 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 801229c:	4a0b      	ldr	r2, [pc, #44]	; (80122cc <SDMMC_CmdStopTransfer+0x74>)
 801229e:	210c      	movs	r1, #12
 80122a0:	6878      	ldr	r0, [r7, #4]
 80122a2:	f000 f9a5 	bl	80125f0 <SDMMC_GetCmdResp1>
 80122a6:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	68db      	ldr	r3, [r3, #12]
 80122ac:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 80122b4:	69fb      	ldr	r3, [r7, #28]
 80122b6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80122ba:	d101      	bne.n	80122c0 <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 80122bc:	2300      	movs	r3, #0
 80122be:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 80122c0:	69fb      	ldr	r3, [r7, #28]
}
 80122c2:	4618      	mov	r0, r3
 80122c4:	3720      	adds	r7, #32
 80122c6:	46bd      	mov	sp, r7
 80122c8:	bd80      	pop	{r7, pc}
 80122ca:	bf00      	nop
 80122cc:	05f5e100 	.word	0x05f5e100

080122d0 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 80122d0:	b580      	push	{r7, lr}
 80122d2:	b088      	sub	sp, #32
 80122d4:	af00      	add	r7, sp, #0
 80122d6:	6078      	str	r0, [r7, #4]
 80122d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80122da:	683b      	ldr	r3, [r7, #0]
 80122dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80122de:	2307      	movs	r3, #7
 80122e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80122e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80122e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80122e8:	2300      	movs	r3, #0
 80122ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80122ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80122f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80122f2:	f107 0308 	add.w	r3, r7, #8
 80122f6:	4619      	mov	r1, r3
 80122f8:	6878      	ldr	r0, [r7, #4]
 80122fa:	f7ff fe87 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 80122fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8012302:	2107      	movs	r1, #7
 8012304:	6878      	ldr	r0, [r7, #4]
 8012306:	f000 f973 	bl	80125f0 <SDMMC_GetCmdResp1>
 801230a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801230c:	69fb      	ldr	r3, [r7, #28]
}
 801230e:	4618      	mov	r0, r3
 8012310:	3720      	adds	r7, #32
 8012312:	46bd      	mov	sp, r7
 8012314:	bd80      	pop	{r7, pc}

08012316 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8012316:	b580      	push	{r7, lr}
 8012318:	b088      	sub	sp, #32
 801231a:	af00      	add	r7, sp, #0
 801231c:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801231e:	2300      	movs	r3, #0
 8012320:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8012322:	2300      	movs	r3, #0
 8012324:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8012326:	2300      	movs	r3, #0
 8012328:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801232a:	2300      	movs	r3, #0
 801232c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801232e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012332:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012334:	f107 0308 	add.w	r3, r7, #8
 8012338:	4619      	mov	r1, r3
 801233a:	6878      	ldr	r0, [r7, #4]
 801233c:	f7ff fe66 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8012340:	6878      	ldr	r0, [r7, #4]
 8012342:	f000 fb97 	bl	8012a74 <SDMMC_GetCmdError>
 8012346:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012348:	69fb      	ldr	r3, [r7, #28]
}
 801234a:	4618      	mov	r0, r3
 801234c:	3720      	adds	r7, #32
 801234e:	46bd      	mov	sp, r7
 8012350:	bd80      	pop	{r7, pc}

08012352 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8012352:	b580      	push	{r7, lr}
 8012354:	b088      	sub	sp, #32
 8012356:	af00      	add	r7, sp, #0
 8012358:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 801235a:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 801235e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8012360:	2308      	movs	r3, #8
 8012362:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012364:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012368:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801236a:	2300      	movs	r3, #0
 801236c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801236e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012372:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012374:	f107 0308 	add.w	r3, r7, #8
 8012378:	4619      	mov	r1, r3
 801237a:	6878      	ldr	r0, [r7, #4]
 801237c:	f7ff fe46 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8012380:	6878      	ldr	r0, [r7, #4]
 8012382:	f000 fb29 	bl	80129d8 <SDMMC_GetCmdResp7>
 8012386:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012388:	69fb      	ldr	r3, [r7, #28]
}
 801238a:	4618      	mov	r0, r3
 801238c:	3720      	adds	r7, #32
 801238e:	46bd      	mov	sp, r7
 8012390:	bd80      	pop	{r7, pc}

08012392 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012392:	b580      	push	{r7, lr}
 8012394:	b088      	sub	sp, #32
 8012396:	af00      	add	r7, sp, #0
 8012398:	6078      	str	r0, [r7, #4]
 801239a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 801239c:	683b      	ldr	r3, [r7, #0]
 801239e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80123a0:	2337      	movs	r3, #55	; 0x37
 80123a2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80123a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123aa:	2300      	movs	r3, #0
 80123ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80123b2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123b4:	f107 0308 	add.w	r3, r7, #8
 80123b8:	4619      	mov	r1, r3
 80123ba:	6878      	ldr	r0, [r7, #4]
 80123bc:	f7ff fe26 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 80123c0:	f241 3288 	movw	r2, #5000	; 0x1388
 80123c4:	2137      	movs	r1, #55	; 0x37
 80123c6:	6878      	ldr	r0, [r7, #4]
 80123c8:	f000 f912 	bl	80125f0 <SDMMC_GetCmdResp1>
 80123cc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80123ce:	69fb      	ldr	r3, [r7, #28]
}
 80123d0:	4618      	mov	r0, r3
 80123d2:	3720      	adds	r7, #32
 80123d4:	46bd      	mov	sp, r7
 80123d6:	bd80      	pop	{r7, pc}

080123d8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80123d8:	b580      	push	{r7, lr}
 80123da:	b088      	sub	sp, #32
 80123dc:	af00      	add	r7, sp, #0
 80123de:	6078      	str	r0, [r7, #4]
 80123e0:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80123e2:	683b      	ldr	r3, [r7, #0]
 80123e4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80123e6:	2329      	movs	r3, #41	; 0x29
 80123e8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80123ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80123ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80123f0:	2300      	movs	r3, #0
 80123f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80123f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80123f8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80123fa:	f107 0308 	add.w	r3, r7, #8
 80123fe:	4619      	mov	r1, r3
 8012400:	6878      	ldr	r0, [r7, #4]
 8012402:	f7ff fe03 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f000 fa2e 	bl	8012868 <SDMMC_GetCmdResp3>
 801240c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801240e:	69fb      	ldr	r3, [r7, #28]
}
 8012410:	4618      	mov	r0, r3
 8012412:	3720      	adds	r7, #32
 8012414:	46bd      	mov	sp, r7
 8012416:	bd80      	pop	{r7, pc}

08012418 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8012418:	b580      	push	{r7, lr}
 801241a:	b088      	sub	sp, #32
 801241c:	af00      	add	r7, sp, #0
 801241e:	6078      	str	r0, [r7, #4]
 8012420:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8012422:	683b      	ldr	r3, [r7, #0]
 8012424:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8012426:	2306      	movs	r3, #6
 8012428:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801242a:	f44f 7380 	mov.w	r3, #256	; 0x100
 801242e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012430:	2300      	movs	r3, #0
 8012432:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012434:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012438:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801243a:	f107 0308 	add.w	r3, r7, #8
 801243e:	4619      	mov	r1, r3
 8012440:	6878      	ldr	r0, [r7, #4]
 8012442:	f7ff fde3 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8012446:	f241 3288 	movw	r2, #5000	; 0x1388
 801244a:	2106      	movs	r1, #6
 801244c:	6878      	ldr	r0, [r7, #4]
 801244e:	f000 f8cf 	bl	80125f0 <SDMMC_GetCmdResp1>
 8012452:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012454:	69fb      	ldr	r3, [r7, #28]
}
 8012456:	4618      	mov	r0, r3
 8012458:	3720      	adds	r7, #32
 801245a:	46bd      	mov	sp, r7
 801245c:	bd80      	pop	{r7, pc}

0801245e <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 801245e:	b580      	push	{r7, lr}
 8012460:	b088      	sub	sp, #32
 8012462:	af00      	add	r7, sp, #0
 8012464:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8012466:	2300      	movs	r3, #0
 8012468:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 801246a:	2333      	movs	r3, #51	; 0x33
 801246c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801246e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012472:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012474:	2300      	movs	r3, #0
 8012476:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012478:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801247c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801247e:	f107 0308 	add.w	r3, r7, #8
 8012482:	4619      	mov	r1, r3
 8012484:	6878      	ldr	r0, [r7, #4]
 8012486:	f7ff fdc1 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 801248a:	f241 3288 	movw	r2, #5000	; 0x1388
 801248e:	2133      	movs	r1, #51	; 0x33
 8012490:	6878      	ldr	r0, [r7, #4]
 8012492:	f000 f8ad 	bl	80125f0 <SDMMC_GetCmdResp1>
 8012496:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012498:	69fb      	ldr	r3, [r7, #28]
}
 801249a:	4618      	mov	r0, r3
 801249c:	3720      	adds	r7, #32
 801249e:	46bd      	mov	sp, r7
 80124a0:	bd80      	pop	{r7, pc}

080124a2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 80124a2:	b580      	push	{r7, lr}
 80124a4:	b088      	sub	sp, #32
 80124a6:	af00      	add	r7, sp, #0
 80124a8:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80124aa:	2300      	movs	r3, #0
 80124ac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80124ae:	2302      	movs	r3, #2
 80124b0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80124b2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80124b6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124b8:	2300      	movs	r3, #0
 80124ba:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80124c0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80124c2:	f107 0308 	add.w	r3, r7, #8
 80124c6:	4619      	mov	r1, r3
 80124c8:	6878      	ldr	r0, [r7, #4]
 80124ca:	f7ff fd9f 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80124ce:	6878      	ldr	r0, [r7, #4]
 80124d0:	f000 f980 	bl	80127d4 <SDMMC_GetCmdResp2>
 80124d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80124d6:	69fb      	ldr	r3, [r7, #28]
}
 80124d8:	4618      	mov	r0, r3
 80124da:	3720      	adds	r7, #32
 80124dc:	46bd      	mov	sp, r7
 80124de:	bd80      	pop	{r7, pc}

080124e0 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80124e0:	b580      	push	{r7, lr}
 80124e2:	b088      	sub	sp, #32
 80124e4:	af00      	add	r7, sp, #0
 80124e6:	6078      	str	r0, [r7, #4]
 80124e8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80124ea:	683b      	ldr	r3, [r7, #0]
 80124ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80124ee:	2309      	movs	r3, #9
 80124f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80124f2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80124f6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80124f8:	2300      	movs	r3, #0
 80124fa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80124fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012500:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012502:	f107 0308 	add.w	r3, r7, #8
 8012506:	4619      	mov	r1, r3
 8012508:	6878      	ldr	r0, [r7, #4]
 801250a:	f7ff fd7f 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801250e:	6878      	ldr	r0, [r7, #4]
 8012510:	f000 f960 	bl	80127d4 <SDMMC_GetCmdResp2>
 8012514:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8012516:	69fb      	ldr	r3, [r7, #28]
}
 8012518:	4618      	mov	r0, r3
 801251a:	3720      	adds	r7, #32
 801251c:	46bd      	mov	sp, r7
 801251e:	bd80      	pop	{r7, pc}

08012520 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pRCA: Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b088      	sub	sp, #32
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
 8012528:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 801252a:	2300      	movs	r3, #0
 801252c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801252e:	2303      	movs	r3, #3
 8012530:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012532:	f44f 7380 	mov.w	r3, #256	; 0x100
 8012536:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8012538:	2300      	movs	r3, #0
 801253a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801253c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012540:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012542:	f107 0308 	add.w	r3, r7, #8
 8012546:	4619      	mov	r1, r3
 8012548:	6878      	ldr	r0, [r7, #4]
 801254a:	f7ff fd5f 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 801254e:	683a      	ldr	r2, [r7, #0]
 8012550:	2103      	movs	r1, #3
 8012552:	6878      	ldr	r0, [r7, #4]
 8012554:	f000 f9c8 	bl	80128e8 <SDMMC_GetCmdResp6>
 8012558:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801255a:	69fb      	ldr	r3, [r7, #28]
}
 801255c:	4618      	mov	r0, r3
 801255e:	3720      	adds	r7, #32
 8012560:	46bd      	mov	sp, r7
 8012562:	bd80      	pop	{r7, pc}

08012564 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8012564:	b580      	push	{r7, lr}
 8012566:	b088      	sub	sp, #32
 8012568:	af00      	add	r7, sp, #0
 801256a:	6078      	str	r0, [r7, #4]
 801256c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 801256e:	683b      	ldr	r3, [r7, #0]
 8012570:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8012572:	230d      	movs	r3, #13
 8012574:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8012576:	f44f 7380 	mov.w	r3, #256	; 0x100
 801257a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801257c:	2300      	movs	r3, #0
 801257e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8012580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012584:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8012586:	f107 0308 	add.w	r3, r7, #8
 801258a:	4619      	mov	r1, r3
 801258c:	6878      	ldr	r0, [r7, #4]
 801258e:	f7ff fd3d 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8012592:	f241 3288 	movw	r2, #5000	; 0x1388
 8012596:	210d      	movs	r1, #13
 8012598:	6878      	ldr	r0, [r7, #4]
 801259a:	f000 f829 	bl	80125f0 <SDMMC_GetCmdResp1>
 801259e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80125a0:	69fb      	ldr	r3, [r7, #28]
}
 80125a2:	4618      	mov	r0, r3
 80125a4:	3720      	adds	r7, #32
 80125a6:	46bd      	mov	sp, r7
 80125a8:	bd80      	pop	{r7, pc}

080125aa <SDMMC_CmdStatusRegister>:
  * @brief  Send the Status register command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStatusRegister(SDMMC_TypeDef *SDMMCx)
{
 80125aa:	b580      	push	{r7, lr}
 80125ac:	b088      	sub	sp, #32
 80125ae:	af00      	add	r7, sp, #0
 80125b0:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 80125b2:	2300      	movs	r3, #0
 80125b4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_STATUS;
 80125b6:	230d      	movs	r3, #13
 80125b8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80125ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80125be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80125c0:	2300      	movs	r3, #0
 80125c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80125c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80125c8:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80125ca:	f107 0308 	add.w	r3, r7, #8
 80125ce:	4619      	mov	r1, r3
 80125d0:	6878      	ldr	r0, [r7, #4]
 80125d2:	f7ff fd1b 	bl	801200c <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_STATUS, SDMMC_CMDTIMEOUT);
 80125d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80125da:	210d      	movs	r1, #13
 80125dc:	6878      	ldr	r0, [r7, #4]
 80125de:	f000 f807 	bl	80125f0 <SDMMC_GetCmdResp1>
 80125e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80125e4:	69fb      	ldr	r3, [r7, #28]
}
 80125e6:	4618      	mov	r0, r3
 80125e8:	3720      	adds	r7, #32
 80125ea:	46bd      	mov	sp, r7
 80125ec:	bd80      	pop	{r7, pc}
	...

080125f0 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80125f0:	b580      	push	{r7, lr}
 80125f2:	b088      	sub	sp, #32
 80125f4:	af00      	add	r7, sp, #0
 80125f6:	60f8      	str	r0, [r7, #12]
 80125f8:	460b      	mov	r3, r1
 80125fa:	607a      	str	r2, [r7, #4]
 80125fc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 80125fe:	4b70      	ldr	r3, [pc, #448]	; (80127c0 <SDMMC_GetCmdResp1+0x1d0>)
 8012600:	681b      	ldr	r3, [r3, #0]
 8012602:	4a70      	ldr	r2, [pc, #448]	; (80127c4 <SDMMC_GetCmdResp1+0x1d4>)
 8012604:	fba2 2303 	umull	r2, r3, r2, r3
 8012608:	0a5a      	lsrs	r2, r3, #9
 801260a:	687b      	ldr	r3, [r7, #4]
 801260c:	fb02 f303 	mul.w	r3, r2, r3
 8012610:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8012612:	69fb      	ldr	r3, [r7, #28]
 8012614:	1e5a      	subs	r2, r3, #1
 8012616:	61fa      	str	r2, [r7, #28]
 8012618:	2b00      	cmp	r3, #0
 801261a:	d102      	bne.n	8012622 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 801261c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012620:	e0c9      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8012622:	68fb      	ldr	r3, [r7, #12]
 8012624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012626:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8012628:	69ba      	ldr	r2, [r7, #24]
 801262a:	4b67      	ldr	r3, [pc, #412]	; (80127c8 <SDMMC_GetCmdResp1+0x1d8>)
 801262c:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801262e:	2b00      	cmp	r3, #0
 8012630:	d0ef      	beq.n	8012612 <SDMMC_GetCmdResp1+0x22>
 8012632:	69bb      	ldr	r3, [r7, #24]
 8012634:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012638:	2b00      	cmp	r3, #0
 801263a:	d1ea      	bne.n	8012612 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801263c:	68fb      	ldr	r3, [r7, #12]
 801263e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012640:	f003 0304 	and.w	r3, r3, #4
 8012644:	2b00      	cmp	r3, #0
 8012646:	d004      	beq.n	8012652 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012648:	68fb      	ldr	r3, [r7, #12]
 801264a:	2204      	movs	r2, #4
 801264c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801264e:	2304      	movs	r3, #4
 8012650:	e0b1      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012656:	f003 0301 	and.w	r3, r3, #1
 801265a:	2b00      	cmp	r3, #0
 801265c:	d004      	beq.n	8012668 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801265e:	68fb      	ldr	r3, [r7, #12]
 8012660:	2201      	movs	r2, #1
 8012662:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012664:	2301      	movs	r3, #1
 8012666:	e0a6      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012668:	68fb      	ldr	r3, [r7, #12]
 801266a:	4a58      	ldr	r2, [pc, #352]	; (80127cc <SDMMC_GetCmdResp1+0x1dc>)
 801266c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801266e:	68f8      	ldr	r0, [r7, #12]
 8012670:	f7ff fcf6 	bl	8012060 <SDMMC_GetCommandResponse>
 8012674:	4603      	mov	r3, r0
 8012676:	461a      	mov	r2, r3
 8012678:	7afb      	ldrb	r3, [r7, #11]
 801267a:	4293      	cmp	r3, r2
 801267c:	d001      	beq.n	8012682 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801267e:	2301      	movs	r3, #1
 8012680:	e099      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8012682:	2100      	movs	r1, #0
 8012684:	68f8      	ldr	r0, [r7, #12]
 8012686:	f7ff fcf8 	bl	801207a <SDMMC_GetResponse>
 801268a:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 801268c:	697a      	ldr	r2, [r7, #20]
 801268e:	4b50      	ldr	r3, [pc, #320]	; (80127d0 <SDMMC_GetCmdResp1+0x1e0>)
 8012690:	4013      	ands	r3, r2
 8012692:	2b00      	cmp	r3, #0
 8012694:	d101      	bne.n	801269a <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8012696:	2300      	movs	r3, #0
 8012698:	e08d      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 801269a:	697b      	ldr	r3, [r7, #20]
 801269c:	2b00      	cmp	r3, #0
 801269e:	da02      	bge.n	80126a6 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80126a0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80126a4:	e087      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80126a6:	697b      	ldr	r3, [r7, #20]
 80126a8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d001      	beq.n	80126b4 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80126b0:	2340      	movs	r3, #64	; 0x40
 80126b2:	e080      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80126b4:	697b      	ldr	r3, [r7, #20]
 80126b6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80126ba:	2b00      	cmp	r3, #0
 80126bc:	d001      	beq.n	80126c2 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80126be:	2380      	movs	r3, #128	; 0x80
 80126c0:	e079      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80126c2:	697b      	ldr	r3, [r7, #20]
 80126c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	d002      	beq.n	80126d2 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80126cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80126d0:	e071      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80126d2:	697b      	ldr	r3, [r7, #20]
 80126d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d002      	beq.n	80126e2 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80126dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80126e0:	e069      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80126e2:	697b      	ldr	r3, [r7, #20]
 80126e4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d002      	beq.n	80126f2 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80126ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80126f0:	e061      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80126f2:	697b      	ldr	r3, [r7, #20]
 80126f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d002      	beq.n	8012702 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80126fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8012700:	e059      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8012702:	697b      	ldr	r3, [r7, #20]
 8012704:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8012708:	2b00      	cmp	r3, #0
 801270a:	d002      	beq.n	8012712 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 801270c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8012710:	e051      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8012712:	697b      	ldr	r3, [r7, #20]
 8012714:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8012718:	2b00      	cmp	r3, #0
 801271a:	d002      	beq.n	8012722 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 801271c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012720:	e049      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8012722:	697b      	ldr	r3, [r7, #20]
 8012724:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8012728:	2b00      	cmp	r3, #0
 801272a:	d002      	beq.n	8012732 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 801272c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8012730:	e041      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8012732:	697b      	ldr	r3, [r7, #20]
 8012734:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8012738:	2b00      	cmp	r3, #0
 801273a:	d002      	beq.n	8012742 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 801273c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8012740:	e039      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8012742:	697b      	ldr	r3, [r7, #20]
 8012744:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8012748:	2b00      	cmp	r3, #0
 801274a:	d002      	beq.n	8012752 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 801274c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8012750:	e031      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8012752:	697b      	ldr	r3, [r7, #20]
 8012754:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8012758:	2b00      	cmp	r3, #0
 801275a:	d002      	beq.n	8012762 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 801275c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012760:	e029      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8012762:	697b      	ldr	r3, [r7, #20]
 8012764:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012768:	2b00      	cmp	r3, #0
 801276a:	d002      	beq.n	8012772 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 801276c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012770:	e021      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8012772:	697b      	ldr	r3, [r7, #20]
 8012774:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8012778:	2b00      	cmp	r3, #0
 801277a:	d002      	beq.n	8012782 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 801277c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012780:	e019      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8012782:	697b      	ldr	r3, [r7, #20]
 8012784:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012788:	2b00      	cmp	r3, #0
 801278a:	d002      	beq.n	8012792 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 801278c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8012790:	e011      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8012792:	697b      	ldr	r3, [r7, #20]
 8012794:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012798:	2b00      	cmp	r3, #0
 801279a:	d002      	beq.n	80127a2 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 801279c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80127a0:	e009      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80127a2:	697b      	ldr	r3, [r7, #20]
 80127a4:	f003 0308 	and.w	r3, r3, #8
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	d002      	beq.n	80127b2 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80127ac:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80127b0:	e001      	b.n	80127b6 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80127b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80127b6:	4618      	mov	r0, r3
 80127b8:	3720      	adds	r7, #32
 80127ba:	46bd      	mov	sp, r7
 80127bc:	bd80      	pop	{r7, pc}
 80127be:	bf00      	nop
 80127c0:	24000000 	.word	0x24000000
 80127c4:	10624dd3 	.word	0x10624dd3
 80127c8:	00200045 	.word	0x00200045
 80127cc:	002000c5 	.word	0x002000c5
 80127d0:	fdffe008 	.word	0xfdffe008

080127d4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80127d4:	b480      	push	{r7}
 80127d6:	b085      	sub	sp, #20
 80127d8:	af00      	add	r7, sp, #0
 80127da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80127dc:	4b1f      	ldr	r3, [pc, #124]	; (801285c <SDMMC_GetCmdResp2+0x88>)
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	4a1f      	ldr	r2, [pc, #124]	; (8012860 <SDMMC_GetCmdResp2+0x8c>)
 80127e2:	fba2 2303 	umull	r2, r3, r2, r3
 80127e6:	0a5b      	lsrs	r3, r3, #9
 80127e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80127ec:	fb02 f303 	mul.w	r3, r2, r3
 80127f0:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80127f2:	68fb      	ldr	r3, [r7, #12]
 80127f4:	1e5a      	subs	r2, r3, #1
 80127f6:	60fa      	str	r2, [r7, #12]
 80127f8:	2b00      	cmp	r3, #0
 80127fa:	d102      	bne.n	8012802 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80127fc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012800:	e026      	b.n	8012850 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012806:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012808:	68bb      	ldr	r3, [r7, #8]
 801280a:	f003 0345 	and.w	r3, r3, #69	; 0x45
 801280e:	2b00      	cmp	r3, #0
 8012810:	d0ef      	beq.n	80127f2 <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012812:	68bb      	ldr	r3, [r7, #8]
 8012814:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012818:	2b00      	cmp	r3, #0
 801281a:	d1ea      	bne.n	80127f2 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012820:	f003 0304 	and.w	r3, r3, #4
 8012824:	2b00      	cmp	r3, #0
 8012826:	d004      	beq.n	8012832 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2204      	movs	r2, #4
 801282c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801282e:	2304      	movs	r3, #4
 8012830:	e00e      	b.n	8012850 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012836:	f003 0301 	and.w	r3, r3, #1
 801283a:	2b00      	cmp	r3, #0
 801283c:	d004      	beq.n	8012848 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	2201      	movs	r2, #1
 8012842:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012844:	2301      	movs	r3, #1
 8012846:	e003      	b.n	8012850 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	4a06      	ldr	r2, [pc, #24]	; (8012864 <SDMMC_GetCmdResp2+0x90>)
 801284c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 801284e:	2300      	movs	r3, #0
}
 8012850:	4618      	mov	r0, r3
 8012852:	3714      	adds	r7, #20
 8012854:	46bd      	mov	sp, r7
 8012856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801285a:	4770      	bx	lr
 801285c:	24000000 	.word	0x24000000
 8012860:	10624dd3 	.word	0x10624dd3
 8012864:	002000c5 	.word	0x002000c5

08012868 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8012868:	b480      	push	{r7}
 801286a:	b085      	sub	sp, #20
 801286c:	af00      	add	r7, sp, #0
 801286e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012870:	4b1a      	ldr	r3, [pc, #104]	; (80128dc <SDMMC_GetCmdResp3+0x74>)
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	4a1a      	ldr	r2, [pc, #104]	; (80128e0 <SDMMC_GetCmdResp3+0x78>)
 8012876:	fba2 2303 	umull	r2, r3, r2, r3
 801287a:	0a5b      	lsrs	r3, r3, #9
 801287c:	f241 3288 	movw	r2, #5000	; 0x1388
 8012880:	fb02 f303 	mul.w	r3, r2, r3
 8012884:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012886:	68fb      	ldr	r3, [r7, #12]
 8012888:	1e5a      	subs	r2, r3, #1
 801288a:	60fa      	str	r2, [r7, #12]
 801288c:	2b00      	cmp	r3, #0
 801288e:	d102      	bne.n	8012896 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012890:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012894:	e01b      	b.n	80128ce <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801289a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 801289c:	68bb      	ldr	r3, [r7, #8]
 801289e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	d0ef      	beq.n	8012886 <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 80128a6:	68bb      	ldr	r3, [r7, #8]
 80128a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80128ac:	2b00      	cmp	r3, #0
 80128ae:	d1ea      	bne.n	8012886 <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80128b4:	f003 0304 	and.w	r3, r3, #4
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d004      	beq.n	80128c6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	2204      	movs	r2, #4
 80128c0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80128c2:	2304      	movs	r3, #4
 80128c4:	e003      	b.n	80128ce <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	4a06      	ldr	r2, [pc, #24]	; (80128e4 <SDMMC_GetCmdResp3+0x7c>)
 80128ca:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80128cc:	2300      	movs	r3, #0
}
 80128ce:	4618      	mov	r0, r3
 80128d0:	3714      	adds	r7, #20
 80128d2:	46bd      	mov	sp, r7
 80128d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80128d8:	4770      	bx	lr
 80128da:	bf00      	nop
 80128dc:	24000000 	.word	0x24000000
 80128e0:	10624dd3 	.word	0x10624dd3
 80128e4:	002000c5 	.word	0x002000c5

080128e8 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative
  *         address RCA
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80128e8:	b580      	push	{r7, lr}
 80128ea:	b088      	sub	sp, #32
 80128ec:	af00      	add	r7, sp, #0
 80128ee:	60f8      	str	r0, [r7, #12]
 80128f0:	460b      	mov	r3, r1
 80128f2:	607a      	str	r2, [r7, #4]
 80128f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80128f6:	4b35      	ldr	r3, [pc, #212]	; (80129cc <SDMMC_GetCmdResp6+0xe4>)
 80128f8:	681b      	ldr	r3, [r3, #0]
 80128fa:	4a35      	ldr	r2, [pc, #212]	; (80129d0 <SDMMC_GetCmdResp6+0xe8>)
 80128fc:	fba2 2303 	umull	r2, r3, r2, r3
 8012900:	0a5b      	lsrs	r3, r3, #9
 8012902:	f241 3288 	movw	r2, #5000	; 0x1388
 8012906:	fb02 f303 	mul.w	r3, r2, r3
 801290a:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 801290c:	69fb      	ldr	r3, [r7, #28]
 801290e:	1e5a      	subs	r2, r3, #1
 8012910:	61fa      	str	r2, [r7, #28]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d102      	bne.n	801291c <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012916:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 801291a:	e052      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 801291c:	68fb      	ldr	r3, [r7, #12]
 801291e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012920:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012922:	69bb      	ldr	r3, [r7, #24]
 8012924:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012928:	2b00      	cmp	r3, #0
 801292a:	d0ef      	beq.n	801290c <SDMMC_GetCmdResp6+0x24>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 801292c:	69bb      	ldr	r3, [r7, #24]
 801292e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012932:	2b00      	cmp	r3, #0
 8012934:	d1ea      	bne.n	801290c <SDMMC_GetCmdResp6+0x24>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801293a:	f003 0304 	and.w	r3, r3, #4
 801293e:	2b00      	cmp	r3, #0
 8012940:	d004      	beq.n	801294c <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	2204      	movs	r2, #4
 8012946:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012948:	2304      	movs	r3, #4
 801294a:	e03a      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012950:	f003 0301 	and.w	r3, r3, #1
 8012954:	2b00      	cmp	r3, #0
 8012956:	d004      	beq.n	8012962 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	2201      	movs	r2, #1
 801295c:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 801295e:	2301      	movs	r3, #1
 8012960:	e02f      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8012962:	68f8      	ldr	r0, [r7, #12]
 8012964:	f7ff fb7c 	bl	8012060 <SDMMC_GetCommandResponse>
 8012968:	4603      	mov	r3, r0
 801296a:	461a      	mov	r2, r3
 801296c:	7afb      	ldrb	r3, [r7, #11]
 801296e:	4293      	cmp	r3, r2
 8012970:	d001      	beq.n	8012976 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012972:	2301      	movs	r3, #1
 8012974:	e025      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	4a16      	ldr	r2, [pc, #88]	; (80129d4 <SDMMC_GetCmdResp6+0xec>)
 801297a:	639a      	str	r2, [r3, #56]	; 0x38

  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 801297c:	2100      	movs	r1, #0
 801297e:	68f8      	ldr	r0, [r7, #12]
 8012980:	f7ff fb7b 	bl	801207a <SDMMC_GetResponse>
 8012984:	6178      	str	r0, [r7, #20]

  if ((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD |
 8012986:	697b      	ldr	r3, [r7, #20]
 8012988:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 801298c:	2b00      	cmp	r3, #0
 801298e:	d106      	bne.n	801299e <SDMMC_GetCmdResp6+0xb6>
                      SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
  {
    *pRCA = (uint16_t)(response_r1 >> 16);
 8012990:	697b      	ldr	r3, [r7, #20]
 8012992:	0c1b      	lsrs	r3, r3, #16
 8012994:	b29a      	uxth	r2, r3
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	801a      	strh	r2, [r3, #0]

    return SDMMC_ERROR_NONE;
 801299a:	2300      	movs	r3, #0
 801299c:	e011      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 801299e:	697b      	ldr	r3, [r7, #20]
 80129a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d002      	beq.n	80129ae <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80129a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80129ac:	e009      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  }
  else if ((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80129ae:	697b      	ldr	r3, [r7, #20]
 80129b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d002      	beq.n	80129be <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80129b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80129bc:	e001      	b.n	80129c2 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80129be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80129c2:	4618      	mov	r0, r3
 80129c4:	3720      	adds	r7, #32
 80129c6:	46bd      	mov	sp, r7
 80129c8:	bd80      	pop	{r7, pc}
 80129ca:	bf00      	nop
 80129cc:	24000000 	.word	0x24000000
 80129d0:	10624dd3 	.word	0x10624dd3
 80129d4:	002000c5 	.word	0x002000c5

080129d8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 80129d8:	b480      	push	{r7}
 80129da:	b085      	sub	sp, #20
 80129dc:	af00      	add	r7, sp, #0
 80129de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 80129e0:	4b22      	ldr	r3, [pc, #136]	; (8012a6c <SDMMC_GetCmdResp7+0x94>)
 80129e2:	681b      	ldr	r3, [r3, #0]
 80129e4:	4a22      	ldr	r2, [pc, #136]	; (8012a70 <SDMMC_GetCmdResp7+0x98>)
 80129e6:	fba2 2303 	umull	r2, r3, r2, r3
 80129ea:	0a5b      	lsrs	r3, r3, #9
 80129ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80129f0:	fb02 f303 	mul.w	r3, r2, r3
 80129f4:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 80129f6:	68fb      	ldr	r3, [r7, #12]
 80129f8:	1e5a      	subs	r2, r3, #1
 80129fa:	60fa      	str	r2, [r7, #12]
 80129fc:	2b00      	cmp	r3, #0
 80129fe:	d102      	bne.n	8012a06 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012a00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012a04:	e02c      	b.n	8012a60 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 8012a06:	687b      	ldr	r3, [r7, #4]
 8012a08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a0a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012a0c:	68bb      	ldr	r3, [r7, #8]
 8012a0e:	f003 0345 	and.w	r3, r3, #69	; 0x45
 8012a12:	2b00      	cmp	r3, #0
 8012a14:	d0ef      	beq.n	80129f6 <SDMMC_GetCmdResp7+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8012a16:	68bb      	ldr	r3, [r7, #8]
 8012a18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8012a1c:	2b00      	cmp	r3, #0
 8012a1e:	d1ea      	bne.n	80129f6 <SDMMC_GetCmdResp7+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a24:	f003 0304 	and.w	r3, r3, #4
 8012a28:	2b00      	cmp	r3, #0
 8012a2a:	d004      	beq.n	8012a36 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8012a2c:	687b      	ldr	r3, [r7, #4]
 8012a2e:	2204      	movs	r2, #4
 8012a30:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8012a32:	2304      	movs	r3, #4
 8012a34:	e014      	b.n	8012a60 <SDMMC_GetCmdResp7+0x88>
  }

  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a3a:	f003 0301 	and.w	r3, r3, #1
 8012a3e:	2b00      	cmp	r3, #0
 8012a40:	d004      	beq.n	8012a4c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is not SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8012a42:	687b      	ldr	r3, [r7, #4]
 8012a44:	2201      	movs	r2, #1
 8012a46:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8012a48:	2301      	movs	r3, #1
 8012a4a:	e009      	b.n	8012a60 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012a50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	d002      	beq.n	8012a5e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	2240      	movs	r2, #64	; 0x40
 8012a5c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8012a5e:	2300      	movs	r3, #0

}
 8012a60:	4618      	mov	r0, r3
 8012a62:	3714      	adds	r7, #20
 8012a64:	46bd      	mov	sp, r7
 8012a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a6a:	4770      	bx	lr
 8012a6c:	24000000 	.word	0x24000000
 8012a70:	10624dd3 	.word	0x10624dd3

08012a74 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8012a74:	b480      	push	{r7}
 8012a76:	b085      	sub	sp, #20
 8012a78:	af00      	add	r7, sp, #0
 8012a7a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8012a7c:	4b11      	ldr	r3, [pc, #68]	; (8012ac4 <SDMMC_GetCmdError+0x50>)
 8012a7e:	681b      	ldr	r3, [r3, #0]
 8012a80:	4a11      	ldr	r2, [pc, #68]	; (8012ac8 <SDMMC_GetCmdError+0x54>)
 8012a82:	fba2 2303 	umull	r2, r3, r2, r3
 8012a86:	0a5b      	lsrs	r3, r3, #9
 8012a88:	f241 3288 	movw	r2, #5000	; 0x1388
 8012a8c:	fb02 f303 	mul.w	r3, r2, r3
 8012a90:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8012a92:	68fb      	ldr	r3, [r7, #12]
 8012a94:	1e5a      	subs	r2, r3, #1
 8012a96:	60fa      	str	r2, [r7, #12]
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d102      	bne.n	8012aa2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8012a9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8012aa0:	e009      	b.n	8012ab6 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8012aa2:	687b      	ldr	r3, [r7, #4]
 8012aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8012aa6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012aaa:	2b00      	cmp	r3, #0
 8012aac:	d0f1      	beq.n	8012a92 <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	4a06      	ldr	r2, [pc, #24]	; (8012acc <SDMMC_GetCmdError+0x58>)
 8012ab2:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 8012ab4:	2300      	movs	r3, #0
}
 8012ab6:	4618      	mov	r0, r3
 8012ab8:	3714      	adds	r7, #20
 8012aba:	46bd      	mov	sp, r7
 8012abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac0:	4770      	bx	lr
 8012ac2:	bf00      	nop
 8012ac4:	24000000 	.word	0x24000000
 8012ac8:	10624dd3 	.word	0x10624dd3
 8012acc:	002000c5 	.word	0x002000c5

08012ad0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012ad0:	b084      	sub	sp, #16
 8012ad2:	b580      	push	{r7, lr}
 8012ad4:	b084      	sub	sp, #16
 8012ad6:	af00      	add	r7, sp, #0
 8012ad8:	6078      	str	r0, [r7, #4]
 8012ada:	f107 001c 	add.w	r0, r7, #28
 8012ade:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012ae2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012ae4:	2b01      	cmp	r3, #1
 8012ae6:	d120      	bne.n	8012b2a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012aec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012af0:	687b      	ldr	r3, [r7, #4]
 8012af2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	68da      	ldr	r2, [r3, #12]
 8012af8:	4b2a      	ldr	r3, [pc, #168]	; (8012ba4 <USB_CoreInit+0xd4>)
 8012afa:	4013      	ands	r3, r2
 8012afc:	687a      	ldr	r2, [r7, #4]
 8012afe:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	68db      	ldr	r3, [r3, #12]
 8012b04:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8012b0c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012b0e:	2b01      	cmp	r3, #1
 8012b10:	d105      	bne.n	8012b1e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	68db      	ldr	r3, [r3, #12]
 8012b16:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012b1e:	6878      	ldr	r0, [r7, #4]
 8012b20:	f001 faf8 	bl	8014114 <USB_CoreReset>
 8012b24:	4603      	mov	r3, r0
 8012b26:	73fb      	strb	r3, [r7, #15]
 8012b28:	e01a      	b.n	8012b60 <USB_CoreInit+0x90>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	68db      	ldr	r3, [r3, #12]
 8012b2e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012b32:	687b      	ldr	r3, [r7, #4]
 8012b34:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8012b36:	6878      	ldr	r0, [r7, #4]
 8012b38:	f001 faec 	bl	8014114 <USB_CoreReset>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8012b40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8012b42:	2b00      	cmp	r3, #0
 8012b44:	d106      	bne.n	8012b54 <USB_CoreInit+0x84>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012b46:	687b      	ldr	r3, [r7, #4]
 8012b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b4a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8012b4e:	687b      	ldr	r3, [r7, #4]
 8012b50:	639a      	str	r2, [r3, #56]	; 0x38
 8012b52:	e005      	b.n	8012b60 <USB_CoreInit+0x90>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8012b54:	687b      	ldr	r3, [r7, #4]
 8012b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012b58:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8012b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012b62:	2b01      	cmp	r3, #1
 8012b64:	d116      	bne.n	8012b94 <USB_CoreInit+0xc4>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8012b6a:	b29a      	uxth	r2, r3
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8012b74:	4b0c      	ldr	r3, [pc, #48]	; (8012ba8 <USB_CoreInit+0xd8>)
 8012b76:	4313      	orrs	r3, r2
 8012b78:	687a      	ldr	r2, [r7, #4]
 8012b7a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	689b      	ldr	r3, [r3, #8]
 8012b80:	f043 0206 	orr.w	r2, r3, #6
 8012b84:	687b      	ldr	r3, [r7, #4]
 8012b86:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	689b      	ldr	r3, [r3, #8]
 8012b8c:	f043 0220 	orr.w	r2, r3, #32
 8012b90:	687b      	ldr	r3, [r7, #4]
 8012b92:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8012b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8012b96:	4618      	mov	r0, r3
 8012b98:	3710      	adds	r7, #16
 8012b9a:	46bd      	mov	sp, r7
 8012b9c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8012ba0:	b004      	add	sp, #16
 8012ba2:	4770      	bx	lr
 8012ba4:	ffbdffbf 	.word	0xffbdffbf
 8012ba8:	03ee0000 	.word	0x03ee0000

08012bac <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8012bac:	b480      	push	{r7}
 8012bae:	b087      	sub	sp, #28
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	60f8      	str	r0, [r7, #12]
 8012bb4:	60b9      	str	r1, [r7, #8]
 8012bb6:	4613      	mov	r3, r2
 8012bb8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8012bba:	79fb      	ldrb	r3, [r7, #7]
 8012bbc:	2b02      	cmp	r3, #2
 8012bbe:	d165      	bne.n	8012c8c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8012bc0:	68bb      	ldr	r3, [r7, #8]
 8012bc2:	4a41      	ldr	r2, [pc, #260]	; (8012cc8 <USB_SetTurnaroundTime+0x11c>)
 8012bc4:	4293      	cmp	r3, r2
 8012bc6:	d906      	bls.n	8012bd6 <USB_SetTurnaroundTime+0x2a>
 8012bc8:	68bb      	ldr	r3, [r7, #8]
 8012bca:	4a40      	ldr	r2, [pc, #256]	; (8012ccc <USB_SetTurnaroundTime+0x120>)
 8012bcc:	4293      	cmp	r3, r2
 8012bce:	d202      	bcs.n	8012bd6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8012bd0:	230f      	movs	r3, #15
 8012bd2:	617b      	str	r3, [r7, #20]
 8012bd4:	e062      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8012bd6:	68bb      	ldr	r3, [r7, #8]
 8012bd8:	4a3c      	ldr	r2, [pc, #240]	; (8012ccc <USB_SetTurnaroundTime+0x120>)
 8012bda:	4293      	cmp	r3, r2
 8012bdc:	d306      	bcc.n	8012bec <USB_SetTurnaroundTime+0x40>
 8012bde:	68bb      	ldr	r3, [r7, #8]
 8012be0:	4a3b      	ldr	r2, [pc, #236]	; (8012cd0 <USB_SetTurnaroundTime+0x124>)
 8012be2:	4293      	cmp	r3, r2
 8012be4:	d202      	bcs.n	8012bec <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8012be6:	230e      	movs	r3, #14
 8012be8:	617b      	str	r3, [r7, #20]
 8012bea:	e057      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8012bec:	68bb      	ldr	r3, [r7, #8]
 8012bee:	4a38      	ldr	r2, [pc, #224]	; (8012cd0 <USB_SetTurnaroundTime+0x124>)
 8012bf0:	4293      	cmp	r3, r2
 8012bf2:	d306      	bcc.n	8012c02 <USB_SetTurnaroundTime+0x56>
 8012bf4:	68bb      	ldr	r3, [r7, #8]
 8012bf6:	4a37      	ldr	r2, [pc, #220]	; (8012cd4 <USB_SetTurnaroundTime+0x128>)
 8012bf8:	4293      	cmp	r3, r2
 8012bfa:	d202      	bcs.n	8012c02 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8012bfc:	230d      	movs	r3, #13
 8012bfe:	617b      	str	r3, [r7, #20]
 8012c00:	e04c      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8012c02:	68bb      	ldr	r3, [r7, #8]
 8012c04:	4a33      	ldr	r2, [pc, #204]	; (8012cd4 <USB_SetTurnaroundTime+0x128>)
 8012c06:	4293      	cmp	r3, r2
 8012c08:	d306      	bcc.n	8012c18 <USB_SetTurnaroundTime+0x6c>
 8012c0a:	68bb      	ldr	r3, [r7, #8]
 8012c0c:	4a32      	ldr	r2, [pc, #200]	; (8012cd8 <USB_SetTurnaroundTime+0x12c>)
 8012c0e:	4293      	cmp	r3, r2
 8012c10:	d802      	bhi.n	8012c18 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8012c12:	230c      	movs	r3, #12
 8012c14:	617b      	str	r3, [r7, #20]
 8012c16:	e041      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8012c18:	68bb      	ldr	r3, [r7, #8]
 8012c1a:	4a2f      	ldr	r2, [pc, #188]	; (8012cd8 <USB_SetTurnaroundTime+0x12c>)
 8012c1c:	4293      	cmp	r3, r2
 8012c1e:	d906      	bls.n	8012c2e <USB_SetTurnaroundTime+0x82>
 8012c20:	68bb      	ldr	r3, [r7, #8]
 8012c22:	4a2e      	ldr	r2, [pc, #184]	; (8012cdc <USB_SetTurnaroundTime+0x130>)
 8012c24:	4293      	cmp	r3, r2
 8012c26:	d802      	bhi.n	8012c2e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8012c28:	230b      	movs	r3, #11
 8012c2a:	617b      	str	r3, [r7, #20]
 8012c2c:	e036      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8012c2e:	68bb      	ldr	r3, [r7, #8]
 8012c30:	4a2a      	ldr	r2, [pc, #168]	; (8012cdc <USB_SetTurnaroundTime+0x130>)
 8012c32:	4293      	cmp	r3, r2
 8012c34:	d906      	bls.n	8012c44 <USB_SetTurnaroundTime+0x98>
 8012c36:	68bb      	ldr	r3, [r7, #8]
 8012c38:	4a29      	ldr	r2, [pc, #164]	; (8012ce0 <USB_SetTurnaroundTime+0x134>)
 8012c3a:	4293      	cmp	r3, r2
 8012c3c:	d802      	bhi.n	8012c44 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8012c3e:	230a      	movs	r3, #10
 8012c40:	617b      	str	r3, [r7, #20]
 8012c42:	e02b      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8012c44:	68bb      	ldr	r3, [r7, #8]
 8012c46:	4a26      	ldr	r2, [pc, #152]	; (8012ce0 <USB_SetTurnaroundTime+0x134>)
 8012c48:	4293      	cmp	r3, r2
 8012c4a:	d906      	bls.n	8012c5a <USB_SetTurnaroundTime+0xae>
 8012c4c:	68bb      	ldr	r3, [r7, #8]
 8012c4e:	4a25      	ldr	r2, [pc, #148]	; (8012ce4 <USB_SetTurnaroundTime+0x138>)
 8012c50:	4293      	cmp	r3, r2
 8012c52:	d202      	bcs.n	8012c5a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8012c54:	2309      	movs	r3, #9
 8012c56:	617b      	str	r3, [r7, #20]
 8012c58:	e020      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8012c5a:	68bb      	ldr	r3, [r7, #8]
 8012c5c:	4a21      	ldr	r2, [pc, #132]	; (8012ce4 <USB_SetTurnaroundTime+0x138>)
 8012c5e:	4293      	cmp	r3, r2
 8012c60:	d306      	bcc.n	8012c70 <USB_SetTurnaroundTime+0xc4>
 8012c62:	68bb      	ldr	r3, [r7, #8]
 8012c64:	4a20      	ldr	r2, [pc, #128]	; (8012ce8 <USB_SetTurnaroundTime+0x13c>)
 8012c66:	4293      	cmp	r3, r2
 8012c68:	d802      	bhi.n	8012c70 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8012c6a:	2308      	movs	r3, #8
 8012c6c:	617b      	str	r3, [r7, #20]
 8012c6e:	e015      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8012c70:	68bb      	ldr	r3, [r7, #8]
 8012c72:	4a1d      	ldr	r2, [pc, #116]	; (8012ce8 <USB_SetTurnaroundTime+0x13c>)
 8012c74:	4293      	cmp	r3, r2
 8012c76:	d906      	bls.n	8012c86 <USB_SetTurnaroundTime+0xda>
 8012c78:	68bb      	ldr	r3, [r7, #8]
 8012c7a:	4a1c      	ldr	r2, [pc, #112]	; (8012cec <USB_SetTurnaroundTime+0x140>)
 8012c7c:	4293      	cmp	r3, r2
 8012c7e:	d202      	bcs.n	8012c86 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8012c80:	2307      	movs	r3, #7
 8012c82:	617b      	str	r3, [r7, #20]
 8012c84:	e00a      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8012c86:	2306      	movs	r3, #6
 8012c88:	617b      	str	r3, [r7, #20]
 8012c8a:	e007      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8012c8c:	79fb      	ldrb	r3, [r7, #7]
 8012c8e:	2b00      	cmp	r3, #0
 8012c90:	d102      	bne.n	8012c98 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8012c92:	2309      	movs	r3, #9
 8012c94:	617b      	str	r3, [r7, #20]
 8012c96:	e001      	b.n	8012c9c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8012c98:	2309      	movs	r3, #9
 8012c9a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	68db      	ldr	r3, [r3, #12]
 8012ca0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8012ca8:	68fb      	ldr	r3, [r7, #12]
 8012caa:	68da      	ldr	r2, [r3, #12]
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	029b      	lsls	r3, r3, #10
 8012cb0:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8012cb4:	431a      	orrs	r2, r3
 8012cb6:	68fb      	ldr	r3, [r7, #12]
 8012cb8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8012cba:	2300      	movs	r3, #0
}
 8012cbc:	4618      	mov	r0, r3
 8012cbe:	371c      	adds	r7, #28
 8012cc0:	46bd      	mov	sp, r7
 8012cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cc6:	4770      	bx	lr
 8012cc8:	00d8acbf 	.word	0x00d8acbf
 8012ccc:	00e4e1c0 	.word	0x00e4e1c0
 8012cd0:	00f42400 	.word	0x00f42400
 8012cd4:	01067380 	.word	0x01067380
 8012cd8:	011a499f 	.word	0x011a499f
 8012cdc:	01312cff 	.word	0x01312cff
 8012ce0:	014ca43f 	.word	0x014ca43f
 8012ce4:	016e3600 	.word	0x016e3600
 8012ce8:	01a6ab1f 	.word	0x01a6ab1f
 8012cec:	01e84800 	.word	0x01e84800

08012cf0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012cf0:	b480      	push	{r7}
 8012cf2:	b083      	sub	sp, #12
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	689b      	ldr	r3, [r3, #8]
 8012cfc:	f043 0201 	orr.w	r2, r3, #1
 8012d00:	687b      	ldr	r3, [r7, #4]
 8012d02:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012d04:	2300      	movs	r3, #0
}
 8012d06:	4618      	mov	r0, r3
 8012d08:	370c      	adds	r7, #12
 8012d0a:	46bd      	mov	sp, r7
 8012d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d10:	4770      	bx	lr

08012d12 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8012d12:	b480      	push	{r7}
 8012d14:	b083      	sub	sp, #12
 8012d16:	af00      	add	r7, sp, #0
 8012d18:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	689b      	ldr	r3, [r3, #8]
 8012d1e:	f023 0201 	bic.w	r2, r3, #1
 8012d22:	687b      	ldr	r3, [r7, #4]
 8012d24:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8012d26:	2300      	movs	r3, #0
}
 8012d28:	4618      	mov	r0, r3
 8012d2a:	370c      	adds	r7, #12
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d32:	4770      	bx	lr

08012d34 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b084      	sub	sp, #16
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
 8012d3c:	460b      	mov	r3, r1
 8012d3e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8012d40:	2300      	movs	r3, #0
 8012d42:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8012d44:	687b      	ldr	r3, [r7, #4]
 8012d46:	68db      	ldr	r3, [r3, #12]
 8012d48:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8012d50:	78fb      	ldrb	r3, [r7, #3]
 8012d52:	2b01      	cmp	r3, #1
 8012d54:	d115      	bne.n	8012d82 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8012d56:	687b      	ldr	r3, [r7, #4]
 8012d58:	68db      	ldr	r3, [r3, #12]
 8012d5a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8012d5e:	687b      	ldr	r3, [r7, #4]
 8012d60:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012d62:	2001      	movs	r0, #1
 8012d64:	f7f0 fea6 	bl	8003ab4 <HAL_Delay>
      ms++;
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	3301      	adds	r3, #1
 8012d6c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8012d6e:	6878      	ldr	r0, [r7, #4]
 8012d70:	f001 f93f 	bl	8013ff2 <USB_GetMode>
 8012d74:	4603      	mov	r3, r0
 8012d76:	2b01      	cmp	r3, #1
 8012d78:	d01e      	beq.n	8012db8 <USB_SetCurrentMode+0x84>
 8012d7a:	68fb      	ldr	r3, [r7, #12]
 8012d7c:	2b31      	cmp	r3, #49	; 0x31
 8012d7e:	d9f0      	bls.n	8012d62 <USB_SetCurrentMode+0x2e>
 8012d80:	e01a      	b.n	8012db8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8012d82:	78fb      	ldrb	r3, [r7, #3]
 8012d84:	2b00      	cmp	r3, #0
 8012d86:	d115      	bne.n	8012db4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8012d88:	687b      	ldr	r3, [r7, #4]
 8012d8a:	68db      	ldr	r3, [r3, #12]
 8012d8c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8012d94:	2001      	movs	r0, #1
 8012d96:	f7f0 fe8d 	bl	8003ab4 <HAL_Delay>
      ms++;
 8012d9a:	68fb      	ldr	r3, [r7, #12]
 8012d9c:	3301      	adds	r3, #1
 8012d9e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8012da0:	6878      	ldr	r0, [r7, #4]
 8012da2:	f001 f926 	bl	8013ff2 <USB_GetMode>
 8012da6:	4603      	mov	r3, r0
 8012da8:	2b00      	cmp	r3, #0
 8012daa:	d005      	beq.n	8012db8 <USB_SetCurrentMode+0x84>
 8012dac:	68fb      	ldr	r3, [r7, #12]
 8012dae:	2b31      	cmp	r3, #49	; 0x31
 8012db0:	d9f0      	bls.n	8012d94 <USB_SetCurrentMode+0x60>
 8012db2:	e001      	b.n	8012db8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8012db4:	2301      	movs	r3, #1
 8012db6:	e005      	b.n	8012dc4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2b32      	cmp	r3, #50	; 0x32
 8012dbc:	d101      	bne.n	8012dc2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8012dbe:	2301      	movs	r3, #1
 8012dc0:	e000      	b.n	8012dc4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8012dc2:	2300      	movs	r3, #0
}
 8012dc4:	4618      	mov	r0, r3
 8012dc6:	3710      	adds	r7, #16
 8012dc8:	46bd      	mov	sp, r7
 8012dca:	bd80      	pop	{r7, pc}

08012dcc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8012dcc:	b084      	sub	sp, #16
 8012dce:	b580      	push	{r7, lr}
 8012dd0:	b086      	sub	sp, #24
 8012dd2:	af00      	add	r7, sp, #0
 8012dd4:	6078      	str	r0, [r7, #4]
 8012dd6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8012dda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8012dde:	2300      	movs	r3, #0
 8012de0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8012de6:	2300      	movs	r3, #0
 8012de8:	613b      	str	r3, [r7, #16]
 8012dea:	e009      	b.n	8012e00 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8012dec:	687a      	ldr	r2, [r7, #4]
 8012dee:	693b      	ldr	r3, [r7, #16]
 8012df0:	3340      	adds	r3, #64	; 0x40
 8012df2:	009b      	lsls	r3, r3, #2
 8012df4:	4413      	add	r3, r2
 8012df6:	2200      	movs	r2, #0
 8012df8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8012dfa:	693b      	ldr	r3, [r7, #16]
 8012dfc:	3301      	adds	r3, #1
 8012dfe:	613b      	str	r3, [r7, #16]
 8012e00:	693b      	ldr	r3, [r7, #16]
 8012e02:	2b0e      	cmp	r3, #14
 8012e04:	d9f2      	bls.n	8012dec <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8012e06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8012e08:	2b00      	cmp	r3, #0
 8012e0a:	d11c      	bne.n	8012e46 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8012e0c:	68fb      	ldr	r3, [r7, #12]
 8012e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e12:	685b      	ldr	r3, [r3, #4]
 8012e14:	68fa      	ldr	r2, [r7, #12]
 8012e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8012e1a:	f043 0302 	orr.w	r3, r3, #2
 8012e1e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e24:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	681b      	ldr	r3, [r3, #0]
 8012e30:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8012e34:	687b      	ldr	r3, [r7, #4]
 8012e36:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8012e38:	687b      	ldr	r3, [r7, #4]
 8012e3a:	681b      	ldr	r3, [r3, #0]
 8012e3c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	601a      	str	r2, [r3, #0]
 8012e44:	e005      	b.n	8012e52 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8012e46:	687b      	ldr	r3, [r7, #4]
 8012e48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012e4a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8012e4e:	687b      	ldr	r3, [r7, #4]
 8012e50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8012e52:	68fb      	ldr	r3, [r7, #12]
 8012e54:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012e58:	461a      	mov	r2, r3
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8012e5e:	68fb      	ldr	r3, [r7, #12]
 8012e60:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e64:	4619      	mov	r1, r3
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012e6c:	461a      	mov	r2, r3
 8012e6e:	680b      	ldr	r3, [r1, #0]
 8012e70:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8012e72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012e74:	2b01      	cmp	r3, #1
 8012e76:	d10c      	bne.n	8012e92 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8012e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	d104      	bne.n	8012e88 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8012e7e:	2100      	movs	r1, #0
 8012e80:	6878      	ldr	r0, [r7, #4]
 8012e82:	f000 f965 	bl	8013150 <USB_SetDevSpeed>
 8012e86:	e008      	b.n	8012e9a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8012e88:	2101      	movs	r1, #1
 8012e8a:	6878      	ldr	r0, [r7, #4]
 8012e8c:	f000 f960 	bl	8013150 <USB_SetDevSpeed>
 8012e90:	e003      	b.n	8012e9a <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8012e92:	2103      	movs	r1, #3
 8012e94:	6878      	ldr	r0, [r7, #4]
 8012e96:	f000 f95b 	bl	8013150 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012e9a:	2110      	movs	r1, #16
 8012e9c:	6878      	ldr	r0, [r7, #4]
 8012e9e:	f000 f8f3 	bl	8013088 <USB_FlushTxFifo>
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	2b00      	cmp	r3, #0
 8012ea6:	d001      	beq.n	8012eac <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8012ea8:	2301      	movs	r3, #1
 8012eaa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012eac:	6878      	ldr	r0, [r7, #4]
 8012eae:	f000 f91f 	bl	80130f0 <USB_FlushRxFifo>
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d001      	beq.n	8012ebc <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8012eb8:	2301      	movs	r3, #1
 8012eba:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012ec2:	461a      	mov	r2, r3
 8012ec4:	2300      	movs	r3, #0
 8012ec6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8012ec8:	68fb      	ldr	r3, [r7, #12]
 8012eca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012ece:	461a      	mov	r2, r3
 8012ed0:	2300      	movs	r3, #0
 8012ed2:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8012ed4:	68fb      	ldr	r3, [r7, #12]
 8012ed6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012eda:	461a      	mov	r2, r3
 8012edc:	2300      	movs	r3, #0
 8012ede:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012ee0:	2300      	movs	r3, #0
 8012ee2:	613b      	str	r3, [r7, #16]
 8012ee4:	e043      	b.n	8012f6e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8012ee6:	693b      	ldr	r3, [r7, #16]
 8012ee8:	015a      	lsls	r2, r3, #5
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	4413      	add	r3, r2
 8012eee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012ef2:	681b      	ldr	r3, [r3, #0]
 8012ef4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012ef8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012efc:	d118      	bne.n	8012f30 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8012efe:	693b      	ldr	r3, [r7, #16]
 8012f00:	2b00      	cmp	r3, #0
 8012f02:	d10a      	bne.n	8012f1a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8012f04:	693b      	ldr	r3, [r7, #16]
 8012f06:	015a      	lsls	r2, r3, #5
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	4413      	add	r3, r2
 8012f0c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f10:	461a      	mov	r2, r3
 8012f12:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012f16:	6013      	str	r3, [r2, #0]
 8012f18:	e013      	b.n	8012f42 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8012f1a:	693b      	ldr	r3, [r7, #16]
 8012f1c:	015a      	lsls	r2, r3, #5
 8012f1e:	68fb      	ldr	r3, [r7, #12]
 8012f20:	4413      	add	r3, r2
 8012f22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f26:	461a      	mov	r2, r3
 8012f28:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012f2c:	6013      	str	r3, [r2, #0]
 8012f2e:	e008      	b.n	8012f42 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8012f30:	693b      	ldr	r3, [r7, #16]
 8012f32:	015a      	lsls	r2, r3, #5
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	4413      	add	r3, r2
 8012f38:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f3c:	461a      	mov	r2, r3
 8012f3e:	2300      	movs	r3, #0
 8012f40:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8012f42:	693b      	ldr	r3, [r7, #16]
 8012f44:	015a      	lsls	r2, r3, #5
 8012f46:	68fb      	ldr	r3, [r7, #12]
 8012f48:	4413      	add	r3, r2
 8012f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f4e:	461a      	mov	r2, r3
 8012f50:	2300      	movs	r3, #0
 8012f52:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8012f54:	693b      	ldr	r3, [r7, #16]
 8012f56:	015a      	lsls	r2, r3, #5
 8012f58:	68fb      	ldr	r3, [r7, #12]
 8012f5a:	4413      	add	r3, r2
 8012f5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012f60:	461a      	mov	r2, r3
 8012f62:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012f66:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012f68:	693b      	ldr	r3, [r7, #16]
 8012f6a:	3301      	adds	r3, #1
 8012f6c:	613b      	str	r3, [r7, #16]
 8012f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f70:	693a      	ldr	r2, [r7, #16]
 8012f72:	429a      	cmp	r2, r3
 8012f74:	d3b7      	bcc.n	8012ee6 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012f76:	2300      	movs	r3, #0
 8012f78:	613b      	str	r3, [r7, #16]
 8012f7a:	e043      	b.n	8013004 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8012f7c:	693b      	ldr	r3, [r7, #16]
 8012f7e:	015a      	lsls	r2, r3, #5
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	4413      	add	r3, r2
 8012f84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8012f8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8012f92:	d118      	bne.n	8012fc6 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8012f94:	693b      	ldr	r3, [r7, #16]
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d10a      	bne.n	8012fb0 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8012f9a:	693b      	ldr	r3, [r7, #16]
 8012f9c:	015a      	lsls	r2, r3, #5
 8012f9e:	68fb      	ldr	r3, [r7, #12]
 8012fa0:	4413      	add	r3, r2
 8012fa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fa6:	461a      	mov	r2, r3
 8012fa8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8012fac:	6013      	str	r3, [r2, #0]
 8012fae:	e013      	b.n	8012fd8 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8012fb0:	693b      	ldr	r3, [r7, #16]
 8012fb2:	015a      	lsls	r2, r3, #5
 8012fb4:	68fb      	ldr	r3, [r7, #12]
 8012fb6:	4413      	add	r3, r2
 8012fb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fbc:	461a      	mov	r2, r3
 8012fbe:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8012fc2:	6013      	str	r3, [r2, #0]
 8012fc4:	e008      	b.n	8012fd8 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8012fc6:	693b      	ldr	r3, [r7, #16]
 8012fc8:	015a      	lsls	r2, r3, #5
 8012fca:	68fb      	ldr	r3, [r7, #12]
 8012fcc:	4413      	add	r3, r2
 8012fce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fd2:	461a      	mov	r2, r3
 8012fd4:	2300      	movs	r3, #0
 8012fd6:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8012fd8:	693b      	ldr	r3, [r7, #16]
 8012fda:	015a      	lsls	r2, r3, #5
 8012fdc:	68fb      	ldr	r3, [r7, #12]
 8012fde:	4413      	add	r3, r2
 8012fe0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012fe4:	461a      	mov	r2, r3
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8012fea:	693b      	ldr	r3, [r7, #16]
 8012fec:	015a      	lsls	r2, r3, #5
 8012fee:	68fb      	ldr	r3, [r7, #12]
 8012ff0:	4413      	add	r3, r2
 8012ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8012ff6:	461a      	mov	r2, r3
 8012ff8:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8012ffc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8012ffe:	693b      	ldr	r3, [r7, #16]
 8013000:	3301      	adds	r3, #1
 8013002:	613b      	str	r3, [r7, #16]
 8013004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013006:	693a      	ldr	r2, [r7, #16]
 8013008:	429a      	cmp	r2, r3
 801300a:	d3b7      	bcc.n	8012f7c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013012:	691b      	ldr	r3, [r3, #16]
 8013014:	68fa      	ldr	r2, [r7, #12]
 8013016:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801301a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801301e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8013020:	687b      	ldr	r3, [r7, #4]
 8013022:	2200      	movs	r2, #0
 8013024:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 801302c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801302e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013030:	2b00      	cmp	r3, #0
 8013032:	d105      	bne.n	8013040 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	699b      	ldr	r3, [r3, #24]
 8013038:	f043 0210 	orr.w	r2, r3, #16
 801303c:	687b      	ldr	r3, [r7, #4]
 801303e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8013040:	687b      	ldr	r3, [r7, #4]
 8013042:	699a      	ldr	r2, [r3, #24]
 8013044:	4b0e      	ldr	r3, [pc, #56]	; (8013080 <USB_DevInit+0x2b4>)
 8013046:	4313      	orrs	r3, r2
 8013048:	687a      	ldr	r2, [r7, #4]
 801304a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801304c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801304e:	2b00      	cmp	r3, #0
 8013050:	d005      	beq.n	801305e <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	699b      	ldr	r3, [r3, #24]
 8013056:	f043 0208 	orr.w	r2, r3, #8
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801305e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8013060:	2b01      	cmp	r3, #1
 8013062:	d105      	bne.n	8013070 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8013064:	687b      	ldr	r3, [r7, #4]
 8013066:	699a      	ldr	r2, [r3, #24]
 8013068:	4b06      	ldr	r3, [pc, #24]	; (8013084 <USB_DevInit+0x2b8>)
 801306a:	4313      	orrs	r3, r2
 801306c:	687a      	ldr	r2, [r7, #4]
 801306e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8013070:	7dfb      	ldrb	r3, [r7, #23]
}
 8013072:	4618      	mov	r0, r3
 8013074:	3718      	adds	r7, #24
 8013076:	46bd      	mov	sp, r7
 8013078:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801307c:	b004      	add	sp, #16
 801307e:	4770      	bx	lr
 8013080:	803c3800 	.word	0x803c3800
 8013084:	40000004 	.word	0x40000004

08013088 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8013088:	b480      	push	{r7}
 801308a:	b085      	sub	sp, #20
 801308c:	af00      	add	r7, sp, #0
 801308e:	6078      	str	r0, [r7, #4]
 8013090:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8013092:	2300      	movs	r3, #0
 8013094:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8013096:	68fb      	ldr	r3, [r7, #12]
 8013098:	3301      	adds	r3, #1
 801309a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	4a13      	ldr	r2, [pc, #76]	; (80130ec <USB_FlushTxFifo+0x64>)
 80130a0:	4293      	cmp	r3, r2
 80130a2:	d901      	bls.n	80130a8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80130a4:	2303      	movs	r3, #3
 80130a6:	e01b      	b.n	80130e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80130a8:	687b      	ldr	r3, [r7, #4]
 80130aa:	691b      	ldr	r3, [r3, #16]
 80130ac:	2b00      	cmp	r3, #0
 80130ae:	daf2      	bge.n	8013096 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80130b0:	2300      	movs	r3, #0
 80130b2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80130b4:	683b      	ldr	r3, [r7, #0]
 80130b6:	019b      	lsls	r3, r3, #6
 80130b8:	f043 0220 	orr.w	r2, r3, #32
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	3301      	adds	r3, #1
 80130c4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	4a08      	ldr	r2, [pc, #32]	; (80130ec <USB_FlushTxFifo+0x64>)
 80130ca:	4293      	cmp	r3, r2
 80130cc:	d901      	bls.n	80130d2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80130ce:	2303      	movs	r3, #3
 80130d0:	e006      	b.n	80130e0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	691b      	ldr	r3, [r3, #16]
 80130d6:	f003 0320 	and.w	r3, r3, #32
 80130da:	2b20      	cmp	r3, #32
 80130dc:	d0f0      	beq.n	80130c0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80130de:	2300      	movs	r3, #0
}
 80130e0:	4618      	mov	r0, r3
 80130e2:	3714      	adds	r7, #20
 80130e4:	46bd      	mov	sp, r7
 80130e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130ea:	4770      	bx	lr
 80130ec:	00030d40 	.word	0x00030d40

080130f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80130f0:	b480      	push	{r7}
 80130f2:	b085      	sub	sp, #20
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80130f8:	2300      	movs	r3, #0
 80130fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80130fc:	68fb      	ldr	r3, [r7, #12]
 80130fe:	3301      	adds	r3, #1
 8013100:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013102:	68fb      	ldr	r3, [r7, #12]
 8013104:	4a11      	ldr	r2, [pc, #68]	; (801314c <USB_FlushRxFifo+0x5c>)
 8013106:	4293      	cmp	r3, r2
 8013108:	d901      	bls.n	801310e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801310a:	2303      	movs	r3, #3
 801310c:	e018      	b.n	8013140 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	691b      	ldr	r3, [r3, #16]
 8013112:	2b00      	cmp	r3, #0
 8013114:	daf2      	bge.n	80130fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8013116:	2300      	movs	r3, #0
 8013118:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801311a:	687b      	ldr	r3, [r7, #4]
 801311c:	2210      	movs	r2, #16
 801311e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8013120:	68fb      	ldr	r3, [r7, #12]
 8013122:	3301      	adds	r3, #1
 8013124:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8013126:	68fb      	ldr	r3, [r7, #12]
 8013128:	4a08      	ldr	r2, [pc, #32]	; (801314c <USB_FlushRxFifo+0x5c>)
 801312a:	4293      	cmp	r3, r2
 801312c:	d901      	bls.n	8013132 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801312e:	2303      	movs	r3, #3
 8013130:	e006      	b.n	8013140 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	691b      	ldr	r3, [r3, #16]
 8013136:	f003 0310 	and.w	r3, r3, #16
 801313a:	2b10      	cmp	r3, #16
 801313c:	d0f0      	beq.n	8013120 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801313e:	2300      	movs	r3, #0
}
 8013140:	4618      	mov	r0, r3
 8013142:	3714      	adds	r7, #20
 8013144:	46bd      	mov	sp, r7
 8013146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801314a:	4770      	bx	lr
 801314c:	00030d40 	.word	0x00030d40

08013150 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8013150:	b480      	push	{r7}
 8013152:	b085      	sub	sp, #20
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
 8013158:	460b      	mov	r3, r1
 801315a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801315c:	687b      	ldr	r3, [r7, #4]
 801315e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013166:	681a      	ldr	r2, [r3, #0]
 8013168:	78fb      	ldrb	r3, [r7, #3]
 801316a:	68f9      	ldr	r1, [r7, #12]
 801316c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013170:	4313      	orrs	r3, r2
 8013172:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8013174:	2300      	movs	r3, #0
}
 8013176:	4618      	mov	r0, r3
 8013178:	3714      	adds	r7, #20
 801317a:	46bd      	mov	sp, r7
 801317c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013180:	4770      	bx	lr

08013182 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8013182:	b480      	push	{r7}
 8013184:	b087      	sub	sp, #28
 8013186:	af00      	add	r7, sp, #0
 8013188:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801318a:	687b      	ldr	r3, [r7, #4]
 801318c:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801318e:	693b      	ldr	r3, [r7, #16]
 8013190:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013194:	689b      	ldr	r3, [r3, #8]
 8013196:	f003 0306 	and.w	r3, r3, #6
 801319a:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	d102      	bne.n	80131a8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80131a2:	2300      	movs	r3, #0
 80131a4:	75fb      	strb	r3, [r7, #23]
 80131a6:	e00a      	b.n	80131be <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80131a8:	68fb      	ldr	r3, [r7, #12]
 80131aa:	2b02      	cmp	r3, #2
 80131ac:	d002      	beq.n	80131b4 <USB_GetDevSpeed+0x32>
 80131ae:	68fb      	ldr	r3, [r7, #12]
 80131b0:	2b06      	cmp	r3, #6
 80131b2:	d102      	bne.n	80131ba <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80131b4:	2302      	movs	r3, #2
 80131b6:	75fb      	strb	r3, [r7, #23]
 80131b8:	e001      	b.n	80131be <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80131ba:	230f      	movs	r3, #15
 80131bc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80131be:	7dfb      	ldrb	r3, [r7, #23]
}
 80131c0:	4618      	mov	r0, r3
 80131c2:	371c      	adds	r7, #28
 80131c4:	46bd      	mov	sp, r7
 80131c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ca:	4770      	bx	lr

080131cc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80131cc:	b480      	push	{r7}
 80131ce:	b085      	sub	sp, #20
 80131d0:	af00      	add	r7, sp, #0
 80131d2:	6078      	str	r0, [r7, #4]
 80131d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80131d6:	687b      	ldr	r3, [r7, #4]
 80131d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80131da:	683b      	ldr	r3, [r7, #0]
 80131dc:	781b      	ldrb	r3, [r3, #0]
 80131de:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80131e0:	683b      	ldr	r3, [r7, #0]
 80131e2:	785b      	ldrb	r3, [r3, #1]
 80131e4:	2b01      	cmp	r3, #1
 80131e6:	d139      	bne.n	801325c <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80131e8:	68fb      	ldr	r3, [r7, #12]
 80131ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80131ee:	69da      	ldr	r2, [r3, #28]
 80131f0:	683b      	ldr	r3, [r7, #0]
 80131f2:	781b      	ldrb	r3, [r3, #0]
 80131f4:	f003 030f 	and.w	r3, r3, #15
 80131f8:	2101      	movs	r1, #1
 80131fa:	fa01 f303 	lsl.w	r3, r1, r3
 80131fe:	b29b      	uxth	r3, r3
 8013200:	68f9      	ldr	r1, [r7, #12]
 8013202:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013206:	4313      	orrs	r3, r2
 8013208:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801320a:	68bb      	ldr	r3, [r7, #8]
 801320c:	015a      	lsls	r2, r3, #5
 801320e:	68fb      	ldr	r3, [r7, #12]
 8013210:	4413      	add	r3, r2
 8013212:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 801321c:	2b00      	cmp	r3, #0
 801321e:	d153      	bne.n	80132c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013220:	68bb      	ldr	r3, [r7, #8]
 8013222:	015a      	lsls	r2, r3, #5
 8013224:	68fb      	ldr	r3, [r7, #12]
 8013226:	4413      	add	r3, r2
 8013228:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801322c:	681a      	ldr	r2, [r3, #0]
 801322e:	683b      	ldr	r3, [r7, #0]
 8013230:	689b      	ldr	r3, [r3, #8]
 8013232:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8013236:	683b      	ldr	r3, [r7, #0]
 8013238:	791b      	ldrb	r3, [r3, #4]
 801323a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801323c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801323e:	68bb      	ldr	r3, [r7, #8]
 8013240:	059b      	lsls	r3, r3, #22
 8013242:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8013244:	431a      	orrs	r2, r3
 8013246:	68bb      	ldr	r3, [r7, #8]
 8013248:	0159      	lsls	r1, r3, #5
 801324a:	68fb      	ldr	r3, [r7, #12]
 801324c:	440b      	add	r3, r1
 801324e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013252:	4619      	mov	r1, r3
 8013254:	4b20      	ldr	r3, [pc, #128]	; (80132d8 <USB_ActivateEndpoint+0x10c>)
 8013256:	4313      	orrs	r3, r2
 8013258:	600b      	str	r3, [r1, #0]
 801325a:	e035      	b.n	80132c8 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013262:	69da      	ldr	r2, [r3, #28]
 8013264:	683b      	ldr	r3, [r7, #0]
 8013266:	781b      	ldrb	r3, [r3, #0]
 8013268:	f003 030f 	and.w	r3, r3, #15
 801326c:	2101      	movs	r1, #1
 801326e:	fa01 f303 	lsl.w	r3, r1, r3
 8013272:	041b      	lsls	r3, r3, #16
 8013274:	68f9      	ldr	r1, [r7, #12]
 8013276:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801327a:	4313      	orrs	r3, r2
 801327c:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801327e:	68bb      	ldr	r3, [r7, #8]
 8013280:	015a      	lsls	r2, r3, #5
 8013282:	68fb      	ldr	r3, [r7, #12]
 8013284:	4413      	add	r3, r2
 8013286:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8013290:	2b00      	cmp	r3, #0
 8013292:	d119      	bne.n	80132c8 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8013294:	68bb      	ldr	r3, [r7, #8]
 8013296:	015a      	lsls	r2, r3, #5
 8013298:	68fb      	ldr	r3, [r7, #12]
 801329a:	4413      	add	r3, r2
 801329c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80132a0:	681a      	ldr	r2, [r3, #0]
 80132a2:	683b      	ldr	r3, [r7, #0]
 80132a4:	689b      	ldr	r3, [r3, #8]
 80132a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80132aa:	683b      	ldr	r3, [r7, #0]
 80132ac:	791b      	ldrb	r3, [r3, #4]
 80132ae:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80132b0:	430b      	orrs	r3, r1
 80132b2:	431a      	orrs	r2, r3
 80132b4:	68bb      	ldr	r3, [r7, #8]
 80132b6:	0159      	lsls	r1, r3, #5
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	440b      	add	r3, r1
 80132bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80132c0:	4619      	mov	r1, r3
 80132c2:	4b05      	ldr	r3, [pc, #20]	; (80132d8 <USB_ActivateEndpoint+0x10c>)
 80132c4:	4313      	orrs	r3, r2
 80132c6:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80132c8:	2300      	movs	r3, #0
}
 80132ca:	4618      	mov	r0, r3
 80132cc:	3714      	adds	r7, #20
 80132ce:	46bd      	mov	sp, r7
 80132d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80132d4:	4770      	bx	lr
 80132d6:	bf00      	nop
 80132d8:	10008000 	.word	0x10008000

080132dc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80132dc:	b480      	push	{r7}
 80132de:	b085      	sub	sp, #20
 80132e0:	af00      	add	r7, sp, #0
 80132e2:	6078      	str	r0, [r7, #4]
 80132e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80132ea:	683b      	ldr	r3, [r7, #0]
 80132ec:	781b      	ldrb	r3, [r3, #0]
 80132ee:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80132f0:	683b      	ldr	r3, [r7, #0]
 80132f2:	785b      	ldrb	r3, [r3, #1]
 80132f4:	2b01      	cmp	r3, #1
 80132f6:	d161      	bne.n	80133bc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80132f8:	68bb      	ldr	r3, [r7, #8]
 80132fa:	015a      	lsls	r2, r3, #5
 80132fc:	68fb      	ldr	r3, [r7, #12]
 80132fe:	4413      	add	r3, r2
 8013300:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013304:	681b      	ldr	r3, [r3, #0]
 8013306:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801330a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801330e:	d11f      	bne.n	8013350 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8013310:	68bb      	ldr	r3, [r7, #8]
 8013312:	015a      	lsls	r2, r3, #5
 8013314:	68fb      	ldr	r3, [r7, #12]
 8013316:	4413      	add	r3, r2
 8013318:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801331c:	681b      	ldr	r3, [r3, #0]
 801331e:	68ba      	ldr	r2, [r7, #8]
 8013320:	0151      	lsls	r1, r2, #5
 8013322:	68fa      	ldr	r2, [r7, #12]
 8013324:	440a      	add	r2, r1
 8013326:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801332a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 801332e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8013330:	68bb      	ldr	r3, [r7, #8]
 8013332:	015a      	lsls	r2, r3, #5
 8013334:	68fb      	ldr	r3, [r7, #12]
 8013336:	4413      	add	r3, r2
 8013338:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	68ba      	ldr	r2, [r7, #8]
 8013340:	0151      	lsls	r1, r2, #5
 8013342:	68fa      	ldr	r2, [r7, #12]
 8013344:	440a      	add	r2, r1
 8013346:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801334a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801334e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013350:	68fb      	ldr	r3, [r7, #12]
 8013352:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013356:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8013358:	683b      	ldr	r3, [r7, #0]
 801335a:	781b      	ldrb	r3, [r3, #0]
 801335c:	f003 030f 	and.w	r3, r3, #15
 8013360:	2101      	movs	r1, #1
 8013362:	fa01 f303 	lsl.w	r3, r1, r3
 8013366:	b29b      	uxth	r3, r3
 8013368:	43db      	mvns	r3, r3
 801336a:	68f9      	ldr	r1, [r7, #12]
 801336c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013370:	4013      	ands	r3, r2
 8013372:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8013374:	68fb      	ldr	r3, [r7, #12]
 8013376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801337a:	69da      	ldr	r2, [r3, #28]
 801337c:	683b      	ldr	r3, [r7, #0]
 801337e:	781b      	ldrb	r3, [r3, #0]
 8013380:	f003 030f 	and.w	r3, r3, #15
 8013384:	2101      	movs	r1, #1
 8013386:	fa01 f303 	lsl.w	r3, r1, r3
 801338a:	b29b      	uxth	r3, r3
 801338c:	43db      	mvns	r3, r3
 801338e:	68f9      	ldr	r1, [r7, #12]
 8013390:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013394:	4013      	ands	r3, r2
 8013396:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8013398:	68bb      	ldr	r3, [r7, #8]
 801339a:	015a      	lsls	r2, r3, #5
 801339c:	68fb      	ldr	r3, [r7, #12]
 801339e:	4413      	add	r3, r2
 80133a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80133a4:	681a      	ldr	r2, [r3, #0]
 80133a6:	68bb      	ldr	r3, [r7, #8]
 80133a8:	0159      	lsls	r1, r3, #5
 80133aa:	68fb      	ldr	r3, [r7, #12]
 80133ac:	440b      	add	r3, r1
 80133ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80133b2:	4619      	mov	r1, r3
 80133b4:	4b35      	ldr	r3, [pc, #212]	; (801348c <USB_DeactivateEndpoint+0x1b0>)
 80133b6:	4013      	ands	r3, r2
 80133b8:	600b      	str	r3, [r1, #0]
 80133ba:	e060      	b.n	801347e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80133bc:	68bb      	ldr	r3, [r7, #8]
 80133be:	015a      	lsls	r2, r3, #5
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	4413      	add	r3, r2
 80133c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133c8:	681b      	ldr	r3, [r3, #0]
 80133ca:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80133ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80133d2:	d11f      	bne.n	8013414 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80133d4:	68bb      	ldr	r3, [r7, #8]
 80133d6:	015a      	lsls	r2, r3, #5
 80133d8:	68fb      	ldr	r3, [r7, #12]
 80133da:	4413      	add	r3, r2
 80133dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80133e0:	681b      	ldr	r3, [r3, #0]
 80133e2:	68ba      	ldr	r2, [r7, #8]
 80133e4:	0151      	lsls	r1, r2, #5
 80133e6:	68fa      	ldr	r2, [r7, #12]
 80133e8:	440a      	add	r2, r1
 80133ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80133ee:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80133f2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80133f4:	68bb      	ldr	r3, [r7, #8]
 80133f6:	015a      	lsls	r2, r3, #5
 80133f8:	68fb      	ldr	r3, [r7, #12]
 80133fa:	4413      	add	r3, r2
 80133fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	68ba      	ldr	r2, [r7, #8]
 8013404:	0151      	lsls	r1, r2, #5
 8013406:	68fa      	ldr	r2, [r7, #12]
 8013408:	440a      	add	r2, r1
 801340a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801340e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013412:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801341a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 801341c:	683b      	ldr	r3, [r7, #0]
 801341e:	781b      	ldrb	r3, [r3, #0]
 8013420:	f003 030f 	and.w	r3, r3, #15
 8013424:	2101      	movs	r1, #1
 8013426:	fa01 f303 	lsl.w	r3, r1, r3
 801342a:	041b      	lsls	r3, r3, #16
 801342c:	43db      	mvns	r3, r3
 801342e:	68f9      	ldr	r1, [r7, #12]
 8013430:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013434:	4013      	ands	r3, r2
 8013436:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801343e:	69da      	ldr	r2, [r3, #28]
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	781b      	ldrb	r3, [r3, #0]
 8013444:	f003 030f 	and.w	r3, r3, #15
 8013448:	2101      	movs	r1, #1
 801344a:	fa01 f303 	lsl.w	r3, r1, r3
 801344e:	041b      	lsls	r3, r3, #16
 8013450:	43db      	mvns	r3, r3
 8013452:	68f9      	ldr	r1, [r7, #12]
 8013454:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013458:	4013      	ands	r3, r2
 801345a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801345c:	68bb      	ldr	r3, [r7, #8]
 801345e:	015a      	lsls	r2, r3, #5
 8013460:	68fb      	ldr	r3, [r7, #12]
 8013462:	4413      	add	r3, r2
 8013464:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013468:	681a      	ldr	r2, [r3, #0]
 801346a:	68bb      	ldr	r3, [r7, #8]
 801346c:	0159      	lsls	r1, r3, #5
 801346e:	68fb      	ldr	r3, [r7, #12]
 8013470:	440b      	add	r3, r1
 8013472:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013476:	4619      	mov	r1, r3
 8013478:	4b05      	ldr	r3, [pc, #20]	; (8013490 <USB_DeactivateEndpoint+0x1b4>)
 801347a:	4013      	ands	r3, r2
 801347c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801347e:	2300      	movs	r3, #0
}
 8013480:	4618      	mov	r0, r3
 8013482:	3714      	adds	r7, #20
 8013484:	46bd      	mov	sp, r7
 8013486:	f85d 7b04 	ldr.w	r7, [sp], #4
 801348a:	4770      	bx	lr
 801348c:	ec337800 	.word	0xec337800
 8013490:	eff37800 	.word	0xeff37800

08013494 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8013494:	b580      	push	{r7, lr}
 8013496:	b08a      	sub	sp, #40	; 0x28
 8013498:	af02      	add	r7, sp, #8
 801349a:	60f8      	str	r0, [r7, #12]
 801349c:	60b9      	str	r1, [r7, #8]
 801349e:	4613      	mov	r3, r2
 80134a0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80134a2:	68fb      	ldr	r3, [r7, #12]
 80134a4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80134a6:	68bb      	ldr	r3, [r7, #8]
 80134a8:	781b      	ldrb	r3, [r3, #0]
 80134aa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80134ac:	68bb      	ldr	r3, [r7, #8]
 80134ae:	785b      	ldrb	r3, [r3, #1]
 80134b0:	2b01      	cmp	r3, #1
 80134b2:	f040 8181 	bne.w	80137b8 <USB_EPStartXfer+0x324>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80134b6:	68bb      	ldr	r3, [r7, #8]
 80134b8:	691b      	ldr	r3, [r3, #16]
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d132      	bne.n	8013524 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80134be:	69bb      	ldr	r3, [r7, #24]
 80134c0:	015a      	lsls	r2, r3, #5
 80134c2:	69fb      	ldr	r3, [r7, #28]
 80134c4:	4413      	add	r3, r2
 80134c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134ca:	691a      	ldr	r2, [r3, #16]
 80134cc:	69bb      	ldr	r3, [r7, #24]
 80134ce:	0159      	lsls	r1, r3, #5
 80134d0:	69fb      	ldr	r3, [r7, #28]
 80134d2:	440b      	add	r3, r1
 80134d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134d8:	4619      	mov	r1, r3
 80134da:	4ba5      	ldr	r3, [pc, #660]	; (8013770 <USB_EPStartXfer+0x2dc>)
 80134dc:	4013      	ands	r3, r2
 80134de:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80134e0:	69bb      	ldr	r3, [r7, #24]
 80134e2:	015a      	lsls	r2, r3, #5
 80134e4:	69fb      	ldr	r3, [r7, #28]
 80134e6:	4413      	add	r3, r2
 80134e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80134ec:	691b      	ldr	r3, [r3, #16]
 80134ee:	69ba      	ldr	r2, [r7, #24]
 80134f0:	0151      	lsls	r1, r2, #5
 80134f2:	69fa      	ldr	r2, [r7, #28]
 80134f4:	440a      	add	r2, r1
 80134f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80134fa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80134fe:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013500:	69bb      	ldr	r3, [r7, #24]
 8013502:	015a      	lsls	r2, r3, #5
 8013504:	69fb      	ldr	r3, [r7, #28]
 8013506:	4413      	add	r3, r2
 8013508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801350c:	691a      	ldr	r2, [r3, #16]
 801350e:	69bb      	ldr	r3, [r7, #24]
 8013510:	0159      	lsls	r1, r3, #5
 8013512:	69fb      	ldr	r3, [r7, #28]
 8013514:	440b      	add	r3, r1
 8013516:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801351a:	4619      	mov	r1, r3
 801351c:	4b95      	ldr	r3, [pc, #596]	; (8013774 <USB_EPStartXfer+0x2e0>)
 801351e:	4013      	ands	r3, r2
 8013520:	610b      	str	r3, [r1, #16]
 8013522:	e092      	b.n	801364a <USB_EPStartXfer+0x1b6>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8013524:	69bb      	ldr	r3, [r7, #24]
 8013526:	015a      	lsls	r2, r3, #5
 8013528:	69fb      	ldr	r3, [r7, #28]
 801352a:	4413      	add	r3, r2
 801352c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013530:	691a      	ldr	r2, [r3, #16]
 8013532:	69bb      	ldr	r3, [r7, #24]
 8013534:	0159      	lsls	r1, r3, #5
 8013536:	69fb      	ldr	r3, [r7, #28]
 8013538:	440b      	add	r3, r1
 801353a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801353e:	4619      	mov	r1, r3
 8013540:	4b8c      	ldr	r3, [pc, #560]	; (8013774 <USB_EPStartXfer+0x2e0>)
 8013542:	4013      	ands	r3, r2
 8013544:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8013546:	69bb      	ldr	r3, [r7, #24]
 8013548:	015a      	lsls	r2, r3, #5
 801354a:	69fb      	ldr	r3, [r7, #28]
 801354c:	4413      	add	r3, r2
 801354e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013552:	691a      	ldr	r2, [r3, #16]
 8013554:	69bb      	ldr	r3, [r7, #24]
 8013556:	0159      	lsls	r1, r3, #5
 8013558:	69fb      	ldr	r3, [r7, #28]
 801355a:	440b      	add	r3, r1
 801355c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013560:	4619      	mov	r1, r3
 8013562:	4b83      	ldr	r3, [pc, #524]	; (8013770 <USB_EPStartXfer+0x2dc>)
 8013564:	4013      	ands	r3, r2
 8013566:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8013568:	69bb      	ldr	r3, [r7, #24]
 801356a:	2b00      	cmp	r3, #0
 801356c:	d11a      	bne.n	80135a4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801356e:	68bb      	ldr	r3, [r7, #8]
 8013570:	691a      	ldr	r2, [r3, #16]
 8013572:	68bb      	ldr	r3, [r7, #8]
 8013574:	689b      	ldr	r3, [r3, #8]
 8013576:	429a      	cmp	r2, r3
 8013578:	d903      	bls.n	8013582 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801357a:	68bb      	ldr	r3, [r7, #8]
 801357c:	689a      	ldr	r2, [r3, #8]
 801357e:	68bb      	ldr	r3, [r7, #8]
 8013580:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8013582:	69bb      	ldr	r3, [r7, #24]
 8013584:	015a      	lsls	r2, r3, #5
 8013586:	69fb      	ldr	r3, [r7, #28]
 8013588:	4413      	add	r3, r2
 801358a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801358e:	691b      	ldr	r3, [r3, #16]
 8013590:	69ba      	ldr	r2, [r7, #24]
 8013592:	0151      	lsls	r1, r2, #5
 8013594:	69fa      	ldr	r2, [r7, #28]
 8013596:	440a      	add	r2, r1
 8013598:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801359c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80135a0:	6113      	str	r3, [r2, #16]
 80135a2:	e01b      	b.n	80135dc <USB_EPStartXfer+0x148>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80135a4:	69bb      	ldr	r3, [r7, #24]
 80135a6:	015a      	lsls	r2, r3, #5
 80135a8:	69fb      	ldr	r3, [r7, #28]
 80135aa:	4413      	add	r3, r2
 80135ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135b0:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80135b2:	68bb      	ldr	r3, [r7, #8]
 80135b4:	6919      	ldr	r1, [r3, #16]
 80135b6:	68bb      	ldr	r3, [r7, #8]
 80135b8:	689b      	ldr	r3, [r3, #8]
 80135ba:	440b      	add	r3, r1
 80135bc:	1e59      	subs	r1, r3, #1
 80135be:	68bb      	ldr	r3, [r7, #8]
 80135c0:	689b      	ldr	r3, [r3, #8]
 80135c2:	fbb1 f3f3 	udiv	r3, r1, r3
 80135c6:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80135c8:	4b6b      	ldr	r3, [pc, #428]	; (8013778 <USB_EPStartXfer+0x2e4>)
 80135ca:	400b      	ands	r3, r1
 80135cc:	69b9      	ldr	r1, [r7, #24]
 80135ce:	0148      	lsls	r0, r1, #5
 80135d0:	69f9      	ldr	r1, [r7, #28]
 80135d2:	4401      	add	r1, r0
 80135d4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80135d8:	4313      	orrs	r3, r2
 80135da:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80135dc:	69bb      	ldr	r3, [r7, #24]
 80135de:	015a      	lsls	r2, r3, #5
 80135e0:	69fb      	ldr	r3, [r7, #28]
 80135e2:	4413      	add	r3, r2
 80135e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80135e8:	691a      	ldr	r2, [r3, #16]
 80135ea:	68bb      	ldr	r3, [r7, #8]
 80135ec:	691b      	ldr	r3, [r3, #16]
 80135ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80135f2:	69b9      	ldr	r1, [r7, #24]
 80135f4:	0148      	lsls	r0, r1, #5
 80135f6:	69f9      	ldr	r1, [r7, #28]
 80135f8:	4401      	add	r1, r0
 80135fa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80135fe:	4313      	orrs	r3, r2
 8013600:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8013602:	68bb      	ldr	r3, [r7, #8]
 8013604:	791b      	ldrb	r3, [r3, #4]
 8013606:	2b01      	cmp	r3, #1
 8013608:	d11f      	bne.n	801364a <USB_EPStartXfer+0x1b6>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801360a:	69bb      	ldr	r3, [r7, #24]
 801360c:	015a      	lsls	r2, r3, #5
 801360e:	69fb      	ldr	r3, [r7, #28]
 8013610:	4413      	add	r3, r2
 8013612:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013616:	691b      	ldr	r3, [r3, #16]
 8013618:	69ba      	ldr	r2, [r7, #24]
 801361a:	0151      	lsls	r1, r2, #5
 801361c:	69fa      	ldr	r2, [r7, #28]
 801361e:	440a      	add	r2, r1
 8013620:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013624:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8013628:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 801362a:	69bb      	ldr	r3, [r7, #24]
 801362c:	015a      	lsls	r2, r3, #5
 801362e:	69fb      	ldr	r3, [r7, #28]
 8013630:	4413      	add	r3, r2
 8013632:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013636:	691b      	ldr	r3, [r3, #16]
 8013638:	69ba      	ldr	r2, [r7, #24]
 801363a:	0151      	lsls	r1, r2, #5
 801363c:	69fa      	ldr	r2, [r7, #28]
 801363e:	440a      	add	r2, r1
 8013640:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013644:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8013648:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 801364a:	79fb      	ldrb	r3, [r7, #7]
 801364c:	2b01      	cmp	r3, #1
 801364e:	d14b      	bne.n	80136e8 <USB_EPStartXfer+0x254>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8013650:	68bb      	ldr	r3, [r7, #8]
 8013652:	69db      	ldr	r3, [r3, #28]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d009      	beq.n	801366c <USB_EPStartXfer+0x1d8>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8013658:	69bb      	ldr	r3, [r7, #24]
 801365a:	015a      	lsls	r2, r3, #5
 801365c:	69fb      	ldr	r3, [r7, #28]
 801365e:	4413      	add	r3, r2
 8013660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013664:	461a      	mov	r2, r3
 8013666:	68bb      	ldr	r3, [r7, #8]
 8013668:	69db      	ldr	r3, [r3, #28]
 801366a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801366c:	68bb      	ldr	r3, [r7, #8]
 801366e:	791b      	ldrb	r3, [r3, #4]
 8013670:	2b01      	cmp	r3, #1
 8013672:	d128      	bne.n	80136c6 <USB_EPStartXfer+0x232>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8013674:	69fb      	ldr	r3, [r7, #28]
 8013676:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801367a:	689b      	ldr	r3, [r3, #8]
 801367c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013680:	2b00      	cmp	r3, #0
 8013682:	d110      	bne.n	80136a6 <USB_EPStartXfer+0x212>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8013684:	69bb      	ldr	r3, [r7, #24]
 8013686:	015a      	lsls	r2, r3, #5
 8013688:	69fb      	ldr	r3, [r7, #28]
 801368a:	4413      	add	r3, r2
 801368c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013690:	681b      	ldr	r3, [r3, #0]
 8013692:	69ba      	ldr	r2, [r7, #24]
 8013694:	0151      	lsls	r1, r2, #5
 8013696:	69fa      	ldr	r2, [r7, #28]
 8013698:	440a      	add	r2, r1
 801369a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801369e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80136a2:	6013      	str	r3, [r2, #0]
 80136a4:	e00f      	b.n	80136c6 <USB_EPStartXfer+0x232>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80136a6:	69bb      	ldr	r3, [r7, #24]
 80136a8:	015a      	lsls	r2, r3, #5
 80136aa:	69fb      	ldr	r3, [r7, #28]
 80136ac:	4413      	add	r3, r2
 80136ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136b2:	681b      	ldr	r3, [r3, #0]
 80136b4:	69ba      	ldr	r2, [r7, #24]
 80136b6:	0151      	lsls	r1, r2, #5
 80136b8:	69fa      	ldr	r2, [r7, #28]
 80136ba:	440a      	add	r2, r1
 80136bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80136c0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80136c4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80136c6:	69bb      	ldr	r3, [r7, #24]
 80136c8:	015a      	lsls	r2, r3, #5
 80136ca:	69fb      	ldr	r3, [r7, #28]
 80136cc:	4413      	add	r3, r2
 80136ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136d2:	681b      	ldr	r3, [r3, #0]
 80136d4:	69ba      	ldr	r2, [r7, #24]
 80136d6:	0151      	lsls	r1, r2, #5
 80136d8:	69fa      	ldr	r2, [r7, #28]
 80136da:	440a      	add	r2, r1
 80136dc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80136e0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80136e4:	6013      	str	r3, [r2, #0]
 80136e6:	e16a      	b.n	80139be <USB_EPStartXfer+0x52a>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80136e8:	69bb      	ldr	r3, [r7, #24]
 80136ea:	015a      	lsls	r2, r3, #5
 80136ec:	69fb      	ldr	r3, [r7, #28]
 80136ee:	4413      	add	r3, r2
 80136f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80136f4:	681b      	ldr	r3, [r3, #0]
 80136f6:	69ba      	ldr	r2, [r7, #24]
 80136f8:	0151      	lsls	r1, r2, #5
 80136fa:	69fa      	ldr	r2, [r7, #28]
 80136fc:	440a      	add	r2, r1
 80136fe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013702:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8013706:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8013708:	68bb      	ldr	r3, [r7, #8]
 801370a:	791b      	ldrb	r3, [r3, #4]
 801370c:	2b01      	cmp	r3, #1
 801370e:	d015      	beq.n	801373c <USB_EPStartXfer+0x2a8>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8013710:	68bb      	ldr	r3, [r7, #8]
 8013712:	691b      	ldr	r3, [r3, #16]
 8013714:	2b00      	cmp	r3, #0
 8013716:	f000 8152 	beq.w	80139be <USB_EPStartXfer+0x52a>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801371a:	69fb      	ldr	r3, [r7, #28]
 801371c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013720:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8013722:	68bb      	ldr	r3, [r7, #8]
 8013724:	781b      	ldrb	r3, [r3, #0]
 8013726:	f003 030f 	and.w	r3, r3, #15
 801372a:	2101      	movs	r1, #1
 801372c:	fa01 f303 	lsl.w	r3, r1, r3
 8013730:	69f9      	ldr	r1, [r7, #28]
 8013732:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013736:	4313      	orrs	r3, r2
 8013738:	634b      	str	r3, [r1, #52]	; 0x34
 801373a:	e140      	b.n	80139be <USB_EPStartXfer+0x52a>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801373c:	69fb      	ldr	r3, [r7, #28]
 801373e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013742:	689b      	ldr	r3, [r3, #8]
 8013744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013748:	2b00      	cmp	r3, #0
 801374a:	d117      	bne.n	801377c <USB_EPStartXfer+0x2e8>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801374c:	69bb      	ldr	r3, [r7, #24]
 801374e:	015a      	lsls	r2, r3, #5
 8013750:	69fb      	ldr	r3, [r7, #28]
 8013752:	4413      	add	r3, r2
 8013754:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013758:	681b      	ldr	r3, [r3, #0]
 801375a:	69ba      	ldr	r2, [r7, #24]
 801375c:	0151      	lsls	r1, r2, #5
 801375e:	69fa      	ldr	r2, [r7, #28]
 8013760:	440a      	add	r2, r1
 8013762:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013766:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801376a:	6013      	str	r3, [r2, #0]
 801376c:	e016      	b.n	801379c <USB_EPStartXfer+0x308>
 801376e:	bf00      	nop
 8013770:	e007ffff 	.word	0xe007ffff
 8013774:	fff80000 	.word	0xfff80000
 8013778:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801377c:	69bb      	ldr	r3, [r7, #24]
 801377e:	015a      	lsls	r2, r3, #5
 8013780:	69fb      	ldr	r3, [r7, #28]
 8013782:	4413      	add	r3, r2
 8013784:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	69ba      	ldr	r2, [r7, #24]
 801378c:	0151      	lsls	r1, r2, #5
 801378e:	69fa      	ldr	r2, [r7, #28]
 8013790:	440a      	add	r2, r1
 8013792:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013796:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801379a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801379c:	68bb      	ldr	r3, [r7, #8]
 801379e:	68d9      	ldr	r1, [r3, #12]
 80137a0:	68bb      	ldr	r3, [r7, #8]
 80137a2:	781a      	ldrb	r2, [r3, #0]
 80137a4:	68bb      	ldr	r3, [r7, #8]
 80137a6:	691b      	ldr	r3, [r3, #16]
 80137a8:	b298      	uxth	r0, r3
 80137aa:	79fb      	ldrb	r3, [r7, #7]
 80137ac:	9300      	str	r3, [sp, #0]
 80137ae:	4603      	mov	r3, r0
 80137b0:	68f8      	ldr	r0, [r7, #12]
 80137b2:	f000 f9b9 	bl	8013b28 <USB_WritePacket>
 80137b6:	e102      	b.n	80139be <USB_EPStartXfer+0x52a>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80137b8:	69bb      	ldr	r3, [r7, #24]
 80137ba:	015a      	lsls	r2, r3, #5
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	4413      	add	r3, r2
 80137c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137c4:	691a      	ldr	r2, [r3, #16]
 80137c6:	69bb      	ldr	r3, [r7, #24]
 80137c8:	0159      	lsls	r1, r3, #5
 80137ca:	69fb      	ldr	r3, [r7, #28]
 80137cc:	440b      	add	r3, r1
 80137ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137d2:	4619      	mov	r1, r3
 80137d4:	4b7c      	ldr	r3, [pc, #496]	; (80139c8 <USB_EPStartXfer+0x534>)
 80137d6:	4013      	ands	r3, r2
 80137d8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80137da:	69bb      	ldr	r3, [r7, #24]
 80137dc:	015a      	lsls	r2, r3, #5
 80137de:	69fb      	ldr	r3, [r7, #28]
 80137e0:	4413      	add	r3, r2
 80137e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137e6:	691a      	ldr	r2, [r3, #16]
 80137e8:	69bb      	ldr	r3, [r7, #24]
 80137ea:	0159      	lsls	r1, r3, #5
 80137ec:	69fb      	ldr	r3, [r7, #28]
 80137ee:	440b      	add	r3, r1
 80137f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80137f4:	4619      	mov	r1, r3
 80137f6:	4b75      	ldr	r3, [pc, #468]	; (80139cc <USB_EPStartXfer+0x538>)
 80137f8:	4013      	ands	r3, r2
 80137fa:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 80137fc:	69bb      	ldr	r3, [r7, #24]
 80137fe:	2b00      	cmp	r3, #0
 8013800:	d12f      	bne.n	8013862 <USB_EPStartXfer+0x3ce>
    {
      if (ep->xfer_len > 0U)
 8013802:	68bb      	ldr	r3, [r7, #8]
 8013804:	691b      	ldr	r3, [r3, #16]
 8013806:	2b00      	cmp	r3, #0
 8013808:	d003      	beq.n	8013812 <USB_EPStartXfer+0x37e>
      {
        ep->xfer_len = ep->maxpacket;
 801380a:	68bb      	ldr	r3, [r7, #8]
 801380c:	689a      	ldr	r2, [r3, #8]
 801380e:	68bb      	ldr	r3, [r7, #8]
 8013810:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8013812:	68bb      	ldr	r3, [r7, #8]
 8013814:	689a      	ldr	r2, [r3, #8]
 8013816:	68bb      	ldr	r3, [r7, #8]
 8013818:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801381a:	69bb      	ldr	r3, [r7, #24]
 801381c:	015a      	lsls	r2, r3, #5
 801381e:	69fb      	ldr	r3, [r7, #28]
 8013820:	4413      	add	r3, r2
 8013822:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013826:	691a      	ldr	r2, [r3, #16]
 8013828:	68bb      	ldr	r3, [r7, #8]
 801382a:	6a1b      	ldr	r3, [r3, #32]
 801382c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013830:	69b9      	ldr	r1, [r7, #24]
 8013832:	0148      	lsls	r0, r1, #5
 8013834:	69f9      	ldr	r1, [r7, #28]
 8013836:	4401      	add	r1, r0
 8013838:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801383c:	4313      	orrs	r3, r2
 801383e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013840:	69bb      	ldr	r3, [r7, #24]
 8013842:	015a      	lsls	r2, r3, #5
 8013844:	69fb      	ldr	r3, [r7, #28]
 8013846:	4413      	add	r3, r2
 8013848:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801384c:	691b      	ldr	r3, [r3, #16]
 801384e:	69ba      	ldr	r2, [r7, #24]
 8013850:	0151      	lsls	r1, r2, #5
 8013852:	69fa      	ldr	r2, [r7, #28]
 8013854:	440a      	add	r2, r1
 8013856:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801385a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 801385e:	6113      	str	r3, [r2, #16]
 8013860:	e05f      	b.n	8013922 <USB_EPStartXfer+0x48e>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8013862:	68bb      	ldr	r3, [r7, #8]
 8013864:	691b      	ldr	r3, [r3, #16]
 8013866:	2b00      	cmp	r3, #0
 8013868:	d123      	bne.n	80138b2 <USB_EPStartXfer+0x41e>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801386a:	69bb      	ldr	r3, [r7, #24]
 801386c:	015a      	lsls	r2, r3, #5
 801386e:	69fb      	ldr	r3, [r7, #28]
 8013870:	4413      	add	r3, r2
 8013872:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013876:	691a      	ldr	r2, [r3, #16]
 8013878:	68bb      	ldr	r3, [r7, #8]
 801387a:	689b      	ldr	r3, [r3, #8]
 801387c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013880:	69b9      	ldr	r1, [r7, #24]
 8013882:	0148      	lsls	r0, r1, #5
 8013884:	69f9      	ldr	r1, [r7, #28]
 8013886:	4401      	add	r1, r0
 8013888:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801388c:	4313      	orrs	r3, r2
 801388e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8013890:	69bb      	ldr	r3, [r7, #24]
 8013892:	015a      	lsls	r2, r3, #5
 8013894:	69fb      	ldr	r3, [r7, #28]
 8013896:	4413      	add	r3, r2
 8013898:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801389c:	691b      	ldr	r3, [r3, #16]
 801389e:	69ba      	ldr	r2, [r7, #24]
 80138a0:	0151      	lsls	r1, r2, #5
 80138a2:	69fa      	ldr	r2, [r7, #28]
 80138a4:	440a      	add	r2, r1
 80138a6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80138aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80138ae:	6113      	str	r3, [r2, #16]
 80138b0:	e037      	b.n	8013922 <USB_EPStartXfer+0x48e>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80138b2:	68bb      	ldr	r3, [r7, #8]
 80138b4:	691a      	ldr	r2, [r3, #16]
 80138b6:	68bb      	ldr	r3, [r7, #8]
 80138b8:	689b      	ldr	r3, [r3, #8]
 80138ba:	4413      	add	r3, r2
 80138bc:	1e5a      	subs	r2, r3, #1
 80138be:	68bb      	ldr	r3, [r7, #8]
 80138c0:	689b      	ldr	r3, [r3, #8]
 80138c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80138c6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80138c8:	68bb      	ldr	r3, [r7, #8]
 80138ca:	689b      	ldr	r3, [r3, #8]
 80138cc:	8afa      	ldrh	r2, [r7, #22]
 80138ce:	fb03 f202 	mul.w	r2, r3, r2
 80138d2:	68bb      	ldr	r3, [r7, #8]
 80138d4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80138d6:	69bb      	ldr	r3, [r7, #24]
 80138d8:	015a      	lsls	r2, r3, #5
 80138da:	69fb      	ldr	r3, [r7, #28]
 80138dc:	4413      	add	r3, r2
 80138de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80138e2:	691a      	ldr	r2, [r3, #16]
 80138e4:	8afb      	ldrh	r3, [r7, #22]
 80138e6:	04d9      	lsls	r1, r3, #19
 80138e8:	4b39      	ldr	r3, [pc, #228]	; (80139d0 <USB_EPStartXfer+0x53c>)
 80138ea:	400b      	ands	r3, r1
 80138ec:	69b9      	ldr	r1, [r7, #24]
 80138ee:	0148      	lsls	r0, r1, #5
 80138f0:	69f9      	ldr	r1, [r7, #28]
 80138f2:	4401      	add	r1, r0
 80138f4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80138f8:	4313      	orrs	r3, r2
 80138fa:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80138fc:	69bb      	ldr	r3, [r7, #24]
 80138fe:	015a      	lsls	r2, r3, #5
 8013900:	69fb      	ldr	r3, [r7, #28]
 8013902:	4413      	add	r3, r2
 8013904:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013908:	691a      	ldr	r2, [r3, #16]
 801390a:	68bb      	ldr	r3, [r7, #8]
 801390c:	6a1b      	ldr	r3, [r3, #32]
 801390e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013912:	69b9      	ldr	r1, [r7, #24]
 8013914:	0148      	lsls	r0, r1, #5
 8013916:	69f9      	ldr	r1, [r7, #28]
 8013918:	4401      	add	r1, r0
 801391a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 801391e:	4313      	orrs	r3, r2
 8013920:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8013922:	79fb      	ldrb	r3, [r7, #7]
 8013924:	2b01      	cmp	r3, #1
 8013926:	d10d      	bne.n	8013944 <USB_EPStartXfer+0x4b0>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8013928:	68bb      	ldr	r3, [r7, #8]
 801392a:	68db      	ldr	r3, [r3, #12]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d009      	beq.n	8013944 <USB_EPStartXfer+0x4b0>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8013930:	68bb      	ldr	r3, [r7, #8]
 8013932:	68d9      	ldr	r1, [r3, #12]
 8013934:	69bb      	ldr	r3, [r7, #24]
 8013936:	015a      	lsls	r2, r3, #5
 8013938:	69fb      	ldr	r3, [r7, #28]
 801393a:	4413      	add	r3, r2
 801393c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013940:	460a      	mov	r2, r1
 8013942:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8013944:	68bb      	ldr	r3, [r7, #8]
 8013946:	791b      	ldrb	r3, [r3, #4]
 8013948:	2b01      	cmp	r3, #1
 801394a:	d128      	bne.n	801399e <USB_EPStartXfer+0x50a>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801394c:	69fb      	ldr	r3, [r7, #28]
 801394e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013952:	689b      	ldr	r3, [r3, #8]
 8013954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8013958:	2b00      	cmp	r3, #0
 801395a:	d110      	bne.n	801397e <USB_EPStartXfer+0x4ea>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801395c:	69bb      	ldr	r3, [r7, #24]
 801395e:	015a      	lsls	r2, r3, #5
 8013960:	69fb      	ldr	r3, [r7, #28]
 8013962:	4413      	add	r3, r2
 8013964:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	69ba      	ldr	r2, [r7, #24]
 801396c:	0151      	lsls	r1, r2, #5
 801396e:	69fa      	ldr	r2, [r7, #28]
 8013970:	440a      	add	r2, r1
 8013972:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013976:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 801397a:	6013      	str	r3, [r2, #0]
 801397c:	e00f      	b.n	801399e <USB_EPStartXfer+0x50a>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801397e:	69bb      	ldr	r3, [r7, #24]
 8013980:	015a      	lsls	r2, r3, #5
 8013982:	69fb      	ldr	r3, [r7, #28]
 8013984:	4413      	add	r3, r2
 8013986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801398a:	681b      	ldr	r3, [r3, #0]
 801398c:	69ba      	ldr	r2, [r7, #24]
 801398e:	0151      	lsls	r1, r2, #5
 8013990:	69fa      	ldr	r2, [r7, #28]
 8013992:	440a      	add	r2, r1
 8013994:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801399c:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801399e:	69bb      	ldr	r3, [r7, #24]
 80139a0:	015a      	lsls	r2, r3, #5
 80139a2:	69fb      	ldr	r3, [r7, #28]
 80139a4:	4413      	add	r3, r2
 80139a6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80139aa:	681b      	ldr	r3, [r3, #0]
 80139ac:	69ba      	ldr	r2, [r7, #24]
 80139ae:	0151      	lsls	r1, r2, #5
 80139b0:	69fa      	ldr	r2, [r7, #28]
 80139b2:	440a      	add	r2, r1
 80139b4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80139b8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80139bc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80139be:	2300      	movs	r3, #0
}
 80139c0:	4618      	mov	r0, r3
 80139c2:	3720      	adds	r7, #32
 80139c4:	46bd      	mov	sp, r7
 80139c6:	bd80      	pop	{r7, pc}
 80139c8:	fff80000 	.word	0xfff80000
 80139cc:	e007ffff 	.word	0xe007ffff
 80139d0:	1ff80000 	.word	0x1ff80000

080139d4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80139d4:	b480      	push	{r7}
 80139d6:	b087      	sub	sp, #28
 80139d8:	af00      	add	r7, sp, #0
 80139da:	6078      	str	r0, [r7, #4]
 80139dc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80139de:	2300      	movs	r3, #0
 80139e0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80139e2:	2300      	movs	r3, #0
 80139e4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80139ea:	683b      	ldr	r3, [r7, #0]
 80139ec:	785b      	ldrb	r3, [r3, #1]
 80139ee:	2b01      	cmp	r3, #1
 80139f0:	d14a      	bne.n	8013a88 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80139f2:	683b      	ldr	r3, [r7, #0]
 80139f4:	781b      	ldrb	r3, [r3, #0]
 80139f6:	015a      	lsls	r2, r3, #5
 80139f8:	693b      	ldr	r3, [r7, #16]
 80139fa:	4413      	add	r3, r2
 80139fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013a00:	681b      	ldr	r3, [r3, #0]
 8013a02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a0a:	f040 8086 	bne.w	8013b1a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8013a0e:	683b      	ldr	r3, [r7, #0]
 8013a10:	781b      	ldrb	r3, [r3, #0]
 8013a12:	015a      	lsls	r2, r3, #5
 8013a14:	693b      	ldr	r3, [r7, #16]
 8013a16:	4413      	add	r3, r2
 8013a18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013a1c:	681b      	ldr	r3, [r3, #0]
 8013a1e:	683a      	ldr	r2, [r7, #0]
 8013a20:	7812      	ldrb	r2, [r2, #0]
 8013a22:	0151      	lsls	r1, r2, #5
 8013a24:	693a      	ldr	r2, [r7, #16]
 8013a26:	440a      	add	r2, r1
 8013a28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013a2c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013a30:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8013a32:	683b      	ldr	r3, [r7, #0]
 8013a34:	781b      	ldrb	r3, [r3, #0]
 8013a36:	015a      	lsls	r2, r3, #5
 8013a38:	693b      	ldr	r3, [r7, #16]
 8013a3a:	4413      	add	r3, r2
 8013a3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013a40:	681b      	ldr	r3, [r3, #0]
 8013a42:	683a      	ldr	r2, [r7, #0]
 8013a44:	7812      	ldrb	r2, [r2, #0]
 8013a46:	0151      	lsls	r1, r2, #5
 8013a48:	693a      	ldr	r2, [r7, #16]
 8013a4a:	440a      	add	r2, r1
 8013a4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013a50:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013a54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013a56:	68fb      	ldr	r3, [r7, #12]
 8013a58:	3301      	adds	r3, #1
 8013a5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013a5c:	68fb      	ldr	r3, [r7, #12]
 8013a5e:	f242 7210 	movw	r2, #10000	; 0x2710
 8013a62:	4293      	cmp	r3, r2
 8013a64:	d902      	bls.n	8013a6c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8013a66:	2301      	movs	r3, #1
 8013a68:	75fb      	strb	r3, [r7, #23]
          break;
 8013a6a:	e056      	b.n	8013b1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8013a6c:	683b      	ldr	r3, [r7, #0]
 8013a6e:	781b      	ldrb	r3, [r3, #0]
 8013a70:	015a      	lsls	r2, r3, #5
 8013a72:	693b      	ldr	r3, [r7, #16]
 8013a74:	4413      	add	r3, r2
 8013a76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013a84:	d0e7      	beq.n	8013a56 <USB_EPStopXfer+0x82>
 8013a86:	e048      	b.n	8013b1a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8013a88:	683b      	ldr	r3, [r7, #0]
 8013a8a:	781b      	ldrb	r3, [r3, #0]
 8013a8c:	015a      	lsls	r2, r3, #5
 8013a8e:	693b      	ldr	r3, [r7, #16]
 8013a90:	4413      	add	r3, r2
 8013a92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013a96:	681b      	ldr	r3, [r3, #0]
 8013a98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013a9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013aa0:	d13b      	bne.n	8013b1a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8013aa2:	683b      	ldr	r3, [r7, #0]
 8013aa4:	781b      	ldrb	r3, [r3, #0]
 8013aa6:	015a      	lsls	r2, r3, #5
 8013aa8:	693b      	ldr	r3, [r7, #16]
 8013aaa:	4413      	add	r3, r2
 8013aac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013ab0:	681b      	ldr	r3, [r3, #0]
 8013ab2:	683a      	ldr	r2, [r7, #0]
 8013ab4:	7812      	ldrb	r2, [r2, #0]
 8013ab6:	0151      	lsls	r1, r2, #5
 8013ab8:	693a      	ldr	r2, [r7, #16]
 8013aba:	440a      	add	r2, r1
 8013abc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013ac0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8013ac4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8013ac6:	683b      	ldr	r3, [r7, #0]
 8013ac8:	781b      	ldrb	r3, [r3, #0]
 8013aca:	015a      	lsls	r2, r3, #5
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	4413      	add	r3, r2
 8013ad0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013ad4:	681b      	ldr	r3, [r3, #0]
 8013ad6:	683a      	ldr	r2, [r7, #0]
 8013ad8:	7812      	ldrb	r2, [r2, #0]
 8013ada:	0151      	lsls	r1, r2, #5
 8013adc:	693a      	ldr	r2, [r7, #16]
 8013ade:	440a      	add	r2, r1
 8013ae0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013ae4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013ae8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8013aea:	68fb      	ldr	r3, [r7, #12]
 8013aec:	3301      	adds	r3, #1
 8013aee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8013af0:	68fb      	ldr	r3, [r7, #12]
 8013af2:	f242 7210 	movw	r2, #10000	; 0x2710
 8013af6:	4293      	cmp	r3, r2
 8013af8:	d902      	bls.n	8013b00 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8013afa:	2301      	movs	r3, #1
 8013afc:	75fb      	strb	r3, [r7, #23]
          break;
 8013afe:	e00c      	b.n	8013b1a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8013b00:	683b      	ldr	r3, [r7, #0]
 8013b02:	781b      	ldrb	r3, [r3, #0]
 8013b04:	015a      	lsls	r2, r3, #5
 8013b06:	693b      	ldr	r3, [r7, #16]
 8013b08:	4413      	add	r3, r2
 8013b0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013b0e:	681b      	ldr	r3, [r3, #0]
 8013b10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8013b14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8013b18:	d0e7      	beq.n	8013aea <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8013b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	371c      	adds	r7, #28
 8013b20:	46bd      	mov	sp, r7
 8013b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013b26:	4770      	bx	lr

08013b28 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8013b28:	b480      	push	{r7}
 8013b2a:	b089      	sub	sp, #36	; 0x24
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	60f8      	str	r0, [r7, #12]
 8013b30:	60b9      	str	r1, [r7, #8]
 8013b32:	4611      	mov	r1, r2
 8013b34:	461a      	mov	r2, r3
 8013b36:	460b      	mov	r3, r1
 8013b38:	71fb      	strb	r3, [r7, #7]
 8013b3a:	4613      	mov	r3, r2
 8013b3c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8013b42:	68bb      	ldr	r3, [r7, #8]
 8013b44:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8013b46:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d123      	bne.n	8013b96 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8013b4e:	88bb      	ldrh	r3, [r7, #4]
 8013b50:	3303      	adds	r3, #3
 8013b52:	089b      	lsrs	r3, r3, #2
 8013b54:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8013b56:	2300      	movs	r3, #0
 8013b58:	61bb      	str	r3, [r7, #24]
 8013b5a:	e018      	b.n	8013b8e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8013b5c:	79fb      	ldrb	r3, [r7, #7]
 8013b5e:	031a      	lsls	r2, r3, #12
 8013b60:	697b      	ldr	r3, [r7, #20]
 8013b62:	4413      	add	r3, r2
 8013b64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013b68:	461a      	mov	r2, r3
 8013b6a:	69fb      	ldr	r3, [r7, #28]
 8013b6c:	681b      	ldr	r3, [r3, #0]
 8013b6e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8013b70:	69fb      	ldr	r3, [r7, #28]
 8013b72:	3301      	adds	r3, #1
 8013b74:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b76:	69fb      	ldr	r3, [r7, #28]
 8013b78:	3301      	adds	r3, #1
 8013b7a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b7c:	69fb      	ldr	r3, [r7, #28]
 8013b7e:	3301      	adds	r3, #1
 8013b80:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8013b82:	69fb      	ldr	r3, [r7, #28]
 8013b84:	3301      	adds	r3, #1
 8013b86:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8013b88:	69bb      	ldr	r3, [r7, #24]
 8013b8a:	3301      	adds	r3, #1
 8013b8c:	61bb      	str	r3, [r7, #24]
 8013b8e:	69ba      	ldr	r2, [r7, #24]
 8013b90:	693b      	ldr	r3, [r7, #16]
 8013b92:	429a      	cmp	r2, r3
 8013b94:	d3e2      	bcc.n	8013b5c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8013b96:	2300      	movs	r3, #0
}
 8013b98:	4618      	mov	r0, r3
 8013b9a:	3724      	adds	r7, #36	; 0x24
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ba2:	4770      	bx	lr

08013ba4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8013ba4:	b480      	push	{r7}
 8013ba6:	b08b      	sub	sp, #44	; 0x2c
 8013ba8:	af00      	add	r7, sp, #0
 8013baa:	60f8      	str	r0, [r7, #12]
 8013bac:	60b9      	str	r1, [r7, #8]
 8013bae:	4613      	mov	r3, r2
 8013bb0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013bb2:	68fb      	ldr	r3, [r7, #12]
 8013bb4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8013bb6:	68bb      	ldr	r3, [r7, #8]
 8013bb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8013bba:	88fb      	ldrh	r3, [r7, #6]
 8013bbc:	089b      	lsrs	r3, r3, #2
 8013bbe:	b29b      	uxth	r3, r3
 8013bc0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8013bc2:	88fb      	ldrh	r3, [r7, #6]
 8013bc4:	f003 0303 	and.w	r3, r3, #3
 8013bc8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8013bca:	2300      	movs	r3, #0
 8013bcc:	623b      	str	r3, [r7, #32]
 8013bce:	e014      	b.n	8013bfa <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8013bd0:	69bb      	ldr	r3, [r7, #24]
 8013bd2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013bd6:	681a      	ldr	r2, [r3, #0]
 8013bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bda:	601a      	str	r2, [r3, #0]
    pDest++;
 8013bdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bde:	3301      	adds	r3, #1
 8013be0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013be4:	3301      	adds	r3, #1
 8013be6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bea:	3301      	adds	r3, #1
 8013bec:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8013bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013bf0:	3301      	adds	r3, #1
 8013bf2:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8013bf4:	6a3b      	ldr	r3, [r7, #32]
 8013bf6:	3301      	adds	r3, #1
 8013bf8:	623b      	str	r3, [r7, #32]
 8013bfa:	6a3a      	ldr	r2, [r7, #32]
 8013bfc:	697b      	ldr	r3, [r7, #20]
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d3e6      	bcc.n	8013bd0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8013c02:	8bfb      	ldrh	r3, [r7, #30]
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d01e      	beq.n	8013c46 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8013c08:	2300      	movs	r3, #0
 8013c0a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8013c0c:	69bb      	ldr	r3, [r7, #24]
 8013c0e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8013c12:	461a      	mov	r2, r3
 8013c14:	f107 0310 	add.w	r3, r7, #16
 8013c18:	6812      	ldr	r2, [r2, #0]
 8013c1a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8013c1c:	693a      	ldr	r2, [r7, #16]
 8013c1e:	6a3b      	ldr	r3, [r7, #32]
 8013c20:	b2db      	uxtb	r3, r3
 8013c22:	00db      	lsls	r3, r3, #3
 8013c24:	fa22 f303 	lsr.w	r3, r2, r3
 8013c28:	b2da      	uxtb	r2, r3
 8013c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c2c:	701a      	strb	r2, [r3, #0]
      i++;
 8013c2e:	6a3b      	ldr	r3, [r7, #32]
 8013c30:	3301      	adds	r3, #1
 8013c32:	623b      	str	r3, [r7, #32]
      pDest++;
 8013c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013c36:	3301      	adds	r3, #1
 8013c38:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8013c3a:	8bfb      	ldrh	r3, [r7, #30]
 8013c3c:	3b01      	subs	r3, #1
 8013c3e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8013c40:	8bfb      	ldrh	r3, [r7, #30]
 8013c42:	2b00      	cmp	r3, #0
 8013c44:	d1ea      	bne.n	8013c1c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8013c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013c48:	4618      	mov	r0, r3
 8013c4a:	372c      	adds	r7, #44	; 0x2c
 8013c4c:	46bd      	mov	sp, r7
 8013c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c52:	4770      	bx	lr

08013c54 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013c54:	b480      	push	{r7}
 8013c56:	b085      	sub	sp, #20
 8013c58:	af00      	add	r7, sp, #0
 8013c5a:	6078      	str	r0, [r7, #4]
 8013c5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013c5e:	687b      	ldr	r3, [r7, #4]
 8013c60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013c62:	683b      	ldr	r3, [r7, #0]
 8013c64:	781b      	ldrb	r3, [r3, #0]
 8013c66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013c68:	683b      	ldr	r3, [r7, #0]
 8013c6a:	785b      	ldrb	r3, [r3, #1]
 8013c6c:	2b01      	cmp	r3, #1
 8013c6e:	d12c      	bne.n	8013cca <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013c70:	68bb      	ldr	r3, [r7, #8]
 8013c72:	015a      	lsls	r2, r3, #5
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	4413      	add	r3, r2
 8013c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	2b00      	cmp	r3, #0
 8013c80:	db12      	blt.n	8013ca8 <USB_EPSetStall+0x54>
 8013c82:	68bb      	ldr	r3, [r7, #8]
 8013c84:	2b00      	cmp	r3, #0
 8013c86:	d00f      	beq.n	8013ca8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8013c88:	68bb      	ldr	r3, [r7, #8]
 8013c8a:	015a      	lsls	r2, r3, #5
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	4413      	add	r3, r2
 8013c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013c94:	681b      	ldr	r3, [r3, #0]
 8013c96:	68ba      	ldr	r2, [r7, #8]
 8013c98:	0151      	lsls	r1, r2, #5
 8013c9a:	68fa      	ldr	r2, [r7, #12]
 8013c9c:	440a      	add	r2, r1
 8013c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013ca2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013ca6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8013ca8:	68bb      	ldr	r3, [r7, #8]
 8013caa:	015a      	lsls	r2, r3, #5
 8013cac:	68fb      	ldr	r3, [r7, #12]
 8013cae:	4413      	add	r3, r2
 8013cb0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013cb4:	681b      	ldr	r3, [r3, #0]
 8013cb6:	68ba      	ldr	r2, [r7, #8]
 8013cb8:	0151      	lsls	r1, r2, #5
 8013cba:	68fa      	ldr	r2, [r7, #12]
 8013cbc:	440a      	add	r2, r1
 8013cbe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013cc2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013cc6:	6013      	str	r3, [r2, #0]
 8013cc8:	e02b      	b.n	8013d22 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8013cca:	68bb      	ldr	r3, [r7, #8]
 8013ccc:	015a      	lsls	r2, r3, #5
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	4413      	add	r3, r2
 8013cd2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	2b00      	cmp	r3, #0
 8013cda:	db12      	blt.n	8013d02 <USB_EPSetStall+0xae>
 8013cdc:	68bb      	ldr	r3, [r7, #8]
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d00f      	beq.n	8013d02 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8013ce2:	68bb      	ldr	r3, [r7, #8]
 8013ce4:	015a      	lsls	r2, r3, #5
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	4413      	add	r3, r2
 8013cea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013cee:	681b      	ldr	r3, [r3, #0]
 8013cf0:	68ba      	ldr	r2, [r7, #8]
 8013cf2:	0151      	lsls	r1, r2, #5
 8013cf4:	68fa      	ldr	r2, [r7, #12]
 8013cf6:	440a      	add	r2, r1
 8013cf8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013cfc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8013d00:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8013d02:	68bb      	ldr	r3, [r7, #8]
 8013d04:	015a      	lsls	r2, r3, #5
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	4413      	add	r3, r2
 8013d0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013d0e:	681b      	ldr	r3, [r3, #0]
 8013d10:	68ba      	ldr	r2, [r7, #8]
 8013d12:	0151      	lsls	r1, r2, #5
 8013d14:	68fa      	ldr	r2, [r7, #12]
 8013d16:	440a      	add	r2, r1
 8013d18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013d1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8013d20:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8013d22:	2300      	movs	r3, #0
}
 8013d24:	4618      	mov	r0, r3
 8013d26:	3714      	adds	r7, #20
 8013d28:	46bd      	mov	sp, r7
 8013d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d2e:	4770      	bx	lr

08013d30 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8013d30:	b480      	push	{r7}
 8013d32:	b085      	sub	sp, #20
 8013d34:	af00      	add	r7, sp, #0
 8013d36:	6078      	str	r0, [r7, #4]
 8013d38:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d3a:	687b      	ldr	r3, [r7, #4]
 8013d3c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8013d3e:	683b      	ldr	r3, [r7, #0]
 8013d40:	781b      	ldrb	r3, [r3, #0]
 8013d42:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8013d44:	683b      	ldr	r3, [r7, #0]
 8013d46:	785b      	ldrb	r3, [r3, #1]
 8013d48:	2b01      	cmp	r3, #1
 8013d4a:	d128      	bne.n	8013d9e <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8013d4c:	68bb      	ldr	r3, [r7, #8]
 8013d4e:	015a      	lsls	r2, r3, #5
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	4413      	add	r3, r2
 8013d54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d58:	681b      	ldr	r3, [r3, #0]
 8013d5a:	68ba      	ldr	r2, [r7, #8]
 8013d5c:	0151      	lsls	r1, r2, #5
 8013d5e:	68fa      	ldr	r2, [r7, #12]
 8013d60:	440a      	add	r2, r1
 8013d62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013d6a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013d6c:	683b      	ldr	r3, [r7, #0]
 8013d6e:	791b      	ldrb	r3, [r3, #4]
 8013d70:	2b03      	cmp	r3, #3
 8013d72:	d003      	beq.n	8013d7c <USB_EPClearStall+0x4c>
 8013d74:	683b      	ldr	r3, [r7, #0]
 8013d76:	791b      	ldrb	r3, [r3, #4]
 8013d78:	2b02      	cmp	r3, #2
 8013d7a:	d138      	bne.n	8013dee <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013d7c:	68bb      	ldr	r3, [r7, #8]
 8013d7e:	015a      	lsls	r2, r3, #5
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	4413      	add	r3, r2
 8013d84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013d88:	681b      	ldr	r3, [r3, #0]
 8013d8a:	68ba      	ldr	r2, [r7, #8]
 8013d8c:	0151      	lsls	r1, r2, #5
 8013d8e:	68fa      	ldr	r2, [r7, #12]
 8013d90:	440a      	add	r2, r1
 8013d92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8013d96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013d9a:	6013      	str	r3, [r2, #0]
 8013d9c:	e027      	b.n	8013dee <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013d9e:	68bb      	ldr	r3, [r7, #8]
 8013da0:	015a      	lsls	r2, r3, #5
 8013da2:	68fb      	ldr	r3, [r7, #12]
 8013da4:	4413      	add	r3, r2
 8013da6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013daa:	681b      	ldr	r3, [r3, #0]
 8013dac:	68ba      	ldr	r2, [r7, #8]
 8013dae:	0151      	lsls	r1, r2, #5
 8013db0:	68fa      	ldr	r2, [r7, #12]
 8013db2:	440a      	add	r2, r1
 8013db4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013db8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8013dbc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8013dbe:	683b      	ldr	r3, [r7, #0]
 8013dc0:	791b      	ldrb	r3, [r3, #4]
 8013dc2:	2b03      	cmp	r3, #3
 8013dc4:	d003      	beq.n	8013dce <USB_EPClearStall+0x9e>
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	791b      	ldrb	r3, [r3, #4]
 8013dca:	2b02      	cmp	r3, #2
 8013dcc:	d10f      	bne.n	8013dee <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8013dce:	68bb      	ldr	r3, [r7, #8]
 8013dd0:	015a      	lsls	r2, r3, #5
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	4413      	add	r3, r2
 8013dd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013dda:	681b      	ldr	r3, [r3, #0]
 8013ddc:	68ba      	ldr	r2, [r7, #8]
 8013dde:	0151      	lsls	r1, r2, #5
 8013de0:	68fa      	ldr	r2, [r7, #12]
 8013de2:	440a      	add	r2, r1
 8013de4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8013de8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013dec:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8013dee:	2300      	movs	r3, #0
}
 8013df0:	4618      	mov	r0, r3
 8013df2:	3714      	adds	r7, #20
 8013df4:	46bd      	mov	sp, r7
 8013df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013dfa:	4770      	bx	lr

08013dfc <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8013dfc:	b480      	push	{r7}
 8013dfe:	b085      	sub	sp, #20
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
 8013e04:	460b      	mov	r3, r1
 8013e06:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e12:	681b      	ldr	r3, [r3, #0]
 8013e14:	68fa      	ldr	r2, [r7, #12]
 8013e16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013e1a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8013e1e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e26:	681a      	ldr	r2, [r3, #0]
 8013e28:	78fb      	ldrb	r3, [r7, #3]
 8013e2a:	011b      	lsls	r3, r3, #4
 8013e2c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8013e30:	68f9      	ldr	r1, [r7, #12]
 8013e32:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8013e36:	4313      	orrs	r3, r2
 8013e38:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8013e3a:	2300      	movs	r3, #0
}
 8013e3c:	4618      	mov	r0, r3
 8013e3e:	3714      	adds	r7, #20
 8013e40:	46bd      	mov	sp, r7
 8013e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e46:	4770      	bx	lr

08013e48 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013e48:	b480      	push	{r7}
 8013e4a:	b085      	sub	sp, #20
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013e5a:	681b      	ldr	r3, [r3, #0]
 8013e5c:	68fa      	ldr	r2, [r7, #12]
 8013e5e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013e62:	f023 0303 	bic.w	r3, r3, #3
 8013e66:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8013e68:	68fb      	ldr	r3, [r7, #12]
 8013e6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013e6e:	685b      	ldr	r3, [r3, #4]
 8013e70:	68fa      	ldr	r2, [r7, #12]
 8013e72:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013e76:	f023 0302 	bic.w	r3, r3, #2
 8013e7a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013e7c:	2300      	movs	r3, #0
}
 8013e7e:	4618      	mov	r0, r3
 8013e80:	3714      	adds	r7, #20
 8013e82:	46bd      	mov	sp, r7
 8013e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e88:	4770      	bx	lr

08013e8a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8013e8a:	b480      	push	{r7}
 8013e8c:	b085      	sub	sp, #20
 8013e8e:	af00      	add	r7, sp, #0
 8013e90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8013e96:	68fb      	ldr	r3, [r7, #12]
 8013e98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013e9c:	681b      	ldr	r3, [r3, #0]
 8013e9e:	68fa      	ldr	r2, [r7, #12]
 8013ea0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013ea4:	f023 0303 	bic.w	r3, r3, #3
 8013ea8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8013eaa:	68fb      	ldr	r3, [r7, #12]
 8013eac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013eb0:	685b      	ldr	r3, [r3, #4]
 8013eb2:	68fa      	ldr	r2, [r7, #12]
 8013eb4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8013eb8:	f043 0302 	orr.w	r3, r3, #2
 8013ebc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8013ebe:	2300      	movs	r3, #0
}
 8013ec0:	4618      	mov	r0, r3
 8013ec2:	3714      	adds	r7, #20
 8013ec4:	46bd      	mov	sp, r7
 8013ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eca:	4770      	bx	lr

08013ecc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8013ecc:	b480      	push	{r7}
 8013ece:	b085      	sub	sp, #20
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	695b      	ldr	r3, [r3, #20]
 8013ed8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	699b      	ldr	r3, [r3, #24]
 8013ede:	68fa      	ldr	r2, [r7, #12]
 8013ee0:	4013      	ands	r3, r2
 8013ee2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8013ee4:	68fb      	ldr	r3, [r7, #12]
}
 8013ee6:	4618      	mov	r0, r3
 8013ee8:	3714      	adds	r7, #20
 8013eea:	46bd      	mov	sp, r7
 8013eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ef0:	4770      	bx	lr

08013ef2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013ef2:	b480      	push	{r7}
 8013ef4:	b085      	sub	sp, #20
 8013ef6:	af00      	add	r7, sp, #0
 8013ef8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013efa:	687b      	ldr	r3, [r7, #4]
 8013efc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f04:	699b      	ldr	r3, [r3, #24]
 8013f06:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013f08:	68fb      	ldr	r3, [r7, #12]
 8013f0a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f0e:	69db      	ldr	r3, [r3, #28]
 8013f10:	68ba      	ldr	r2, [r7, #8]
 8013f12:	4013      	ands	r3, r2
 8013f14:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8013f16:	68bb      	ldr	r3, [r7, #8]
 8013f18:	0c1b      	lsrs	r3, r3, #16
}
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	3714      	adds	r7, #20
 8013f1e:	46bd      	mov	sp, r7
 8013f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f24:	4770      	bx	lr

08013f26 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8013f26:	b480      	push	{r7}
 8013f28:	b085      	sub	sp, #20
 8013f2a:	af00      	add	r7, sp, #0
 8013f2c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8013f32:	68fb      	ldr	r3, [r7, #12]
 8013f34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f38:	699b      	ldr	r3, [r3, #24]
 8013f3a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8013f3c:	68fb      	ldr	r3, [r7, #12]
 8013f3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f42:	69db      	ldr	r3, [r3, #28]
 8013f44:	68ba      	ldr	r2, [r7, #8]
 8013f46:	4013      	ands	r3, r2
 8013f48:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8013f4a:	68bb      	ldr	r3, [r7, #8]
 8013f4c:	b29b      	uxth	r3, r3
}
 8013f4e:	4618      	mov	r0, r3
 8013f50:	3714      	adds	r7, #20
 8013f52:	46bd      	mov	sp, r7
 8013f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f58:	4770      	bx	lr

08013f5a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013f5a:	b480      	push	{r7}
 8013f5c:	b085      	sub	sp, #20
 8013f5e:	af00      	add	r7, sp, #0
 8013f60:	6078      	str	r0, [r7, #4]
 8013f62:	460b      	mov	r3, r1
 8013f64:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013f66:	687b      	ldr	r3, [r7, #4]
 8013f68:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8013f6a:	78fb      	ldrb	r3, [r7, #3]
 8013f6c:	015a      	lsls	r2, r3, #5
 8013f6e:	68fb      	ldr	r3, [r7, #12]
 8013f70:	4413      	add	r3, r2
 8013f72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8013f76:	689b      	ldr	r3, [r3, #8]
 8013f78:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8013f7a:	68fb      	ldr	r3, [r7, #12]
 8013f7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013f80:	695b      	ldr	r3, [r3, #20]
 8013f82:	68ba      	ldr	r2, [r7, #8]
 8013f84:	4013      	ands	r3, r2
 8013f86:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013f88:	68bb      	ldr	r3, [r7, #8]
}
 8013f8a:	4618      	mov	r0, r3
 8013f8c:	3714      	adds	r7, #20
 8013f8e:	46bd      	mov	sp, r7
 8013f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f94:	4770      	bx	lr

08013f96 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8013f96:	b480      	push	{r7}
 8013f98:	b087      	sub	sp, #28
 8013f9a:	af00      	add	r7, sp, #0
 8013f9c:	6078      	str	r0, [r7, #4]
 8013f9e:	460b      	mov	r3, r1
 8013fa0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8013fa6:	697b      	ldr	r3, [r7, #20]
 8013fa8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013fac:	691b      	ldr	r3, [r3, #16]
 8013fae:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8013fb0:	697b      	ldr	r3, [r7, #20]
 8013fb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8013fb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013fb8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8013fba:	78fb      	ldrb	r3, [r7, #3]
 8013fbc:	f003 030f 	and.w	r3, r3, #15
 8013fc0:	68fa      	ldr	r2, [r7, #12]
 8013fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8013fc6:	01db      	lsls	r3, r3, #7
 8013fc8:	b2db      	uxtb	r3, r3
 8013fca:	693a      	ldr	r2, [r7, #16]
 8013fcc:	4313      	orrs	r3, r2
 8013fce:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8013fd0:	78fb      	ldrb	r3, [r7, #3]
 8013fd2:	015a      	lsls	r2, r3, #5
 8013fd4:	697b      	ldr	r3, [r7, #20]
 8013fd6:	4413      	add	r3, r2
 8013fd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8013fdc:	689b      	ldr	r3, [r3, #8]
 8013fde:	693a      	ldr	r2, [r7, #16]
 8013fe0:	4013      	ands	r3, r2
 8013fe2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8013fe4:	68bb      	ldr	r3, [r7, #8]
}
 8013fe6:	4618      	mov	r0, r3
 8013fe8:	371c      	adds	r7, #28
 8013fea:	46bd      	mov	sp, r7
 8013fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ff0:	4770      	bx	lr

08013ff2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8013ff2:	b480      	push	{r7}
 8013ff4:	b083      	sub	sp, #12
 8013ff6:	af00      	add	r7, sp, #0
 8013ff8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	695b      	ldr	r3, [r3, #20]
 8013ffe:	f003 0301 	and.w	r3, r3, #1
}
 8014002:	4618      	mov	r0, r3
 8014004:	370c      	adds	r7, #12
 8014006:	46bd      	mov	sp, r7
 8014008:	f85d 7b04 	ldr.w	r7, [sp], #4
 801400c:	4770      	bx	lr
	...

08014010 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8014010:	b480      	push	{r7}
 8014012:	b085      	sub	sp, #20
 8014014:	af00      	add	r7, sp, #0
 8014016:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801401c:	68fb      	ldr	r3, [r7, #12]
 801401e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8014022:	681a      	ldr	r2, [r3, #0]
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801402a:	4619      	mov	r1, r3
 801402c:	4b09      	ldr	r3, [pc, #36]	; (8014054 <USB_ActivateSetup+0x44>)
 801402e:	4013      	ands	r3, r2
 8014030:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8014032:	68fb      	ldr	r3, [r7, #12]
 8014034:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8014038:	685b      	ldr	r3, [r3, #4]
 801403a:	68fa      	ldr	r2, [r7, #12]
 801403c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8014040:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8014044:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8014046:	2300      	movs	r3, #0
}
 8014048:	4618      	mov	r0, r3
 801404a:	3714      	adds	r7, #20
 801404c:	46bd      	mov	sp, r7
 801404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014052:	4770      	bx	lr
 8014054:	fffff800 	.word	0xfffff800

08014058 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8014058:	b480      	push	{r7}
 801405a:	b087      	sub	sp, #28
 801405c:	af00      	add	r7, sp, #0
 801405e:	60f8      	str	r0, [r7, #12]
 8014060:	460b      	mov	r3, r1
 8014062:	607a      	str	r2, [r7, #4]
 8014064:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801406a:	68fb      	ldr	r3, [r7, #12]
 801406c:	333c      	adds	r3, #60	; 0x3c
 801406e:	3304      	adds	r3, #4
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8014074:	693b      	ldr	r3, [r7, #16]
 8014076:	4a26      	ldr	r2, [pc, #152]	; (8014110 <USB_EP0_OutStart+0xb8>)
 8014078:	4293      	cmp	r3, r2
 801407a:	d90a      	bls.n	8014092 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801407c:	697b      	ldr	r3, [r7, #20]
 801407e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014082:	681b      	ldr	r3, [r3, #0]
 8014084:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8014088:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 801408c:	d101      	bne.n	8014092 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801408e:	2300      	movs	r3, #0
 8014090:	e037      	b.n	8014102 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8014092:	697b      	ldr	r3, [r7, #20]
 8014094:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8014098:	461a      	mov	r2, r3
 801409a:	2300      	movs	r3, #0
 801409c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801409e:	697b      	ldr	r3, [r7, #20]
 80140a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140a4:	691b      	ldr	r3, [r3, #16]
 80140a6:	697a      	ldr	r2, [r7, #20]
 80140a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80140ac:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80140b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140b8:	691b      	ldr	r3, [r3, #16]
 80140ba:	697a      	ldr	r2, [r7, #20]
 80140bc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80140c0:	f043 0318 	orr.w	r3, r3, #24
 80140c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80140c6:	697b      	ldr	r3, [r7, #20]
 80140c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140cc:	691b      	ldr	r3, [r3, #16]
 80140ce:	697a      	ldr	r2, [r7, #20]
 80140d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80140d4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80140d8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80140da:	7afb      	ldrb	r3, [r7, #11]
 80140dc:	2b01      	cmp	r3, #1
 80140de:	d10f      	bne.n	8014100 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80140e0:	697b      	ldr	r3, [r7, #20]
 80140e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140e6:	461a      	mov	r2, r3
 80140e8:	687b      	ldr	r3, [r7, #4]
 80140ea:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80140ec:	697b      	ldr	r3, [r7, #20]
 80140ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	697a      	ldr	r2, [r7, #20]
 80140f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80140fa:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80140fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014100:	2300      	movs	r3, #0
}
 8014102:	4618      	mov	r0, r3
 8014104:	371c      	adds	r7, #28
 8014106:	46bd      	mov	sp, r7
 8014108:	f85d 7b04 	ldr.w	r7, [sp], #4
 801410c:	4770      	bx	lr
 801410e:	bf00      	nop
 8014110:	4f54300a 	.word	0x4f54300a

08014114 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8014114:	b480      	push	{r7}
 8014116:	b085      	sub	sp, #20
 8014118:	af00      	add	r7, sp, #0
 801411a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801411c:	2300      	movs	r3, #0
 801411e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8014120:	68fb      	ldr	r3, [r7, #12]
 8014122:	3301      	adds	r3, #1
 8014124:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014126:	68fb      	ldr	r3, [r7, #12]
 8014128:	4a13      	ldr	r2, [pc, #76]	; (8014178 <USB_CoreReset+0x64>)
 801412a:	4293      	cmp	r3, r2
 801412c:	d901      	bls.n	8014132 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801412e:	2303      	movs	r3, #3
 8014130:	e01b      	b.n	801416a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	691b      	ldr	r3, [r3, #16]
 8014136:	2b00      	cmp	r3, #0
 8014138:	daf2      	bge.n	8014120 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801413a:	2300      	movs	r3, #0
 801413c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801413e:	687b      	ldr	r3, [r7, #4]
 8014140:	691b      	ldr	r3, [r3, #16]
 8014142:	f043 0201 	orr.w	r2, r3, #1
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801414a:	68fb      	ldr	r3, [r7, #12]
 801414c:	3301      	adds	r3, #1
 801414e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8014150:	68fb      	ldr	r3, [r7, #12]
 8014152:	4a09      	ldr	r2, [pc, #36]	; (8014178 <USB_CoreReset+0x64>)
 8014154:	4293      	cmp	r3, r2
 8014156:	d901      	bls.n	801415c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8014158:	2303      	movs	r3, #3
 801415a:	e006      	b.n	801416a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801415c:	687b      	ldr	r3, [r7, #4]
 801415e:	691b      	ldr	r3, [r3, #16]
 8014160:	f003 0301 	and.w	r3, r3, #1
 8014164:	2b01      	cmp	r3, #1
 8014166:	d0f0      	beq.n	801414a <USB_CoreReset+0x36>

  return HAL_OK;
 8014168:	2300      	movs	r3, #0
}
 801416a:	4618      	mov	r0, r3
 801416c:	3714      	adds	r7, #20
 801416e:	46bd      	mov	sp, r7
 8014170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014174:	4770      	bx	lr
 8014176:	bf00      	nop
 8014178:	00030d40 	.word	0x00030d40

0801417c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801417c:	b580      	push	{r7, lr}
 801417e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8014180:	4904      	ldr	r1, [pc, #16]	; (8014194 <MX_FATFS_Init+0x18>)
 8014182:	4805      	ldr	r0, [pc, #20]	; (8014198 <MX_FATFS_Init+0x1c>)
 8014184:	f002 fa56 	bl	8016634 <FATFS_LinkDriver>
 8014188:	4603      	mov	r3, r0
 801418a:	461a      	mov	r2, r3
 801418c:	4b03      	ldr	r3, [pc, #12]	; (801419c <MX_FATFS_Init+0x20>)
 801418e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8014190:	bf00      	nop
 8014192:	bd80      	pop	{r7, pc}
 8014194:	240015d8 	.word	0x240015d8
 8014198:	080185f0 	.word	0x080185f0
 801419c:	240015d4 	.word	0x240015d4

080141a0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 80141a0:	b580      	push	{r7, lr}
 80141a2:	b082      	sub	sp, #8
 80141a4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 80141a6:	2300      	movs	r3, #0
 80141a8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80141aa:	f000 f885 	bl	80142b8 <BSP_SD_IsDetected>
 80141ae:	4603      	mov	r3, r0
 80141b0:	2b01      	cmp	r3, #1
 80141b2:	d001      	beq.n	80141b8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 80141b4:	2302      	movs	r3, #2
 80141b6:	e012      	b.n	80141de <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd2);
 80141b8:	480b      	ldr	r0, [pc, #44]	; (80141e8 <BSP_SD_Init+0x48>)
 80141ba:	f7f8 ff41 	bl	800d040 <HAL_SD_Init>
 80141be:	4603      	mov	r3, r0
 80141c0:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 80141c2:	79fb      	ldrb	r3, [r7, #7]
 80141c4:	2b00      	cmp	r3, #0
 80141c6:	d109      	bne.n	80141dc <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd2, SDMMC_BUS_WIDE_4B) != HAL_OK)
 80141c8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80141cc:	4806      	ldr	r0, [pc, #24]	; (80141e8 <BSP_SD_Init+0x48>)
 80141ce:	f7f9 fdf7 	bl	800ddc0 <HAL_SD_ConfigWideBusOperation>
 80141d2:	4603      	mov	r3, r0
 80141d4:	2b00      	cmp	r3, #0
 80141d6:	d001      	beq.n	80141dc <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80141d8:	2301      	movs	r3, #1
 80141da:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80141dc:	79fb      	ldrb	r3, [r7, #7]
}
 80141de:	4618      	mov	r0, r3
 80141e0:	3708      	adds	r7, #8
 80141e2:	46bd      	mov	sp, r7
 80141e4:	bd80      	pop	{r7, pc}
 80141e6:	bf00      	nop
 80141e8:	24000ebc 	.word	0x24000ebc

080141ec <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80141ec:	b580      	push	{r7, lr}
 80141ee:	b086      	sub	sp, #24
 80141f0:	af00      	add	r7, sp, #0
 80141f2:	60f8      	str	r0, [r7, #12]
 80141f4:	60b9      	str	r1, [r7, #8]
 80141f6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80141f8:	2300      	movs	r3, #0
 80141fa:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd2, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80141fc:	687b      	ldr	r3, [r7, #4]
 80141fe:	68ba      	ldr	r2, [r7, #8]
 8014200:	68f9      	ldr	r1, [r7, #12]
 8014202:	4806      	ldr	r0, [pc, #24]	; (801421c <BSP_SD_ReadBlocks_DMA+0x30>)
 8014204:	f7f9 f83c 	bl	800d280 <HAL_SD_ReadBlocks_DMA>
 8014208:	4603      	mov	r3, r0
 801420a:	2b00      	cmp	r3, #0
 801420c:	d001      	beq.n	8014212 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 801420e:	2301      	movs	r3, #1
 8014210:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8014212:	7dfb      	ldrb	r3, [r7, #23]
}
 8014214:	4618      	mov	r0, r3
 8014216:	3718      	adds	r7, #24
 8014218:	46bd      	mov	sp, r7
 801421a:	bd80      	pop	{r7, pc}
 801421c:	24000ebc 	.word	0x24000ebc

08014220 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 8014220:	b580      	push	{r7, lr}
 8014222:	b086      	sub	sp, #24
 8014224:	af00      	add	r7, sp, #0
 8014226:	60f8      	str	r0, [r7, #12]
 8014228:	60b9      	str	r1, [r7, #8]
 801422a:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 801422c:	2300      	movs	r3, #0
 801422e:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd2, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	68ba      	ldr	r2, [r7, #8]
 8014234:	68f9      	ldr	r1, [r7, #12]
 8014236:	4806      	ldr	r0, [pc, #24]	; (8014250 <BSP_SD_WriteBlocks_DMA+0x30>)
 8014238:	f7f9 f8ca 	bl	800d3d0 <HAL_SD_WriteBlocks_DMA>
 801423c:	4603      	mov	r3, r0
 801423e:	2b00      	cmp	r3, #0
 8014240:	d001      	beq.n	8014246 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8014242:	2301      	movs	r3, #1
 8014244:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8014246:	7dfb      	ldrb	r3, [r7, #23]
}
 8014248:	4618      	mov	r0, r3
 801424a:	3718      	adds	r7, #24
 801424c:	46bd      	mov	sp, r7
 801424e:	bd80      	pop	{r7, pc}
 8014250:	24000ebc 	.word	0x24000ebc

08014254 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8014254:	b580      	push	{r7, lr}
 8014256:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd2) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8014258:	4805      	ldr	r0, [pc, #20]	; (8014270 <BSP_SD_GetCardState+0x1c>)
 801425a:	f7f9 fec3 	bl	800dfe4 <HAL_SD_GetCardState>
 801425e:	4603      	mov	r3, r0
 8014260:	2b04      	cmp	r3, #4
 8014262:	bf14      	ite	ne
 8014264:	2301      	movne	r3, #1
 8014266:	2300      	moveq	r3, #0
 8014268:	b2db      	uxtb	r3, r3
}
 801426a:	4618      	mov	r0, r3
 801426c:	bd80      	pop	{r7, pc}
 801426e:	bf00      	nop
 8014270:	24000ebc 	.word	0x24000ebc

08014274 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8014274:	b580      	push	{r7, lr}
 8014276:	b082      	sub	sp, #8
 8014278:	af00      	add	r7, sp, #0
 801427a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd2, CardInfo);
 801427c:	6879      	ldr	r1, [r7, #4]
 801427e:	4803      	ldr	r0, [pc, #12]	; (801428c <BSP_SD_GetCardInfo+0x18>)
 8014280:	f7f9 fd72 	bl	800dd68 <HAL_SD_GetCardInfo>
}
 8014284:	bf00      	nop
 8014286:	3708      	adds	r7, #8
 8014288:	46bd      	mov	sp, r7
 801428a:	bd80      	pop	{r7, pc}
 801428c:	24000ebc 	.word	0x24000ebc

08014290 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 8014290:	b580      	push	{r7, lr}
 8014292:	b082      	sub	sp, #8
 8014294:	af00      	add	r7, sp, #0
 8014296:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 8014298:	f000 f9a0 	bl	80145dc <BSP_SD_WriteCpltCallback>
}
 801429c:	bf00      	nop
 801429e:	3708      	adds	r7, #8
 80142a0:	46bd      	mov	sp, r7
 80142a2:	bd80      	pop	{r7, pc}

080142a4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80142a4:	b580      	push	{r7, lr}
 80142a6:	b082      	sub	sp, #8
 80142a8:	af00      	add	r7, sp, #0
 80142aa:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 80142ac:	f000 f9a2 	bl	80145f4 <BSP_SD_ReadCpltCallback>
}
 80142b0:	bf00      	nop
 80142b2:	3708      	adds	r7, #8
 80142b4:	46bd      	mov	sp, r7
 80142b6:	bd80      	pop	{r7, pc}

080142b8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 80142b8:	b580      	push	{r7, lr}
 80142ba:	b082      	sub	sp, #8
 80142bc:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 80142be:	2301      	movs	r3, #1
 80142c0:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 80142c2:	f000 f80b 	bl	80142dc <BSP_PlatformIsDetected>
 80142c6:	4603      	mov	r3, r0
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d101      	bne.n	80142d0 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 80142cc:	2300      	movs	r3, #0
 80142ce:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80142d0:	79fb      	ldrb	r3, [r7, #7]
 80142d2:	b2db      	uxtb	r3, r3
}
 80142d4:	4618      	mov	r0, r3
 80142d6:	3708      	adds	r7, #8
 80142d8:	46bd      	mov	sp, r7
 80142da:	bd80      	pop	{r7, pc}

080142dc <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 80142dc:	b580      	push	{r7, lr}
 80142de:	b082      	sub	sp, #8
 80142e0:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 80142e2:	2301      	movs	r3, #1
 80142e4:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80142e6:	2104      	movs	r1, #4
 80142e8:	4806      	ldr	r0, [pc, #24]	; (8014304 <BSP_PlatformIsDetected+0x28>)
 80142ea:	f7f3 fe7d 	bl	8007fe8 <HAL_GPIO_ReadPin>
 80142ee:	4603      	mov	r3, r0
 80142f0:	2b00      	cmp	r3, #0
 80142f2:	d001      	beq.n	80142f8 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 80142f4:	2300      	movs	r3, #0
 80142f6:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80142f8:	79fb      	ldrb	r3, [r7, #7]
}
 80142fa:	4618      	mov	r0, r3
 80142fc:	3708      	adds	r7, #8
 80142fe:	46bd      	mov	sp, r7
 8014300:	bd80      	pop	{r7, pc}
 8014302:	bf00      	nop
 8014304:	58020400 	.word	0x58020400

08014308 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 8014308:	b580      	push	{r7, lr}
 801430a:	b084      	sub	sp, #16
 801430c:	af00      	add	r7, sp, #0
 801430e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 8014310:	f7ef fbc4 	bl	8003a9c <HAL_GetTick>
 8014314:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 8014316:	e006      	b.n	8014326 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8014318:	f7ff ff9c 	bl	8014254 <BSP_SD_GetCardState>
 801431c:	4603      	mov	r3, r0
 801431e:	2b00      	cmp	r3, #0
 8014320:	d101      	bne.n	8014326 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 8014322:	2300      	movs	r3, #0
 8014324:	e009      	b.n	801433a <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 8014326:	f7ef fbb9 	bl	8003a9c <HAL_GetTick>
 801432a:	4602      	mov	r2, r0
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	1ad3      	subs	r3, r2, r3
 8014330:	687a      	ldr	r2, [r7, #4]
 8014332:	429a      	cmp	r2, r3
 8014334:	d8f0      	bhi.n	8014318 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 8014336:	f04f 33ff 	mov.w	r3, #4294967295
}
 801433a:	4618      	mov	r0, r3
 801433c:	3710      	adds	r7, #16
 801433e:	46bd      	mov	sp, r7
 8014340:	bd80      	pop	{r7, pc}
	...

08014344 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8014344:	b580      	push	{r7, lr}
 8014346:	b082      	sub	sp, #8
 8014348:	af00      	add	r7, sp, #0
 801434a:	4603      	mov	r3, r0
 801434c:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801434e:	4b0b      	ldr	r3, [pc, #44]	; (801437c <SD_CheckStatus+0x38>)
 8014350:	2201      	movs	r2, #1
 8014352:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8014354:	f7ff ff7e 	bl	8014254 <BSP_SD_GetCardState>
 8014358:	4603      	mov	r3, r0
 801435a:	2b00      	cmp	r3, #0
 801435c:	d107      	bne.n	801436e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801435e:	4b07      	ldr	r3, [pc, #28]	; (801437c <SD_CheckStatus+0x38>)
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	b2db      	uxtb	r3, r3
 8014364:	f023 0301 	bic.w	r3, r3, #1
 8014368:	b2da      	uxtb	r2, r3
 801436a:	4b04      	ldr	r3, [pc, #16]	; (801437c <SD_CheckStatus+0x38>)
 801436c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801436e:	4b03      	ldr	r3, [pc, #12]	; (801437c <SD_CheckStatus+0x38>)
 8014370:	781b      	ldrb	r3, [r3, #0]
 8014372:	b2db      	uxtb	r3, r3
}
 8014374:	4618      	mov	r0, r3
 8014376:	3708      	adds	r7, #8
 8014378:	46bd      	mov	sp, r7
 801437a:	bd80      	pop	{r7, pc}
 801437c:	2400000d 	.word	0x2400000d

08014380 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8014380:	b580      	push	{r7, lr}
 8014382:	b082      	sub	sp, #8
 8014384:	af00      	add	r7, sp, #0
 8014386:	4603      	mov	r3, r0
 8014388:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 801438a:	f7ff ff09 	bl	80141a0 <BSP_SD_Init>
 801438e:	4603      	mov	r3, r0
 8014390:	2b00      	cmp	r3, #0
 8014392:	d107      	bne.n	80143a4 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8014394:	79fb      	ldrb	r3, [r7, #7]
 8014396:	4618      	mov	r0, r3
 8014398:	f7ff ffd4 	bl	8014344 <SD_CheckStatus>
 801439c:	4603      	mov	r3, r0
 801439e:	461a      	mov	r2, r3
 80143a0:	4b04      	ldr	r3, [pc, #16]	; (80143b4 <SD_initialize+0x34>)
 80143a2:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 80143a4:	4b03      	ldr	r3, [pc, #12]	; (80143b4 <SD_initialize+0x34>)
 80143a6:	781b      	ldrb	r3, [r3, #0]
 80143a8:	b2db      	uxtb	r3, r3
}
 80143aa:	4618      	mov	r0, r3
 80143ac:	3708      	adds	r7, #8
 80143ae:	46bd      	mov	sp, r7
 80143b0:	bd80      	pop	{r7, pc}
 80143b2:	bf00      	nop
 80143b4:	2400000d 	.word	0x2400000d

080143b8 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80143b8:	b580      	push	{r7, lr}
 80143ba:	b082      	sub	sp, #8
 80143bc:	af00      	add	r7, sp, #0
 80143be:	4603      	mov	r3, r0
 80143c0:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80143c2:	79fb      	ldrb	r3, [r7, #7]
 80143c4:	4618      	mov	r0, r3
 80143c6:	f7ff ffbd 	bl	8014344 <SD_CheckStatus>
 80143ca:	4603      	mov	r3, r0
}
 80143cc:	4618      	mov	r0, r3
 80143ce:	3708      	adds	r7, #8
 80143d0:	46bd      	mov	sp, r7
 80143d2:	bd80      	pop	{r7, pc}

080143d4 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80143d4:	b580      	push	{r7, lr}
 80143d6:	b086      	sub	sp, #24
 80143d8:	af00      	add	r7, sp, #0
 80143da:	60b9      	str	r1, [r7, #8]
 80143dc:	607a      	str	r2, [r7, #4]
 80143de:	603b      	str	r3, [r7, #0]
 80143e0:	4603      	mov	r3, r0
 80143e2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80143e4:	2301      	movs	r3, #1
 80143e6:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80143e8:	f247 5030 	movw	r0, #30000	; 0x7530
 80143ec:	f7ff ff8c 	bl	8014308 <SD_CheckStatusWithTimeout>
 80143f0:	4603      	mov	r3, r0
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	da01      	bge.n	80143fa <SD_read+0x26>
  {
    return res;
 80143f6:	7dfb      	ldrb	r3, [r7, #23]
 80143f8:	e03b      	b.n	8014472 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 80143fa:	683a      	ldr	r2, [r7, #0]
 80143fc:	6879      	ldr	r1, [r7, #4]
 80143fe:	68b8      	ldr	r0, [r7, #8]
 8014400:	f7ff fef4 	bl	80141ec <BSP_SD_ReadBlocks_DMA>
 8014404:	4603      	mov	r3, r0
 8014406:	2b00      	cmp	r3, #0
 8014408:	d132      	bne.n	8014470 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 801440a:	4b1c      	ldr	r3, [pc, #112]	; (801447c <SD_read+0xa8>)
 801440c:	2200      	movs	r2, #0
 801440e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 8014410:	f7ef fb44 	bl	8003a9c <HAL_GetTick>
 8014414:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8014416:	bf00      	nop
 8014418:	4b18      	ldr	r3, [pc, #96]	; (801447c <SD_read+0xa8>)
 801441a:	681b      	ldr	r3, [r3, #0]
 801441c:	2b00      	cmp	r3, #0
 801441e:	d108      	bne.n	8014432 <SD_read+0x5e>
 8014420:	f7ef fb3c 	bl	8003a9c <HAL_GetTick>
 8014424:	4602      	mov	r2, r0
 8014426:	693b      	ldr	r3, [r7, #16]
 8014428:	1ad3      	subs	r3, r2, r3
 801442a:	f247 522f 	movw	r2, #29999	; 0x752f
 801442e:	4293      	cmp	r3, r2
 8014430:	d9f2      	bls.n	8014418 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 8014432:	4b12      	ldr	r3, [pc, #72]	; (801447c <SD_read+0xa8>)
 8014434:	681b      	ldr	r3, [r3, #0]
 8014436:	2b00      	cmp	r3, #0
 8014438:	d102      	bne.n	8014440 <SD_read+0x6c>
      {
        res = RES_ERROR;
 801443a:	2301      	movs	r3, #1
 801443c:	75fb      	strb	r3, [r7, #23]
 801443e:	e017      	b.n	8014470 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 8014440:	4b0e      	ldr	r3, [pc, #56]	; (801447c <SD_read+0xa8>)
 8014442:	2200      	movs	r2, #0
 8014444:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8014446:	f7ef fb29 	bl	8003a9c <HAL_GetTick>
 801444a:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801444c:	e007      	b.n	801445e <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 801444e:	f7ff ff01 	bl	8014254 <BSP_SD_GetCardState>
 8014452:	4603      	mov	r3, r0
 8014454:	2b00      	cmp	r3, #0
 8014456:	d102      	bne.n	801445e <SD_read+0x8a>
          {
            res = RES_OK;
 8014458:	2300      	movs	r3, #0
 801445a:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 801445c:	e008      	b.n	8014470 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801445e:	f7ef fb1d 	bl	8003a9c <HAL_GetTick>
 8014462:	4602      	mov	r2, r0
 8014464:	693b      	ldr	r3, [r7, #16]
 8014466:	1ad3      	subs	r3, r2, r3
 8014468:	f247 522f 	movw	r2, #29999	; 0x752f
 801446c:	4293      	cmp	r3, r2
 801446e:	d9ee      	bls.n	801444e <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8014470:	7dfb      	ldrb	r3, [r7, #23]
}
 8014472:	4618      	mov	r0, r3
 8014474:	3718      	adds	r7, #24
 8014476:	46bd      	mov	sp, r7
 8014478:	bd80      	pop	{r7, pc}
 801447a:	bf00      	nop
 801447c:	240015e0 	.word	0x240015e0

08014480 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8014480:	b580      	push	{r7, lr}
 8014482:	b086      	sub	sp, #24
 8014484:	af00      	add	r7, sp, #0
 8014486:	60b9      	str	r1, [r7, #8]
 8014488:	607a      	str	r2, [r7, #4]
 801448a:	603b      	str	r3, [r7, #0]
 801448c:	4603      	mov	r3, r0
 801448e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8014490:	2301      	movs	r3, #1
 8014492:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8014494:	4b24      	ldr	r3, [pc, #144]	; (8014528 <SD_write+0xa8>)
 8014496:	2200      	movs	r2, #0
 8014498:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 801449a:	f247 5030 	movw	r0, #30000	; 0x7530
 801449e:	f7ff ff33 	bl	8014308 <SD_CheckStatusWithTimeout>
 80144a2:	4603      	mov	r3, r0
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	da01      	bge.n	80144ac <SD_write+0x2c>
  {
    return res;
 80144a8:	7dfb      	ldrb	r3, [r7, #23]
 80144aa:	e038      	b.n	801451e <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80144ac:	683a      	ldr	r2, [r7, #0]
 80144ae:	6879      	ldr	r1, [r7, #4]
 80144b0:	68b8      	ldr	r0, [r7, #8]
 80144b2:	f7ff feb5 	bl	8014220 <BSP_SD_WriteBlocks_DMA>
 80144b6:	4603      	mov	r3, r0
 80144b8:	2b00      	cmp	r3, #0
 80144ba:	d12f      	bne.n	801451c <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 80144bc:	f7ef faee 	bl	8003a9c <HAL_GetTick>
 80144c0:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80144c2:	bf00      	nop
 80144c4:	4b18      	ldr	r3, [pc, #96]	; (8014528 <SD_write+0xa8>)
 80144c6:	681b      	ldr	r3, [r3, #0]
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d108      	bne.n	80144de <SD_write+0x5e>
 80144cc:	f7ef fae6 	bl	8003a9c <HAL_GetTick>
 80144d0:	4602      	mov	r2, r0
 80144d2:	693b      	ldr	r3, [r7, #16]
 80144d4:	1ad3      	subs	r3, r2, r3
 80144d6:	f247 522f 	movw	r2, #29999	; 0x752f
 80144da:	4293      	cmp	r3, r2
 80144dc:	d9f2      	bls.n	80144c4 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 80144de:	4b12      	ldr	r3, [pc, #72]	; (8014528 <SD_write+0xa8>)
 80144e0:	681b      	ldr	r3, [r3, #0]
 80144e2:	2b00      	cmp	r3, #0
 80144e4:	d102      	bne.n	80144ec <SD_write+0x6c>
      {
        res = RES_ERROR;
 80144e6:	2301      	movs	r3, #1
 80144e8:	75fb      	strb	r3, [r7, #23]
 80144ea:	e017      	b.n	801451c <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 80144ec:	4b0e      	ldr	r3, [pc, #56]	; (8014528 <SD_write+0xa8>)
 80144ee:	2200      	movs	r2, #0
 80144f0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80144f2:	f7ef fad3 	bl	8003a9c <HAL_GetTick>
 80144f6:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80144f8:	e007      	b.n	801450a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80144fa:	f7ff feab 	bl	8014254 <BSP_SD_GetCardState>
 80144fe:	4603      	mov	r3, r0
 8014500:	2b00      	cmp	r3, #0
 8014502:	d102      	bne.n	801450a <SD_write+0x8a>
          {
            res = RES_OK;
 8014504:	2300      	movs	r3, #0
 8014506:	75fb      	strb	r3, [r7, #23]
            break;
 8014508:	e008      	b.n	801451c <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 801450a:	f7ef fac7 	bl	8003a9c <HAL_GetTick>
 801450e:	4602      	mov	r2, r0
 8014510:	693b      	ldr	r3, [r7, #16]
 8014512:	1ad3      	subs	r3, r2, r3
 8014514:	f247 522f 	movw	r2, #29999	; 0x752f
 8014518:	4293      	cmp	r3, r2
 801451a:	d9ee      	bls.n	80144fa <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 801451c:	7dfb      	ldrb	r3, [r7, #23]
}
 801451e:	4618      	mov	r0, r3
 8014520:	3718      	adds	r7, #24
 8014522:	46bd      	mov	sp, r7
 8014524:	bd80      	pop	{r7, pc}
 8014526:	bf00      	nop
 8014528:	240015dc 	.word	0x240015dc

0801452c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 801452c:	b580      	push	{r7, lr}
 801452e:	b08c      	sub	sp, #48	; 0x30
 8014530:	af00      	add	r7, sp, #0
 8014532:	4603      	mov	r3, r0
 8014534:	603a      	str	r2, [r7, #0]
 8014536:	71fb      	strb	r3, [r7, #7]
 8014538:	460b      	mov	r3, r1
 801453a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 801453c:	2301      	movs	r3, #1
 801453e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8014542:	4b25      	ldr	r3, [pc, #148]	; (80145d8 <SD_ioctl+0xac>)
 8014544:	781b      	ldrb	r3, [r3, #0]
 8014546:	b2db      	uxtb	r3, r3
 8014548:	f003 0301 	and.w	r3, r3, #1
 801454c:	2b00      	cmp	r3, #0
 801454e:	d001      	beq.n	8014554 <SD_ioctl+0x28>
 8014550:	2303      	movs	r3, #3
 8014552:	e03c      	b.n	80145ce <SD_ioctl+0xa2>

  switch (cmd)
 8014554:	79bb      	ldrb	r3, [r7, #6]
 8014556:	2b03      	cmp	r3, #3
 8014558:	d834      	bhi.n	80145c4 <SD_ioctl+0x98>
 801455a:	a201      	add	r2, pc, #4	; (adr r2, 8014560 <SD_ioctl+0x34>)
 801455c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014560:	08014571 	.word	0x08014571
 8014564:	08014579 	.word	0x08014579
 8014568:	08014591 	.word	0x08014591
 801456c:	080145ab 	.word	0x080145ab
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8014570:	2300      	movs	r3, #0
 8014572:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8014576:	e028      	b.n	80145ca <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8014578:	f107 0308 	add.w	r3, r7, #8
 801457c:	4618      	mov	r0, r3
 801457e:	f7ff fe79 	bl	8014274 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8014582:	6a3a      	ldr	r2, [r7, #32]
 8014584:	683b      	ldr	r3, [r7, #0]
 8014586:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8014588:	2300      	movs	r3, #0
 801458a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801458e:	e01c      	b.n	80145ca <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8014590:	f107 0308 	add.w	r3, r7, #8
 8014594:	4618      	mov	r0, r3
 8014596:	f7ff fe6d 	bl	8014274 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801459a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801459c:	b29a      	uxth	r2, r3
 801459e:	683b      	ldr	r3, [r7, #0]
 80145a0:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 80145a2:	2300      	movs	r3, #0
 80145a4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80145a8:	e00f      	b.n	80145ca <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 80145aa:	f107 0308 	add.w	r3, r7, #8
 80145ae:	4618      	mov	r0, r3
 80145b0:	f7ff fe60 	bl	8014274 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 80145b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80145b6:	0a5a      	lsrs	r2, r3, #9
 80145b8:	683b      	ldr	r3, [r7, #0]
 80145ba:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 80145bc:	2300      	movs	r3, #0
 80145be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 80145c2:	e002      	b.n	80145ca <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 80145c4:	2304      	movs	r3, #4
 80145c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 80145ca:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80145ce:	4618      	mov	r0, r3
 80145d0:	3730      	adds	r7, #48	; 0x30
 80145d2:	46bd      	mov	sp, r7
 80145d4:	bd80      	pop	{r7, pc}
 80145d6:	bf00      	nop
 80145d8:	2400000d 	.word	0x2400000d

080145dc <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 80145dc:	b480      	push	{r7}
 80145de:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 80145e0:	4b03      	ldr	r3, [pc, #12]	; (80145f0 <BSP_SD_WriteCpltCallback+0x14>)
 80145e2:	2201      	movs	r2, #1
 80145e4:	601a      	str	r2, [r3, #0]
}
 80145e6:	bf00      	nop
 80145e8:	46bd      	mov	sp, r7
 80145ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ee:	4770      	bx	lr
 80145f0:	240015dc 	.word	0x240015dc

080145f4 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 80145f4:	b480      	push	{r7}
 80145f6:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 80145f8:	4b03      	ldr	r3, [pc, #12]	; (8014608 <BSP_SD_ReadCpltCallback+0x14>)
 80145fa:	2201      	movs	r2, #1
 80145fc:	601a      	str	r2, [r3, #0]
}
 80145fe:	bf00      	nop
 8014600:	46bd      	mov	sp, r7
 8014602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014606:	4770      	bx	lr
 8014608:	240015e0 	.word	0x240015e0

0801460c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801460c:	b580      	push	{r7, lr}
 801460e:	b084      	sub	sp, #16
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
 8014614:	460b      	mov	r3, r1
 8014616:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8014618:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801461c:	f002 fd00 	bl	8017020 <USBD_static_malloc>
 8014620:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8014622:	68fb      	ldr	r3, [r7, #12]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d109      	bne.n	801463c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8014628:	687b      	ldr	r3, [r7, #4]
 801462a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801462e:	687b      	ldr	r3, [r7, #4]
 8014630:	32b0      	adds	r2, #176	; 0xb0
 8014632:	2100      	movs	r1, #0
 8014634:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8014638:	2302      	movs	r3, #2
 801463a:	e0d4      	b.n	80147e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801463c:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8014640:	2100      	movs	r1, #0
 8014642:	68f8      	ldr	r0, [r7, #12]
 8014644:	f002 fd7e 	bl	8017144 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	32b0      	adds	r2, #176	; 0xb0
 8014652:	68f9      	ldr	r1, [r7, #12]
 8014654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	32b0      	adds	r2, #176	; 0xb0
 8014662:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801466c:	687b      	ldr	r3, [r7, #4]
 801466e:	7c1b      	ldrb	r3, [r3, #16]
 8014670:	2b00      	cmp	r3, #0
 8014672:	d138      	bne.n	80146e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8014674:	4b5e      	ldr	r3, [pc, #376]	; (80147f0 <USBD_CDC_Init+0x1e4>)
 8014676:	7819      	ldrb	r1, [r3, #0]
 8014678:	f44f 7300 	mov.w	r3, #512	; 0x200
 801467c:	2202      	movs	r2, #2
 801467e:	6878      	ldr	r0, [r7, #4]
 8014680:	f002 fbab 	bl	8016dda <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8014684:	4b5a      	ldr	r3, [pc, #360]	; (80147f0 <USBD_CDC_Init+0x1e4>)
 8014686:	781b      	ldrb	r3, [r3, #0]
 8014688:	f003 020f 	and.w	r2, r3, #15
 801468c:	6879      	ldr	r1, [r7, #4]
 801468e:	4613      	mov	r3, r2
 8014690:	009b      	lsls	r3, r3, #2
 8014692:	4413      	add	r3, r2
 8014694:	009b      	lsls	r3, r3, #2
 8014696:	440b      	add	r3, r1
 8014698:	3324      	adds	r3, #36	; 0x24
 801469a:	2201      	movs	r2, #1
 801469c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801469e:	4b55      	ldr	r3, [pc, #340]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 80146a0:	7819      	ldrb	r1, [r3, #0]
 80146a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80146a6:	2202      	movs	r2, #2
 80146a8:	6878      	ldr	r0, [r7, #4]
 80146aa:	f002 fb96 	bl	8016dda <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80146ae:	4b51      	ldr	r3, [pc, #324]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 80146b0:	781b      	ldrb	r3, [r3, #0]
 80146b2:	f003 020f 	and.w	r2, r3, #15
 80146b6:	6879      	ldr	r1, [r7, #4]
 80146b8:	4613      	mov	r3, r2
 80146ba:	009b      	lsls	r3, r3, #2
 80146bc:	4413      	add	r3, r2
 80146be:	009b      	lsls	r3, r3, #2
 80146c0:	440b      	add	r3, r1
 80146c2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80146c6:	2201      	movs	r2, #1
 80146c8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80146ca:	4b4b      	ldr	r3, [pc, #300]	; (80147f8 <USBD_CDC_Init+0x1ec>)
 80146cc:	781b      	ldrb	r3, [r3, #0]
 80146ce:	f003 020f 	and.w	r2, r3, #15
 80146d2:	6879      	ldr	r1, [r7, #4]
 80146d4:	4613      	mov	r3, r2
 80146d6:	009b      	lsls	r3, r3, #2
 80146d8:	4413      	add	r3, r2
 80146da:	009b      	lsls	r3, r3, #2
 80146dc:	440b      	add	r3, r1
 80146de:	3326      	adds	r3, #38	; 0x26
 80146e0:	2210      	movs	r2, #16
 80146e2:	801a      	strh	r2, [r3, #0]
 80146e4:	e035      	b.n	8014752 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80146e6:	4b42      	ldr	r3, [pc, #264]	; (80147f0 <USBD_CDC_Init+0x1e4>)
 80146e8:	7819      	ldrb	r1, [r3, #0]
 80146ea:	2340      	movs	r3, #64	; 0x40
 80146ec:	2202      	movs	r2, #2
 80146ee:	6878      	ldr	r0, [r7, #4]
 80146f0:	f002 fb73 	bl	8016dda <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80146f4:	4b3e      	ldr	r3, [pc, #248]	; (80147f0 <USBD_CDC_Init+0x1e4>)
 80146f6:	781b      	ldrb	r3, [r3, #0]
 80146f8:	f003 020f 	and.w	r2, r3, #15
 80146fc:	6879      	ldr	r1, [r7, #4]
 80146fe:	4613      	mov	r3, r2
 8014700:	009b      	lsls	r3, r3, #2
 8014702:	4413      	add	r3, r2
 8014704:	009b      	lsls	r3, r3, #2
 8014706:	440b      	add	r3, r1
 8014708:	3324      	adds	r3, #36	; 0x24
 801470a:	2201      	movs	r2, #1
 801470c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801470e:	4b39      	ldr	r3, [pc, #228]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 8014710:	7819      	ldrb	r1, [r3, #0]
 8014712:	2340      	movs	r3, #64	; 0x40
 8014714:	2202      	movs	r2, #2
 8014716:	6878      	ldr	r0, [r7, #4]
 8014718:	f002 fb5f 	bl	8016dda <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801471c:	4b35      	ldr	r3, [pc, #212]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 801471e:	781b      	ldrb	r3, [r3, #0]
 8014720:	f003 020f 	and.w	r2, r3, #15
 8014724:	6879      	ldr	r1, [r7, #4]
 8014726:	4613      	mov	r3, r2
 8014728:	009b      	lsls	r3, r3, #2
 801472a:	4413      	add	r3, r2
 801472c:	009b      	lsls	r3, r3, #2
 801472e:	440b      	add	r3, r1
 8014730:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014734:	2201      	movs	r2, #1
 8014736:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8014738:	4b2f      	ldr	r3, [pc, #188]	; (80147f8 <USBD_CDC_Init+0x1ec>)
 801473a:	781b      	ldrb	r3, [r3, #0]
 801473c:	f003 020f 	and.w	r2, r3, #15
 8014740:	6879      	ldr	r1, [r7, #4]
 8014742:	4613      	mov	r3, r2
 8014744:	009b      	lsls	r3, r3, #2
 8014746:	4413      	add	r3, r2
 8014748:	009b      	lsls	r3, r3, #2
 801474a:	440b      	add	r3, r1
 801474c:	3326      	adds	r3, #38	; 0x26
 801474e:	2210      	movs	r2, #16
 8014750:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8014752:	4b29      	ldr	r3, [pc, #164]	; (80147f8 <USBD_CDC_Init+0x1ec>)
 8014754:	7819      	ldrb	r1, [r3, #0]
 8014756:	2308      	movs	r3, #8
 8014758:	2203      	movs	r2, #3
 801475a:	6878      	ldr	r0, [r7, #4]
 801475c:	f002 fb3d 	bl	8016dda <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8014760:	4b25      	ldr	r3, [pc, #148]	; (80147f8 <USBD_CDC_Init+0x1ec>)
 8014762:	781b      	ldrb	r3, [r3, #0]
 8014764:	f003 020f 	and.w	r2, r3, #15
 8014768:	6879      	ldr	r1, [r7, #4]
 801476a:	4613      	mov	r3, r2
 801476c:	009b      	lsls	r3, r3, #2
 801476e:	4413      	add	r3, r2
 8014770:	009b      	lsls	r3, r3, #2
 8014772:	440b      	add	r3, r1
 8014774:	3324      	adds	r3, #36	; 0x24
 8014776:	2201      	movs	r2, #1
 8014778:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801477a:	68fb      	ldr	r3, [r7, #12]
 801477c:	2200      	movs	r2, #0
 801477e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8014782:	687b      	ldr	r3, [r7, #4]
 8014784:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014788:	687a      	ldr	r2, [r7, #4]
 801478a:	33b0      	adds	r3, #176	; 0xb0
 801478c:	009b      	lsls	r3, r3, #2
 801478e:	4413      	add	r3, r2
 8014790:	685b      	ldr	r3, [r3, #4]
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8014796:	68fb      	ldr	r3, [r7, #12]
 8014798:	2200      	movs	r2, #0
 801479a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	2200      	movs	r2, #0
 80147a2:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 80147a6:	68fb      	ldr	r3, [r7, #12]
 80147a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d101      	bne.n	80147b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80147b0:	2302      	movs	r3, #2
 80147b2:	e018      	b.n	80147e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80147b4:	687b      	ldr	r3, [r7, #4]
 80147b6:	7c1b      	ldrb	r3, [r3, #16]
 80147b8:	2b00      	cmp	r3, #0
 80147ba:	d10a      	bne.n	80147d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80147bc:	4b0d      	ldr	r3, [pc, #52]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 80147be:	7819      	ldrb	r1, [r3, #0]
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80147c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80147ca:	6878      	ldr	r0, [r7, #4]
 80147cc:	f002 fbf4 	bl	8016fb8 <USBD_LL_PrepareReceive>
 80147d0:	e008      	b.n	80147e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80147d2:	4b08      	ldr	r3, [pc, #32]	; (80147f4 <USBD_CDC_Init+0x1e8>)
 80147d4:	7819      	ldrb	r1, [r3, #0]
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80147dc:	2340      	movs	r3, #64	; 0x40
 80147de:	6878      	ldr	r0, [r7, #4]
 80147e0:	f002 fbea 	bl	8016fb8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80147e4:	2300      	movs	r3, #0
}
 80147e6:	4618      	mov	r0, r3
 80147e8:	3710      	adds	r7, #16
 80147ea:	46bd      	mov	sp, r7
 80147ec:	bd80      	pop	{r7, pc}
 80147ee:	bf00      	nop
 80147f0:	24000097 	.word	0x24000097
 80147f4:	24000098 	.word	0x24000098
 80147f8:	24000099 	.word	0x24000099

080147fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	b082      	sub	sp, #8
 8014800:	af00      	add	r7, sp, #0
 8014802:	6078      	str	r0, [r7, #4]
 8014804:	460b      	mov	r3, r1
 8014806:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8014808:	4b3a      	ldr	r3, [pc, #232]	; (80148f4 <USBD_CDC_DeInit+0xf8>)
 801480a:	781b      	ldrb	r3, [r3, #0]
 801480c:	4619      	mov	r1, r3
 801480e:	6878      	ldr	r0, [r7, #4]
 8014810:	f002 fb09 	bl	8016e26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8014814:	4b37      	ldr	r3, [pc, #220]	; (80148f4 <USBD_CDC_DeInit+0xf8>)
 8014816:	781b      	ldrb	r3, [r3, #0]
 8014818:	f003 020f 	and.w	r2, r3, #15
 801481c:	6879      	ldr	r1, [r7, #4]
 801481e:	4613      	mov	r3, r2
 8014820:	009b      	lsls	r3, r3, #2
 8014822:	4413      	add	r3, r2
 8014824:	009b      	lsls	r3, r3, #2
 8014826:	440b      	add	r3, r1
 8014828:	3324      	adds	r3, #36	; 0x24
 801482a:	2200      	movs	r2, #0
 801482c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801482e:	4b32      	ldr	r3, [pc, #200]	; (80148f8 <USBD_CDC_DeInit+0xfc>)
 8014830:	781b      	ldrb	r3, [r3, #0]
 8014832:	4619      	mov	r1, r3
 8014834:	6878      	ldr	r0, [r7, #4]
 8014836:	f002 faf6 	bl	8016e26 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801483a:	4b2f      	ldr	r3, [pc, #188]	; (80148f8 <USBD_CDC_DeInit+0xfc>)
 801483c:	781b      	ldrb	r3, [r3, #0]
 801483e:	f003 020f 	and.w	r2, r3, #15
 8014842:	6879      	ldr	r1, [r7, #4]
 8014844:	4613      	mov	r3, r2
 8014846:	009b      	lsls	r3, r3, #2
 8014848:	4413      	add	r3, r2
 801484a:	009b      	lsls	r3, r3, #2
 801484c:	440b      	add	r3, r1
 801484e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8014852:	2200      	movs	r2, #0
 8014854:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8014856:	4b29      	ldr	r3, [pc, #164]	; (80148fc <USBD_CDC_DeInit+0x100>)
 8014858:	781b      	ldrb	r3, [r3, #0]
 801485a:	4619      	mov	r1, r3
 801485c:	6878      	ldr	r0, [r7, #4]
 801485e:	f002 fae2 	bl	8016e26 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8014862:	4b26      	ldr	r3, [pc, #152]	; (80148fc <USBD_CDC_DeInit+0x100>)
 8014864:	781b      	ldrb	r3, [r3, #0]
 8014866:	f003 020f 	and.w	r2, r3, #15
 801486a:	6879      	ldr	r1, [r7, #4]
 801486c:	4613      	mov	r3, r2
 801486e:	009b      	lsls	r3, r3, #2
 8014870:	4413      	add	r3, r2
 8014872:	009b      	lsls	r3, r3, #2
 8014874:	440b      	add	r3, r1
 8014876:	3324      	adds	r3, #36	; 0x24
 8014878:	2200      	movs	r2, #0
 801487a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801487c:	4b1f      	ldr	r3, [pc, #124]	; (80148fc <USBD_CDC_DeInit+0x100>)
 801487e:	781b      	ldrb	r3, [r3, #0]
 8014880:	f003 020f 	and.w	r2, r3, #15
 8014884:	6879      	ldr	r1, [r7, #4]
 8014886:	4613      	mov	r3, r2
 8014888:	009b      	lsls	r3, r3, #2
 801488a:	4413      	add	r3, r2
 801488c:	009b      	lsls	r3, r3, #2
 801488e:	440b      	add	r3, r1
 8014890:	3326      	adds	r3, #38	; 0x26
 8014892:	2200      	movs	r2, #0
 8014894:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801489c:	687b      	ldr	r3, [r7, #4]
 801489e:	32b0      	adds	r2, #176	; 0xb0
 80148a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148a4:	2b00      	cmp	r3, #0
 80148a6:	d01f      	beq.n	80148e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80148ae:	687a      	ldr	r2, [r7, #4]
 80148b0:	33b0      	adds	r3, #176	; 0xb0
 80148b2:	009b      	lsls	r3, r3, #2
 80148b4:	4413      	add	r3, r2
 80148b6:	685b      	ldr	r3, [r3, #4]
 80148b8:	685b      	ldr	r3, [r3, #4]
 80148ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80148bc:	687b      	ldr	r3, [r7, #4]
 80148be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80148c2:	687b      	ldr	r3, [r7, #4]
 80148c4:	32b0      	adds	r2, #176	; 0xb0
 80148c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80148ca:	4618      	mov	r0, r3
 80148cc:	f002 fbb6 	bl	801703c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80148d0:	687b      	ldr	r3, [r7, #4]
 80148d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	32b0      	adds	r2, #176	; 0xb0
 80148da:	2100      	movs	r1, #0
 80148dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	2200      	movs	r2, #0
 80148e4:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80148e8:	2300      	movs	r3, #0
}
 80148ea:	4618      	mov	r0, r3
 80148ec:	3708      	adds	r7, #8
 80148ee:	46bd      	mov	sp, r7
 80148f0:	bd80      	pop	{r7, pc}
 80148f2:	bf00      	nop
 80148f4:	24000097 	.word	0x24000097
 80148f8:	24000098 	.word	0x24000098
 80148fc:	24000099 	.word	0x24000099

08014900 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8014900:	b580      	push	{r7, lr}
 8014902:	b086      	sub	sp, #24
 8014904:	af00      	add	r7, sp, #0
 8014906:	6078      	str	r0, [r7, #4]
 8014908:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801490a:	687b      	ldr	r3, [r7, #4]
 801490c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014910:	687b      	ldr	r3, [r7, #4]
 8014912:	32b0      	adds	r2, #176	; 0xb0
 8014914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014918:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801491a:	2300      	movs	r3, #0
 801491c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801491e:	2300      	movs	r3, #0
 8014920:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8014922:	2300      	movs	r3, #0
 8014924:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8014926:	693b      	ldr	r3, [r7, #16]
 8014928:	2b00      	cmp	r3, #0
 801492a:	d101      	bne.n	8014930 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801492c:	2303      	movs	r3, #3
 801492e:	e0bf      	b.n	8014ab0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8014930:	683b      	ldr	r3, [r7, #0]
 8014932:	781b      	ldrb	r3, [r3, #0]
 8014934:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8014938:	2b00      	cmp	r3, #0
 801493a:	d050      	beq.n	80149de <USBD_CDC_Setup+0xde>
 801493c:	2b20      	cmp	r3, #32
 801493e:	f040 80af 	bne.w	8014aa0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8014942:	683b      	ldr	r3, [r7, #0]
 8014944:	88db      	ldrh	r3, [r3, #6]
 8014946:	2b00      	cmp	r3, #0
 8014948:	d03a      	beq.n	80149c0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801494a:	683b      	ldr	r3, [r7, #0]
 801494c:	781b      	ldrb	r3, [r3, #0]
 801494e:	b25b      	sxtb	r3, r3
 8014950:	2b00      	cmp	r3, #0
 8014952:	da1b      	bge.n	801498c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8014954:	687b      	ldr	r3, [r7, #4]
 8014956:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 801495a:	687a      	ldr	r2, [r7, #4]
 801495c:	33b0      	adds	r3, #176	; 0xb0
 801495e:	009b      	lsls	r3, r3, #2
 8014960:	4413      	add	r3, r2
 8014962:	685b      	ldr	r3, [r3, #4]
 8014964:	689b      	ldr	r3, [r3, #8]
 8014966:	683a      	ldr	r2, [r7, #0]
 8014968:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801496a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801496c:	683a      	ldr	r2, [r7, #0]
 801496e:	88d2      	ldrh	r2, [r2, #6]
 8014970:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8014972:	683b      	ldr	r3, [r7, #0]
 8014974:	88db      	ldrh	r3, [r3, #6]
 8014976:	2b07      	cmp	r3, #7
 8014978:	bf28      	it	cs
 801497a:	2307      	movcs	r3, #7
 801497c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801497e:	693b      	ldr	r3, [r7, #16]
 8014980:	89fa      	ldrh	r2, [r7, #14]
 8014982:	4619      	mov	r1, r3
 8014984:	6878      	ldr	r0, [r7, #4]
 8014986:	f001 fd89 	bl	801649c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801498a:	e090      	b.n	8014aae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801498c:	683b      	ldr	r3, [r7, #0]
 801498e:	785a      	ldrb	r2, [r3, #1]
 8014990:	693b      	ldr	r3, [r7, #16]
 8014992:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8014996:	683b      	ldr	r3, [r7, #0]
 8014998:	88db      	ldrh	r3, [r3, #6]
 801499a:	2b3f      	cmp	r3, #63	; 0x3f
 801499c:	d803      	bhi.n	80149a6 <USBD_CDC_Setup+0xa6>
 801499e:	683b      	ldr	r3, [r7, #0]
 80149a0:	88db      	ldrh	r3, [r3, #6]
 80149a2:	b2da      	uxtb	r2, r3
 80149a4:	e000      	b.n	80149a8 <USBD_CDC_Setup+0xa8>
 80149a6:	2240      	movs	r2, #64	; 0x40
 80149a8:	693b      	ldr	r3, [r7, #16]
 80149aa:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80149ae:	6939      	ldr	r1, [r7, #16]
 80149b0:	693b      	ldr	r3, [r7, #16]
 80149b2:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 80149b6:	461a      	mov	r2, r3
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f001 fd9b 	bl	80164f4 <USBD_CtlPrepareRx>
      break;
 80149be:	e076      	b.n	8014aae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80149c0:	687b      	ldr	r3, [r7, #4]
 80149c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80149c6:	687a      	ldr	r2, [r7, #4]
 80149c8:	33b0      	adds	r3, #176	; 0xb0
 80149ca:	009b      	lsls	r3, r3, #2
 80149cc:	4413      	add	r3, r2
 80149ce:	685b      	ldr	r3, [r3, #4]
 80149d0:	689b      	ldr	r3, [r3, #8]
 80149d2:	683a      	ldr	r2, [r7, #0]
 80149d4:	7850      	ldrb	r0, [r2, #1]
 80149d6:	2200      	movs	r2, #0
 80149d8:	6839      	ldr	r1, [r7, #0]
 80149da:	4798      	blx	r3
      break;
 80149dc:	e067      	b.n	8014aae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80149de:	683b      	ldr	r3, [r7, #0]
 80149e0:	785b      	ldrb	r3, [r3, #1]
 80149e2:	2b0b      	cmp	r3, #11
 80149e4:	d851      	bhi.n	8014a8a <USBD_CDC_Setup+0x18a>
 80149e6:	a201      	add	r2, pc, #4	; (adr r2, 80149ec <USBD_CDC_Setup+0xec>)
 80149e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80149ec:	08014a1d 	.word	0x08014a1d
 80149f0:	08014a99 	.word	0x08014a99
 80149f4:	08014a8b 	.word	0x08014a8b
 80149f8:	08014a8b 	.word	0x08014a8b
 80149fc:	08014a8b 	.word	0x08014a8b
 8014a00:	08014a8b 	.word	0x08014a8b
 8014a04:	08014a8b 	.word	0x08014a8b
 8014a08:	08014a8b 	.word	0x08014a8b
 8014a0c:	08014a8b 	.word	0x08014a8b
 8014a10:	08014a8b 	.word	0x08014a8b
 8014a14:	08014a47 	.word	0x08014a47
 8014a18:	08014a71 	.word	0x08014a71
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a22:	b2db      	uxtb	r3, r3
 8014a24:	2b03      	cmp	r3, #3
 8014a26:	d107      	bne.n	8014a38 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8014a28:	f107 030a 	add.w	r3, r7, #10
 8014a2c:	2202      	movs	r2, #2
 8014a2e:	4619      	mov	r1, r3
 8014a30:	6878      	ldr	r0, [r7, #4]
 8014a32:	f001 fd33 	bl	801649c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8014a36:	e032      	b.n	8014a9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8014a38:	6839      	ldr	r1, [r7, #0]
 8014a3a:	6878      	ldr	r0, [r7, #4]
 8014a3c:	f001 fcbd 	bl	80163ba <USBD_CtlError>
            ret = USBD_FAIL;
 8014a40:	2303      	movs	r3, #3
 8014a42:	75fb      	strb	r3, [r7, #23]
          break;
 8014a44:	e02b      	b.n	8014a9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8014a46:	687b      	ldr	r3, [r7, #4]
 8014a48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a4c:	b2db      	uxtb	r3, r3
 8014a4e:	2b03      	cmp	r3, #3
 8014a50:	d107      	bne.n	8014a62 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8014a52:	f107 030d 	add.w	r3, r7, #13
 8014a56:	2201      	movs	r2, #1
 8014a58:	4619      	mov	r1, r3
 8014a5a:	6878      	ldr	r0, [r7, #4]
 8014a5c:	f001 fd1e 	bl	801649c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8014a60:	e01d      	b.n	8014a9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8014a62:	6839      	ldr	r1, [r7, #0]
 8014a64:	6878      	ldr	r0, [r7, #4]
 8014a66:	f001 fca8 	bl	80163ba <USBD_CtlError>
            ret = USBD_FAIL;
 8014a6a:	2303      	movs	r3, #3
 8014a6c:	75fb      	strb	r3, [r7, #23]
          break;
 8014a6e:	e016      	b.n	8014a9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8014a76:	b2db      	uxtb	r3, r3
 8014a78:	2b03      	cmp	r3, #3
 8014a7a:	d00f      	beq.n	8014a9c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8014a7c:	6839      	ldr	r1, [r7, #0]
 8014a7e:	6878      	ldr	r0, [r7, #4]
 8014a80:	f001 fc9b 	bl	80163ba <USBD_CtlError>
            ret = USBD_FAIL;
 8014a84:	2303      	movs	r3, #3
 8014a86:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8014a88:	e008      	b.n	8014a9c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8014a8a:	6839      	ldr	r1, [r7, #0]
 8014a8c:	6878      	ldr	r0, [r7, #4]
 8014a8e:	f001 fc94 	bl	80163ba <USBD_CtlError>
          ret = USBD_FAIL;
 8014a92:	2303      	movs	r3, #3
 8014a94:	75fb      	strb	r3, [r7, #23]
          break;
 8014a96:	e002      	b.n	8014a9e <USBD_CDC_Setup+0x19e>
          break;
 8014a98:	bf00      	nop
 8014a9a:	e008      	b.n	8014aae <USBD_CDC_Setup+0x1ae>
          break;
 8014a9c:	bf00      	nop
      }
      break;
 8014a9e:	e006      	b.n	8014aae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8014aa0:	6839      	ldr	r1, [r7, #0]
 8014aa2:	6878      	ldr	r0, [r7, #4]
 8014aa4:	f001 fc89 	bl	80163ba <USBD_CtlError>
      ret = USBD_FAIL;
 8014aa8:	2303      	movs	r3, #3
 8014aaa:	75fb      	strb	r3, [r7, #23]
      break;
 8014aac:	bf00      	nop
  }

  return (uint8_t)ret;
 8014aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8014ab0:	4618      	mov	r0, r3
 8014ab2:	3718      	adds	r7, #24
 8014ab4:	46bd      	mov	sp, r7
 8014ab6:	bd80      	pop	{r7, pc}

08014ab8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014ab8:	b580      	push	{r7, lr}
 8014aba:	b084      	sub	sp, #16
 8014abc:	af00      	add	r7, sp, #0
 8014abe:	6078      	str	r0, [r7, #4]
 8014ac0:	460b      	mov	r3, r1
 8014ac2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8014ac4:	687b      	ldr	r3, [r7, #4]
 8014ac6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8014aca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014acc:	687b      	ldr	r3, [r7, #4]
 8014ace:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ad2:	687b      	ldr	r3, [r7, #4]
 8014ad4:	32b0      	adds	r2, #176	; 0xb0
 8014ad6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ada:	2b00      	cmp	r3, #0
 8014adc:	d101      	bne.n	8014ae2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8014ade:	2303      	movs	r3, #3
 8014ae0:	e065      	b.n	8014bae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014ae2:	687b      	ldr	r3, [r7, #4]
 8014ae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ae8:	687b      	ldr	r3, [r7, #4]
 8014aea:	32b0      	adds	r2, #176	; 0xb0
 8014aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014af0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014af2:	78fb      	ldrb	r3, [r7, #3]
 8014af4:	f003 020f 	and.w	r2, r3, #15
 8014af8:	6879      	ldr	r1, [r7, #4]
 8014afa:	4613      	mov	r3, r2
 8014afc:	009b      	lsls	r3, r3, #2
 8014afe:	4413      	add	r3, r2
 8014b00:	009b      	lsls	r3, r3, #2
 8014b02:	440b      	add	r3, r1
 8014b04:	3318      	adds	r3, #24
 8014b06:	681b      	ldr	r3, [r3, #0]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d02f      	beq.n	8014b6c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8014b0c:	78fb      	ldrb	r3, [r7, #3]
 8014b0e:	f003 020f 	and.w	r2, r3, #15
 8014b12:	6879      	ldr	r1, [r7, #4]
 8014b14:	4613      	mov	r3, r2
 8014b16:	009b      	lsls	r3, r3, #2
 8014b18:	4413      	add	r3, r2
 8014b1a:	009b      	lsls	r3, r3, #2
 8014b1c:	440b      	add	r3, r1
 8014b1e:	3318      	adds	r3, #24
 8014b20:	681a      	ldr	r2, [r3, #0]
 8014b22:	78fb      	ldrb	r3, [r7, #3]
 8014b24:	f003 010f 	and.w	r1, r3, #15
 8014b28:	68f8      	ldr	r0, [r7, #12]
 8014b2a:	460b      	mov	r3, r1
 8014b2c:	00db      	lsls	r3, r3, #3
 8014b2e:	440b      	add	r3, r1
 8014b30:	009b      	lsls	r3, r3, #2
 8014b32:	4403      	add	r3, r0
 8014b34:	3344      	adds	r3, #68	; 0x44
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	fbb2 f1f3 	udiv	r1, r2, r3
 8014b3c:	fb01 f303 	mul.w	r3, r1, r3
 8014b40:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d112      	bne.n	8014b6c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8014b46:	78fb      	ldrb	r3, [r7, #3]
 8014b48:	f003 020f 	and.w	r2, r3, #15
 8014b4c:	6879      	ldr	r1, [r7, #4]
 8014b4e:	4613      	mov	r3, r2
 8014b50:	009b      	lsls	r3, r3, #2
 8014b52:	4413      	add	r3, r2
 8014b54:	009b      	lsls	r3, r3, #2
 8014b56:	440b      	add	r3, r1
 8014b58:	3318      	adds	r3, #24
 8014b5a:	2200      	movs	r2, #0
 8014b5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8014b5e:	78f9      	ldrb	r1, [r7, #3]
 8014b60:	2300      	movs	r3, #0
 8014b62:	2200      	movs	r2, #0
 8014b64:	6878      	ldr	r0, [r7, #4]
 8014b66:	f002 fa06 	bl	8016f76 <USBD_LL_Transmit>
 8014b6a:	e01f      	b.n	8014bac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	2200      	movs	r2, #0
 8014b70:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014b7a:	687a      	ldr	r2, [r7, #4]
 8014b7c:	33b0      	adds	r3, #176	; 0xb0
 8014b7e:	009b      	lsls	r3, r3, #2
 8014b80:	4413      	add	r3, r2
 8014b82:	685b      	ldr	r3, [r3, #4]
 8014b84:	691b      	ldr	r3, [r3, #16]
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d010      	beq.n	8014bac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8014b8a:	687b      	ldr	r3, [r7, #4]
 8014b8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014b90:	687a      	ldr	r2, [r7, #4]
 8014b92:	33b0      	adds	r3, #176	; 0xb0
 8014b94:	009b      	lsls	r3, r3, #2
 8014b96:	4413      	add	r3, r2
 8014b98:	685b      	ldr	r3, [r3, #4]
 8014b9a:	691b      	ldr	r3, [r3, #16]
 8014b9c:	68ba      	ldr	r2, [r7, #8]
 8014b9e:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8014ba2:	68ba      	ldr	r2, [r7, #8]
 8014ba4:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8014ba8:	78fa      	ldrb	r2, [r7, #3]
 8014baa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8014bac:	2300      	movs	r3, #0
}
 8014bae:	4618      	mov	r0, r3
 8014bb0:	3710      	adds	r7, #16
 8014bb2:	46bd      	mov	sp, r7
 8014bb4:	bd80      	pop	{r7, pc}

08014bb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8014bb6:	b580      	push	{r7, lr}
 8014bb8:	b084      	sub	sp, #16
 8014bba:	af00      	add	r7, sp, #0
 8014bbc:	6078      	str	r0, [r7, #4]
 8014bbe:	460b      	mov	r3, r1
 8014bc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	32b0      	adds	r2, #176	; 0xb0
 8014bcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014bd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014bd8:	687b      	ldr	r3, [r7, #4]
 8014bda:	32b0      	adds	r2, #176	; 0xb0
 8014bdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014be0:	2b00      	cmp	r3, #0
 8014be2:	d101      	bne.n	8014be8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8014be4:	2303      	movs	r3, #3
 8014be6:	e01a      	b.n	8014c1e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8014be8:	78fb      	ldrb	r3, [r7, #3]
 8014bea:	4619      	mov	r1, r3
 8014bec:	6878      	ldr	r0, [r7, #4]
 8014bee:	f002 fa04 	bl	8016ffa <USBD_LL_GetRxDataSize>
 8014bf2:	4602      	mov	r2, r0
 8014bf4:	68fb      	ldr	r3, [r7, #12]
 8014bf6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8014bfa:	687b      	ldr	r3, [r7, #4]
 8014bfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014c00:	687a      	ldr	r2, [r7, #4]
 8014c02:	33b0      	adds	r3, #176	; 0xb0
 8014c04:	009b      	lsls	r3, r3, #2
 8014c06:	4413      	add	r3, r2
 8014c08:	685b      	ldr	r3, [r3, #4]
 8014c0a:	68db      	ldr	r3, [r3, #12]
 8014c0c:	68fa      	ldr	r2, [r7, #12]
 8014c0e:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8014c12:	68fa      	ldr	r2, [r7, #12]
 8014c14:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8014c18:	4611      	mov	r1, r2
 8014c1a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8014c1c:	2300      	movs	r3, #0
}
 8014c1e:	4618      	mov	r0, r3
 8014c20:	3710      	adds	r7, #16
 8014c22:	46bd      	mov	sp, r7
 8014c24:	bd80      	pop	{r7, pc}

08014c26 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8014c26:	b580      	push	{r7, lr}
 8014c28:	b084      	sub	sp, #16
 8014c2a:	af00      	add	r7, sp, #0
 8014c2c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014c2e:	687b      	ldr	r3, [r7, #4]
 8014c30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014c34:	687b      	ldr	r3, [r7, #4]
 8014c36:	32b0      	adds	r2, #176	; 0xb0
 8014c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014c3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d101      	bne.n	8014c48 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8014c44:	2303      	movs	r3, #3
 8014c46:	e025      	b.n	8014c94 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8014c48:	687b      	ldr	r3, [r7, #4]
 8014c4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014c4e:	687a      	ldr	r2, [r7, #4]
 8014c50:	33b0      	adds	r3, #176	; 0xb0
 8014c52:	009b      	lsls	r3, r3, #2
 8014c54:	4413      	add	r3, r2
 8014c56:	685b      	ldr	r3, [r3, #4]
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d01a      	beq.n	8014c92 <USBD_CDC_EP0_RxReady+0x6c>
 8014c5c:	68fb      	ldr	r3, [r7, #12]
 8014c5e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8014c62:	2bff      	cmp	r3, #255	; 0xff
 8014c64:	d015      	beq.n	8014c92 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014c6c:	687a      	ldr	r2, [r7, #4]
 8014c6e:	33b0      	adds	r3, #176	; 0xb0
 8014c70:	009b      	lsls	r3, r3, #2
 8014c72:	4413      	add	r3, r2
 8014c74:	685b      	ldr	r3, [r3, #4]
 8014c76:	689b      	ldr	r3, [r3, #8]
 8014c78:	68fa      	ldr	r2, [r7, #12]
 8014c7a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 8014c7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8014c80:	68fa      	ldr	r2, [r7, #12]
 8014c82:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8014c86:	b292      	uxth	r2, r2
 8014c88:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	22ff      	movs	r2, #255	; 0xff
 8014c8e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8014c92:	2300      	movs	r3, #0
}
 8014c94:	4618      	mov	r0, r3
 8014c96:	3710      	adds	r7, #16
 8014c98:	46bd      	mov	sp, r7
 8014c9a:	bd80      	pop	{r7, pc}

08014c9c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8014c9c:	b580      	push	{r7, lr}
 8014c9e:	b086      	sub	sp, #24
 8014ca0:	af00      	add	r7, sp, #0
 8014ca2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014ca4:	2182      	movs	r1, #130	; 0x82
 8014ca6:	4818      	ldr	r0, [pc, #96]	; (8014d08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014ca8:	f000 fd4f 	bl	801574a <USBD_GetEpDesc>
 8014cac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014cae:	2101      	movs	r1, #1
 8014cb0:	4815      	ldr	r0, [pc, #84]	; (8014d08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014cb2:	f000 fd4a 	bl	801574a <USBD_GetEpDesc>
 8014cb6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014cb8:	2181      	movs	r1, #129	; 0x81
 8014cba:	4813      	ldr	r0, [pc, #76]	; (8014d08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8014cbc:	f000 fd45 	bl	801574a <USBD_GetEpDesc>
 8014cc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014cc2:	697b      	ldr	r3, [r7, #20]
 8014cc4:	2b00      	cmp	r3, #0
 8014cc6:	d002      	beq.n	8014cce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014cc8:	697b      	ldr	r3, [r7, #20]
 8014cca:	2210      	movs	r2, #16
 8014ccc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014cce:	693b      	ldr	r3, [r7, #16]
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	d006      	beq.n	8014ce2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014cd4:	693b      	ldr	r3, [r7, #16]
 8014cd6:	2200      	movs	r2, #0
 8014cd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014cdc:	711a      	strb	r2, [r3, #4]
 8014cde:	2200      	movs	r2, #0
 8014ce0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d006      	beq.n	8014cf6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014ce8:	68fb      	ldr	r3, [r7, #12]
 8014cea:	2200      	movs	r2, #0
 8014cec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014cf0:	711a      	strb	r2, [r3, #4]
 8014cf2:	2200      	movs	r2, #0
 8014cf4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014cf6:	687b      	ldr	r3, [r7, #4]
 8014cf8:	2243      	movs	r2, #67	; 0x43
 8014cfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014cfc:	4b02      	ldr	r3, [pc, #8]	; (8014d08 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8014cfe:	4618      	mov	r0, r3
 8014d00:	3718      	adds	r7, #24
 8014d02:	46bd      	mov	sp, r7
 8014d04:	bd80      	pop	{r7, pc}
 8014d06:	bf00      	nop
 8014d08:	24000054 	.word	0x24000054

08014d0c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8014d0c:	b580      	push	{r7, lr}
 8014d0e:	b086      	sub	sp, #24
 8014d10:	af00      	add	r7, sp, #0
 8014d12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014d14:	2182      	movs	r1, #130	; 0x82
 8014d16:	4818      	ldr	r0, [pc, #96]	; (8014d78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014d18:	f000 fd17 	bl	801574a <USBD_GetEpDesc>
 8014d1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014d1e:	2101      	movs	r1, #1
 8014d20:	4815      	ldr	r0, [pc, #84]	; (8014d78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014d22:	f000 fd12 	bl	801574a <USBD_GetEpDesc>
 8014d26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014d28:	2181      	movs	r1, #129	; 0x81
 8014d2a:	4813      	ldr	r0, [pc, #76]	; (8014d78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8014d2c:	f000 fd0d 	bl	801574a <USBD_GetEpDesc>
 8014d30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014d32:	697b      	ldr	r3, [r7, #20]
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d002      	beq.n	8014d3e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8014d38:	697b      	ldr	r3, [r7, #20]
 8014d3a:	2210      	movs	r2, #16
 8014d3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014d3e:	693b      	ldr	r3, [r7, #16]
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d006      	beq.n	8014d52 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014d44:	693b      	ldr	r3, [r7, #16]
 8014d46:	2200      	movs	r2, #0
 8014d48:	711a      	strb	r2, [r3, #4]
 8014d4a:	2200      	movs	r2, #0
 8014d4c:	f042 0202 	orr.w	r2, r2, #2
 8014d50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014d52:	68fb      	ldr	r3, [r7, #12]
 8014d54:	2b00      	cmp	r3, #0
 8014d56:	d006      	beq.n	8014d66 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8014d58:	68fb      	ldr	r3, [r7, #12]
 8014d5a:	2200      	movs	r2, #0
 8014d5c:	711a      	strb	r2, [r3, #4]
 8014d5e:	2200      	movs	r2, #0
 8014d60:	f042 0202 	orr.w	r2, r2, #2
 8014d64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014d66:	687b      	ldr	r3, [r7, #4]
 8014d68:	2243      	movs	r2, #67	; 0x43
 8014d6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014d6c:	4b02      	ldr	r3, [pc, #8]	; (8014d78 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8014d6e:	4618      	mov	r0, r3
 8014d70:	3718      	adds	r7, #24
 8014d72:	46bd      	mov	sp, r7
 8014d74:	bd80      	pop	{r7, pc}
 8014d76:	bf00      	nop
 8014d78:	24000054 	.word	0x24000054

08014d7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8014d7c:	b580      	push	{r7, lr}
 8014d7e:	b086      	sub	sp, #24
 8014d80:	af00      	add	r7, sp, #0
 8014d82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8014d84:	2182      	movs	r1, #130	; 0x82
 8014d86:	4818      	ldr	r0, [pc, #96]	; (8014de8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d88:	f000 fcdf 	bl	801574a <USBD_GetEpDesc>
 8014d8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8014d8e:	2101      	movs	r1, #1
 8014d90:	4815      	ldr	r0, [pc, #84]	; (8014de8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d92:	f000 fcda 	bl	801574a <USBD_GetEpDesc>
 8014d96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8014d98:	2181      	movs	r1, #129	; 0x81
 8014d9a:	4813      	ldr	r0, [pc, #76]	; (8014de8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8014d9c:	f000 fcd5 	bl	801574a <USBD_GetEpDesc>
 8014da0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8014da2:	697b      	ldr	r3, [r7, #20]
 8014da4:	2b00      	cmp	r3, #0
 8014da6:	d002      	beq.n	8014dae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8014da8:	697b      	ldr	r3, [r7, #20]
 8014daa:	2210      	movs	r2, #16
 8014dac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8014dae:	693b      	ldr	r3, [r7, #16]
 8014db0:	2b00      	cmp	r3, #0
 8014db2:	d006      	beq.n	8014dc2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014db4:	693b      	ldr	r3, [r7, #16]
 8014db6:	2200      	movs	r2, #0
 8014db8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014dbc:	711a      	strb	r2, [r3, #4]
 8014dbe:	2200      	movs	r2, #0
 8014dc0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8014dc2:	68fb      	ldr	r3, [r7, #12]
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d006      	beq.n	8014dd6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8014dc8:	68fb      	ldr	r3, [r7, #12]
 8014dca:	2200      	movs	r2, #0
 8014dcc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014dd0:	711a      	strb	r2, [r3, #4]
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8014dd6:	687b      	ldr	r3, [r7, #4]
 8014dd8:	2243      	movs	r2, #67	; 0x43
 8014dda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8014ddc:	4b02      	ldr	r3, [pc, #8]	; (8014de8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8014dde:	4618      	mov	r0, r3
 8014de0:	3718      	adds	r7, #24
 8014de2:	46bd      	mov	sp, r7
 8014de4:	bd80      	pop	{r7, pc}
 8014de6:	bf00      	nop
 8014de8:	24000054 	.word	0x24000054

08014dec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8014dec:	b480      	push	{r7}
 8014dee:	b083      	sub	sp, #12
 8014df0:	af00      	add	r7, sp, #0
 8014df2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8014df4:	687b      	ldr	r3, [r7, #4]
 8014df6:	220a      	movs	r2, #10
 8014df8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8014dfa:	4b03      	ldr	r3, [pc, #12]	; (8014e08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8014dfc:	4618      	mov	r0, r3
 8014dfe:	370c      	adds	r7, #12
 8014e00:	46bd      	mov	sp, r7
 8014e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e06:	4770      	bx	lr
 8014e08:	24000010 	.word	0x24000010

08014e0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8014e0c:	b480      	push	{r7}
 8014e0e:	b083      	sub	sp, #12
 8014e10:	af00      	add	r7, sp, #0
 8014e12:	6078      	str	r0, [r7, #4]
 8014e14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8014e16:	683b      	ldr	r3, [r7, #0]
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d101      	bne.n	8014e20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8014e1c:	2303      	movs	r3, #3
 8014e1e:	e009      	b.n	8014e34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8014e20:	687b      	ldr	r3, [r7, #4]
 8014e22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8014e26:	687a      	ldr	r2, [r7, #4]
 8014e28:	33b0      	adds	r3, #176	; 0xb0
 8014e2a:	009b      	lsls	r3, r3, #2
 8014e2c:	4413      	add	r3, r2
 8014e2e:	683a      	ldr	r2, [r7, #0]
 8014e30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8014e32:	2300      	movs	r3, #0
}
 8014e34:	4618      	mov	r0, r3
 8014e36:	370c      	adds	r7, #12
 8014e38:	46bd      	mov	sp, r7
 8014e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3e:	4770      	bx	lr

08014e40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8014e40:	b480      	push	{r7}
 8014e42:	b087      	sub	sp, #28
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	60f8      	str	r0, [r7, #12]
 8014e48:	60b9      	str	r1, [r7, #8]
 8014e4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014e4c:	68fb      	ldr	r3, [r7, #12]
 8014e4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	32b0      	adds	r2, #176	; 0xb0
 8014e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014e5c:	697b      	ldr	r3, [r7, #20]
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d101      	bne.n	8014e66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014e62:	2303      	movs	r3, #3
 8014e64:	e008      	b.n	8014e78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8014e66:	697b      	ldr	r3, [r7, #20]
 8014e68:	68ba      	ldr	r2, [r7, #8]
 8014e6a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8014e6e:	697b      	ldr	r3, [r7, #20]
 8014e70:	687a      	ldr	r2, [r7, #4]
 8014e72:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8014e76:	2300      	movs	r3, #0
}
 8014e78:	4618      	mov	r0, r3
 8014e7a:	371c      	adds	r7, #28
 8014e7c:	46bd      	mov	sp, r7
 8014e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e82:	4770      	bx	lr

08014e84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8014e84:	b480      	push	{r7}
 8014e86:	b085      	sub	sp, #20
 8014e88:	af00      	add	r7, sp, #0
 8014e8a:	6078      	str	r0, [r7, #4]
 8014e8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014e8e:	687b      	ldr	r3, [r7, #4]
 8014e90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014e94:	687b      	ldr	r3, [r7, #4]
 8014e96:	32b0      	adds	r2, #176	; 0xb0
 8014e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014e9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8014e9e:	68fb      	ldr	r3, [r7, #12]
 8014ea0:	2b00      	cmp	r3, #0
 8014ea2:	d101      	bne.n	8014ea8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8014ea4:	2303      	movs	r3, #3
 8014ea6:	e004      	b.n	8014eb2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8014ea8:	68fb      	ldr	r3, [r7, #12]
 8014eaa:	683a      	ldr	r2, [r7, #0]
 8014eac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8014eb0:	2300      	movs	r3, #0
}
 8014eb2:	4618      	mov	r0, r3
 8014eb4:	3714      	adds	r7, #20
 8014eb6:	46bd      	mov	sp, r7
 8014eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014ebc:	4770      	bx	lr
	...

08014ec0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8014ec0:	b580      	push	{r7, lr}
 8014ec2:	b084      	sub	sp, #16
 8014ec4:	af00      	add	r7, sp, #0
 8014ec6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014ec8:	687b      	ldr	r3, [r7, #4]
 8014eca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	32b0      	adds	r2, #176	; 0xb0
 8014ed2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014ed6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8014ed8:	2301      	movs	r3, #1
 8014eda:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8014edc:	68bb      	ldr	r3, [r7, #8]
 8014ede:	2b00      	cmp	r3, #0
 8014ee0:	d101      	bne.n	8014ee6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8014ee2:	2303      	movs	r3, #3
 8014ee4:	e025      	b.n	8014f32 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8014ee6:	68bb      	ldr	r3, [r7, #8]
 8014ee8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d11f      	bne.n	8014f30 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8014ef0:	68bb      	ldr	r3, [r7, #8]
 8014ef2:	2201      	movs	r2, #1
 8014ef4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8014ef8:	4b10      	ldr	r3, [pc, #64]	; (8014f3c <USBD_CDC_TransmitPacket+0x7c>)
 8014efa:	781b      	ldrb	r3, [r3, #0]
 8014efc:	f003 020f 	and.w	r2, r3, #15
 8014f00:	68bb      	ldr	r3, [r7, #8]
 8014f02:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 8014f06:	6878      	ldr	r0, [r7, #4]
 8014f08:	4613      	mov	r3, r2
 8014f0a:	009b      	lsls	r3, r3, #2
 8014f0c:	4413      	add	r3, r2
 8014f0e:	009b      	lsls	r3, r3, #2
 8014f10:	4403      	add	r3, r0
 8014f12:	3318      	adds	r3, #24
 8014f14:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8014f16:	4b09      	ldr	r3, [pc, #36]	; (8014f3c <USBD_CDC_TransmitPacket+0x7c>)
 8014f18:	7819      	ldrb	r1, [r3, #0]
 8014f1a:	68bb      	ldr	r3, [r7, #8]
 8014f1c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8014f20:	68bb      	ldr	r3, [r7, #8]
 8014f22:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8014f26:	6878      	ldr	r0, [r7, #4]
 8014f28:	f002 f825 	bl	8016f76 <USBD_LL_Transmit>

    ret = USBD_OK;
 8014f2c:	2300      	movs	r3, #0
 8014f2e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8014f30:	7bfb      	ldrb	r3, [r7, #15]
}
 8014f32:	4618      	mov	r0, r3
 8014f34:	3710      	adds	r7, #16
 8014f36:	46bd      	mov	sp, r7
 8014f38:	bd80      	pop	{r7, pc}
 8014f3a:	bf00      	nop
 8014f3c:	24000097 	.word	0x24000097

08014f40 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8014f40:	b580      	push	{r7, lr}
 8014f42:	b084      	sub	sp, #16
 8014f44:	af00      	add	r7, sp, #0
 8014f46:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014f4e:	687b      	ldr	r3, [r7, #4]
 8014f50:	32b0      	adds	r2, #176	; 0xb0
 8014f52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f56:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8014f58:	687b      	ldr	r3, [r7, #4]
 8014f5a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8014f5e:	687b      	ldr	r3, [r7, #4]
 8014f60:	32b0      	adds	r2, #176	; 0xb0
 8014f62:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8014f66:	2b00      	cmp	r3, #0
 8014f68:	d101      	bne.n	8014f6e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8014f6a:	2303      	movs	r3, #3
 8014f6c:	e018      	b.n	8014fa0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8014f6e:	687b      	ldr	r3, [r7, #4]
 8014f70:	7c1b      	ldrb	r3, [r3, #16]
 8014f72:	2b00      	cmp	r3, #0
 8014f74:	d10a      	bne.n	8014f8c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014f76:	4b0c      	ldr	r3, [pc, #48]	; (8014fa8 <USBD_CDC_ReceivePacket+0x68>)
 8014f78:	7819      	ldrb	r1, [r3, #0]
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8014f84:	6878      	ldr	r0, [r7, #4]
 8014f86:	f002 f817 	bl	8016fb8 <USBD_LL_PrepareReceive>
 8014f8a:	e008      	b.n	8014f9e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8014f8c:	4b06      	ldr	r3, [pc, #24]	; (8014fa8 <USBD_CDC_ReceivePacket+0x68>)
 8014f8e:	7819      	ldrb	r1, [r3, #0]
 8014f90:	68fb      	ldr	r3, [r7, #12]
 8014f92:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8014f96:	2340      	movs	r3, #64	; 0x40
 8014f98:	6878      	ldr	r0, [r7, #4]
 8014f9a:	f002 f80d 	bl	8016fb8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8014f9e:	2300      	movs	r3, #0
}
 8014fa0:	4618      	mov	r0, r3
 8014fa2:	3710      	adds	r7, #16
 8014fa4:	46bd      	mov	sp, r7
 8014fa6:	bd80      	pop	{r7, pc}
 8014fa8:	24000098 	.word	0x24000098

08014fac <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8014fac:	b580      	push	{r7, lr}
 8014fae:	b086      	sub	sp, #24
 8014fb0:	af00      	add	r7, sp, #0
 8014fb2:	60f8      	str	r0, [r7, #12]
 8014fb4:	60b9      	str	r1, [r7, #8]
 8014fb6:	4613      	mov	r3, r2
 8014fb8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8014fba:	68fb      	ldr	r3, [r7, #12]
 8014fbc:	2b00      	cmp	r3, #0
 8014fbe:	d101      	bne.n	8014fc4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8014fc0:	2303      	movs	r3, #3
 8014fc2:	e01f      	b.n	8015004 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8014fc4:	68fb      	ldr	r3, [r7, #12]
 8014fc6:	2200      	movs	r2, #0
 8014fc8:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8014fcc:	68fb      	ldr	r3, [r7, #12]
 8014fce:	2200      	movs	r2, #0
 8014fd0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8014fd4:	68fb      	ldr	r3, [r7, #12]
 8014fd6:	2200      	movs	r2, #0
 8014fd8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8014fdc:	68bb      	ldr	r3, [r7, #8]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d003      	beq.n	8014fea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8014fe2:	68fb      	ldr	r3, [r7, #12]
 8014fe4:	68ba      	ldr	r2, [r7, #8]
 8014fe6:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	2201      	movs	r2, #1
 8014fee:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8014ff2:	68fb      	ldr	r3, [r7, #12]
 8014ff4:	79fa      	ldrb	r2, [r7, #7]
 8014ff6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8014ff8:	68f8      	ldr	r0, [r7, #12]
 8014ffa:	f001 fe81 	bl	8016d00 <USBD_LL_Init>
 8014ffe:	4603      	mov	r3, r0
 8015000:	75fb      	strb	r3, [r7, #23]

  return ret;
 8015002:	7dfb      	ldrb	r3, [r7, #23]
}
 8015004:	4618      	mov	r0, r3
 8015006:	3718      	adds	r7, #24
 8015008:	46bd      	mov	sp, r7
 801500a:	bd80      	pop	{r7, pc}

0801500c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801500c:	b580      	push	{r7, lr}
 801500e:	b084      	sub	sp, #16
 8015010:	af00      	add	r7, sp, #0
 8015012:	6078      	str	r0, [r7, #4]
 8015014:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015016:	2300      	movs	r3, #0
 8015018:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801501a:	683b      	ldr	r3, [r7, #0]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d101      	bne.n	8015024 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8015020:	2303      	movs	r3, #3
 8015022:	e025      	b.n	8015070 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8015024:	687b      	ldr	r3, [r7, #4]
 8015026:	683a      	ldr	r2, [r7, #0]
 8015028:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015032:	687b      	ldr	r3, [r7, #4]
 8015034:	32ae      	adds	r2, #174	; 0xae
 8015036:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801503a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801503c:	2b00      	cmp	r3, #0
 801503e:	d00f      	beq.n	8015060 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8015040:	687b      	ldr	r3, [r7, #4]
 8015042:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015046:	687b      	ldr	r3, [r7, #4]
 8015048:	32ae      	adds	r2, #174	; 0xae
 801504a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801504e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015050:	f107 020e 	add.w	r2, r7, #14
 8015054:	4610      	mov	r0, r2
 8015056:	4798      	blx	r3
 8015058:	4602      	mov	r2, r0
 801505a:	687b      	ldr	r3, [r7, #4]
 801505c:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8015060:	687b      	ldr	r3, [r7, #4]
 8015062:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 8015066:	1c5a      	adds	r2, r3, #1
 8015068:	687b      	ldr	r3, [r7, #4]
 801506a:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 801506e:	2300      	movs	r3, #0
}
 8015070:	4618      	mov	r0, r3
 8015072:	3710      	adds	r7, #16
 8015074:	46bd      	mov	sp, r7
 8015076:	bd80      	pop	{r7, pc}

08015078 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8015078:	b580      	push	{r7, lr}
 801507a:	b082      	sub	sp, #8
 801507c:	af00      	add	r7, sp, #0
 801507e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8015080:	6878      	ldr	r0, [r7, #4]
 8015082:	f001 fe8f 	bl	8016da4 <USBD_LL_Start>
 8015086:	4603      	mov	r3, r0
}
 8015088:	4618      	mov	r0, r3
 801508a:	3708      	adds	r7, #8
 801508c:	46bd      	mov	sp, r7
 801508e:	bd80      	pop	{r7, pc}

08015090 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8015090:	b480      	push	{r7}
 8015092:	b083      	sub	sp, #12
 8015094:	af00      	add	r7, sp, #0
 8015096:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8015098:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801509a:	4618      	mov	r0, r3
 801509c:	370c      	adds	r7, #12
 801509e:	46bd      	mov	sp, r7
 80150a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150a4:	4770      	bx	lr

080150a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80150a6:	b580      	push	{r7, lr}
 80150a8:	b084      	sub	sp, #16
 80150aa:	af00      	add	r7, sp, #0
 80150ac:	6078      	str	r0, [r7, #4]
 80150ae:	460b      	mov	r3, r1
 80150b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80150b2:	2300      	movs	r3, #0
 80150b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80150bc:	2b00      	cmp	r3, #0
 80150be:	d009      	beq.n	80150d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80150c6:	681b      	ldr	r3, [r3, #0]
 80150c8:	78fa      	ldrb	r2, [r7, #3]
 80150ca:	4611      	mov	r1, r2
 80150cc:	6878      	ldr	r0, [r7, #4]
 80150ce:	4798      	blx	r3
 80150d0:	4603      	mov	r3, r0
 80150d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80150d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80150d6:	4618      	mov	r0, r3
 80150d8:	3710      	adds	r7, #16
 80150da:	46bd      	mov	sp, r7
 80150dc:	bd80      	pop	{r7, pc}

080150de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80150de:	b580      	push	{r7, lr}
 80150e0:	b084      	sub	sp, #16
 80150e2:	af00      	add	r7, sp, #0
 80150e4:	6078      	str	r0, [r7, #4]
 80150e6:	460b      	mov	r3, r1
 80150e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80150ea:	2300      	movs	r3, #0
 80150ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80150ee:	687b      	ldr	r3, [r7, #4]
 80150f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80150f4:	685b      	ldr	r3, [r3, #4]
 80150f6:	78fa      	ldrb	r2, [r7, #3]
 80150f8:	4611      	mov	r1, r2
 80150fa:	6878      	ldr	r0, [r7, #4]
 80150fc:	4798      	blx	r3
 80150fe:	4603      	mov	r3, r0
 8015100:	2b00      	cmp	r3, #0
 8015102:	d001      	beq.n	8015108 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8015104:	2303      	movs	r3, #3
 8015106:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8015108:	7bfb      	ldrb	r3, [r7, #15]
}
 801510a:	4618      	mov	r0, r3
 801510c:	3710      	adds	r7, #16
 801510e:	46bd      	mov	sp, r7
 8015110:	bd80      	pop	{r7, pc}

08015112 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8015112:	b580      	push	{r7, lr}
 8015114:	b084      	sub	sp, #16
 8015116:	af00      	add	r7, sp, #0
 8015118:	6078      	str	r0, [r7, #4]
 801511a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801511c:	687b      	ldr	r3, [r7, #4]
 801511e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015122:	6839      	ldr	r1, [r7, #0]
 8015124:	4618      	mov	r0, r3
 8015126:	f001 f90e 	bl	8016346 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801512a:	687b      	ldr	r3, [r7, #4]
 801512c:	2201      	movs	r2, #1
 801512e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8015132:	687b      	ldr	r3, [r7, #4]
 8015134:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8015138:	461a      	mov	r2, r3
 801513a:	687b      	ldr	r3, [r7, #4]
 801513c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8015140:	687b      	ldr	r3, [r7, #4]
 8015142:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015146:	f003 031f 	and.w	r3, r3, #31
 801514a:	2b02      	cmp	r3, #2
 801514c:	d01a      	beq.n	8015184 <USBD_LL_SetupStage+0x72>
 801514e:	2b02      	cmp	r3, #2
 8015150:	d822      	bhi.n	8015198 <USBD_LL_SetupStage+0x86>
 8015152:	2b00      	cmp	r3, #0
 8015154:	d002      	beq.n	801515c <USBD_LL_SetupStage+0x4a>
 8015156:	2b01      	cmp	r3, #1
 8015158:	d00a      	beq.n	8015170 <USBD_LL_SetupStage+0x5e>
 801515a:	e01d      	b.n	8015198 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015162:	4619      	mov	r1, r3
 8015164:	6878      	ldr	r0, [r7, #4]
 8015166:	f000 fb65 	bl	8015834 <USBD_StdDevReq>
 801516a:	4603      	mov	r3, r0
 801516c:	73fb      	strb	r3, [r7, #15]
      break;
 801516e:	e020      	b.n	80151b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8015170:	687b      	ldr	r3, [r7, #4]
 8015172:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8015176:	4619      	mov	r1, r3
 8015178:	6878      	ldr	r0, [r7, #4]
 801517a:	f000 fbcd 	bl	8015918 <USBD_StdItfReq>
 801517e:	4603      	mov	r3, r0
 8015180:	73fb      	strb	r3, [r7, #15]
      break;
 8015182:	e016      	b.n	80151b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8015184:	687b      	ldr	r3, [r7, #4]
 8015186:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 801518a:	4619      	mov	r1, r3
 801518c:	6878      	ldr	r0, [r7, #4]
 801518e:	f000 fc2f 	bl	80159f0 <USBD_StdEPReq>
 8015192:	4603      	mov	r3, r0
 8015194:	73fb      	strb	r3, [r7, #15]
      break;
 8015196:	e00c      	b.n	80151b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8015198:	687b      	ldr	r3, [r7, #4]
 801519a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 801519e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80151a2:	b2db      	uxtb	r3, r3
 80151a4:	4619      	mov	r1, r3
 80151a6:	6878      	ldr	r0, [r7, #4]
 80151a8:	f001 fe5c 	bl	8016e64 <USBD_LL_StallEP>
 80151ac:	4603      	mov	r3, r0
 80151ae:	73fb      	strb	r3, [r7, #15]
      break;
 80151b0:	bf00      	nop
  }

  return ret;
 80151b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80151b4:	4618      	mov	r0, r3
 80151b6:	3710      	adds	r7, #16
 80151b8:	46bd      	mov	sp, r7
 80151ba:	bd80      	pop	{r7, pc}

080151bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80151bc:	b580      	push	{r7, lr}
 80151be:	b086      	sub	sp, #24
 80151c0:	af00      	add	r7, sp, #0
 80151c2:	60f8      	str	r0, [r7, #12]
 80151c4:	460b      	mov	r3, r1
 80151c6:	607a      	str	r2, [r7, #4]
 80151c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80151ca:	2300      	movs	r3, #0
 80151cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80151ce:	7afb      	ldrb	r3, [r7, #11]
 80151d0:	2b00      	cmp	r3, #0
 80151d2:	d16e      	bne.n	80152b2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80151d4:	68fb      	ldr	r3, [r7, #12]
 80151d6:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80151da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80151dc:	68fb      	ldr	r3, [r7, #12]
 80151de:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80151e2:	2b03      	cmp	r3, #3
 80151e4:	f040 8098 	bne.w	8015318 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80151e8:	693b      	ldr	r3, [r7, #16]
 80151ea:	689a      	ldr	r2, [r3, #8]
 80151ec:	693b      	ldr	r3, [r7, #16]
 80151ee:	68db      	ldr	r3, [r3, #12]
 80151f0:	429a      	cmp	r2, r3
 80151f2:	d913      	bls.n	801521c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80151f4:	693b      	ldr	r3, [r7, #16]
 80151f6:	689a      	ldr	r2, [r3, #8]
 80151f8:	693b      	ldr	r3, [r7, #16]
 80151fa:	68db      	ldr	r3, [r3, #12]
 80151fc:	1ad2      	subs	r2, r2, r3
 80151fe:	693b      	ldr	r3, [r7, #16]
 8015200:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8015202:	693b      	ldr	r3, [r7, #16]
 8015204:	68da      	ldr	r2, [r3, #12]
 8015206:	693b      	ldr	r3, [r7, #16]
 8015208:	689b      	ldr	r3, [r3, #8]
 801520a:	4293      	cmp	r3, r2
 801520c:	bf28      	it	cs
 801520e:	4613      	movcs	r3, r2
 8015210:	461a      	mov	r2, r3
 8015212:	6879      	ldr	r1, [r7, #4]
 8015214:	68f8      	ldr	r0, [r7, #12]
 8015216:	f001 f98a 	bl	801652e <USBD_CtlContinueRx>
 801521a:	e07d      	b.n	8015318 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801521c:	68fb      	ldr	r3, [r7, #12]
 801521e:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8015222:	f003 031f 	and.w	r3, r3, #31
 8015226:	2b02      	cmp	r3, #2
 8015228:	d014      	beq.n	8015254 <USBD_LL_DataOutStage+0x98>
 801522a:	2b02      	cmp	r3, #2
 801522c:	d81d      	bhi.n	801526a <USBD_LL_DataOutStage+0xae>
 801522e:	2b00      	cmp	r3, #0
 8015230:	d002      	beq.n	8015238 <USBD_LL_DataOutStage+0x7c>
 8015232:	2b01      	cmp	r3, #1
 8015234:	d003      	beq.n	801523e <USBD_LL_DataOutStage+0x82>
 8015236:	e018      	b.n	801526a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8015238:	2300      	movs	r3, #0
 801523a:	75bb      	strb	r3, [r7, #22]
            break;
 801523c:	e018      	b.n	8015270 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801523e:	68fb      	ldr	r3, [r7, #12]
 8015240:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8015244:	b2db      	uxtb	r3, r3
 8015246:	4619      	mov	r1, r3
 8015248:	68f8      	ldr	r0, [r7, #12]
 801524a:	f000 fa64 	bl	8015716 <USBD_CoreFindIF>
 801524e:	4603      	mov	r3, r0
 8015250:	75bb      	strb	r3, [r7, #22]
            break;
 8015252:	e00d      	b.n	8015270 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8015254:	68fb      	ldr	r3, [r7, #12]
 8015256:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 801525a:	b2db      	uxtb	r3, r3
 801525c:	4619      	mov	r1, r3
 801525e:	68f8      	ldr	r0, [r7, #12]
 8015260:	f000 fa66 	bl	8015730 <USBD_CoreFindEP>
 8015264:	4603      	mov	r3, r0
 8015266:	75bb      	strb	r3, [r7, #22]
            break;
 8015268:	e002      	b.n	8015270 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801526a:	2300      	movs	r3, #0
 801526c:	75bb      	strb	r3, [r7, #22]
            break;
 801526e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8015270:	7dbb      	ldrb	r3, [r7, #22]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d119      	bne.n	80152aa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015276:	68fb      	ldr	r3, [r7, #12]
 8015278:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801527c:	b2db      	uxtb	r3, r3
 801527e:	2b03      	cmp	r3, #3
 8015280:	d113      	bne.n	80152aa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8015282:	7dba      	ldrb	r2, [r7, #22]
 8015284:	68fb      	ldr	r3, [r7, #12]
 8015286:	32ae      	adds	r2, #174	; 0xae
 8015288:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801528c:	691b      	ldr	r3, [r3, #16]
 801528e:	2b00      	cmp	r3, #0
 8015290:	d00b      	beq.n	80152aa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8015292:	7dba      	ldrb	r2, [r7, #22]
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801529a:	7dba      	ldrb	r2, [r7, #22]
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	32ae      	adds	r2, #174	; 0xae
 80152a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152a4:	691b      	ldr	r3, [r3, #16]
 80152a6:	68f8      	ldr	r0, [r7, #12]
 80152a8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80152aa:	68f8      	ldr	r0, [r7, #12]
 80152ac:	f001 f950 	bl	8016550 <USBD_CtlSendStatus>
 80152b0:	e032      	b.n	8015318 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80152b2:	7afb      	ldrb	r3, [r7, #11]
 80152b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80152b8:	b2db      	uxtb	r3, r3
 80152ba:	4619      	mov	r1, r3
 80152bc:	68f8      	ldr	r0, [r7, #12]
 80152be:	f000 fa37 	bl	8015730 <USBD_CoreFindEP>
 80152c2:	4603      	mov	r3, r0
 80152c4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80152c6:	7dbb      	ldrb	r3, [r7, #22]
 80152c8:	2bff      	cmp	r3, #255	; 0xff
 80152ca:	d025      	beq.n	8015318 <USBD_LL_DataOutStage+0x15c>
 80152cc:	7dbb      	ldrb	r3, [r7, #22]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d122      	bne.n	8015318 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80152d2:	68fb      	ldr	r3, [r7, #12]
 80152d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80152d8:	b2db      	uxtb	r3, r3
 80152da:	2b03      	cmp	r3, #3
 80152dc:	d117      	bne.n	801530e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80152de:	7dba      	ldrb	r2, [r7, #22]
 80152e0:	68fb      	ldr	r3, [r7, #12]
 80152e2:	32ae      	adds	r2, #174	; 0xae
 80152e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80152e8:	699b      	ldr	r3, [r3, #24]
 80152ea:	2b00      	cmp	r3, #0
 80152ec:	d00f      	beq.n	801530e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80152ee:	7dba      	ldrb	r2, [r7, #22]
 80152f0:	68fb      	ldr	r3, [r7, #12]
 80152f2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80152f6:	7dba      	ldrb	r2, [r7, #22]
 80152f8:	68fb      	ldr	r3, [r7, #12]
 80152fa:	32ae      	adds	r2, #174	; 0xae
 80152fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015300:	699b      	ldr	r3, [r3, #24]
 8015302:	7afa      	ldrb	r2, [r7, #11]
 8015304:	4611      	mov	r1, r2
 8015306:	68f8      	ldr	r0, [r7, #12]
 8015308:	4798      	blx	r3
 801530a:	4603      	mov	r3, r0
 801530c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801530e:	7dfb      	ldrb	r3, [r7, #23]
 8015310:	2b00      	cmp	r3, #0
 8015312:	d001      	beq.n	8015318 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8015314:	7dfb      	ldrb	r3, [r7, #23]
 8015316:	e000      	b.n	801531a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8015318:	2300      	movs	r3, #0
}
 801531a:	4618      	mov	r0, r3
 801531c:	3718      	adds	r7, #24
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}

08015322 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8015322:	b580      	push	{r7, lr}
 8015324:	b086      	sub	sp, #24
 8015326:	af00      	add	r7, sp, #0
 8015328:	60f8      	str	r0, [r7, #12]
 801532a:	460b      	mov	r3, r1
 801532c:	607a      	str	r2, [r7, #4]
 801532e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8015330:	7afb      	ldrb	r3, [r7, #11]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d16f      	bne.n	8015416 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	3314      	adds	r3, #20
 801533a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801533c:	68fb      	ldr	r3, [r7, #12]
 801533e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8015342:	2b02      	cmp	r3, #2
 8015344:	d15a      	bne.n	80153fc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8015346:	693b      	ldr	r3, [r7, #16]
 8015348:	689a      	ldr	r2, [r3, #8]
 801534a:	693b      	ldr	r3, [r7, #16]
 801534c:	68db      	ldr	r3, [r3, #12]
 801534e:	429a      	cmp	r2, r3
 8015350:	d914      	bls.n	801537c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8015352:	693b      	ldr	r3, [r7, #16]
 8015354:	689a      	ldr	r2, [r3, #8]
 8015356:	693b      	ldr	r3, [r7, #16]
 8015358:	68db      	ldr	r3, [r3, #12]
 801535a:	1ad2      	subs	r2, r2, r3
 801535c:	693b      	ldr	r3, [r7, #16]
 801535e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8015360:	693b      	ldr	r3, [r7, #16]
 8015362:	689b      	ldr	r3, [r3, #8]
 8015364:	461a      	mov	r2, r3
 8015366:	6879      	ldr	r1, [r7, #4]
 8015368:	68f8      	ldr	r0, [r7, #12]
 801536a:	f001 f8b2 	bl	80164d2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801536e:	2300      	movs	r3, #0
 8015370:	2200      	movs	r2, #0
 8015372:	2100      	movs	r1, #0
 8015374:	68f8      	ldr	r0, [r7, #12]
 8015376:	f001 fe1f 	bl	8016fb8 <USBD_LL_PrepareReceive>
 801537a:	e03f      	b.n	80153fc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801537c:	693b      	ldr	r3, [r7, #16]
 801537e:	68da      	ldr	r2, [r3, #12]
 8015380:	693b      	ldr	r3, [r7, #16]
 8015382:	689b      	ldr	r3, [r3, #8]
 8015384:	429a      	cmp	r2, r3
 8015386:	d11c      	bne.n	80153c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8015388:	693b      	ldr	r3, [r7, #16]
 801538a:	685a      	ldr	r2, [r3, #4]
 801538c:	693b      	ldr	r3, [r7, #16]
 801538e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8015390:	429a      	cmp	r2, r3
 8015392:	d316      	bcc.n	80153c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8015394:	693b      	ldr	r3, [r7, #16]
 8015396:	685a      	ldr	r2, [r3, #4]
 8015398:	68fb      	ldr	r3, [r7, #12]
 801539a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 801539e:	429a      	cmp	r2, r3
 80153a0:	d20f      	bcs.n	80153c2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80153a2:	2200      	movs	r2, #0
 80153a4:	2100      	movs	r1, #0
 80153a6:	68f8      	ldr	r0, [r7, #12]
 80153a8:	f001 f893 	bl	80164d2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80153ac:	68fb      	ldr	r3, [r7, #12]
 80153ae:	2200      	movs	r2, #0
 80153b0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80153b4:	2300      	movs	r3, #0
 80153b6:	2200      	movs	r2, #0
 80153b8:	2100      	movs	r1, #0
 80153ba:	68f8      	ldr	r0, [r7, #12]
 80153bc:	f001 fdfc 	bl	8016fb8 <USBD_LL_PrepareReceive>
 80153c0:	e01c      	b.n	80153fc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80153c2:	68fb      	ldr	r3, [r7, #12]
 80153c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80153c8:	b2db      	uxtb	r3, r3
 80153ca:	2b03      	cmp	r3, #3
 80153cc:	d10f      	bne.n	80153ee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80153ce:	68fb      	ldr	r3, [r7, #12]
 80153d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80153d4:	68db      	ldr	r3, [r3, #12]
 80153d6:	2b00      	cmp	r3, #0
 80153d8:	d009      	beq.n	80153ee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80153da:	68fb      	ldr	r3, [r7, #12]
 80153dc:	2200      	movs	r2, #0
 80153de:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80153e2:	68fb      	ldr	r3, [r7, #12]
 80153e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80153e8:	68db      	ldr	r3, [r3, #12]
 80153ea:	68f8      	ldr	r0, [r7, #12]
 80153ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80153ee:	2180      	movs	r1, #128	; 0x80
 80153f0:	68f8      	ldr	r0, [r7, #12]
 80153f2:	f001 fd37 	bl	8016e64 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80153f6:	68f8      	ldr	r0, [r7, #12]
 80153f8:	f001 f8bd 	bl	8016576 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8015402:	2b00      	cmp	r3, #0
 8015404:	d03a      	beq.n	801547c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8015406:	68f8      	ldr	r0, [r7, #12]
 8015408:	f7ff fe42 	bl	8015090 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801540c:	68fb      	ldr	r3, [r7, #12]
 801540e:	2200      	movs	r2, #0
 8015410:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8015414:	e032      	b.n	801547c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8015416:	7afb      	ldrb	r3, [r7, #11]
 8015418:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801541c:	b2db      	uxtb	r3, r3
 801541e:	4619      	mov	r1, r3
 8015420:	68f8      	ldr	r0, [r7, #12]
 8015422:	f000 f985 	bl	8015730 <USBD_CoreFindEP>
 8015426:	4603      	mov	r3, r0
 8015428:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801542a:	7dfb      	ldrb	r3, [r7, #23]
 801542c:	2bff      	cmp	r3, #255	; 0xff
 801542e:	d025      	beq.n	801547c <USBD_LL_DataInStage+0x15a>
 8015430:	7dfb      	ldrb	r3, [r7, #23]
 8015432:	2b00      	cmp	r3, #0
 8015434:	d122      	bne.n	801547c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015436:	68fb      	ldr	r3, [r7, #12]
 8015438:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801543c:	b2db      	uxtb	r3, r3
 801543e:	2b03      	cmp	r3, #3
 8015440:	d11c      	bne.n	801547c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8015442:	7dfa      	ldrb	r2, [r7, #23]
 8015444:	68fb      	ldr	r3, [r7, #12]
 8015446:	32ae      	adds	r2, #174	; 0xae
 8015448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801544c:	695b      	ldr	r3, [r3, #20]
 801544e:	2b00      	cmp	r3, #0
 8015450:	d014      	beq.n	801547c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8015452:	7dfa      	ldrb	r2, [r7, #23]
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801545a:	7dfa      	ldrb	r2, [r7, #23]
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	32ae      	adds	r2, #174	; 0xae
 8015460:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015464:	695b      	ldr	r3, [r3, #20]
 8015466:	7afa      	ldrb	r2, [r7, #11]
 8015468:	4611      	mov	r1, r2
 801546a:	68f8      	ldr	r0, [r7, #12]
 801546c:	4798      	blx	r3
 801546e:	4603      	mov	r3, r0
 8015470:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8015472:	7dbb      	ldrb	r3, [r7, #22]
 8015474:	2b00      	cmp	r3, #0
 8015476:	d001      	beq.n	801547c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8015478:	7dbb      	ldrb	r3, [r7, #22]
 801547a:	e000      	b.n	801547e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801547c:	2300      	movs	r3, #0
}
 801547e:	4618      	mov	r0, r3
 8015480:	3718      	adds	r7, #24
 8015482:	46bd      	mov	sp, r7
 8015484:	bd80      	pop	{r7, pc}

08015486 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8015486:	b580      	push	{r7, lr}
 8015488:	b084      	sub	sp, #16
 801548a:	af00      	add	r7, sp, #0
 801548c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801548e:	2300      	movs	r3, #0
 8015490:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	2201      	movs	r2, #1
 8015496:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801549a:	687b      	ldr	r3, [r7, #4]
 801549c:	2200      	movs	r2, #0
 801549e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 80154a2:	687b      	ldr	r3, [r7, #4]
 80154a4:	2200      	movs	r2, #0
 80154a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	2200      	movs	r2, #0
 80154ac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 80154b0:	687b      	ldr	r3, [r7, #4]
 80154b2:	2200      	movs	r2, #0
 80154b4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80154be:	2b00      	cmp	r3, #0
 80154c0:	d014      	beq.n	80154ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80154c8:	685b      	ldr	r3, [r3, #4]
 80154ca:	2b00      	cmp	r3, #0
 80154cc:	d00e      	beq.n	80154ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80154ce:	687b      	ldr	r3, [r7, #4]
 80154d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80154d4:	685b      	ldr	r3, [r3, #4]
 80154d6:	687a      	ldr	r2, [r7, #4]
 80154d8:	6852      	ldr	r2, [r2, #4]
 80154da:	b2d2      	uxtb	r2, r2
 80154dc:	4611      	mov	r1, r2
 80154de:	6878      	ldr	r0, [r7, #4]
 80154e0:	4798      	blx	r3
 80154e2:	4603      	mov	r3, r0
 80154e4:	2b00      	cmp	r3, #0
 80154e6:	d001      	beq.n	80154ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80154e8:	2303      	movs	r3, #3
 80154ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80154ec:	2340      	movs	r3, #64	; 0x40
 80154ee:	2200      	movs	r2, #0
 80154f0:	2100      	movs	r1, #0
 80154f2:	6878      	ldr	r0, [r7, #4]
 80154f4:	f001 fc71 	bl	8016dda <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	2201      	movs	r2, #1
 80154fc:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	2240      	movs	r2, #64	; 0x40
 8015504:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8015508:	2340      	movs	r3, #64	; 0x40
 801550a:	2200      	movs	r2, #0
 801550c:	2180      	movs	r1, #128	; 0x80
 801550e:	6878      	ldr	r0, [r7, #4]
 8015510:	f001 fc63 	bl	8016dda <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	2201      	movs	r2, #1
 8015518:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	2240      	movs	r2, #64	; 0x40
 801551e:	621a      	str	r2, [r3, #32]

  return ret;
 8015520:	7bfb      	ldrb	r3, [r7, #15]
}
 8015522:	4618      	mov	r0, r3
 8015524:	3710      	adds	r7, #16
 8015526:	46bd      	mov	sp, r7
 8015528:	bd80      	pop	{r7, pc}

0801552a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801552a:	b480      	push	{r7}
 801552c:	b083      	sub	sp, #12
 801552e:	af00      	add	r7, sp, #0
 8015530:	6078      	str	r0, [r7, #4]
 8015532:	460b      	mov	r3, r1
 8015534:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	78fa      	ldrb	r2, [r7, #3]
 801553a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801553c:	2300      	movs	r3, #0
}
 801553e:	4618      	mov	r0, r3
 8015540:	370c      	adds	r7, #12
 8015542:	46bd      	mov	sp, r7
 8015544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015548:	4770      	bx	lr

0801554a <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801554a:	b480      	push	{r7}
 801554c:	b083      	sub	sp, #12
 801554e:	af00      	add	r7, sp, #0
 8015550:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015558:	b2db      	uxtb	r3, r3
 801555a:	2b04      	cmp	r3, #4
 801555c:	d006      	beq.n	801556c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015564:	b2da      	uxtb	r2, r3
 8015566:	687b      	ldr	r3, [r7, #4]
 8015568:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801556c:	687b      	ldr	r3, [r7, #4]
 801556e:	2204      	movs	r2, #4
 8015570:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8015574:	2300      	movs	r3, #0
}
 8015576:	4618      	mov	r0, r3
 8015578:	370c      	adds	r7, #12
 801557a:	46bd      	mov	sp, r7
 801557c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015580:	4770      	bx	lr

08015582 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8015582:	b480      	push	{r7}
 8015584:	b083      	sub	sp, #12
 8015586:	af00      	add	r7, sp, #0
 8015588:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015590:	b2db      	uxtb	r3, r3
 8015592:	2b04      	cmp	r3, #4
 8015594:	d106      	bne.n	80155a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8015596:	687b      	ldr	r3, [r7, #4]
 8015598:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801559c:	b2da      	uxtb	r2, r3
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80155a4:	2300      	movs	r3, #0
}
 80155a6:	4618      	mov	r0, r3
 80155a8:	370c      	adds	r7, #12
 80155aa:	46bd      	mov	sp, r7
 80155ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155b0:	4770      	bx	lr

080155b2 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80155b2:	b580      	push	{r7, lr}
 80155b4:	b082      	sub	sp, #8
 80155b6:	af00      	add	r7, sp, #0
 80155b8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80155c0:	b2db      	uxtb	r3, r3
 80155c2:	2b03      	cmp	r3, #3
 80155c4:	d110      	bne.n	80155e8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80155c6:	687b      	ldr	r3, [r7, #4]
 80155c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d00b      	beq.n	80155e8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80155d6:	69db      	ldr	r3, [r3, #28]
 80155d8:	2b00      	cmp	r3, #0
 80155da:	d005      	beq.n	80155e8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80155dc:	687b      	ldr	r3, [r7, #4]
 80155de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80155e2:	69db      	ldr	r3, [r3, #28]
 80155e4:	6878      	ldr	r0, [r7, #4]
 80155e6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80155e8:	2300      	movs	r3, #0
}
 80155ea:	4618      	mov	r0, r3
 80155ec:	3708      	adds	r7, #8
 80155ee:	46bd      	mov	sp, r7
 80155f0:	bd80      	pop	{r7, pc}

080155f2 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80155f2:	b580      	push	{r7, lr}
 80155f4:	b082      	sub	sp, #8
 80155f6:	af00      	add	r7, sp, #0
 80155f8:	6078      	str	r0, [r7, #4]
 80155fa:	460b      	mov	r3, r1
 80155fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015604:	687b      	ldr	r3, [r7, #4]
 8015606:	32ae      	adds	r2, #174	; 0xae
 8015608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801560c:	2b00      	cmp	r3, #0
 801560e:	d101      	bne.n	8015614 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8015610:	2303      	movs	r3, #3
 8015612:	e01c      	b.n	801564e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015614:	687b      	ldr	r3, [r7, #4]
 8015616:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801561a:	b2db      	uxtb	r3, r3
 801561c:	2b03      	cmp	r3, #3
 801561e:	d115      	bne.n	801564c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8015620:	687b      	ldr	r3, [r7, #4]
 8015622:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015626:	687b      	ldr	r3, [r7, #4]
 8015628:	32ae      	adds	r2, #174	; 0xae
 801562a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801562e:	6a1b      	ldr	r3, [r3, #32]
 8015630:	2b00      	cmp	r3, #0
 8015632:	d00b      	beq.n	801564c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	32ae      	adds	r2, #174	; 0xae
 801563e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015642:	6a1b      	ldr	r3, [r3, #32]
 8015644:	78fa      	ldrb	r2, [r7, #3]
 8015646:	4611      	mov	r1, r2
 8015648:	6878      	ldr	r0, [r7, #4]
 801564a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801564c:	2300      	movs	r3, #0
}
 801564e:	4618      	mov	r0, r3
 8015650:	3708      	adds	r7, #8
 8015652:	46bd      	mov	sp, r7
 8015654:	bd80      	pop	{r7, pc}

08015656 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8015656:	b580      	push	{r7, lr}
 8015658:	b082      	sub	sp, #8
 801565a:	af00      	add	r7, sp, #0
 801565c:	6078      	str	r0, [r7, #4]
 801565e:	460b      	mov	r3, r1
 8015660:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8015662:	687b      	ldr	r3, [r7, #4]
 8015664:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015668:	687b      	ldr	r3, [r7, #4]
 801566a:	32ae      	adds	r2, #174	; 0xae
 801566c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015670:	2b00      	cmp	r3, #0
 8015672:	d101      	bne.n	8015678 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8015674:	2303      	movs	r3, #3
 8015676:	e01c      	b.n	80156b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801567e:	b2db      	uxtb	r3, r3
 8015680:	2b03      	cmp	r3, #3
 8015682:	d115      	bne.n	80156b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801568a:	687b      	ldr	r3, [r7, #4]
 801568c:	32ae      	adds	r2, #174	; 0xae
 801568e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015694:	2b00      	cmp	r3, #0
 8015696:	d00b      	beq.n	80156b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8015698:	687b      	ldr	r3, [r7, #4]
 801569a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	32ae      	adds	r2, #174	; 0xae
 80156a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80156a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80156a8:	78fa      	ldrb	r2, [r7, #3]
 80156aa:	4611      	mov	r1, r2
 80156ac:	6878      	ldr	r0, [r7, #4]
 80156ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80156b0:	2300      	movs	r3, #0
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3708      	adds	r7, #8
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}

080156ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80156ba:	b480      	push	{r7}
 80156bc:	b083      	sub	sp, #12
 80156be:	af00      	add	r7, sp, #0
 80156c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80156c2:	2300      	movs	r3, #0
}
 80156c4:	4618      	mov	r0, r3
 80156c6:	370c      	adds	r7, #12
 80156c8:	46bd      	mov	sp, r7
 80156ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156ce:	4770      	bx	lr

080156d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80156d0:	b580      	push	{r7, lr}
 80156d2:	b084      	sub	sp, #16
 80156d4:	af00      	add	r7, sp, #0
 80156d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80156d8:	2300      	movs	r3, #0
 80156da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80156dc:	687b      	ldr	r3, [r7, #4]
 80156de:	2201      	movs	r2, #1
 80156e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80156e4:	687b      	ldr	r3, [r7, #4]
 80156e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80156ea:	2b00      	cmp	r3, #0
 80156ec:	d00e      	beq.n	801570c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80156ee:	687b      	ldr	r3, [r7, #4]
 80156f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80156f4:	685b      	ldr	r3, [r3, #4]
 80156f6:	687a      	ldr	r2, [r7, #4]
 80156f8:	6852      	ldr	r2, [r2, #4]
 80156fa:	b2d2      	uxtb	r2, r2
 80156fc:	4611      	mov	r1, r2
 80156fe:	6878      	ldr	r0, [r7, #4]
 8015700:	4798      	blx	r3
 8015702:	4603      	mov	r3, r0
 8015704:	2b00      	cmp	r3, #0
 8015706:	d001      	beq.n	801570c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8015708:	2303      	movs	r3, #3
 801570a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801570c:	7bfb      	ldrb	r3, [r7, #15]
}
 801570e:	4618      	mov	r0, r3
 8015710:	3710      	adds	r7, #16
 8015712:	46bd      	mov	sp, r7
 8015714:	bd80      	pop	{r7, pc}

08015716 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015716:	b480      	push	{r7}
 8015718:	b083      	sub	sp, #12
 801571a:	af00      	add	r7, sp, #0
 801571c:	6078      	str	r0, [r7, #4]
 801571e:	460b      	mov	r3, r1
 8015720:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8015722:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8015724:	4618      	mov	r0, r3
 8015726:	370c      	adds	r7, #12
 8015728:	46bd      	mov	sp, r7
 801572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801572e:	4770      	bx	lr

08015730 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8015730:	b480      	push	{r7}
 8015732:	b083      	sub	sp, #12
 8015734:	af00      	add	r7, sp, #0
 8015736:	6078      	str	r0, [r7, #4]
 8015738:	460b      	mov	r3, r1
 801573a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801573c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801573e:	4618      	mov	r0, r3
 8015740:	370c      	adds	r7, #12
 8015742:	46bd      	mov	sp, r7
 8015744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015748:	4770      	bx	lr

0801574a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801574a:	b580      	push	{r7, lr}
 801574c:	b086      	sub	sp, #24
 801574e:	af00      	add	r7, sp, #0
 8015750:	6078      	str	r0, [r7, #4]
 8015752:	460b      	mov	r3, r1
 8015754:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8015756:	687b      	ldr	r3, [r7, #4]
 8015758:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801575a:	687b      	ldr	r3, [r7, #4]
 801575c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801575e:	2300      	movs	r3, #0
 8015760:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8015762:	68fb      	ldr	r3, [r7, #12]
 8015764:	885b      	ldrh	r3, [r3, #2]
 8015766:	b29a      	uxth	r2, r3
 8015768:	68fb      	ldr	r3, [r7, #12]
 801576a:	781b      	ldrb	r3, [r3, #0]
 801576c:	b29b      	uxth	r3, r3
 801576e:	429a      	cmp	r2, r3
 8015770:	d920      	bls.n	80157b4 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8015772:	68fb      	ldr	r3, [r7, #12]
 8015774:	781b      	ldrb	r3, [r3, #0]
 8015776:	b29b      	uxth	r3, r3
 8015778:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801577a:	e013      	b.n	80157a4 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801577c:	f107 030a 	add.w	r3, r7, #10
 8015780:	4619      	mov	r1, r3
 8015782:	6978      	ldr	r0, [r7, #20]
 8015784:	f000 f81b 	bl	80157be <USBD_GetNextDesc>
 8015788:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801578a:	697b      	ldr	r3, [r7, #20]
 801578c:	785b      	ldrb	r3, [r3, #1]
 801578e:	2b05      	cmp	r3, #5
 8015790:	d108      	bne.n	80157a4 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8015792:	697b      	ldr	r3, [r7, #20]
 8015794:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8015796:	693b      	ldr	r3, [r7, #16]
 8015798:	789b      	ldrb	r3, [r3, #2]
 801579a:	78fa      	ldrb	r2, [r7, #3]
 801579c:	429a      	cmp	r2, r3
 801579e:	d008      	beq.n	80157b2 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80157a0:	2300      	movs	r3, #0
 80157a2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80157a4:	68fb      	ldr	r3, [r7, #12]
 80157a6:	885b      	ldrh	r3, [r3, #2]
 80157a8:	b29a      	uxth	r2, r3
 80157aa:	897b      	ldrh	r3, [r7, #10]
 80157ac:	429a      	cmp	r2, r3
 80157ae:	d8e5      	bhi.n	801577c <USBD_GetEpDesc+0x32>
 80157b0:	e000      	b.n	80157b4 <USBD_GetEpDesc+0x6a>
          break;
 80157b2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80157b4:	693b      	ldr	r3, [r7, #16]
}
 80157b6:	4618      	mov	r0, r3
 80157b8:	3718      	adds	r7, #24
 80157ba:	46bd      	mov	sp, r7
 80157bc:	bd80      	pop	{r7, pc}

080157be <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80157be:	b480      	push	{r7}
 80157c0:	b085      	sub	sp, #20
 80157c2:	af00      	add	r7, sp, #0
 80157c4:	6078      	str	r0, [r7, #4]
 80157c6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80157c8:	687b      	ldr	r3, [r7, #4]
 80157ca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80157cc:	683b      	ldr	r3, [r7, #0]
 80157ce:	881a      	ldrh	r2, [r3, #0]
 80157d0:	68fb      	ldr	r3, [r7, #12]
 80157d2:	781b      	ldrb	r3, [r3, #0]
 80157d4:	b29b      	uxth	r3, r3
 80157d6:	4413      	add	r3, r2
 80157d8:	b29a      	uxth	r2, r3
 80157da:	683b      	ldr	r3, [r7, #0]
 80157dc:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80157de:	68fb      	ldr	r3, [r7, #12]
 80157e0:	781b      	ldrb	r3, [r3, #0]
 80157e2:	461a      	mov	r2, r3
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	4413      	add	r3, r2
 80157e8:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80157ea:	68fb      	ldr	r3, [r7, #12]
}
 80157ec:	4618      	mov	r0, r3
 80157ee:	3714      	adds	r7, #20
 80157f0:	46bd      	mov	sp, r7
 80157f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157f6:	4770      	bx	lr

080157f8 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80157f8:	b480      	push	{r7}
 80157fa:	b087      	sub	sp, #28
 80157fc:	af00      	add	r7, sp, #0
 80157fe:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8015800:	687b      	ldr	r3, [r7, #4]
 8015802:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8015804:	697b      	ldr	r3, [r7, #20]
 8015806:	781b      	ldrb	r3, [r3, #0]
 8015808:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801580a:	697b      	ldr	r3, [r7, #20]
 801580c:	3301      	adds	r3, #1
 801580e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8015810:	697b      	ldr	r3, [r7, #20]
 8015812:	781b      	ldrb	r3, [r3, #0]
 8015814:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8015816:	8a3b      	ldrh	r3, [r7, #16]
 8015818:	021b      	lsls	r3, r3, #8
 801581a:	b21a      	sxth	r2, r3
 801581c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8015820:	4313      	orrs	r3, r2
 8015822:	b21b      	sxth	r3, r3
 8015824:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8015826:	89fb      	ldrh	r3, [r7, #14]
}
 8015828:	4618      	mov	r0, r3
 801582a:	371c      	adds	r7, #28
 801582c:	46bd      	mov	sp, r7
 801582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015832:	4770      	bx	lr

08015834 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015834:	b580      	push	{r7, lr}
 8015836:	b084      	sub	sp, #16
 8015838:	af00      	add	r7, sp, #0
 801583a:	6078      	str	r0, [r7, #4]
 801583c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801583e:	2300      	movs	r3, #0
 8015840:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015842:	683b      	ldr	r3, [r7, #0]
 8015844:	781b      	ldrb	r3, [r3, #0]
 8015846:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801584a:	2b40      	cmp	r3, #64	; 0x40
 801584c:	d005      	beq.n	801585a <USBD_StdDevReq+0x26>
 801584e:	2b40      	cmp	r3, #64	; 0x40
 8015850:	d857      	bhi.n	8015902 <USBD_StdDevReq+0xce>
 8015852:	2b00      	cmp	r3, #0
 8015854:	d00f      	beq.n	8015876 <USBD_StdDevReq+0x42>
 8015856:	2b20      	cmp	r3, #32
 8015858:	d153      	bne.n	8015902 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8015860:	687b      	ldr	r3, [r7, #4]
 8015862:	32ae      	adds	r2, #174	; 0xae
 8015864:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015868:	689b      	ldr	r3, [r3, #8]
 801586a:	6839      	ldr	r1, [r7, #0]
 801586c:	6878      	ldr	r0, [r7, #4]
 801586e:	4798      	blx	r3
 8015870:	4603      	mov	r3, r0
 8015872:	73fb      	strb	r3, [r7, #15]
      break;
 8015874:	e04a      	b.n	801590c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015876:	683b      	ldr	r3, [r7, #0]
 8015878:	785b      	ldrb	r3, [r3, #1]
 801587a:	2b09      	cmp	r3, #9
 801587c:	d83b      	bhi.n	80158f6 <USBD_StdDevReq+0xc2>
 801587e:	a201      	add	r2, pc, #4	; (adr r2, 8015884 <USBD_StdDevReq+0x50>)
 8015880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015884:	080158d9 	.word	0x080158d9
 8015888:	080158ed 	.word	0x080158ed
 801588c:	080158f7 	.word	0x080158f7
 8015890:	080158e3 	.word	0x080158e3
 8015894:	080158f7 	.word	0x080158f7
 8015898:	080158b7 	.word	0x080158b7
 801589c:	080158ad 	.word	0x080158ad
 80158a0:	080158f7 	.word	0x080158f7
 80158a4:	080158cf 	.word	0x080158cf
 80158a8:	080158c1 	.word	0x080158c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80158ac:	6839      	ldr	r1, [r7, #0]
 80158ae:	6878      	ldr	r0, [r7, #4]
 80158b0:	f000 fa3c 	bl	8015d2c <USBD_GetDescriptor>
          break;
 80158b4:	e024      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80158b6:	6839      	ldr	r1, [r7, #0]
 80158b8:	6878      	ldr	r0, [r7, #4]
 80158ba:	f000 fba1 	bl	8016000 <USBD_SetAddress>
          break;
 80158be:	e01f      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80158c0:	6839      	ldr	r1, [r7, #0]
 80158c2:	6878      	ldr	r0, [r7, #4]
 80158c4:	f000 fbe0 	bl	8016088 <USBD_SetConfig>
 80158c8:	4603      	mov	r3, r0
 80158ca:	73fb      	strb	r3, [r7, #15]
          break;
 80158cc:	e018      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80158ce:	6839      	ldr	r1, [r7, #0]
 80158d0:	6878      	ldr	r0, [r7, #4]
 80158d2:	f000 fc83 	bl	80161dc <USBD_GetConfig>
          break;
 80158d6:	e013      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80158d8:	6839      	ldr	r1, [r7, #0]
 80158da:	6878      	ldr	r0, [r7, #4]
 80158dc:	f000 fcb4 	bl	8016248 <USBD_GetStatus>
          break;
 80158e0:	e00e      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80158e2:	6839      	ldr	r1, [r7, #0]
 80158e4:	6878      	ldr	r0, [r7, #4]
 80158e6:	f000 fce3 	bl	80162b0 <USBD_SetFeature>
          break;
 80158ea:	e009      	b.n	8015900 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80158ec:	6839      	ldr	r1, [r7, #0]
 80158ee:	6878      	ldr	r0, [r7, #4]
 80158f0:	f000 fd07 	bl	8016302 <USBD_ClrFeature>
          break;
 80158f4:	e004      	b.n	8015900 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80158f6:	6839      	ldr	r1, [r7, #0]
 80158f8:	6878      	ldr	r0, [r7, #4]
 80158fa:	f000 fd5e 	bl	80163ba <USBD_CtlError>
          break;
 80158fe:	bf00      	nop
      }
      break;
 8015900:	e004      	b.n	801590c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8015902:	6839      	ldr	r1, [r7, #0]
 8015904:	6878      	ldr	r0, [r7, #4]
 8015906:	f000 fd58 	bl	80163ba <USBD_CtlError>
      break;
 801590a:	bf00      	nop
  }

  return ret;
 801590c:	7bfb      	ldrb	r3, [r7, #15]
}
 801590e:	4618      	mov	r0, r3
 8015910:	3710      	adds	r7, #16
 8015912:	46bd      	mov	sp, r7
 8015914:	bd80      	pop	{r7, pc}
 8015916:	bf00      	nop

08015918 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015918:	b580      	push	{r7, lr}
 801591a:	b084      	sub	sp, #16
 801591c:	af00      	add	r7, sp, #0
 801591e:	6078      	str	r0, [r7, #4]
 8015920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8015922:	2300      	movs	r3, #0
 8015924:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015926:	683b      	ldr	r3, [r7, #0]
 8015928:	781b      	ldrb	r3, [r3, #0]
 801592a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801592e:	2b40      	cmp	r3, #64	; 0x40
 8015930:	d005      	beq.n	801593e <USBD_StdItfReq+0x26>
 8015932:	2b40      	cmp	r3, #64	; 0x40
 8015934:	d852      	bhi.n	80159dc <USBD_StdItfReq+0xc4>
 8015936:	2b00      	cmp	r3, #0
 8015938:	d001      	beq.n	801593e <USBD_StdItfReq+0x26>
 801593a:	2b20      	cmp	r3, #32
 801593c:	d14e      	bne.n	80159dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801593e:	687b      	ldr	r3, [r7, #4]
 8015940:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015944:	b2db      	uxtb	r3, r3
 8015946:	3b01      	subs	r3, #1
 8015948:	2b02      	cmp	r3, #2
 801594a:	d840      	bhi.n	80159ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801594c:	683b      	ldr	r3, [r7, #0]
 801594e:	889b      	ldrh	r3, [r3, #4]
 8015950:	b2db      	uxtb	r3, r3
 8015952:	2b01      	cmp	r3, #1
 8015954:	d836      	bhi.n	80159c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8015956:	683b      	ldr	r3, [r7, #0]
 8015958:	889b      	ldrh	r3, [r3, #4]
 801595a:	b2db      	uxtb	r3, r3
 801595c:	4619      	mov	r1, r3
 801595e:	6878      	ldr	r0, [r7, #4]
 8015960:	f7ff fed9 	bl	8015716 <USBD_CoreFindIF>
 8015964:	4603      	mov	r3, r0
 8015966:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015968:	7bbb      	ldrb	r3, [r7, #14]
 801596a:	2bff      	cmp	r3, #255	; 0xff
 801596c:	d01d      	beq.n	80159aa <USBD_StdItfReq+0x92>
 801596e:	7bbb      	ldrb	r3, [r7, #14]
 8015970:	2b00      	cmp	r3, #0
 8015972:	d11a      	bne.n	80159aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8015974:	7bba      	ldrb	r2, [r7, #14]
 8015976:	687b      	ldr	r3, [r7, #4]
 8015978:	32ae      	adds	r2, #174	; 0xae
 801597a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801597e:	689b      	ldr	r3, [r3, #8]
 8015980:	2b00      	cmp	r3, #0
 8015982:	d00f      	beq.n	80159a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8015984:	7bba      	ldrb	r2, [r7, #14]
 8015986:	687b      	ldr	r3, [r7, #4]
 8015988:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801598c:	7bba      	ldrb	r2, [r7, #14]
 801598e:	687b      	ldr	r3, [r7, #4]
 8015990:	32ae      	adds	r2, #174	; 0xae
 8015992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015996:	689b      	ldr	r3, [r3, #8]
 8015998:	6839      	ldr	r1, [r7, #0]
 801599a:	6878      	ldr	r0, [r7, #4]
 801599c:	4798      	blx	r3
 801599e:	4603      	mov	r3, r0
 80159a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80159a2:	e004      	b.n	80159ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80159a4:	2303      	movs	r3, #3
 80159a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80159a8:	e001      	b.n	80159ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80159aa:	2303      	movs	r3, #3
 80159ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80159ae:	683b      	ldr	r3, [r7, #0]
 80159b0:	88db      	ldrh	r3, [r3, #6]
 80159b2:	2b00      	cmp	r3, #0
 80159b4:	d110      	bne.n	80159d8 <USBD_StdItfReq+0xc0>
 80159b6:	7bfb      	ldrb	r3, [r7, #15]
 80159b8:	2b00      	cmp	r3, #0
 80159ba:	d10d      	bne.n	80159d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80159bc:	6878      	ldr	r0, [r7, #4]
 80159be:	f000 fdc7 	bl	8016550 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80159c2:	e009      	b.n	80159d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80159c4:	6839      	ldr	r1, [r7, #0]
 80159c6:	6878      	ldr	r0, [r7, #4]
 80159c8:	f000 fcf7 	bl	80163ba <USBD_CtlError>
          break;
 80159cc:	e004      	b.n	80159d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80159ce:	6839      	ldr	r1, [r7, #0]
 80159d0:	6878      	ldr	r0, [r7, #4]
 80159d2:	f000 fcf2 	bl	80163ba <USBD_CtlError>
          break;
 80159d6:	e000      	b.n	80159da <USBD_StdItfReq+0xc2>
          break;
 80159d8:	bf00      	nop
      }
      break;
 80159da:	e004      	b.n	80159e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80159dc:	6839      	ldr	r1, [r7, #0]
 80159de:	6878      	ldr	r0, [r7, #4]
 80159e0:	f000 fceb 	bl	80163ba <USBD_CtlError>
      break;
 80159e4:	bf00      	nop
  }

  return ret;
 80159e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80159e8:	4618      	mov	r0, r3
 80159ea:	3710      	adds	r7, #16
 80159ec:	46bd      	mov	sp, r7
 80159ee:	bd80      	pop	{r7, pc}

080159f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80159f0:	b580      	push	{r7, lr}
 80159f2:	b084      	sub	sp, #16
 80159f4:	af00      	add	r7, sp, #0
 80159f6:	6078      	str	r0, [r7, #4]
 80159f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80159fa:	2300      	movs	r3, #0
 80159fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80159fe:	683b      	ldr	r3, [r7, #0]
 8015a00:	889b      	ldrh	r3, [r3, #4]
 8015a02:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015a04:	683b      	ldr	r3, [r7, #0]
 8015a06:	781b      	ldrb	r3, [r3, #0]
 8015a08:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8015a0c:	2b40      	cmp	r3, #64	; 0x40
 8015a0e:	d007      	beq.n	8015a20 <USBD_StdEPReq+0x30>
 8015a10:	2b40      	cmp	r3, #64	; 0x40
 8015a12:	f200 817f 	bhi.w	8015d14 <USBD_StdEPReq+0x324>
 8015a16:	2b00      	cmp	r3, #0
 8015a18:	d02a      	beq.n	8015a70 <USBD_StdEPReq+0x80>
 8015a1a:	2b20      	cmp	r3, #32
 8015a1c:	f040 817a 	bne.w	8015d14 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8015a20:	7bbb      	ldrb	r3, [r7, #14]
 8015a22:	4619      	mov	r1, r3
 8015a24:	6878      	ldr	r0, [r7, #4]
 8015a26:	f7ff fe83 	bl	8015730 <USBD_CoreFindEP>
 8015a2a:	4603      	mov	r3, r0
 8015a2c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015a2e:	7b7b      	ldrb	r3, [r7, #13]
 8015a30:	2bff      	cmp	r3, #255	; 0xff
 8015a32:	f000 8174 	beq.w	8015d1e <USBD_StdEPReq+0x32e>
 8015a36:	7b7b      	ldrb	r3, [r7, #13]
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	f040 8170 	bne.w	8015d1e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8015a3e:	7b7a      	ldrb	r2, [r7, #13]
 8015a40:	687b      	ldr	r3, [r7, #4]
 8015a42:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8015a46:	7b7a      	ldrb	r2, [r7, #13]
 8015a48:	687b      	ldr	r3, [r7, #4]
 8015a4a:	32ae      	adds	r2, #174	; 0xae
 8015a4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a50:	689b      	ldr	r3, [r3, #8]
 8015a52:	2b00      	cmp	r3, #0
 8015a54:	f000 8163 	beq.w	8015d1e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8015a58:	7b7a      	ldrb	r2, [r7, #13]
 8015a5a:	687b      	ldr	r3, [r7, #4]
 8015a5c:	32ae      	adds	r2, #174	; 0xae
 8015a5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a62:	689b      	ldr	r3, [r3, #8]
 8015a64:	6839      	ldr	r1, [r7, #0]
 8015a66:	6878      	ldr	r0, [r7, #4]
 8015a68:	4798      	blx	r3
 8015a6a:	4603      	mov	r3, r0
 8015a6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8015a6e:	e156      	b.n	8015d1e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015a70:	683b      	ldr	r3, [r7, #0]
 8015a72:	785b      	ldrb	r3, [r3, #1]
 8015a74:	2b03      	cmp	r3, #3
 8015a76:	d008      	beq.n	8015a8a <USBD_StdEPReq+0x9a>
 8015a78:	2b03      	cmp	r3, #3
 8015a7a:	f300 8145 	bgt.w	8015d08 <USBD_StdEPReq+0x318>
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	f000 809b 	beq.w	8015bba <USBD_StdEPReq+0x1ca>
 8015a84:	2b01      	cmp	r3, #1
 8015a86:	d03c      	beq.n	8015b02 <USBD_StdEPReq+0x112>
 8015a88:	e13e      	b.n	8015d08 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8015a8a:	687b      	ldr	r3, [r7, #4]
 8015a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015a90:	b2db      	uxtb	r3, r3
 8015a92:	2b02      	cmp	r3, #2
 8015a94:	d002      	beq.n	8015a9c <USBD_StdEPReq+0xac>
 8015a96:	2b03      	cmp	r3, #3
 8015a98:	d016      	beq.n	8015ac8 <USBD_StdEPReq+0xd8>
 8015a9a:	e02c      	b.n	8015af6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015a9c:	7bbb      	ldrb	r3, [r7, #14]
 8015a9e:	2b00      	cmp	r3, #0
 8015aa0:	d00d      	beq.n	8015abe <USBD_StdEPReq+0xce>
 8015aa2:	7bbb      	ldrb	r3, [r7, #14]
 8015aa4:	2b80      	cmp	r3, #128	; 0x80
 8015aa6:	d00a      	beq.n	8015abe <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015aa8:	7bbb      	ldrb	r3, [r7, #14]
 8015aaa:	4619      	mov	r1, r3
 8015aac:	6878      	ldr	r0, [r7, #4]
 8015aae:	f001 f9d9 	bl	8016e64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015ab2:	2180      	movs	r1, #128	; 0x80
 8015ab4:	6878      	ldr	r0, [r7, #4]
 8015ab6:	f001 f9d5 	bl	8016e64 <USBD_LL_StallEP>
 8015aba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015abc:	e020      	b.n	8015b00 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8015abe:	6839      	ldr	r1, [r7, #0]
 8015ac0:	6878      	ldr	r0, [r7, #4]
 8015ac2:	f000 fc7a 	bl	80163ba <USBD_CtlError>
              break;
 8015ac6:	e01b      	b.n	8015b00 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015ac8:	683b      	ldr	r3, [r7, #0]
 8015aca:	885b      	ldrh	r3, [r3, #2]
 8015acc:	2b00      	cmp	r3, #0
 8015ace:	d10e      	bne.n	8015aee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8015ad0:	7bbb      	ldrb	r3, [r7, #14]
 8015ad2:	2b00      	cmp	r3, #0
 8015ad4:	d00b      	beq.n	8015aee <USBD_StdEPReq+0xfe>
 8015ad6:	7bbb      	ldrb	r3, [r7, #14]
 8015ad8:	2b80      	cmp	r3, #128	; 0x80
 8015ada:	d008      	beq.n	8015aee <USBD_StdEPReq+0xfe>
 8015adc:	683b      	ldr	r3, [r7, #0]
 8015ade:	88db      	ldrh	r3, [r3, #6]
 8015ae0:	2b00      	cmp	r3, #0
 8015ae2:	d104      	bne.n	8015aee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8015ae4:	7bbb      	ldrb	r3, [r7, #14]
 8015ae6:	4619      	mov	r1, r3
 8015ae8:	6878      	ldr	r0, [r7, #4]
 8015aea:	f001 f9bb 	bl	8016e64 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8015aee:	6878      	ldr	r0, [r7, #4]
 8015af0:	f000 fd2e 	bl	8016550 <USBD_CtlSendStatus>

              break;
 8015af4:	e004      	b.n	8015b00 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8015af6:	6839      	ldr	r1, [r7, #0]
 8015af8:	6878      	ldr	r0, [r7, #4]
 8015afa:	f000 fc5e 	bl	80163ba <USBD_CtlError>
              break;
 8015afe:	bf00      	nop
          }
          break;
 8015b00:	e107      	b.n	8015d12 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8015b02:	687b      	ldr	r3, [r7, #4]
 8015b04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015b08:	b2db      	uxtb	r3, r3
 8015b0a:	2b02      	cmp	r3, #2
 8015b0c:	d002      	beq.n	8015b14 <USBD_StdEPReq+0x124>
 8015b0e:	2b03      	cmp	r3, #3
 8015b10:	d016      	beq.n	8015b40 <USBD_StdEPReq+0x150>
 8015b12:	e04b      	b.n	8015bac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015b14:	7bbb      	ldrb	r3, [r7, #14]
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	d00d      	beq.n	8015b36 <USBD_StdEPReq+0x146>
 8015b1a:	7bbb      	ldrb	r3, [r7, #14]
 8015b1c:	2b80      	cmp	r3, #128	; 0x80
 8015b1e:	d00a      	beq.n	8015b36 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8015b20:	7bbb      	ldrb	r3, [r7, #14]
 8015b22:	4619      	mov	r1, r3
 8015b24:	6878      	ldr	r0, [r7, #4]
 8015b26:	f001 f99d 	bl	8016e64 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8015b2a:	2180      	movs	r1, #128	; 0x80
 8015b2c:	6878      	ldr	r0, [r7, #4]
 8015b2e:	f001 f999 	bl	8016e64 <USBD_LL_StallEP>
 8015b32:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8015b34:	e040      	b.n	8015bb8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8015b36:	6839      	ldr	r1, [r7, #0]
 8015b38:	6878      	ldr	r0, [r7, #4]
 8015b3a:	f000 fc3e 	bl	80163ba <USBD_CtlError>
              break;
 8015b3e:	e03b      	b.n	8015bb8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8015b40:	683b      	ldr	r3, [r7, #0]
 8015b42:	885b      	ldrh	r3, [r3, #2]
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	d136      	bne.n	8015bb6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8015b48:	7bbb      	ldrb	r3, [r7, #14]
 8015b4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d004      	beq.n	8015b5c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8015b52:	7bbb      	ldrb	r3, [r7, #14]
 8015b54:	4619      	mov	r1, r3
 8015b56:	6878      	ldr	r0, [r7, #4]
 8015b58:	f001 f9a3 	bl	8016ea2 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8015b5c:	6878      	ldr	r0, [r7, #4]
 8015b5e:	f000 fcf7 	bl	8016550 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8015b62:	7bbb      	ldrb	r3, [r7, #14]
 8015b64:	4619      	mov	r1, r3
 8015b66:	6878      	ldr	r0, [r7, #4]
 8015b68:	f7ff fde2 	bl	8015730 <USBD_CoreFindEP>
 8015b6c:	4603      	mov	r3, r0
 8015b6e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8015b70:	7b7b      	ldrb	r3, [r7, #13]
 8015b72:	2bff      	cmp	r3, #255	; 0xff
 8015b74:	d01f      	beq.n	8015bb6 <USBD_StdEPReq+0x1c6>
 8015b76:	7b7b      	ldrb	r3, [r7, #13]
 8015b78:	2b00      	cmp	r3, #0
 8015b7a:	d11c      	bne.n	8015bb6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8015b7c:	7b7a      	ldrb	r2, [r7, #13]
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8015b84:	7b7a      	ldrb	r2, [r7, #13]
 8015b86:	687b      	ldr	r3, [r7, #4]
 8015b88:	32ae      	adds	r2, #174	; 0xae
 8015b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b8e:	689b      	ldr	r3, [r3, #8]
 8015b90:	2b00      	cmp	r3, #0
 8015b92:	d010      	beq.n	8015bb6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8015b94:	7b7a      	ldrb	r2, [r7, #13]
 8015b96:	687b      	ldr	r3, [r7, #4]
 8015b98:	32ae      	adds	r2, #174	; 0xae
 8015b9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015b9e:	689b      	ldr	r3, [r3, #8]
 8015ba0:	6839      	ldr	r1, [r7, #0]
 8015ba2:	6878      	ldr	r0, [r7, #4]
 8015ba4:	4798      	blx	r3
 8015ba6:	4603      	mov	r3, r0
 8015ba8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8015baa:	e004      	b.n	8015bb6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8015bac:	6839      	ldr	r1, [r7, #0]
 8015bae:	6878      	ldr	r0, [r7, #4]
 8015bb0:	f000 fc03 	bl	80163ba <USBD_CtlError>
              break;
 8015bb4:	e000      	b.n	8015bb8 <USBD_StdEPReq+0x1c8>
              break;
 8015bb6:	bf00      	nop
          }
          break;
 8015bb8:	e0ab      	b.n	8015d12 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8015bba:	687b      	ldr	r3, [r7, #4]
 8015bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8015bc0:	b2db      	uxtb	r3, r3
 8015bc2:	2b02      	cmp	r3, #2
 8015bc4:	d002      	beq.n	8015bcc <USBD_StdEPReq+0x1dc>
 8015bc6:	2b03      	cmp	r3, #3
 8015bc8:	d032      	beq.n	8015c30 <USBD_StdEPReq+0x240>
 8015bca:	e097      	b.n	8015cfc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8015bcc:	7bbb      	ldrb	r3, [r7, #14]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d007      	beq.n	8015be2 <USBD_StdEPReq+0x1f2>
 8015bd2:	7bbb      	ldrb	r3, [r7, #14]
 8015bd4:	2b80      	cmp	r3, #128	; 0x80
 8015bd6:	d004      	beq.n	8015be2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8015bd8:	6839      	ldr	r1, [r7, #0]
 8015bda:	6878      	ldr	r0, [r7, #4]
 8015bdc:	f000 fbed 	bl	80163ba <USBD_CtlError>
                break;
 8015be0:	e091      	b.n	8015d06 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015be2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015be6:	2b00      	cmp	r3, #0
 8015be8:	da0b      	bge.n	8015c02 <USBD_StdEPReq+0x212>
 8015bea:	7bbb      	ldrb	r3, [r7, #14]
 8015bec:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015bf0:	4613      	mov	r3, r2
 8015bf2:	009b      	lsls	r3, r3, #2
 8015bf4:	4413      	add	r3, r2
 8015bf6:	009b      	lsls	r3, r3, #2
 8015bf8:	3310      	adds	r3, #16
 8015bfa:	687a      	ldr	r2, [r7, #4]
 8015bfc:	4413      	add	r3, r2
 8015bfe:	3304      	adds	r3, #4
 8015c00:	e00b      	b.n	8015c1a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015c02:	7bbb      	ldrb	r3, [r7, #14]
 8015c04:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015c08:	4613      	mov	r3, r2
 8015c0a:	009b      	lsls	r3, r3, #2
 8015c0c:	4413      	add	r3, r2
 8015c0e:	009b      	lsls	r3, r3, #2
 8015c10:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015c14:	687a      	ldr	r2, [r7, #4]
 8015c16:	4413      	add	r3, r2
 8015c18:	3304      	adds	r3, #4
 8015c1a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8015c1c:	68bb      	ldr	r3, [r7, #8]
 8015c1e:	2200      	movs	r2, #0
 8015c20:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015c22:	68bb      	ldr	r3, [r7, #8]
 8015c24:	2202      	movs	r2, #2
 8015c26:	4619      	mov	r1, r3
 8015c28:	6878      	ldr	r0, [r7, #4]
 8015c2a:	f000 fc37 	bl	801649c <USBD_CtlSendData>
              break;
 8015c2e:	e06a      	b.n	8015d06 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8015c30:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	da11      	bge.n	8015c5c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8015c38:	7bbb      	ldrb	r3, [r7, #14]
 8015c3a:	f003 020f 	and.w	r2, r3, #15
 8015c3e:	6879      	ldr	r1, [r7, #4]
 8015c40:	4613      	mov	r3, r2
 8015c42:	009b      	lsls	r3, r3, #2
 8015c44:	4413      	add	r3, r2
 8015c46:	009b      	lsls	r3, r3, #2
 8015c48:	440b      	add	r3, r1
 8015c4a:	3324      	adds	r3, #36	; 0x24
 8015c4c:	881b      	ldrh	r3, [r3, #0]
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d117      	bne.n	8015c82 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015c52:	6839      	ldr	r1, [r7, #0]
 8015c54:	6878      	ldr	r0, [r7, #4]
 8015c56:	f000 fbb0 	bl	80163ba <USBD_CtlError>
                  break;
 8015c5a:	e054      	b.n	8015d06 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8015c5c:	7bbb      	ldrb	r3, [r7, #14]
 8015c5e:	f003 020f 	and.w	r2, r3, #15
 8015c62:	6879      	ldr	r1, [r7, #4]
 8015c64:	4613      	mov	r3, r2
 8015c66:	009b      	lsls	r3, r3, #2
 8015c68:	4413      	add	r3, r2
 8015c6a:	009b      	lsls	r3, r3, #2
 8015c6c:	440b      	add	r3, r1
 8015c6e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8015c72:	881b      	ldrh	r3, [r3, #0]
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d104      	bne.n	8015c82 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8015c78:	6839      	ldr	r1, [r7, #0]
 8015c7a:	6878      	ldr	r0, [r7, #4]
 8015c7c:	f000 fb9d 	bl	80163ba <USBD_CtlError>
                  break;
 8015c80:	e041      	b.n	8015d06 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015c82:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	da0b      	bge.n	8015ca2 <USBD_StdEPReq+0x2b2>
 8015c8a:	7bbb      	ldrb	r3, [r7, #14]
 8015c8c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8015c90:	4613      	mov	r3, r2
 8015c92:	009b      	lsls	r3, r3, #2
 8015c94:	4413      	add	r3, r2
 8015c96:	009b      	lsls	r3, r3, #2
 8015c98:	3310      	adds	r3, #16
 8015c9a:	687a      	ldr	r2, [r7, #4]
 8015c9c:	4413      	add	r3, r2
 8015c9e:	3304      	adds	r3, #4
 8015ca0:	e00b      	b.n	8015cba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8015ca2:	7bbb      	ldrb	r3, [r7, #14]
 8015ca4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8015ca8:	4613      	mov	r3, r2
 8015caa:	009b      	lsls	r3, r3, #2
 8015cac:	4413      	add	r3, r2
 8015cae:	009b      	lsls	r3, r3, #2
 8015cb0:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8015cb4:	687a      	ldr	r2, [r7, #4]
 8015cb6:	4413      	add	r3, r2
 8015cb8:	3304      	adds	r3, #4
 8015cba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8015cbc:	7bbb      	ldrb	r3, [r7, #14]
 8015cbe:	2b00      	cmp	r3, #0
 8015cc0:	d002      	beq.n	8015cc8 <USBD_StdEPReq+0x2d8>
 8015cc2:	7bbb      	ldrb	r3, [r7, #14]
 8015cc4:	2b80      	cmp	r3, #128	; 0x80
 8015cc6:	d103      	bne.n	8015cd0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8015cc8:	68bb      	ldr	r3, [r7, #8]
 8015cca:	2200      	movs	r2, #0
 8015ccc:	601a      	str	r2, [r3, #0]
 8015cce:	e00e      	b.n	8015cee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8015cd0:	7bbb      	ldrb	r3, [r7, #14]
 8015cd2:	4619      	mov	r1, r3
 8015cd4:	6878      	ldr	r0, [r7, #4]
 8015cd6:	f001 f903 	bl	8016ee0 <USBD_LL_IsStallEP>
 8015cda:	4603      	mov	r3, r0
 8015cdc:	2b00      	cmp	r3, #0
 8015cde:	d003      	beq.n	8015ce8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8015ce0:	68bb      	ldr	r3, [r7, #8]
 8015ce2:	2201      	movs	r2, #1
 8015ce4:	601a      	str	r2, [r3, #0]
 8015ce6:	e002      	b.n	8015cee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8015ce8:	68bb      	ldr	r3, [r7, #8]
 8015cea:	2200      	movs	r2, #0
 8015cec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8015cee:	68bb      	ldr	r3, [r7, #8]
 8015cf0:	2202      	movs	r2, #2
 8015cf2:	4619      	mov	r1, r3
 8015cf4:	6878      	ldr	r0, [r7, #4]
 8015cf6:	f000 fbd1 	bl	801649c <USBD_CtlSendData>
              break;
 8015cfa:	e004      	b.n	8015d06 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8015cfc:	6839      	ldr	r1, [r7, #0]
 8015cfe:	6878      	ldr	r0, [r7, #4]
 8015d00:	f000 fb5b 	bl	80163ba <USBD_CtlError>
              break;
 8015d04:	bf00      	nop
          }
          break;
 8015d06:	e004      	b.n	8015d12 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8015d08:	6839      	ldr	r1, [r7, #0]
 8015d0a:	6878      	ldr	r0, [r7, #4]
 8015d0c:	f000 fb55 	bl	80163ba <USBD_CtlError>
          break;
 8015d10:	bf00      	nop
      }
      break;
 8015d12:	e005      	b.n	8015d20 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8015d14:	6839      	ldr	r1, [r7, #0]
 8015d16:	6878      	ldr	r0, [r7, #4]
 8015d18:	f000 fb4f 	bl	80163ba <USBD_CtlError>
      break;
 8015d1c:	e000      	b.n	8015d20 <USBD_StdEPReq+0x330>
      break;
 8015d1e:	bf00      	nop
  }

  return ret;
 8015d20:	7bfb      	ldrb	r3, [r7, #15]
}
 8015d22:	4618      	mov	r0, r3
 8015d24:	3710      	adds	r7, #16
 8015d26:	46bd      	mov	sp, r7
 8015d28:	bd80      	pop	{r7, pc}
	...

08015d2c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8015d2c:	b580      	push	{r7, lr}
 8015d2e:	b084      	sub	sp, #16
 8015d30:	af00      	add	r7, sp, #0
 8015d32:	6078      	str	r0, [r7, #4]
 8015d34:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8015d36:	2300      	movs	r3, #0
 8015d38:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8015d3a:	2300      	movs	r3, #0
 8015d3c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8015d3e:	2300      	movs	r3, #0
 8015d40:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8015d42:	683b      	ldr	r3, [r7, #0]
 8015d44:	885b      	ldrh	r3, [r3, #2]
 8015d46:	0a1b      	lsrs	r3, r3, #8
 8015d48:	b29b      	uxth	r3, r3
 8015d4a:	3b01      	subs	r3, #1
 8015d4c:	2b06      	cmp	r3, #6
 8015d4e:	f200 8128 	bhi.w	8015fa2 <USBD_GetDescriptor+0x276>
 8015d52:	a201      	add	r2, pc, #4	; (adr r2, 8015d58 <USBD_GetDescriptor+0x2c>)
 8015d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d58:	08015d75 	.word	0x08015d75
 8015d5c:	08015d8d 	.word	0x08015d8d
 8015d60:	08015dcd 	.word	0x08015dcd
 8015d64:	08015fa3 	.word	0x08015fa3
 8015d68:	08015fa3 	.word	0x08015fa3
 8015d6c:	08015f43 	.word	0x08015f43
 8015d70:	08015f6f 	.word	0x08015f6f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8015d74:	687b      	ldr	r3, [r7, #4]
 8015d76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015d7a:	681b      	ldr	r3, [r3, #0]
 8015d7c:	687a      	ldr	r2, [r7, #4]
 8015d7e:	7c12      	ldrb	r2, [r2, #16]
 8015d80:	f107 0108 	add.w	r1, r7, #8
 8015d84:	4610      	mov	r0, r2
 8015d86:	4798      	blx	r3
 8015d88:	60f8      	str	r0, [r7, #12]
      break;
 8015d8a:	e112      	b.n	8015fb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015d8c:	687b      	ldr	r3, [r7, #4]
 8015d8e:	7c1b      	ldrb	r3, [r3, #16]
 8015d90:	2b00      	cmp	r3, #0
 8015d92:	d10d      	bne.n	8015db0 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8015d94:	687b      	ldr	r3, [r7, #4]
 8015d96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015d9c:	f107 0208 	add.w	r2, r7, #8
 8015da0:	4610      	mov	r0, r2
 8015da2:	4798      	blx	r3
 8015da4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015da6:	68fb      	ldr	r3, [r7, #12]
 8015da8:	3301      	adds	r3, #1
 8015daa:	2202      	movs	r2, #2
 8015dac:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8015dae:	e100      	b.n	8015fb2 <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8015db0:	687b      	ldr	r3, [r7, #4]
 8015db2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015db8:	f107 0208 	add.w	r2, r7, #8
 8015dbc:	4610      	mov	r0, r2
 8015dbe:	4798      	blx	r3
 8015dc0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8015dc2:	68fb      	ldr	r3, [r7, #12]
 8015dc4:	3301      	adds	r3, #1
 8015dc6:	2202      	movs	r2, #2
 8015dc8:	701a      	strb	r2, [r3, #0]
      break;
 8015dca:	e0f2      	b.n	8015fb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8015dcc:	683b      	ldr	r3, [r7, #0]
 8015dce:	885b      	ldrh	r3, [r3, #2]
 8015dd0:	b2db      	uxtb	r3, r3
 8015dd2:	2b05      	cmp	r3, #5
 8015dd4:	f200 80ac 	bhi.w	8015f30 <USBD_GetDescriptor+0x204>
 8015dd8:	a201      	add	r2, pc, #4	; (adr r2, 8015de0 <USBD_GetDescriptor+0xb4>)
 8015dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015dde:	bf00      	nop
 8015de0:	08015df9 	.word	0x08015df9
 8015de4:	08015e2d 	.word	0x08015e2d
 8015de8:	08015e61 	.word	0x08015e61
 8015dec:	08015e95 	.word	0x08015e95
 8015df0:	08015ec9 	.word	0x08015ec9
 8015df4:	08015efd 	.word	0x08015efd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8015df8:	687b      	ldr	r3, [r7, #4]
 8015dfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015dfe:	685b      	ldr	r3, [r3, #4]
 8015e00:	2b00      	cmp	r3, #0
 8015e02:	d00b      	beq.n	8015e1c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8015e04:	687b      	ldr	r3, [r7, #4]
 8015e06:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e0a:	685b      	ldr	r3, [r3, #4]
 8015e0c:	687a      	ldr	r2, [r7, #4]
 8015e0e:	7c12      	ldrb	r2, [r2, #16]
 8015e10:	f107 0108 	add.w	r1, r7, #8
 8015e14:	4610      	mov	r0, r2
 8015e16:	4798      	blx	r3
 8015e18:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e1a:	e091      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e1c:	6839      	ldr	r1, [r7, #0]
 8015e1e:	6878      	ldr	r0, [r7, #4]
 8015e20:	f000 facb 	bl	80163ba <USBD_CtlError>
            err++;
 8015e24:	7afb      	ldrb	r3, [r7, #11]
 8015e26:	3301      	adds	r3, #1
 8015e28:	72fb      	strb	r3, [r7, #11]
          break;
 8015e2a:	e089      	b.n	8015f40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8015e2c:	687b      	ldr	r3, [r7, #4]
 8015e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e32:	689b      	ldr	r3, [r3, #8]
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d00b      	beq.n	8015e50 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8015e38:	687b      	ldr	r3, [r7, #4]
 8015e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e3e:	689b      	ldr	r3, [r3, #8]
 8015e40:	687a      	ldr	r2, [r7, #4]
 8015e42:	7c12      	ldrb	r2, [r2, #16]
 8015e44:	f107 0108 	add.w	r1, r7, #8
 8015e48:	4610      	mov	r0, r2
 8015e4a:	4798      	blx	r3
 8015e4c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e4e:	e077      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e50:	6839      	ldr	r1, [r7, #0]
 8015e52:	6878      	ldr	r0, [r7, #4]
 8015e54:	f000 fab1 	bl	80163ba <USBD_CtlError>
            err++;
 8015e58:	7afb      	ldrb	r3, [r7, #11]
 8015e5a:	3301      	adds	r3, #1
 8015e5c:	72fb      	strb	r3, [r7, #11]
          break;
 8015e5e:	e06f      	b.n	8015f40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e66:	68db      	ldr	r3, [r3, #12]
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d00b      	beq.n	8015e84 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e72:	68db      	ldr	r3, [r3, #12]
 8015e74:	687a      	ldr	r2, [r7, #4]
 8015e76:	7c12      	ldrb	r2, [r2, #16]
 8015e78:	f107 0108 	add.w	r1, r7, #8
 8015e7c:	4610      	mov	r0, r2
 8015e7e:	4798      	blx	r3
 8015e80:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015e82:	e05d      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015e84:	6839      	ldr	r1, [r7, #0]
 8015e86:	6878      	ldr	r0, [r7, #4]
 8015e88:	f000 fa97 	bl	80163ba <USBD_CtlError>
            err++;
 8015e8c:	7afb      	ldrb	r3, [r7, #11]
 8015e8e:	3301      	adds	r3, #1
 8015e90:	72fb      	strb	r3, [r7, #11]
          break;
 8015e92:	e055      	b.n	8015f40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8015e94:	687b      	ldr	r3, [r7, #4]
 8015e96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015e9a:	691b      	ldr	r3, [r3, #16]
 8015e9c:	2b00      	cmp	r3, #0
 8015e9e:	d00b      	beq.n	8015eb8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8015ea0:	687b      	ldr	r3, [r7, #4]
 8015ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015ea6:	691b      	ldr	r3, [r3, #16]
 8015ea8:	687a      	ldr	r2, [r7, #4]
 8015eaa:	7c12      	ldrb	r2, [r2, #16]
 8015eac:	f107 0108 	add.w	r1, r7, #8
 8015eb0:	4610      	mov	r0, r2
 8015eb2:	4798      	blx	r3
 8015eb4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015eb6:	e043      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015eb8:	6839      	ldr	r1, [r7, #0]
 8015eba:	6878      	ldr	r0, [r7, #4]
 8015ebc:	f000 fa7d 	bl	80163ba <USBD_CtlError>
            err++;
 8015ec0:	7afb      	ldrb	r3, [r7, #11]
 8015ec2:	3301      	adds	r3, #1
 8015ec4:	72fb      	strb	r3, [r7, #11]
          break;
 8015ec6:	e03b      	b.n	8015f40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8015ec8:	687b      	ldr	r3, [r7, #4]
 8015eca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015ece:	695b      	ldr	r3, [r3, #20]
 8015ed0:	2b00      	cmp	r3, #0
 8015ed2:	d00b      	beq.n	8015eec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8015ed4:	687b      	ldr	r3, [r7, #4]
 8015ed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015eda:	695b      	ldr	r3, [r3, #20]
 8015edc:	687a      	ldr	r2, [r7, #4]
 8015ede:	7c12      	ldrb	r2, [r2, #16]
 8015ee0:	f107 0108 	add.w	r1, r7, #8
 8015ee4:	4610      	mov	r0, r2
 8015ee6:	4798      	blx	r3
 8015ee8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015eea:	e029      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015eec:	6839      	ldr	r1, [r7, #0]
 8015eee:	6878      	ldr	r0, [r7, #4]
 8015ef0:	f000 fa63 	bl	80163ba <USBD_CtlError>
            err++;
 8015ef4:	7afb      	ldrb	r3, [r7, #11]
 8015ef6:	3301      	adds	r3, #1
 8015ef8:	72fb      	strb	r3, [r7, #11]
          break;
 8015efa:	e021      	b.n	8015f40 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8015efc:	687b      	ldr	r3, [r7, #4]
 8015efe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015f02:	699b      	ldr	r3, [r3, #24]
 8015f04:	2b00      	cmp	r3, #0
 8015f06:	d00b      	beq.n	8015f20 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8015f08:	687b      	ldr	r3, [r7, #4]
 8015f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8015f0e:	699b      	ldr	r3, [r3, #24]
 8015f10:	687a      	ldr	r2, [r7, #4]
 8015f12:	7c12      	ldrb	r2, [r2, #16]
 8015f14:	f107 0108 	add.w	r1, r7, #8
 8015f18:	4610      	mov	r0, r2
 8015f1a:	4798      	blx	r3
 8015f1c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8015f1e:	e00f      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8015f20:	6839      	ldr	r1, [r7, #0]
 8015f22:	6878      	ldr	r0, [r7, #4]
 8015f24:	f000 fa49 	bl	80163ba <USBD_CtlError>
            err++;
 8015f28:	7afb      	ldrb	r3, [r7, #11]
 8015f2a:	3301      	adds	r3, #1
 8015f2c:	72fb      	strb	r3, [r7, #11]
          break;
 8015f2e:	e007      	b.n	8015f40 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8015f30:	6839      	ldr	r1, [r7, #0]
 8015f32:	6878      	ldr	r0, [r7, #4]
 8015f34:	f000 fa41 	bl	80163ba <USBD_CtlError>
          err++;
 8015f38:	7afb      	ldrb	r3, [r7, #11]
 8015f3a:	3301      	adds	r3, #1
 8015f3c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8015f3e:	bf00      	nop
      }
      break;
 8015f40:	e037      	b.n	8015fb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015f42:	687b      	ldr	r3, [r7, #4]
 8015f44:	7c1b      	ldrb	r3, [r3, #16]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d109      	bne.n	8015f5e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8015f4a:	687b      	ldr	r3, [r7, #4]
 8015f4c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8015f52:	f107 0208 	add.w	r2, r7, #8
 8015f56:	4610      	mov	r0, r2
 8015f58:	4798      	blx	r3
 8015f5a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015f5c:	e029      	b.n	8015fb2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015f5e:	6839      	ldr	r1, [r7, #0]
 8015f60:	6878      	ldr	r0, [r7, #4]
 8015f62:	f000 fa2a 	bl	80163ba <USBD_CtlError>
        err++;
 8015f66:	7afb      	ldrb	r3, [r7, #11]
 8015f68:	3301      	adds	r3, #1
 8015f6a:	72fb      	strb	r3, [r7, #11]
      break;
 8015f6c:	e021      	b.n	8015fb2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8015f6e:	687b      	ldr	r3, [r7, #4]
 8015f70:	7c1b      	ldrb	r3, [r3, #16]
 8015f72:	2b00      	cmp	r3, #0
 8015f74:	d10d      	bne.n	8015f92 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8015f76:	687b      	ldr	r3, [r7, #4]
 8015f78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8015f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015f7e:	f107 0208 	add.w	r2, r7, #8
 8015f82:	4610      	mov	r0, r2
 8015f84:	4798      	blx	r3
 8015f86:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8015f88:	68fb      	ldr	r3, [r7, #12]
 8015f8a:	3301      	adds	r3, #1
 8015f8c:	2207      	movs	r2, #7
 8015f8e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8015f90:	e00f      	b.n	8015fb2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8015f92:	6839      	ldr	r1, [r7, #0]
 8015f94:	6878      	ldr	r0, [r7, #4]
 8015f96:	f000 fa10 	bl	80163ba <USBD_CtlError>
        err++;
 8015f9a:	7afb      	ldrb	r3, [r7, #11]
 8015f9c:	3301      	adds	r3, #1
 8015f9e:	72fb      	strb	r3, [r7, #11]
      break;
 8015fa0:	e007      	b.n	8015fb2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8015fa2:	6839      	ldr	r1, [r7, #0]
 8015fa4:	6878      	ldr	r0, [r7, #4]
 8015fa6:	f000 fa08 	bl	80163ba <USBD_CtlError>
      err++;
 8015faa:	7afb      	ldrb	r3, [r7, #11]
 8015fac:	3301      	adds	r3, #1
 8015fae:	72fb      	strb	r3, [r7, #11]
      break;
 8015fb0:	bf00      	nop
  }

  if (err != 0U)
 8015fb2:	7afb      	ldrb	r3, [r7, #11]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d11e      	bne.n	8015ff6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8015fb8:	683b      	ldr	r3, [r7, #0]
 8015fba:	88db      	ldrh	r3, [r3, #6]
 8015fbc:	2b00      	cmp	r3, #0
 8015fbe:	d016      	beq.n	8015fee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8015fc0:	893b      	ldrh	r3, [r7, #8]
 8015fc2:	2b00      	cmp	r3, #0
 8015fc4:	d00e      	beq.n	8015fe4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8015fc6:	683b      	ldr	r3, [r7, #0]
 8015fc8:	88da      	ldrh	r2, [r3, #6]
 8015fca:	893b      	ldrh	r3, [r7, #8]
 8015fcc:	4293      	cmp	r3, r2
 8015fce:	bf28      	it	cs
 8015fd0:	4613      	movcs	r3, r2
 8015fd2:	b29b      	uxth	r3, r3
 8015fd4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8015fd6:	893b      	ldrh	r3, [r7, #8]
 8015fd8:	461a      	mov	r2, r3
 8015fda:	68f9      	ldr	r1, [r7, #12]
 8015fdc:	6878      	ldr	r0, [r7, #4]
 8015fde:	f000 fa5d 	bl	801649c <USBD_CtlSendData>
 8015fe2:	e009      	b.n	8015ff8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8015fe4:	6839      	ldr	r1, [r7, #0]
 8015fe6:	6878      	ldr	r0, [r7, #4]
 8015fe8:	f000 f9e7 	bl	80163ba <USBD_CtlError>
 8015fec:	e004      	b.n	8015ff8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8015fee:	6878      	ldr	r0, [r7, #4]
 8015ff0:	f000 faae 	bl	8016550 <USBD_CtlSendStatus>
 8015ff4:	e000      	b.n	8015ff8 <USBD_GetDescriptor+0x2cc>
    return;
 8015ff6:	bf00      	nop
  }
}
 8015ff8:	3710      	adds	r7, #16
 8015ffa:	46bd      	mov	sp, r7
 8015ffc:	bd80      	pop	{r7, pc}
 8015ffe:	bf00      	nop

08016000 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016000:	b580      	push	{r7, lr}
 8016002:	b084      	sub	sp, #16
 8016004:	af00      	add	r7, sp, #0
 8016006:	6078      	str	r0, [r7, #4]
 8016008:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801600a:	683b      	ldr	r3, [r7, #0]
 801600c:	889b      	ldrh	r3, [r3, #4]
 801600e:	2b00      	cmp	r3, #0
 8016010:	d131      	bne.n	8016076 <USBD_SetAddress+0x76>
 8016012:	683b      	ldr	r3, [r7, #0]
 8016014:	88db      	ldrh	r3, [r3, #6]
 8016016:	2b00      	cmp	r3, #0
 8016018:	d12d      	bne.n	8016076 <USBD_SetAddress+0x76>
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	885b      	ldrh	r3, [r3, #2]
 801601e:	2b7f      	cmp	r3, #127	; 0x7f
 8016020:	d829      	bhi.n	8016076 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8016022:	683b      	ldr	r3, [r7, #0]
 8016024:	885b      	ldrh	r3, [r3, #2]
 8016026:	b2db      	uxtb	r3, r3
 8016028:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801602c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801602e:	687b      	ldr	r3, [r7, #4]
 8016030:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016034:	b2db      	uxtb	r3, r3
 8016036:	2b03      	cmp	r3, #3
 8016038:	d104      	bne.n	8016044 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801603a:	6839      	ldr	r1, [r7, #0]
 801603c:	6878      	ldr	r0, [r7, #4]
 801603e:	f000 f9bc 	bl	80163ba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016042:	e01d      	b.n	8016080 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8016044:	687b      	ldr	r3, [r7, #4]
 8016046:	7bfa      	ldrb	r2, [r7, #15]
 8016048:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801604c:	7bfb      	ldrb	r3, [r7, #15]
 801604e:	4619      	mov	r1, r3
 8016050:	6878      	ldr	r0, [r7, #4]
 8016052:	f000 ff71 	bl	8016f38 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8016056:	6878      	ldr	r0, [r7, #4]
 8016058:	f000 fa7a 	bl	8016550 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801605c:	7bfb      	ldrb	r3, [r7, #15]
 801605e:	2b00      	cmp	r3, #0
 8016060:	d004      	beq.n	801606c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016062:	687b      	ldr	r3, [r7, #4]
 8016064:	2202      	movs	r2, #2
 8016066:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801606a:	e009      	b.n	8016080 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	2201      	movs	r2, #1
 8016070:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016074:	e004      	b.n	8016080 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8016076:	6839      	ldr	r1, [r7, #0]
 8016078:	6878      	ldr	r0, [r7, #4]
 801607a:	f000 f99e 	bl	80163ba <USBD_CtlError>
  }
}
 801607e:	bf00      	nop
 8016080:	bf00      	nop
 8016082:	3710      	adds	r7, #16
 8016084:	46bd      	mov	sp, r7
 8016086:	bd80      	pop	{r7, pc}

08016088 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016088:	b580      	push	{r7, lr}
 801608a:	b084      	sub	sp, #16
 801608c:	af00      	add	r7, sp, #0
 801608e:	6078      	str	r0, [r7, #4]
 8016090:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016092:	2300      	movs	r3, #0
 8016094:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8016096:	683b      	ldr	r3, [r7, #0]
 8016098:	885b      	ldrh	r3, [r3, #2]
 801609a:	b2da      	uxtb	r2, r3
 801609c:	4b4e      	ldr	r3, [pc, #312]	; (80161d8 <USBD_SetConfig+0x150>)
 801609e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80160a0:	4b4d      	ldr	r3, [pc, #308]	; (80161d8 <USBD_SetConfig+0x150>)
 80160a2:	781b      	ldrb	r3, [r3, #0]
 80160a4:	2b01      	cmp	r3, #1
 80160a6:	d905      	bls.n	80160b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80160a8:	6839      	ldr	r1, [r7, #0]
 80160aa:	6878      	ldr	r0, [r7, #4]
 80160ac:	f000 f985 	bl	80163ba <USBD_CtlError>
    return USBD_FAIL;
 80160b0:	2303      	movs	r3, #3
 80160b2:	e08c      	b.n	80161ce <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80160b4:	687b      	ldr	r3, [r7, #4]
 80160b6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80160ba:	b2db      	uxtb	r3, r3
 80160bc:	2b02      	cmp	r3, #2
 80160be:	d002      	beq.n	80160c6 <USBD_SetConfig+0x3e>
 80160c0:	2b03      	cmp	r3, #3
 80160c2:	d029      	beq.n	8016118 <USBD_SetConfig+0x90>
 80160c4:	e075      	b.n	80161b2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80160c6:	4b44      	ldr	r3, [pc, #272]	; (80161d8 <USBD_SetConfig+0x150>)
 80160c8:	781b      	ldrb	r3, [r3, #0]
 80160ca:	2b00      	cmp	r3, #0
 80160cc:	d020      	beq.n	8016110 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80160ce:	4b42      	ldr	r3, [pc, #264]	; (80161d8 <USBD_SetConfig+0x150>)
 80160d0:	781b      	ldrb	r3, [r3, #0]
 80160d2:	461a      	mov	r2, r3
 80160d4:	687b      	ldr	r3, [r7, #4]
 80160d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80160d8:	4b3f      	ldr	r3, [pc, #252]	; (80161d8 <USBD_SetConfig+0x150>)
 80160da:	781b      	ldrb	r3, [r3, #0]
 80160dc:	4619      	mov	r1, r3
 80160de:	6878      	ldr	r0, [r7, #4]
 80160e0:	f7fe ffe1 	bl	80150a6 <USBD_SetClassConfig>
 80160e4:	4603      	mov	r3, r0
 80160e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80160e8:	7bfb      	ldrb	r3, [r7, #15]
 80160ea:	2b00      	cmp	r3, #0
 80160ec:	d008      	beq.n	8016100 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80160ee:	6839      	ldr	r1, [r7, #0]
 80160f0:	6878      	ldr	r0, [r7, #4]
 80160f2:	f000 f962 	bl	80163ba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80160f6:	687b      	ldr	r3, [r7, #4]
 80160f8:	2202      	movs	r2, #2
 80160fa:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80160fe:	e065      	b.n	80161cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8016100:	6878      	ldr	r0, [r7, #4]
 8016102:	f000 fa25 	bl	8016550 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8016106:	687b      	ldr	r3, [r7, #4]
 8016108:	2203      	movs	r2, #3
 801610a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 801610e:	e05d      	b.n	80161cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8016110:	6878      	ldr	r0, [r7, #4]
 8016112:	f000 fa1d 	bl	8016550 <USBD_CtlSendStatus>
      break;
 8016116:	e059      	b.n	80161cc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8016118:	4b2f      	ldr	r3, [pc, #188]	; (80161d8 <USBD_SetConfig+0x150>)
 801611a:	781b      	ldrb	r3, [r3, #0]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d112      	bne.n	8016146 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	2202      	movs	r2, #2
 8016124:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8016128:	4b2b      	ldr	r3, [pc, #172]	; (80161d8 <USBD_SetConfig+0x150>)
 801612a:	781b      	ldrb	r3, [r3, #0]
 801612c:	461a      	mov	r2, r3
 801612e:	687b      	ldr	r3, [r7, #4]
 8016130:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8016132:	4b29      	ldr	r3, [pc, #164]	; (80161d8 <USBD_SetConfig+0x150>)
 8016134:	781b      	ldrb	r3, [r3, #0]
 8016136:	4619      	mov	r1, r3
 8016138:	6878      	ldr	r0, [r7, #4]
 801613a:	f7fe ffd0 	bl	80150de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801613e:	6878      	ldr	r0, [r7, #4]
 8016140:	f000 fa06 	bl	8016550 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8016144:	e042      	b.n	80161cc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8016146:	4b24      	ldr	r3, [pc, #144]	; (80161d8 <USBD_SetConfig+0x150>)
 8016148:	781b      	ldrb	r3, [r3, #0]
 801614a:	461a      	mov	r2, r3
 801614c:	687b      	ldr	r3, [r7, #4]
 801614e:	685b      	ldr	r3, [r3, #4]
 8016150:	429a      	cmp	r2, r3
 8016152:	d02a      	beq.n	80161aa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8016154:	687b      	ldr	r3, [r7, #4]
 8016156:	685b      	ldr	r3, [r3, #4]
 8016158:	b2db      	uxtb	r3, r3
 801615a:	4619      	mov	r1, r3
 801615c:	6878      	ldr	r0, [r7, #4]
 801615e:	f7fe ffbe 	bl	80150de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8016162:	4b1d      	ldr	r3, [pc, #116]	; (80161d8 <USBD_SetConfig+0x150>)
 8016164:	781b      	ldrb	r3, [r3, #0]
 8016166:	461a      	mov	r2, r3
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801616c:	4b1a      	ldr	r3, [pc, #104]	; (80161d8 <USBD_SetConfig+0x150>)
 801616e:	781b      	ldrb	r3, [r3, #0]
 8016170:	4619      	mov	r1, r3
 8016172:	6878      	ldr	r0, [r7, #4]
 8016174:	f7fe ff97 	bl	80150a6 <USBD_SetClassConfig>
 8016178:	4603      	mov	r3, r0
 801617a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801617c:	7bfb      	ldrb	r3, [r7, #15]
 801617e:	2b00      	cmp	r3, #0
 8016180:	d00f      	beq.n	80161a2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8016182:	6839      	ldr	r1, [r7, #0]
 8016184:	6878      	ldr	r0, [r7, #4]
 8016186:	f000 f918 	bl	80163ba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	685b      	ldr	r3, [r3, #4]
 801618e:	b2db      	uxtb	r3, r3
 8016190:	4619      	mov	r1, r3
 8016192:	6878      	ldr	r0, [r7, #4]
 8016194:	f7fe ffa3 	bl	80150de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	2202      	movs	r2, #2
 801619c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80161a0:	e014      	b.n	80161cc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80161a2:	6878      	ldr	r0, [r7, #4]
 80161a4:	f000 f9d4 	bl	8016550 <USBD_CtlSendStatus>
      break;
 80161a8:	e010      	b.n	80161cc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80161aa:	6878      	ldr	r0, [r7, #4]
 80161ac:	f000 f9d0 	bl	8016550 <USBD_CtlSendStatus>
      break;
 80161b0:	e00c      	b.n	80161cc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80161b2:	6839      	ldr	r1, [r7, #0]
 80161b4:	6878      	ldr	r0, [r7, #4]
 80161b6:	f000 f900 	bl	80163ba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80161ba:	4b07      	ldr	r3, [pc, #28]	; (80161d8 <USBD_SetConfig+0x150>)
 80161bc:	781b      	ldrb	r3, [r3, #0]
 80161be:	4619      	mov	r1, r3
 80161c0:	6878      	ldr	r0, [r7, #4]
 80161c2:	f7fe ff8c 	bl	80150de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80161c6:	2303      	movs	r3, #3
 80161c8:	73fb      	strb	r3, [r7, #15]
      break;
 80161ca:	bf00      	nop
  }

  return ret;
 80161cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80161ce:	4618      	mov	r0, r3
 80161d0:	3710      	adds	r7, #16
 80161d2:	46bd      	mov	sp, r7
 80161d4:	bd80      	pop	{r7, pc}
 80161d6:	bf00      	nop
 80161d8:	240015e4 	.word	0x240015e4

080161dc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80161dc:	b580      	push	{r7, lr}
 80161de:	b082      	sub	sp, #8
 80161e0:	af00      	add	r7, sp, #0
 80161e2:	6078      	str	r0, [r7, #4]
 80161e4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80161e6:	683b      	ldr	r3, [r7, #0]
 80161e8:	88db      	ldrh	r3, [r3, #6]
 80161ea:	2b01      	cmp	r3, #1
 80161ec:	d004      	beq.n	80161f8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80161ee:	6839      	ldr	r1, [r7, #0]
 80161f0:	6878      	ldr	r0, [r7, #4]
 80161f2:	f000 f8e2 	bl	80163ba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80161f6:	e023      	b.n	8016240 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80161fe:	b2db      	uxtb	r3, r3
 8016200:	2b02      	cmp	r3, #2
 8016202:	dc02      	bgt.n	801620a <USBD_GetConfig+0x2e>
 8016204:	2b00      	cmp	r3, #0
 8016206:	dc03      	bgt.n	8016210 <USBD_GetConfig+0x34>
 8016208:	e015      	b.n	8016236 <USBD_GetConfig+0x5a>
 801620a:	2b03      	cmp	r3, #3
 801620c:	d00b      	beq.n	8016226 <USBD_GetConfig+0x4a>
 801620e:	e012      	b.n	8016236 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	2200      	movs	r2, #0
 8016214:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8016216:	687b      	ldr	r3, [r7, #4]
 8016218:	3308      	adds	r3, #8
 801621a:	2201      	movs	r2, #1
 801621c:	4619      	mov	r1, r3
 801621e:	6878      	ldr	r0, [r7, #4]
 8016220:	f000 f93c 	bl	801649c <USBD_CtlSendData>
        break;
 8016224:	e00c      	b.n	8016240 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	3304      	adds	r3, #4
 801622a:	2201      	movs	r2, #1
 801622c:	4619      	mov	r1, r3
 801622e:	6878      	ldr	r0, [r7, #4]
 8016230:	f000 f934 	bl	801649c <USBD_CtlSendData>
        break;
 8016234:	e004      	b.n	8016240 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8016236:	6839      	ldr	r1, [r7, #0]
 8016238:	6878      	ldr	r0, [r7, #4]
 801623a:	f000 f8be 	bl	80163ba <USBD_CtlError>
        break;
 801623e:	bf00      	nop
}
 8016240:	bf00      	nop
 8016242:	3708      	adds	r7, #8
 8016244:	46bd      	mov	sp, r7
 8016246:	bd80      	pop	{r7, pc}

08016248 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016248:	b580      	push	{r7, lr}
 801624a:	b082      	sub	sp, #8
 801624c:	af00      	add	r7, sp, #0
 801624e:	6078      	str	r0, [r7, #4]
 8016250:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016258:	b2db      	uxtb	r3, r3
 801625a:	3b01      	subs	r3, #1
 801625c:	2b02      	cmp	r3, #2
 801625e:	d81e      	bhi.n	801629e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8016260:	683b      	ldr	r3, [r7, #0]
 8016262:	88db      	ldrh	r3, [r3, #6]
 8016264:	2b02      	cmp	r3, #2
 8016266:	d004      	beq.n	8016272 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8016268:	6839      	ldr	r1, [r7, #0]
 801626a:	6878      	ldr	r0, [r7, #4]
 801626c:	f000 f8a5 	bl	80163ba <USBD_CtlError>
        break;
 8016270:	e01a      	b.n	80162a8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8016272:	687b      	ldr	r3, [r7, #4]
 8016274:	2201      	movs	r2, #1
 8016276:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 801627e:	2b00      	cmp	r3, #0
 8016280:	d005      	beq.n	801628e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8016282:	687b      	ldr	r3, [r7, #4]
 8016284:	68db      	ldr	r3, [r3, #12]
 8016286:	f043 0202 	orr.w	r2, r3, #2
 801628a:	687b      	ldr	r3, [r7, #4]
 801628c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	330c      	adds	r3, #12
 8016292:	2202      	movs	r2, #2
 8016294:	4619      	mov	r1, r3
 8016296:	6878      	ldr	r0, [r7, #4]
 8016298:	f000 f900 	bl	801649c <USBD_CtlSendData>
      break;
 801629c:	e004      	b.n	80162a8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801629e:	6839      	ldr	r1, [r7, #0]
 80162a0:	6878      	ldr	r0, [r7, #4]
 80162a2:	f000 f88a 	bl	80163ba <USBD_CtlError>
      break;
 80162a6:	bf00      	nop
  }
}
 80162a8:	bf00      	nop
 80162aa:	3708      	adds	r7, #8
 80162ac:	46bd      	mov	sp, r7
 80162ae:	bd80      	pop	{r7, pc}

080162b0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80162b0:	b580      	push	{r7, lr}
 80162b2:	b082      	sub	sp, #8
 80162b4:	af00      	add	r7, sp, #0
 80162b6:	6078      	str	r0, [r7, #4]
 80162b8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80162ba:	683b      	ldr	r3, [r7, #0]
 80162bc:	885b      	ldrh	r3, [r3, #2]
 80162be:	2b01      	cmp	r3, #1
 80162c0:	d107      	bne.n	80162d2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	2201      	movs	r2, #1
 80162c6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80162ca:	6878      	ldr	r0, [r7, #4]
 80162cc:	f000 f940 	bl	8016550 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80162d0:	e013      	b.n	80162fa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80162d2:	683b      	ldr	r3, [r7, #0]
 80162d4:	885b      	ldrh	r3, [r3, #2]
 80162d6:	2b02      	cmp	r3, #2
 80162d8:	d10b      	bne.n	80162f2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80162da:	683b      	ldr	r3, [r7, #0]
 80162dc:	889b      	ldrh	r3, [r3, #4]
 80162de:	0a1b      	lsrs	r3, r3, #8
 80162e0:	b29b      	uxth	r3, r3
 80162e2:	b2da      	uxtb	r2, r3
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80162ea:	6878      	ldr	r0, [r7, #4]
 80162ec:	f000 f930 	bl	8016550 <USBD_CtlSendStatus>
}
 80162f0:	e003      	b.n	80162fa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 80162f2:	6839      	ldr	r1, [r7, #0]
 80162f4:	6878      	ldr	r0, [r7, #4]
 80162f6:	f000 f860 	bl	80163ba <USBD_CtlError>
}
 80162fa:	bf00      	nop
 80162fc:	3708      	adds	r7, #8
 80162fe:	46bd      	mov	sp, r7
 8016300:	bd80      	pop	{r7, pc}

08016302 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016302:	b580      	push	{r7, lr}
 8016304:	b082      	sub	sp, #8
 8016306:	af00      	add	r7, sp, #0
 8016308:	6078      	str	r0, [r7, #4]
 801630a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801630c:	687b      	ldr	r3, [r7, #4]
 801630e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8016312:	b2db      	uxtb	r3, r3
 8016314:	3b01      	subs	r3, #1
 8016316:	2b02      	cmp	r3, #2
 8016318:	d80b      	bhi.n	8016332 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801631a:	683b      	ldr	r3, [r7, #0]
 801631c:	885b      	ldrh	r3, [r3, #2]
 801631e:	2b01      	cmp	r3, #1
 8016320:	d10c      	bne.n	801633c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8016322:	687b      	ldr	r3, [r7, #4]
 8016324:	2200      	movs	r2, #0
 8016326:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801632a:	6878      	ldr	r0, [r7, #4]
 801632c:	f000 f910 	bl	8016550 <USBD_CtlSendStatus>
      }
      break;
 8016330:	e004      	b.n	801633c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8016332:	6839      	ldr	r1, [r7, #0]
 8016334:	6878      	ldr	r0, [r7, #4]
 8016336:	f000 f840 	bl	80163ba <USBD_CtlError>
      break;
 801633a:	e000      	b.n	801633e <USBD_ClrFeature+0x3c>
      break;
 801633c:	bf00      	nop
  }
}
 801633e:	bf00      	nop
 8016340:	3708      	adds	r7, #8
 8016342:	46bd      	mov	sp, r7
 8016344:	bd80      	pop	{r7, pc}

08016346 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8016346:	b580      	push	{r7, lr}
 8016348:	b084      	sub	sp, #16
 801634a:	af00      	add	r7, sp, #0
 801634c:	6078      	str	r0, [r7, #4]
 801634e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8016350:	683b      	ldr	r3, [r7, #0]
 8016352:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	781a      	ldrb	r2, [r3, #0]
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801635c:	68fb      	ldr	r3, [r7, #12]
 801635e:	3301      	adds	r3, #1
 8016360:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	781a      	ldrb	r2, [r3, #0]
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801636a:	68fb      	ldr	r3, [r7, #12]
 801636c:	3301      	adds	r3, #1
 801636e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8016370:	68f8      	ldr	r0, [r7, #12]
 8016372:	f7ff fa41 	bl	80157f8 <SWAPBYTE>
 8016376:	4603      	mov	r3, r0
 8016378:	461a      	mov	r2, r3
 801637a:	687b      	ldr	r3, [r7, #4]
 801637c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801637e:	68fb      	ldr	r3, [r7, #12]
 8016380:	3301      	adds	r3, #1
 8016382:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	3301      	adds	r3, #1
 8016388:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801638a:	68f8      	ldr	r0, [r7, #12]
 801638c:	f7ff fa34 	bl	80157f8 <SWAPBYTE>
 8016390:	4603      	mov	r3, r0
 8016392:	461a      	mov	r2, r3
 8016394:	687b      	ldr	r3, [r7, #4]
 8016396:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8016398:	68fb      	ldr	r3, [r7, #12]
 801639a:	3301      	adds	r3, #1
 801639c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801639e:	68fb      	ldr	r3, [r7, #12]
 80163a0:	3301      	adds	r3, #1
 80163a2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80163a4:	68f8      	ldr	r0, [r7, #12]
 80163a6:	f7ff fa27 	bl	80157f8 <SWAPBYTE>
 80163aa:	4603      	mov	r3, r0
 80163ac:	461a      	mov	r2, r3
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	80da      	strh	r2, [r3, #6]
}
 80163b2:	bf00      	nop
 80163b4:	3710      	adds	r7, #16
 80163b6:	46bd      	mov	sp, r7
 80163b8:	bd80      	pop	{r7, pc}

080163ba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80163ba:	b580      	push	{r7, lr}
 80163bc:	b082      	sub	sp, #8
 80163be:	af00      	add	r7, sp, #0
 80163c0:	6078      	str	r0, [r7, #4]
 80163c2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80163c4:	2180      	movs	r1, #128	; 0x80
 80163c6:	6878      	ldr	r0, [r7, #4]
 80163c8:	f000 fd4c 	bl	8016e64 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80163cc:	2100      	movs	r1, #0
 80163ce:	6878      	ldr	r0, [r7, #4]
 80163d0:	f000 fd48 	bl	8016e64 <USBD_LL_StallEP>
}
 80163d4:	bf00      	nop
 80163d6:	3708      	adds	r7, #8
 80163d8:	46bd      	mov	sp, r7
 80163da:	bd80      	pop	{r7, pc}

080163dc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80163dc:	b580      	push	{r7, lr}
 80163de:	b086      	sub	sp, #24
 80163e0:	af00      	add	r7, sp, #0
 80163e2:	60f8      	str	r0, [r7, #12]
 80163e4:	60b9      	str	r1, [r7, #8]
 80163e6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80163e8:	2300      	movs	r3, #0
 80163ea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80163ec:	68fb      	ldr	r3, [r7, #12]
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d036      	beq.n	8016460 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80163f2:	68fb      	ldr	r3, [r7, #12]
 80163f4:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80163f6:	6938      	ldr	r0, [r7, #16]
 80163f8:	f000 f836 	bl	8016468 <USBD_GetLen>
 80163fc:	4603      	mov	r3, r0
 80163fe:	3301      	adds	r3, #1
 8016400:	b29b      	uxth	r3, r3
 8016402:	005b      	lsls	r3, r3, #1
 8016404:	b29a      	uxth	r2, r3
 8016406:	687b      	ldr	r3, [r7, #4]
 8016408:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801640a:	7dfb      	ldrb	r3, [r7, #23]
 801640c:	68ba      	ldr	r2, [r7, #8]
 801640e:	4413      	add	r3, r2
 8016410:	687a      	ldr	r2, [r7, #4]
 8016412:	7812      	ldrb	r2, [r2, #0]
 8016414:	701a      	strb	r2, [r3, #0]
  idx++;
 8016416:	7dfb      	ldrb	r3, [r7, #23]
 8016418:	3301      	adds	r3, #1
 801641a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801641c:	7dfb      	ldrb	r3, [r7, #23]
 801641e:	68ba      	ldr	r2, [r7, #8]
 8016420:	4413      	add	r3, r2
 8016422:	2203      	movs	r2, #3
 8016424:	701a      	strb	r2, [r3, #0]
  idx++;
 8016426:	7dfb      	ldrb	r3, [r7, #23]
 8016428:	3301      	adds	r3, #1
 801642a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801642c:	e013      	b.n	8016456 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801642e:	7dfb      	ldrb	r3, [r7, #23]
 8016430:	68ba      	ldr	r2, [r7, #8]
 8016432:	4413      	add	r3, r2
 8016434:	693a      	ldr	r2, [r7, #16]
 8016436:	7812      	ldrb	r2, [r2, #0]
 8016438:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801643a:	693b      	ldr	r3, [r7, #16]
 801643c:	3301      	adds	r3, #1
 801643e:	613b      	str	r3, [r7, #16]
    idx++;
 8016440:	7dfb      	ldrb	r3, [r7, #23]
 8016442:	3301      	adds	r3, #1
 8016444:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8016446:	7dfb      	ldrb	r3, [r7, #23]
 8016448:	68ba      	ldr	r2, [r7, #8]
 801644a:	4413      	add	r3, r2
 801644c:	2200      	movs	r2, #0
 801644e:	701a      	strb	r2, [r3, #0]
    idx++;
 8016450:	7dfb      	ldrb	r3, [r7, #23]
 8016452:	3301      	adds	r3, #1
 8016454:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8016456:	693b      	ldr	r3, [r7, #16]
 8016458:	781b      	ldrb	r3, [r3, #0]
 801645a:	2b00      	cmp	r3, #0
 801645c:	d1e7      	bne.n	801642e <USBD_GetString+0x52>
 801645e:	e000      	b.n	8016462 <USBD_GetString+0x86>
    return;
 8016460:	bf00      	nop
  }
}
 8016462:	3718      	adds	r7, #24
 8016464:	46bd      	mov	sp, r7
 8016466:	bd80      	pop	{r7, pc}

08016468 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8016468:	b480      	push	{r7}
 801646a:	b085      	sub	sp, #20
 801646c:	af00      	add	r7, sp, #0
 801646e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8016470:	2300      	movs	r3, #0
 8016472:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8016474:	687b      	ldr	r3, [r7, #4]
 8016476:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8016478:	e005      	b.n	8016486 <USBD_GetLen+0x1e>
  {
    len++;
 801647a:	7bfb      	ldrb	r3, [r7, #15]
 801647c:	3301      	adds	r3, #1
 801647e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8016480:	68bb      	ldr	r3, [r7, #8]
 8016482:	3301      	adds	r3, #1
 8016484:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8016486:	68bb      	ldr	r3, [r7, #8]
 8016488:	781b      	ldrb	r3, [r3, #0]
 801648a:	2b00      	cmp	r3, #0
 801648c:	d1f5      	bne.n	801647a <USBD_GetLen+0x12>
  }

  return len;
 801648e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016490:	4618      	mov	r0, r3
 8016492:	3714      	adds	r7, #20
 8016494:	46bd      	mov	sp, r7
 8016496:	f85d 7b04 	ldr.w	r7, [sp], #4
 801649a:	4770      	bx	lr

0801649c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b084      	sub	sp, #16
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	60f8      	str	r0, [r7, #12]
 80164a4:	60b9      	str	r1, [r7, #8]
 80164a6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 80164a8:	68fb      	ldr	r3, [r7, #12]
 80164aa:	2202      	movs	r2, #2
 80164ac:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80164b0:	68fb      	ldr	r3, [r7, #12]
 80164b2:	687a      	ldr	r2, [r7, #4]
 80164b4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80164b6:	68fb      	ldr	r3, [r7, #12]
 80164b8:	687a      	ldr	r2, [r7, #4]
 80164ba:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80164bc:	687b      	ldr	r3, [r7, #4]
 80164be:	68ba      	ldr	r2, [r7, #8]
 80164c0:	2100      	movs	r1, #0
 80164c2:	68f8      	ldr	r0, [r7, #12]
 80164c4:	f000 fd57 	bl	8016f76 <USBD_LL_Transmit>

  return USBD_OK;
 80164c8:	2300      	movs	r3, #0
}
 80164ca:	4618      	mov	r0, r3
 80164cc:	3710      	adds	r7, #16
 80164ce:	46bd      	mov	sp, r7
 80164d0:	bd80      	pop	{r7, pc}

080164d2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80164d2:	b580      	push	{r7, lr}
 80164d4:	b084      	sub	sp, #16
 80164d6:	af00      	add	r7, sp, #0
 80164d8:	60f8      	str	r0, [r7, #12]
 80164da:	60b9      	str	r1, [r7, #8]
 80164dc:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	68ba      	ldr	r2, [r7, #8]
 80164e2:	2100      	movs	r1, #0
 80164e4:	68f8      	ldr	r0, [r7, #12]
 80164e6:	f000 fd46 	bl	8016f76 <USBD_LL_Transmit>

  return USBD_OK;
 80164ea:	2300      	movs	r3, #0
}
 80164ec:	4618      	mov	r0, r3
 80164ee:	3710      	adds	r7, #16
 80164f0:	46bd      	mov	sp, r7
 80164f2:	bd80      	pop	{r7, pc}

080164f4 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80164f4:	b580      	push	{r7, lr}
 80164f6:	b084      	sub	sp, #16
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	60f8      	str	r0, [r7, #12]
 80164fc:	60b9      	str	r1, [r7, #8]
 80164fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8016500:	68fb      	ldr	r3, [r7, #12]
 8016502:	2203      	movs	r2, #3
 8016504:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8016508:	68fb      	ldr	r3, [r7, #12]
 801650a:	687a      	ldr	r2, [r7, #4]
 801650c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8016510:	68fb      	ldr	r3, [r7, #12]
 8016512:	687a      	ldr	r2, [r7, #4]
 8016514:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	68ba      	ldr	r2, [r7, #8]
 801651c:	2100      	movs	r1, #0
 801651e:	68f8      	ldr	r0, [r7, #12]
 8016520:	f000 fd4a 	bl	8016fb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016524:	2300      	movs	r3, #0
}
 8016526:	4618      	mov	r0, r3
 8016528:	3710      	adds	r7, #16
 801652a:	46bd      	mov	sp, r7
 801652c:	bd80      	pop	{r7, pc}

0801652e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801652e:	b580      	push	{r7, lr}
 8016530:	b084      	sub	sp, #16
 8016532:	af00      	add	r7, sp, #0
 8016534:	60f8      	str	r0, [r7, #12]
 8016536:	60b9      	str	r1, [r7, #8]
 8016538:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	68ba      	ldr	r2, [r7, #8]
 801653e:	2100      	movs	r1, #0
 8016540:	68f8      	ldr	r0, [r7, #12]
 8016542:	f000 fd39 	bl	8016fb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016546:	2300      	movs	r3, #0
}
 8016548:	4618      	mov	r0, r3
 801654a:	3710      	adds	r7, #16
 801654c:	46bd      	mov	sp, r7
 801654e:	bd80      	pop	{r7, pc}

08016550 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8016550:	b580      	push	{r7, lr}
 8016552:	b082      	sub	sp, #8
 8016554:	af00      	add	r7, sp, #0
 8016556:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8016558:	687b      	ldr	r3, [r7, #4]
 801655a:	2204      	movs	r2, #4
 801655c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8016560:	2300      	movs	r3, #0
 8016562:	2200      	movs	r2, #0
 8016564:	2100      	movs	r1, #0
 8016566:	6878      	ldr	r0, [r7, #4]
 8016568:	f000 fd05 	bl	8016f76 <USBD_LL_Transmit>

  return USBD_OK;
 801656c:	2300      	movs	r3, #0
}
 801656e:	4618      	mov	r0, r3
 8016570:	3708      	adds	r7, #8
 8016572:	46bd      	mov	sp, r7
 8016574:	bd80      	pop	{r7, pc}

08016576 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8016576:	b580      	push	{r7, lr}
 8016578:	b082      	sub	sp, #8
 801657a:	af00      	add	r7, sp, #0
 801657c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801657e:	687b      	ldr	r3, [r7, #4]
 8016580:	2205      	movs	r2, #5
 8016582:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8016586:	2300      	movs	r3, #0
 8016588:	2200      	movs	r2, #0
 801658a:	2100      	movs	r1, #0
 801658c:	6878      	ldr	r0, [r7, #4]
 801658e:	f000 fd13 	bl	8016fb8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8016592:	2300      	movs	r3, #0
}
 8016594:	4618      	mov	r0, r3
 8016596:	3708      	adds	r7, #8
 8016598:	46bd      	mov	sp, r7
 801659a:	bd80      	pop	{r7, pc}

0801659c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 801659c:	b480      	push	{r7}
 801659e:	b087      	sub	sp, #28
 80165a0:	af00      	add	r7, sp, #0
 80165a2:	60f8      	str	r0, [r7, #12]
 80165a4:	60b9      	str	r1, [r7, #8]
 80165a6:	4613      	mov	r3, r2
 80165a8:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80165aa:	2301      	movs	r3, #1
 80165ac:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80165ae:	2300      	movs	r3, #0
 80165b0:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80165b2:	4b1f      	ldr	r3, [pc, #124]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165b4:	7a5b      	ldrb	r3, [r3, #9]
 80165b6:	b2db      	uxtb	r3, r3
 80165b8:	2b00      	cmp	r3, #0
 80165ba:	d131      	bne.n	8016620 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80165bc:	4b1c      	ldr	r3, [pc, #112]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165be:	7a5b      	ldrb	r3, [r3, #9]
 80165c0:	b2db      	uxtb	r3, r3
 80165c2:	461a      	mov	r2, r3
 80165c4:	4b1a      	ldr	r3, [pc, #104]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165c6:	2100      	movs	r1, #0
 80165c8:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80165ca:	4b19      	ldr	r3, [pc, #100]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165cc:	7a5b      	ldrb	r3, [r3, #9]
 80165ce:	b2db      	uxtb	r3, r3
 80165d0:	4a17      	ldr	r2, [pc, #92]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165d2:	009b      	lsls	r3, r3, #2
 80165d4:	4413      	add	r3, r2
 80165d6:	68fa      	ldr	r2, [r7, #12]
 80165d8:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80165da:	4b15      	ldr	r3, [pc, #84]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165dc:	7a5b      	ldrb	r3, [r3, #9]
 80165de:	b2db      	uxtb	r3, r3
 80165e0:	461a      	mov	r2, r3
 80165e2:	4b13      	ldr	r3, [pc, #76]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165e4:	4413      	add	r3, r2
 80165e6:	79fa      	ldrb	r2, [r7, #7]
 80165e8:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80165ea:	4b11      	ldr	r3, [pc, #68]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165ec:	7a5b      	ldrb	r3, [r3, #9]
 80165ee:	b2db      	uxtb	r3, r3
 80165f0:	1c5a      	adds	r2, r3, #1
 80165f2:	b2d1      	uxtb	r1, r2
 80165f4:	4a0e      	ldr	r2, [pc, #56]	; (8016630 <FATFS_LinkDriverEx+0x94>)
 80165f6:	7251      	strb	r1, [r2, #9]
 80165f8:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80165fa:	7dbb      	ldrb	r3, [r7, #22]
 80165fc:	3330      	adds	r3, #48	; 0x30
 80165fe:	b2da      	uxtb	r2, r3
 8016600:	68bb      	ldr	r3, [r7, #8]
 8016602:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016604:	68bb      	ldr	r3, [r7, #8]
 8016606:	3301      	adds	r3, #1
 8016608:	223a      	movs	r2, #58	; 0x3a
 801660a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 801660c:	68bb      	ldr	r3, [r7, #8]
 801660e:	3302      	adds	r3, #2
 8016610:	222f      	movs	r2, #47	; 0x2f
 8016612:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016614:	68bb      	ldr	r3, [r7, #8]
 8016616:	3303      	adds	r3, #3
 8016618:	2200      	movs	r2, #0
 801661a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 801661c:	2300      	movs	r3, #0
 801661e:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016620:	7dfb      	ldrb	r3, [r7, #23]
}
 8016622:	4618      	mov	r0, r3
 8016624:	371c      	adds	r7, #28
 8016626:	46bd      	mov	sp, r7
 8016628:	f85d 7b04 	ldr.w	r7, [sp], #4
 801662c:	4770      	bx	lr
 801662e:	bf00      	nop
 8016630:	240015e8 	.word	0x240015e8

08016634 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016634:	b580      	push	{r7, lr}
 8016636:	b082      	sub	sp, #8
 8016638:	af00      	add	r7, sp, #0
 801663a:	6078      	str	r0, [r7, #4]
 801663c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 801663e:	2200      	movs	r2, #0
 8016640:	6839      	ldr	r1, [r7, #0]
 8016642:	6878      	ldr	r0, [r7, #4]
 8016644:	f7ff ffaa 	bl	801659c <FATFS_LinkDriverEx>
 8016648:	4603      	mov	r3, r0
}
 801664a:	4618      	mov	r0, r3
 801664c:	3708      	adds	r7, #8
 801664e:	46bd      	mov	sp, r7
 8016650:	bd80      	pop	{r7, pc}
	...

08016654 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8016654:	b580      	push	{r7, lr}
 8016656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8016658:	2201      	movs	r2, #1
 801665a:	4913      	ldr	r1, [pc, #76]	; (80166a8 <MX_USB_DEVICE_Init+0x54>)
 801665c:	4813      	ldr	r0, [pc, #76]	; (80166ac <MX_USB_DEVICE_Init+0x58>)
 801665e:	f7fe fca5 	bl	8014fac <USBD_Init>
 8016662:	4603      	mov	r3, r0
 8016664:	2b00      	cmp	r3, #0
 8016666:	d001      	beq.n	801666c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8016668:	f7ec f986 	bl	8002978 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801666c:	4910      	ldr	r1, [pc, #64]	; (80166b0 <MX_USB_DEVICE_Init+0x5c>)
 801666e:	480f      	ldr	r0, [pc, #60]	; (80166ac <MX_USB_DEVICE_Init+0x58>)
 8016670:	f7fe fccc 	bl	801500c <USBD_RegisterClass>
 8016674:	4603      	mov	r3, r0
 8016676:	2b00      	cmp	r3, #0
 8016678:	d001      	beq.n	801667e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801667a:	f7ec f97d 	bl	8002978 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801667e:	490d      	ldr	r1, [pc, #52]	; (80166b4 <MX_USB_DEVICE_Init+0x60>)
 8016680:	480a      	ldr	r0, [pc, #40]	; (80166ac <MX_USB_DEVICE_Init+0x58>)
 8016682:	f7fe fbc3 	bl	8014e0c <USBD_CDC_RegisterInterface>
 8016686:	4603      	mov	r3, r0
 8016688:	2b00      	cmp	r3, #0
 801668a:	d001      	beq.n	8016690 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801668c:	f7ec f974 	bl	8002978 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 8016690:	4806      	ldr	r0, [pc, #24]	; (80166ac <MX_USB_DEVICE_Init+0x58>)
 8016692:	f7fe fcf1 	bl	8015078 <USBD_Start>
 8016696:	4603      	mov	r3, r0
 8016698:	2b00      	cmp	r3, #0
 801669a:	d001      	beq.n	80166a0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801669c:	f7ec f96c 	bl	8002978 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 80166a0:	f7f3 f908 	bl	80098b4 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80166a4:	bf00      	nop
 80166a6:	bd80      	pop	{r7, pc}
 80166a8:	240000b0 	.word	0x240000b0
 80166ac:	240015f4 	.word	0x240015f4
 80166b0:	2400001c 	.word	0x2400001c
 80166b4:	2400009c 	.word	0x2400009c

080166b8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 80166b8:	b580      	push	{r7, lr}
 80166ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 80166bc:	2200      	movs	r2, #0
 80166be:	4905      	ldr	r1, [pc, #20]	; (80166d4 <CDC_Init_HS+0x1c>)
 80166c0:	4805      	ldr	r0, [pc, #20]	; (80166d8 <CDC_Init_HS+0x20>)
 80166c2:	f7fe fbbd 	bl	8014e40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 80166c6:	4905      	ldr	r1, [pc, #20]	; (80166dc <CDC_Init_HS+0x24>)
 80166c8:	4803      	ldr	r0, [pc, #12]	; (80166d8 <CDC_Init_HS+0x20>)
 80166ca:	f7fe fbdb 	bl	8014e84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80166ce:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 80166d0:	4618      	mov	r0, r3
 80166d2:	bd80      	pop	{r7, pc}
 80166d4:	240020d0 	.word	0x240020d0
 80166d8:	240015f4 	.word	0x240015f4
 80166dc:	240018d0 	.word	0x240018d0

080166e0 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 80166e0:	b480      	push	{r7}
 80166e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 80166e4:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 80166e6:	4618      	mov	r0, r3
 80166e8:	46bd      	mov	sp, r7
 80166ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166ee:	4770      	bx	lr

080166f0 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80166f0:	b480      	push	{r7}
 80166f2:	b083      	sub	sp, #12
 80166f4:	af00      	add	r7, sp, #0
 80166f6:	4603      	mov	r3, r0
 80166f8:	6039      	str	r1, [r7, #0]
 80166fa:	71fb      	strb	r3, [r7, #7]
 80166fc:	4613      	mov	r3, r2
 80166fe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 8016700:	79fb      	ldrb	r3, [r7, #7]
 8016702:	2b23      	cmp	r3, #35	; 0x23
 8016704:	d84a      	bhi.n	801679c <CDC_Control_HS+0xac>
 8016706:	a201      	add	r2, pc, #4	; (adr r2, 801670c <CDC_Control_HS+0x1c>)
 8016708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801670c:	0801679d 	.word	0x0801679d
 8016710:	0801679d 	.word	0x0801679d
 8016714:	0801679d 	.word	0x0801679d
 8016718:	0801679d 	.word	0x0801679d
 801671c:	0801679d 	.word	0x0801679d
 8016720:	0801679d 	.word	0x0801679d
 8016724:	0801679d 	.word	0x0801679d
 8016728:	0801679d 	.word	0x0801679d
 801672c:	0801679d 	.word	0x0801679d
 8016730:	0801679d 	.word	0x0801679d
 8016734:	0801679d 	.word	0x0801679d
 8016738:	0801679d 	.word	0x0801679d
 801673c:	0801679d 	.word	0x0801679d
 8016740:	0801679d 	.word	0x0801679d
 8016744:	0801679d 	.word	0x0801679d
 8016748:	0801679d 	.word	0x0801679d
 801674c:	0801679d 	.word	0x0801679d
 8016750:	0801679d 	.word	0x0801679d
 8016754:	0801679d 	.word	0x0801679d
 8016758:	0801679d 	.word	0x0801679d
 801675c:	0801679d 	.word	0x0801679d
 8016760:	0801679d 	.word	0x0801679d
 8016764:	0801679d 	.word	0x0801679d
 8016768:	0801679d 	.word	0x0801679d
 801676c:	0801679d 	.word	0x0801679d
 8016770:	0801679d 	.word	0x0801679d
 8016774:	0801679d 	.word	0x0801679d
 8016778:	0801679d 	.word	0x0801679d
 801677c:	0801679d 	.word	0x0801679d
 8016780:	0801679d 	.word	0x0801679d
 8016784:	0801679d 	.word	0x0801679d
 8016788:	0801679d 	.word	0x0801679d
 801678c:	0801679d 	.word	0x0801679d
 8016790:	0801679d 	.word	0x0801679d
 8016794:	0801679d 	.word	0x0801679d
 8016798:	0801679d 	.word	0x0801679d
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801679c:	bf00      	nop
  }

  return (USBD_OK);
 801679e:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 80167a0:	4618      	mov	r0, r3
 80167a2:	370c      	adds	r7, #12
 80167a4:	46bd      	mov	sp, r7
 80167a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167aa:	4770      	bx	lr

080167ac <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 80167ac:	b580      	push	{r7, lr}
 80167ae:	b084      	sub	sp, #16
 80167b0:	af00      	add	r7, sp, #0
 80167b2:	6078      	str	r0, [r7, #4]
 80167b4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 80167b6:	6879      	ldr	r1, [r7, #4]
 80167b8:	480e      	ldr	r0, [pc, #56]	; (80167f4 <CDC_Receive_HS+0x48>)
 80167ba:	f7fe fb63 	bl	8014e84 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 80167be:	480d      	ldr	r0, [pc, #52]	; (80167f4 <CDC_Receive_HS+0x48>)
 80167c0:	f7fe fbbe 	bl	8014f40 <USBD_CDC_ReceivePacket>

  extern uint8_t usbDataBuffer[usbBufferLen];
  extern uint32_t usbBytesReady;

  uint32_t cpyLen = *Len;
 80167c4:	683b      	ldr	r3, [r7, #0]
 80167c6:	681b      	ldr	r3, [r3, #0]
 80167c8:	60fb      	str	r3, [r7, #12]
  /*char debug[250];
  sprintf(debug, "cpyLen: %d\n", cpyLen);
  CDC_Transmit_HS(debug, strlen(debug));*/

  memcpy(usbDataBuffer + usbBytesReady, Buf, cpyLen);
 80167ca:	4b0b      	ldr	r3, [pc, #44]	; (80167f8 <CDC_Receive_HS+0x4c>)
 80167cc:	681b      	ldr	r3, [r3, #0]
 80167ce:	4a0b      	ldr	r2, [pc, #44]	; (80167fc <CDC_Receive_HS+0x50>)
 80167d0:	4413      	add	r3, r2
 80167d2:	68fa      	ldr	r2, [r7, #12]
 80167d4:	6879      	ldr	r1, [r7, #4]
 80167d6:	4618      	mov	r0, r3
 80167d8:	f000 fcf0 	bl	80171bc <memcpy>
  usbBytesReady += cpyLen;
 80167dc:	4b06      	ldr	r3, [pc, #24]	; (80167f8 <CDC_Receive_HS+0x4c>)
 80167de:	681a      	ldr	r2, [r3, #0]
 80167e0:	68fb      	ldr	r3, [r7, #12]
 80167e2:	4413      	add	r3, r2
 80167e4:	4a04      	ldr	r2, [pc, #16]	; (80167f8 <CDC_Receive_HS+0x4c>)
 80167e6:	6013      	str	r3, [r2, #0]
  
  return (USBD_OK);
 80167e8:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 80167ea:	4618      	mov	r0, r3
 80167ec:	3710      	adds	r7, #16
 80167ee:	46bd      	mov	sp, r7
 80167f0:	bd80      	pop	{r7, pc}
 80167f2:	bf00      	nop
 80167f4:	240015f4 	.word	0x240015f4
 80167f8:	2400026c 	.word	0x2400026c
 80167fc:	2400016c 	.word	0x2400016c

08016800 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 8016800:	b580      	push	{r7, lr}
 8016802:	b084      	sub	sp, #16
 8016804:	af00      	add	r7, sp, #0
 8016806:	6078      	str	r0, [r7, #4]
 8016808:	460b      	mov	r3, r1
 801680a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801680c:	2300      	movs	r3, #0
 801680e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 8016810:	4b0d      	ldr	r3, [pc, #52]	; (8016848 <CDC_Transmit_HS+0x48>)
 8016812:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8016816:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8016818:	68bb      	ldr	r3, [r7, #8]
 801681a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801681e:	2b00      	cmp	r3, #0
 8016820:	d001      	beq.n	8016826 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 8016822:	2301      	movs	r3, #1
 8016824:	e00b      	b.n	801683e <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 8016826:	887b      	ldrh	r3, [r7, #2]
 8016828:	461a      	mov	r2, r3
 801682a:	6879      	ldr	r1, [r7, #4]
 801682c:	4806      	ldr	r0, [pc, #24]	; (8016848 <CDC_Transmit_HS+0x48>)
 801682e:	f7fe fb07 	bl	8014e40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 8016832:	4805      	ldr	r0, [pc, #20]	; (8016848 <CDC_Transmit_HS+0x48>)
 8016834:	f7fe fb44 	bl	8014ec0 <USBD_CDC_TransmitPacket>
 8016838:	4603      	mov	r3, r0
 801683a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801683c:	7bfb      	ldrb	r3, [r7, #15]
}
 801683e:	4618      	mov	r0, r3
 8016840:	3710      	adds	r7, #16
 8016842:	46bd      	mov	sp, r7
 8016844:	bd80      	pop	{r7, pc}
 8016846:	bf00      	nop
 8016848:	240015f4 	.word	0x240015f4

0801684c <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801684c:	b480      	push	{r7}
 801684e:	b087      	sub	sp, #28
 8016850:	af00      	add	r7, sp, #0
 8016852:	60f8      	str	r0, [r7, #12]
 8016854:	60b9      	str	r1, [r7, #8]
 8016856:	4613      	mov	r3, r2
 8016858:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801685a:	2300      	movs	r3, #0
 801685c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801685e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016862:	4618      	mov	r0, r3
 8016864:	371c      	adds	r7, #28
 8016866:	46bd      	mov	sp, r7
 8016868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801686c:	4770      	bx	lr
	...

08016870 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016870:	b480      	push	{r7}
 8016872:	b083      	sub	sp, #12
 8016874:	af00      	add	r7, sp, #0
 8016876:	4603      	mov	r3, r0
 8016878:	6039      	str	r1, [r7, #0]
 801687a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801687c:	683b      	ldr	r3, [r7, #0]
 801687e:	2212      	movs	r2, #18
 8016880:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 8016882:	4b03      	ldr	r3, [pc, #12]	; (8016890 <USBD_HS_DeviceDescriptor+0x20>)
}
 8016884:	4618      	mov	r0, r3
 8016886:	370c      	adds	r7, #12
 8016888:	46bd      	mov	sp, r7
 801688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801688e:	4770      	bx	lr
 8016890:	240000cc 	.word	0x240000cc

08016894 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016894:	b480      	push	{r7}
 8016896:	b083      	sub	sp, #12
 8016898:	af00      	add	r7, sp, #0
 801689a:	4603      	mov	r3, r0
 801689c:	6039      	str	r1, [r7, #0]
 801689e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	2204      	movs	r2, #4
 80168a4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80168a6:	4b03      	ldr	r3, [pc, #12]	; (80168b4 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 80168a8:	4618      	mov	r0, r3
 80168aa:	370c      	adds	r7, #12
 80168ac:	46bd      	mov	sp, r7
 80168ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168b2:	4770      	bx	lr
 80168b4:	240000e0 	.word	0x240000e0

080168b8 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168b8:	b580      	push	{r7, lr}
 80168ba:	b082      	sub	sp, #8
 80168bc:	af00      	add	r7, sp, #0
 80168be:	4603      	mov	r3, r0
 80168c0:	6039      	str	r1, [r7, #0]
 80168c2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80168c4:	79fb      	ldrb	r3, [r7, #7]
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d105      	bne.n	80168d6 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80168ca:	683a      	ldr	r2, [r7, #0]
 80168cc:	4907      	ldr	r1, [pc, #28]	; (80168ec <USBD_HS_ProductStrDescriptor+0x34>)
 80168ce:	4808      	ldr	r0, [pc, #32]	; (80168f0 <USBD_HS_ProductStrDescriptor+0x38>)
 80168d0:	f7ff fd84 	bl	80163dc <USBD_GetString>
 80168d4:	e004      	b.n	80168e0 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80168d6:	683a      	ldr	r2, [r7, #0]
 80168d8:	4904      	ldr	r1, [pc, #16]	; (80168ec <USBD_HS_ProductStrDescriptor+0x34>)
 80168da:	4805      	ldr	r0, [pc, #20]	; (80168f0 <USBD_HS_ProductStrDescriptor+0x38>)
 80168dc:	f7ff fd7e 	bl	80163dc <USBD_GetString>
  }
  return USBD_StrDesc;
 80168e0:	4b02      	ldr	r3, [pc, #8]	; (80168ec <USBD_HS_ProductStrDescriptor+0x34>)
}
 80168e2:	4618      	mov	r0, r3
 80168e4:	3708      	adds	r7, #8
 80168e6:	46bd      	mov	sp, r7
 80168e8:	bd80      	pop	{r7, pc}
 80168ea:	bf00      	nop
 80168ec:	240028d0 	.word	0x240028d0
 80168f0:	080184f8 	.word	0x080184f8

080168f4 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80168f4:	b580      	push	{r7, lr}
 80168f6:	b082      	sub	sp, #8
 80168f8:	af00      	add	r7, sp, #0
 80168fa:	4603      	mov	r3, r0
 80168fc:	6039      	str	r1, [r7, #0]
 80168fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8016900:	683a      	ldr	r2, [r7, #0]
 8016902:	4904      	ldr	r1, [pc, #16]	; (8016914 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8016904:	4804      	ldr	r0, [pc, #16]	; (8016918 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 8016906:	f7ff fd69 	bl	80163dc <USBD_GetString>
  return USBD_StrDesc;
 801690a:	4b02      	ldr	r3, [pc, #8]	; (8016914 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801690c:	4618      	mov	r0, r3
 801690e:	3708      	adds	r7, #8
 8016910:	46bd      	mov	sp, r7
 8016912:	bd80      	pop	{r7, pc}
 8016914:	240028d0 	.word	0x240028d0
 8016918:	08018514 	.word	0x08018514

0801691c <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801691c:	b580      	push	{r7, lr}
 801691e:	b082      	sub	sp, #8
 8016920:	af00      	add	r7, sp, #0
 8016922:	4603      	mov	r3, r0
 8016924:	6039      	str	r1, [r7, #0]
 8016926:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8016928:	683b      	ldr	r3, [r7, #0]
 801692a:	221a      	movs	r2, #26
 801692c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801692e:	f000 f843 	bl	80169b8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8016932:	4b02      	ldr	r3, [pc, #8]	; (801693c <USBD_HS_SerialStrDescriptor+0x20>)
}
 8016934:	4618      	mov	r0, r3
 8016936:	3708      	adds	r7, #8
 8016938:	46bd      	mov	sp, r7
 801693a:	bd80      	pop	{r7, pc}
 801693c:	240000e4 	.word	0x240000e4

08016940 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8016940:	b580      	push	{r7, lr}
 8016942:	b082      	sub	sp, #8
 8016944:	af00      	add	r7, sp, #0
 8016946:	4603      	mov	r3, r0
 8016948:	6039      	str	r1, [r7, #0]
 801694a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801694c:	79fb      	ldrb	r3, [r7, #7]
 801694e:	2b00      	cmp	r3, #0
 8016950:	d105      	bne.n	801695e <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8016952:	683a      	ldr	r2, [r7, #0]
 8016954:	4907      	ldr	r1, [pc, #28]	; (8016974 <USBD_HS_ConfigStrDescriptor+0x34>)
 8016956:	4808      	ldr	r0, [pc, #32]	; (8016978 <USBD_HS_ConfigStrDescriptor+0x38>)
 8016958:	f7ff fd40 	bl	80163dc <USBD_GetString>
 801695c:	e004      	b.n	8016968 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801695e:	683a      	ldr	r2, [r7, #0]
 8016960:	4904      	ldr	r1, [pc, #16]	; (8016974 <USBD_HS_ConfigStrDescriptor+0x34>)
 8016962:	4805      	ldr	r0, [pc, #20]	; (8016978 <USBD_HS_ConfigStrDescriptor+0x38>)
 8016964:	f7ff fd3a 	bl	80163dc <USBD_GetString>
  }
  return USBD_StrDesc;
 8016968:	4b02      	ldr	r3, [pc, #8]	; (8016974 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801696a:	4618      	mov	r0, r3
 801696c:	3708      	adds	r7, #8
 801696e:	46bd      	mov	sp, r7
 8016970:	bd80      	pop	{r7, pc}
 8016972:	bf00      	nop
 8016974:	240028d0 	.word	0x240028d0
 8016978:	08018518 	.word	0x08018518

0801697c <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801697c:	b580      	push	{r7, lr}
 801697e:	b082      	sub	sp, #8
 8016980:	af00      	add	r7, sp, #0
 8016982:	4603      	mov	r3, r0
 8016984:	6039      	str	r1, [r7, #0]
 8016986:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8016988:	79fb      	ldrb	r3, [r7, #7]
 801698a:	2b00      	cmp	r3, #0
 801698c:	d105      	bne.n	801699a <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801698e:	683a      	ldr	r2, [r7, #0]
 8016990:	4907      	ldr	r1, [pc, #28]	; (80169b0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 8016992:	4808      	ldr	r0, [pc, #32]	; (80169b4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 8016994:	f7ff fd22 	bl	80163dc <USBD_GetString>
 8016998:	e004      	b.n	80169a4 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801699a:	683a      	ldr	r2, [r7, #0]
 801699c:	4904      	ldr	r1, [pc, #16]	; (80169b0 <USBD_HS_InterfaceStrDescriptor+0x34>)
 801699e:	4805      	ldr	r0, [pc, #20]	; (80169b4 <USBD_HS_InterfaceStrDescriptor+0x38>)
 80169a0:	f7ff fd1c 	bl	80163dc <USBD_GetString>
  }
  return USBD_StrDesc;
 80169a4:	4b02      	ldr	r3, [pc, #8]	; (80169b0 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 80169a6:	4618      	mov	r0, r3
 80169a8:	3708      	adds	r7, #8
 80169aa:	46bd      	mov	sp, r7
 80169ac:	bd80      	pop	{r7, pc}
 80169ae:	bf00      	nop
 80169b0:	240028d0 	.word	0x240028d0
 80169b4:	08018524 	.word	0x08018524

080169b8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80169b8:	b580      	push	{r7, lr}
 80169ba:	b084      	sub	sp, #16
 80169bc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80169be:	4b0f      	ldr	r3, [pc, #60]	; (80169fc <Get_SerialNum+0x44>)
 80169c0:	681b      	ldr	r3, [r3, #0]
 80169c2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80169c4:	4b0e      	ldr	r3, [pc, #56]	; (8016a00 <Get_SerialNum+0x48>)
 80169c6:	681b      	ldr	r3, [r3, #0]
 80169c8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80169ca:	4b0e      	ldr	r3, [pc, #56]	; (8016a04 <Get_SerialNum+0x4c>)
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80169d0:	68fa      	ldr	r2, [r7, #12]
 80169d2:	687b      	ldr	r3, [r7, #4]
 80169d4:	4413      	add	r3, r2
 80169d6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80169d8:	68fb      	ldr	r3, [r7, #12]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d009      	beq.n	80169f2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80169de:	2208      	movs	r2, #8
 80169e0:	4909      	ldr	r1, [pc, #36]	; (8016a08 <Get_SerialNum+0x50>)
 80169e2:	68f8      	ldr	r0, [r7, #12]
 80169e4:	f000 f814 	bl	8016a10 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80169e8:	2204      	movs	r2, #4
 80169ea:	4908      	ldr	r1, [pc, #32]	; (8016a0c <Get_SerialNum+0x54>)
 80169ec:	68b8      	ldr	r0, [r7, #8]
 80169ee:	f000 f80f 	bl	8016a10 <IntToUnicode>
  }
}
 80169f2:	bf00      	nop
 80169f4:	3710      	adds	r7, #16
 80169f6:	46bd      	mov	sp, r7
 80169f8:	bd80      	pop	{r7, pc}
 80169fa:	bf00      	nop
 80169fc:	1ff1e800 	.word	0x1ff1e800
 8016a00:	1ff1e804 	.word	0x1ff1e804
 8016a04:	1ff1e808 	.word	0x1ff1e808
 8016a08:	240000e6 	.word	0x240000e6
 8016a0c:	240000f6 	.word	0x240000f6

08016a10 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8016a10:	b480      	push	{r7}
 8016a12:	b087      	sub	sp, #28
 8016a14:	af00      	add	r7, sp, #0
 8016a16:	60f8      	str	r0, [r7, #12]
 8016a18:	60b9      	str	r1, [r7, #8]
 8016a1a:	4613      	mov	r3, r2
 8016a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8016a1e:	2300      	movs	r3, #0
 8016a20:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8016a22:	2300      	movs	r3, #0
 8016a24:	75fb      	strb	r3, [r7, #23]
 8016a26:	e027      	b.n	8016a78 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	0f1b      	lsrs	r3, r3, #28
 8016a2c:	2b09      	cmp	r3, #9
 8016a2e:	d80b      	bhi.n	8016a48 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	0f1b      	lsrs	r3, r3, #28
 8016a34:	b2da      	uxtb	r2, r3
 8016a36:	7dfb      	ldrb	r3, [r7, #23]
 8016a38:	005b      	lsls	r3, r3, #1
 8016a3a:	4619      	mov	r1, r3
 8016a3c:	68bb      	ldr	r3, [r7, #8]
 8016a3e:	440b      	add	r3, r1
 8016a40:	3230      	adds	r2, #48	; 0x30
 8016a42:	b2d2      	uxtb	r2, r2
 8016a44:	701a      	strb	r2, [r3, #0]
 8016a46:	e00a      	b.n	8016a5e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	0f1b      	lsrs	r3, r3, #28
 8016a4c:	b2da      	uxtb	r2, r3
 8016a4e:	7dfb      	ldrb	r3, [r7, #23]
 8016a50:	005b      	lsls	r3, r3, #1
 8016a52:	4619      	mov	r1, r3
 8016a54:	68bb      	ldr	r3, [r7, #8]
 8016a56:	440b      	add	r3, r1
 8016a58:	3237      	adds	r2, #55	; 0x37
 8016a5a:	b2d2      	uxtb	r2, r2
 8016a5c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	011b      	lsls	r3, r3, #4
 8016a62:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8016a64:	7dfb      	ldrb	r3, [r7, #23]
 8016a66:	005b      	lsls	r3, r3, #1
 8016a68:	3301      	adds	r3, #1
 8016a6a:	68ba      	ldr	r2, [r7, #8]
 8016a6c:	4413      	add	r3, r2
 8016a6e:	2200      	movs	r2, #0
 8016a70:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8016a72:	7dfb      	ldrb	r3, [r7, #23]
 8016a74:	3301      	adds	r3, #1
 8016a76:	75fb      	strb	r3, [r7, #23]
 8016a78:	7dfa      	ldrb	r2, [r7, #23]
 8016a7a:	79fb      	ldrb	r3, [r7, #7]
 8016a7c:	429a      	cmp	r2, r3
 8016a7e:	d3d3      	bcc.n	8016a28 <IntToUnicode+0x18>
  }
}
 8016a80:	bf00      	nop
 8016a82:	bf00      	nop
 8016a84:	371c      	adds	r7, #28
 8016a86:	46bd      	mov	sp, r7
 8016a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a8c:	4770      	bx	lr
	...

08016a90 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8016a90:	b580      	push	{r7, lr}
 8016a92:	b0b2      	sub	sp, #200	; 0xc8
 8016a94:	af00      	add	r7, sp, #0
 8016a96:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8016a98:	f107 0310 	add.w	r3, r7, #16
 8016a9c:	22b8      	movs	r2, #184	; 0xb8
 8016a9e:	2100      	movs	r1, #0
 8016aa0:	4618      	mov	r0, r3
 8016aa2:	f000 fb4f 	bl	8017144 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 8016aa6:	687b      	ldr	r3, [r7, #4]
 8016aa8:	681b      	ldr	r3, [r3, #0]
 8016aaa:	4a1a      	ldr	r2, [pc, #104]	; (8016b14 <HAL_PCD_MspInit+0x84>)
 8016aac:	4293      	cmp	r3, r2
 8016aae:	d12c      	bne.n	8016b0a <HAL_PCD_MspInit+0x7a>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8016ab0:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8016ab4:	f04f 0300 	mov.w	r3, #0
 8016ab8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8016abc:	f44f 1340 	mov.w	r3, #3145728	; 0x300000
 8016ac0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8016ac4:	f107 0310 	add.w	r3, r7, #16
 8016ac8:	4618      	mov	r0, r3
 8016aca:	f7f3 fed3 	bl	800a874 <HAL_RCCEx_PeriphCLKConfig>
 8016ace:	4603      	mov	r3, r0
 8016ad0:	2b00      	cmp	r3, #0
 8016ad2:	d001      	beq.n	8016ad8 <HAL_PCD_MspInit+0x48>
    {
      Error_Handler();
 8016ad4:	f7eb ff50 	bl	8002978 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8016ad8:	f7f2 feec 	bl	80098b4 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 8016adc:	4b0e      	ldr	r3, [pc, #56]	; (8016b18 <HAL_PCD_MspInit+0x88>)
 8016ade:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016ae2:	4a0d      	ldr	r2, [pc, #52]	; (8016b18 <HAL_PCD_MspInit+0x88>)
 8016ae4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8016ae8:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8016aec:	4b0a      	ldr	r3, [pc, #40]	; (8016b18 <HAL_PCD_MspInit+0x88>)
 8016aee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8016af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8016af6:	60fb      	str	r3, [r7, #12]
 8016af8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8016afa:	2200      	movs	r2, #0
 8016afc:	2100      	movs	r1, #0
 8016afe:	204d      	movs	r0, #77	; 0x4d
 8016b00:	f7ee fc5d 	bl	80053be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8016b04:	204d      	movs	r0, #77	; 0x4d
 8016b06:	f7ee fc74 	bl	80053f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8016b0a:	bf00      	nop
 8016b0c:	37c8      	adds	r7, #200	; 0xc8
 8016b0e:	46bd      	mov	sp, r7
 8016b10:	bd80      	pop	{r7, pc}
 8016b12:	bf00      	nop
 8016b14:	40040000 	.word	0x40040000
 8016b18:	58024400 	.word	0x58024400

08016b1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b1c:	b580      	push	{r7, lr}
 8016b1e:	b082      	sub	sp, #8
 8016b20:	af00      	add	r7, sp, #0
 8016b22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8016b30:	4619      	mov	r1, r3
 8016b32:	4610      	mov	r0, r2
 8016b34:	f7fe faed 	bl	8015112 <USBD_LL_SetupStage>
}
 8016b38:	bf00      	nop
 8016b3a:	3708      	adds	r7, #8
 8016b3c:	46bd      	mov	sp, r7
 8016b3e:	bd80      	pop	{r7, pc}

08016b40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b40:	b580      	push	{r7, lr}
 8016b42:	b082      	sub	sp, #8
 8016b44:	af00      	add	r7, sp, #0
 8016b46:	6078      	str	r0, [r7, #4]
 8016b48:	460b      	mov	r3, r1
 8016b4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8016b4c:	687b      	ldr	r3, [r7, #4]
 8016b4e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016b52:	78fa      	ldrb	r2, [r7, #3]
 8016b54:	6879      	ldr	r1, [r7, #4]
 8016b56:	4613      	mov	r3, r2
 8016b58:	00db      	lsls	r3, r3, #3
 8016b5a:	4413      	add	r3, r2
 8016b5c:	009b      	lsls	r3, r3, #2
 8016b5e:	440b      	add	r3, r1
 8016b60:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8016b64:	681a      	ldr	r2, [r3, #0]
 8016b66:	78fb      	ldrb	r3, [r7, #3]
 8016b68:	4619      	mov	r1, r3
 8016b6a:	f7fe fb27 	bl	80151bc <USBD_LL_DataOutStage>
}
 8016b6e:	bf00      	nop
 8016b70:	3708      	adds	r7, #8
 8016b72:	46bd      	mov	sp, r7
 8016b74:	bd80      	pop	{r7, pc}

08016b76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016b76:	b580      	push	{r7, lr}
 8016b78:	b082      	sub	sp, #8
 8016b7a:	af00      	add	r7, sp, #0
 8016b7c:	6078      	str	r0, [r7, #4]
 8016b7e:	460b      	mov	r3, r1
 8016b80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 8016b88:	78fa      	ldrb	r2, [r7, #3]
 8016b8a:	6879      	ldr	r1, [r7, #4]
 8016b8c:	4613      	mov	r3, r2
 8016b8e:	00db      	lsls	r3, r3, #3
 8016b90:	4413      	add	r3, r2
 8016b92:	009b      	lsls	r3, r3, #2
 8016b94:	440b      	add	r3, r1
 8016b96:	3348      	adds	r3, #72	; 0x48
 8016b98:	681a      	ldr	r2, [r3, #0]
 8016b9a:	78fb      	ldrb	r3, [r7, #3]
 8016b9c:	4619      	mov	r1, r3
 8016b9e:	f7fe fbc0 	bl	8015322 <USBD_LL_DataInStage>
}
 8016ba2:	bf00      	nop
 8016ba4:	3708      	adds	r7, #8
 8016ba6:	46bd      	mov	sp, r7
 8016ba8:	bd80      	pop	{r7, pc}

08016baa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016baa:	b580      	push	{r7, lr}
 8016bac:	b082      	sub	sp, #8
 8016bae:	af00      	add	r7, sp, #0
 8016bb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8016bb2:	687b      	ldr	r3, [r7, #4]
 8016bb4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016bb8:	4618      	mov	r0, r3
 8016bba:	f7fe fcfa 	bl	80155b2 <USBD_LL_SOF>
}
 8016bbe:	bf00      	nop
 8016bc0:	3708      	adds	r7, #8
 8016bc2:	46bd      	mov	sp, r7
 8016bc4:	bd80      	pop	{r7, pc}

08016bc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016bc6:	b580      	push	{r7, lr}
 8016bc8:	b084      	sub	sp, #16
 8016bca:	af00      	add	r7, sp, #0
 8016bcc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8016bce:	2301      	movs	r3, #1
 8016bd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8016bd2:	687b      	ldr	r3, [r7, #4]
 8016bd4:	691b      	ldr	r3, [r3, #16]
 8016bd6:	2b00      	cmp	r3, #0
 8016bd8:	d102      	bne.n	8016be0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8016bda:	2300      	movs	r3, #0
 8016bdc:	73fb      	strb	r3, [r7, #15]
 8016bde:	e008      	b.n	8016bf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8016be0:	687b      	ldr	r3, [r7, #4]
 8016be2:	691b      	ldr	r3, [r3, #16]
 8016be4:	2b02      	cmp	r3, #2
 8016be6:	d102      	bne.n	8016bee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8016be8:	2301      	movs	r3, #1
 8016bea:	73fb      	strb	r3, [r7, #15]
 8016bec:	e001      	b.n	8016bf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8016bee:	f7eb fec3 	bl	8002978 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8016bf2:	687b      	ldr	r3, [r7, #4]
 8016bf4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016bf8:	7bfa      	ldrb	r2, [r7, #15]
 8016bfa:	4611      	mov	r1, r2
 8016bfc:	4618      	mov	r0, r3
 8016bfe:	f7fe fc94 	bl	801552a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8016c02:	687b      	ldr	r3, [r7, #4]
 8016c04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c08:	4618      	mov	r0, r3
 8016c0a:	f7fe fc3c 	bl	8015486 <USBD_LL_Reset>
}
 8016c0e:	bf00      	nop
 8016c10:	3710      	adds	r7, #16
 8016c12:	46bd      	mov	sp, r7
 8016c14:	bd80      	pop	{r7, pc}
	...

08016c18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c18:	b580      	push	{r7, lr}
 8016c1a:	b082      	sub	sp, #8
 8016c1c:	af00      	add	r7, sp, #0
 8016c1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8016c20:	687b      	ldr	r3, [r7, #4]
 8016c22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c26:	4618      	mov	r0, r3
 8016c28:	f7fe fc8f 	bl	801554a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8016c2c:	687b      	ldr	r3, [r7, #4]
 8016c2e:	681b      	ldr	r3, [r3, #0]
 8016c30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8016c34:	681b      	ldr	r3, [r3, #0]
 8016c36:	687a      	ldr	r2, [r7, #4]
 8016c38:	6812      	ldr	r2, [r2, #0]
 8016c3a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8016c3e:	f043 0301 	orr.w	r3, r3, #1
 8016c42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8016c44:	687b      	ldr	r3, [r7, #4]
 8016c46:	6a1b      	ldr	r3, [r3, #32]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	d005      	beq.n	8016c58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8016c4c:	4b04      	ldr	r3, [pc, #16]	; (8016c60 <HAL_PCD_SuspendCallback+0x48>)
 8016c4e:	691b      	ldr	r3, [r3, #16]
 8016c50:	4a03      	ldr	r2, [pc, #12]	; (8016c60 <HAL_PCD_SuspendCallback+0x48>)
 8016c52:	f043 0306 	orr.w	r3, r3, #6
 8016c56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8016c58:	bf00      	nop
 8016c5a:	3708      	adds	r7, #8
 8016c5c:	46bd      	mov	sp, r7
 8016c5e:	bd80      	pop	{r7, pc}
 8016c60:	e000ed00 	.word	0xe000ed00

08016c64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c64:	b580      	push	{r7, lr}
 8016c66:	b082      	sub	sp, #8
 8016c68:	af00      	add	r7, sp, #0
 8016c6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c72:	4618      	mov	r0, r3
 8016c74:	f7fe fc85 	bl	8015582 <USBD_LL_Resume>
}
 8016c78:	bf00      	nop
 8016c7a:	3708      	adds	r7, #8
 8016c7c:	46bd      	mov	sp, r7
 8016c7e:	bd80      	pop	{r7, pc}

08016c80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016c80:	b580      	push	{r7, lr}
 8016c82:	b082      	sub	sp, #8
 8016c84:	af00      	add	r7, sp, #0
 8016c86:	6078      	str	r0, [r7, #4]
 8016c88:	460b      	mov	r3, r1
 8016c8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016c8c:	687b      	ldr	r3, [r7, #4]
 8016c8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016c92:	78fa      	ldrb	r2, [r7, #3]
 8016c94:	4611      	mov	r1, r2
 8016c96:	4618      	mov	r0, r3
 8016c98:	f7fe fcdd 	bl	8015656 <USBD_LL_IsoOUTIncomplete>
}
 8016c9c:	bf00      	nop
 8016c9e:	3708      	adds	r7, #8
 8016ca0:	46bd      	mov	sp, r7
 8016ca2:	bd80      	pop	{r7, pc}

08016ca4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ca4:	b580      	push	{r7, lr}
 8016ca6:	b082      	sub	sp, #8
 8016ca8:	af00      	add	r7, sp, #0
 8016caa:	6078      	str	r0, [r7, #4]
 8016cac:	460b      	mov	r3, r1
 8016cae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016cb6:	78fa      	ldrb	r2, [r7, #3]
 8016cb8:	4611      	mov	r1, r2
 8016cba:	4618      	mov	r0, r3
 8016cbc:	f7fe fc99 	bl	80155f2 <USBD_LL_IsoINIncomplete>
}
 8016cc0:	bf00      	nop
 8016cc2:	3708      	adds	r7, #8
 8016cc4:	46bd      	mov	sp, r7
 8016cc6:	bd80      	pop	{r7, pc}

08016cc8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016cc8:	b580      	push	{r7, lr}
 8016cca:	b082      	sub	sp, #8
 8016ccc:	af00      	add	r7, sp, #0
 8016cce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8016cd0:	687b      	ldr	r3, [r7, #4]
 8016cd2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016cd6:	4618      	mov	r0, r3
 8016cd8:	f7fe fcef 	bl	80156ba <USBD_LL_DevConnected>
}
 8016cdc:	bf00      	nop
 8016cde:	3708      	adds	r7, #8
 8016ce0:	46bd      	mov	sp, r7
 8016ce2:	bd80      	pop	{r7, pc}

08016ce4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8016ce4:	b580      	push	{r7, lr}
 8016ce6:	b082      	sub	sp, #8
 8016ce8:	af00      	add	r7, sp, #0
 8016cea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8016cec:	687b      	ldr	r3, [r7, #4]
 8016cee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8016cf2:	4618      	mov	r0, r3
 8016cf4:	f7fe fcec 	bl	80156d0 <USBD_LL_DevDisconnected>
}
 8016cf8:	bf00      	nop
 8016cfa:	3708      	adds	r7, #8
 8016cfc:	46bd      	mov	sp, r7
 8016cfe:	bd80      	pop	{r7, pc}

08016d00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8016d00:	b580      	push	{r7, lr}
 8016d02:	b082      	sub	sp, #8
 8016d04:	af00      	add	r7, sp, #0
 8016d06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 8016d08:	687b      	ldr	r3, [r7, #4]
 8016d0a:	781b      	ldrb	r3, [r3, #0]
 8016d0c:	2b01      	cmp	r3, #1
 8016d0e:	d140      	bne.n	8016d92 <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 8016d10:	4a22      	ldr	r2, [pc, #136]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d12:	687b      	ldr	r3, [r7, #4]
 8016d14:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_HS;
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	4a20      	ldr	r2, [pc, #128]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d1c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 8016d20:	4b1e      	ldr	r3, [pc, #120]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d22:	4a1f      	ldr	r2, [pc, #124]	; (8016da0 <USBD_LL_Init+0xa0>)
 8016d24:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 8016d26:	4b1d      	ldr	r3, [pc, #116]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d28:	2209      	movs	r2, #9
 8016d2a:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 8016d2c:	4b1b      	ldr	r3, [pc, #108]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d2e:	2202      	movs	r2, #2
 8016d30:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 8016d32:	4b1a      	ldr	r3, [pc, #104]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d34:	2200      	movs	r2, #0
 8016d36:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 8016d38:	4b18      	ldr	r3, [pc, #96]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d3a:	2202      	movs	r2, #2
 8016d3c:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 8016d3e:	4b17      	ldr	r3, [pc, #92]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d40:	2200      	movs	r2, #0
 8016d42:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 8016d44:	4b15      	ldr	r3, [pc, #84]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d46:	2200      	movs	r2, #0
 8016d48:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 8016d4a:	4b14      	ldr	r3, [pc, #80]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d4c:	2200      	movs	r2, #0
 8016d4e:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 8016d50:	4b12      	ldr	r3, [pc, #72]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d52:	2200      	movs	r2, #0
 8016d54:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 8016d56:	4b11      	ldr	r3, [pc, #68]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d58:	2200      	movs	r2, #0
 8016d5a:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 8016d5c:	4b0f      	ldr	r3, [pc, #60]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d5e:	2200      	movs	r2, #0
 8016d60:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 8016d62:	480e      	ldr	r0, [pc, #56]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d64:	f7f1 fab3 	bl	80082ce <HAL_PCD_Init>
 8016d68:	4603      	mov	r3, r0
 8016d6a:	2b00      	cmp	r3, #0
 8016d6c:	d001      	beq.n	8016d72 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8016d6e:	f7eb fe03 	bl	8002978 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 8016d72:	f44f 7100 	mov.w	r1, #512	; 0x200
 8016d76:	4809      	ldr	r0, [pc, #36]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d78:	f7f2 fd21 	bl	80097be <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8016d7c:	2280      	movs	r2, #128	; 0x80
 8016d7e:	2100      	movs	r1, #0
 8016d80:	4806      	ldr	r0, [pc, #24]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d82:	f7f2 fcd5 	bl	8009730 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 8016d86:	f44f 72ba 	mov.w	r2, #372	; 0x174
 8016d8a:	2101      	movs	r1, #1
 8016d8c:	4803      	ldr	r0, [pc, #12]	; (8016d9c <USBD_LL_Init+0x9c>)
 8016d8e:	f7f2 fccf 	bl	8009730 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 8016d92:	2300      	movs	r3, #0
}
 8016d94:	4618      	mov	r0, r3
 8016d96:	3708      	adds	r7, #8
 8016d98:	46bd      	mov	sp, r7
 8016d9a:	bd80      	pop	{r7, pc}
 8016d9c:	24002ad0 	.word	0x24002ad0
 8016da0:	40040000 	.word	0x40040000

08016da4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8016da4:	b580      	push	{r7, lr}
 8016da6:	b084      	sub	sp, #16
 8016da8:	af00      	add	r7, sp, #0
 8016daa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016dac:	2300      	movs	r3, #0
 8016dae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016db0:	2300      	movs	r3, #0
 8016db2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8016db4:	687b      	ldr	r3, [r7, #4]
 8016db6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016dba:	4618      	mov	r0, r3
 8016dbc:	f7f1 fbab 	bl	8008516 <HAL_PCD_Start>
 8016dc0:	4603      	mov	r3, r0
 8016dc2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016dc4:	7bfb      	ldrb	r3, [r7, #15]
 8016dc6:	4618      	mov	r0, r3
 8016dc8:	f000 f942 	bl	8017050 <USBD_Get_USB_Status>
 8016dcc:	4603      	mov	r3, r0
 8016dce:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016dd0:	7bbb      	ldrb	r3, [r7, #14]
}
 8016dd2:	4618      	mov	r0, r3
 8016dd4:	3710      	adds	r7, #16
 8016dd6:	46bd      	mov	sp, r7
 8016dd8:	bd80      	pop	{r7, pc}

08016dda <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8016dda:	b580      	push	{r7, lr}
 8016ddc:	b084      	sub	sp, #16
 8016dde:	af00      	add	r7, sp, #0
 8016de0:	6078      	str	r0, [r7, #4]
 8016de2:	4608      	mov	r0, r1
 8016de4:	4611      	mov	r1, r2
 8016de6:	461a      	mov	r2, r3
 8016de8:	4603      	mov	r3, r0
 8016dea:	70fb      	strb	r3, [r7, #3]
 8016dec:	460b      	mov	r3, r1
 8016dee:	70bb      	strb	r3, [r7, #2]
 8016df0:	4613      	mov	r3, r2
 8016df2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016df4:	2300      	movs	r3, #0
 8016df6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016df8:	2300      	movs	r3, #0
 8016dfa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016e02:	78bb      	ldrb	r3, [r7, #2]
 8016e04:	883a      	ldrh	r2, [r7, #0]
 8016e06:	78f9      	ldrb	r1, [r7, #3]
 8016e08:	f7f2 f8ab 	bl	8008f62 <HAL_PCD_EP_Open>
 8016e0c:	4603      	mov	r3, r0
 8016e0e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e10:	7bfb      	ldrb	r3, [r7, #15]
 8016e12:	4618      	mov	r0, r3
 8016e14:	f000 f91c 	bl	8017050 <USBD_Get_USB_Status>
 8016e18:	4603      	mov	r3, r0
 8016e1a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e1c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e1e:	4618      	mov	r0, r3
 8016e20:	3710      	adds	r7, #16
 8016e22:	46bd      	mov	sp, r7
 8016e24:	bd80      	pop	{r7, pc}

08016e26 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e26:	b580      	push	{r7, lr}
 8016e28:	b084      	sub	sp, #16
 8016e2a:	af00      	add	r7, sp, #0
 8016e2c:	6078      	str	r0, [r7, #4]
 8016e2e:	460b      	mov	r3, r1
 8016e30:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e32:	2300      	movs	r3, #0
 8016e34:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e36:	2300      	movs	r3, #0
 8016e38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8016e3a:	687b      	ldr	r3, [r7, #4]
 8016e3c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e40:	78fa      	ldrb	r2, [r7, #3]
 8016e42:	4611      	mov	r1, r2
 8016e44:	4618      	mov	r0, r3
 8016e46:	f7f2 f8f4 	bl	8009032 <HAL_PCD_EP_Close>
 8016e4a:	4603      	mov	r3, r0
 8016e4c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e4e:	7bfb      	ldrb	r3, [r7, #15]
 8016e50:	4618      	mov	r0, r3
 8016e52:	f000 f8fd 	bl	8017050 <USBD_Get_USB_Status>
 8016e56:	4603      	mov	r3, r0
 8016e58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e5c:	4618      	mov	r0, r3
 8016e5e:	3710      	adds	r7, #16
 8016e60:	46bd      	mov	sp, r7
 8016e62:	bd80      	pop	{r7, pc}

08016e64 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016e64:	b580      	push	{r7, lr}
 8016e66:	b084      	sub	sp, #16
 8016e68:	af00      	add	r7, sp, #0
 8016e6a:	6078      	str	r0, [r7, #4]
 8016e6c:	460b      	mov	r3, r1
 8016e6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016e70:	2300      	movs	r3, #0
 8016e72:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016e74:	2300      	movs	r3, #0
 8016e76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8016e78:	687b      	ldr	r3, [r7, #4]
 8016e7a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016e7e:	78fa      	ldrb	r2, [r7, #3]
 8016e80:	4611      	mov	r1, r2
 8016e82:	4618      	mov	r0, r3
 8016e84:	f7f2 f9ae 	bl	80091e4 <HAL_PCD_EP_SetStall>
 8016e88:	4603      	mov	r3, r0
 8016e8a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016e8c:	7bfb      	ldrb	r3, [r7, #15]
 8016e8e:	4618      	mov	r0, r3
 8016e90:	f000 f8de 	bl	8017050 <USBD_Get_USB_Status>
 8016e94:	4603      	mov	r3, r0
 8016e96:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016e98:	7bbb      	ldrb	r3, [r7, #14]
}
 8016e9a:	4618      	mov	r0, r3
 8016e9c:	3710      	adds	r7, #16
 8016e9e:	46bd      	mov	sp, r7
 8016ea0:	bd80      	pop	{r7, pc}

08016ea2 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016ea2:	b580      	push	{r7, lr}
 8016ea4:	b084      	sub	sp, #16
 8016ea6:	af00      	add	r7, sp, #0
 8016ea8:	6078      	str	r0, [r7, #4]
 8016eaa:	460b      	mov	r3, r1
 8016eac:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016eae:	2300      	movs	r3, #0
 8016eb0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016ebc:	78fa      	ldrb	r2, [r7, #3]
 8016ebe:	4611      	mov	r1, r2
 8016ec0:	4618      	mov	r0, r3
 8016ec2:	f7f2 f9f3 	bl	80092ac <HAL_PCD_EP_ClrStall>
 8016ec6:	4603      	mov	r3, r0
 8016ec8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016eca:	7bfb      	ldrb	r3, [r7, #15]
 8016ecc:	4618      	mov	r0, r3
 8016ece:	f000 f8bf 	bl	8017050 <USBD_Get_USB_Status>
 8016ed2:	4603      	mov	r3, r0
 8016ed4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016ed6:	7bbb      	ldrb	r3, [r7, #14]
}
 8016ed8:	4618      	mov	r0, r3
 8016eda:	3710      	adds	r7, #16
 8016edc:	46bd      	mov	sp, r7
 8016ede:	bd80      	pop	{r7, pc}

08016ee0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016ee0:	b480      	push	{r7}
 8016ee2:	b085      	sub	sp, #20
 8016ee4:	af00      	add	r7, sp, #0
 8016ee6:	6078      	str	r0, [r7, #4]
 8016ee8:	460b      	mov	r3, r1
 8016eea:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8016eec:	687b      	ldr	r3, [r7, #4]
 8016eee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016ef2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8016ef4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016ef8:	2b00      	cmp	r3, #0
 8016efa:	da0b      	bge.n	8016f14 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8016efc:	78fb      	ldrb	r3, [r7, #3]
 8016efe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016f02:	68f9      	ldr	r1, [r7, #12]
 8016f04:	4613      	mov	r3, r2
 8016f06:	00db      	lsls	r3, r3, #3
 8016f08:	4413      	add	r3, r2
 8016f0a:	009b      	lsls	r3, r3, #2
 8016f0c:	440b      	add	r3, r1
 8016f0e:	333e      	adds	r3, #62	; 0x3e
 8016f10:	781b      	ldrb	r3, [r3, #0]
 8016f12:	e00b      	b.n	8016f2c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8016f14:	78fb      	ldrb	r3, [r7, #3]
 8016f16:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8016f1a:	68f9      	ldr	r1, [r7, #12]
 8016f1c:	4613      	mov	r3, r2
 8016f1e:	00db      	lsls	r3, r3, #3
 8016f20:	4413      	add	r3, r2
 8016f22:	009b      	lsls	r3, r3, #2
 8016f24:	440b      	add	r3, r1
 8016f26:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8016f2a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8016f2c:	4618      	mov	r0, r3
 8016f2e:	3714      	adds	r7, #20
 8016f30:	46bd      	mov	sp, r7
 8016f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f36:	4770      	bx	lr

08016f38 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	b084      	sub	sp, #16
 8016f3c:	af00      	add	r7, sp, #0
 8016f3e:	6078      	str	r0, [r7, #4]
 8016f40:	460b      	mov	r3, r1
 8016f42:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f44:	2300      	movs	r3, #0
 8016f46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f48:	2300      	movs	r3, #0
 8016f4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8016f4c:	687b      	ldr	r3, [r7, #4]
 8016f4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8016f52:	78fa      	ldrb	r2, [r7, #3]
 8016f54:	4611      	mov	r1, r2
 8016f56:	4618      	mov	r0, r3
 8016f58:	f7f1 ffde 	bl	8008f18 <HAL_PCD_SetAddress>
 8016f5c:	4603      	mov	r3, r0
 8016f5e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016f60:	7bfb      	ldrb	r3, [r7, #15]
 8016f62:	4618      	mov	r0, r3
 8016f64:	f000 f874 	bl	8017050 <USBD_Get_USB_Status>
 8016f68:	4603      	mov	r3, r0
 8016f6a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8016f6c:	7bbb      	ldrb	r3, [r7, #14]
}
 8016f6e:	4618      	mov	r0, r3
 8016f70:	3710      	adds	r7, #16
 8016f72:	46bd      	mov	sp, r7
 8016f74:	bd80      	pop	{r7, pc}

08016f76 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016f76:	b580      	push	{r7, lr}
 8016f78:	b086      	sub	sp, #24
 8016f7a:	af00      	add	r7, sp, #0
 8016f7c:	60f8      	str	r0, [r7, #12]
 8016f7e:	607a      	str	r2, [r7, #4]
 8016f80:	603b      	str	r3, [r7, #0]
 8016f82:	460b      	mov	r3, r1
 8016f84:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016f86:	2300      	movs	r3, #0
 8016f88:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016f8a:	2300      	movs	r3, #0
 8016f8c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8016f8e:	68fb      	ldr	r3, [r7, #12]
 8016f90:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016f94:	7af9      	ldrb	r1, [r7, #11]
 8016f96:	683b      	ldr	r3, [r7, #0]
 8016f98:	687a      	ldr	r2, [r7, #4]
 8016f9a:	f7f2 f8e8 	bl	800916e <HAL_PCD_EP_Transmit>
 8016f9e:	4603      	mov	r3, r0
 8016fa0:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016fa2:	7dfb      	ldrb	r3, [r7, #23]
 8016fa4:	4618      	mov	r0, r3
 8016fa6:	f000 f853 	bl	8017050 <USBD_Get_USB_Status>
 8016faa:	4603      	mov	r3, r0
 8016fac:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016fae:	7dbb      	ldrb	r3, [r7, #22]
}
 8016fb0:	4618      	mov	r0, r3
 8016fb2:	3718      	adds	r7, #24
 8016fb4:	46bd      	mov	sp, r7
 8016fb6:	bd80      	pop	{r7, pc}

08016fb8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8016fb8:	b580      	push	{r7, lr}
 8016fba:	b086      	sub	sp, #24
 8016fbc:	af00      	add	r7, sp, #0
 8016fbe:	60f8      	str	r0, [r7, #12]
 8016fc0:	607a      	str	r2, [r7, #4]
 8016fc2:	603b      	str	r3, [r7, #0]
 8016fc4:	460b      	mov	r3, r1
 8016fc6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8016fc8:	2300      	movs	r3, #0
 8016fca:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8016fcc:	2300      	movs	r3, #0
 8016fce:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8016fd0:	68fb      	ldr	r3, [r7, #12]
 8016fd2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8016fd6:	7af9      	ldrb	r1, [r7, #11]
 8016fd8:	683b      	ldr	r3, [r7, #0]
 8016fda:	687a      	ldr	r2, [r7, #4]
 8016fdc:	f7f2 f873 	bl	80090c6 <HAL_PCD_EP_Receive>
 8016fe0:	4603      	mov	r3, r0
 8016fe2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8016fe4:	7dfb      	ldrb	r3, [r7, #23]
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	f000 f832 	bl	8017050 <USBD_Get_USB_Status>
 8016fec:	4603      	mov	r3, r0
 8016fee:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8016ff0:	7dbb      	ldrb	r3, [r7, #22]
}
 8016ff2:	4618      	mov	r0, r3
 8016ff4:	3718      	adds	r7, #24
 8016ff6:	46bd      	mov	sp, r7
 8016ff8:	bd80      	pop	{r7, pc}

08016ffa <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8016ffa:	b580      	push	{r7, lr}
 8016ffc:	b082      	sub	sp, #8
 8016ffe:	af00      	add	r7, sp, #0
 8017000:	6078      	str	r0, [r7, #4]
 8017002:	460b      	mov	r3, r1
 8017004:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017006:	687b      	ldr	r3, [r7, #4]
 8017008:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 801700c:	78fa      	ldrb	r2, [r7, #3]
 801700e:	4611      	mov	r1, r2
 8017010:	4618      	mov	r0, r3
 8017012:	f7f2 f894 	bl	800913e <HAL_PCD_EP_GetRxCount>
 8017016:	4603      	mov	r3, r0
}
 8017018:	4618      	mov	r0, r3
 801701a:	3708      	adds	r7, #8
 801701c:	46bd      	mov	sp, r7
 801701e:	bd80      	pop	{r7, pc}

08017020 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017020:	b480      	push	{r7}
 8017022:	b083      	sub	sp, #12
 8017024:	af00      	add	r7, sp, #0
 8017026:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017028:	4b03      	ldr	r3, [pc, #12]	; (8017038 <USBD_static_malloc+0x18>)
}
 801702a:	4618      	mov	r0, r3
 801702c:	370c      	adds	r7, #12
 801702e:	46bd      	mov	sp, r7
 8017030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017034:	4770      	bx	lr
 8017036:	bf00      	nop
 8017038:	24002fdc 	.word	0x24002fdc

0801703c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801703c:	b480      	push	{r7}
 801703e:	b083      	sub	sp, #12
 8017040:	af00      	add	r7, sp, #0
 8017042:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017044:	bf00      	nop
 8017046:	370c      	adds	r7, #12
 8017048:	46bd      	mov	sp, r7
 801704a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801704e:	4770      	bx	lr

08017050 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017050:	b480      	push	{r7}
 8017052:	b085      	sub	sp, #20
 8017054:	af00      	add	r7, sp, #0
 8017056:	4603      	mov	r3, r0
 8017058:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801705a:	2300      	movs	r3, #0
 801705c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801705e:	79fb      	ldrb	r3, [r7, #7]
 8017060:	2b03      	cmp	r3, #3
 8017062:	d817      	bhi.n	8017094 <USBD_Get_USB_Status+0x44>
 8017064:	a201      	add	r2, pc, #4	; (adr r2, 801706c <USBD_Get_USB_Status+0x1c>)
 8017066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801706a:	bf00      	nop
 801706c:	0801707d 	.word	0x0801707d
 8017070:	08017083 	.word	0x08017083
 8017074:	08017089 	.word	0x08017089
 8017078:	0801708f 	.word	0x0801708f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801707c:	2300      	movs	r3, #0
 801707e:	73fb      	strb	r3, [r7, #15]
    break;
 8017080:	e00b      	b.n	801709a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017082:	2303      	movs	r3, #3
 8017084:	73fb      	strb	r3, [r7, #15]
    break;
 8017086:	e008      	b.n	801709a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017088:	2301      	movs	r3, #1
 801708a:	73fb      	strb	r3, [r7, #15]
    break;
 801708c:	e005      	b.n	801709a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801708e:	2303      	movs	r3, #3
 8017090:	73fb      	strb	r3, [r7, #15]
    break;
 8017092:	e002      	b.n	801709a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017094:	2303      	movs	r3, #3
 8017096:	73fb      	strb	r3, [r7, #15]
    break;
 8017098:	bf00      	nop
  }
  return usb_status;
 801709a:	7bfb      	ldrb	r3, [r7, #15]
}
 801709c:	4618      	mov	r0, r3
 801709e:	3714      	adds	r7, #20
 80170a0:	46bd      	mov	sp, r7
 80170a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170a6:	4770      	bx	lr

080170a8 <siprintf>:
 80170a8:	b40e      	push	{r1, r2, r3}
 80170aa:	b500      	push	{lr}
 80170ac:	b09c      	sub	sp, #112	; 0x70
 80170ae:	ab1d      	add	r3, sp, #116	; 0x74
 80170b0:	9002      	str	r0, [sp, #8]
 80170b2:	9006      	str	r0, [sp, #24]
 80170b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80170b8:	4809      	ldr	r0, [pc, #36]	; (80170e0 <siprintf+0x38>)
 80170ba:	9107      	str	r1, [sp, #28]
 80170bc:	9104      	str	r1, [sp, #16]
 80170be:	4909      	ldr	r1, [pc, #36]	; (80170e4 <siprintf+0x3c>)
 80170c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80170c4:	9105      	str	r1, [sp, #20]
 80170c6:	6800      	ldr	r0, [r0, #0]
 80170c8:	9301      	str	r3, [sp, #4]
 80170ca:	a902      	add	r1, sp, #8
 80170cc:	f000 f9d6 	bl	801747c <_svfiprintf_r>
 80170d0:	9b02      	ldr	r3, [sp, #8]
 80170d2:	2200      	movs	r2, #0
 80170d4:	701a      	strb	r2, [r3, #0]
 80170d6:	b01c      	add	sp, #112	; 0x70
 80170d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80170dc:	b003      	add	sp, #12
 80170de:	4770      	bx	lr
 80170e0:	2400014c 	.word	0x2400014c
 80170e4:	ffff0208 	.word	0xffff0208

080170e8 <siscanf>:
 80170e8:	b40e      	push	{r1, r2, r3}
 80170ea:	b510      	push	{r4, lr}
 80170ec:	b09f      	sub	sp, #124	; 0x7c
 80170ee:	ac21      	add	r4, sp, #132	; 0x84
 80170f0:	f44f 7101 	mov.w	r1, #516	; 0x204
 80170f4:	f854 2b04 	ldr.w	r2, [r4], #4
 80170f8:	9201      	str	r2, [sp, #4]
 80170fa:	f8ad 101c 	strh.w	r1, [sp, #28]
 80170fe:	9004      	str	r0, [sp, #16]
 8017100:	9008      	str	r0, [sp, #32]
 8017102:	f7e9 f90f 	bl	8000324 <strlen>
 8017106:	4b0c      	ldr	r3, [pc, #48]	; (8017138 <siscanf+0x50>)
 8017108:	9005      	str	r0, [sp, #20]
 801710a:	9009      	str	r0, [sp, #36]	; 0x24
 801710c:	930d      	str	r3, [sp, #52]	; 0x34
 801710e:	480b      	ldr	r0, [pc, #44]	; (801713c <siscanf+0x54>)
 8017110:	9a01      	ldr	r2, [sp, #4]
 8017112:	6800      	ldr	r0, [r0, #0]
 8017114:	9403      	str	r4, [sp, #12]
 8017116:	2300      	movs	r3, #0
 8017118:	9311      	str	r3, [sp, #68]	; 0x44
 801711a:	9316      	str	r3, [sp, #88]	; 0x58
 801711c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017120:	f8ad 301e 	strh.w	r3, [sp, #30]
 8017124:	a904      	add	r1, sp, #16
 8017126:	4623      	mov	r3, r4
 8017128:	f000 fb00 	bl	801772c <__ssvfiscanf_r>
 801712c:	b01f      	add	sp, #124	; 0x7c
 801712e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017132:	b003      	add	sp, #12
 8017134:	4770      	bx	lr
 8017136:	bf00      	nop
 8017138:	08017141 	.word	0x08017141
 801713c:	2400014c 	.word	0x2400014c

08017140 <__seofread>:
 8017140:	2000      	movs	r0, #0
 8017142:	4770      	bx	lr

08017144 <memset>:
 8017144:	4402      	add	r2, r0
 8017146:	4603      	mov	r3, r0
 8017148:	4293      	cmp	r3, r2
 801714a:	d100      	bne.n	801714e <memset+0xa>
 801714c:	4770      	bx	lr
 801714e:	f803 1b01 	strb.w	r1, [r3], #1
 8017152:	e7f9      	b.n	8017148 <memset+0x4>

08017154 <__errno>:
 8017154:	4b01      	ldr	r3, [pc, #4]	; (801715c <__errno+0x8>)
 8017156:	6818      	ldr	r0, [r3, #0]
 8017158:	4770      	bx	lr
 801715a:	bf00      	nop
 801715c:	2400014c 	.word	0x2400014c

08017160 <__libc_init_array>:
 8017160:	b570      	push	{r4, r5, r6, lr}
 8017162:	4d0d      	ldr	r5, [pc, #52]	; (8017198 <__libc_init_array+0x38>)
 8017164:	4c0d      	ldr	r4, [pc, #52]	; (801719c <__libc_init_array+0x3c>)
 8017166:	1b64      	subs	r4, r4, r5
 8017168:	10a4      	asrs	r4, r4, #2
 801716a:	2600      	movs	r6, #0
 801716c:	42a6      	cmp	r6, r4
 801716e:	d109      	bne.n	8017184 <__libc_init_array+0x24>
 8017170:	4d0b      	ldr	r5, [pc, #44]	; (80171a0 <__libc_init_array+0x40>)
 8017172:	4c0c      	ldr	r4, [pc, #48]	; (80171a4 <__libc_init_array+0x44>)
 8017174:	f001 f8fe 	bl	8018374 <_init>
 8017178:	1b64      	subs	r4, r4, r5
 801717a:	10a4      	asrs	r4, r4, #2
 801717c:	2600      	movs	r6, #0
 801717e:	42a6      	cmp	r6, r4
 8017180:	d105      	bne.n	801718e <__libc_init_array+0x2e>
 8017182:	bd70      	pop	{r4, r5, r6, pc}
 8017184:	f855 3b04 	ldr.w	r3, [r5], #4
 8017188:	4798      	blx	r3
 801718a:	3601      	adds	r6, #1
 801718c:	e7ee      	b.n	801716c <__libc_init_array+0xc>
 801718e:	f855 3b04 	ldr.w	r3, [r5], #4
 8017192:	4798      	blx	r3
 8017194:	3601      	adds	r6, #1
 8017196:	e7f2      	b.n	801717e <__libc_init_array+0x1e>
 8017198:	0801875c 	.word	0x0801875c
 801719c:	0801875c 	.word	0x0801875c
 80171a0:	0801875c 	.word	0x0801875c
 80171a4:	08018760 	.word	0x08018760

080171a8 <__retarget_lock_acquire_recursive>:
 80171a8:	4770      	bx	lr

080171aa <__retarget_lock_release_recursive>:
 80171aa:	4770      	bx	lr

080171ac <strcpy>:
 80171ac:	4603      	mov	r3, r0
 80171ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80171b2:	f803 2b01 	strb.w	r2, [r3], #1
 80171b6:	2a00      	cmp	r2, #0
 80171b8:	d1f9      	bne.n	80171ae <strcpy+0x2>
 80171ba:	4770      	bx	lr

080171bc <memcpy>:
 80171bc:	440a      	add	r2, r1
 80171be:	4291      	cmp	r1, r2
 80171c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80171c4:	d100      	bne.n	80171c8 <memcpy+0xc>
 80171c6:	4770      	bx	lr
 80171c8:	b510      	push	{r4, lr}
 80171ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80171ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80171d2:	4291      	cmp	r1, r2
 80171d4:	d1f9      	bne.n	80171ca <memcpy+0xe>
 80171d6:	bd10      	pop	{r4, pc}

080171d8 <_free_r>:
 80171d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80171da:	2900      	cmp	r1, #0
 80171dc:	d044      	beq.n	8017268 <_free_r+0x90>
 80171de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80171e2:	9001      	str	r0, [sp, #4]
 80171e4:	2b00      	cmp	r3, #0
 80171e6:	f1a1 0404 	sub.w	r4, r1, #4
 80171ea:	bfb8      	it	lt
 80171ec:	18e4      	addlt	r4, r4, r3
 80171ee:	f000 f8df 	bl	80173b0 <__malloc_lock>
 80171f2:	4a1e      	ldr	r2, [pc, #120]	; (801726c <_free_r+0x94>)
 80171f4:	9801      	ldr	r0, [sp, #4]
 80171f6:	6813      	ldr	r3, [r2, #0]
 80171f8:	b933      	cbnz	r3, 8017208 <_free_r+0x30>
 80171fa:	6063      	str	r3, [r4, #4]
 80171fc:	6014      	str	r4, [r2, #0]
 80171fe:	b003      	add	sp, #12
 8017200:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8017204:	f000 b8da 	b.w	80173bc <__malloc_unlock>
 8017208:	42a3      	cmp	r3, r4
 801720a:	d908      	bls.n	801721e <_free_r+0x46>
 801720c:	6825      	ldr	r5, [r4, #0]
 801720e:	1961      	adds	r1, r4, r5
 8017210:	428b      	cmp	r3, r1
 8017212:	bf01      	itttt	eq
 8017214:	6819      	ldreq	r1, [r3, #0]
 8017216:	685b      	ldreq	r3, [r3, #4]
 8017218:	1949      	addeq	r1, r1, r5
 801721a:	6021      	streq	r1, [r4, #0]
 801721c:	e7ed      	b.n	80171fa <_free_r+0x22>
 801721e:	461a      	mov	r2, r3
 8017220:	685b      	ldr	r3, [r3, #4]
 8017222:	b10b      	cbz	r3, 8017228 <_free_r+0x50>
 8017224:	42a3      	cmp	r3, r4
 8017226:	d9fa      	bls.n	801721e <_free_r+0x46>
 8017228:	6811      	ldr	r1, [r2, #0]
 801722a:	1855      	adds	r5, r2, r1
 801722c:	42a5      	cmp	r5, r4
 801722e:	d10b      	bne.n	8017248 <_free_r+0x70>
 8017230:	6824      	ldr	r4, [r4, #0]
 8017232:	4421      	add	r1, r4
 8017234:	1854      	adds	r4, r2, r1
 8017236:	42a3      	cmp	r3, r4
 8017238:	6011      	str	r1, [r2, #0]
 801723a:	d1e0      	bne.n	80171fe <_free_r+0x26>
 801723c:	681c      	ldr	r4, [r3, #0]
 801723e:	685b      	ldr	r3, [r3, #4]
 8017240:	6053      	str	r3, [r2, #4]
 8017242:	440c      	add	r4, r1
 8017244:	6014      	str	r4, [r2, #0]
 8017246:	e7da      	b.n	80171fe <_free_r+0x26>
 8017248:	d902      	bls.n	8017250 <_free_r+0x78>
 801724a:	230c      	movs	r3, #12
 801724c:	6003      	str	r3, [r0, #0]
 801724e:	e7d6      	b.n	80171fe <_free_r+0x26>
 8017250:	6825      	ldr	r5, [r4, #0]
 8017252:	1961      	adds	r1, r4, r5
 8017254:	428b      	cmp	r3, r1
 8017256:	bf04      	itt	eq
 8017258:	6819      	ldreq	r1, [r3, #0]
 801725a:	685b      	ldreq	r3, [r3, #4]
 801725c:	6063      	str	r3, [r4, #4]
 801725e:	bf04      	itt	eq
 8017260:	1949      	addeq	r1, r1, r5
 8017262:	6021      	streq	r1, [r4, #0]
 8017264:	6054      	str	r4, [r2, #4]
 8017266:	e7ca      	b.n	80171fe <_free_r+0x26>
 8017268:	b003      	add	sp, #12
 801726a:	bd30      	pop	{r4, r5, pc}
 801726c:	2400333c 	.word	0x2400333c

08017270 <sbrk_aligned>:
 8017270:	b570      	push	{r4, r5, r6, lr}
 8017272:	4e0e      	ldr	r6, [pc, #56]	; (80172ac <sbrk_aligned+0x3c>)
 8017274:	460c      	mov	r4, r1
 8017276:	6831      	ldr	r1, [r6, #0]
 8017278:	4605      	mov	r5, r0
 801727a:	b911      	cbnz	r1, 8017282 <sbrk_aligned+0x12>
 801727c:	f000 ff3a 	bl	80180f4 <_sbrk_r>
 8017280:	6030      	str	r0, [r6, #0]
 8017282:	4621      	mov	r1, r4
 8017284:	4628      	mov	r0, r5
 8017286:	f000 ff35 	bl	80180f4 <_sbrk_r>
 801728a:	1c43      	adds	r3, r0, #1
 801728c:	d00a      	beq.n	80172a4 <sbrk_aligned+0x34>
 801728e:	1cc4      	adds	r4, r0, #3
 8017290:	f024 0403 	bic.w	r4, r4, #3
 8017294:	42a0      	cmp	r0, r4
 8017296:	d007      	beq.n	80172a8 <sbrk_aligned+0x38>
 8017298:	1a21      	subs	r1, r4, r0
 801729a:	4628      	mov	r0, r5
 801729c:	f000 ff2a 	bl	80180f4 <_sbrk_r>
 80172a0:	3001      	adds	r0, #1
 80172a2:	d101      	bne.n	80172a8 <sbrk_aligned+0x38>
 80172a4:	f04f 34ff 	mov.w	r4, #4294967295
 80172a8:	4620      	mov	r0, r4
 80172aa:	bd70      	pop	{r4, r5, r6, pc}
 80172ac:	24003340 	.word	0x24003340

080172b0 <_malloc_r>:
 80172b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80172b4:	1ccd      	adds	r5, r1, #3
 80172b6:	f025 0503 	bic.w	r5, r5, #3
 80172ba:	3508      	adds	r5, #8
 80172bc:	2d0c      	cmp	r5, #12
 80172be:	bf38      	it	cc
 80172c0:	250c      	movcc	r5, #12
 80172c2:	2d00      	cmp	r5, #0
 80172c4:	4607      	mov	r7, r0
 80172c6:	db01      	blt.n	80172cc <_malloc_r+0x1c>
 80172c8:	42a9      	cmp	r1, r5
 80172ca:	d905      	bls.n	80172d8 <_malloc_r+0x28>
 80172cc:	230c      	movs	r3, #12
 80172ce:	603b      	str	r3, [r7, #0]
 80172d0:	2600      	movs	r6, #0
 80172d2:	4630      	mov	r0, r6
 80172d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172d8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80173ac <_malloc_r+0xfc>
 80172dc:	f000 f868 	bl	80173b0 <__malloc_lock>
 80172e0:	f8d8 3000 	ldr.w	r3, [r8]
 80172e4:	461c      	mov	r4, r3
 80172e6:	bb5c      	cbnz	r4, 8017340 <_malloc_r+0x90>
 80172e8:	4629      	mov	r1, r5
 80172ea:	4638      	mov	r0, r7
 80172ec:	f7ff ffc0 	bl	8017270 <sbrk_aligned>
 80172f0:	1c43      	adds	r3, r0, #1
 80172f2:	4604      	mov	r4, r0
 80172f4:	d155      	bne.n	80173a2 <_malloc_r+0xf2>
 80172f6:	f8d8 4000 	ldr.w	r4, [r8]
 80172fa:	4626      	mov	r6, r4
 80172fc:	2e00      	cmp	r6, #0
 80172fe:	d145      	bne.n	801738c <_malloc_r+0xdc>
 8017300:	2c00      	cmp	r4, #0
 8017302:	d048      	beq.n	8017396 <_malloc_r+0xe6>
 8017304:	6823      	ldr	r3, [r4, #0]
 8017306:	4631      	mov	r1, r6
 8017308:	4638      	mov	r0, r7
 801730a:	eb04 0903 	add.w	r9, r4, r3
 801730e:	f000 fef1 	bl	80180f4 <_sbrk_r>
 8017312:	4581      	cmp	r9, r0
 8017314:	d13f      	bne.n	8017396 <_malloc_r+0xe6>
 8017316:	6821      	ldr	r1, [r4, #0]
 8017318:	1a6d      	subs	r5, r5, r1
 801731a:	4629      	mov	r1, r5
 801731c:	4638      	mov	r0, r7
 801731e:	f7ff ffa7 	bl	8017270 <sbrk_aligned>
 8017322:	3001      	adds	r0, #1
 8017324:	d037      	beq.n	8017396 <_malloc_r+0xe6>
 8017326:	6823      	ldr	r3, [r4, #0]
 8017328:	442b      	add	r3, r5
 801732a:	6023      	str	r3, [r4, #0]
 801732c:	f8d8 3000 	ldr.w	r3, [r8]
 8017330:	2b00      	cmp	r3, #0
 8017332:	d038      	beq.n	80173a6 <_malloc_r+0xf6>
 8017334:	685a      	ldr	r2, [r3, #4]
 8017336:	42a2      	cmp	r2, r4
 8017338:	d12b      	bne.n	8017392 <_malloc_r+0xe2>
 801733a:	2200      	movs	r2, #0
 801733c:	605a      	str	r2, [r3, #4]
 801733e:	e00f      	b.n	8017360 <_malloc_r+0xb0>
 8017340:	6822      	ldr	r2, [r4, #0]
 8017342:	1b52      	subs	r2, r2, r5
 8017344:	d41f      	bmi.n	8017386 <_malloc_r+0xd6>
 8017346:	2a0b      	cmp	r2, #11
 8017348:	d917      	bls.n	801737a <_malloc_r+0xca>
 801734a:	1961      	adds	r1, r4, r5
 801734c:	42a3      	cmp	r3, r4
 801734e:	6025      	str	r5, [r4, #0]
 8017350:	bf18      	it	ne
 8017352:	6059      	strne	r1, [r3, #4]
 8017354:	6863      	ldr	r3, [r4, #4]
 8017356:	bf08      	it	eq
 8017358:	f8c8 1000 	streq.w	r1, [r8]
 801735c:	5162      	str	r2, [r4, r5]
 801735e:	604b      	str	r3, [r1, #4]
 8017360:	4638      	mov	r0, r7
 8017362:	f104 060b 	add.w	r6, r4, #11
 8017366:	f000 f829 	bl	80173bc <__malloc_unlock>
 801736a:	f026 0607 	bic.w	r6, r6, #7
 801736e:	1d23      	adds	r3, r4, #4
 8017370:	1af2      	subs	r2, r6, r3
 8017372:	d0ae      	beq.n	80172d2 <_malloc_r+0x22>
 8017374:	1b9b      	subs	r3, r3, r6
 8017376:	50a3      	str	r3, [r4, r2]
 8017378:	e7ab      	b.n	80172d2 <_malloc_r+0x22>
 801737a:	42a3      	cmp	r3, r4
 801737c:	6862      	ldr	r2, [r4, #4]
 801737e:	d1dd      	bne.n	801733c <_malloc_r+0x8c>
 8017380:	f8c8 2000 	str.w	r2, [r8]
 8017384:	e7ec      	b.n	8017360 <_malloc_r+0xb0>
 8017386:	4623      	mov	r3, r4
 8017388:	6864      	ldr	r4, [r4, #4]
 801738a:	e7ac      	b.n	80172e6 <_malloc_r+0x36>
 801738c:	4634      	mov	r4, r6
 801738e:	6876      	ldr	r6, [r6, #4]
 8017390:	e7b4      	b.n	80172fc <_malloc_r+0x4c>
 8017392:	4613      	mov	r3, r2
 8017394:	e7cc      	b.n	8017330 <_malloc_r+0x80>
 8017396:	230c      	movs	r3, #12
 8017398:	603b      	str	r3, [r7, #0]
 801739a:	4638      	mov	r0, r7
 801739c:	f000 f80e 	bl	80173bc <__malloc_unlock>
 80173a0:	e797      	b.n	80172d2 <_malloc_r+0x22>
 80173a2:	6025      	str	r5, [r4, #0]
 80173a4:	e7dc      	b.n	8017360 <_malloc_r+0xb0>
 80173a6:	605b      	str	r3, [r3, #4]
 80173a8:	deff      	udf	#255	; 0xff
 80173aa:	bf00      	nop
 80173ac:	2400333c 	.word	0x2400333c

080173b0 <__malloc_lock>:
 80173b0:	4801      	ldr	r0, [pc, #4]	; (80173b8 <__malloc_lock+0x8>)
 80173b2:	f7ff bef9 	b.w	80171a8 <__retarget_lock_acquire_recursive>
 80173b6:	bf00      	nop
 80173b8:	24003338 	.word	0x24003338

080173bc <__malloc_unlock>:
 80173bc:	4801      	ldr	r0, [pc, #4]	; (80173c4 <__malloc_unlock+0x8>)
 80173be:	f7ff bef4 	b.w	80171aa <__retarget_lock_release_recursive>
 80173c2:	bf00      	nop
 80173c4:	24003338 	.word	0x24003338

080173c8 <__ssputs_r>:
 80173c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80173cc:	688e      	ldr	r6, [r1, #8]
 80173ce:	461f      	mov	r7, r3
 80173d0:	42be      	cmp	r6, r7
 80173d2:	680b      	ldr	r3, [r1, #0]
 80173d4:	4682      	mov	sl, r0
 80173d6:	460c      	mov	r4, r1
 80173d8:	4690      	mov	r8, r2
 80173da:	d82c      	bhi.n	8017436 <__ssputs_r+0x6e>
 80173dc:	898a      	ldrh	r2, [r1, #12]
 80173de:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80173e2:	d026      	beq.n	8017432 <__ssputs_r+0x6a>
 80173e4:	6965      	ldr	r5, [r4, #20]
 80173e6:	6909      	ldr	r1, [r1, #16]
 80173e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80173ec:	eba3 0901 	sub.w	r9, r3, r1
 80173f0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80173f4:	1c7b      	adds	r3, r7, #1
 80173f6:	444b      	add	r3, r9
 80173f8:	106d      	asrs	r5, r5, #1
 80173fa:	429d      	cmp	r5, r3
 80173fc:	bf38      	it	cc
 80173fe:	461d      	movcc	r5, r3
 8017400:	0553      	lsls	r3, r2, #21
 8017402:	d527      	bpl.n	8017454 <__ssputs_r+0x8c>
 8017404:	4629      	mov	r1, r5
 8017406:	f7ff ff53 	bl	80172b0 <_malloc_r>
 801740a:	4606      	mov	r6, r0
 801740c:	b360      	cbz	r0, 8017468 <__ssputs_r+0xa0>
 801740e:	6921      	ldr	r1, [r4, #16]
 8017410:	464a      	mov	r2, r9
 8017412:	f7ff fed3 	bl	80171bc <memcpy>
 8017416:	89a3      	ldrh	r3, [r4, #12]
 8017418:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801741c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8017420:	81a3      	strh	r3, [r4, #12]
 8017422:	6126      	str	r6, [r4, #16]
 8017424:	6165      	str	r5, [r4, #20]
 8017426:	444e      	add	r6, r9
 8017428:	eba5 0509 	sub.w	r5, r5, r9
 801742c:	6026      	str	r6, [r4, #0]
 801742e:	60a5      	str	r5, [r4, #8]
 8017430:	463e      	mov	r6, r7
 8017432:	42be      	cmp	r6, r7
 8017434:	d900      	bls.n	8017438 <__ssputs_r+0x70>
 8017436:	463e      	mov	r6, r7
 8017438:	6820      	ldr	r0, [r4, #0]
 801743a:	4632      	mov	r2, r6
 801743c:	4641      	mov	r1, r8
 801743e:	f000 fe3e 	bl	80180be <memmove>
 8017442:	68a3      	ldr	r3, [r4, #8]
 8017444:	1b9b      	subs	r3, r3, r6
 8017446:	60a3      	str	r3, [r4, #8]
 8017448:	6823      	ldr	r3, [r4, #0]
 801744a:	4433      	add	r3, r6
 801744c:	6023      	str	r3, [r4, #0]
 801744e:	2000      	movs	r0, #0
 8017450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017454:	462a      	mov	r2, r5
 8017456:	f000 fe5d 	bl	8018114 <_realloc_r>
 801745a:	4606      	mov	r6, r0
 801745c:	2800      	cmp	r0, #0
 801745e:	d1e0      	bne.n	8017422 <__ssputs_r+0x5a>
 8017460:	6921      	ldr	r1, [r4, #16]
 8017462:	4650      	mov	r0, sl
 8017464:	f7ff feb8 	bl	80171d8 <_free_r>
 8017468:	230c      	movs	r3, #12
 801746a:	f8ca 3000 	str.w	r3, [sl]
 801746e:	89a3      	ldrh	r3, [r4, #12]
 8017470:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8017474:	81a3      	strh	r3, [r4, #12]
 8017476:	f04f 30ff 	mov.w	r0, #4294967295
 801747a:	e7e9      	b.n	8017450 <__ssputs_r+0x88>

0801747c <_svfiprintf_r>:
 801747c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017480:	4698      	mov	r8, r3
 8017482:	898b      	ldrh	r3, [r1, #12]
 8017484:	061b      	lsls	r3, r3, #24
 8017486:	b09d      	sub	sp, #116	; 0x74
 8017488:	4607      	mov	r7, r0
 801748a:	460d      	mov	r5, r1
 801748c:	4614      	mov	r4, r2
 801748e:	d50e      	bpl.n	80174ae <_svfiprintf_r+0x32>
 8017490:	690b      	ldr	r3, [r1, #16]
 8017492:	b963      	cbnz	r3, 80174ae <_svfiprintf_r+0x32>
 8017494:	2140      	movs	r1, #64	; 0x40
 8017496:	f7ff ff0b 	bl	80172b0 <_malloc_r>
 801749a:	6028      	str	r0, [r5, #0]
 801749c:	6128      	str	r0, [r5, #16]
 801749e:	b920      	cbnz	r0, 80174aa <_svfiprintf_r+0x2e>
 80174a0:	230c      	movs	r3, #12
 80174a2:	603b      	str	r3, [r7, #0]
 80174a4:	f04f 30ff 	mov.w	r0, #4294967295
 80174a8:	e0d0      	b.n	801764c <_svfiprintf_r+0x1d0>
 80174aa:	2340      	movs	r3, #64	; 0x40
 80174ac:	616b      	str	r3, [r5, #20]
 80174ae:	2300      	movs	r3, #0
 80174b0:	9309      	str	r3, [sp, #36]	; 0x24
 80174b2:	2320      	movs	r3, #32
 80174b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80174b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80174bc:	2330      	movs	r3, #48	; 0x30
 80174be:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8017664 <_svfiprintf_r+0x1e8>
 80174c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80174c6:	f04f 0901 	mov.w	r9, #1
 80174ca:	4623      	mov	r3, r4
 80174cc:	469a      	mov	sl, r3
 80174ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80174d2:	b10a      	cbz	r2, 80174d8 <_svfiprintf_r+0x5c>
 80174d4:	2a25      	cmp	r2, #37	; 0x25
 80174d6:	d1f9      	bne.n	80174cc <_svfiprintf_r+0x50>
 80174d8:	ebba 0b04 	subs.w	fp, sl, r4
 80174dc:	d00b      	beq.n	80174f6 <_svfiprintf_r+0x7a>
 80174de:	465b      	mov	r3, fp
 80174e0:	4622      	mov	r2, r4
 80174e2:	4629      	mov	r1, r5
 80174e4:	4638      	mov	r0, r7
 80174e6:	f7ff ff6f 	bl	80173c8 <__ssputs_r>
 80174ea:	3001      	adds	r0, #1
 80174ec:	f000 80a9 	beq.w	8017642 <_svfiprintf_r+0x1c6>
 80174f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80174f2:	445a      	add	r2, fp
 80174f4:	9209      	str	r2, [sp, #36]	; 0x24
 80174f6:	f89a 3000 	ldrb.w	r3, [sl]
 80174fa:	2b00      	cmp	r3, #0
 80174fc:	f000 80a1 	beq.w	8017642 <_svfiprintf_r+0x1c6>
 8017500:	2300      	movs	r3, #0
 8017502:	f04f 32ff 	mov.w	r2, #4294967295
 8017506:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801750a:	f10a 0a01 	add.w	sl, sl, #1
 801750e:	9304      	str	r3, [sp, #16]
 8017510:	9307      	str	r3, [sp, #28]
 8017512:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017516:	931a      	str	r3, [sp, #104]	; 0x68
 8017518:	4654      	mov	r4, sl
 801751a:	2205      	movs	r2, #5
 801751c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017520:	4850      	ldr	r0, [pc, #320]	; (8017664 <_svfiprintf_r+0x1e8>)
 8017522:	f7e8 ff0d 	bl	8000340 <memchr>
 8017526:	9a04      	ldr	r2, [sp, #16]
 8017528:	b9d8      	cbnz	r0, 8017562 <_svfiprintf_r+0xe6>
 801752a:	06d0      	lsls	r0, r2, #27
 801752c:	bf44      	itt	mi
 801752e:	2320      	movmi	r3, #32
 8017530:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017534:	0711      	lsls	r1, r2, #28
 8017536:	bf44      	itt	mi
 8017538:	232b      	movmi	r3, #43	; 0x2b
 801753a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801753e:	f89a 3000 	ldrb.w	r3, [sl]
 8017542:	2b2a      	cmp	r3, #42	; 0x2a
 8017544:	d015      	beq.n	8017572 <_svfiprintf_r+0xf6>
 8017546:	9a07      	ldr	r2, [sp, #28]
 8017548:	4654      	mov	r4, sl
 801754a:	2000      	movs	r0, #0
 801754c:	f04f 0c0a 	mov.w	ip, #10
 8017550:	4621      	mov	r1, r4
 8017552:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017556:	3b30      	subs	r3, #48	; 0x30
 8017558:	2b09      	cmp	r3, #9
 801755a:	d94d      	bls.n	80175f8 <_svfiprintf_r+0x17c>
 801755c:	b1b0      	cbz	r0, 801758c <_svfiprintf_r+0x110>
 801755e:	9207      	str	r2, [sp, #28]
 8017560:	e014      	b.n	801758c <_svfiprintf_r+0x110>
 8017562:	eba0 0308 	sub.w	r3, r0, r8
 8017566:	fa09 f303 	lsl.w	r3, r9, r3
 801756a:	4313      	orrs	r3, r2
 801756c:	9304      	str	r3, [sp, #16]
 801756e:	46a2      	mov	sl, r4
 8017570:	e7d2      	b.n	8017518 <_svfiprintf_r+0x9c>
 8017572:	9b03      	ldr	r3, [sp, #12]
 8017574:	1d19      	adds	r1, r3, #4
 8017576:	681b      	ldr	r3, [r3, #0]
 8017578:	9103      	str	r1, [sp, #12]
 801757a:	2b00      	cmp	r3, #0
 801757c:	bfbb      	ittet	lt
 801757e:	425b      	neglt	r3, r3
 8017580:	f042 0202 	orrlt.w	r2, r2, #2
 8017584:	9307      	strge	r3, [sp, #28]
 8017586:	9307      	strlt	r3, [sp, #28]
 8017588:	bfb8      	it	lt
 801758a:	9204      	strlt	r2, [sp, #16]
 801758c:	7823      	ldrb	r3, [r4, #0]
 801758e:	2b2e      	cmp	r3, #46	; 0x2e
 8017590:	d10c      	bne.n	80175ac <_svfiprintf_r+0x130>
 8017592:	7863      	ldrb	r3, [r4, #1]
 8017594:	2b2a      	cmp	r3, #42	; 0x2a
 8017596:	d134      	bne.n	8017602 <_svfiprintf_r+0x186>
 8017598:	9b03      	ldr	r3, [sp, #12]
 801759a:	1d1a      	adds	r2, r3, #4
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	9203      	str	r2, [sp, #12]
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	bfb8      	it	lt
 80175a4:	f04f 33ff 	movlt.w	r3, #4294967295
 80175a8:	3402      	adds	r4, #2
 80175aa:	9305      	str	r3, [sp, #20]
 80175ac:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8017674 <_svfiprintf_r+0x1f8>
 80175b0:	7821      	ldrb	r1, [r4, #0]
 80175b2:	2203      	movs	r2, #3
 80175b4:	4650      	mov	r0, sl
 80175b6:	f7e8 fec3 	bl	8000340 <memchr>
 80175ba:	b138      	cbz	r0, 80175cc <_svfiprintf_r+0x150>
 80175bc:	9b04      	ldr	r3, [sp, #16]
 80175be:	eba0 000a 	sub.w	r0, r0, sl
 80175c2:	2240      	movs	r2, #64	; 0x40
 80175c4:	4082      	lsls	r2, r0
 80175c6:	4313      	orrs	r3, r2
 80175c8:	3401      	adds	r4, #1
 80175ca:	9304      	str	r3, [sp, #16]
 80175cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80175d0:	4825      	ldr	r0, [pc, #148]	; (8017668 <_svfiprintf_r+0x1ec>)
 80175d2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80175d6:	2206      	movs	r2, #6
 80175d8:	f7e8 feb2 	bl	8000340 <memchr>
 80175dc:	2800      	cmp	r0, #0
 80175de:	d038      	beq.n	8017652 <_svfiprintf_r+0x1d6>
 80175e0:	4b22      	ldr	r3, [pc, #136]	; (801766c <_svfiprintf_r+0x1f0>)
 80175e2:	bb1b      	cbnz	r3, 801762c <_svfiprintf_r+0x1b0>
 80175e4:	9b03      	ldr	r3, [sp, #12]
 80175e6:	3307      	adds	r3, #7
 80175e8:	f023 0307 	bic.w	r3, r3, #7
 80175ec:	3308      	adds	r3, #8
 80175ee:	9303      	str	r3, [sp, #12]
 80175f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80175f2:	4433      	add	r3, r6
 80175f4:	9309      	str	r3, [sp, #36]	; 0x24
 80175f6:	e768      	b.n	80174ca <_svfiprintf_r+0x4e>
 80175f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80175fc:	460c      	mov	r4, r1
 80175fe:	2001      	movs	r0, #1
 8017600:	e7a6      	b.n	8017550 <_svfiprintf_r+0xd4>
 8017602:	2300      	movs	r3, #0
 8017604:	3401      	adds	r4, #1
 8017606:	9305      	str	r3, [sp, #20]
 8017608:	4619      	mov	r1, r3
 801760a:	f04f 0c0a 	mov.w	ip, #10
 801760e:	4620      	mov	r0, r4
 8017610:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017614:	3a30      	subs	r2, #48	; 0x30
 8017616:	2a09      	cmp	r2, #9
 8017618:	d903      	bls.n	8017622 <_svfiprintf_r+0x1a6>
 801761a:	2b00      	cmp	r3, #0
 801761c:	d0c6      	beq.n	80175ac <_svfiprintf_r+0x130>
 801761e:	9105      	str	r1, [sp, #20]
 8017620:	e7c4      	b.n	80175ac <_svfiprintf_r+0x130>
 8017622:	fb0c 2101 	mla	r1, ip, r1, r2
 8017626:	4604      	mov	r4, r0
 8017628:	2301      	movs	r3, #1
 801762a:	e7f0      	b.n	801760e <_svfiprintf_r+0x192>
 801762c:	ab03      	add	r3, sp, #12
 801762e:	9300      	str	r3, [sp, #0]
 8017630:	462a      	mov	r2, r5
 8017632:	4b0f      	ldr	r3, [pc, #60]	; (8017670 <_svfiprintf_r+0x1f4>)
 8017634:	a904      	add	r1, sp, #16
 8017636:	4638      	mov	r0, r7
 8017638:	f3af 8000 	nop.w
 801763c:	1c42      	adds	r2, r0, #1
 801763e:	4606      	mov	r6, r0
 8017640:	d1d6      	bne.n	80175f0 <_svfiprintf_r+0x174>
 8017642:	89ab      	ldrh	r3, [r5, #12]
 8017644:	065b      	lsls	r3, r3, #25
 8017646:	f53f af2d 	bmi.w	80174a4 <_svfiprintf_r+0x28>
 801764a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801764c:	b01d      	add	sp, #116	; 0x74
 801764e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017652:	ab03      	add	r3, sp, #12
 8017654:	9300      	str	r3, [sp, #0]
 8017656:	462a      	mov	r2, r5
 8017658:	4b05      	ldr	r3, [pc, #20]	; (8017670 <_svfiprintf_r+0x1f4>)
 801765a:	a904      	add	r1, sp, #16
 801765c:	4638      	mov	r0, r7
 801765e:	f000 fa4b 	bl	8017af8 <_printf_i>
 8017662:	e7eb      	b.n	801763c <_svfiprintf_r+0x1c0>
 8017664:	08018604 	.word	0x08018604
 8017668:	0801860e 	.word	0x0801860e
 801766c:	00000000 	.word	0x00000000
 8017670:	080173c9 	.word	0x080173c9
 8017674:	0801860a 	.word	0x0801860a

08017678 <_sungetc_r>:
 8017678:	b538      	push	{r3, r4, r5, lr}
 801767a:	1c4b      	adds	r3, r1, #1
 801767c:	4614      	mov	r4, r2
 801767e:	d103      	bne.n	8017688 <_sungetc_r+0x10>
 8017680:	f04f 35ff 	mov.w	r5, #4294967295
 8017684:	4628      	mov	r0, r5
 8017686:	bd38      	pop	{r3, r4, r5, pc}
 8017688:	8993      	ldrh	r3, [r2, #12]
 801768a:	f023 0320 	bic.w	r3, r3, #32
 801768e:	8193      	strh	r3, [r2, #12]
 8017690:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8017692:	6852      	ldr	r2, [r2, #4]
 8017694:	b2cd      	uxtb	r5, r1
 8017696:	b18b      	cbz	r3, 80176bc <_sungetc_r+0x44>
 8017698:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801769a:	4293      	cmp	r3, r2
 801769c:	dd08      	ble.n	80176b0 <_sungetc_r+0x38>
 801769e:	6823      	ldr	r3, [r4, #0]
 80176a0:	1e5a      	subs	r2, r3, #1
 80176a2:	6022      	str	r2, [r4, #0]
 80176a4:	f803 5c01 	strb.w	r5, [r3, #-1]
 80176a8:	6863      	ldr	r3, [r4, #4]
 80176aa:	3301      	adds	r3, #1
 80176ac:	6063      	str	r3, [r4, #4]
 80176ae:	e7e9      	b.n	8017684 <_sungetc_r+0xc>
 80176b0:	4621      	mov	r1, r4
 80176b2:	f000 fcca 	bl	801804a <__submore>
 80176b6:	2800      	cmp	r0, #0
 80176b8:	d0f1      	beq.n	801769e <_sungetc_r+0x26>
 80176ba:	e7e1      	b.n	8017680 <_sungetc_r+0x8>
 80176bc:	6921      	ldr	r1, [r4, #16]
 80176be:	6823      	ldr	r3, [r4, #0]
 80176c0:	b151      	cbz	r1, 80176d8 <_sungetc_r+0x60>
 80176c2:	4299      	cmp	r1, r3
 80176c4:	d208      	bcs.n	80176d8 <_sungetc_r+0x60>
 80176c6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80176ca:	42a9      	cmp	r1, r5
 80176cc:	d104      	bne.n	80176d8 <_sungetc_r+0x60>
 80176ce:	3b01      	subs	r3, #1
 80176d0:	3201      	adds	r2, #1
 80176d2:	6023      	str	r3, [r4, #0]
 80176d4:	6062      	str	r2, [r4, #4]
 80176d6:	e7d5      	b.n	8017684 <_sungetc_r+0xc>
 80176d8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80176dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80176e0:	6363      	str	r3, [r4, #52]	; 0x34
 80176e2:	2303      	movs	r3, #3
 80176e4:	63a3      	str	r3, [r4, #56]	; 0x38
 80176e6:	4623      	mov	r3, r4
 80176e8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80176ec:	6023      	str	r3, [r4, #0]
 80176ee:	2301      	movs	r3, #1
 80176f0:	e7dc      	b.n	80176ac <_sungetc_r+0x34>

080176f2 <__ssrefill_r>:
 80176f2:	b510      	push	{r4, lr}
 80176f4:	460c      	mov	r4, r1
 80176f6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80176f8:	b169      	cbz	r1, 8017716 <__ssrefill_r+0x24>
 80176fa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80176fe:	4299      	cmp	r1, r3
 8017700:	d001      	beq.n	8017706 <__ssrefill_r+0x14>
 8017702:	f7ff fd69 	bl	80171d8 <_free_r>
 8017706:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8017708:	6063      	str	r3, [r4, #4]
 801770a:	2000      	movs	r0, #0
 801770c:	6360      	str	r0, [r4, #52]	; 0x34
 801770e:	b113      	cbz	r3, 8017716 <__ssrefill_r+0x24>
 8017710:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8017712:	6023      	str	r3, [r4, #0]
 8017714:	bd10      	pop	{r4, pc}
 8017716:	6923      	ldr	r3, [r4, #16]
 8017718:	6023      	str	r3, [r4, #0]
 801771a:	2300      	movs	r3, #0
 801771c:	6063      	str	r3, [r4, #4]
 801771e:	89a3      	ldrh	r3, [r4, #12]
 8017720:	f043 0320 	orr.w	r3, r3, #32
 8017724:	81a3      	strh	r3, [r4, #12]
 8017726:	f04f 30ff 	mov.w	r0, #4294967295
 801772a:	e7f3      	b.n	8017714 <__ssrefill_r+0x22>

0801772c <__ssvfiscanf_r>:
 801772c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017730:	460c      	mov	r4, r1
 8017732:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8017736:	2100      	movs	r1, #0
 8017738:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801773c:	49a6      	ldr	r1, [pc, #664]	; (80179d8 <__ssvfiscanf_r+0x2ac>)
 801773e:	91a0      	str	r1, [sp, #640]	; 0x280
 8017740:	f10d 0804 	add.w	r8, sp, #4
 8017744:	49a5      	ldr	r1, [pc, #660]	; (80179dc <__ssvfiscanf_r+0x2b0>)
 8017746:	4fa6      	ldr	r7, [pc, #664]	; (80179e0 <__ssvfiscanf_r+0x2b4>)
 8017748:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80179e4 <__ssvfiscanf_r+0x2b8>
 801774c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8017750:	4606      	mov	r6, r0
 8017752:	91a1      	str	r1, [sp, #644]	; 0x284
 8017754:	9300      	str	r3, [sp, #0]
 8017756:	7813      	ldrb	r3, [r2, #0]
 8017758:	2b00      	cmp	r3, #0
 801775a:	f000 815a 	beq.w	8017a12 <__ssvfiscanf_r+0x2e6>
 801775e:	5cf9      	ldrb	r1, [r7, r3]
 8017760:	f011 0108 	ands.w	r1, r1, #8
 8017764:	f102 0501 	add.w	r5, r2, #1
 8017768:	d019      	beq.n	801779e <__ssvfiscanf_r+0x72>
 801776a:	6863      	ldr	r3, [r4, #4]
 801776c:	2b00      	cmp	r3, #0
 801776e:	dd0f      	ble.n	8017790 <__ssvfiscanf_r+0x64>
 8017770:	6823      	ldr	r3, [r4, #0]
 8017772:	781a      	ldrb	r2, [r3, #0]
 8017774:	5cba      	ldrb	r2, [r7, r2]
 8017776:	0712      	lsls	r2, r2, #28
 8017778:	d401      	bmi.n	801777e <__ssvfiscanf_r+0x52>
 801777a:	462a      	mov	r2, r5
 801777c:	e7eb      	b.n	8017756 <__ssvfiscanf_r+0x2a>
 801777e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017780:	3201      	adds	r2, #1
 8017782:	9245      	str	r2, [sp, #276]	; 0x114
 8017784:	6862      	ldr	r2, [r4, #4]
 8017786:	3301      	adds	r3, #1
 8017788:	3a01      	subs	r2, #1
 801778a:	6062      	str	r2, [r4, #4]
 801778c:	6023      	str	r3, [r4, #0]
 801778e:	e7ec      	b.n	801776a <__ssvfiscanf_r+0x3e>
 8017790:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017792:	4621      	mov	r1, r4
 8017794:	4630      	mov	r0, r6
 8017796:	4798      	blx	r3
 8017798:	2800      	cmp	r0, #0
 801779a:	d0e9      	beq.n	8017770 <__ssvfiscanf_r+0x44>
 801779c:	e7ed      	b.n	801777a <__ssvfiscanf_r+0x4e>
 801779e:	2b25      	cmp	r3, #37	; 0x25
 80177a0:	d012      	beq.n	80177c8 <__ssvfiscanf_r+0x9c>
 80177a2:	469a      	mov	sl, r3
 80177a4:	6863      	ldr	r3, [r4, #4]
 80177a6:	2b00      	cmp	r3, #0
 80177a8:	f340 8091 	ble.w	80178ce <__ssvfiscanf_r+0x1a2>
 80177ac:	6822      	ldr	r2, [r4, #0]
 80177ae:	7813      	ldrb	r3, [r2, #0]
 80177b0:	4553      	cmp	r3, sl
 80177b2:	f040 812e 	bne.w	8017a12 <__ssvfiscanf_r+0x2e6>
 80177b6:	6863      	ldr	r3, [r4, #4]
 80177b8:	3b01      	subs	r3, #1
 80177ba:	6063      	str	r3, [r4, #4]
 80177bc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80177be:	3201      	adds	r2, #1
 80177c0:	3301      	adds	r3, #1
 80177c2:	6022      	str	r2, [r4, #0]
 80177c4:	9345      	str	r3, [sp, #276]	; 0x114
 80177c6:	e7d8      	b.n	801777a <__ssvfiscanf_r+0x4e>
 80177c8:	9141      	str	r1, [sp, #260]	; 0x104
 80177ca:	9143      	str	r1, [sp, #268]	; 0x10c
 80177cc:	7853      	ldrb	r3, [r2, #1]
 80177ce:	2b2a      	cmp	r3, #42	; 0x2a
 80177d0:	bf02      	ittt	eq
 80177d2:	2310      	moveq	r3, #16
 80177d4:	1c95      	addeq	r5, r2, #2
 80177d6:	9341      	streq	r3, [sp, #260]	; 0x104
 80177d8:	220a      	movs	r2, #10
 80177da:	46aa      	mov	sl, r5
 80177dc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80177e0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80177e4:	2b09      	cmp	r3, #9
 80177e6:	d91c      	bls.n	8017822 <__ssvfiscanf_r+0xf6>
 80177e8:	487e      	ldr	r0, [pc, #504]	; (80179e4 <__ssvfiscanf_r+0x2b8>)
 80177ea:	2203      	movs	r2, #3
 80177ec:	f7e8 fda8 	bl	8000340 <memchr>
 80177f0:	b138      	cbz	r0, 8017802 <__ssvfiscanf_r+0xd6>
 80177f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80177f4:	eba0 0009 	sub.w	r0, r0, r9
 80177f8:	2301      	movs	r3, #1
 80177fa:	4083      	lsls	r3, r0
 80177fc:	4313      	orrs	r3, r2
 80177fe:	9341      	str	r3, [sp, #260]	; 0x104
 8017800:	4655      	mov	r5, sl
 8017802:	f815 3b01 	ldrb.w	r3, [r5], #1
 8017806:	2b78      	cmp	r3, #120	; 0x78
 8017808:	d806      	bhi.n	8017818 <__ssvfiscanf_r+0xec>
 801780a:	2b57      	cmp	r3, #87	; 0x57
 801780c:	d810      	bhi.n	8017830 <__ssvfiscanf_r+0x104>
 801780e:	2b25      	cmp	r3, #37	; 0x25
 8017810:	d0c7      	beq.n	80177a2 <__ssvfiscanf_r+0x76>
 8017812:	d857      	bhi.n	80178c4 <__ssvfiscanf_r+0x198>
 8017814:	2b00      	cmp	r3, #0
 8017816:	d065      	beq.n	80178e4 <__ssvfiscanf_r+0x1b8>
 8017818:	2303      	movs	r3, #3
 801781a:	9347      	str	r3, [sp, #284]	; 0x11c
 801781c:	230a      	movs	r3, #10
 801781e:	9342      	str	r3, [sp, #264]	; 0x108
 8017820:	e076      	b.n	8017910 <__ssvfiscanf_r+0x1e4>
 8017822:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8017824:	fb02 1103 	mla	r1, r2, r3, r1
 8017828:	3930      	subs	r1, #48	; 0x30
 801782a:	9143      	str	r1, [sp, #268]	; 0x10c
 801782c:	4655      	mov	r5, sl
 801782e:	e7d4      	b.n	80177da <__ssvfiscanf_r+0xae>
 8017830:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8017834:	2a20      	cmp	r2, #32
 8017836:	d8ef      	bhi.n	8017818 <__ssvfiscanf_r+0xec>
 8017838:	a101      	add	r1, pc, #4	; (adr r1, 8017840 <__ssvfiscanf_r+0x114>)
 801783a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801783e:	bf00      	nop
 8017840:	080178f3 	.word	0x080178f3
 8017844:	08017819 	.word	0x08017819
 8017848:	08017819 	.word	0x08017819
 801784c:	08017951 	.word	0x08017951
 8017850:	08017819 	.word	0x08017819
 8017854:	08017819 	.word	0x08017819
 8017858:	08017819 	.word	0x08017819
 801785c:	08017819 	.word	0x08017819
 8017860:	08017819 	.word	0x08017819
 8017864:	08017819 	.word	0x08017819
 8017868:	08017819 	.word	0x08017819
 801786c:	08017967 	.word	0x08017967
 8017870:	0801794d 	.word	0x0801794d
 8017874:	080178cb 	.word	0x080178cb
 8017878:	080178cb 	.word	0x080178cb
 801787c:	080178cb 	.word	0x080178cb
 8017880:	08017819 	.word	0x08017819
 8017884:	08017909 	.word	0x08017909
 8017888:	08017819 	.word	0x08017819
 801788c:	08017819 	.word	0x08017819
 8017890:	08017819 	.word	0x08017819
 8017894:	08017819 	.word	0x08017819
 8017898:	08017977 	.word	0x08017977
 801789c:	08017945 	.word	0x08017945
 80178a0:	080178eb 	.word	0x080178eb
 80178a4:	08017819 	.word	0x08017819
 80178a8:	08017819 	.word	0x08017819
 80178ac:	08017973 	.word	0x08017973
 80178b0:	08017819 	.word	0x08017819
 80178b4:	0801794d 	.word	0x0801794d
 80178b8:	08017819 	.word	0x08017819
 80178bc:	08017819 	.word	0x08017819
 80178c0:	080178f3 	.word	0x080178f3
 80178c4:	3b45      	subs	r3, #69	; 0x45
 80178c6:	2b02      	cmp	r3, #2
 80178c8:	d8a6      	bhi.n	8017818 <__ssvfiscanf_r+0xec>
 80178ca:	2305      	movs	r3, #5
 80178cc:	e01f      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 80178ce:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80178d0:	4621      	mov	r1, r4
 80178d2:	4630      	mov	r0, r6
 80178d4:	4798      	blx	r3
 80178d6:	2800      	cmp	r0, #0
 80178d8:	f43f af68 	beq.w	80177ac <__ssvfiscanf_r+0x80>
 80178dc:	9844      	ldr	r0, [sp, #272]	; 0x110
 80178de:	2800      	cmp	r0, #0
 80178e0:	f040 808d 	bne.w	80179fe <__ssvfiscanf_r+0x2d2>
 80178e4:	f04f 30ff 	mov.w	r0, #4294967295
 80178e8:	e08f      	b.n	8017a0a <__ssvfiscanf_r+0x2de>
 80178ea:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80178ec:	f042 0220 	orr.w	r2, r2, #32
 80178f0:	9241      	str	r2, [sp, #260]	; 0x104
 80178f2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80178f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80178f8:	9241      	str	r2, [sp, #260]	; 0x104
 80178fa:	2210      	movs	r2, #16
 80178fc:	2b6f      	cmp	r3, #111	; 0x6f
 80178fe:	9242      	str	r2, [sp, #264]	; 0x108
 8017900:	bf34      	ite	cc
 8017902:	2303      	movcc	r3, #3
 8017904:	2304      	movcs	r3, #4
 8017906:	e002      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 8017908:	2300      	movs	r3, #0
 801790a:	9342      	str	r3, [sp, #264]	; 0x108
 801790c:	2303      	movs	r3, #3
 801790e:	9347      	str	r3, [sp, #284]	; 0x11c
 8017910:	6863      	ldr	r3, [r4, #4]
 8017912:	2b00      	cmp	r3, #0
 8017914:	dd3d      	ble.n	8017992 <__ssvfiscanf_r+0x266>
 8017916:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017918:	0659      	lsls	r1, r3, #25
 801791a:	d404      	bmi.n	8017926 <__ssvfiscanf_r+0x1fa>
 801791c:	6823      	ldr	r3, [r4, #0]
 801791e:	781a      	ldrb	r2, [r3, #0]
 8017920:	5cba      	ldrb	r2, [r7, r2]
 8017922:	0712      	lsls	r2, r2, #28
 8017924:	d43c      	bmi.n	80179a0 <__ssvfiscanf_r+0x274>
 8017926:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8017928:	2b02      	cmp	r3, #2
 801792a:	dc4b      	bgt.n	80179c4 <__ssvfiscanf_r+0x298>
 801792c:	466b      	mov	r3, sp
 801792e:	4622      	mov	r2, r4
 8017930:	a941      	add	r1, sp, #260	; 0x104
 8017932:	4630      	mov	r0, r6
 8017934:	f000 fa02 	bl	8017d3c <_scanf_chars>
 8017938:	2801      	cmp	r0, #1
 801793a:	d06a      	beq.n	8017a12 <__ssvfiscanf_r+0x2e6>
 801793c:	2802      	cmp	r0, #2
 801793e:	f47f af1c 	bne.w	801777a <__ssvfiscanf_r+0x4e>
 8017942:	e7cb      	b.n	80178dc <__ssvfiscanf_r+0x1b0>
 8017944:	2308      	movs	r3, #8
 8017946:	9342      	str	r3, [sp, #264]	; 0x108
 8017948:	2304      	movs	r3, #4
 801794a:	e7e0      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 801794c:	220a      	movs	r2, #10
 801794e:	e7d5      	b.n	80178fc <__ssvfiscanf_r+0x1d0>
 8017950:	4629      	mov	r1, r5
 8017952:	4640      	mov	r0, r8
 8017954:	f000 fb40 	bl	8017fd8 <__sccl>
 8017958:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801795a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801795e:	9341      	str	r3, [sp, #260]	; 0x104
 8017960:	4605      	mov	r5, r0
 8017962:	2301      	movs	r3, #1
 8017964:	e7d3      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 8017966:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8017968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801796c:	9341      	str	r3, [sp, #260]	; 0x104
 801796e:	2300      	movs	r3, #0
 8017970:	e7cd      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 8017972:	2302      	movs	r3, #2
 8017974:	e7cb      	b.n	801790e <__ssvfiscanf_r+0x1e2>
 8017976:	9841      	ldr	r0, [sp, #260]	; 0x104
 8017978:	06c3      	lsls	r3, r0, #27
 801797a:	f53f aefe 	bmi.w	801777a <__ssvfiscanf_r+0x4e>
 801797e:	9b00      	ldr	r3, [sp, #0]
 8017980:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8017982:	1d19      	adds	r1, r3, #4
 8017984:	9100      	str	r1, [sp, #0]
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	07c0      	lsls	r0, r0, #31
 801798a:	bf4c      	ite	mi
 801798c:	801a      	strhmi	r2, [r3, #0]
 801798e:	601a      	strpl	r2, [r3, #0]
 8017990:	e6f3      	b.n	801777a <__ssvfiscanf_r+0x4e>
 8017992:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017994:	4621      	mov	r1, r4
 8017996:	4630      	mov	r0, r6
 8017998:	4798      	blx	r3
 801799a:	2800      	cmp	r0, #0
 801799c:	d0bb      	beq.n	8017916 <__ssvfiscanf_r+0x1ea>
 801799e:	e79d      	b.n	80178dc <__ssvfiscanf_r+0x1b0>
 80179a0:	9a45      	ldr	r2, [sp, #276]	; 0x114
 80179a2:	3201      	adds	r2, #1
 80179a4:	9245      	str	r2, [sp, #276]	; 0x114
 80179a6:	6862      	ldr	r2, [r4, #4]
 80179a8:	3a01      	subs	r2, #1
 80179aa:	2a00      	cmp	r2, #0
 80179ac:	6062      	str	r2, [r4, #4]
 80179ae:	dd02      	ble.n	80179b6 <__ssvfiscanf_r+0x28a>
 80179b0:	3301      	adds	r3, #1
 80179b2:	6023      	str	r3, [r4, #0]
 80179b4:	e7b2      	b.n	801791c <__ssvfiscanf_r+0x1f0>
 80179b6:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80179b8:	4621      	mov	r1, r4
 80179ba:	4630      	mov	r0, r6
 80179bc:	4798      	blx	r3
 80179be:	2800      	cmp	r0, #0
 80179c0:	d0ac      	beq.n	801791c <__ssvfiscanf_r+0x1f0>
 80179c2:	e78b      	b.n	80178dc <__ssvfiscanf_r+0x1b0>
 80179c4:	2b04      	cmp	r3, #4
 80179c6:	dc0f      	bgt.n	80179e8 <__ssvfiscanf_r+0x2bc>
 80179c8:	466b      	mov	r3, sp
 80179ca:	4622      	mov	r2, r4
 80179cc:	a941      	add	r1, sp, #260	; 0x104
 80179ce:	4630      	mov	r0, r6
 80179d0:	f000 fa0e 	bl	8017df0 <_scanf_i>
 80179d4:	e7b0      	b.n	8017938 <__ssvfiscanf_r+0x20c>
 80179d6:	bf00      	nop
 80179d8:	08017679 	.word	0x08017679
 80179dc:	080176f3 	.word	0x080176f3
 80179e0:	08018653 	.word	0x08018653
 80179e4:	0801860a 	.word	0x0801860a
 80179e8:	4b0b      	ldr	r3, [pc, #44]	; (8017a18 <__ssvfiscanf_r+0x2ec>)
 80179ea:	2b00      	cmp	r3, #0
 80179ec:	f43f aec5 	beq.w	801777a <__ssvfiscanf_r+0x4e>
 80179f0:	466b      	mov	r3, sp
 80179f2:	4622      	mov	r2, r4
 80179f4:	a941      	add	r1, sp, #260	; 0x104
 80179f6:	4630      	mov	r0, r6
 80179f8:	f3af 8000 	nop.w
 80179fc:	e79c      	b.n	8017938 <__ssvfiscanf_r+0x20c>
 80179fe:	89a3      	ldrh	r3, [r4, #12]
 8017a00:	f013 0f40 	tst.w	r3, #64	; 0x40
 8017a04:	bf18      	it	ne
 8017a06:	f04f 30ff 	movne.w	r0, #4294967295
 8017a0a:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8017a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017a12:	9844      	ldr	r0, [sp, #272]	; 0x110
 8017a14:	e7f9      	b.n	8017a0a <__ssvfiscanf_r+0x2de>
 8017a16:	bf00      	nop
 8017a18:	00000000 	.word	0x00000000

08017a1c <_printf_common>:
 8017a1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017a20:	4616      	mov	r6, r2
 8017a22:	4699      	mov	r9, r3
 8017a24:	688a      	ldr	r2, [r1, #8]
 8017a26:	690b      	ldr	r3, [r1, #16]
 8017a28:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8017a2c:	4293      	cmp	r3, r2
 8017a2e:	bfb8      	it	lt
 8017a30:	4613      	movlt	r3, r2
 8017a32:	6033      	str	r3, [r6, #0]
 8017a34:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8017a38:	4607      	mov	r7, r0
 8017a3a:	460c      	mov	r4, r1
 8017a3c:	b10a      	cbz	r2, 8017a42 <_printf_common+0x26>
 8017a3e:	3301      	adds	r3, #1
 8017a40:	6033      	str	r3, [r6, #0]
 8017a42:	6823      	ldr	r3, [r4, #0]
 8017a44:	0699      	lsls	r1, r3, #26
 8017a46:	bf42      	ittt	mi
 8017a48:	6833      	ldrmi	r3, [r6, #0]
 8017a4a:	3302      	addmi	r3, #2
 8017a4c:	6033      	strmi	r3, [r6, #0]
 8017a4e:	6825      	ldr	r5, [r4, #0]
 8017a50:	f015 0506 	ands.w	r5, r5, #6
 8017a54:	d106      	bne.n	8017a64 <_printf_common+0x48>
 8017a56:	f104 0a19 	add.w	sl, r4, #25
 8017a5a:	68e3      	ldr	r3, [r4, #12]
 8017a5c:	6832      	ldr	r2, [r6, #0]
 8017a5e:	1a9b      	subs	r3, r3, r2
 8017a60:	42ab      	cmp	r3, r5
 8017a62:	dc26      	bgt.n	8017ab2 <_printf_common+0x96>
 8017a64:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8017a68:	1e13      	subs	r3, r2, #0
 8017a6a:	6822      	ldr	r2, [r4, #0]
 8017a6c:	bf18      	it	ne
 8017a6e:	2301      	movne	r3, #1
 8017a70:	0692      	lsls	r2, r2, #26
 8017a72:	d42b      	bmi.n	8017acc <_printf_common+0xb0>
 8017a74:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8017a78:	4649      	mov	r1, r9
 8017a7a:	4638      	mov	r0, r7
 8017a7c:	47c0      	blx	r8
 8017a7e:	3001      	adds	r0, #1
 8017a80:	d01e      	beq.n	8017ac0 <_printf_common+0xa4>
 8017a82:	6823      	ldr	r3, [r4, #0]
 8017a84:	6922      	ldr	r2, [r4, #16]
 8017a86:	f003 0306 	and.w	r3, r3, #6
 8017a8a:	2b04      	cmp	r3, #4
 8017a8c:	bf02      	ittt	eq
 8017a8e:	68e5      	ldreq	r5, [r4, #12]
 8017a90:	6833      	ldreq	r3, [r6, #0]
 8017a92:	1aed      	subeq	r5, r5, r3
 8017a94:	68a3      	ldr	r3, [r4, #8]
 8017a96:	bf0c      	ite	eq
 8017a98:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8017a9c:	2500      	movne	r5, #0
 8017a9e:	4293      	cmp	r3, r2
 8017aa0:	bfc4      	itt	gt
 8017aa2:	1a9b      	subgt	r3, r3, r2
 8017aa4:	18ed      	addgt	r5, r5, r3
 8017aa6:	2600      	movs	r6, #0
 8017aa8:	341a      	adds	r4, #26
 8017aaa:	42b5      	cmp	r5, r6
 8017aac:	d11a      	bne.n	8017ae4 <_printf_common+0xc8>
 8017aae:	2000      	movs	r0, #0
 8017ab0:	e008      	b.n	8017ac4 <_printf_common+0xa8>
 8017ab2:	2301      	movs	r3, #1
 8017ab4:	4652      	mov	r2, sl
 8017ab6:	4649      	mov	r1, r9
 8017ab8:	4638      	mov	r0, r7
 8017aba:	47c0      	blx	r8
 8017abc:	3001      	adds	r0, #1
 8017abe:	d103      	bne.n	8017ac8 <_printf_common+0xac>
 8017ac0:	f04f 30ff 	mov.w	r0, #4294967295
 8017ac4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017ac8:	3501      	adds	r5, #1
 8017aca:	e7c6      	b.n	8017a5a <_printf_common+0x3e>
 8017acc:	18e1      	adds	r1, r4, r3
 8017ace:	1c5a      	adds	r2, r3, #1
 8017ad0:	2030      	movs	r0, #48	; 0x30
 8017ad2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8017ad6:	4422      	add	r2, r4
 8017ad8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8017adc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8017ae0:	3302      	adds	r3, #2
 8017ae2:	e7c7      	b.n	8017a74 <_printf_common+0x58>
 8017ae4:	2301      	movs	r3, #1
 8017ae6:	4622      	mov	r2, r4
 8017ae8:	4649      	mov	r1, r9
 8017aea:	4638      	mov	r0, r7
 8017aec:	47c0      	blx	r8
 8017aee:	3001      	adds	r0, #1
 8017af0:	d0e6      	beq.n	8017ac0 <_printf_common+0xa4>
 8017af2:	3601      	adds	r6, #1
 8017af4:	e7d9      	b.n	8017aaa <_printf_common+0x8e>
	...

08017af8 <_printf_i>:
 8017af8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017afc:	7e0f      	ldrb	r7, [r1, #24]
 8017afe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8017b00:	2f78      	cmp	r7, #120	; 0x78
 8017b02:	4691      	mov	r9, r2
 8017b04:	4680      	mov	r8, r0
 8017b06:	460c      	mov	r4, r1
 8017b08:	469a      	mov	sl, r3
 8017b0a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8017b0e:	d807      	bhi.n	8017b20 <_printf_i+0x28>
 8017b10:	2f62      	cmp	r7, #98	; 0x62
 8017b12:	d80a      	bhi.n	8017b2a <_printf_i+0x32>
 8017b14:	2f00      	cmp	r7, #0
 8017b16:	f000 80d4 	beq.w	8017cc2 <_printf_i+0x1ca>
 8017b1a:	2f58      	cmp	r7, #88	; 0x58
 8017b1c:	f000 80c0 	beq.w	8017ca0 <_printf_i+0x1a8>
 8017b20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017b24:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8017b28:	e03a      	b.n	8017ba0 <_printf_i+0xa8>
 8017b2a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8017b2e:	2b15      	cmp	r3, #21
 8017b30:	d8f6      	bhi.n	8017b20 <_printf_i+0x28>
 8017b32:	a101      	add	r1, pc, #4	; (adr r1, 8017b38 <_printf_i+0x40>)
 8017b34:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8017b38:	08017b91 	.word	0x08017b91
 8017b3c:	08017ba5 	.word	0x08017ba5
 8017b40:	08017b21 	.word	0x08017b21
 8017b44:	08017b21 	.word	0x08017b21
 8017b48:	08017b21 	.word	0x08017b21
 8017b4c:	08017b21 	.word	0x08017b21
 8017b50:	08017ba5 	.word	0x08017ba5
 8017b54:	08017b21 	.word	0x08017b21
 8017b58:	08017b21 	.word	0x08017b21
 8017b5c:	08017b21 	.word	0x08017b21
 8017b60:	08017b21 	.word	0x08017b21
 8017b64:	08017ca9 	.word	0x08017ca9
 8017b68:	08017bd1 	.word	0x08017bd1
 8017b6c:	08017c63 	.word	0x08017c63
 8017b70:	08017b21 	.word	0x08017b21
 8017b74:	08017b21 	.word	0x08017b21
 8017b78:	08017ccb 	.word	0x08017ccb
 8017b7c:	08017b21 	.word	0x08017b21
 8017b80:	08017bd1 	.word	0x08017bd1
 8017b84:	08017b21 	.word	0x08017b21
 8017b88:	08017b21 	.word	0x08017b21
 8017b8c:	08017c6b 	.word	0x08017c6b
 8017b90:	682b      	ldr	r3, [r5, #0]
 8017b92:	1d1a      	adds	r2, r3, #4
 8017b94:	681b      	ldr	r3, [r3, #0]
 8017b96:	602a      	str	r2, [r5, #0]
 8017b98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8017b9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8017ba0:	2301      	movs	r3, #1
 8017ba2:	e09f      	b.n	8017ce4 <_printf_i+0x1ec>
 8017ba4:	6820      	ldr	r0, [r4, #0]
 8017ba6:	682b      	ldr	r3, [r5, #0]
 8017ba8:	0607      	lsls	r7, r0, #24
 8017baa:	f103 0104 	add.w	r1, r3, #4
 8017bae:	6029      	str	r1, [r5, #0]
 8017bb0:	d501      	bpl.n	8017bb6 <_printf_i+0xbe>
 8017bb2:	681e      	ldr	r6, [r3, #0]
 8017bb4:	e003      	b.n	8017bbe <_printf_i+0xc6>
 8017bb6:	0646      	lsls	r6, r0, #25
 8017bb8:	d5fb      	bpl.n	8017bb2 <_printf_i+0xba>
 8017bba:	f9b3 6000 	ldrsh.w	r6, [r3]
 8017bbe:	2e00      	cmp	r6, #0
 8017bc0:	da03      	bge.n	8017bca <_printf_i+0xd2>
 8017bc2:	232d      	movs	r3, #45	; 0x2d
 8017bc4:	4276      	negs	r6, r6
 8017bc6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017bca:	485a      	ldr	r0, [pc, #360]	; (8017d34 <_printf_i+0x23c>)
 8017bcc:	230a      	movs	r3, #10
 8017bce:	e012      	b.n	8017bf6 <_printf_i+0xfe>
 8017bd0:	682b      	ldr	r3, [r5, #0]
 8017bd2:	6820      	ldr	r0, [r4, #0]
 8017bd4:	1d19      	adds	r1, r3, #4
 8017bd6:	6029      	str	r1, [r5, #0]
 8017bd8:	0605      	lsls	r5, r0, #24
 8017bda:	d501      	bpl.n	8017be0 <_printf_i+0xe8>
 8017bdc:	681e      	ldr	r6, [r3, #0]
 8017bde:	e002      	b.n	8017be6 <_printf_i+0xee>
 8017be0:	0641      	lsls	r1, r0, #25
 8017be2:	d5fb      	bpl.n	8017bdc <_printf_i+0xe4>
 8017be4:	881e      	ldrh	r6, [r3, #0]
 8017be6:	4853      	ldr	r0, [pc, #332]	; (8017d34 <_printf_i+0x23c>)
 8017be8:	2f6f      	cmp	r7, #111	; 0x6f
 8017bea:	bf0c      	ite	eq
 8017bec:	2308      	moveq	r3, #8
 8017bee:	230a      	movne	r3, #10
 8017bf0:	2100      	movs	r1, #0
 8017bf2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8017bf6:	6865      	ldr	r5, [r4, #4]
 8017bf8:	60a5      	str	r5, [r4, #8]
 8017bfa:	2d00      	cmp	r5, #0
 8017bfc:	bfa2      	ittt	ge
 8017bfe:	6821      	ldrge	r1, [r4, #0]
 8017c00:	f021 0104 	bicge.w	r1, r1, #4
 8017c04:	6021      	strge	r1, [r4, #0]
 8017c06:	b90e      	cbnz	r6, 8017c0c <_printf_i+0x114>
 8017c08:	2d00      	cmp	r5, #0
 8017c0a:	d04b      	beq.n	8017ca4 <_printf_i+0x1ac>
 8017c0c:	4615      	mov	r5, r2
 8017c0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8017c12:	fb03 6711 	mls	r7, r3, r1, r6
 8017c16:	5dc7      	ldrb	r7, [r0, r7]
 8017c18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8017c1c:	4637      	mov	r7, r6
 8017c1e:	42bb      	cmp	r3, r7
 8017c20:	460e      	mov	r6, r1
 8017c22:	d9f4      	bls.n	8017c0e <_printf_i+0x116>
 8017c24:	2b08      	cmp	r3, #8
 8017c26:	d10b      	bne.n	8017c40 <_printf_i+0x148>
 8017c28:	6823      	ldr	r3, [r4, #0]
 8017c2a:	07de      	lsls	r6, r3, #31
 8017c2c:	d508      	bpl.n	8017c40 <_printf_i+0x148>
 8017c2e:	6923      	ldr	r3, [r4, #16]
 8017c30:	6861      	ldr	r1, [r4, #4]
 8017c32:	4299      	cmp	r1, r3
 8017c34:	bfde      	ittt	le
 8017c36:	2330      	movle	r3, #48	; 0x30
 8017c38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8017c3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8017c40:	1b52      	subs	r2, r2, r5
 8017c42:	6122      	str	r2, [r4, #16]
 8017c44:	f8cd a000 	str.w	sl, [sp]
 8017c48:	464b      	mov	r3, r9
 8017c4a:	aa03      	add	r2, sp, #12
 8017c4c:	4621      	mov	r1, r4
 8017c4e:	4640      	mov	r0, r8
 8017c50:	f7ff fee4 	bl	8017a1c <_printf_common>
 8017c54:	3001      	adds	r0, #1
 8017c56:	d14a      	bne.n	8017cee <_printf_i+0x1f6>
 8017c58:	f04f 30ff 	mov.w	r0, #4294967295
 8017c5c:	b004      	add	sp, #16
 8017c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017c62:	6823      	ldr	r3, [r4, #0]
 8017c64:	f043 0320 	orr.w	r3, r3, #32
 8017c68:	6023      	str	r3, [r4, #0]
 8017c6a:	4833      	ldr	r0, [pc, #204]	; (8017d38 <_printf_i+0x240>)
 8017c6c:	2778      	movs	r7, #120	; 0x78
 8017c6e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8017c72:	6823      	ldr	r3, [r4, #0]
 8017c74:	6829      	ldr	r1, [r5, #0]
 8017c76:	061f      	lsls	r7, r3, #24
 8017c78:	f851 6b04 	ldr.w	r6, [r1], #4
 8017c7c:	d402      	bmi.n	8017c84 <_printf_i+0x18c>
 8017c7e:	065f      	lsls	r7, r3, #25
 8017c80:	bf48      	it	mi
 8017c82:	b2b6      	uxthmi	r6, r6
 8017c84:	07df      	lsls	r7, r3, #31
 8017c86:	bf48      	it	mi
 8017c88:	f043 0320 	orrmi.w	r3, r3, #32
 8017c8c:	6029      	str	r1, [r5, #0]
 8017c8e:	bf48      	it	mi
 8017c90:	6023      	strmi	r3, [r4, #0]
 8017c92:	b91e      	cbnz	r6, 8017c9c <_printf_i+0x1a4>
 8017c94:	6823      	ldr	r3, [r4, #0]
 8017c96:	f023 0320 	bic.w	r3, r3, #32
 8017c9a:	6023      	str	r3, [r4, #0]
 8017c9c:	2310      	movs	r3, #16
 8017c9e:	e7a7      	b.n	8017bf0 <_printf_i+0xf8>
 8017ca0:	4824      	ldr	r0, [pc, #144]	; (8017d34 <_printf_i+0x23c>)
 8017ca2:	e7e4      	b.n	8017c6e <_printf_i+0x176>
 8017ca4:	4615      	mov	r5, r2
 8017ca6:	e7bd      	b.n	8017c24 <_printf_i+0x12c>
 8017ca8:	682b      	ldr	r3, [r5, #0]
 8017caa:	6826      	ldr	r6, [r4, #0]
 8017cac:	6961      	ldr	r1, [r4, #20]
 8017cae:	1d18      	adds	r0, r3, #4
 8017cb0:	6028      	str	r0, [r5, #0]
 8017cb2:	0635      	lsls	r5, r6, #24
 8017cb4:	681b      	ldr	r3, [r3, #0]
 8017cb6:	d501      	bpl.n	8017cbc <_printf_i+0x1c4>
 8017cb8:	6019      	str	r1, [r3, #0]
 8017cba:	e002      	b.n	8017cc2 <_printf_i+0x1ca>
 8017cbc:	0670      	lsls	r0, r6, #25
 8017cbe:	d5fb      	bpl.n	8017cb8 <_printf_i+0x1c0>
 8017cc0:	8019      	strh	r1, [r3, #0]
 8017cc2:	2300      	movs	r3, #0
 8017cc4:	6123      	str	r3, [r4, #16]
 8017cc6:	4615      	mov	r5, r2
 8017cc8:	e7bc      	b.n	8017c44 <_printf_i+0x14c>
 8017cca:	682b      	ldr	r3, [r5, #0]
 8017ccc:	1d1a      	adds	r2, r3, #4
 8017cce:	602a      	str	r2, [r5, #0]
 8017cd0:	681d      	ldr	r5, [r3, #0]
 8017cd2:	6862      	ldr	r2, [r4, #4]
 8017cd4:	2100      	movs	r1, #0
 8017cd6:	4628      	mov	r0, r5
 8017cd8:	f7e8 fb32 	bl	8000340 <memchr>
 8017cdc:	b108      	cbz	r0, 8017ce2 <_printf_i+0x1ea>
 8017cde:	1b40      	subs	r0, r0, r5
 8017ce0:	6060      	str	r0, [r4, #4]
 8017ce2:	6863      	ldr	r3, [r4, #4]
 8017ce4:	6123      	str	r3, [r4, #16]
 8017ce6:	2300      	movs	r3, #0
 8017ce8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8017cec:	e7aa      	b.n	8017c44 <_printf_i+0x14c>
 8017cee:	6923      	ldr	r3, [r4, #16]
 8017cf0:	462a      	mov	r2, r5
 8017cf2:	4649      	mov	r1, r9
 8017cf4:	4640      	mov	r0, r8
 8017cf6:	47d0      	blx	sl
 8017cf8:	3001      	adds	r0, #1
 8017cfa:	d0ad      	beq.n	8017c58 <_printf_i+0x160>
 8017cfc:	6823      	ldr	r3, [r4, #0]
 8017cfe:	079b      	lsls	r3, r3, #30
 8017d00:	d413      	bmi.n	8017d2a <_printf_i+0x232>
 8017d02:	68e0      	ldr	r0, [r4, #12]
 8017d04:	9b03      	ldr	r3, [sp, #12]
 8017d06:	4298      	cmp	r0, r3
 8017d08:	bfb8      	it	lt
 8017d0a:	4618      	movlt	r0, r3
 8017d0c:	e7a6      	b.n	8017c5c <_printf_i+0x164>
 8017d0e:	2301      	movs	r3, #1
 8017d10:	4632      	mov	r2, r6
 8017d12:	4649      	mov	r1, r9
 8017d14:	4640      	mov	r0, r8
 8017d16:	47d0      	blx	sl
 8017d18:	3001      	adds	r0, #1
 8017d1a:	d09d      	beq.n	8017c58 <_printf_i+0x160>
 8017d1c:	3501      	adds	r5, #1
 8017d1e:	68e3      	ldr	r3, [r4, #12]
 8017d20:	9903      	ldr	r1, [sp, #12]
 8017d22:	1a5b      	subs	r3, r3, r1
 8017d24:	42ab      	cmp	r3, r5
 8017d26:	dcf2      	bgt.n	8017d0e <_printf_i+0x216>
 8017d28:	e7eb      	b.n	8017d02 <_printf_i+0x20a>
 8017d2a:	2500      	movs	r5, #0
 8017d2c:	f104 0619 	add.w	r6, r4, #25
 8017d30:	e7f5      	b.n	8017d1e <_printf_i+0x226>
 8017d32:	bf00      	nop
 8017d34:	08018615 	.word	0x08018615
 8017d38:	08018626 	.word	0x08018626

08017d3c <_scanf_chars>:
 8017d3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017d40:	4615      	mov	r5, r2
 8017d42:	688a      	ldr	r2, [r1, #8]
 8017d44:	4680      	mov	r8, r0
 8017d46:	460c      	mov	r4, r1
 8017d48:	b932      	cbnz	r2, 8017d58 <_scanf_chars+0x1c>
 8017d4a:	698a      	ldr	r2, [r1, #24]
 8017d4c:	2a00      	cmp	r2, #0
 8017d4e:	bf0c      	ite	eq
 8017d50:	2201      	moveq	r2, #1
 8017d52:	f04f 32ff 	movne.w	r2, #4294967295
 8017d56:	608a      	str	r2, [r1, #8]
 8017d58:	6822      	ldr	r2, [r4, #0]
 8017d5a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8017dec <_scanf_chars+0xb0>
 8017d5e:	06d1      	lsls	r1, r2, #27
 8017d60:	bf5f      	itttt	pl
 8017d62:	681a      	ldrpl	r2, [r3, #0]
 8017d64:	1d11      	addpl	r1, r2, #4
 8017d66:	6019      	strpl	r1, [r3, #0]
 8017d68:	6816      	ldrpl	r6, [r2, #0]
 8017d6a:	2700      	movs	r7, #0
 8017d6c:	69a0      	ldr	r0, [r4, #24]
 8017d6e:	b188      	cbz	r0, 8017d94 <_scanf_chars+0x58>
 8017d70:	2801      	cmp	r0, #1
 8017d72:	d107      	bne.n	8017d84 <_scanf_chars+0x48>
 8017d74:	682a      	ldr	r2, [r5, #0]
 8017d76:	7811      	ldrb	r1, [r2, #0]
 8017d78:	6962      	ldr	r2, [r4, #20]
 8017d7a:	5c52      	ldrb	r2, [r2, r1]
 8017d7c:	b952      	cbnz	r2, 8017d94 <_scanf_chars+0x58>
 8017d7e:	2f00      	cmp	r7, #0
 8017d80:	d031      	beq.n	8017de6 <_scanf_chars+0xaa>
 8017d82:	e022      	b.n	8017dca <_scanf_chars+0x8e>
 8017d84:	2802      	cmp	r0, #2
 8017d86:	d120      	bne.n	8017dca <_scanf_chars+0x8e>
 8017d88:	682b      	ldr	r3, [r5, #0]
 8017d8a:	781b      	ldrb	r3, [r3, #0]
 8017d8c:	f819 3003 	ldrb.w	r3, [r9, r3]
 8017d90:	071b      	lsls	r3, r3, #28
 8017d92:	d41a      	bmi.n	8017dca <_scanf_chars+0x8e>
 8017d94:	6823      	ldr	r3, [r4, #0]
 8017d96:	06da      	lsls	r2, r3, #27
 8017d98:	bf5e      	ittt	pl
 8017d9a:	682b      	ldrpl	r3, [r5, #0]
 8017d9c:	781b      	ldrbpl	r3, [r3, #0]
 8017d9e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8017da2:	682a      	ldr	r2, [r5, #0]
 8017da4:	686b      	ldr	r3, [r5, #4]
 8017da6:	3201      	adds	r2, #1
 8017da8:	602a      	str	r2, [r5, #0]
 8017daa:	68a2      	ldr	r2, [r4, #8]
 8017dac:	3b01      	subs	r3, #1
 8017dae:	3a01      	subs	r2, #1
 8017db0:	606b      	str	r3, [r5, #4]
 8017db2:	3701      	adds	r7, #1
 8017db4:	60a2      	str	r2, [r4, #8]
 8017db6:	b142      	cbz	r2, 8017dca <_scanf_chars+0x8e>
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	dcd7      	bgt.n	8017d6c <_scanf_chars+0x30>
 8017dbc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017dc0:	4629      	mov	r1, r5
 8017dc2:	4640      	mov	r0, r8
 8017dc4:	4798      	blx	r3
 8017dc6:	2800      	cmp	r0, #0
 8017dc8:	d0d0      	beq.n	8017d6c <_scanf_chars+0x30>
 8017dca:	6823      	ldr	r3, [r4, #0]
 8017dcc:	f013 0310 	ands.w	r3, r3, #16
 8017dd0:	d105      	bne.n	8017dde <_scanf_chars+0xa2>
 8017dd2:	68e2      	ldr	r2, [r4, #12]
 8017dd4:	3201      	adds	r2, #1
 8017dd6:	60e2      	str	r2, [r4, #12]
 8017dd8:	69a2      	ldr	r2, [r4, #24]
 8017dda:	b102      	cbz	r2, 8017dde <_scanf_chars+0xa2>
 8017ddc:	7033      	strb	r3, [r6, #0]
 8017dde:	6923      	ldr	r3, [r4, #16]
 8017de0:	443b      	add	r3, r7
 8017de2:	6123      	str	r3, [r4, #16]
 8017de4:	2000      	movs	r0, #0
 8017de6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017dea:	bf00      	nop
 8017dec:	08018653 	.word	0x08018653

08017df0 <_scanf_i>:
 8017df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017df4:	4698      	mov	r8, r3
 8017df6:	4b74      	ldr	r3, [pc, #464]	; (8017fc8 <_scanf_i+0x1d8>)
 8017df8:	460c      	mov	r4, r1
 8017dfa:	4682      	mov	sl, r0
 8017dfc:	4616      	mov	r6, r2
 8017dfe:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8017e02:	b087      	sub	sp, #28
 8017e04:	ab03      	add	r3, sp, #12
 8017e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8017e0a:	4b70      	ldr	r3, [pc, #448]	; (8017fcc <_scanf_i+0x1dc>)
 8017e0c:	69a1      	ldr	r1, [r4, #24]
 8017e0e:	4a70      	ldr	r2, [pc, #448]	; (8017fd0 <_scanf_i+0x1e0>)
 8017e10:	2903      	cmp	r1, #3
 8017e12:	bf18      	it	ne
 8017e14:	461a      	movne	r2, r3
 8017e16:	68a3      	ldr	r3, [r4, #8]
 8017e18:	9201      	str	r2, [sp, #4]
 8017e1a:	1e5a      	subs	r2, r3, #1
 8017e1c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8017e20:	bf88      	it	hi
 8017e22:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8017e26:	4627      	mov	r7, r4
 8017e28:	bf82      	ittt	hi
 8017e2a:	eb03 0905 	addhi.w	r9, r3, r5
 8017e2e:	f240 135d 	movwhi	r3, #349	; 0x15d
 8017e32:	60a3      	strhi	r3, [r4, #8]
 8017e34:	f857 3b1c 	ldr.w	r3, [r7], #28
 8017e38:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8017e3c:	bf98      	it	ls
 8017e3e:	f04f 0900 	movls.w	r9, #0
 8017e42:	6023      	str	r3, [r4, #0]
 8017e44:	463d      	mov	r5, r7
 8017e46:	f04f 0b00 	mov.w	fp, #0
 8017e4a:	6831      	ldr	r1, [r6, #0]
 8017e4c:	ab03      	add	r3, sp, #12
 8017e4e:	7809      	ldrb	r1, [r1, #0]
 8017e50:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8017e54:	2202      	movs	r2, #2
 8017e56:	f7e8 fa73 	bl	8000340 <memchr>
 8017e5a:	b328      	cbz	r0, 8017ea8 <_scanf_i+0xb8>
 8017e5c:	f1bb 0f01 	cmp.w	fp, #1
 8017e60:	d159      	bne.n	8017f16 <_scanf_i+0x126>
 8017e62:	6862      	ldr	r2, [r4, #4]
 8017e64:	b92a      	cbnz	r2, 8017e72 <_scanf_i+0x82>
 8017e66:	6822      	ldr	r2, [r4, #0]
 8017e68:	2308      	movs	r3, #8
 8017e6a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8017e6e:	6063      	str	r3, [r4, #4]
 8017e70:	6022      	str	r2, [r4, #0]
 8017e72:	6822      	ldr	r2, [r4, #0]
 8017e74:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8017e78:	6022      	str	r2, [r4, #0]
 8017e7a:	68a2      	ldr	r2, [r4, #8]
 8017e7c:	1e51      	subs	r1, r2, #1
 8017e7e:	60a1      	str	r1, [r4, #8]
 8017e80:	b192      	cbz	r2, 8017ea8 <_scanf_i+0xb8>
 8017e82:	6832      	ldr	r2, [r6, #0]
 8017e84:	1c51      	adds	r1, r2, #1
 8017e86:	6031      	str	r1, [r6, #0]
 8017e88:	7812      	ldrb	r2, [r2, #0]
 8017e8a:	f805 2b01 	strb.w	r2, [r5], #1
 8017e8e:	6872      	ldr	r2, [r6, #4]
 8017e90:	3a01      	subs	r2, #1
 8017e92:	2a00      	cmp	r2, #0
 8017e94:	6072      	str	r2, [r6, #4]
 8017e96:	dc07      	bgt.n	8017ea8 <_scanf_i+0xb8>
 8017e98:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8017e9c:	4631      	mov	r1, r6
 8017e9e:	4650      	mov	r0, sl
 8017ea0:	4790      	blx	r2
 8017ea2:	2800      	cmp	r0, #0
 8017ea4:	f040 8085 	bne.w	8017fb2 <_scanf_i+0x1c2>
 8017ea8:	f10b 0b01 	add.w	fp, fp, #1
 8017eac:	f1bb 0f03 	cmp.w	fp, #3
 8017eb0:	d1cb      	bne.n	8017e4a <_scanf_i+0x5a>
 8017eb2:	6863      	ldr	r3, [r4, #4]
 8017eb4:	b90b      	cbnz	r3, 8017eba <_scanf_i+0xca>
 8017eb6:	230a      	movs	r3, #10
 8017eb8:	6063      	str	r3, [r4, #4]
 8017eba:	6863      	ldr	r3, [r4, #4]
 8017ebc:	4945      	ldr	r1, [pc, #276]	; (8017fd4 <_scanf_i+0x1e4>)
 8017ebe:	6960      	ldr	r0, [r4, #20]
 8017ec0:	1ac9      	subs	r1, r1, r3
 8017ec2:	f000 f889 	bl	8017fd8 <__sccl>
 8017ec6:	f04f 0b00 	mov.w	fp, #0
 8017eca:	68a3      	ldr	r3, [r4, #8]
 8017ecc:	6822      	ldr	r2, [r4, #0]
 8017ece:	2b00      	cmp	r3, #0
 8017ed0:	d03d      	beq.n	8017f4e <_scanf_i+0x15e>
 8017ed2:	6831      	ldr	r1, [r6, #0]
 8017ed4:	6960      	ldr	r0, [r4, #20]
 8017ed6:	f891 c000 	ldrb.w	ip, [r1]
 8017eda:	f810 000c 	ldrb.w	r0, [r0, ip]
 8017ede:	2800      	cmp	r0, #0
 8017ee0:	d035      	beq.n	8017f4e <_scanf_i+0x15e>
 8017ee2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8017ee6:	d124      	bne.n	8017f32 <_scanf_i+0x142>
 8017ee8:	0510      	lsls	r0, r2, #20
 8017eea:	d522      	bpl.n	8017f32 <_scanf_i+0x142>
 8017eec:	f10b 0b01 	add.w	fp, fp, #1
 8017ef0:	f1b9 0f00 	cmp.w	r9, #0
 8017ef4:	d003      	beq.n	8017efe <_scanf_i+0x10e>
 8017ef6:	3301      	adds	r3, #1
 8017ef8:	f109 39ff 	add.w	r9, r9, #4294967295
 8017efc:	60a3      	str	r3, [r4, #8]
 8017efe:	6873      	ldr	r3, [r6, #4]
 8017f00:	3b01      	subs	r3, #1
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	6073      	str	r3, [r6, #4]
 8017f06:	dd1b      	ble.n	8017f40 <_scanf_i+0x150>
 8017f08:	6833      	ldr	r3, [r6, #0]
 8017f0a:	3301      	adds	r3, #1
 8017f0c:	6033      	str	r3, [r6, #0]
 8017f0e:	68a3      	ldr	r3, [r4, #8]
 8017f10:	3b01      	subs	r3, #1
 8017f12:	60a3      	str	r3, [r4, #8]
 8017f14:	e7d9      	b.n	8017eca <_scanf_i+0xda>
 8017f16:	f1bb 0f02 	cmp.w	fp, #2
 8017f1a:	d1ae      	bne.n	8017e7a <_scanf_i+0x8a>
 8017f1c:	6822      	ldr	r2, [r4, #0]
 8017f1e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8017f22:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8017f26:	d1bf      	bne.n	8017ea8 <_scanf_i+0xb8>
 8017f28:	2310      	movs	r3, #16
 8017f2a:	6063      	str	r3, [r4, #4]
 8017f2c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8017f30:	e7a2      	b.n	8017e78 <_scanf_i+0x88>
 8017f32:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8017f36:	6022      	str	r2, [r4, #0]
 8017f38:	780b      	ldrb	r3, [r1, #0]
 8017f3a:	f805 3b01 	strb.w	r3, [r5], #1
 8017f3e:	e7de      	b.n	8017efe <_scanf_i+0x10e>
 8017f40:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8017f44:	4631      	mov	r1, r6
 8017f46:	4650      	mov	r0, sl
 8017f48:	4798      	blx	r3
 8017f4a:	2800      	cmp	r0, #0
 8017f4c:	d0df      	beq.n	8017f0e <_scanf_i+0x11e>
 8017f4e:	6823      	ldr	r3, [r4, #0]
 8017f50:	05d9      	lsls	r1, r3, #23
 8017f52:	d50d      	bpl.n	8017f70 <_scanf_i+0x180>
 8017f54:	42bd      	cmp	r5, r7
 8017f56:	d909      	bls.n	8017f6c <_scanf_i+0x17c>
 8017f58:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8017f5c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8017f60:	4632      	mov	r2, r6
 8017f62:	4650      	mov	r0, sl
 8017f64:	4798      	blx	r3
 8017f66:	f105 39ff 	add.w	r9, r5, #4294967295
 8017f6a:	464d      	mov	r5, r9
 8017f6c:	42bd      	cmp	r5, r7
 8017f6e:	d028      	beq.n	8017fc2 <_scanf_i+0x1d2>
 8017f70:	6822      	ldr	r2, [r4, #0]
 8017f72:	f012 0210 	ands.w	r2, r2, #16
 8017f76:	d113      	bne.n	8017fa0 <_scanf_i+0x1b0>
 8017f78:	702a      	strb	r2, [r5, #0]
 8017f7a:	6863      	ldr	r3, [r4, #4]
 8017f7c:	9e01      	ldr	r6, [sp, #4]
 8017f7e:	4639      	mov	r1, r7
 8017f80:	4650      	mov	r0, sl
 8017f82:	47b0      	blx	r6
 8017f84:	f8d8 3000 	ldr.w	r3, [r8]
 8017f88:	6821      	ldr	r1, [r4, #0]
 8017f8a:	1d1a      	adds	r2, r3, #4
 8017f8c:	f8c8 2000 	str.w	r2, [r8]
 8017f90:	f011 0f20 	tst.w	r1, #32
 8017f94:	681b      	ldr	r3, [r3, #0]
 8017f96:	d00f      	beq.n	8017fb8 <_scanf_i+0x1c8>
 8017f98:	6018      	str	r0, [r3, #0]
 8017f9a:	68e3      	ldr	r3, [r4, #12]
 8017f9c:	3301      	adds	r3, #1
 8017f9e:	60e3      	str	r3, [r4, #12]
 8017fa0:	6923      	ldr	r3, [r4, #16]
 8017fa2:	1bed      	subs	r5, r5, r7
 8017fa4:	445d      	add	r5, fp
 8017fa6:	442b      	add	r3, r5
 8017fa8:	6123      	str	r3, [r4, #16]
 8017faa:	2000      	movs	r0, #0
 8017fac:	b007      	add	sp, #28
 8017fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017fb2:	f04f 0b00 	mov.w	fp, #0
 8017fb6:	e7ca      	b.n	8017f4e <_scanf_i+0x15e>
 8017fb8:	07ca      	lsls	r2, r1, #31
 8017fba:	bf4c      	ite	mi
 8017fbc:	8018      	strhmi	r0, [r3, #0]
 8017fbe:	6018      	strpl	r0, [r3, #0]
 8017fc0:	e7eb      	b.n	8017f9a <_scanf_i+0x1aa>
 8017fc2:	2001      	movs	r0, #1
 8017fc4:	e7f2      	b.n	8017fac <_scanf_i+0x1bc>
 8017fc6:	bf00      	nop
 8017fc8:	08018534 	.word	0x08018534
 8017fcc:	08018361 	.word	0x08018361
 8017fd0:	08018279 	.word	0x08018279
 8017fd4:	08018647 	.word	0x08018647

08017fd8 <__sccl>:
 8017fd8:	b570      	push	{r4, r5, r6, lr}
 8017fda:	780b      	ldrb	r3, [r1, #0]
 8017fdc:	4604      	mov	r4, r0
 8017fde:	2b5e      	cmp	r3, #94	; 0x5e
 8017fe0:	bf0b      	itete	eq
 8017fe2:	784b      	ldrbeq	r3, [r1, #1]
 8017fe4:	1c4a      	addne	r2, r1, #1
 8017fe6:	1c8a      	addeq	r2, r1, #2
 8017fe8:	2100      	movne	r1, #0
 8017fea:	bf08      	it	eq
 8017fec:	2101      	moveq	r1, #1
 8017fee:	3801      	subs	r0, #1
 8017ff0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8017ff4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8017ff8:	42a8      	cmp	r0, r5
 8017ffa:	d1fb      	bne.n	8017ff4 <__sccl+0x1c>
 8017ffc:	b90b      	cbnz	r3, 8018002 <__sccl+0x2a>
 8017ffe:	1e50      	subs	r0, r2, #1
 8018000:	bd70      	pop	{r4, r5, r6, pc}
 8018002:	f081 0101 	eor.w	r1, r1, #1
 8018006:	54e1      	strb	r1, [r4, r3]
 8018008:	4610      	mov	r0, r2
 801800a:	4602      	mov	r2, r0
 801800c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8018010:	2d2d      	cmp	r5, #45	; 0x2d
 8018012:	d005      	beq.n	8018020 <__sccl+0x48>
 8018014:	2d5d      	cmp	r5, #93	; 0x5d
 8018016:	d016      	beq.n	8018046 <__sccl+0x6e>
 8018018:	2d00      	cmp	r5, #0
 801801a:	d0f1      	beq.n	8018000 <__sccl+0x28>
 801801c:	462b      	mov	r3, r5
 801801e:	e7f2      	b.n	8018006 <__sccl+0x2e>
 8018020:	7846      	ldrb	r6, [r0, #1]
 8018022:	2e5d      	cmp	r6, #93	; 0x5d
 8018024:	d0fa      	beq.n	801801c <__sccl+0x44>
 8018026:	42b3      	cmp	r3, r6
 8018028:	dcf8      	bgt.n	801801c <__sccl+0x44>
 801802a:	3002      	adds	r0, #2
 801802c:	461a      	mov	r2, r3
 801802e:	3201      	adds	r2, #1
 8018030:	4296      	cmp	r6, r2
 8018032:	54a1      	strb	r1, [r4, r2]
 8018034:	dcfb      	bgt.n	801802e <__sccl+0x56>
 8018036:	1af2      	subs	r2, r6, r3
 8018038:	3a01      	subs	r2, #1
 801803a:	1c5d      	adds	r5, r3, #1
 801803c:	42b3      	cmp	r3, r6
 801803e:	bfa8      	it	ge
 8018040:	2200      	movge	r2, #0
 8018042:	18ab      	adds	r3, r5, r2
 8018044:	e7e1      	b.n	801800a <__sccl+0x32>
 8018046:	4610      	mov	r0, r2
 8018048:	e7da      	b.n	8018000 <__sccl+0x28>

0801804a <__submore>:
 801804a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801804e:	460c      	mov	r4, r1
 8018050:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8018052:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018056:	4299      	cmp	r1, r3
 8018058:	d11d      	bne.n	8018096 <__submore+0x4c>
 801805a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801805e:	f7ff f927 	bl	80172b0 <_malloc_r>
 8018062:	b918      	cbnz	r0, 801806c <__submore+0x22>
 8018064:	f04f 30ff 	mov.w	r0, #4294967295
 8018068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801806c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8018070:	63a3      	str	r3, [r4, #56]	; 0x38
 8018072:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8018076:	6360      	str	r0, [r4, #52]	; 0x34
 8018078:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801807c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8018080:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8018084:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8018088:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801808c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8018090:	6020      	str	r0, [r4, #0]
 8018092:	2000      	movs	r0, #0
 8018094:	e7e8      	b.n	8018068 <__submore+0x1e>
 8018096:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8018098:	0077      	lsls	r7, r6, #1
 801809a:	463a      	mov	r2, r7
 801809c:	f000 f83a 	bl	8018114 <_realloc_r>
 80180a0:	4605      	mov	r5, r0
 80180a2:	2800      	cmp	r0, #0
 80180a4:	d0de      	beq.n	8018064 <__submore+0x1a>
 80180a6:	eb00 0806 	add.w	r8, r0, r6
 80180aa:	4601      	mov	r1, r0
 80180ac:	4632      	mov	r2, r6
 80180ae:	4640      	mov	r0, r8
 80180b0:	f7ff f884 	bl	80171bc <memcpy>
 80180b4:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 80180b8:	f8c4 8000 	str.w	r8, [r4]
 80180bc:	e7e9      	b.n	8018092 <__submore+0x48>

080180be <memmove>:
 80180be:	4288      	cmp	r0, r1
 80180c0:	b510      	push	{r4, lr}
 80180c2:	eb01 0402 	add.w	r4, r1, r2
 80180c6:	d902      	bls.n	80180ce <memmove+0x10>
 80180c8:	4284      	cmp	r4, r0
 80180ca:	4623      	mov	r3, r4
 80180cc:	d807      	bhi.n	80180de <memmove+0x20>
 80180ce:	1e43      	subs	r3, r0, #1
 80180d0:	42a1      	cmp	r1, r4
 80180d2:	d008      	beq.n	80180e6 <memmove+0x28>
 80180d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80180d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80180dc:	e7f8      	b.n	80180d0 <memmove+0x12>
 80180de:	4402      	add	r2, r0
 80180e0:	4601      	mov	r1, r0
 80180e2:	428a      	cmp	r2, r1
 80180e4:	d100      	bne.n	80180e8 <memmove+0x2a>
 80180e6:	bd10      	pop	{r4, pc}
 80180e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80180ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80180f0:	e7f7      	b.n	80180e2 <memmove+0x24>
	...

080180f4 <_sbrk_r>:
 80180f4:	b538      	push	{r3, r4, r5, lr}
 80180f6:	4d06      	ldr	r5, [pc, #24]	; (8018110 <_sbrk_r+0x1c>)
 80180f8:	2300      	movs	r3, #0
 80180fa:	4604      	mov	r4, r0
 80180fc:	4608      	mov	r0, r1
 80180fe:	602b      	str	r3, [r5, #0]
 8018100:	f7eb fb6e 	bl	80037e0 <_sbrk>
 8018104:	1c43      	adds	r3, r0, #1
 8018106:	d102      	bne.n	801810e <_sbrk_r+0x1a>
 8018108:	682b      	ldr	r3, [r5, #0]
 801810a:	b103      	cbz	r3, 801810e <_sbrk_r+0x1a>
 801810c:	6023      	str	r3, [r4, #0]
 801810e:	bd38      	pop	{r3, r4, r5, pc}
 8018110:	24003334 	.word	0x24003334

08018114 <_realloc_r>:
 8018114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018118:	4680      	mov	r8, r0
 801811a:	4614      	mov	r4, r2
 801811c:	460e      	mov	r6, r1
 801811e:	b921      	cbnz	r1, 801812a <_realloc_r+0x16>
 8018120:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018124:	4611      	mov	r1, r2
 8018126:	f7ff b8c3 	b.w	80172b0 <_malloc_r>
 801812a:	b92a      	cbnz	r2, 8018138 <_realloc_r+0x24>
 801812c:	f7ff f854 	bl	80171d8 <_free_r>
 8018130:	4625      	mov	r5, r4
 8018132:	4628      	mov	r0, r5
 8018134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018138:	f000 f914 	bl	8018364 <_malloc_usable_size_r>
 801813c:	4284      	cmp	r4, r0
 801813e:	4607      	mov	r7, r0
 8018140:	d802      	bhi.n	8018148 <_realloc_r+0x34>
 8018142:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018146:	d812      	bhi.n	801816e <_realloc_r+0x5a>
 8018148:	4621      	mov	r1, r4
 801814a:	4640      	mov	r0, r8
 801814c:	f7ff f8b0 	bl	80172b0 <_malloc_r>
 8018150:	4605      	mov	r5, r0
 8018152:	2800      	cmp	r0, #0
 8018154:	d0ed      	beq.n	8018132 <_realloc_r+0x1e>
 8018156:	42bc      	cmp	r4, r7
 8018158:	4622      	mov	r2, r4
 801815a:	4631      	mov	r1, r6
 801815c:	bf28      	it	cs
 801815e:	463a      	movcs	r2, r7
 8018160:	f7ff f82c 	bl	80171bc <memcpy>
 8018164:	4631      	mov	r1, r6
 8018166:	4640      	mov	r0, r8
 8018168:	f7ff f836 	bl	80171d8 <_free_r>
 801816c:	e7e1      	b.n	8018132 <_realloc_r+0x1e>
 801816e:	4635      	mov	r5, r6
 8018170:	e7df      	b.n	8018132 <_realloc_r+0x1e>
	...

08018174 <_strtol_l.constprop.0>:
 8018174:	2b01      	cmp	r3, #1
 8018176:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801817a:	d001      	beq.n	8018180 <_strtol_l.constprop.0+0xc>
 801817c:	2b24      	cmp	r3, #36	; 0x24
 801817e:	d906      	bls.n	801818e <_strtol_l.constprop.0+0x1a>
 8018180:	f7fe ffe8 	bl	8017154 <__errno>
 8018184:	2316      	movs	r3, #22
 8018186:	6003      	str	r3, [r0, #0]
 8018188:	2000      	movs	r0, #0
 801818a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801818e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8018274 <_strtol_l.constprop.0+0x100>
 8018192:	460d      	mov	r5, r1
 8018194:	462e      	mov	r6, r5
 8018196:	f815 4b01 	ldrb.w	r4, [r5], #1
 801819a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 801819e:	f017 0708 	ands.w	r7, r7, #8
 80181a2:	d1f7      	bne.n	8018194 <_strtol_l.constprop.0+0x20>
 80181a4:	2c2d      	cmp	r4, #45	; 0x2d
 80181a6:	d132      	bne.n	801820e <_strtol_l.constprop.0+0x9a>
 80181a8:	782c      	ldrb	r4, [r5, #0]
 80181aa:	2701      	movs	r7, #1
 80181ac:	1cb5      	adds	r5, r6, #2
 80181ae:	2b00      	cmp	r3, #0
 80181b0:	d05b      	beq.n	801826a <_strtol_l.constprop.0+0xf6>
 80181b2:	2b10      	cmp	r3, #16
 80181b4:	d109      	bne.n	80181ca <_strtol_l.constprop.0+0x56>
 80181b6:	2c30      	cmp	r4, #48	; 0x30
 80181b8:	d107      	bne.n	80181ca <_strtol_l.constprop.0+0x56>
 80181ba:	782c      	ldrb	r4, [r5, #0]
 80181bc:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80181c0:	2c58      	cmp	r4, #88	; 0x58
 80181c2:	d14d      	bne.n	8018260 <_strtol_l.constprop.0+0xec>
 80181c4:	786c      	ldrb	r4, [r5, #1]
 80181c6:	2310      	movs	r3, #16
 80181c8:	3502      	adds	r5, #2
 80181ca:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80181ce:	f108 38ff 	add.w	r8, r8, #4294967295
 80181d2:	f04f 0e00 	mov.w	lr, #0
 80181d6:	fbb8 f9f3 	udiv	r9, r8, r3
 80181da:	4676      	mov	r6, lr
 80181dc:	fb03 8a19 	mls	sl, r3, r9, r8
 80181e0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80181e4:	f1bc 0f09 	cmp.w	ip, #9
 80181e8:	d816      	bhi.n	8018218 <_strtol_l.constprop.0+0xa4>
 80181ea:	4664      	mov	r4, ip
 80181ec:	42a3      	cmp	r3, r4
 80181ee:	dd24      	ble.n	801823a <_strtol_l.constprop.0+0xc6>
 80181f0:	f1be 3fff 	cmp.w	lr, #4294967295
 80181f4:	d008      	beq.n	8018208 <_strtol_l.constprop.0+0x94>
 80181f6:	45b1      	cmp	r9, r6
 80181f8:	d31c      	bcc.n	8018234 <_strtol_l.constprop.0+0xc0>
 80181fa:	d101      	bne.n	8018200 <_strtol_l.constprop.0+0x8c>
 80181fc:	45a2      	cmp	sl, r4
 80181fe:	db19      	blt.n	8018234 <_strtol_l.constprop.0+0xc0>
 8018200:	fb06 4603 	mla	r6, r6, r3, r4
 8018204:	f04f 0e01 	mov.w	lr, #1
 8018208:	f815 4b01 	ldrb.w	r4, [r5], #1
 801820c:	e7e8      	b.n	80181e0 <_strtol_l.constprop.0+0x6c>
 801820e:	2c2b      	cmp	r4, #43	; 0x2b
 8018210:	bf04      	itt	eq
 8018212:	782c      	ldrbeq	r4, [r5, #0]
 8018214:	1cb5      	addeq	r5, r6, #2
 8018216:	e7ca      	b.n	80181ae <_strtol_l.constprop.0+0x3a>
 8018218:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801821c:	f1bc 0f19 	cmp.w	ip, #25
 8018220:	d801      	bhi.n	8018226 <_strtol_l.constprop.0+0xb2>
 8018222:	3c37      	subs	r4, #55	; 0x37
 8018224:	e7e2      	b.n	80181ec <_strtol_l.constprop.0+0x78>
 8018226:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801822a:	f1bc 0f19 	cmp.w	ip, #25
 801822e:	d804      	bhi.n	801823a <_strtol_l.constprop.0+0xc6>
 8018230:	3c57      	subs	r4, #87	; 0x57
 8018232:	e7db      	b.n	80181ec <_strtol_l.constprop.0+0x78>
 8018234:	f04f 3eff 	mov.w	lr, #4294967295
 8018238:	e7e6      	b.n	8018208 <_strtol_l.constprop.0+0x94>
 801823a:	f1be 3fff 	cmp.w	lr, #4294967295
 801823e:	d105      	bne.n	801824c <_strtol_l.constprop.0+0xd8>
 8018240:	2322      	movs	r3, #34	; 0x22
 8018242:	6003      	str	r3, [r0, #0]
 8018244:	4646      	mov	r6, r8
 8018246:	b942      	cbnz	r2, 801825a <_strtol_l.constprop.0+0xe6>
 8018248:	4630      	mov	r0, r6
 801824a:	e79e      	b.n	801818a <_strtol_l.constprop.0+0x16>
 801824c:	b107      	cbz	r7, 8018250 <_strtol_l.constprop.0+0xdc>
 801824e:	4276      	negs	r6, r6
 8018250:	2a00      	cmp	r2, #0
 8018252:	d0f9      	beq.n	8018248 <_strtol_l.constprop.0+0xd4>
 8018254:	f1be 0f00 	cmp.w	lr, #0
 8018258:	d000      	beq.n	801825c <_strtol_l.constprop.0+0xe8>
 801825a:	1e69      	subs	r1, r5, #1
 801825c:	6011      	str	r1, [r2, #0]
 801825e:	e7f3      	b.n	8018248 <_strtol_l.constprop.0+0xd4>
 8018260:	2430      	movs	r4, #48	; 0x30
 8018262:	2b00      	cmp	r3, #0
 8018264:	d1b1      	bne.n	80181ca <_strtol_l.constprop.0+0x56>
 8018266:	2308      	movs	r3, #8
 8018268:	e7af      	b.n	80181ca <_strtol_l.constprop.0+0x56>
 801826a:	2c30      	cmp	r4, #48	; 0x30
 801826c:	d0a5      	beq.n	80181ba <_strtol_l.constprop.0+0x46>
 801826e:	230a      	movs	r3, #10
 8018270:	e7ab      	b.n	80181ca <_strtol_l.constprop.0+0x56>
 8018272:	bf00      	nop
 8018274:	08018653 	.word	0x08018653

08018278 <_strtol_r>:
 8018278:	f7ff bf7c 	b.w	8018174 <_strtol_l.constprop.0>

0801827c <_strtoul_l.constprop.0>:
 801827c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018280:	4f36      	ldr	r7, [pc, #216]	; (801835c <_strtoul_l.constprop.0+0xe0>)
 8018282:	4686      	mov	lr, r0
 8018284:	460d      	mov	r5, r1
 8018286:	4628      	mov	r0, r5
 8018288:	f815 4b01 	ldrb.w	r4, [r5], #1
 801828c:	5d3e      	ldrb	r6, [r7, r4]
 801828e:	f016 0608 	ands.w	r6, r6, #8
 8018292:	d1f8      	bne.n	8018286 <_strtoul_l.constprop.0+0xa>
 8018294:	2c2d      	cmp	r4, #45	; 0x2d
 8018296:	d130      	bne.n	80182fa <_strtoul_l.constprop.0+0x7e>
 8018298:	782c      	ldrb	r4, [r5, #0]
 801829a:	2601      	movs	r6, #1
 801829c:	1c85      	adds	r5, r0, #2
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d057      	beq.n	8018352 <_strtoul_l.constprop.0+0xd6>
 80182a2:	2b10      	cmp	r3, #16
 80182a4:	d109      	bne.n	80182ba <_strtoul_l.constprop.0+0x3e>
 80182a6:	2c30      	cmp	r4, #48	; 0x30
 80182a8:	d107      	bne.n	80182ba <_strtoul_l.constprop.0+0x3e>
 80182aa:	7828      	ldrb	r0, [r5, #0]
 80182ac:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80182b0:	2858      	cmp	r0, #88	; 0x58
 80182b2:	d149      	bne.n	8018348 <_strtoul_l.constprop.0+0xcc>
 80182b4:	786c      	ldrb	r4, [r5, #1]
 80182b6:	2310      	movs	r3, #16
 80182b8:	3502      	adds	r5, #2
 80182ba:	f04f 38ff 	mov.w	r8, #4294967295
 80182be:	2700      	movs	r7, #0
 80182c0:	fbb8 f8f3 	udiv	r8, r8, r3
 80182c4:	fb03 f908 	mul.w	r9, r3, r8
 80182c8:	ea6f 0909 	mvn.w	r9, r9
 80182cc:	4638      	mov	r0, r7
 80182ce:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80182d2:	f1bc 0f09 	cmp.w	ip, #9
 80182d6:	d815      	bhi.n	8018304 <_strtoul_l.constprop.0+0x88>
 80182d8:	4664      	mov	r4, ip
 80182da:	42a3      	cmp	r3, r4
 80182dc:	dd23      	ble.n	8018326 <_strtoul_l.constprop.0+0xaa>
 80182de:	f1b7 3fff 	cmp.w	r7, #4294967295
 80182e2:	d007      	beq.n	80182f4 <_strtoul_l.constprop.0+0x78>
 80182e4:	4580      	cmp	r8, r0
 80182e6:	d31b      	bcc.n	8018320 <_strtoul_l.constprop.0+0xa4>
 80182e8:	d101      	bne.n	80182ee <_strtoul_l.constprop.0+0x72>
 80182ea:	45a1      	cmp	r9, r4
 80182ec:	db18      	blt.n	8018320 <_strtoul_l.constprop.0+0xa4>
 80182ee:	fb00 4003 	mla	r0, r0, r3, r4
 80182f2:	2701      	movs	r7, #1
 80182f4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80182f8:	e7e9      	b.n	80182ce <_strtoul_l.constprop.0+0x52>
 80182fa:	2c2b      	cmp	r4, #43	; 0x2b
 80182fc:	bf04      	itt	eq
 80182fe:	782c      	ldrbeq	r4, [r5, #0]
 8018300:	1c85      	addeq	r5, r0, #2
 8018302:	e7cc      	b.n	801829e <_strtoul_l.constprop.0+0x22>
 8018304:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8018308:	f1bc 0f19 	cmp.w	ip, #25
 801830c:	d801      	bhi.n	8018312 <_strtoul_l.constprop.0+0x96>
 801830e:	3c37      	subs	r4, #55	; 0x37
 8018310:	e7e3      	b.n	80182da <_strtoul_l.constprop.0+0x5e>
 8018312:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8018316:	f1bc 0f19 	cmp.w	ip, #25
 801831a:	d804      	bhi.n	8018326 <_strtoul_l.constprop.0+0xaa>
 801831c:	3c57      	subs	r4, #87	; 0x57
 801831e:	e7dc      	b.n	80182da <_strtoul_l.constprop.0+0x5e>
 8018320:	f04f 37ff 	mov.w	r7, #4294967295
 8018324:	e7e6      	b.n	80182f4 <_strtoul_l.constprop.0+0x78>
 8018326:	1c7b      	adds	r3, r7, #1
 8018328:	d106      	bne.n	8018338 <_strtoul_l.constprop.0+0xbc>
 801832a:	2322      	movs	r3, #34	; 0x22
 801832c:	f8ce 3000 	str.w	r3, [lr]
 8018330:	4638      	mov	r0, r7
 8018332:	b932      	cbnz	r2, 8018342 <_strtoul_l.constprop.0+0xc6>
 8018334:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018338:	b106      	cbz	r6, 801833c <_strtoul_l.constprop.0+0xc0>
 801833a:	4240      	negs	r0, r0
 801833c:	2a00      	cmp	r2, #0
 801833e:	d0f9      	beq.n	8018334 <_strtoul_l.constprop.0+0xb8>
 8018340:	b107      	cbz	r7, 8018344 <_strtoul_l.constprop.0+0xc8>
 8018342:	1e69      	subs	r1, r5, #1
 8018344:	6011      	str	r1, [r2, #0]
 8018346:	e7f5      	b.n	8018334 <_strtoul_l.constprop.0+0xb8>
 8018348:	2430      	movs	r4, #48	; 0x30
 801834a:	2b00      	cmp	r3, #0
 801834c:	d1b5      	bne.n	80182ba <_strtoul_l.constprop.0+0x3e>
 801834e:	2308      	movs	r3, #8
 8018350:	e7b3      	b.n	80182ba <_strtoul_l.constprop.0+0x3e>
 8018352:	2c30      	cmp	r4, #48	; 0x30
 8018354:	d0a9      	beq.n	80182aa <_strtoul_l.constprop.0+0x2e>
 8018356:	230a      	movs	r3, #10
 8018358:	e7af      	b.n	80182ba <_strtoul_l.constprop.0+0x3e>
 801835a:	bf00      	nop
 801835c:	08018653 	.word	0x08018653

08018360 <_strtoul_r>:
 8018360:	f7ff bf8c 	b.w	801827c <_strtoul_l.constprop.0>

08018364 <_malloc_usable_size_r>:
 8018364:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018368:	1f18      	subs	r0, r3, #4
 801836a:	2b00      	cmp	r3, #0
 801836c:	bfbc      	itt	lt
 801836e:	580b      	ldrlt	r3, [r1, r0]
 8018370:	18c0      	addlt	r0, r0, r3
 8018372:	4770      	bx	lr

08018374 <_init>:
 8018374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018376:	bf00      	nop
 8018378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801837a:	bc08      	pop	{r3}
 801837c:	469e      	mov	lr, r3
 801837e:	4770      	bx	lr

08018380 <_fini>:
 8018380:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018382:	bf00      	nop
 8018384:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018386:	bc08      	pop	{r3}
 8018388:	469e      	mov	lr, r3
 801838a:	4770      	bx	lr
