
LAB4_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030dc  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080031e8  080031e8  000131e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800320c  0800320c  000200cc  2**0
                  CONTENTS
  4 .ARM          00000000  0800320c  0800320c  000200cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800320c  0800320c  000200cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800320c  0800320c  0001320c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003210  08003210  00013210  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  08003214  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d0  200000cc  080032e0  000200cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000019c  080032e0  0002019c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b71f  00000000  00000000  000200f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f89  00000000  00000000  0002b814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b50  00000000  00000000  0002d7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a20  00000000  00000000  0002e2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017f2f  00000000  00000000  0002ed10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c971  00000000  00000000  00046c3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008617c  00000000  00000000  000535b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d972c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d9c  00000000  00000000  000d9780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000cc 	.word	0x200000cc
 8000128:	00000000 	.word	0x00000000
 800012c:	080031d0 	.word	0x080031d0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d0 	.word	0x200000d0
 8000148:	080031d0 	.word	0x080031d0

0800014c <subKeyProcess_1>:

int timerForKeyPress_1 = 200;
int timerForKeyPress_2 = 200;
int timerForKeyPress_3 = 200;

void subKeyProcess_1(void){
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	button1_flag = 1;
 8000150:	4b03      	ldr	r3, [pc, #12]	; (8000160 <subKeyProcess_1+0x14>)
 8000152:	2201      	movs	r2, #1
 8000154:	601a      	str	r2, [r3, #0]
}
 8000156:	bf00      	nop
 8000158:	46bd      	mov	sp, r7
 800015a:	bc80      	pop	{r7}
 800015c:	4770      	bx	lr
 800015e:	bf00      	nop
 8000160:	200000e8 	.word	0x200000e8

08000164 <subKeyProcess_2>:

void subKeyProcess_2(void){
 8000164:	b480      	push	{r7}
 8000166:	af00      	add	r7, sp, #0
	button2_flag = 1;
 8000168:	4b03      	ldr	r3, [pc, #12]	; (8000178 <subKeyProcess_2+0x14>)
 800016a:	2201      	movs	r2, #1
 800016c:	601a      	str	r2, [r3, #0]
}
 800016e:	bf00      	nop
 8000170:	46bd      	mov	sp, r7
 8000172:	bc80      	pop	{r7}
 8000174:	4770      	bx	lr
 8000176:	bf00      	nop
 8000178:	200000ec 	.word	0x200000ec

0800017c <subKeyProcess_3>:

void subKeyProcess_3(void){
 800017c:	b480      	push	{r7}
 800017e:	af00      	add	r7, sp, #0
	button3_flag = 1;
 8000180:	4b03      	ldr	r3, [pc, #12]	; (8000190 <subKeyProcess_3+0x14>)
 8000182:	2201      	movs	r2, #1
 8000184:	601a      	str	r2, [r3, #0]
}
 8000186:	bf00      	nop
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	200000f0 	.word	0x200000f0

08000194 <isButton1Pressed>:

int isButton1Pressed(void){
 8000194:	b480      	push	{r7}
 8000196:	af00      	add	r7, sp, #0
	if (button1_flag == 1){
 8000198:	4b06      	ldr	r3, [pc, #24]	; (80001b4 <isButton1Pressed+0x20>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	2b01      	cmp	r3, #1
 800019e:	d104      	bne.n	80001aa <isButton1Pressed+0x16>
		button1_flag = 0;
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <isButton1Pressed+0x20>)
 80001a2:	2200      	movs	r2, #0
 80001a4:	601a      	str	r2, [r3, #0]
		return 1;
 80001a6:	2301      	movs	r3, #1
 80001a8:	e000      	b.n	80001ac <isButton1Pressed+0x18>
	}
	else return 0;
 80001aa:	2300      	movs	r3, #0
}
 80001ac:	4618      	mov	r0, r3
 80001ae:	46bd      	mov	sp, r7
 80001b0:	bc80      	pop	{r7}
 80001b2:	4770      	bx	lr
 80001b4:	200000e8 	.word	0x200000e8

080001b8 <getKeyInput_1>:
		return 1;
	}
	else return 0;
}

void getKeyInput_1(void){
 80001b8:	b580      	push	{r7, lr}
 80001ba:	af00      	add	r7, sp, #0
	KeyReg0_B1 = KeyReg1_B1;
 80001bc:	4b1f      	ldr	r3, [pc, #124]	; (800023c <getKeyInput_1+0x84>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	4a1f      	ldr	r2, [pc, #124]	; (8000240 <getKeyInput_1+0x88>)
 80001c2:	6013      	str	r3, [r2, #0]
	KeyReg1_B1 = KeyReg2_B1;
 80001c4:	4b1f      	ldr	r3, [pc, #124]	; (8000244 <getKeyInput_1+0x8c>)
 80001c6:	681b      	ldr	r3, [r3, #0]
 80001c8:	4a1c      	ldr	r2, [pc, #112]	; (800023c <getKeyInput_1+0x84>)
 80001ca:	6013      	str	r3, [r2, #0]
	KeyReg2_B1 = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, BUTTON_1_Pin); //Read current signal of button
 80001cc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80001d0:	481d      	ldr	r0, [pc, #116]	; (8000248 <getKeyInput_1+0x90>)
 80001d2:	f001 fef7 	bl	8001fc4 <HAL_GPIO_ReadPin>
 80001d6:	4603      	mov	r3, r0
 80001d8:	461a      	mov	r2, r3
 80001da:	4b1a      	ldr	r3, [pc, #104]	; (8000244 <getKeyInput_1+0x8c>)
 80001dc:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_B1 == KeyReg1_B1) && (KeyReg1_B1 == KeyReg2_B1)){	//Debounce
 80001de:	4b18      	ldr	r3, [pc, #96]	; (8000240 <getKeyInput_1+0x88>)
 80001e0:	681a      	ldr	r2, [r3, #0]
 80001e2:	4b16      	ldr	r3, [pc, #88]	; (800023c <getKeyInput_1+0x84>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	429a      	cmp	r2, r3
 80001e8:	d125      	bne.n	8000236 <getKeyInput_1+0x7e>
 80001ea:	4b14      	ldr	r3, [pc, #80]	; (800023c <getKeyInput_1+0x84>)
 80001ec:	681a      	ldr	r2, [r3, #0]
 80001ee:	4b15      	ldr	r3, [pc, #84]	; (8000244 <getKeyInput_1+0x8c>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	429a      	cmp	r2, r3
 80001f4:	d11f      	bne.n	8000236 <getKeyInput_1+0x7e>
		if (KeyReg3_B1 != KeyReg2_B1){
 80001f6:	4b15      	ldr	r3, [pc, #84]	; (800024c <getKeyInput_1+0x94>)
 80001f8:	681a      	ldr	r2, [r3, #0]
 80001fa:	4b12      	ldr	r3, [pc, #72]	; (8000244 <getKeyInput_1+0x8c>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d00d      	beq.n	800021e <getKeyInput_1+0x66>
			KeyReg3_B1 = KeyReg2_B1;
 8000202:	4b10      	ldr	r3, [pc, #64]	; (8000244 <getKeyInput_1+0x8c>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a11      	ldr	r2, [pc, #68]	; (800024c <getKeyInput_1+0x94>)
 8000208:	6013      	str	r3, [r2, #0]
			if (KeyReg2_B1 == PRESSED_STATE){
 800020a:	4b0e      	ldr	r3, [pc, #56]	; (8000244 <getKeyInput_1+0x8c>)
 800020c:	681b      	ldr	r3, [r3, #0]
 800020e:	2b00      	cmp	r3, #0
 8000210:	d111      	bne.n	8000236 <getKeyInput_1+0x7e>
				subKeyProcess_1();
 8000212:	f7ff ff9b 	bl	800014c <subKeyProcess_1>
				timerForKeyPress_1 = 200;
 8000216:	4b0e      	ldr	r3, [pc, #56]	; (8000250 <getKeyInput_1+0x98>)
 8000218:	22c8      	movs	r2, #200	; 0xc8
 800021a:	601a      	str	r2, [r3, #0]
			if (timerForKeyPress_1 == 0){
				KeyReg3_B1 = NORMAL_STATE;
			}
		}
	}
}
 800021c:	e00b      	b.n	8000236 <getKeyInput_1+0x7e>
			timerForKeyPress_1--;
 800021e:	4b0c      	ldr	r3, [pc, #48]	; (8000250 <getKeyInput_1+0x98>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	3b01      	subs	r3, #1
 8000224:	4a0a      	ldr	r2, [pc, #40]	; (8000250 <getKeyInput_1+0x98>)
 8000226:	6013      	str	r3, [r2, #0]
			if (timerForKeyPress_1 == 0){
 8000228:	4b09      	ldr	r3, [pc, #36]	; (8000250 <getKeyInput_1+0x98>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b00      	cmp	r3, #0
 800022e:	d102      	bne.n	8000236 <getKeyInput_1+0x7e>
				KeyReg3_B1 = NORMAL_STATE;
 8000230:	4b06      	ldr	r3, [pc, #24]	; (800024c <getKeyInput_1+0x94>)
 8000232:	2201      	movs	r2, #1
 8000234:	601a      	str	r2, [r3, #0]
}
 8000236:	bf00      	nop
 8000238:	bd80      	pop	{r7, pc}
 800023a:	bf00      	nop
 800023c:	20000004 	.word	0x20000004
 8000240:	20000000 	.word	0x20000000
 8000244:	20000008 	.word	0x20000008
 8000248:	40010c00 	.word	0x40010c00
 800024c:	2000000c 	.word	0x2000000c
 8000250:	20000030 	.word	0x20000030

08000254 <getKeyInput_2>:

void getKeyInput_2(void){
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	KeyReg0_B2 = KeyReg1_B2;
 8000258:	4b1f      	ldr	r3, [pc, #124]	; (80002d8 <getKeyInput_2+0x84>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a1f      	ldr	r2, [pc, #124]	; (80002dc <getKeyInput_2+0x88>)
 800025e:	6013      	str	r3, [r2, #0]
	KeyReg1_B2 = KeyReg2_B2;
 8000260:	4b1f      	ldr	r3, [pc, #124]	; (80002e0 <getKeyInput_2+0x8c>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a1c      	ldr	r2, [pc, #112]	; (80002d8 <getKeyInput_2+0x84>)
 8000266:	6013      	str	r3, [r2, #0]
	KeyReg2_B2 = HAL_GPIO_ReadPin(BUTTON_2_GPIO_Port, BUTTON_2_Pin); //Read current signal of button
 8000268:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800026c:	481d      	ldr	r0, [pc, #116]	; (80002e4 <getKeyInput_2+0x90>)
 800026e:	f001 fea9 	bl	8001fc4 <HAL_GPIO_ReadPin>
 8000272:	4603      	mov	r3, r0
 8000274:	461a      	mov	r2, r3
 8000276:	4b1a      	ldr	r3, [pc, #104]	; (80002e0 <getKeyInput_2+0x8c>)
 8000278:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_B2 == KeyReg1_B2) && (KeyReg1_B2 == KeyReg2_B2)){	//Debounce
 800027a:	4b18      	ldr	r3, [pc, #96]	; (80002dc <getKeyInput_2+0x88>)
 800027c:	681a      	ldr	r2, [r3, #0]
 800027e:	4b16      	ldr	r3, [pc, #88]	; (80002d8 <getKeyInput_2+0x84>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	429a      	cmp	r2, r3
 8000284:	d125      	bne.n	80002d2 <getKeyInput_2+0x7e>
 8000286:	4b14      	ldr	r3, [pc, #80]	; (80002d8 <getKeyInput_2+0x84>)
 8000288:	681a      	ldr	r2, [r3, #0]
 800028a:	4b15      	ldr	r3, [pc, #84]	; (80002e0 <getKeyInput_2+0x8c>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	429a      	cmp	r2, r3
 8000290:	d11f      	bne.n	80002d2 <getKeyInput_2+0x7e>
		if (KeyReg3_B2 != KeyReg2_B2){
 8000292:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <getKeyInput_2+0x94>)
 8000294:	681a      	ldr	r2, [r3, #0]
 8000296:	4b12      	ldr	r3, [pc, #72]	; (80002e0 <getKeyInput_2+0x8c>)
 8000298:	681b      	ldr	r3, [r3, #0]
 800029a:	429a      	cmp	r2, r3
 800029c:	d00d      	beq.n	80002ba <getKeyInput_2+0x66>
			KeyReg3_B2 = KeyReg2_B2;
 800029e:	4b10      	ldr	r3, [pc, #64]	; (80002e0 <getKeyInput_2+0x8c>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	4a11      	ldr	r2, [pc, #68]	; (80002e8 <getKeyInput_2+0x94>)
 80002a4:	6013      	str	r3, [r2, #0]
			if (KeyReg2_B2 == PRESSED_STATE){
 80002a6:	4b0e      	ldr	r3, [pc, #56]	; (80002e0 <getKeyInput_2+0x8c>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d111      	bne.n	80002d2 <getKeyInput_2+0x7e>
				subKeyProcess_2();
 80002ae:	f7ff ff59 	bl	8000164 <subKeyProcess_2>
				timerForKeyPress_2 = 200;
 80002b2:	4b0e      	ldr	r3, [pc, #56]	; (80002ec <getKeyInput_2+0x98>)
 80002b4:	22c8      	movs	r2, #200	; 0xc8
 80002b6:	601a      	str	r2, [r3, #0]
			if (timerForKeyPress_2 == 0){
				KeyReg3_B2 = NORMAL_STATE;
			}
		}
	}
}
 80002b8:	e00b      	b.n	80002d2 <getKeyInput_2+0x7e>
			timerForKeyPress_2--;
 80002ba:	4b0c      	ldr	r3, [pc, #48]	; (80002ec <getKeyInput_2+0x98>)
 80002bc:	681b      	ldr	r3, [r3, #0]
 80002be:	3b01      	subs	r3, #1
 80002c0:	4a0a      	ldr	r2, [pc, #40]	; (80002ec <getKeyInput_2+0x98>)
 80002c2:	6013      	str	r3, [r2, #0]
			if (timerForKeyPress_2 == 0){
 80002c4:	4b09      	ldr	r3, [pc, #36]	; (80002ec <getKeyInput_2+0x98>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d102      	bne.n	80002d2 <getKeyInput_2+0x7e>
				KeyReg3_B2 = NORMAL_STATE;
 80002cc:	4b06      	ldr	r3, [pc, #24]	; (80002e8 <getKeyInput_2+0x94>)
 80002ce:	2201      	movs	r2, #1
 80002d0:	601a      	str	r2, [r3, #0]
}
 80002d2:	bf00      	nop
 80002d4:	bd80      	pop	{r7, pc}
 80002d6:	bf00      	nop
 80002d8:	20000014 	.word	0x20000014
 80002dc:	20000010 	.word	0x20000010
 80002e0:	20000018 	.word	0x20000018
 80002e4:	40010c00 	.word	0x40010c00
 80002e8:	2000001c 	.word	0x2000001c
 80002ec:	20000034 	.word	0x20000034

080002f0 <getKeyInput_3>:

void getKeyInput_3(void){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
	KeyReg0_B3 = KeyReg1_B3;
 80002f4:	4b1f      	ldr	r3, [pc, #124]	; (8000374 <getKeyInput_3+0x84>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4a1f      	ldr	r2, [pc, #124]	; (8000378 <getKeyInput_3+0x88>)
 80002fa:	6013      	str	r3, [r2, #0]
	KeyReg1_B3 = KeyReg2_B3;
 80002fc:	4b1f      	ldr	r3, [pc, #124]	; (800037c <getKeyInput_3+0x8c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a1c      	ldr	r2, [pc, #112]	; (8000374 <getKeyInput_3+0x84>)
 8000302:	6013      	str	r3, [r2, #0]
	KeyReg2_B3 = HAL_GPIO_ReadPin(BUTTON_3_GPIO_Port, BUTTON_3_Pin); //Read current signal of button
 8000304:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000308:	481d      	ldr	r0, [pc, #116]	; (8000380 <getKeyInput_3+0x90>)
 800030a:	f001 fe5b 	bl	8001fc4 <HAL_GPIO_ReadPin>
 800030e:	4603      	mov	r3, r0
 8000310:	461a      	mov	r2, r3
 8000312:	4b1a      	ldr	r3, [pc, #104]	; (800037c <getKeyInput_3+0x8c>)
 8000314:	601a      	str	r2, [r3, #0]
	if ((KeyReg0_B3 == KeyReg1_B3) && (KeyReg1_B3 == KeyReg2_B3)){	//Debounce
 8000316:	4b18      	ldr	r3, [pc, #96]	; (8000378 <getKeyInput_3+0x88>)
 8000318:	681a      	ldr	r2, [r3, #0]
 800031a:	4b16      	ldr	r3, [pc, #88]	; (8000374 <getKeyInput_3+0x84>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	429a      	cmp	r2, r3
 8000320:	d125      	bne.n	800036e <getKeyInput_3+0x7e>
 8000322:	4b14      	ldr	r3, [pc, #80]	; (8000374 <getKeyInput_3+0x84>)
 8000324:	681a      	ldr	r2, [r3, #0]
 8000326:	4b15      	ldr	r3, [pc, #84]	; (800037c <getKeyInput_3+0x8c>)
 8000328:	681b      	ldr	r3, [r3, #0]
 800032a:	429a      	cmp	r2, r3
 800032c:	d11f      	bne.n	800036e <getKeyInput_3+0x7e>
		if (KeyReg3_B3 != KeyReg2_B3){
 800032e:	4b15      	ldr	r3, [pc, #84]	; (8000384 <getKeyInput_3+0x94>)
 8000330:	681a      	ldr	r2, [r3, #0]
 8000332:	4b12      	ldr	r3, [pc, #72]	; (800037c <getKeyInput_3+0x8c>)
 8000334:	681b      	ldr	r3, [r3, #0]
 8000336:	429a      	cmp	r2, r3
 8000338:	d00d      	beq.n	8000356 <getKeyInput_3+0x66>
			KeyReg3_B3 = KeyReg2_B3;
 800033a:	4b10      	ldr	r3, [pc, #64]	; (800037c <getKeyInput_3+0x8c>)
 800033c:	681b      	ldr	r3, [r3, #0]
 800033e:	4a11      	ldr	r2, [pc, #68]	; (8000384 <getKeyInput_3+0x94>)
 8000340:	6013      	str	r3, [r2, #0]
			if (KeyReg2_B3 == PRESSED_STATE){
 8000342:	4b0e      	ldr	r3, [pc, #56]	; (800037c <getKeyInput_3+0x8c>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	2b00      	cmp	r3, #0
 8000348:	d111      	bne.n	800036e <getKeyInput_3+0x7e>
				subKeyProcess_3();
 800034a:	f7ff ff17 	bl	800017c <subKeyProcess_3>
				timerForKeyPress_3 = 200;
 800034e:	4b0e      	ldr	r3, [pc, #56]	; (8000388 <getKeyInput_3+0x98>)
 8000350:	22c8      	movs	r2, #200	; 0xc8
 8000352:	601a      	str	r2, [r3, #0]
			if (timerForKeyPress_3 == 0){
				KeyReg3_B3 = NORMAL_STATE;
			}
		}
	}
}
 8000354:	e00b      	b.n	800036e <getKeyInput_3+0x7e>
			timerForKeyPress_3--;
 8000356:	4b0c      	ldr	r3, [pc, #48]	; (8000388 <getKeyInput_3+0x98>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	3b01      	subs	r3, #1
 800035c:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <getKeyInput_3+0x98>)
 800035e:	6013      	str	r3, [r2, #0]
			if (timerForKeyPress_3 == 0){
 8000360:	4b09      	ldr	r3, [pc, #36]	; (8000388 <getKeyInput_3+0x98>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d102      	bne.n	800036e <getKeyInput_3+0x7e>
				KeyReg3_B3 = NORMAL_STATE;
 8000368:	4b06      	ldr	r3, [pc, #24]	; (8000384 <getKeyInput_3+0x94>)
 800036a:	2201      	movs	r2, #1
 800036c:	601a      	str	r2, [r3, #0]
}
 800036e:	bf00      	nop
 8000370:	bd80      	pop	{r7, pc}
 8000372:	bf00      	nop
 8000374:	20000024 	.word	0x20000024
 8000378:	20000020 	.word	0x20000020
 800037c:	20000028 	.word	0x20000028
 8000380:	40010c00 	.word	0x40010c00
 8000384:	2000002c 	.word	0x2000002c
 8000388:	20000038 	.word	0x20000038

0800038c <init7SEG>:

int index_led = 0;
int led_buffer_X[2] = {0, 0};
int led_buffer_Y[2] = {0, 0};

void init7SEG(void){
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, SET);
 8000390:	2201      	movs	r2, #1
 8000392:	2180      	movs	r1, #128	; 0x80
 8000394:	4825      	ldr	r0, [pc, #148]	; (800042c <init7SEG+0xa0>)
 8000396:	f001 fe2c 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, SET);
 800039a:	2201      	movs	r2, #1
 800039c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003a0:	4822      	ldr	r0, [pc, #136]	; (800042c <init7SEG+0xa0>)
 80003a2:	f001 fe26 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003ac:	481f      	ldr	r0, [pc, #124]	; (800042c <init7SEG+0xa0>)
 80003ae:	f001 fe20 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, SET);
 80003b2:	2201      	movs	r2, #1
 80003b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003b8:	481c      	ldr	r0, [pc, #112]	; (800042c <init7SEG+0xa0>)
 80003ba:	f001 fe1a 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 80003be:	2201      	movs	r2, #1
 80003c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c4:	4819      	ldr	r0, [pc, #100]	; (800042c <init7SEG+0xa0>)
 80003c6:	f001 fe14 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, SET);
 80003ca:	2201      	movs	r2, #1
 80003cc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d0:	4816      	ldr	r0, [pc, #88]	; (800042c <init7SEG+0xa0>)
 80003d2:	f001 fe0e 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, SET);
 80003d6:	2201      	movs	r2, #1
 80003d8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003dc:	4813      	ldr	r0, [pc, #76]	; (800042c <init7SEG+0xa0>)
 80003de:	f001 fe08 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, SET);
 80003e2:	2201      	movs	r2, #1
 80003e4:	2101      	movs	r1, #1
 80003e6:	4812      	ldr	r0, [pc, #72]	; (8000430 <init7SEG+0xa4>)
 80003e8:	f001 fe03 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, SET);
 80003ec:	2201      	movs	r2, #1
 80003ee:	2102      	movs	r1, #2
 80003f0:	480f      	ldr	r0, [pc, #60]	; (8000430 <init7SEG+0xa4>)
 80003f2:	f001 fdfe 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, SET);
 80003f6:	2201      	movs	r2, #1
 80003f8:	2104      	movs	r1, #4
 80003fa:	480d      	ldr	r0, [pc, #52]	; (8000430 <init7SEG+0xa4>)
 80003fc:	f001 fdf9 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, SET);
 8000400:	2201      	movs	r2, #1
 8000402:	2108      	movs	r1, #8
 8000404:	480a      	ldr	r0, [pc, #40]	; (8000430 <init7SEG+0xa4>)
 8000406:	f001 fdf4 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 800040a:	2201      	movs	r2, #1
 800040c:	2110      	movs	r1, #16
 800040e:	4808      	ldr	r0, [pc, #32]	; (8000430 <init7SEG+0xa4>)
 8000410:	f001 fdef 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, SET);
 8000414:	2201      	movs	r2, #1
 8000416:	2120      	movs	r1, #32
 8000418:	4805      	ldr	r0, [pc, #20]	; (8000430 <init7SEG+0xa4>)
 800041a:	f001 fdea 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, SET);
 800041e:	2201      	movs	r2, #1
 8000420:	2140      	movs	r1, #64	; 0x40
 8000422:	4803      	ldr	r0, [pc, #12]	; (8000430 <init7SEG+0xa4>)
 8000424:	f001 fde5 	bl	8001ff2 <HAL_GPIO_WritePin>
}
 8000428:	bf00      	nop
 800042a:	bd80      	pop	{r7, pc}
 800042c:	40010800 	.word	0x40010800
 8000430:	40010c00 	.word	0x40010c00

08000434 <display7SEG_X>:

void display7SEG_X(int number){
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	2b09      	cmp	r3, #9
 8000440:	f200 81bc 	bhi.w	80007bc <display7SEG_X+0x388>
 8000444:	a201      	add	r2, pc, #4	; (adr r2, 800044c <display7SEG_X+0x18>)
 8000446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800044a:	bf00      	nop
 800044c:	08000475 	.word	0x08000475
 8000450:	080004c9 	.word	0x080004c9
 8000454:	0800051d 	.word	0x0800051d
 8000458:	08000571 	.word	0x08000571
 800045c:	080005c5 	.word	0x080005c5
 8000460:	08000619 	.word	0x08000619
 8000464:	0800066d 	.word	0x0800066d
 8000468:	080006c1 	.word	0x080006c1
 800046c:	08000715 	.word	0x08000715
 8000470:	08000769 	.word	0x08000769
	switch(number){
	case 0:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 8000474:	2200      	movs	r2, #0
 8000476:	2180      	movs	r1, #128	; 0x80
 8000478:	48d3      	ldr	r0, [pc, #844]	; (80007c8 <display7SEG_X+0x394>)
 800047a:	f001 fdba 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 800047e:	2200      	movs	r2, #0
 8000480:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000484:	48d0      	ldr	r0, [pc, #832]	; (80007c8 <display7SEG_X+0x394>)
 8000486:	f001 fdb4 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000490:	48cd      	ldr	r0, [pc, #820]	; (80007c8 <display7SEG_X+0x394>)
 8000492:	f001 fdae 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 8000496:	2200      	movs	r2, #0
 8000498:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800049c:	48ca      	ldr	r0, [pc, #808]	; (80007c8 <display7SEG_X+0x394>)
 800049e:	f001 fda8 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, RESET);
 80004a2:	2200      	movs	r2, #0
 80004a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004a8:	48c7      	ldr	r0, [pc, #796]	; (80007c8 <display7SEG_X+0x394>)
 80004aa:	f001 fda2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 80004ae:	2200      	movs	r2, #0
 80004b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80004b4:	48c4      	ldr	r0, [pc, #784]	; (80007c8 <display7SEG_X+0x394>)
 80004b6:	f001 fd9c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, SET);
 80004ba:	2201      	movs	r2, #1
 80004bc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80004c0:	48c1      	ldr	r0, [pc, #772]	; (80007c8 <display7SEG_X+0x394>)
 80004c2:	f001 fd96 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80004c6:	e17a      	b.n	80007be <display7SEG_X+0x38a>
	case 1:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, SET);
 80004c8:	2201      	movs	r2, #1
 80004ca:	2180      	movs	r1, #128	; 0x80
 80004cc:	48be      	ldr	r0, [pc, #760]	; (80007c8 <display7SEG_X+0x394>)
 80004ce:	f001 fd90 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 80004d2:	2200      	movs	r2, #0
 80004d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004d8:	48bb      	ldr	r0, [pc, #748]	; (80007c8 <display7SEG_X+0x394>)
 80004da:	f001 fd8a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 80004de:	2200      	movs	r2, #0
 80004e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004e4:	48b8      	ldr	r0, [pc, #736]	; (80007c8 <display7SEG_X+0x394>)
 80004e6:	f001 fd84 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, SET);
 80004ea:	2201      	movs	r2, #1
 80004ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80004f0:	48b5      	ldr	r0, [pc, #724]	; (80007c8 <display7SEG_X+0x394>)
 80004f2:	f001 fd7e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80004fc:	48b2      	ldr	r0, [pc, #712]	; (80007c8 <display7SEG_X+0x394>)
 80004fe:	f001 fd78 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, SET);
 8000502:	2201      	movs	r2, #1
 8000504:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000508:	48af      	ldr	r0, [pc, #700]	; (80007c8 <display7SEG_X+0x394>)
 800050a:	f001 fd72 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, SET);
 800050e:	2201      	movs	r2, #1
 8000510:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000514:	48ac      	ldr	r0, [pc, #688]	; (80007c8 <display7SEG_X+0x394>)
 8000516:	f001 fd6c 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 800051a:	e150      	b.n	80007be <display7SEG_X+0x38a>
	case 2:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 800051c:	2200      	movs	r2, #0
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	48a9      	ldr	r0, [pc, #676]	; (80007c8 <display7SEG_X+0x394>)
 8000522:	f001 fd66 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 8000526:	2200      	movs	r2, #0
 8000528:	f44f 7180 	mov.w	r1, #256	; 0x100
 800052c:	48a6      	ldr	r0, [pc, #664]	; (80007c8 <display7SEG_X+0x394>)
 800052e:	f001 fd60 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, SET);
 8000532:	2201      	movs	r2, #1
 8000534:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000538:	48a3      	ldr	r0, [pc, #652]	; (80007c8 <display7SEG_X+0x394>)
 800053a:	f001 fd5a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 800053e:	2200      	movs	r2, #0
 8000540:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000544:	48a0      	ldr	r0, [pc, #640]	; (80007c8 <display7SEG_X+0x394>)
 8000546:	f001 fd54 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, RESET);
 800054a:	2200      	movs	r2, #0
 800054c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000550:	489d      	ldr	r0, [pc, #628]	; (80007c8 <display7SEG_X+0x394>)
 8000552:	f001 fd4e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, SET);
 8000556:	2201      	movs	r2, #1
 8000558:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800055c:	489a      	ldr	r0, [pc, #616]	; (80007c8 <display7SEG_X+0x394>)
 800055e:	f001 fd48 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 8000562:	2200      	movs	r2, #0
 8000564:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000568:	4897      	ldr	r0, [pc, #604]	; (80007c8 <display7SEG_X+0x394>)
 800056a:	f001 fd42 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 800056e:	e126      	b.n	80007be <display7SEG_X+0x38a>
	case 3:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 8000570:	2200      	movs	r2, #0
 8000572:	2180      	movs	r1, #128	; 0x80
 8000574:	4894      	ldr	r0, [pc, #592]	; (80007c8 <display7SEG_X+0x394>)
 8000576:	f001 fd3c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 800057a:	2200      	movs	r2, #0
 800057c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000580:	4891      	ldr	r0, [pc, #580]	; (80007c8 <display7SEG_X+0x394>)
 8000582:	f001 fd36 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 8000586:	2200      	movs	r2, #0
 8000588:	f44f 7100 	mov.w	r1, #512	; 0x200
 800058c:	488e      	ldr	r0, [pc, #568]	; (80007c8 <display7SEG_X+0x394>)
 800058e:	f001 fd30 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 8000592:	2200      	movs	r2, #0
 8000594:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000598:	488b      	ldr	r0, [pc, #556]	; (80007c8 <display7SEG_X+0x394>)
 800059a:	f001 fd2a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 800059e:	2201      	movs	r2, #1
 80005a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005a4:	4888      	ldr	r0, [pc, #544]	; (80007c8 <display7SEG_X+0x394>)
 80005a6:	f001 fd24 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, SET);
 80005aa:	2201      	movs	r2, #1
 80005ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005b0:	4885      	ldr	r0, [pc, #532]	; (80007c8 <display7SEG_X+0x394>)
 80005b2:	f001 fd1e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005bc:	4882      	ldr	r0, [pc, #520]	; (80007c8 <display7SEG_X+0x394>)
 80005be:	f001 fd18 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80005c2:	e0fc      	b.n	80007be <display7SEG_X+0x38a>
	case 4:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, SET);
 80005c4:	2201      	movs	r2, #1
 80005c6:	2180      	movs	r1, #128	; 0x80
 80005c8:	487f      	ldr	r0, [pc, #508]	; (80007c8 <display7SEG_X+0x394>)
 80005ca:	f001 fd12 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005d4:	487c      	ldr	r0, [pc, #496]	; (80007c8 <display7SEG_X+0x394>)
 80005d6:	f001 fd0c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 80005da:	2200      	movs	r2, #0
 80005dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005e0:	4879      	ldr	r0, [pc, #484]	; (80007c8 <display7SEG_X+0x394>)
 80005e2:	f001 fd06 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, SET);
 80005e6:	2201      	movs	r2, #1
 80005e8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80005ec:	4876      	ldr	r0, [pc, #472]	; (80007c8 <display7SEG_X+0x394>)
 80005ee:	f001 fd00 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 80005f2:	2201      	movs	r2, #1
 80005f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005f8:	4873      	ldr	r0, [pc, #460]	; (80007c8 <display7SEG_X+0x394>)
 80005fa:	f001 fcfa 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 80005fe:	2200      	movs	r2, #0
 8000600:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000604:	4870      	ldr	r0, [pc, #448]	; (80007c8 <display7SEG_X+0x394>)
 8000606:	f001 fcf4 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 800060a:	2200      	movs	r2, #0
 800060c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000610:	486d      	ldr	r0, [pc, #436]	; (80007c8 <display7SEG_X+0x394>)
 8000612:	f001 fcee 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000616:	e0d2      	b.n	80007be <display7SEG_X+0x38a>
	case 5:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 8000618:	2200      	movs	r2, #0
 800061a:	2180      	movs	r1, #128	; 0x80
 800061c:	486a      	ldr	r0, [pc, #424]	; (80007c8 <display7SEG_X+0x394>)
 800061e:	f001 fce8 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, SET);
 8000622:	2201      	movs	r2, #1
 8000624:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000628:	4867      	ldr	r0, [pc, #412]	; (80007c8 <display7SEG_X+0x394>)
 800062a:	f001 fce2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000634:	4864      	ldr	r0, [pc, #400]	; (80007c8 <display7SEG_X+0x394>)
 8000636:	f001 fcdc 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000640:	4861      	ldr	r0, [pc, #388]	; (80007c8 <display7SEG_X+0x394>)
 8000642:	f001 fcd6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 8000646:	2201      	movs	r2, #1
 8000648:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800064c:	485e      	ldr	r0, [pc, #376]	; (80007c8 <display7SEG_X+0x394>)
 800064e:	f001 fcd0 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 8000652:	2200      	movs	r2, #0
 8000654:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000658:	485b      	ldr	r0, [pc, #364]	; (80007c8 <display7SEG_X+0x394>)
 800065a:	f001 fcca 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 800065e:	2200      	movs	r2, #0
 8000660:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000664:	4858      	ldr	r0, [pc, #352]	; (80007c8 <display7SEG_X+0x394>)
 8000666:	f001 fcc4 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 800066a:	e0a8      	b.n	80007be <display7SEG_X+0x38a>
	case 6:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 800066c:	2200      	movs	r2, #0
 800066e:	2180      	movs	r1, #128	; 0x80
 8000670:	4855      	ldr	r0, [pc, #340]	; (80007c8 <display7SEG_X+0x394>)
 8000672:	f001 fcbe 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, SET);
 8000676:	2201      	movs	r2, #1
 8000678:	f44f 7180 	mov.w	r1, #256	; 0x100
 800067c:	4852      	ldr	r0, [pc, #328]	; (80007c8 <display7SEG_X+0x394>)
 800067e:	f001 fcb8 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000688:	484f      	ldr	r0, [pc, #316]	; (80007c8 <display7SEG_X+0x394>)
 800068a:	f001 fcb2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 800068e:	2200      	movs	r2, #0
 8000690:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000694:	484c      	ldr	r0, [pc, #304]	; (80007c8 <display7SEG_X+0x394>)
 8000696:	f001 fcac 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, RESET);
 800069a:	2200      	movs	r2, #0
 800069c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006a0:	4849      	ldr	r0, [pc, #292]	; (80007c8 <display7SEG_X+0x394>)
 80006a2:	f001 fca6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ac:	4846      	ldr	r0, [pc, #280]	; (80007c8 <display7SEG_X+0x394>)
 80006ae:	f001 fca0 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006b8:	4843      	ldr	r0, [pc, #268]	; (80007c8 <display7SEG_X+0x394>)
 80006ba:	f001 fc9a 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80006be:	e07e      	b.n	80007be <display7SEG_X+0x38a>
	case 7:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 80006c0:	2200      	movs	r2, #0
 80006c2:	2180      	movs	r1, #128	; 0x80
 80006c4:	4840      	ldr	r0, [pc, #256]	; (80007c8 <display7SEG_X+0x394>)
 80006c6:	f001 fc94 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 80006ca:	2200      	movs	r2, #0
 80006cc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006d0:	483d      	ldr	r0, [pc, #244]	; (80007c8 <display7SEG_X+0x394>)
 80006d2:	f001 fc8e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 80006d6:	2200      	movs	r2, #0
 80006d8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006dc:	483a      	ldr	r0, [pc, #232]	; (80007c8 <display7SEG_X+0x394>)
 80006de:	f001 fc88 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, SET);
 80006e2:	2201      	movs	r2, #1
 80006e4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006e8:	4837      	ldr	r0, [pc, #220]	; (80007c8 <display7SEG_X+0x394>)
 80006ea:	f001 fc82 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 80006ee:	2201      	movs	r2, #1
 80006f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006f4:	4834      	ldr	r0, [pc, #208]	; (80007c8 <display7SEG_X+0x394>)
 80006f6:	f001 fc7c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, SET);
 80006fa:	2201      	movs	r2, #1
 80006fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000700:	4831      	ldr	r0, [pc, #196]	; (80007c8 <display7SEG_X+0x394>)
 8000702:	f001 fc76 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, SET);
 8000706:	2201      	movs	r2, #1
 8000708:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800070c:	482e      	ldr	r0, [pc, #184]	; (80007c8 <display7SEG_X+0x394>)
 800070e:	f001 fc70 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000712:	e054      	b.n	80007be <display7SEG_X+0x38a>
	case 8:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	482b      	ldr	r0, [pc, #172]	; (80007c8 <display7SEG_X+0x394>)
 800071a:	f001 fc6a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 800071e:	2200      	movs	r2, #0
 8000720:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000724:	4828      	ldr	r0, [pc, #160]	; (80007c8 <display7SEG_X+0x394>)
 8000726:	f001 fc64 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 800072a:	2200      	movs	r2, #0
 800072c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000730:	4825      	ldr	r0, [pc, #148]	; (80007c8 <display7SEG_X+0x394>)
 8000732:	f001 fc5e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 8000736:	2200      	movs	r2, #0
 8000738:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800073c:	4822      	ldr	r0, [pc, #136]	; (80007c8 <display7SEG_X+0x394>)
 800073e:	f001 fc58 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, RESET);
 8000742:	2200      	movs	r2, #0
 8000744:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000748:	481f      	ldr	r0, [pc, #124]	; (80007c8 <display7SEG_X+0x394>)
 800074a:	f001 fc52 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 800074e:	2200      	movs	r2, #0
 8000750:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000754:	481c      	ldr	r0, [pc, #112]	; (80007c8 <display7SEG_X+0x394>)
 8000756:	f001 fc4c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000760:	4819      	ldr	r0, [pc, #100]	; (80007c8 <display7SEG_X+0x394>)
 8000762:	f001 fc46 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000766:	e02a      	b.n	80007be <display7SEG_X+0x38a>
	case 9:
		HAL_GPIO_WritePin(SEG0_X_GPIO_Port, SEG0_X_Pin, RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2180      	movs	r1, #128	; 0x80
 800076c:	4816      	ldr	r0, [pc, #88]	; (80007c8 <display7SEG_X+0x394>)
 800076e:	f001 fc40 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_X_GPIO_Port, SEG1_X_Pin, RESET);
 8000772:	2200      	movs	r2, #0
 8000774:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000778:	4813      	ldr	r0, [pc, #76]	; (80007c8 <display7SEG_X+0x394>)
 800077a:	f001 fc3a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_X_GPIO_Port, SEG2_X_Pin, RESET);
 800077e:	2200      	movs	r2, #0
 8000780:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000784:	4810      	ldr	r0, [pc, #64]	; (80007c8 <display7SEG_X+0x394>)
 8000786:	f001 fc34 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_X_GPIO_Port, SEG3_X_Pin, RESET);
 800078a:	2200      	movs	r2, #0
 800078c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000790:	480d      	ldr	r0, [pc, #52]	; (80007c8 <display7SEG_X+0x394>)
 8000792:	f001 fc2e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_X_GPIO_Port, SEG4_X_Pin, SET);
 8000796:	2201      	movs	r2, #1
 8000798:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800079c:	480a      	ldr	r0, [pc, #40]	; (80007c8 <display7SEG_X+0x394>)
 800079e:	f001 fc28 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_X_GPIO_Port, SEG5_X_Pin, RESET);
 80007a2:	2200      	movs	r2, #0
 80007a4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007a8:	4807      	ldr	r0, [pc, #28]	; (80007c8 <display7SEG_X+0x394>)
 80007aa:	f001 fc22 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_X_GPIO_Port, SEG6_X_Pin, RESET);
 80007ae:	2200      	movs	r2, #0
 80007b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007b4:	4804      	ldr	r0, [pc, #16]	; (80007c8 <display7SEG_X+0x394>)
 80007b6:	f001 fc1c 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80007ba:	e000      	b.n	80007be <display7SEG_X+0x38a>
	default:
		break;
 80007bc:	bf00      	nop
	}
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	bf00      	nop
 80007c8:	40010800 	.word	0x40010800

080007cc <display7SEG_Y>:

void display7SEG_Y(int number){
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	2b09      	cmp	r3, #9
 80007d8:	f200 8180 	bhi.w	8000adc <display7SEG_Y+0x310>
 80007dc:	a201      	add	r2, pc, #4	; (adr r2, 80007e4 <display7SEG_Y+0x18>)
 80007de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80007e2:	bf00      	nop
 80007e4:	0800080d 	.word	0x0800080d
 80007e8:	08000855 	.word	0x08000855
 80007ec:	0800089d 	.word	0x0800089d
 80007f0:	080008e5 	.word	0x080008e5
 80007f4:	0800092d 	.word	0x0800092d
 80007f8:	08000975 	.word	0x08000975
 80007fc:	080009bd 	.word	0x080009bd
 8000800:	08000a05 	.word	0x08000a05
 8000804:	08000a4d 	.word	0x08000a4d
 8000808:	08000a95 	.word	0x08000a95
	switch(number){
	case 0:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 800080c:	2200      	movs	r2, #0
 800080e:	2101      	movs	r1, #1
 8000810:	48b5      	ldr	r0, [pc, #724]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000812:	f001 fbee 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 8000816:	2200      	movs	r2, #0
 8000818:	2102      	movs	r1, #2
 800081a:	48b3      	ldr	r0, [pc, #716]	; (8000ae8 <display7SEG_Y+0x31c>)
 800081c:	f001 fbe9 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000820:	2200      	movs	r2, #0
 8000822:	2104      	movs	r1, #4
 8000824:	48b0      	ldr	r0, [pc, #704]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000826:	f001 fbe4 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 800082a:	2200      	movs	r2, #0
 800082c:	2108      	movs	r1, #8
 800082e:	48ae      	ldr	r0, [pc, #696]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000830:	f001 fbdf 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, RESET);
 8000834:	2200      	movs	r2, #0
 8000836:	2110      	movs	r1, #16
 8000838:	48ab      	ldr	r0, [pc, #684]	; (8000ae8 <display7SEG_Y+0x31c>)
 800083a:	f001 fbda 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 800083e:	2200      	movs	r2, #0
 8000840:	2120      	movs	r1, #32
 8000842:	48a9      	ldr	r0, [pc, #676]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000844:	f001 fbd5 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2140      	movs	r1, #64	; 0x40
 800084c:	48a6      	ldr	r0, [pc, #664]	; (8000ae8 <display7SEG_Y+0x31c>)
 800084e:	f001 fbd0 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000852:	e144      	b.n	8000ade <display7SEG_Y+0x312>
	case 1:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, SET);
 8000854:	2201      	movs	r2, #1
 8000856:	2101      	movs	r1, #1
 8000858:	48a3      	ldr	r0, [pc, #652]	; (8000ae8 <display7SEG_Y+0x31c>)
 800085a:	f001 fbca 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 800085e:	2200      	movs	r2, #0
 8000860:	2102      	movs	r1, #2
 8000862:	48a1      	ldr	r0, [pc, #644]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000864:	f001 fbc5 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000868:	2200      	movs	r2, #0
 800086a:	2104      	movs	r1, #4
 800086c:	489e      	ldr	r0, [pc, #632]	; (8000ae8 <display7SEG_Y+0x31c>)
 800086e:	f001 fbc0 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, SET);
 8000872:	2201      	movs	r2, #1
 8000874:	2108      	movs	r1, #8
 8000876:	489c      	ldr	r0, [pc, #624]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000878:	f001 fbbb 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 800087c:	2201      	movs	r2, #1
 800087e:	2110      	movs	r1, #16
 8000880:	4899      	ldr	r0, [pc, #612]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000882:	f001 fbb6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, SET);
 8000886:	2201      	movs	r2, #1
 8000888:	2120      	movs	r1, #32
 800088a:	4897      	ldr	r0, [pc, #604]	; (8000ae8 <display7SEG_Y+0x31c>)
 800088c:	f001 fbb1 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, SET);
 8000890:	2201      	movs	r2, #1
 8000892:	2140      	movs	r1, #64	; 0x40
 8000894:	4894      	ldr	r0, [pc, #592]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000896:	f001 fbac 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 800089a:	e120      	b.n	8000ade <display7SEG_Y+0x312>
	case 2:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 800089c:	2200      	movs	r2, #0
 800089e:	2101      	movs	r1, #1
 80008a0:	4891      	ldr	r0, [pc, #580]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008a2:	f001 fba6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 80008a6:	2200      	movs	r2, #0
 80008a8:	2102      	movs	r1, #2
 80008aa:	488f      	ldr	r0, [pc, #572]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008ac:	f001 fba1 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	2104      	movs	r1, #4
 80008b4:	488c      	ldr	r0, [pc, #560]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008b6:	f001 fb9c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 80008ba:	2200      	movs	r2, #0
 80008bc:	2108      	movs	r1, #8
 80008be:	488a      	ldr	r0, [pc, #552]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008c0:	f001 fb97 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, RESET);
 80008c4:	2200      	movs	r2, #0
 80008c6:	2110      	movs	r1, #16
 80008c8:	4887      	ldr	r0, [pc, #540]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008ca:	f001 fb92 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, SET);
 80008ce:	2201      	movs	r2, #1
 80008d0:	2120      	movs	r1, #32
 80008d2:	4885      	ldr	r0, [pc, #532]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008d4:	f001 fb8d 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 80008d8:	2200      	movs	r2, #0
 80008da:	2140      	movs	r1, #64	; 0x40
 80008dc:	4882      	ldr	r0, [pc, #520]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008de:	f001 fb88 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80008e2:	e0fc      	b.n	8000ade <display7SEG_Y+0x312>
	case 3:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 80008e4:	2200      	movs	r2, #0
 80008e6:	2101      	movs	r1, #1
 80008e8:	487f      	ldr	r0, [pc, #508]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008ea:	f001 fb82 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 80008ee:	2200      	movs	r2, #0
 80008f0:	2102      	movs	r1, #2
 80008f2:	487d      	ldr	r0, [pc, #500]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008f4:	f001 fb7d 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2104      	movs	r1, #4
 80008fc:	487a      	ldr	r0, [pc, #488]	; (8000ae8 <display7SEG_Y+0x31c>)
 80008fe:	f001 fb78 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 8000902:	2200      	movs	r2, #0
 8000904:	2108      	movs	r1, #8
 8000906:	4878      	ldr	r0, [pc, #480]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000908:	f001 fb73 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 800090c:	2201      	movs	r2, #1
 800090e:	2110      	movs	r1, #16
 8000910:	4875      	ldr	r0, [pc, #468]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000912:	f001 fb6e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, SET);
 8000916:	2201      	movs	r2, #1
 8000918:	2120      	movs	r1, #32
 800091a:	4873      	ldr	r0, [pc, #460]	; (8000ae8 <display7SEG_Y+0x31c>)
 800091c:	f001 fb69 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 8000920:	2200      	movs	r2, #0
 8000922:	2140      	movs	r1, #64	; 0x40
 8000924:	4870      	ldr	r0, [pc, #448]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000926:	f001 fb64 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 800092a:	e0d8      	b.n	8000ade <display7SEG_Y+0x312>
	case 4:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, SET);
 800092c:	2201      	movs	r2, #1
 800092e:	2101      	movs	r1, #1
 8000930:	486d      	ldr	r0, [pc, #436]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000932:	f001 fb5e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 8000936:	2200      	movs	r2, #0
 8000938:	2102      	movs	r1, #2
 800093a:	486b      	ldr	r0, [pc, #428]	; (8000ae8 <display7SEG_Y+0x31c>)
 800093c:	f001 fb59 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000940:	2200      	movs	r2, #0
 8000942:	2104      	movs	r1, #4
 8000944:	4868      	ldr	r0, [pc, #416]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000946:	f001 fb54 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2108      	movs	r1, #8
 800094e:	4866      	ldr	r0, [pc, #408]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000950:	f001 fb4f 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2110      	movs	r1, #16
 8000958:	4863      	ldr	r0, [pc, #396]	; (8000ae8 <display7SEG_Y+0x31c>)
 800095a:	f001 fb4a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2120      	movs	r1, #32
 8000962:	4861      	ldr	r0, [pc, #388]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000964:	f001 fb45 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2140      	movs	r1, #64	; 0x40
 800096c:	485e      	ldr	r0, [pc, #376]	; (8000ae8 <display7SEG_Y+0x31c>)
 800096e:	f001 fb40 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000972:	e0b4      	b.n	8000ade <display7SEG_Y+0x312>
	case 5:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 8000974:	2200      	movs	r2, #0
 8000976:	2101      	movs	r1, #1
 8000978:	485b      	ldr	r0, [pc, #364]	; (8000ae8 <display7SEG_Y+0x31c>)
 800097a:	f001 fb3a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, SET);
 800097e:	2201      	movs	r2, #1
 8000980:	2102      	movs	r1, #2
 8000982:	4859      	ldr	r0, [pc, #356]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000984:	f001 fb35 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2104      	movs	r1, #4
 800098c:	4856      	ldr	r0, [pc, #344]	; (8000ae8 <display7SEG_Y+0x31c>)
 800098e:	f001 fb30 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	2108      	movs	r1, #8
 8000996:	4854      	ldr	r0, [pc, #336]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000998:	f001 fb2b 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 800099c:	2201      	movs	r2, #1
 800099e:	2110      	movs	r1, #16
 80009a0:	4851      	ldr	r0, [pc, #324]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009a2:	f001 fb26 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 80009a6:	2200      	movs	r2, #0
 80009a8:	2120      	movs	r1, #32
 80009aa:	484f      	ldr	r0, [pc, #316]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009ac:	f001 fb21 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2140      	movs	r1, #64	; 0x40
 80009b4:	484c      	ldr	r0, [pc, #304]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009b6:	f001 fb1c 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 80009ba:	e090      	b.n	8000ade <display7SEG_Y+0x312>
	case 6:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 80009bc:	2200      	movs	r2, #0
 80009be:	2101      	movs	r1, #1
 80009c0:	4849      	ldr	r0, [pc, #292]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009c2:	f001 fb16 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, SET);
 80009c6:	2201      	movs	r2, #1
 80009c8:	2102      	movs	r1, #2
 80009ca:	4847      	ldr	r0, [pc, #284]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009cc:	f001 fb11 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 80009d0:	2200      	movs	r2, #0
 80009d2:	2104      	movs	r1, #4
 80009d4:	4844      	ldr	r0, [pc, #272]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009d6:	f001 fb0c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2108      	movs	r1, #8
 80009de:	4842      	ldr	r0, [pc, #264]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009e0:	f001 fb07 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, RESET);
 80009e4:	2200      	movs	r2, #0
 80009e6:	2110      	movs	r1, #16
 80009e8:	483f      	ldr	r0, [pc, #252]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009ea:	f001 fb02 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 80009ee:	2200      	movs	r2, #0
 80009f0:	2120      	movs	r1, #32
 80009f2:	483d      	ldr	r0, [pc, #244]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009f4:	f001 fafd 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	2140      	movs	r1, #64	; 0x40
 80009fc:	483a      	ldr	r0, [pc, #232]	; (8000ae8 <display7SEG_Y+0x31c>)
 80009fe:	f001 faf8 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000a02:	e06c      	b.n	8000ade <display7SEG_Y+0x312>
	case 7:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 8000a04:	2200      	movs	r2, #0
 8000a06:	2101      	movs	r1, #1
 8000a08:	4837      	ldr	r0, [pc, #220]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a0a:	f001 faf2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 8000a0e:	2200      	movs	r2, #0
 8000a10:	2102      	movs	r1, #2
 8000a12:	4835      	ldr	r0, [pc, #212]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a14:	f001 faed 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2104      	movs	r1, #4
 8000a1c:	4832      	ldr	r0, [pc, #200]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a1e:	f001 fae8 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, SET);
 8000a22:	2201      	movs	r2, #1
 8000a24:	2108      	movs	r1, #8
 8000a26:	4830      	ldr	r0, [pc, #192]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a28:	f001 fae3 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	2110      	movs	r1, #16
 8000a30:	482d      	ldr	r0, [pc, #180]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a32:	f001 fade 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, SET);
 8000a36:	2201      	movs	r2, #1
 8000a38:	2120      	movs	r1, #32
 8000a3a:	482b      	ldr	r0, [pc, #172]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a3c:	f001 fad9 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, SET);
 8000a40:	2201      	movs	r2, #1
 8000a42:	2140      	movs	r1, #64	; 0x40
 8000a44:	4828      	ldr	r0, [pc, #160]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a46:	f001 fad4 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000a4a:	e048      	b.n	8000ade <display7SEG_Y+0x312>
	case 8:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	2101      	movs	r1, #1
 8000a50:	4825      	ldr	r0, [pc, #148]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a52:	f001 face 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	2102      	movs	r1, #2
 8000a5a:	4823      	ldr	r0, [pc, #140]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a5c:	f001 fac9 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000a60:	2200      	movs	r2, #0
 8000a62:	2104      	movs	r1, #4
 8000a64:	4820      	ldr	r0, [pc, #128]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a66:	f001 fac4 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	2108      	movs	r1, #8
 8000a6e:	481e      	ldr	r0, [pc, #120]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a70:	f001 fabf 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, RESET);
 8000a74:	2200      	movs	r2, #0
 8000a76:	2110      	movs	r1, #16
 8000a78:	481b      	ldr	r0, [pc, #108]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a7a:	f001 faba 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	2120      	movs	r1, #32
 8000a82:	4819      	ldr	r0, [pc, #100]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a84:	f001 fab5 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 8000a88:	2200      	movs	r2, #0
 8000a8a:	2140      	movs	r1, #64	; 0x40
 8000a8c:	4816      	ldr	r0, [pc, #88]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a8e:	f001 fab0 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000a92:	e024      	b.n	8000ade <display7SEG_Y+0x312>
	case 9:
		HAL_GPIO_WritePin(SEG0_Y_GPIO_Port, SEG0_Y_Pin, RESET);
 8000a94:	2200      	movs	r2, #0
 8000a96:	2101      	movs	r1, #1
 8000a98:	4813      	ldr	r0, [pc, #76]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000a9a:	f001 faaa 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG1_Y_GPIO_Port, SEG1_Y_Pin, RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	2102      	movs	r1, #2
 8000aa2:	4811      	ldr	r0, [pc, #68]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000aa4:	f001 faa5 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_Y_GPIO_Port, SEG2_Y_Pin, RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2104      	movs	r1, #4
 8000aac:	480e      	ldr	r0, [pc, #56]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000aae:	f001 faa0 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_Y_GPIO_Port, SEG3_Y_Pin, RESET);
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	2108      	movs	r1, #8
 8000ab6:	480c      	ldr	r0, [pc, #48]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000ab8:	f001 fa9b 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_Y_GPIO_Port, SEG4_Y_Pin, SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	2110      	movs	r1, #16
 8000ac0:	4809      	ldr	r0, [pc, #36]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000ac2:	f001 fa96 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG5_Y_GPIO_Port, SEG5_Y_Pin, RESET);
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	2120      	movs	r1, #32
 8000aca:	4807      	ldr	r0, [pc, #28]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000acc:	f001 fa91 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG6_Y_GPIO_Port, SEG6_Y_Pin, RESET);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2140      	movs	r1, #64	; 0x40
 8000ad4:	4804      	ldr	r0, [pc, #16]	; (8000ae8 <display7SEG_Y+0x31c>)
 8000ad6:	f001 fa8c 	bl	8001ff2 <HAL_GPIO_WritePin>
		break;
 8000ada:	e000      	b.n	8000ade <display7SEG_Y+0x312>
	default:
		break;
 8000adc:	bf00      	nop
	}
}
 8000ade:	bf00      	nop
 8000ae0:	3708      	adds	r7, #8
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40010c00 	.word	0x40010c00

08000aec <update7SEG>:

void update7SEG(int index){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b082      	sub	sp, #8
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
	switch(index){
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d003      	beq.n	8000b02 <update7SEG+0x16>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d022      	beq.n	8000b46 <update7SEG+0x5a>
		HAL_GPIO_WritePin(EN1_Y_GPIO_Port, EN1_Y_Pin, RESET);
		display7SEG_Y(led_buffer_Y[1]);
		display7SEG_X(led_buffer_X[1]);
		break;
	default:
		break;
 8000b00:	e043      	b.n	8000b8a <update7SEG+0x9e>
		HAL_GPIO_WritePin(EN0_X_GPIO_Port, EN0_X_Pin, RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b08:	4822      	ldr	r0, [pc, #136]	; (8000b94 <update7SEG+0xa8>)
 8000b0a:	f001 fa72 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_X_GPIO_Port, EN1_X_Pin, SET);
 8000b0e:	2201      	movs	r2, #1
 8000b10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b14:	481f      	ldr	r0, [pc, #124]	; (8000b94 <update7SEG+0xa8>)
 8000b16:	f001 fa6c 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_Y_GPIO_Port, EN0_Y_Pin, RESET);
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	2180      	movs	r1, #128	; 0x80
 8000b1e:	481e      	ldr	r0, [pc, #120]	; (8000b98 <update7SEG+0xac>)
 8000b20:	f001 fa67 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_Y_GPIO_Port, EN1_Y_Pin, SET);
 8000b24:	2201      	movs	r2, #1
 8000b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b2a:	481b      	ldr	r0, [pc, #108]	; (8000b98 <update7SEG+0xac>)
 8000b2c:	f001 fa61 	bl	8001ff2 <HAL_GPIO_WritePin>
		display7SEG_Y(led_buffer_Y[0]);
 8000b30:	4b1a      	ldr	r3, [pc, #104]	; (8000b9c <update7SEG+0xb0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4618      	mov	r0, r3
 8000b36:	f7ff fe49 	bl	80007cc <display7SEG_Y>
		display7SEG_X(led_buffer_X[0]);
 8000b3a:	4b19      	ldr	r3, [pc, #100]	; (8000ba0 <update7SEG+0xb4>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f7ff fc78 	bl	8000434 <display7SEG_X>
		break;
 8000b44:	e021      	b.n	8000b8a <update7SEG+0x9e>
		HAL_GPIO_WritePin(EN0_X_GPIO_Port, EN0_X_Pin, SET);
 8000b46:	2201      	movs	r2, #1
 8000b48:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b4c:	4811      	ldr	r0, [pc, #68]	; (8000b94 <update7SEG+0xa8>)
 8000b4e:	f001 fa50 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_X_GPIO_Port, EN1_X_Pin, RESET);
 8000b52:	2200      	movs	r2, #0
 8000b54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b58:	480e      	ldr	r0, [pc, #56]	; (8000b94 <update7SEG+0xa8>)
 8000b5a:	f001 fa4a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_Y_GPIO_Port, EN0_Y_Pin, SET);
 8000b5e:	2201      	movs	r2, #1
 8000b60:	2180      	movs	r1, #128	; 0x80
 8000b62:	480d      	ldr	r0, [pc, #52]	; (8000b98 <update7SEG+0xac>)
 8000b64:	f001 fa45 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_Y_GPIO_Port, EN1_Y_Pin, RESET);
 8000b68:	2200      	movs	r2, #0
 8000b6a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b6e:	480a      	ldr	r0, [pc, #40]	; (8000b98 <update7SEG+0xac>)
 8000b70:	f001 fa3f 	bl	8001ff2 <HAL_GPIO_WritePin>
		display7SEG_Y(led_buffer_Y[1]);
 8000b74:	4b09      	ldr	r3, [pc, #36]	; (8000b9c <update7SEG+0xb0>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fe27 	bl	80007cc <display7SEG_Y>
		display7SEG_X(led_buffer_X[1]);
 8000b7e:	4b08      	ldr	r3, [pc, #32]	; (8000ba0 <update7SEG+0xb4>)
 8000b80:	685b      	ldr	r3, [r3, #4]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f7ff fc56 	bl	8000434 <display7SEG_X>
		break;
 8000b88:	bf00      	nop
	}
}
 8000b8a:	bf00      	nop
 8000b8c:	3708      	adds	r7, #8
 8000b8e:	46bd      	mov	sp, r7
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	40010800 	.word	0x40010800
 8000b98:	40010c00 	.word	0x40010c00
 8000b9c:	20000100 	.word	0x20000100
 8000ba0:	200000f8 	.word	0x200000f8

08000ba4 <updateBufferOption>:

void updateBufferOption(void){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	if (current_mode == 1){
 8000ba8:	4b07      	ldr	r3, [pc, #28]	; (8000bc8 <updateBufferOption+0x24>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d102      	bne.n	8000bb6 <updateBufferOption+0x12>
		updateBufferClock();
 8000bb0:	f000 f80c 	bl	8000bcc <updateBufferClock>
	}
	else if (current_mode != 1){
		updateBufferMode();
	}
}
 8000bb4:	e005      	b.n	8000bc2 <updateBufferOption+0x1e>
	else if (current_mode != 1){
 8000bb6:	4b04      	ldr	r3, [pc, #16]	; (8000bc8 <updateBufferOption+0x24>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2b01      	cmp	r3, #1
 8000bbc:	d001      	beq.n	8000bc2 <updateBufferOption+0x1e>
		updateBufferMode();
 8000bbe:	f000 f875 	bl	8000cac <updateBufferMode>
}
 8000bc2:	bf00      	nop
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	20000048 	.word	0x20000048

08000bcc <updateBufferClock>:

void updateBufferClock(void){
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	af00      	add	r7, sp, #0
	if (clock_X < 10){
 8000bd0:	4b30      	ldr	r3, [pc, #192]	; (8000c94 <updateBufferClock+0xc8>)
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	2b09      	cmp	r3, #9
 8000bd6:	dc06      	bgt.n	8000be6 <updateBufferClock+0x1a>
		led_buffer_X[0] = 0;
 8000bd8:	4b2f      	ldr	r3, [pc, #188]	; (8000c98 <updateBufferClock+0xcc>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
		led_buffer_X[1] = clock_X;
 8000bde:	4b2d      	ldr	r3, [pc, #180]	; (8000c94 <updateBufferClock+0xc8>)
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	4a2d      	ldr	r2, [pc, #180]	; (8000c98 <updateBufferClock+0xcc>)
 8000be4:	6053      	str	r3, [r2, #4]
	}
	if (clock_X >= 10){
 8000be6:	4b2b      	ldr	r3, [pc, #172]	; (8000c94 <updateBufferClock+0xc8>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2b09      	cmp	r3, #9
 8000bec:	dd18      	ble.n	8000c20 <updateBufferClock+0x54>
		led_buffer_X[0] = clock_X / 10;
 8000bee:	4b29      	ldr	r3, [pc, #164]	; (8000c94 <updateBufferClock+0xc8>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a2a      	ldr	r2, [pc, #168]	; (8000c9c <updateBufferClock+0xd0>)
 8000bf4:	fb82 1203 	smull	r1, r2, r2, r3
 8000bf8:	1092      	asrs	r2, r2, #2
 8000bfa:	17db      	asrs	r3, r3, #31
 8000bfc:	1ad3      	subs	r3, r2, r3
 8000bfe:	4a26      	ldr	r2, [pc, #152]	; (8000c98 <updateBufferClock+0xcc>)
 8000c00:	6013      	str	r3, [r2, #0]
		led_buffer_X[1] = clock_X % 10;
 8000c02:	4b24      	ldr	r3, [pc, #144]	; (8000c94 <updateBufferClock+0xc8>)
 8000c04:	6819      	ldr	r1, [r3, #0]
 8000c06:	4b25      	ldr	r3, [pc, #148]	; (8000c9c <updateBufferClock+0xd0>)
 8000c08:	fb83 2301 	smull	r2, r3, r3, r1
 8000c0c:	109a      	asrs	r2, r3, #2
 8000c0e:	17cb      	asrs	r3, r1, #31
 8000c10:	1ad2      	subs	r2, r2, r3
 8000c12:	4613      	mov	r3, r2
 8000c14:	009b      	lsls	r3, r3, #2
 8000c16:	4413      	add	r3, r2
 8000c18:	005b      	lsls	r3, r3, #1
 8000c1a:	1aca      	subs	r2, r1, r3
 8000c1c:	4b1e      	ldr	r3, [pc, #120]	; (8000c98 <updateBufferClock+0xcc>)
 8000c1e:	605a      	str	r2, [r3, #4]
	}
	if (clock_Y < 10){
 8000c20:	4b1f      	ldr	r3, [pc, #124]	; (8000ca0 <updateBufferClock+0xd4>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b09      	cmp	r3, #9
 8000c26:	dc06      	bgt.n	8000c36 <updateBufferClock+0x6a>
		led_buffer_Y[0] = 0;
 8000c28:	4b1e      	ldr	r3, [pc, #120]	; (8000ca4 <updateBufferClock+0xd8>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
		led_buffer_Y[1] = clock_Y;
 8000c2e:	4b1c      	ldr	r3, [pc, #112]	; (8000ca0 <updateBufferClock+0xd4>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a1c      	ldr	r2, [pc, #112]	; (8000ca4 <updateBufferClock+0xd8>)
 8000c34:	6053      	str	r3, [r2, #4]
	}
	if (clock_Y >= 10){
 8000c36:	4b1a      	ldr	r3, [pc, #104]	; (8000ca0 <updateBufferClock+0xd4>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	2b09      	cmp	r3, #9
 8000c3c:	dd18      	ble.n	8000c70 <updateBufferClock+0xa4>
		led_buffer_Y[0] = clock_Y / 10;
 8000c3e:	4b18      	ldr	r3, [pc, #96]	; (8000ca0 <updateBufferClock+0xd4>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a16      	ldr	r2, [pc, #88]	; (8000c9c <updateBufferClock+0xd0>)
 8000c44:	fb82 1203 	smull	r1, r2, r2, r3
 8000c48:	1092      	asrs	r2, r2, #2
 8000c4a:	17db      	asrs	r3, r3, #31
 8000c4c:	1ad3      	subs	r3, r2, r3
 8000c4e:	4a15      	ldr	r2, [pc, #84]	; (8000ca4 <updateBufferClock+0xd8>)
 8000c50:	6013      	str	r3, [r2, #0]
		led_buffer_Y[1] = clock_Y % 10;
 8000c52:	4b13      	ldr	r3, [pc, #76]	; (8000ca0 <updateBufferClock+0xd4>)
 8000c54:	6819      	ldr	r1, [r3, #0]
 8000c56:	4b11      	ldr	r3, [pc, #68]	; (8000c9c <updateBufferClock+0xd0>)
 8000c58:	fb83 2301 	smull	r2, r3, r3, r1
 8000c5c:	109a      	asrs	r2, r3, #2
 8000c5e:	17cb      	asrs	r3, r1, #31
 8000c60:	1ad2      	subs	r2, r2, r3
 8000c62:	4613      	mov	r3, r2
 8000c64:	009b      	lsls	r3, r3, #2
 8000c66:	4413      	add	r3, r2
 8000c68:	005b      	lsls	r3, r3, #1
 8000c6a:	1aca      	subs	r2, r1, r3
 8000c6c:	4b0d      	ldr	r3, [pc, #52]	; (8000ca4 <updateBufferClock+0xd8>)
 8000c6e:	605a      	str	r2, [r3, #4]
	}
	update7SEG(index_led++);
 8000c70:	4b0d      	ldr	r3, [pc, #52]	; (8000ca8 <updateBufferClock+0xdc>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	1c5a      	adds	r2, r3, #1
 8000c76:	490c      	ldr	r1, [pc, #48]	; (8000ca8 <updateBufferClock+0xdc>)
 8000c78:	600a      	str	r2, [r1, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff ff36 	bl	8000aec <update7SEG>
	if (index_led > 1){
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <updateBufferClock+0xdc>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	dd02      	ble.n	8000c8e <updateBufferClock+0xc2>
		index_led = 0;
 8000c88:	4b07      	ldr	r3, [pc, #28]	; (8000ca8 <updateBufferClock+0xdc>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	601a      	str	r2, [r3, #0]
	}
}
 8000c8e:	bf00      	nop
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	20000110 	.word	0x20000110
 8000c98:	200000f8 	.word	0x200000f8
 8000c9c:	66666667 	.word	0x66666667
 8000ca0:	20000114 	.word	0x20000114
 8000ca4:	20000100 	.word	0x20000100
 8000ca8:	200000f4 	.word	0x200000f4

08000cac <updateBufferMode>:

void updateBufferMode(void){
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0
	led_buffer_X[0] = 0;
 8000cb0:	4b4d      	ldr	r3, [pc, #308]	; (8000de8 <updateBufferMode+0x13c>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
	led_buffer_X[1] = current_mode;
 8000cb6:	4b4d      	ldr	r3, [pc, #308]	; (8000dec <updateBufferMode+0x140>)
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	4a4b      	ldr	r2, [pc, #300]	; (8000de8 <updateBufferMode+0x13c>)
 8000cbc:	6053      	str	r3, [r2, #4]
	if (current_mode == 2){
 8000cbe:	4b4b      	ldr	r3, [pc, #300]	; (8000dec <updateBufferMode+0x140>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	2b02      	cmp	r3, #2
 8000cc4:	d127      	bne.n	8000d16 <updateBufferMode+0x6a>
		if (time_for_red < 10){
 8000cc6:	4b4a      	ldr	r3, [pc, #296]	; (8000df0 <updateBufferMode+0x144>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	2b09      	cmp	r3, #9
 8000ccc:	dc06      	bgt.n	8000cdc <updateBufferMode+0x30>
			led_buffer_Y[0] = 0;
 8000cce:	4b49      	ldr	r3, [pc, #292]	; (8000df4 <updateBufferMode+0x148>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	601a      	str	r2, [r3, #0]
			led_buffer_Y[1] = time_for_red;
 8000cd4:	4b46      	ldr	r3, [pc, #280]	; (8000df0 <updateBufferMode+0x144>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	4a46      	ldr	r2, [pc, #280]	; (8000df4 <updateBufferMode+0x148>)
 8000cda:	6053      	str	r3, [r2, #4]
		}
		if (time_for_red >= 10){
 8000cdc:	4b44      	ldr	r3, [pc, #272]	; (8000df0 <updateBufferMode+0x144>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2b09      	cmp	r3, #9
 8000ce2:	dd18      	ble.n	8000d16 <updateBufferMode+0x6a>
			led_buffer_Y[0] = time_for_red / 10;
 8000ce4:	4b42      	ldr	r3, [pc, #264]	; (8000df0 <updateBufferMode+0x144>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a43      	ldr	r2, [pc, #268]	; (8000df8 <updateBufferMode+0x14c>)
 8000cea:	fb82 1203 	smull	r1, r2, r2, r3
 8000cee:	1092      	asrs	r2, r2, #2
 8000cf0:	17db      	asrs	r3, r3, #31
 8000cf2:	1ad3      	subs	r3, r2, r3
 8000cf4:	4a3f      	ldr	r2, [pc, #252]	; (8000df4 <updateBufferMode+0x148>)
 8000cf6:	6013      	str	r3, [r2, #0]
			led_buffer_Y[1] = time_for_red % 10;
 8000cf8:	4b3d      	ldr	r3, [pc, #244]	; (8000df0 <updateBufferMode+0x144>)
 8000cfa:	6819      	ldr	r1, [r3, #0]
 8000cfc:	4b3e      	ldr	r3, [pc, #248]	; (8000df8 <updateBufferMode+0x14c>)
 8000cfe:	fb83 2301 	smull	r2, r3, r3, r1
 8000d02:	109a      	asrs	r2, r3, #2
 8000d04:	17cb      	asrs	r3, r1, #31
 8000d06:	1ad2      	subs	r2, r2, r3
 8000d08:	4613      	mov	r3, r2
 8000d0a:	009b      	lsls	r3, r3, #2
 8000d0c:	4413      	add	r3, r2
 8000d0e:	005b      	lsls	r3, r3, #1
 8000d10:	1aca      	subs	r2, r1, r3
 8000d12:	4b38      	ldr	r3, [pc, #224]	; (8000df4 <updateBufferMode+0x148>)
 8000d14:	605a      	str	r2, [r3, #4]
		}
	}
	if (current_mode == 3){
 8000d16:	4b35      	ldr	r3, [pc, #212]	; (8000dec <updateBufferMode+0x140>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b03      	cmp	r3, #3
 8000d1c:	d127      	bne.n	8000d6e <updateBufferMode+0xc2>
		if (time_for_yellow < 10){
 8000d1e:	4b37      	ldr	r3, [pc, #220]	; (8000dfc <updateBufferMode+0x150>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	2b09      	cmp	r3, #9
 8000d24:	dc06      	bgt.n	8000d34 <updateBufferMode+0x88>
			led_buffer_Y[0] = 0;
 8000d26:	4b33      	ldr	r3, [pc, #204]	; (8000df4 <updateBufferMode+0x148>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	601a      	str	r2, [r3, #0]
			led_buffer_Y[1] = time_for_yellow;
 8000d2c:	4b33      	ldr	r3, [pc, #204]	; (8000dfc <updateBufferMode+0x150>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	4a30      	ldr	r2, [pc, #192]	; (8000df4 <updateBufferMode+0x148>)
 8000d32:	6053      	str	r3, [r2, #4]
		}
		if (time_for_yellow >= 10){
 8000d34:	4b31      	ldr	r3, [pc, #196]	; (8000dfc <updateBufferMode+0x150>)
 8000d36:	681b      	ldr	r3, [r3, #0]
 8000d38:	2b09      	cmp	r3, #9
 8000d3a:	dd18      	ble.n	8000d6e <updateBufferMode+0xc2>
			led_buffer_Y[0] = time_for_yellow / 10;
 8000d3c:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <updateBufferMode+0x150>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a2d      	ldr	r2, [pc, #180]	; (8000df8 <updateBufferMode+0x14c>)
 8000d42:	fb82 1203 	smull	r1, r2, r2, r3
 8000d46:	1092      	asrs	r2, r2, #2
 8000d48:	17db      	asrs	r3, r3, #31
 8000d4a:	1ad3      	subs	r3, r2, r3
 8000d4c:	4a29      	ldr	r2, [pc, #164]	; (8000df4 <updateBufferMode+0x148>)
 8000d4e:	6013      	str	r3, [r2, #0]
			led_buffer_Y[1] = time_for_yellow % 10;
 8000d50:	4b2a      	ldr	r3, [pc, #168]	; (8000dfc <updateBufferMode+0x150>)
 8000d52:	6819      	ldr	r1, [r3, #0]
 8000d54:	4b28      	ldr	r3, [pc, #160]	; (8000df8 <updateBufferMode+0x14c>)
 8000d56:	fb83 2301 	smull	r2, r3, r3, r1
 8000d5a:	109a      	asrs	r2, r3, #2
 8000d5c:	17cb      	asrs	r3, r1, #31
 8000d5e:	1ad2      	subs	r2, r2, r3
 8000d60:	4613      	mov	r3, r2
 8000d62:	009b      	lsls	r3, r3, #2
 8000d64:	4413      	add	r3, r2
 8000d66:	005b      	lsls	r3, r3, #1
 8000d68:	1aca      	subs	r2, r1, r3
 8000d6a:	4b22      	ldr	r3, [pc, #136]	; (8000df4 <updateBufferMode+0x148>)
 8000d6c:	605a      	str	r2, [r3, #4]
		}
	}
	if (current_mode == 4){
 8000d6e:	4b1f      	ldr	r3, [pc, #124]	; (8000dec <updateBufferMode+0x140>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b04      	cmp	r3, #4
 8000d74:	d127      	bne.n	8000dc6 <updateBufferMode+0x11a>
		if (time_for_green < 10){
 8000d76:	4b22      	ldr	r3, [pc, #136]	; (8000e00 <updateBufferMode+0x154>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	2b09      	cmp	r3, #9
 8000d7c:	dc06      	bgt.n	8000d8c <updateBufferMode+0xe0>
			led_buffer_Y[0] = 0;
 8000d7e:	4b1d      	ldr	r3, [pc, #116]	; (8000df4 <updateBufferMode+0x148>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
			led_buffer_Y[1] = time_for_green;
 8000d84:	4b1e      	ldr	r3, [pc, #120]	; (8000e00 <updateBufferMode+0x154>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a1a      	ldr	r2, [pc, #104]	; (8000df4 <updateBufferMode+0x148>)
 8000d8a:	6053      	str	r3, [r2, #4]
		}
		if (time_for_red >= 10){
 8000d8c:	4b18      	ldr	r3, [pc, #96]	; (8000df0 <updateBufferMode+0x144>)
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	2b09      	cmp	r3, #9
 8000d92:	dd18      	ble.n	8000dc6 <updateBufferMode+0x11a>
			led_buffer_Y[0] = time_for_green / 10;
 8000d94:	4b1a      	ldr	r3, [pc, #104]	; (8000e00 <updateBufferMode+0x154>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a17      	ldr	r2, [pc, #92]	; (8000df8 <updateBufferMode+0x14c>)
 8000d9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000d9e:	1092      	asrs	r2, r2, #2
 8000da0:	17db      	asrs	r3, r3, #31
 8000da2:	1ad3      	subs	r3, r2, r3
 8000da4:	4a13      	ldr	r2, [pc, #76]	; (8000df4 <updateBufferMode+0x148>)
 8000da6:	6013      	str	r3, [r2, #0]
			led_buffer_Y[1] = time_for_green % 10;
 8000da8:	4b15      	ldr	r3, [pc, #84]	; (8000e00 <updateBufferMode+0x154>)
 8000daa:	6819      	ldr	r1, [r3, #0]
 8000dac:	4b12      	ldr	r3, [pc, #72]	; (8000df8 <updateBufferMode+0x14c>)
 8000dae:	fb83 2301 	smull	r2, r3, r3, r1
 8000db2:	109a      	asrs	r2, r3, #2
 8000db4:	17cb      	asrs	r3, r1, #31
 8000db6:	1ad2      	subs	r2, r2, r3
 8000db8:	4613      	mov	r3, r2
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	4413      	add	r3, r2
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	1aca      	subs	r2, r1, r3
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <updateBufferMode+0x148>)
 8000dc4:	605a      	str	r2, [r3, #4]
		}
	}
	update7SEG(index_led++);
 8000dc6:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <updateBufferMode+0x158>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	1c5a      	adds	r2, r3, #1
 8000dcc:	490d      	ldr	r1, [pc, #52]	; (8000e04 <updateBufferMode+0x158>)
 8000dce:	600a      	str	r2, [r1, #0]
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f7ff fe8b 	bl	8000aec <update7SEG>
	if (index_led > 1){
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <updateBufferMode+0x158>)
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	2b01      	cmp	r3, #1
 8000ddc:	dd02      	ble.n	8000de4 <updateBufferMode+0x138>
		index_led = 0;
 8000dde:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <updateBufferMode+0x158>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	601a      	str	r2, [r3, #0]
	}
}
 8000de4:	bf00      	nop
 8000de6:	bd80      	pop	{r7, pc}
 8000de8:	200000f8 	.word	0x200000f8
 8000dec:	20000048 	.word	0x20000048
 8000df0:	2000003c 	.word	0x2000003c
 8000df4:	20000100 	.word	0x20000100
 8000df8:	66666667 	.word	0x66666667
 8000dfc:	20000040 	.word	0x20000040
 8000e00:	20000044 	.word	0x20000044
 8000e04:	200000f4 	.word	0x200000f4

08000e08 <countdown>:
int counter_Y = 0;
int counter_idle = 1000;
int clock_X = 0;
int clock_Y = 0;

void countdown(void){
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
	clock_X--;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <countdown+0x20>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	3b01      	subs	r3, #1
 8000e12:	4a05      	ldr	r2, [pc, #20]	; (8000e28 <countdown+0x20>)
 8000e14:	6013      	str	r3, [r2, #0]
	clock_Y--;
 8000e16:	4b05      	ldr	r3, [pc, #20]	; (8000e2c <countdown+0x24>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	3b01      	subs	r3, #1
 8000e1c:	4a03      	ldr	r2, [pc, #12]	; (8000e2c <countdown+0x24>)
 8000e1e:	6013      	str	r3, [r2, #0]
}
 8000e20:	bf00      	nop
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bc80      	pop	{r7}
 8000e26:	4770      	bx	lr
 8000e28:	20000110 	.word	0x20000110
 8000e2c:	20000114 	.word	0x20000114

08000e30 <fsm_automatic_run>:

void fsm_automatic_run(void){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	af00      	add	r7, sp, #0
	switch(status){
 8000e34:	4bad      	ldr	r3, [pc, #692]	; (80010ec <fsm_automatic_run+0x2bc>)
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	3b0d      	subs	r3, #13
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	f200 8153 	bhi.w	80010e6 <fsm_automatic_run+0x2b6>
 8000e40:	a201      	add	r2, pc, #4	; (adr r2, 8000e48 <fsm_automatic_run+0x18>)
 8000e42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e46:	bf00      	nop
 8000e48:	08000e5d 	.word	0x08000e5d
 8000e4c:	08000ecd 	.word	0x08000ecd
 8000e50:	08000f45 	.word	0x08000f45
 8000e54:	08000fdd 	.word	0x08000fdd
 8000e58:	08001053 	.word	0x08001053
	case INIT:
		HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	2102      	movs	r1, #2
 8000e60:	48a3      	ldr	r0, [pc, #652]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e62:	f001 f8c6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2104      	movs	r1, #4
 8000e6a:	48a1      	ldr	r0, [pc, #644]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e6c:	f001 f8c1 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8000e70:	2201      	movs	r2, #1
 8000e72:	2108      	movs	r1, #8
 8000e74:	489e      	ldr	r0, [pc, #632]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e76:	f001 f8bc 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	2110      	movs	r1, #16
 8000e7e:	489c      	ldr	r0, [pc, #624]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e80:	f001 f8b7 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	2120      	movs	r1, #32
 8000e88:	4899      	ldr	r0, [pc, #612]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e8a:	f001 f8b2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 8000e8e:	2201      	movs	r2, #1
 8000e90:	2140      	movs	r1, #64	; 0x40
 8000e92:	4897      	ldr	r0, [pc, #604]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000e94:	f001 f8ad 	bl	8001ff2 <HAL_GPIO_WritePin>
		status = AUTO_RED_X_GREEN_Y;
 8000e98:	4b94      	ldr	r3, [pc, #592]	; (80010ec <fsm_automatic_run+0x2bc>)
 8000e9a:	220e      	movs	r2, #14
 8000e9c:	601a      	str	r2, [r3, #0]
		clock_X = time_for_red;
 8000e9e:	4b95      	ldr	r3, [pc, #596]	; (80010f4 <fsm_automatic_run+0x2c4>)
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	4a95      	ldr	r2, [pc, #596]	; (80010f8 <fsm_automatic_run+0x2c8>)
 8000ea4:	6013      	str	r3, [r2, #0]
		clock_Y = time_for_green;
 8000ea6:	4b95      	ldr	r3, [pc, #596]	; (80010fc <fsm_automatic_run+0x2cc>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a95      	ldr	r2, [pc, #596]	; (8001100 <fsm_automatic_run+0x2d0>)
 8000eac:	6013      	str	r3, [r2, #0]
		counter_X = time_for_red * 150;
 8000eae:	4b91      	ldr	r3, [pc, #580]	; (80010f4 <fsm_automatic_run+0x2c4>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	2296      	movs	r2, #150	; 0x96
 8000eb4:	fb02 f303 	mul.w	r3, r2, r3
 8000eb8:	4a92      	ldr	r2, [pc, #584]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000eba:	6013      	str	r3, [r2, #0]
		counter_Y = time_for_green * 150;
 8000ebc:	4b8f      	ldr	r3, [pc, #572]	; (80010fc <fsm_automatic_run+0x2cc>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	2296      	movs	r2, #150	; 0x96
 8000ec2:	fb02 f303 	mul.w	r3, r2, r3
 8000ec6:	4a90      	ldr	r2, [pc, #576]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000ec8:	6013      	str	r3, [r2, #0]
		break;
 8000eca:	e128      	b.n	800111e <fsm_automatic_run+0x2ee>

	case AUTO_RED_X_GREEN_Y:
		HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2102      	movs	r1, #2
 8000ed0:	4887      	ldr	r0, [pc, #540]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000ed2:	f001 f88e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	2104      	movs	r1, #4
 8000eda:	4885      	ldr	r0, [pc, #532]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000edc:	f001 f889 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	2108      	movs	r1, #8
 8000ee4:	4882      	ldr	r0, [pc, #520]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000ee6:	f001 f884 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 8000eea:	2201      	movs	r2, #1
 8000eec:	2110      	movs	r1, #16
 8000eee:	4880      	ldr	r0, [pc, #512]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000ef0:	f001 f87f 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	2120      	movs	r1, #32
 8000ef8:	487d      	ldr	r0, [pc, #500]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000efa:	f001 f87a 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2140      	movs	r1, #64	; 0x40
 8000f02:	487b      	ldr	r0, [pc, #492]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f04:	f001 f875 	bl	8001ff2 <HAL_GPIO_WritePin>
		counter_X--;
 8000f08:	4b7e      	ldr	r3, [pc, #504]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	3b01      	subs	r3, #1
 8000f0e:	4a7d      	ldr	r2, [pc, #500]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000f10:	6013      	str	r3, [r2, #0]
		counter_Y--;
 8000f12:	4b7d      	ldr	r3, [pc, #500]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3b01      	subs	r3, #1
 8000f18:	4a7b      	ldr	r2, [pc, #492]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f1a:	6013      	str	r3, [r2, #0]
		if (counter_Y <= 0){
 8000f1c:	4b7a      	ldr	r3, [pc, #488]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	f300 80f5 	bgt.w	8001110 <fsm_automatic_run+0x2e0>
			status = AUTO_RED_X_YELLOW_Y;
 8000f26:	4b71      	ldr	r3, [pc, #452]	; (80010ec <fsm_automatic_run+0x2bc>)
 8000f28:	220f      	movs	r2, #15
 8000f2a:	601a      	str	r2, [r3, #0]
			counter_Y = time_for_yellow * 150;
 8000f2c:	4b77      	ldr	r3, [pc, #476]	; (800110c <fsm_automatic_run+0x2dc>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	2296      	movs	r2, #150	; 0x96
 8000f32:	fb02 f303 	mul.w	r3, r2, r3
 8000f36:	4a74      	ldr	r2, [pc, #464]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f38:	6013      	str	r3, [r2, #0]
			clock_Y = time_for_yellow;
 8000f3a:	4b74      	ldr	r3, [pc, #464]	; (800110c <fsm_automatic_run+0x2dc>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a70      	ldr	r2, [pc, #448]	; (8001100 <fsm_automatic_run+0x2d0>)
 8000f40:	6013      	str	r3, [r2, #0]
		}
		break;
 8000f42:	e0e5      	b.n	8001110 <fsm_automatic_run+0x2e0>

	case AUTO_RED_X_YELLOW_Y:
		HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_RESET);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2102      	movs	r1, #2
 8000f48:	4869      	ldr	r0, [pc, #420]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f4a:	f001 f852 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2104      	movs	r1, #4
 8000f52:	4867      	ldr	r0, [pc, #412]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f54:	f001 f84d 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2108      	movs	r1, #8
 8000f5c:	4864      	ldr	r0, [pc, #400]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f5e:	f001 f848 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2110      	movs	r1, #16
 8000f66:	4862      	ldr	r0, [pc, #392]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f68:	f001 f843 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2120      	movs	r1, #32
 8000f70:	485f      	ldr	r0, [pc, #380]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f72:	f001 f83e 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2140      	movs	r1, #64	; 0x40
 8000f7a:	485d      	ldr	r0, [pc, #372]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000f7c:	f001 f839 	bl	8001ff2 <HAL_GPIO_WritePin>
		counter_X--;
 8000f80:	4b60      	ldr	r3, [pc, #384]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	3b01      	subs	r3, #1
 8000f86:	4a5f      	ldr	r2, [pc, #380]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000f88:	6013      	str	r3, [r2, #0]
		counter_Y--;
 8000f8a:	4b5f      	ldr	r3, [pc, #380]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	3b01      	subs	r3, #1
 8000f90:	4a5d      	ldr	r2, [pc, #372]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000f92:	6013      	str	r3, [r2, #0]
		if (counter_X <= 0 && counter_Y <= 0){
 8000f94:	4b5b      	ldr	r3, [pc, #364]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	f300 80bb 	bgt.w	8001114 <fsm_automatic_run+0x2e4>
 8000f9e:	4b5a      	ldr	r3, [pc, #360]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	f300 80b6 	bgt.w	8001114 <fsm_automatic_run+0x2e4>
			status = AUTO_GREEN_X_RED_Y;
 8000fa8:	4b50      	ldr	r3, [pc, #320]	; (80010ec <fsm_automatic_run+0x2bc>)
 8000faa:	2210      	movs	r2, #16
 8000fac:	601a      	str	r2, [r3, #0]
			counter_X = time_for_green * 150;
 8000fae:	4b53      	ldr	r3, [pc, #332]	; (80010fc <fsm_automatic_run+0x2cc>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2296      	movs	r2, #150	; 0x96
 8000fb4:	fb02 f303 	mul.w	r3, r2, r3
 8000fb8:	4a52      	ldr	r2, [pc, #328]	; (8001104 <fsm_automatic_run+0x2d4>)
 8000fba:	6013      	str	r3, [r2, #0]
			counter_Y = time_for_red * 150;
 8000fbc:	4b4d      	ldr	r3, [pc, #308]	; (80010f4 <fsm_automatic_run+0x2c4>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	2296      	movs	r2, #150	; 0x96
 8000fc2:	fb02 f303 	mul.w	r3, r2, r3
 8000fc6:	4a50      	ldr	r2, [pc, #320]	; (8001108 <fsm_automatic_run+0x2d8>)
 8000fc8:	6013      	str	r3, [r2, #0]
			clock_X = time_for_green;
 8000fca:	4b4c      	ldr	r3, [pc, #304]	; (80010fc <fsm_automatic_run+0x2cc>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a4a      	ldr	r2, [pc, #296]	; (80010f8 <fsm_automatic_run+0x2c8>)
 8000fd0:	6013      	str	r3, [r2, #0]
			clock_Y = time_for_red;
 8000fd2:	4b48      	ldr	r3, [pc, #288]	; (80010f4 <fsm_automatic_run+0x2c4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a4a      	ldr	r2, [pc, #296]	; (8001100 <fsm_automatic_run+0x2d0>)
 8000fd8:	6013      	str	r3, [r2, #0]
		}
		break;
 8000fda:	e09b      	b.n	8001114 <fsm_automatic_run+0x2e4>

	case AUTO_GREEN_X_RED_Y:
		HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 8000fdc:	2201      	movs	r2, #1
 8000fde:	2102      	movs	r1, #2
 8000fe0:	4843      	ldr	r0, [pc, #268]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000fe2:	f001 f806 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	2104      	movs	r1, #4
 8000fea:	4841      	ldr	r0, [pc, #260]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000fec:	f001 f801 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_RESET);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2108      	movs	r1, #8
 8000ff4:	483e      	ldr	r0, [pc, #248]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8000ff6:	f000 fffc 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_RESET);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	483c      	ldr	r0, [pc, #240]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001000:	f000 fff7 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 8001004:	2201      	movs	r2, #1
 8001006:	2120      	movs	r1, #32
 8001008:	4839      	ldr	r0, [pc, #228]	; (80010f0 <fsm_automatic_run+0x2c0>)
 800100a:	f000 fff2 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 800100e:	2201      	movs	r2, #1
 8001010:	2140      	movs	r1, #64	; 0x40
 8001012:	4837      	ldr	r0, [pc, #220]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001014:	f000 ffed 	bl	8001ff2 <HAL_GPIO_WritePin>
		counter_X--;
 8001018:	4b3a      	ldr	r3, [pc, #232]	; (8001104 <fsm_automatic_run+0x2d4>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	3b01      	subs	r3, #1
 800101e:	4a39      	ldr	r2, [pc, #228]	; (8001104 <fsm_automatic_run+0x2d4>)
 8001020:	6013      	str	r3, [r2, #0]
		counter_Y--;
 8001022:	4b39      	ldr	r3, [pc, #228]	; (8001108 <fsm_automatic_run+0x2d8>)
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	3b01      	subs	r3, #1
 8001028:	4a37      	ldr	r2, [pc, #220]	; (8001108 <fsm_automatic_run+0x2d8>)
 800102a:	6013      	str	r3, [r2, #0]
		if (counter_X <= 0){
 800102c:	4b35      	ldr	r3, [pc, #212]	; (8001104 <fsm_automatic_run+0x2d4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	2b00      	cmp	r3, #0
 8001032:	dc71      	bgt.n	8001118 <fsm_automatic_run+0x2e8>
			status = AUTO_YELLOW_X_RED_Y;
 8001034:	4b2d      	ldr	r3, [pc, #180]	; (80010ec <fsm_automatic_run+0x2bc>)
 8001036:	2211      	movs	r2, #17
 8001038:	601a      	str	r2, [r3, #0]
			counter_X = time_for_yellow * 150;
 800103a:	4b34      	ldr	r3, [pc, #208]	; (800110c <fsm_automatic_run+0x2dc>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2296      	movs	r2, #150	; 0x96
 8001040:	fb02 f303 	mul.w	r3, r2, r3
 8001044:	4a2f      	ldr	r2, [pc, #188]	; (8001104 <fsm_automatic_run+0x2d4>)
 8001046:	6013      	str	r3, [r2, #0]
			clock_X = time_for_yellow;
 8001048:	4b30      	ldr	r3, [pc, #192]	; (800110c <fsm_automatic_run+0x2dc>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a2a      	ldr	r2, [pc, #168]	; (80010f8 <fsm_automatic_run+0x2c8>)
 800104e:	6013      	str	r3, [r2, #0]
		}
		break;
 8001050:	e062      	b.n	8001118 <fsm_automatic_run+0x2e8>
	case AUTO_YELLOW_X_RED_Y:
		HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 8001052:	2201      	movs	r2, #1
 8001054:	2102      	movs	r1, #2
 8001056:	4826      	ldr	r0, [pc, #152]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001058:	f000 ffcb 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	2104      	movs	r1, #4
 8001060:	4823      	ldr	r0, [pc, #140]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001062:	f000 ffc6 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8001066:	2201      	movs	r2, #1
 8001068:	2108      	movs	r1, #8
 800106a:	4821      	ldr	r0, [pc, #132]	; (80010f0 <fsm_automatic_run+0x2c0>)
 800106c:	f000 ffc1 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2110      	movs	r1, #16
 8001074:	481e      	ldr	r0, [pc, #120]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001076:	f000 ffbc 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	2120      	movs	r1, #32
 800107e:	481c      	ldr	r0, [pc, #112]	; (80010f0 <fsm_automatic_run+0x2c0>)
 8001080:	f000 ffb7 	bl	8001ff2 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 8001084:	2201      	movs	r2, #1
 8001086:	2140      	movs	r1, #64	; 0x40
 8001088:	4819      	ldr	r0, [pc, #100]	; (80010f0 <fsm_automatic_run+0x2c0>)
 800108a:	f000 ffb2 	bl	8001ff2 <HAL_GPIO_WritePin>
		counter_X--;
 800108e:	4b1d      	ldr	r3, [pc, #116]	; (8001104 <fsm_automatic_run+0x2d4>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	3b01      	subs	r3, #1
 8001094:	4a1b      	ldr	r2, [pc, #108]	; (8001104 <fsm_automatic_run+0x2d4>)
 8001096:	6013      	str	r3, [r2, #0]
		counter_Y--;
 8001098:	4b1b      	ldr	r3, [pc, #108]	; (8001108 <fsm_automatic_run+0x2d8>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	3b01      	subs	r3, #1
 800109e:	4a1a      	ldr	r2, [pc, #104]	; (8001108 <fsm_automatic_run+0x2d8>)
 80010a0:	6013      	str	r3, [r2, #0]
		if (counter_X <= 0 && counter_Y <= 0){
 80010a2:	4b18      	ldr	r3, [pc, #96]	; (8001104 <fsm_automatic_run+0x2d4>)
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	dc38      	bgt.n	800111c <fsm_automatic_run+0x2ec>
 80010aa:	4b17      	ldr	r3, [pc, #92]	; (8001108 <fsm_automatic_run+0x2d8>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	dc34      	bgt.n	800111c <fsm_automatic_run+0x2ec>
			status = AUTO_RED_X_GREEN_Y;
 80010b2:	4b0e      	ldr	r3, [pc, #56]	; (80010ec <fsm_automatic_run+0x2bc>)
 80010b4:	220e      	movs	r2, #14
 80010b6:	601a      	str	r2, [r3, #0]
			counter_X = time_for_red * 150;
 80010b8:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <fsm_automatic_run+0x2c4>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2296      	movs	r2, #150	; 0x96
 80010be:	fb02 f303 	mul.w	r3, r2, r3
 80010c2:	4a10      	ldr	r2, [pc, #64]	; (8001104 <fsm_automatic_run+0x2d4>)
 80010c4:	6013      	str	r3, [r2, #0]
			counter_Y = time_for_green * 150;
 80010c6:	4b0d      	ldr	r3, [pc, #52]	; (80010fc <fsm_automatic_run+0x2cc>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	2296      	movs	r2, #150	; 0x96
 80010cc:	fb02 f303 	mul.w	r3, r2, r3
 80010d0:	4a0d      	ldr	r2, [pc, #52]	; (8001108 <fsm_automatic_run+0x2d8>)
 80010d2:	6013      	str	r3, [r2, #0]
			clock_X = time_for_red;
 80010d4:	4b07      	ldr	r3, [pc, #28]	; (80010f4 <fsm_automatic_run+0x2c4>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	4a07      	ldr	r2, [pc, #28]	; (80010f8 <fsm_automatic_run+0x2c8>)
 80010da:	6013      	str	r3, [r2, #0]
			clock_Y = time_for_green;
 80010dc:	4b07      	ldr	r3, [pc, #28]	; (80010fc <fsm_automatic_run+0x2cc>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <fsm_automatic_run+0x2d0>)
 80010e2:	6013      	str	r3, [r2, #0]
		}
		break;
 80010e4:	e01a      	b.n	800111c <fsm_automatic_run+0x2ec>

	default:
		break;
 80010e6:	bf00      	nop
 80010e8:	e019      	b.n	800111e <fsm_automatic_run+0x2ee>
 80010ea:	bf00      	nop
 80010ec:	20000124 	.word	0x20000124
 80010f0:	40010800 	.word	0x40010800
 80010f4:	2000003c 	.word	0x2000003c
 80010f8:	20000110 	.word	0x20000110
 80010fc:	20000044 	.word	0x20000044
 8001100:	20000114 	.word	0x20000114
 8001104:	20000108 	.word	0x20000108
 8001108:	2000010c 	.word	0x2000010c
 800110c:	20000040 	.word	0x20000040
		break;
 8001110:	bf00      	nop
 8001112:	e004      	b.n	800111e <fsm_automatic_run+0x2ee>
		break;
 8001114:	bf00      	nop
 8001116:	e002      	b.n	800111e <fsm_automatic_run+0x2ee>
		break;
 8001118:	bf00      	nop
 800111a:	e000      	b.n	800111e <fsm_automatic_run+0x2ee>
		break;
 800111c:	bf00      	nop
	}
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop

08001124 <modifyRedLED>:
int not_save_flag_green = 0;
int save_value_red = 5;
int save_value_yellow = 2;
int save_value_green = 3;

void modifyRedLED(void){
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8001128:	2201      	movs	r2, #1
 800112a:	2104      	movs	r1, #4
 800112c:	480d      	ldr	r0, [pc, #52]	; (8001164 <modifyRedLED+0x40>)
 800112e:	f000 ff60 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8001132:	2201      	movs	r2, #1
 8001134:	2108      	movs	r1, #8
 8001136:	480b      	ldr	r0, [pc, #44]	; (8001164 <modifyRedLED+0x40>)
 8001138:	f000 ff5b 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 800113c:	2201      	movs	r2, #1
 800113e:	2120      	movs	r1, #32
 8001140:	4808      	ldr	r0, [pc, #32]	; (8001164 <modifyRedLED+0x40>)
 8001142:	f000 ff56 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	2140      	movs	r1, #64	; 0x40
 800114a:	4806      	ldr	r0, [pc, #24]	; (8001164 <modifyRedLED+0x40>)
 800114c:	f000 ff51 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(RED_X_GPIO_Port, RED_X_Pin);
 8001150:	2102      	movs	r1, #2
 8001152:	4804      	ldr	r0, [pc, #16]	; (8001164 <modifyRedLED+0x40>)
 8001154:	f000 ff65 	bl	8002022 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(RED_Y_GPIO_Port, RED_Y_Pin);
 8001158:	2110      	movs	r1, #16
 800115a:	4802      	ldr	r0, [pc, #8]	; (8001164 <modifyRedLED+0x40>)
 800115c:	f000 ff61 	bl	8002022 <HAL_GPIO_TogglePin>
}
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40010800 	.word	0x40010800

08001168 <modifyYellowLED>:

void modifyYellowLED(void){
 8001168:	b580      	push	{r7, lr}
 800116a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 800116c:	2201      	movs	r2, #1
 800116e:	2102      	movs	r1, #2
 8001170:	480d      	ldr	r0, [pc, #52]	; (80011a8 <modifyYellowLED+0x40>)
 8001172:	f000 ff3e 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 8001176:	2201      	movs	r2, #1
 8001178:	2108      	movs	r1, #8
 800117a:	480b      	ldr	r0, [pc, #44]	; (80011a8 <modifyYellowLED+0x40>)
 800117c:	f000 ff39 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 8001180:	2201      	movs	r2, #1
 8001182:	2110      	movs	r1, #16
 8001184:	4808      	ldr	r0, [pc, #32]	; (80011a8 <modifyYellowLED+0x40>)
 8001186:	f000 ff34 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 800118a:	2201      	movs	r2, #1
 800118c:	2140      	movs	r1, #64	; 0x40
 800118e:	4806      	ldr	r0, [pc, #24]	; (80011a8 <modifyYellowLED+0x40>)
 8001190:	f000 ff2f 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin);
 8001194:	2104      	movs	r1, #4
 8001196:	4804      	ldr	r0, [pc, #16]	; (80011a8 <modifyYellowLED+0x40>)
 8001198:	f000 ff43 	bl	8002022 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin);
 800119c:	2120      	movs	r1, #32
 800119e:	4802      	ldr	r0, [pc, #8]	; (80011a8 <modifyYellowLED+0x40>)
 80011a0:	f000 ff3f 	bl	8002022 <HAL_GPIO_TogglePin>
}
 80011a4:	bf00      	nop
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	40010800 	.word	0x40010800

080011ac <modifyGreenLED>:

void modifyGreenLED(void){
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 80011b0:	2201      	movs	r2, #1
 80011b2:	2104      	movs	r1, #4
 80011b4:	480d      	ldr	r0, [pc, #52]	; (80011ec <modifyGreenLED+0x40>)
 80011b6:	f000 ff1c 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 80011ba:	2201      	movs	r2, #1
 80011bc:	2102      	movs	r1, #2
 80011be:	480b      	ldr	r0, [pc, #44]	; (80011ec <modifyGreenLED+0x40>)
 80011c0:	f000 ff17 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 80011c4:	2201      	movs	r2, #1
 80011c6:	2120      	movs	r1, #32
 80011c8:	4808      	ldr	r0, [pc, #32]	; (80011ec <modifyGreenLED+0x40>)
 80011ca:	f000 ff12 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 80011ce:	2201      	movs	r2, #1
 80011d0:	2110      	movs	r1, #16
 80011d2:	4806      	ldr	r0, [pc, #24]	; (80011ec <modifyGreenLED+0x40>)
 80011d4:	f000 ff0d 	bl	8001ff2 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(GREEN_X_GPIO_Port, GREEN_X_Pin);
 80011d8:	2108      	movs	r1, #8
 80011da:	4804      	ldr	r0, [pc, #16]	; (80011ec <modifyGreenLED+0x40>)
 80011dc:	f000 ff21 	bl	8002022 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin);
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	4802      	ldr	r0, [pc, #8]	; (80011ec <modifyGreenLED+0x40>)
 80011e4:	f000 ff1d 	bl	8002022 <HAL_GPIO_TogglePin>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	40010800 	.word	0x40010800

080011f0 <change_mode>:

void change_mode(void){
 80011f0:	b580      	push	{r7, lr}
 80011f2:	af00      	add	r7, sp, #0
	if (isButton1Pressed()){
 80011f4:	f7fe ffce 	bl	8000194 <isButton1Pressed>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d02f      	beq.n	800125e <change_mode+0x6e>
		if(current_mode == 2){
 80011fe:	4b19      	ldr	r3, [pc, #100]	; (8001264 <change_mode+0x74>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2b02      	cmp	r3, #2
 8001204:	d107      	bne.n	8001216 <change_mode+0x26>
			if (not_save_flag_red == 1){
 8001206:	4b18      	ldr	r3, [pc, #96]	; (8001268 <change_mode+0x78>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	2b01      	cmp	r3, #1
 800120c:	d103      	bne.n	8001216 <change_mode+0x26>
				time_for_red = save_value_red;
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <change_mode+0x7c>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a17      	ldr	r2, [pc, #92]	; (8001270 <change_mode+0x80>)
 8001214:	6013      	str	r3, [r2, #0]
			}
		}
		if(current_mode == 3){
 8001216:	4b13      	ldr	r3, [pc, #76]	; (8001264 <change_mode+0x74>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b03      	cmp	r3, #3
 800121c:	d107      	bne.n	800122e <change_mode+0x3e>
			if (not_save_flag_yellow == 1){
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <change_mode+0x84>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2b01      	cmp	r3, #1
 8001224:	d103      	bne.n	800122e <change_mode+0x3e>
				time_for_yellow = save_value_yellow;
 8001226:	4b14      	ldr	r3, [pc, #80]	; (8001278 <change_mode+0x88>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a14      	ldr	r2, [pc, #80]	; (800127c <change_mode+0x8c>)
 800122c:	6013      	str	r3, [r2, #0]
			}
		}
		if(current_mode == 4){
 800122e:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <change_mode+0x74>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	2b04      	cmp	r3, #4
 8001234:	d107      	bne.n	8001246 <change_mode+0x56>
			if (not_save_flag_green == 1){
 8001236:	4b12      	ldr	r3, [pc, #72]	; (8001280 <change_mode+0x90>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	2b01      	cmp	r3, #1
 800123c:	d103      	bne.n	8001246 <change_mode+0x56>
				time_for_green = save_value_green;
 800123e:	4b11      	ldr	r3, [pc, #68]	; (8001284 <change_mode+0x94>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a11      	ldr	r2, [pc, #68]	; (8001288 <change_mode+0x98>)
 8001244:	6013      	str	r3, [r2, #0]
			}
		}
		current_mode++;
 8001246:	4b07      	ldr	r3, [pc, #28]	; (8001264 <change_mode+0x74>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	3301      	adds	r3, #1
 800124c:	4a05      	ldr	r2, [pc, #20]	; (8001264 <change_mode+0x74>)
 800124e:	6013      	str	r3, [r2, #0]
		if (current_mode > 4){
 8001250:	4b04      	ldr	r3, [pc, #16]	; (8001264 <change_mode+0x74>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b04      	cmp	r3, #4
 8001256:	dd02      	ble.n	800125e <change_mode+0x6e>
			current_mode = 1;
 8001258:	4b02      	ldr	r3, [pc, #8]	; (8001264 <change_mode+0x74>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]
		}
	}
}
 800125e:	bf00      	nop
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	20000048 	.word	0x20000048
 8001268:	20000118 	.word	0x20000118
 800126c:	2000004c 	.word	0x2000004c
 8001270:	2000003c 	.word	0x2000003c
 8001274:	2000011c 	.word	0x2000011c
 8001278:	20000050 	.word	0x20000050
 800127c:	20000040 	.word	0x20000040
 8001280:	20000120 	.word	0x20000120
 8001284:	20000054 	.word	0x20000054
 8001288:	20000044 	.word	0x20000044

0800128c <mode_1>:

void mode_1(void){
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	if (current_mode == 1){
 8001290:	4b03      	ldr	r3, [pc, #12]	; (80012a0 <mode_1+0x14>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d101      	bne.n	800129c <mode_1+0x10>
		fsm_automatic_run();
 8001298:	f7ff fdca 	bl	8000e30 <fsm_automatic_run>
	}
}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000048 	.word	0x20000048

080012a4 <mode_2>:

void mode_2(void){
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
	if (current_mode == 2){
 80012a8:	4b03      	ldr	r3, [pc, #12]	; (80012b8 <mode_2+0x14>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b02      	cmp	r3, #2
 80012ae:	d101      	bne.n	80012b4 <mode_2+0x10>
		modifyRedLED();
 80012b0:	f7ff ff38 	bl	8001124 <modifyRedLED>
	}
}
 80012b4:	bf00      	nop
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	20000048 	.word	0x20000048

080012bc <mode_3>:

void mode_3(void){
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
	if (current_mode == 3){
 80012c0:	4b03      	ldr	r3, [pc, #12]	; (80012d0 <mode_3+0x14>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2b03      	cmp	r3, #3
 80012c6:	d101      	bne.n	80012cc <mode_3+0x10>
		modifyYellowLED();
 80012c8:	f7ff ff4e 	bl	8001168 <modifyYellowLED>
	}
}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	20000048 	.word	0x20000048

080012d4 <mode_4>:

void mode_4(void){
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
	if (current_mode == 4){
 80012d8:	4b03      	ldr	r3, [pc, #12]	; (80012e8 <mode_4+0x14>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2b04      	cmp	r3, #4
 80012de:	d101      	bne.n	80012e4 <mode_4+0x10>
		modifyGreenLED();
 80012e0:	f7ff ff64 	bl	80011ac <modifyGreenLED>
	}
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	20000048 	.word	0x20000048

080012ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012f0:	f000 fb7e 	bl	80019f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012f4:	f000 f88c 	bl	8001410 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012f8:	f000 f912 	bl	8001520 <MX_GPIO_Init>
  MX_TIM2_Init();
 80012fc:	f000 f8c4 	bl	8001488 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8001300:	4833      	ldr	r0, [pc, #204]	; (80013d0 <main+0xe4>)
 8001302:	f001 fad3 	bl	80028ac <HAL_TIM_Base_Start_IT>


  HAL_GPIO_WritePin(RED_X_GPIO_Port, RED_X_Pin, GPIO_PIN_SET);
 8001306:	2201      	movs	r2, #1
 8001308:	2102      	movs	r1, #2
 800130a:	4832      	ldr	r0, [pc, #200]	; (80013d4 <main+0xe8>)
 800130c:	f000 fe71 	bl	8001ff2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(YELLOW_X_GPIO_Port, YELLOW_X_Pin, GPIO_PIN_SET);
 8001310:	2201      	movs	r2, #1
 8001312:	2104      	movs	r1, #4
 8001314:	482f      	ldr	r0, [pc, #188]	; (80013d4 <main+0xe8>)
 8001316:	f000 fe6c 	bl	8001ff2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GREEN_X_GPIO_Port, GREEN_X_Pin, GPIO_PIN_SET);
 800131a:	2201      	movs	r2, #1
 800131c:	2108      	movs	r1, #8
 800131e:	482d      	ldr	r0, [pc, #180]	; (80013d4 <main+0xe8>)
 8001320:	f000 fe67 	bl	8001ff2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RED_Y_GPIO_Port, RED_Y_Pin, GPIO_PIN_SET);
 8001324:	2201      	movs	r2, #1
 8001326:	2110      	movs	r1, #16
 8001328:	482a      	ldr	r0, [pc, #168]	; (80013d4 <main+0xe8>)
 800132a:	f000 fe62 	bl	8001ff2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(YELLOW_Y_GPIO_Port, YELLOW_Y_Pin, GPIO_PIN_SET);
 800132e:	2201      	movs	r2, #1
 8001330:	2120      	movs	r1, #32
 8001332:	4828      	ldr	r0, [pc, #160]	; (80013d4 <main+0xe8>)
 8001334:	f000 fe5d 	bl	8001ff2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GREEN_Y_GPIO_Port, GREEN_Y_Pin, GPIO_PIN_SET);
 8001338:	2201      	movs	r2, #1
 800133a:	2140      	movs	r1, #64	; 0x40
 800133c:	4825      	ldr	r0, [pc, #148]	; (80013d4 <main+0xe8>)
 800133e:	f000 fe58 	bl	8001ff2 <HAL_GPIO_WritePin>
  init7SEG();
 8001342:	f7ff f823 	bl	800038c <init7SEG>
  current_mode = 1;
 8001346:	4b24      	ldr	r3, [pc, #144]	; (80013d8 <main+0xec>)
 8001348:	2201      	movs	r2, #1
 800134a:	601a      	str	r2, [r3, #0]
  status = INIT;
 800134c:	4b23      	ldr	r3, [pc, #140]	; (80013dc <main+0xf0>)
 800134e:	220d      	movs	r2, #13
 8001350:	601a      	str	r2, [r3, #0]

  SCH_Add_Task(mode_1, 100, 1);
 8001352:	2201      	movs	r2, #1
 8001354:	2164      	movs	r1, #100	; 0x64
 8001356:	4822      	ldr	r0, [pc, #136]	; (80013e0 <main+0xf4>)
 8001358:	f000 f960 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(mode_2, 100, 50);
 800135c:	2232      	movs	r2, #50	; 0x32
 800135e:	2164      	movs	r1, #100	; 0x64
 8001360:	4820      	ldr	r0, [pc, #128]	; (80013e4 <main+0xf8>)
 8001362:	f000 f95b 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(mode_3, 100, 50);
 8001366:	2232      	movs	r2, #50	; 0x32
 8001368:	2164      	movs	r1, #100	; 0x64
 800136a:	481f      	ldr	r0, [pc, #124]	; (80013e8 <main+0xfc>)
 800136c:	f000 f956 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(mode_4, 100, 50);
 8001370:	2232      	movs	r2, #50	; 0x32
 8001372:	2164      	movs	r1, #100	; 0x64
 8001374:	481d      	ldr	r0, [pc, #116]	; (80013ec <main+0x100>)
 8001376:	f000 f951 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(countdown, 100, 100);
 800137a:	2264      	movs	r2, #100	; 0x64
 800137c:	2164      	movs	r1, #100	; 0x64
 800137e:	481c      	ldr	r0, [pc, #112]	; (80013f0 <main+0x104>)
 8001380:	f000 f94c 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(updateBufferOption, 100, 25);
 8001384:	2219      	movs	r2, #25
 8001386:	2164      	movs	r1, #100	; 0x64
 8001388:	481a      	ldr	r0, [pc, #104]	; (80013f4 <main+0x108>)
 800138a:	f000 f947 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(change_mode, 100, 10);
 800138e:	220a      	movs	r2, #10
 8001390:	2164      	movs	r1, #100	; 0x64
 8001392:	4819      	ldr	r0, [pc, #100]	; (80013f8 <main+0x10c>)
 8001394:	f000 f942 	bl	800161c <SCH_Add_Task>
//  SCH_Add_Task(change_clock_value, 100, 1);

  SCH_Add_Task(Task1, 50, 0);
 8001398:	2200      	movs	r2, #0
 800139a:	2132      	movs	r1, #50	; 0x32
 800139c:	4817      	ldr	r0, [pc, #92]	; (80013fc <main+0x110>)
 800139e:	f000 f93d 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(Task2, 50, 50);
 80013a2:	2232      	movs	r2, #50	; 0x32
 80013a4:	2132      	movs	r1, #50	; 0x32
 80013a6:	4816      	ldr	r0, [pc, #88]	; (8001400 <main+0x114>)
 80013a8:	f000 f938 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(Task3, 100, 50);
 80013ac:	2232      	movs	r2, #50	; 0x32
 80013ae:	2164      	movs	r1, #100	; 0x64
 80013b0:	4814      	ldr	r0, [pc, #80]	; (8001404 <main+0x118>)
 80013b2:	f000 f933 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(Task4, 50, 100);
 80013b6:	2264      	movs	r2, #100	; 0x64
 80013b8:	2132      	movs	r1, #50	; 0x32
 80013ba:	4813      	ldr	r0, [pc, #76]	; (8001408 <main+0x11c>)
 80013bc:	f000 f92e 	bl	800161c <SCH_Add_Task>
  SCH_Add_Task(Task5, 100, 100);
 80013c0:	2264      	movs	r2, #100	; 0x64
 80013c2:	2164      	movs	r1, #100	; 0x64
 80013c4:	4811      	ldr	r0, [pc, #68]	; (800140c <main+0x120>)
 80013c6:	f000 f929 	bl	800161c <SCH_Add_Task>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  SCH_Dispatch_Tasks();
 80013ca:	f000 f9b3 	bl	8001734 <SCH_Dispatch_Tasks>
 80013ce:	e7fc      	b.n	80013ca <main+0xde>
 80013d0:	20000134 	.word	0x20000134
 80013d4:	40010800 	.word	0x40010800
 80013d8:	20000048 	.word	0x20000048
 80013dc:	20000124 	.word	0x20000124
 80013e0:	0800128d 	.word	0x0800128d
 80013e4:	080012a5 	.word	0x080012a5
 80013e8:	080012bd 	.word	0x080012bd
 80013ec:	080012d5 	.word	0x080012d5
 80013f0:	08000e09 	.word	0x08000e09
 80013f4:	08000ba5 	.word	0x08000ba5
 80013f8:	080011f1 	.word	0x080011f1
 80013fc:	08001931 	.word	0x08001931
 8001400:	08001949 	.word	0x08001949
 8001404:	0800195d 	.word	0x0800195d
 8001408:	08001975 	.word	0x08001975
 800140c:	0800198d 	.word	0x0800198d

08001410 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b090      	sub	sp, #64	; 0x40
 8001414:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001416:	f107 0318 	add.w	r3, r7, #24
 800141a:	2228      	movs	r2, #40	; 0x28
 800141c:	2100      	movs	r1, #0
 800141e:	4618      	mov	r0, r3
 8001420:	f001 fe0a 	bl	8003038 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001424:	1d3b      	adds	r3, r7, #4
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
 8001430:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001432:	2302      	movs	r3, #2
 8001434:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001436:	2301      	movs	r3, #1
 8001438:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800143a:	2310      	movs	r3, #16
 800143c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800143e:	2300      	movs	r3, #0
 8001440:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001442:	f107 0318 	add.w	r3, r7, #24
 8001446:	4618      	mov	r0, r3
 8001448:	f000 fe04 	bl	8002054 <HAL_RCC_OscConfig>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001452:	f000 f8de 	bl	8001612 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001456:	230f      	movs	r3, #15
 8001458:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800145a:	2300      	movs	r3, #0
 800145c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800145e:	2300      	movs	r3, #0
 8001460:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001462:	2300      	movs	r3, #0
 8001464:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	2100      	movs	r1, #0
 800146e:	4618      	mov	r0, r3
 8001470:	f001 f870 	bl	8002554 <HAL_RCC_ClockConfig>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800147a:	f000 f8ca 	bl	8001612 <Error_Handler>
  }
}
 800147e:	bf00      	nop
 8001480:	3740      	adds	r7, #64	; 0x40
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
	...

08001488 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800148e:	f107 0308 	add.w	r3, r7, #8
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]
 8001496:	605a      	str	r2, [r3, #4]
 8001498:	609a      	str	r2, [r3, #8]
 800149a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800149c:	463b      	mov	r3, r7
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014a4:	4b1d      	ldr	r3, [pc, #116]	; (800151c <MX_TIM2_Init+0x94>)
 80014a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014aa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80014ac:	4b1b      	ldr	r3, [pc, #108]	; (800151c <MX_TIM2_Init+0x94>)
 80014ae:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80014b2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014b4:	4b19      	ldr	r3, [pc, #100]	; (800151c <MX_TIM2_Init+0x94>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80014ba:	4b18      	ldr	r3, [pc, #96]	; (800151c <MX_TIM2_Init+0x94>)
 80014bc:	2209      	movs	r2, #9
 80014be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014c0:	4b16      	ldr	r3, [pc, #88]	; (800151c <MX_TIM2_Init+0x94>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014c6:	4b15      	ldr	r3, [pc, #84]	; (800151c <MX_TIM2_Init+0x94>)
 80014c8:	2200      	movs	r2, #0
 80014ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014cc:	4813      	ldr	r0, [pc, #76]	; (800151c <MX_TIM2_Init+0x94>)
 80014ce:	f001 f99d 	bl	800280c <HAL_TIM_Base_Init>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80014d8:	f000 f89b 	bl	8001612 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014e0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80014e2:	f107 0308 	add.w	r3, r7, #8
 80014e6:	4619      	mov	r1, r3
 80014e8:	480c      	ldr	r0, [pc, #48]	; (800151c <MX_TIM2_Init+0x94>)
 80014ea:	f001 fb1b 	bl	8002b24 <HAL_TIM_ConfigClockSource>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80014f4:	f000 f88d 	bl	8001612 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014f8:	2300      	movs	r3, #0
 80014fa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014fc:	2300      	movs	r3, #0
 80014fe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001500:	463b      	mov	r3, r7
 8001502:	4619      	mov	r1, r3
 8001504:	4805      	ldr	r0, [pc, #20]	; (800151c <MX_TIM2_Init+0x94>)
 8001506:	f001 fcf3 	bl	8002ef0 <HAL_TIMEx_MasterConfigSynchronization>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001510:	f000 f87f 	bl	8001612 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001514:	bf00      	nop
 8001516:	3718      	adds	r7, #24
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20000134 	.word	0x20000134

08001520 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001526:	f107 0308 	add.w	r3, r7, #8
 800152a:	2200      	movs	r2, #0
 800152c:	601a      	str	r2, [r3, #0]
 800152e:	605a      	str	r2, [r3, #4]
 8001530:	609a      	str	r2, [r3, #8]
 8001532:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001534:	4b29      	ldr	r3, [pc, #164]	; (80015dc <MX_GPIO_Init+0xbc>)
 8001536:	699b      	ldr	r3, [r3, #24]
 8001538:	4a28      	ldr	r2, [pc, #160]	; (80015dc <MX_GPIO_Init+0xbc>)
 800153a:	f043 0304 	orr.w	r3, r3, #4
 800153e:	6193      	str	r3, [r2, #24]
 8001540:	4b26      	ldr	r3, [pc, #152]	; (80015dc <MX_GPIO_Init+0xbc>)
 8001542:	699b      	ldr	r3, [r3, #24]
 8001544:	f003 0304 	and.w	r3, r3, #4
 8001548:	607b      	str	r3, [r7, #4]
 800154a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800154c:	4b23      	ldr	r3, [pc, #140]	; (80015dc <MX_GPIO_Init+0xbc>)
 800154e:	699b      	ldr	r3, [r3, #24]
 8001550:	4a22      	ldr	r2, [pc, #136]	; (80015dc <MX_GPIO_Init+0xbc>)
 8001552:	f043 0308 	orr.w	r3, r3, #8
 8001556:	6193      	str	r3, [r2, #24]
 8001558:	4b20      	ldr	r3, [pc, #128]	; (80015dc <MX_GPIO_Init+0xbc>)
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	f003 0308 	and.w	r3, r3, #8
 8001560:	603b      	str	r3, [r7, #0]
 8001562:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLUE_2_Pin|RED_X_Pin|YELLOW_X_Pin|GREEN_X_Pin
 8001564:	2200      	movs	r2, #0
 8001566:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800156a:	481d      	ldr	r0, [pc, #116]	; (80015e0 <MX_GPIO_Init+0xc0>)
 800156c:	f000 fd41 	bl	8001ff2 <HAL_GPIO_WritePin>
                          |RED_Y_Pin|YELLOW_Y_Pin|GREEN_Y_Pin|SEG0_X_Pin
                          |SEG1_X_Pin|SEG2_X_Pin|SEG3_X_Pin|SEG4_X_Pin
                          |SEG5_X_Pin|SEG6_X_Pin|EN0_X_Pin|EN1_X_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG0_Y_Pin|SEG1_Y_Pin|SEG2_Y_Pin|EN1_Y_Pin
 8001570:	2200      	movs	r2, #0
 8001572:	f24f 11ff 	movw	r1, #61951	; 0xf1ff
 8001576:	481b      	ldr	r0, [pc, #108]	; (80015e4 <MX_GPIO_Init+0xc4>)
 8001578:	f000 fd3b 	bl	8001ff2 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BLUE_2_Pin RED_X_Pin YELLOW_X_Pin GREEN_X_Pin
                           RED_Y_Pin YELLOW_Y_Pin GREEN_Y_Pin SEG0_X_Pin
                           SEG1_X_Pin SEG2_X_Pin SEG3_X_Pin SEG4_X_Pin
                           SEG5_X_Pin SEG6_X_Pin EN0_X_Pin EN1_X_Pin */
  GPIO_InitStruct.Pin = BLUE_2_Pin|RED_X_Pin|YELLOW_X_Pin|GREEN_X_Pin
 800157c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001580:	60bb      	str	r3, [r7, #8]
                          |RED_Y_Pin|YELLOW_Y_Pin|GREEN_Y_Pin|SEG0_X_Pin
                          |SEG1_X_Pin|SEG2_X_Pin|SEG3_X_Pin|SEG4_X_Pin
                          |SEG5_X_Pin|SEG6_X_Pin|EN0_X_Pin|EN1_X_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001582:	2301      	movs	r3, #1
 8001584:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001586:	2300      	movs	r3, #0
 8001588:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800158a:	2302      	movs	r3, #2
 800158c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	f107 0308 	add.w	r3, r7, #8
 8001592:	4619      	mov	r1, r3
 8001594:	4812      	ldr	r0, [pc, #72]	; (80015e0 <MX_GPIO_Init+0xc0>)
 8001596:	f000 fb9b 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG0_Y_Pin SEG1_Y_Pin SEG2_Y_Pin EN1_Y_Pin
                           BLUE_3_Pin BLUE_4_Pin BLUE_5_Pin SEG3_Y_Pin
                           SEG4_Y_Pin SEG5_Y_Pin SEG6_Y_Pin EN0_Y_Pin
                           BLUE_1_Pin */
  GPIO_InitStruct.Pin = SEG0_Y_Pin|SEG1_Y_Pin|SEG2_Y_Pin|EN1_Y_Pin
 800159a:	f24f 13ff 	movw	r3, #61951	; 0xf1ff
 800159e:	60bb      	str	r3, [r7, #8]
                          |BLUE_3_Pin|BLUE_4_Pin|BLUE_5_Pin|SEG3_Y_Pin
                          |SEG4_Y_Pin|SEG5_Y_Pin|SEG6_Y_Pin|EN0_Y_Pin
                          |BLUE_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2302      	movs	r3, #2
 80015aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ac:	f107 0308 	add.w	r3, r7, #8
 80015b0:	4619      	mov	r1, r3
 80015b2:	480c      	ldr	r0, [pc, #48]	; (80015e4 <MX_GPIO_Init+0xc4>)
 80015b4:	f000 fb8c 	bl	8001cd0 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_2_Pin BUTTON_3_Pin BUTTON_1_Pin */
  GPIO_InitStruct.Pin = BUTTON_2_Pin|BUTTON_3_Pin|BUTTON_1_Pin;
 80015b8:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80015bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015be:	2300      	movs	r3, #0
 80015c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c6:	f107 0308 	add.w	r3, r7, #8
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <MX_GPIO_Init+0xc4>)
 80015ce:	f000 fb7f 	bl	8001cd0 <HAL_GPIO_Init>

}
 80015d2:	bf00      	nop
 80015d4:	3718      	adds	r7, #24
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40010800 	.word	0x40010800
 80015e4:	40010c00 	.word	0x40010c00

080015e8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
	if(htim -> Instance == TIM2){
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015f8:	d107      	bne.n	800160a <HAL_TIM_PeriodElapsedCallback+0x22>
		getKeyInput_1();
 80015fa:	f7fe fddd 	bl	80001b8 <getKeyInput_1>
		getKeyInput_2();
 80015fe:	f7fe fe29 	bl	8000254 <getKeyInput_2>
		getKeyInput_3();
 8001602:	f7fe fe75 	bl	80002f0 <getKeyInput_3>
		SCH_Update();
 8001606:	f000 f87f 	bl	8001708 <SCH_Update>
	}
}
 800160a:	bf00      	nop
 800160c:	3708      	adds	r7, #8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}

08001612 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001616:	b672      	cpsid	i
}
 8001618:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800161a:	e7fe      	b.n	800161a <Error_Handler+0x8>

0800161c <SCH_Add_Task>:
    Current_Task_ID = 1;
    Timer_init();
    Watchdog_init();
}

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t Delay, uint32_t Period) {
 800161c:	b580      	push	{r7, lr}
 800161e:	b086      	sub	sp, #24
 8001620:	af00      	add	r7, sp, #0
 8001622:	60f8      	str	r0, [r7, #12]
 8001624:	60b9      	str	r1, [r7, #8]
 8001626:	607a      	str	r2, [r7, #4]
	TaskNode* newNode = (TaskNode*)malloc(sizeof(TaskNode));
 8001628:	201c      	movs	r0, #28
 800162a:	f001 fcf5 	bl	8003018 <malloc>
 800162e:	4603      	mov	r3, r0
 8001630:	613b      	str	r3, [r7, #16]

	newNode->task.pTask = pFunction;
 8001632:	693b      	ldr	r3, [r7, #16]
 8001634:	68fa      	ldr	r2, [r7, #12]
 8001636:	601a      	str	r2, [r3, #0]
	newNode->task.Delay = Delay;
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	68ba      	ldr	r2, [r7, #8]
 800163c:	605a      	str	r2, [r3, #4]
	newNode->task.Period = Period;
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	609a      	str	r2, [r3, #8]
	newNode->task.RunMe = 0;
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2200      	movs	r2, #0
 8001648:	731a      	strb	r2, [r3, #12]
	newNode->task.TaskID = Current_Task_ID++;
 800164a:	4b2d      	ldr	r3, [pc, #180]	; (8001700 <SCH_Add_Task+0xe4>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	492b      	ldr	r1, [pc, #172]	; (8001700 <SCH_Add_Task+0xe4>)
 8001652:	600a      	str	r2, [r1, #0]
 8001654:	693a      	ldr	r2, [r7, #16]
 8001656:	6113      	str	r3, [r2, #16]
	newNode->next = NULL;
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	2200      	movs	r2, #0
 800165c:	619a      	str	r2, [r3, #24]
    if (!SCH_Task_List || SCH_Task_List->task.Delay > Delay) {
 800165e:	4b29      	ldr	r3, [pc, #164]	; (8001704 <SCH_Add_Task+0xe8>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d005      	beq.n	8001672 <SCH_Add_Task+0x56>
 8001666:	4b27      	ldr	r3, [pc, #156]	; (8001704 <SCH_Add_Task+0xe8>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	429a      	cmp	r2, r3
 8001670:	d213      	bcs.n	800169a <SCH_Add_Task+0x7e>
        if (SCH_Task_List) {
 8001672:	4b24      	ldr	r3, [pc, #144]	; (8001704 <SCH_Add_Task+0xe8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d007      	beq.n	800168a <SCH_Add_Task+0x6e>
            SCH_Task_List->task.Delay -= Delay;
 800167a:	4b22      	ldr	r3, [pc, #136]	; (8001704 <SCH_Add_Task+0xe8>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	6859      	ldr	r1, [r3, #4]
 8001680:	4b20      	ldr	r3, [pc, #128]	; (8001704 <SCH_Add_Task+0xe8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	68ba      	ldr	r2, [r7, #8]
 8001686:	1a8a      	subs	r2, r1, r2
 8001688:	605a      	str	r2, [r3, #4]
        }
        newNode->next = SCH_Task_List;
 800168a:	4b1e      	ldr	r3, [pc, #120]	; (8001704 <SCH_Add_Task+0xe8>)
 800168c:	681a      	ldr	r2, [r3, #0]
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	619a      	str	r2, [r3, #24]
        SCH_Task_List = newNode;
 8001692:	4a1c      	ldr	r2, [pc, #112]	; (8001704 <SCH_Add_Task+0xe8>)
 8001694:	693b      	ldr	r3, [r7, #16]
 8001696:	6013      	str	r3, [r2, #0]
 8001698:	e02b      	b.n	80016f2 <SCH_Add_Task+0xd6>
    } else {
        TaskNode* current = SCH_Task_List;
 800169a:	4b1a      	ldr	r3, [pc, #104]	; (8001704 <SCH_Add_Task+0xe8>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	617b      	str	r3, [r7, #20]
        while (current->next && current->next->task.Delay <= Delay) {
 80016a0:	e007      	b.n	80016b2 <SCH_Add_Task+0x96>
            Delay -= current->task.Delay;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	68ba      	ldr	r2, [r7, #8]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	60bb      	str	r3, [r7, #8]
            current = current->next;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	617b      	str	r3, [r7, #20]
        while (current->next && current->next->task.Delay <= Delay) {
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	699b      	ldr	r3, [r3, #24]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d005      	beq.n	80016c6 <SCH_Add_Task+0xaa>
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	699b      	ldr	r3, [r3, #24]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d2ed      	bcs.n	80016a2 <SCH_Add_Task+0x86>
        }
        if (current->next) {
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	699b      	ldr	r3, [r3, #24]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d007      	beq.n	80016de <SCH_Add_Task+0xc2>
            current->next->task.Delay -= Delay;
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	699b      	ldr	r3, [r3, #24]
 80016d2:	6859      	ldr	r1, [r3, #4]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	699b      	ldr	r3, [r3, #24]
 80016d8:	68ba      	ldr	r2, [r7, #8]
 80016da:	1a8a      	subs	r2, r1, r2
 80016dc:	605a      	str	r2, [r3, #4]
        }
        newNode->task.Delay = Delay;
 80016de:	693b      	ldr	r3, [r7, #16]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	605a      	str	r2, [r3, #4]
        newNode->next = current->next;
 80016e4:	697b      	ldr	r3, [r7, #20]
 80016e6:	699a      	ldr	r2, [r3, #24]
 80016e8:	693b      	ldr	r3, [r7, #16]
 80016ea:	619a      	str	r2, [r3, #24]
        current->next = newNode;
 80016ec:	697b      	ldr	r3, [r7, #20]
 80016ee:	693a      	ldr	r2, [r7, #16]
 80016f0:	619a      	str	r2, [r3, #24]
    }

    return newNode->task.TaskID;
 80016f2:	693b      	ldr	r3, [r7, #16]
 80016f4:	691b      	ldr	r3, [r3, #16]
 80016f6:	b2db      	uxtb	r3, r3
}
 80016f8:	4618      	mov	r0, r3
 80016fa:	3718      	adds	r7, #24
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	20000058 	.word	0x20000058
 8001704:	20000180 	.word	0x20000180

08001708 <SCH_Update>:

void SCH_Update(void) {
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
    if (SCH_Task_List && SCH_Task_List->task.Delay > 0) {
 800170c:	4b08      	ldr	r3, [pc, #32]	; (8001730 <SCH_Update+0x28>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d009      	beq.n	8001728 <SCH_Update+0x20>
 8001714:	4b06      	ldr	r3, [pc, #24]	; (8001730 <SCH_Update+0x28>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d004      	beq.n	8001728 <SCH_Update+0x20>
        SCH_Task_List->task.Delay--;
 800171e:	4b04      	ldr	r3, [pc, #16]	; (8001730 <SCH_Update+0x28>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	685a      	ldr	r2, [r3, #4]
 8001724:	3a01      	subs	r2, #1
 8001726:	605a      	str	r2, [r3, #4]
    }
}
 8001728:	bf00      	nop
 800172a:	46bd      	mov	sp, r7
 800172c:	bc80      	pop	{r7}
 800172e:	4770      	bx	lr
 8001730:	20000180 	.word	0x20000180

08001734 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
    while (SCH_Task_List && SCH_Task_List->task.Delay == 0) {
 800173a:	e025      	b.n	8001788 <SCH_Dispatch_Tasks+0x54>
        TaskNode* current = SCH_Task_List;
 800173c:	4b19      	ldr	r3, [pc, #100]	; (80017a4 <SCH_Dispatch_Tasks+0x70>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	607b      	str	r3, [r7, #4]

        current->task.pTask();
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4798      	blx	r3

        if (current->task.Period > 0) {
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	689b      	ldr	r3, [r3, #8]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d014      	beq.n	800177a <SCH_Dispatch_Tasks+0x46>
            current->task.Delay = current->task.Period;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	689a      	ldr	r2, [r3, #8]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	605a      	str	r2, [r3, #4]
            SCH_Task_List = current->next;
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	4a11      	ldr	r2, [pc, #68]	; (80017a4 <SCH_Dispatch_Tasks+0x70>)
 800175e:	6013      	str	r3, [r2, #0]
            SCH_Add_Task(current->task.pTask, current->task.Delay, current->task.Period);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	6818      	ldr	r0, [r3, #0]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6859      	ldr	r1, [r3, #4]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	689b      	ldr	r3, [r3, #8]
 800176c:	461a      	mov	r2, r3
 800176e:	f7ff ff55 	bl	800161c <SCH_Add_Task>
            free(current);
 8001772:	6878      	ldr	r0, [r7, #4]
 8001774:	f001 fc58 	bl	8003028 <free>
 8001778:	e006      	b.n	8001788 <SCH_Dispatch_Tasks+0x54>
        } else {
            SCH_Task_List = current->next;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	699b      	ldr	r3, [r3, #24]
 800177e:	4a09      	ldr	r2, [pc, #36]	; (80017a4 <SCH_Dispatch_Tasks+0x70>)
 8001780:	6013      	str	r3, [r2, #0]
            free(current);
 8001782:	6878      	ldr	r0, [r7, #4]
 8001784:	f001 fc50 	bl	8003028 <free>
    while (SCH_Task_List && SCH_Task_List->task.Delay == 0) {
 8001788:	4b06      	ldr	r3, [pc, #24]	; (80017a4 <SCH_Dispatch_Tasks+0x70>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	2b00      	cmp	r3, #0
 800178e:	d004      	beq.n	800179a <SCH_Dispatch_Tasks+0x66>
 8001790:	4b04      	ldr	r3, [pc, #16]	; (80017a4 <SCH_Dispatch_Tasks+0x70>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	2b00      	cmp	r3, #0
 8001798:	d0d0      	beq.n	800173c <SCH_Dispatch_Tasks+0x8>
        }
    }
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20000180 	.word	0x20000180

080017a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <HAL_MspInit+0x5c>)
 80017b0:	699b      	ldr	r3, [r3, #24]
 80017b2:	4a14      	ldr	r2, [pc, #80]	; (8001804 <HAL_MspInit+0x5c>)
 80017b4:	f043 0301 	orr.w	r3, r3, #1
 80017b8:	6193      	str	r3, [r2, #24]
 80017ba:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_MspInit+0x5c>)
 80017bc:	699b      	ldr	r3, [r3, #24]
 80017be:	f003 0301 	and.w	r3, r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c6:	4b0f      	ldr	r3, [pc, #60]	; (8001804 <HAL_MspInit+0x5c>)
 80017c8:	69db      	ldr	r3, [r3, #28]
 80017ca:	4a0e      	ldr	r2, [pc, #56]	; (8001804 <HAL_MspInit+0x5c>)
 80017cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017d0:	61d3      	str	r3, [r2, #28]
 80017d2:	4b0c      	ldr	r3, [pc, #48]	; (8001804 <HAL_MspInit+0x5c>)
 80017d4:	69db      	ldr	r3, [r3, #28]
 80017d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80017da:	607b      	str	r3, [r7, #4]
 80017dc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80017de:	4b0a      	ldr	r3, [pc, #40]	; (8001808 <HAL_MspInit+0x60>)
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80017f2:	60fb      	str	r3, [r7, #12]
 80017f4:	4a04      	ldr	r2, [pc, #16]	; (8001808 <HAL_MspInit+0x60>)
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017fa:	bf00      	nop
 80017fc:	3714      	adds	r7, #20
 80017fe:	46bd      	mov	sp, r7
 8001800:	bc80      	pop	{r7}
 8001802:	4770      	bx	lr
 8001804:	40021000 	.word	0x40021000
 8001808:	40010000 	.word	0x40010000

0800180c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b084      	sub	sp, #16
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800181c:	d113      	bne.n	8001846 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800181e:	4b0c      	ldr	r3, [pc, #48]	; (8001850 <HAL_TIM_Base_MspInit+0x44>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	4a0b      	ldr	r2, [pc, #44]	; (8001850 <HAL_TIM_Base_MspInit+0x44>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	61d3      	str	r3, [r2, #28]
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <HAL_TIM_Base_MspInit+0x44>)
 800182c:	69db      	ldr	r3, [r3, #28]
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001836:	2200      	movs	r2, #0
 8001838:	2100      	movs	r1, #0
 800183a:	201c      	movs	r0, #28
 800183c:	f000 fa11 	bl	8001c62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001840:	201c      	movs	r0, #28
 8001842:	f000 fa2a 	bl	8001c9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001846:	bf00      	nop
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	40021000 	.word	0x40021000

08001854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001854:	b480      	push	{r7}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001858:	e7fe      	b.n	8001858 <NMI_Handler+0x4>

0800185a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800185a:	b480      	push	{r7}
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800185e:	e7fe      	b.n	800185e <HardFault_Handler+0x4>

08001860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001864:	e7fe      	b.n	8001864 <MemManage_Handler+0x4>

08001866 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001866:	b480      	push	{r7}
 8001868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800186a:	e7fe      	b.n	800186a <BusFault_Handler+0x4>

0800186c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800186c:	b480      	push	{r7}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001870:	e7fe      	b.n	8001870 <UsageFault_Handler+0x4>

08001872 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001872:	b480      	push	{r7}
 8001874:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001876:	bf00      	nop
 8001878:	46bd      	mov	sp, r7
 800187a:	bc80      	pop	{r7}
 800187c:	4770      	bx	lr

0800187e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800187e:	b480      	push	{r7}
 8001880:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001882:	bf00      	nop
 8001884:	46bd      	mov	sp, r7
 8001886:	bc80      	pop	{r7}
 8001888:	4770      	bx	lr

0800188a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800188a:	b480      	push	{r7}
 800188c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800188e:	bf00      	nop
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr

08001896 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001896:	b580      	push	{r7, lr}
 8001898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800189a:	f000 f8ef 	bl	8001a7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
	...

080018a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80018a8:	4802      	ldr	r0, [pc, #8]	; (80018b4 <TIM2_IRQHandler+0x10>)
 80018aa:	f001 f84b 	bl	8002944 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80018ae:	bf00      	nop
 80018b0:	bd80      	pop	{r7, pc}
 80018b2:	bf00      	nop
 80018b4:	20000134 	.word	0x20000134

080018b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b086      	sub	sp, #24
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80018c0:	4a14      	ldr	r2, [pc, #80]	; (8001914 <_sbrk+0x5c>)
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <_sbrk+0x60>)
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80018c8:	697b      	ldr	r3, [r7, #20]
 80018ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80018cc:	4b13      	ldr	r3, [pc, #76]	; (800191c <_sbrk+0x64>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d102      	bne.n	80018da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80018d4:	4b11      	ldr	r3, [pc, #68]	; (800191c <_sbrk+0x64>)
 80018d6:	4a12      	ldr	r2, [pc, #72]	; (8001920 <_sbrk+0x68>)
 80018d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80018da:	4b10      	ldr	r3, [pc, #64]	; (800191c <_sbrk+0x64>)
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	4413      	add	r3, r2
 80018e2:	693a      	ldr	r2, [r7, #16]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d207      	bcs.n	80018f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80018e8:	f001 fb6c 	bl	8002fc4 <__errno>
 80018ec:	4603      	mov	r3, r0
 80018ee:	220c      	movs	r2, #12
 80018f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80018f2:	f04f 33ff 	mov.w	r3, #4294967295
 80018f6:	e009      	b.n	800190c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80018f8:	4b08      	ldr	r3, [pc, #32]	; (800191c <_sbrk+0x64>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018fe:	4b07      	ldr	r3, [pc, #28]	; (800191c <_sbrk+0x64>)
 8001900:	681a      	ldr	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	4413      	add	r3, r2
 8001906:	4a05      	ldr	r2, [pc, #20]	; (800191c <_sbrk+0x64>)
 8001908:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800190a:	68fb      	ldr	r3, [r7, #12]
}
 800190c:	4618      	mov	r0, r3
 800190e:	3718      	adds	r7, #24
 8001910:	46bd      	mov	sp, r7
 8001912:	bd80      	pop	{r7, pc}
 8001914:	20002800 	.word	0x20002800
 8001918:	00000400 	.word	0x00000400
 800191c:	20000128 	.word	0x20000128
 8001920:	200001a0 	.word	0x200001a0

08001924 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <Task1>:
 *  Created on: Nov 27, 2024
 *      Author: ADMIN
 */
#include "tasks.h"

void Task1(void){
 8001930:	b580      	push	{r7, lr}
 8001932:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BLUE_1_GPIO_Port, BLUE_1_Pin);
 8001934:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001938:	4802      	ldr	r0, [pc, #8]	; (8001944 <Task1+0x14>)
 800193a:	f000 fb72 	bl	8002022 <HAL_GPIO_TogglePin>
}
 800193e:	bf00      	nop
 8001940:	bd80      	pop	{r7, pc}
 8001942:	bf00      	nop
 8001944:	40010c00 	.word	0x40010c00

08001948 <Task2>:
void Task2(void){
 8001948:	b580      	push	{r7, lr}
 800194a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BLUE_2_GPIO_Port, BLUE_2_Pin);
 800194c:	2101      	movs	r1, #1
 800194e:	4802      	ldr	r0, [pc, #8]	; (8001958 <Task2+0x10>)
 8001950:	f000 fb67 	bl	8002022 <HAL_GPIO_TogglePin>
}
 8001954:	bf00      	nop
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40010800 	.word	0x40010800

0800195c <Task3>:
void Task3(void){
 800195c:	b580      	push	{r7, lr}
 800195e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BLUE_3_GPIO_Port, BLUE_3_Pin);
 8001960:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001964:	4802      	ldr	r0, [pc, #8]	; (8001970 <Task3+0x14>)
 8001966:	f000 fb5c 	bl	8002022 <HAL_GPIO_TogglePin>
}
 800196a:	bf00      	nop
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	40010c00 	.word	0x40010c00

08001974 <Task4>:
void Task4(void){
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BLUE_4_GPIO_Port, BLUE_4_Pin);
 8001978:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <Task4+0x14>)
 800197e:	f000 fb50 	bl	8002022 <HAL_GPIO_TogglePin>
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	40010c00 	.word	0x40010c00

0800198c <Task5>:
void Task5(void){
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(BLUE_5_GPIO_Port, BLUE_5_Pin);
 8001990:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001994:	4802      	ldr	r0, [pc, #8]	; (80019a0 <Task5+0x14>)
 8001996:	f000 fb44 	bl	8002022 <HAL_GPIO_TogglePin>
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40010c00 	.word	0x40010c00

080019a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80019a4:	f7ff ffbe 	bl	8001924 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019a8:	480b      	ldr	r0, [pc, #44]	; (80019d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80019aa:	490c      	ldr	r1, [pc, #48]	; (80019dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80019ac:	4a0c      	ldr	r2, [pc, #48]	; (80019e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80019ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019b0:	e002      	b.n	80019b8 <LoopCopyDataInit>

080019b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019b6:	3304      	adds	r3, #4

080019b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019bc:	d3f9      	bcc.n	80019b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019be:	4a09      	ldr	r2, [pc, #36]	; (80019e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80019c0:	4c09      	ldr	r4, [pc, #36]	; (80019e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c4:	e001      	b.n	80019ca <LoopFillZerobss>

080019c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c8:	3204      	adds	r2, #4

080019ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019cc:	d3fb      	bcc.n	80019c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019ce:	f001 faff 	bl	8002fd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019d2:	f7ff fc8b 	bl	80012ec <main>
  bx lr
 80019d6:	4770      	bx	lr
  ldr r0, =_sdata
 80019d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019dc:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 80019e0:	08003214 	.word	0x08003214
  ldr r2, =_sbss
 80019e4:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 80019e8:	2000019c 	.word	0x2000019c

080019ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019ec:	e7fe      	b.n	80019ec <ADC1_2_IRQHandler>
	...

080019f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019f4:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <HAL_Init+0x28>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a07      	ldr	r2, [pc, #28]	; (8001a18 <HAL_Init+0x28>)
 80019fa:	f043 0310 	orr.w	r3, r3, #16
 80019fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a00:	2003      	movs	r0, #3
 8001a02:	f000 f923 	bl	8001c4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a06:	200f      	movs	r0, #15
 8001a08:	f000 f808 	bl	8001a1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a0c:	f7ff fecc 	bl	80017a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40022000 	.word	0x40022000

08001a1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	b082      	sub	sp, #8
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <HAL_InitTick+0x54>)
 8001a26:	681a      	ldr	r2, [r3, #0]
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <HAL_InitTick+0x58>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	f000 f93b 	bl	8001cb6 <HAL_SYSTICK_Config>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e00e      	b.n	8001a68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	2b0f      	cmp	r3, #15
 8001a4e:	d80a      	bhi.n	8001a66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a50:	2200      	movs	r2, #0
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	f04f 30ff 	mov.w	r0, #4294967295
 8001a58:	f000 f903 	bl	8001c62 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a5c:	4a06      	ldr	r2, [pc, #24]	; (8001a78 <HAL_InitTick+0x5c>)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
 8001a64:	e000      	b.n	8001a68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	2000005c 	.word	0x2000005c
 8001a74:	20000064 	.word	0x20000064
 8001a78:	20000060 	.word	0x20000060

08001a7c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a80:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <HAL_IncTick+0x1c>)
 8001a82:	781b      	ldrb	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b05      	ldr	r3, [pc, #20]	; (8001a9c <HAL_IncTick+0x20>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	4a03      	ldr	r2, [pc, #12]	; (8001a9c <HAL_IncTick+0x20>)
 8001a8e:	6013      	str	r3, [r2, #0]
}
 8001a90:	bf00      	nop
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	20000064 	.word	0x20000064
 8001a9c:	20000188 	.word	0x20000188

08001aa0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  return uwTick;
 8001aa4:	4b02      	ldr	r3, [pc, #8]	; (8001ab0 <HAL_GetTick+0x10>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	20000188 	.word	0x20000188

08001ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b085      	sub	sp, #20
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac4:	4b0c      	ldr	r3, [pc, #48]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac6:	68db      	ldr	r3, [r3, #12]
 8001ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aca:	68ba      	ldr	r2, [r7, #8]
 8001acc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001adc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001ae0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae6:	4a04      	ldr	r2, [pc, #16]	; (8001af8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae8:	68bb      	ldr	r3, [r7, #8]
 8001aea:	60d3      	str	r3, [r2, #12]
}
 8001aec:	bf00      	nop
 8001aee:	3714      	adds	r7, #20
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bc80      	pop	{r7}
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	e000ed00 	.word	0xe000ed00

08001afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b00:	4b04      	ldr	r3, [pc, #16]	; (8001b14 <__NVIC_GetPriorityGrouping+0x18>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	0a1b      	lsrs	r3, r3, #8
 8001b06:	f003 0307 	and.w	r3, r3, #7
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bc80      	pop	{r7}
 8001b10:	4770      	bx	lr
 8001b12:	bf00      	nop
 8001b14:	e000ed00 	.word	0xe000ed00

08001b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	db0b      	blt.n	8001b42 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b2a:	79fb      	ldrb	r3, [r7, #7]
 8001b2c:	f003 021f 	and.w	r2, r3, #31
 8001b30:	4906      	ldr	r1, [pc, #24]	; (8001b4c <__NVIC_EnableIRQ+0x34>)
 8001b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b36:	095b      	lsrs	r3, r3, #5
 8001b38:	2001      	movs	r0, #1
 8001b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bc80      	pop	{r7}
 8001b4a:	4770      	bx	lr
 8001b4c:	e000e100 	.word	0xe000e100

08001b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	6039      	str	r1, [r7, #0]
 8001b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	db0a      	blt.n	8001b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	490c      	ldr	r1, [pc, #48]	; (8001b9c <__NVIC_SetPriority+0x4c>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	0112      	lsls	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	440b      	add	r3, r1
 8001b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b78:	e00a      	b.n	8001b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4908      	ldr	r1, [pc, #32]	; (8001ba0 <__NVIC_SetPriority+0x50>)
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	3b04      	subs	r3, #4
 8001b88:	0112      	lsls	r2, r2, #4
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	761a      	strb	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bc80      	pop	{r7}
 8001b98:	4770      	bx	lr
 8001b9a:	bf00      	nop
 8001b9c:	e000e100 	.word	0xe000e100
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	; 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f1c3 0307 	rsb	r3, r3, #7
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	bf28      	it	cs
 8001bc2:	2304      	movcs	r3, #4
 8001bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	2b06      	cmp	r3, #6
 8001bcc:	d902      	bls.n	8001bd4 <NVIC_EncodePriority+0x30>
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3b03      	subs	r3, #3
 8001bd2:	e000      	b.n	8001bd6 <NVIC_EncodePriority+0x32>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43da      	mvns	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	401a      	ands	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	43d9      	mvns	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	4313      	orrs	r3, r2
         );
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3724      	adds	r7, #36	; 0x24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bc80      	pop	{r7}
 8001c06:	4770      	bx	lr

08001c08 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b082      	sub	sp, #8
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	3b01      	subs	r3, #1
 8001c14:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c18:	d301      	bcc.n	8001c1e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1a:	2301      	movs	r3, #1
 8001c1c:	e00f      	b.n	8001c3e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c1e:	4a0a      	ldr	r2, [pc, #40]	; (8001c48 <SysTick_Config+0x40>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c26:	210f      	movs	r1, #15
 8001c28:	f04f 30ff 	mov.w	r0, #4294967295
 8001c2c:	f7ff ff90 	bl	8001b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c30:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <SysTick_Config+0x40>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c36:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <SysTick_Config+0x40>)
 8001c38:	2207      	movs	r2, #7
 8001c3a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c3c:	2300      	movs	r3, #0
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3708      	adds	r7, #8
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	e000e010 	.word	0xe000e010

08001c4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f7ff ff2d 	bl	8001ab4 <__NVIC_SetPriorityGrouping>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b086      	sub	sp, #24
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	4603      	mov	r3, r0
 8001c6a:	60b9      	str	r1, [r7, #8]
 8001c6c:	607a      	str	r2, [r7, #4]
 8001c6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c70:	2300      	movs	r3, #0
 8001c72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c74:	f7ff ff42 	bl	8001afc <__NVIC_GetPriorityGrouping>
 8001c78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	68b9      	ldr	r1, [r7, #8]
 8001c7e:	6978      	ldr	r0, [r7, #20]
 8001c80:	f7ff ff90 	bl	8001ba4 <NVIC_EncodePriority>
 8001c84:	4602      	mov	r2, r0
 8001c86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ff5f 	bl	8001b50 <__NVIC_SetPriority>
}
 8001c92:	bf00      	nop
 8001c94:	3718      	adds	r7, #24
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bd80      	pop	{r7, pc}

08001c9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9a:	b580      	push	{r7, lr}
 8001c9c:	b082      	sub	sp, #8
 8001c9e:	af00      	add	r7, sp, #0
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff ff35 	bl	8001b18 <__NVIC_EnableIRQ>
}
 8001cae:	bf00      	nop
 8001cb0:	3708      	adds	r7, #8
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b082      	sub	sp, #8
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cbe:	6878      	ldr	r0, [r7, #4]
 8001cc0:	f7ff ffa2 	bl	8001c08 <SysTick_Config>
 8001cc4:	4603      	mov	r3, r0
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b08b      	sub	sp, #44	; 0x2c
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce2:	e148      	b.n	8001f76 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	69fa      	ldr	r2, [r7, #28]
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cf8:	69ba      	ldr	r2, [r7, #24]
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	f040 8137 	bne.w	8001f70 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	4aa3      	ldr	r2, [pc, #652]	; (8001f94 <HAL_GPIO_Init+0x2c4>)
 8001d08:	4293      	cmp	r3, r2
 8001d0a:	d05e      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
 8001d0c:	4aa1      	ldr	r2, [pc, #644]	; (8001f94 <HAL_GPIO_Init+0x2c4>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d875      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d12:	4aa1      	ldr	r2, [pc, #644]	; (8001f98 <HAL_GPIO_Init+0x2c8>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d058      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
 8001d18:	4a9f      	ldr	r2, [pc, #636]	; (8001f98 <HAL_GPIO_Init+0x2c8>)
 8001d1a:	4293      	cmp	r3, r2
 8001d1c:	d86f      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d1e:	4a9f      	ldr	r2, [pc, #636]	; (8001f9c <HAL_GPIO_Init+0x2cc>)
 8001d20:	4293      	cmp	r3, r2
 8001d22:	d052      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
 8001d24:	4a9d      	ldr	r2, [pc, #628]	; (8001f9c <HAL_GPIO_Init+0x2cc>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d869      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d2a:	4a9d      	ldr	r2, [pc, #628]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d04c      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
 8001d30:	4a9b      	ldr	r2, [pc, #620]	; (8001fa0 <HAL_GPIO_Init+0x2d0>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d863      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d36:	4a9b      	ldr	r2, [pc, #620]	; (8001fa4 <HAL_GPIO_Init+0x2d4>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d046      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
 8001d3c:	4a99      	ldr	r2, [pc, #612]	; (8001fa4 <HAL_GPIO_Init+0x2d4>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d85d      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d42:	2b12      	cmp	r3, #18
 8001d44:	d82a      	bhi.n	8001d9c <HAL_GPIO_Init+0xcc>
 8001d46:	2b12      	cmp	r3, #18
 8001d48:	d859      	bhi.n	8001dfe <HAL_GPIO_Init+0x12e>
 8001d4a:	a201      	add	r2, pc, #4	; (adr r2, 8001d50 <HAL_GPIO_Init+0x80>)
 8001d4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d50:	08001dcb 	.word	0x08001dcb
 8001d54:	08001da5 	.word	0x08001da5
 8001d58:	08001db7 	.word	0x08001db7
 8001d5c:	08001df9 	.word	0x08001df9
 8001d60:	08001dff 	.word	0x08001dff
 8001d64:	08001dff 	.word	0x08001dff
 8001d68:	08001dff 	.word	0x08001dff
 8001d6c:	08001dff 	.word	0x08001dff
 8001d70:	08001dff 	.word	0x08001dff
 8001d74:	08001dff 	.word	0x08001dff
 8001d78:	08001dff 	.word	0x08001dff
 8001d7c:	08001dff 	.word	0x08001dff
 8001d80:	08001dff 	.word	0x08001dff
 8001d84:	08001dff 	.word	0x08001dff
 8001d88:	08001dff 	.word	0x08001dff
 8001d8c:	08001dff 	.word	0x08001dff
 8001d90:	08001dff 	.word	0x08001dff
 8001d94:	08001dad 	.word	0x08001dad
 8001d98:	08001dc1 	.word	0x08001dc1
 8001d9c:	4a82      	ldr	r2, [pc, #520]	; (8001fa8 <HAL_GPIO_Init+0x2d8>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d013      	beq.n	8001dca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001da2:	e02c      	b.n	8001dfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	68db      	ldr	r3, [r3, #12]
 8001da8:	623b      	str	r3, [r7, #32]
          break;
 8001daa:	e029      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	3304      	adds	r3, #4
 8001db2:	623b      	str	r3, [r7, #32]
          break;
 8001db4:	e024      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	3308      	adds	r3, #8
 8001dbc:	623b      	str	r3, [r7, #32]
          break;
 8001dbe:	e01f      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	68db      	ldr	r3, [r3, #12]
 8001dc4:	330c      	adds	r3, #12
 8001dc6:	623b      	str	r3, [r7, #32]
          break;
 8001dc8:	e01a      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d102      	bne.n	8001dd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001dd2:	2304      	movs	r3, #4
 8001dd4:	623b      	str	r3, [r7, #32]
          break;
 8001dd6:	e013      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	2b01      	cmp	r3, #1
 8001dde:	d105      	bne.n	8001dec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001de0:	2308      	movs	r3, #8
 8001de2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	69fa      	ldr	r2, [r7, #28]
 8001de8:	611a      	str	r2, [r3, #16]
          break;
 8001dea:	e009      	b.n	8001e00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dec:	2308      	movs	r3, #8
 8001dee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	69fa      	ldr	r2, [r7, #28]
 8001df4:	615a      	str	r2, [r3, #20]
          break;
 8001df6:	e003      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	623b      	str	r3, [r7, #32]
          break;
 8001dfc:	e000      	b.n	8001e00 <HAL_GPIO_Init+0x130>
          break;
 8001dfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	2bff      	cmp	r3, #255	; 0xff
 8001e04:	d801      	bhi.n	8001e0a <HAL_GPIO_Init+0x13a>
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	e001      	b.n	8001e0e <HAL_GPIO_Init+0x13e>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	2bff      	cmp	r3, #255	; 0xff
 8001e14:	d802      	bhi.n	8001e1c <HAL_GPIO_Init+0x14c>
 8001e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e18:	009b      	lsls	r3, r3, #2
 8001e1a:	e002      	b.n	8001e22 <HAL_GPIO_Init+0x152>
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1e:	3b08      	subs	r3, #8
 8001e20:	009b      	lsls	r3, r3, #2
 8001e22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	210f      	movs	r1, #15
 8001e2a:	693b      	ldr	r3, [r7, #16]
 8001e2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	401a      	ands	r2, r3
 8001e34:	6a39      	ldr	r1, [r7, #32]
 8001e36:	693b      	ldr	r3, [r7, #16]
 8001e38:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3c:	431a      	orrs	r2, r3
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 8090 	beq.w	8001f70 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e50:	4b56      	ldr	r3, [pc, #344]	; (8001fac <HAL_GPIO_Init+0x2dc>)
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	4a55      	ldr	r2, [pc, #340]	; (8001fac <HAL_GPIO_Init+0x2dc>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	6193      	str	r3, [r2, #24]
 8001e5c:	4b53      	ldr	r3, [pc, #332]	; (8001fac <HAL_GPIO_Init+0x2dc>)
 8001e5e:	699b      	ldr	r3, [r3, #24]
 8001e60:	f003 0301 	and.w	r3, r3, #1
 8001e64:	60bb      	str	r3, [r7, #8]
 8001e66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e68:	4a51      	ldr	r2, [pc, #324]	; (8001fb0 <HAL_GPIO_Init+0x2e0>)
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	089b      	lsrs	r3, r3, #2
 8001e6e:	3302      	adds	r3, #2
 8001e70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e78:	f003 0303 	and.w	r3, r3, #3
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	220f      	movs	r2, #15
 8001e80:	fa02 f303 	lsl.w	r3, r2, r3
 8001e84:	43db      	mvns	r3, r3
 8001e86:	68fa      	ldr	r2, [r7, #12]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4a49      	ldr	r2, [pc, #292]	; (8001fb4 <HAL_GPIO_Init+0x2e4>)
 8001e90:	4293      	cmp	r3, r2
 8001e92:	d00d      	beq.n	8001eb0 <HAL_GPIO_Init+0x1e0>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	4a48      	ldr	r2, [pc, #288]	; (8001fb8 <HAL_GPIO_Init+0x2e8>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d007      	beq.n	8001eac <HAL_GPIO_Init+0x1dc>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	4a47      	ldr	r2, [pc, #284]	; (8001fbc <HAL_GPIO_Init+0x2ec>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d101      	bne.n	8001ea8 <HAL_GPIO_Init+0x1d8>
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	e004      	b.n	8001eb2 <HAL_GPIO_Init+0x1e2>
 8001ea8:	2303      	movs	r3, #3
 8001eaa:	e002      	b.n	8001eb2 <HAL_GPIO_Init+0x1e2>
 8001eac:	2301      	movs	r3, #1
 8001eae:	e000      	b.n	8001eb2 <HAL_GPIO_Init+0x1e2>
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001eb4:	f002 0203 	and.w	r2, r2, #3
 8001eb8:	0092      	lsls	r2, r2, #2
 8001eba:	4093      	lsls	r3, r2
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001ec2:	493b      	ldr	r1, [pc, #236]	; (8001fb0 <HAL_GPIO_Init+0x2e0>)
 8001ec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ec6:	089b      	lsrs	r3, r3, #2
 8001ec8:	3302      	adds	r3, #2
 8001eca:	68fa      	ldr	r2, [r7, #12]
 8001ecc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d006      	beq.n	8001eea <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001edc:	4b38      	ldr	r3, [pc, #224]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	4937      	ldr	r1, [pc, #220]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	608b      	str	r3, [r1, #8]
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001eea:	4b35      	ldr	r3, [pc, #212]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	4933      	ldr	r1, [pc, #204]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f04:	4b2e      	ldr	r3, [pc, #184]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	492d      	ldr	r1, [pc, #180]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	60cb      	str	r3, [r1, #12]
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001f12:	4b2b      	ldr	r3, [pc, #172]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4929      	ldr	r1, [pc, #164]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f2c:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f2e:	685a      	ldr	r2, [r3, #4]
 8001f30:	4923      	ldr	r1, [pc, #140]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	604b      	str	r3, [r1, #4]
 8001f38:	e006      	b.n	8001f48 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f3a:	4b21      	ldr	r3, [pc, #132]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	491f      	ldr	r1, [pc, #124]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f44:	4013      	ands	r3, r2
 8001f46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d006      	beq.n	8001f62 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f54:	4b1a      	ldr	r3, [pc, #104]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4919      	ldr	r1, [pc, #100]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f5a:	69bb      	ldr	r3, [r7, #24]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	600b      	str	r3, [r1, #0]
 8001f60:	e006      	b.n	8001f70 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f62:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	4915      	ldr	r1, [pc, #84]	; (8001fc0 <HAL_GPIO_Init+0x2f0>)
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f72:	3301      	adds	r3, #1
 8001f74:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	f47f aeaf 	bne.w	8001ce4 <HAL_GPIO_Init+0x14>
  }
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	372c      	adds	r7, #44	; 0x2c
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bc80      	pop	{r7}
 8001f90:	4770      	bx	lr
 8001f92:	bf00      	nop
 8001f94:	10320000 	.word	0x10320000
 8001f98:	10310000 	.word	0x10310000
 8001f9c:	10220000 	.word	0x10220000
 8001fa0:	10210000 	.word	0x10210000
 8001fa4:	10120000 	.word	0x10120000
 8001fa8:	10110000 	.word	0x10110000
 8001fac:	40021000 	.word	0x40021000
 8001fb0:	40010000 	.word	0x40010000
 8001fb4:	40010800 	.word	0x40010800
 8001fb8:	40010c00 	.word	0x40010c00
 8001fbc:	40011000 	.word	0x40011000
 8001fc0:	40010400 	.word	0x40010400

08001fc4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	b085      	sub	sp, #20
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
 8001fcc:	460b      	mov	r3, r1
 8001fce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689a      	ldr	r2, [r3, #8]
 8001fd4:	887b      	ldrh	r3, [r7, #2]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d002      	beq.n	8001fe2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fdc:	2301      	movs	r3, #1
 8001fde:	73fb      	strb	r3, [r7, #15]
 8001fe0:	e001      	b.n	8001fe6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3714      	adds	r7, #20
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bc80      	pop	{r7}
 8001ff0:	4770      	bx	lr

08001ff2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff2:	b480      	push	{r7}
 8001ff4:	b083      	sub	sp, #12
 8001ff6:	af00      	add	r7, sp, #0
 8001ff8:	6078      	str	r0, [r7, #4]
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	807b      	strh	r3, [r7, #2]
 8001ffe:	4613      	mov	r3, r2
 8002000:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002002:	787b      	ldrb	r3, [r7, #1]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002008:	887a      	ldrh	r2, [r7, #2]
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800200e:	e003      	b.n	8002018 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002010:	887b      	ldrh	r3, [r7, #2]
 8002012:	041a      	lsls	r2, r3, #16
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	611a      	str	r2, [r3, #16]
}
 8002018:	bf00      	nop
 800201a:	370c      	adds	r7, #12
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr

08002022 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002022:	b480      	push	{r7}
 8002024:	b085      	sub	sp, #20
 8002026:	af00      	add	r7, sp, #0
 8002028:	6078      	str	r0, [r7, #4]
 800202a:	460b      	mov	r3, r1
 800202c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68db      	ldr	r3, [r3, #12]
 8002032:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002034:	887a      	ldrh	r2, [r7, #2]
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	4013      	ands	r3, r2
 800203a:	041a      	lsls	r2, r3, #16
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	43d9      	mvns	r1, r3
 8002040:	887b      	ldrh	r3, [r7, #2]
 8002042:	400b      	ands	r3, r1
 8002044:	431a      	orrs	r2, r3
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	611a      	str	r2, [r3, #16]
}
 800204a:	bf00      	nop
 800204c:	3714      	adds	r7, #20
 800204e:	46bd      	mov	sp, r7
 8002050:	bc80      	pop	{r7}
 8002052:	4770      	bx	lr

08002054 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b086      	sub	sp, #24
 8002058:	af00      	add	r7, sp, #0
 800205a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2b00      	cmp	r3, #0
 8002060:	d101      	bne.n	8002066 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e26c      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f003 0301 	and.w	r3, r3, #1
 800206e:	2b00      	cmp	r3, #0
 8002070:	f000 8087 	beq.w	8002182 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002074:	4b92      	ldr	r3, [pc, #584]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 030c 	and.w	r3, r3, #12
 800207c:	2b04      	cmp	r3, #4
 800207e:	d00c      	beq.n	800209a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002080:	4b8f      	ldr	r3, [pc, #572]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f003 030c 	and.w	r3, r3, #12
 8002088:	2b08      	cmp	r3, #8
 800208a:	d112      	bne.n	80020b2 <HAL_RCC_OscConfig+0x5e>
 800208c:	4b8c      	ldr	r3, [pc, #560]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002098:	d10b      	bne.n	80020b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800209a:	4b89      	ldr	r3, [pc, #548]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d06c      	beq.n	8002180 <HAL_RCC_OscConfig+0x12c>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d168      	bne.n	8002180 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	e246      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020ba:	d106      	bne.n	80020ca <HAL_RCC_OscConfig+0x76>
 80020bc:	4b80      	ldr	r3, [pc, #512]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a7f      	ldr	r2, [pc, #508]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020c6:	6013      	str	r3, [r2, #0]
 80020c8:	e02e      	b.n	8002128 <HAL_RCC_OscConfig+0xd4>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d10c      	bne.n	80020ec <HAL_RCC_OscConfig+0x98>
 80020d2:	4b7b      	ldr	r3, [pc, #492]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a7a      	ldr	r2, [pc, #488]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b78      	ldr	r3, [pc, #480]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a77      	ldr	r2, [pc, #476]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	e01d      	b.n	8002128 <HAL_RCC_OscConfig+0xd4>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020f4:	d10c      	bne.n	8002110 <HAL_RCC_OscConfig+0xbc>
 80020f6:	4b72      	ldr	r3, [pc, #456]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a71      	ldr	r2, [pc, #452]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80020fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002100:	6013      	str	r3, [r2, #0]
 8002102:	4b6f      	ldr	r3, [pc, #444]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a6e      	ldr	r2, [pc, #440]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002108:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	e00b      	b.n	8002128 <HAL_RCC_OscConfig+0xd4>
 8002110:	4b6b      	ldr	r3, [pc, #428]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a6a      	ldr	r2, [pc, #424]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002116:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800211a:	6013      	str	r3, [r2, #0]
 800211c:	4b68      	ldr	r3, [pc, #416]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a67      	ldr	r2, [pc, #412]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002122:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002126:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	685b      	ldr	r3, [r3, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d013      	beq.n	8002158 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7ff fcb6 	bl	8001aa0 <HAL_GetTick>
 8002134:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002136:	e008      	b.n	800214a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002138:	f7ff fcb2 	bl	8001aa0 <HAL_GetTick>
 800213c:	4602      	mov	r2, r0
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	1ad3      	subs	r3, r2, r3
 8002142:	2b64      	cmp	r3, #100	; 0x64
 8002144:	d901      	bls.n	800214a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002146:	2303      	movs	r3, #3
 8002148:	e1fa      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800214a:	4b5d      	ldr	r3, [pc, #372]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002152:	2b00      	cmp	r3, #0
 8002154:	d0f0      	beq.n	8002138 <HAL_RCC_OscConfig+0xe4>
 8002156:	e014      	b.n	8002182 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002158:	f7ff fca2 	bl	8001aa0 <HAL_GetTick>
 800215c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800215e:	e008      	b.n	8002172 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002160:	f7ff fc9e 	bl	8001aa0 <HAL_GetTick>
 8002164:	4602      	mov	r2, r0
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	2b64      	cmp	r3, #100	; 0x64
 800216c:	d901      	bls.n	8002172 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e1e6      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002172:	4b53      	ldr	r3, [pc, #332]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f0      	bne.n	8002160 <HAL_RCC_OscConfig+0x10c>
 800217e:	e000      	b.n	8002182 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002180:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 0302 	and.w	r3, r3, #2
 800218a:	2b00      	cmp	r3, #0
 800218c:	d063      	beq.n	8002256 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800218e:	4b4c      	ldr	r3, [pc, #304]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002190:	685b      	ldr	r3, [r3, #4]
 8002192:	f003 030c 	and.w	r3, r3, #12
 8002196:	2b00      	cmp	r3, #0
 8002198:	d00b      	beq.n	80021b2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800219a:	4b49      	ldr	r3, [pc, #292]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f003 030c 	and.w	r3, r3, #12
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d11c      	bne.n	80021e0 <HAL_RCC_OscConfig+0x18c>
 80021a6:	4b46      	ldr	r3, [pc, #280]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d116      	bne.n	80021e0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021b2:	4b43      	ldr	r3, [pc, #268]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f003 0302 	and.w	r3, r3, #2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d005      	beq.n	80021ca <HAL_RCC_OscConfig+0x176>
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	691b      	ldr	r3, [r3, #16]
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d001      	beq.n	80021ca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e1ba      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ca:	4b3d      	ldr	r3, [pc, #244]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	4939      	ldr	r1, [pc, #228]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021de:	e03a      	b.n	8002256 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	691b      	ldr	r3, [r3, #16]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d020      	beq.n	800222a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021e8:	4b36      	ldr	r3, [pc, #216]	; (80022c4 <HAL_RCC_OscConfig+0x270>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ee:	f7ff fc57 	bl	8001aa0 <HAL_GetTick>
 80021f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f4:	e008      	b.n	8002208 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f6:	f7ff fc53 	bl	8001aa0 <HAL_GetTick>
 80021fa:	4602      	mov	r2, r0
 80021fc:	693b      	ldr	r3, [r7, #16]
 80021fe:	1ad3      	subs	r3, r2, r3
 8002200:	2b02      	cmp	r3, #2
 8002202:	d901      	bls.n	8002208 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002204:	2303      	movs	r3, #3
 8002206:	e19b      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002208:	4b2d      	ldr	r3, [pc, #180]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d0f0      	beq.n	80021f6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002214:	4b2a      	ldr	r3, [pc, #168]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	00db      	lsls	r3, r3, #3
 8002222:	4927      	ldr	r1, [pc, #156]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 8002224:	4313      	orrs	r3, r2
 8002226:	600b      	str	r3, [r1, #0]
 8002228:	e015      	b.n	8002256 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800222a:	4b26      	ldr	r3, [pc, #152]	; (80022c4 <HAL_RCC_OscConfig+0x270>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002230:	f7ff fc36 	bl	8001aa0 <HAL_GetTick>
 8002234:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002236:	e008      	b.n	800224a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002238:	f7ff fc32 	bl	8001aa0 <HAL_GetTick>
 800223c:	4602      	mov	r2, r0
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	2b02      	cmp	r3, #2
 8002244:	d901      	bls.n	800224a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e17a      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224a:	4b1d      	ldr	r3, [pc, #116]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f003 0302 	and.w	r3, r3, #2
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1f0      	bne.n	8002238 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f003 0308 	and.w	r3, r3, #8
 800225e:	2b00      	cmp	r3, #0
 8002260:	d03a      	beq.n	80022d8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	699b      	ldr	r3, [r3, #24]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d019      	beq.n	800229e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800226a:	4b17      	ldr	r3, [pc, #92]	; (80022c8 <HAL_RCC_OscConfig+0x274>)
 800226c:	2201      	movs	r2, #1
 800226e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002270:	f7ff fc16 	bl	8001aa0 <HAL_GetTick>
 8002274:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002276:	e008      	b.n	800228a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002278:	f7ff fc12 	bl	8001aa0 <HAL_GetTick>
 800227c:	4602      	mov	r2, r0
 800227e:	693b      	ldr	r3, [r7, #16]
 8002280:	1ad3      	subs	r3, r2, r3
 8002282:	2b02      	cmp	r3, #2
 8002284:	d901      	bls.n	800228a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002286:	2303      	movs	r3, #3
 8002288:	e15a      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800228a:	4b0d      	ldr	r3, [pc, #52]	; (80022c0 <HAL_RCC_OscConfig+0x26c>)
 800228c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800228e:	f003 0302 	and.w	r3, r3, #2
 8002292:	2b00      	cmp	r3, #0
 8002294:	d0f0      	beq.n	8002278 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002296:	2001      	movs	r0, #1
 8002298:	f000 fa9a 	bl	80027d0 <RCC_Delay>
 800229c:	e01c      	b.n	80022d8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800229e:	4b0a      	ldr	r3, [pc, #40]	; (80022c8 <HAL_RCC_OscConfig+0x274>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80022a4:	f7ff fbfc 	bl	8001aa0 <HAL_GetTick>
 80022a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022aa:	e00f      	b.n	80022cc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022ac:	f7ff fbf8 	bl	8001aa0 <HAL_GetTick>
 80022b0:	4602      	mov	r2, r0
 80022b2:	693b      	ldr	r3, [r7, #16]
 80022b4:	1ad3      	subs	r3, r2, r3
 80022b6:	2b02      	cmp	r3, #2
 80022b8:	d908      	bls.n	80022cc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e140      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
 80022be:	bf00      	nop
 80022c0:	40021000 	.word	0x40021000
 80022c4:	42420000 	.word	0x42420000
 80022c8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022cc:	4b9e      	ldr	r3, [pc, #632]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80022ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1e9      	bne.n	80022ac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f000 80a6 	beq.w	8002432 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022e6:	2300      	movs	r3, #0
 80022e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ea:	4b97      	ldr	r3, [pc, #604]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80022ec:	69db      	ldr	r3, [r3, #28]
 80022ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d10d      	bne.n	8002312 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f6:	4b94      	ldr	r3, [pc, #592]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	4a93      	ldr	r2, [pc, #588]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80022fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002300:	61d3      	str	r3, [r2, #28]
 8002302:	4b91      	ldr	r3, [pc, #580]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002304:	69db      	ldr	r3, [r3, #28]
 8002306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800230a:	60bb      	str	r3, [r7, #8]
 800230c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800230e:	2301      	movs	r3, #1
 8002310:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002312:	4b8e      	ldr	r3, [pc, #568]	; (800254c <HAL_RCC_OscConfig+0x4f8>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231a:	2b00      	cmp	r3, #0
 800231c:	d118      	bne.n	8002350 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800231e:	4b8b      	ldr	r3, [pc, #556]	; (800254c <HAL_RCC_OscConfig+0x4f8>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	4a8a      	ldr	r2, [pc, #552]	; (800254c <HAL_RCC_OscConfig+0x4f8>)
 8002324:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002328:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800232a:	f7ff fbb9 	bl	8001aa0 <HAL_GetTick>
 800232e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002330:	e008      	b.n	8002344 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002332:	f7ff fbb5 	bl	8001aa0 <HAL_GetTick>
 8002336:	4602      	mov	r2, r0
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	1ad3      	subs	r3, r2, r3
 800233c:	2b64      	cmp	r3, #100	; 0x64
 800233e:	d901      	bls.n	8002344 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002340:	2303      	movs	r3, #3
 8002342:	e0fd      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002344:	4b81      	ldr	r3, [pc, #516]	; (800254c <HAL_RCC_OscConfig+0x4f8>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800234c:	2b00      	cmp	r3, #0
 800234e:	d0f0      	beq.n	8002332 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68db      	ldr	r3, [r3, #12]
 8002354:	2b01      	cmp	r3, #1
 8002356:	d106      	bne.n	8002366 <HAL_RCC_OscConfig+0x312>
 8002358:	4b7b      	ldr	r3, [pc, #492]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	4a7a      	ldr	r2, [pc, #488]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800235e:	f043 0301 	orr.w	r3, r3, #1
 8002362:	6213      	str	r3, [r2, #32]
 8002364:	e02d      	b.n	80023c2 <HAL_RCC_OscConfig+0x36e>
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10c      	bne.n	8002388 <HAL_RCC_OscConfig+0x334>
 800236e:	4b76      	ldr	r3, [pc, #472]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002370:	6a1b      	ldr	r3, [r3, #32]
 8002372:	4a75      	ldr	r2, [pc, #468]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002374:	f023 0301 	bic.w	r3, r3, #1
 8002378:	6213      	str	r3, [r2, #32]
 800237a:	4b73      	ldr	r3, [pc, #460]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800237c:	6a1b      	ldr	r3, [r3, #32]
 800237e:	4a72      	ldr	r2, [pc, #456]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002380:	f023 0304 	bic.w	r3, r3, #4
 8002384:	6213      	str	r3, [r2, #32]
 8002386:	e01c      	b.n	80023c2 <HAL_RCC_OscConfig+0x36e>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	68db      	ldr	r3, [r3, #12]
 800238c:	2b05      	cmp	r3, #5
 800238e:	d10c      	bne.n	80023aa <HAL_RCC_OscConfig+0x356>
 8002390:	4b6d      	ldr	r3, [pc, #436]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002392:	6a1b      	ldr	r3, [r3, #32]
 8002394:	4a6c      	ldr	r2, [pc, #432]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002396:	f043 0304 	orr.w	r3, r3, #4
 800239a:	6213      	str	r3, [r2, #32]
 800239c:	4b6a      	ldr	r3, [pc, #424]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800239e:	6a1b      	ldr	r3, [r3, #32]
 80023a0:	4a69      	ldr	r2, [pc, #420]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023a2:	f043 0301 	orr.w	r3, r3, #1
 80023a6:	6213      	str	r3, [r2, #32]
 80023a8:	e00b      	b.n	80023c2 <HAL_RCC_OscConfig+0x36e>
 80023aa:	4b67      	ldr	r3, [pc, #412]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023ac:	6a1b      	ldr	r3, [r3, #32]
 80023ae:	4a66      	ldr	r2, [pc, #408]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023b0:	f023 0301 	bic.w	r3, r3, #1
 80023b4:	6213      	str	r3, [r2, #32]
 80023b6:	4b64      	ldr	r3, [pc, #400]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023b8:	6a1b      	ldr	r3, [r3, #32]
 80023ba:	4a63      	ldr	r2, [pc, #396]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023bc:	f023 0304 	bic.w	r3, r3, #4
 80023c0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d015      	beq.n	80023f6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023ca:	f7ff fb69 	bl	8001aa0 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023d0:	e00a      	b.n	80023e8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023d2:	f7ff fb65 	bl	8001aa0 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e0ab      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e8:	4b57      	ldr	r3, [pc, #348]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80023ea:	6a1b      	ldr	r3, [r3, #32]
 80023ec:	f003 0302 	and.w	r3, r3, #2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d0ee      	beq.n	80023d2 <HAL_RCC_OscConfig+0x37e>
 80023f4:	e014      	b.n	8002420 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023f6:	f7ff fb53 	bl	8001aa0 <HAL_GetTick>
 80023fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023fc:	e00a      	b.n	8002414 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fe:	f7ff fb4f 	bl	8001aa0 <HAL_GetTick>
 8002402:	4602      	mov	r2, r0
 8002404:	693b      	ldr	r3, [r7, #16]
 8002406:	1ad3      	subs	r3, r2, r3
 8002408:	f241 3288 	movw	r2, #5000	; 0x1388
 800240c:	4293      	cmp	r3, r2
 800240e:	d901      	bls.n	8002414 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002410:	2303      	movs	r3, #3
 8002412:	e095      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002414:	4b4c      	ldr	r3, [pc, #304]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002416:	6a1b      	ldr	r3, [r3, #32]
 8002418:	f003 0302 	and.w	r3, r3, #2
 800241c:	2b00      	cmp	r3, #0
 800241e:	d1ee      	bne.n	80023fe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002420:	7dfb      	ldrb	r3, [r7, #23]
 8002422:	2b01      	cmp	r3, #1
 8002424:	d105      	bne.n	8002432 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002426:	4b48      	ldr	r3, [pc, #288]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	4a47      	ldr	r2, [pc, #284]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800242c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002430:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 8081 	beq.w	800253e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800243c:	4b42      	ldr	r3, [pc, #264]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	f003 030c 	and.w	r3, r3, #12
 8002444:	2b08      	cmp	r3, #8
 8002446:	d061      	beq.n	800250c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	69db      	ldr	r3, [r3, #28]
 800244c:	2b02      	cmp	r3, #2
 800244e:	d146      	bne.n	80024de <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002450:	4b3f      	ldr	r3, [pc, #252]	; (8002550 <HAL_RCC_OscConfig+0x4fc>)
 8002452:	2200      	movs	r2, #0
 8002454:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002456:	f7ff fb23 	bl	8001aa0 <HAL_GetTick>
 800245a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800245c:	e008      	b.n	8002470 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800245e:	f7ff fb1f 	bl	8001aa0 <HAL_GetTick>
 8002462:	4602      	mov	r2, r0
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	1ad3      	subs	r3, r2, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d901      	bls.n	8002470 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800246c:	2303      	movs	r3, #3
 800246e:	e067      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002470:	4b35      	ldr	r3, [pc, #212]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1f0      	bne.n	800245e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002484:	d108      	bne.n	8002498 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002486:	4b30      	ldr	r3, [pc, #192]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	492d      	ldr	r1, [pc, #180]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002494:	4313      	orrs	r3, r2
 8002496:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002498:	4b2b      	ldr	r3, [pc, #172]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6a19      	ldr	r1, [r3, #32]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024a8:	430b      	orrs	r3, r1
 80024aa:	4927      	ldr	r1, [pc, #156]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024b0:	4b27      	ldr	r3, [pc, #156]	; (8002550 <HAL_RCC_OscConfig+0x4fc>)
 80024b2:	2201      	movs	r2, #1
 80024b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b6:	f7ff faf3 	bl	8001aa0 <HAL_GetTick>
 80024ba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024be:	f7ff faef 	bl	8001aa0 <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e037      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024d0:	4b1d      	ldr	r3, [pc, #116]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d0f0      	beq.n	80024be <HAL_RCC_OscConfig+0x46a>
 80024dc:	e02f      	b.n	800253e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024de:	4b1c      	ldr	r3, [pc, #112]	; (8002550 <HAL_RCC_OscConfig+0x4fc>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e4:	f7ff fadc 	bl	8001aa0 <HAL_GetTick>
 80024e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024ec:	f7ff fad8 	bl	8001aa0 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	693b      	ldr	r3, [r7, #16]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e020      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024fe:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002506:	2b00      	cmp	r3, #0
 8002508:	d1f0      	bne.n	80024ec <HAL_RCC_OscConfig+0x498>
 800250a:	e018      	b.n	800253e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	69db      	ldr	r3, [r3, #28]
 8002510:	2b01      	cmp	r3, #1
 8002512:	d101      	bne.n	8002518 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002514:	2301      	movs	r3, #1
 8002516:	e013      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002518:	4b0b      	ldr	r3, [pc, #44]	; (8002548 <HAL_RCC_OscConfig+0x4f4>)
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a1b      	ldr	r3, [r3, #32]
 8002528:	429a      	cmp	r2, r3
 800252a:	d106      	bne.n	800253a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002536:	429a      	cmp	r2, r3
 8002538:	d001      	beq.n	800253e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
 800253c:	e000      	b.n	8002540 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3718      	adds	r7, #24
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40021000 	.word	0x40021000
 800254c:	40007000 	.word	0x40007000
 8002550:	42420060 	.word	0x42420060

08002554 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b084      	sub	sp, #16
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
 800255c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d101      	bne.n	8002568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	e0d0      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002568:	4b6a      	ldr	r3, [pc, #424]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f003 0307 	and.w	r3, r3, #7
 8002570:	683a      	ldr	r2, [r7, #0]
 8002572:	429a      	cmp	r2, r3
 8002574:	d910      	bls.n	8002598 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002576:	4b67      	ldr	r3, [pc, #412]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f023 0207 	bic.w	r2, r3, #7
 800257e:	4965      	ldr	r1, [pc, #404]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	4313      	orrs	r3, r2
 8002584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002586:	4b63      	ldr	r3, [pc, #396]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	429a      	cmp	r2, r3
 8002592:	d001      	beq.n	8002598 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e0b8      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0302 	and.w	r3, r3, #2
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d020      	beq.n	80025e6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0304 	and.w	r3, r3, #4
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d005      	beq.n	80025bc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025b0:	4b59      	ldr	r3, [pc, #356]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025b2:	685b      	ldr	r3, [r3, #4]
 80025b4:	4a58      	ldr	r2, [pc, #352]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80025ba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0308 	and.w	r3, r3, #8
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d005      	beq.n	80025d4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025c8:	4b53      	ldr	r3, [pc, #332]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	4a52      	ldr	r2, [pc, #328]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025ce:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80025d2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025d4:	4b50      	ldr	r3, [pc, #320]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	689b      	ldr	r3, [r3, #8]
 80025e0:	494d      	ldr	r1, [pc, #308]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025e2:	4313      	orrs	r3, r2
 80025e4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0301 	and.w	r3, r3, #1
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d040      	beq.n	8002674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	685b      	ldr	r3, [r3, #4]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d107      	bne.n	800260a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025fa:	4b47      	ldr	r3, [pc, #284]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d115      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002606:	2301      	movs	r3, #1
 8002608:	e07f      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	2b02      	cmp	r3, #2
 8002610:	d107      	bne.n	8002622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002612:	4b41      	ldr	r3, [pc, #260]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d109      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800261e:	2301      	movs	r3, #1
 8002620:	e073      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002622:	4b3d      	ldr	r3, [pc, #244]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d101      	bne.n	8002632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800262e:	2301      	movs	r3, #1
 8002630:	e06b      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002632:	4b39      	ldr	r3, [pc, #228]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	f023 0203 	bic.w	r2, r3, #3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4936      	ldr	r1, [pc, #216]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 8002640:	4313      	orrs	r3, r2
 8002642:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002644:	f7ff fa2c 	bl	8001aa0 <HAL_GetTick>
 8002648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800264a:	e00a      	b.n	8002662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800264c:	f7ff fa28 	bl	8001aa0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	1ad3      	subs	r3, r2, r3
 8002656:	f241 3288 	movw	r2, #5000	; 0x1388
 800265a:	4293      	cmp	r3, r2
 800265c:	d901      	bls.n	8002662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800265e:	2303      	movs	r3, #3
 8002660:	e053      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002662:	4b2d      	ldr	r3, [pc, #180]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 8002664:	685b      	ldr	r3, [r3, #4]
 8002666:	f003 020c 	and.w	r2, r3, #12
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	429a      	cmp	r2, r3
 8002672:	d1eb      	bne.n	800264c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002674:	4b27      	ldr	r3, [pc, #156]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f003 0307 	and.w	r3, r3, #7
 800267c:	683a      	ldr	r2, [r7, #0]
 800267e:	429a      	cmp	r2, r3
 8002680:	d210      	bcs.n	80026a4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002682:	4b24      	ldr	r3, [pc, #144]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f023 0207 	bic.w	r2, r3, #7
 800268a:	4922      	ldr	r1, [pc, #136]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	4313      	orrs	r3, r2
 8002690:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002692:	4b20      	ldr	r3, [pc, #128]	; (8002714 <HAL_RCC_ClockConfig+0x1c0>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	683a      	ldr	r2, [r7, #0]
 800269c:	429a      	cmp	r2, r3
 800269e:	d001      	beq.n	80026a4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80026a0:	2301      	movs	r3, #1
 80026a2:	e032      	b.n	800270a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 0304 	and.w	r3, r3, #4
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d008      	beq.n	80026c2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026b0:	4b19      	ldr	r3, [pc, #100]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	4916      	ldr	r1, [pc, #88]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	f003 0308 	and.w	r3, r3, #8
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d009      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026ce:	4b12      	ldr	r3, [pc, #72]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	00db      	lsls	r3, r3, #3
 80026dc:	490e      	ldr	r1, [pc, #56]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026e2:	f000 f821 	bl	8002728 <HAL_RCC_GetSysClockFreq>
 80026e6:	4602      	mov	r2, r0
 80026e8:	4b0b      	ldr	r3, [pc, #44]	; (8002718 <HAL_RCC_ClockConfig+0x1c4>)
 80026ea:	685b      	ldr	r3, [r3, #4]
 80026ec:	091b      	lsrs	r3, r3, #4
 80026ee:	f003 030f 	and.w	r3, r3, #15
 80026f2:	490a      	ldr	r1, [pc, #40]	; (800271c <HAL_RCC_ClockConfig+0x1c8>)
 80026f4:	5ccb      	ldrb	r3, [r1, r3]
 80026f6:	fa22 f303 	lsr.w	r3, r2, r3
 80026fa:	4a09      	ldr	r2, [pc, #36]	; (8002720 <HAL_RCC_ClockConfig+0x1cc>)
 80026fc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026fe:	4b09      	ldr	r3, [pc, #36]	; (8002724 <HAL_RCC_ClockConfig+0x1d0>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff f98a 	bl	8001a1c <HAL_InitTick>

  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40022000 	.word	0x40022000
 8002718:	40021000 	.word	0x40021000
 800271c:	080031e8 	.word	0x080031e8
 8002720:	2000005c 	.word	0x2000005c
 8002724:	20000060 	.word	0x20000060

08002728 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002728:	b480      	push	{r7}
 800272a:	b087      	sub	sp, #28
 800272c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	2300      	movs	r3, #0
 8002734:	60bb      	str	r3, [r7, #8]
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	2300      	movs	r3, #0
 800273c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002742:	4b1e      	ldr	r3, [pc, #120]	; (80027bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	f003 030c 	and.w	r3, r3, #12
 800274e:	2b04      	cmp	r3, #4
 8002750:	d002      	beq.n	8002758 <HAL_RCC_GetSysClockFreq+0x30>
 8002752:	2b08      	cmp	r3, #8
 8002754:	d003      	beq.n	800275e <HAL_RCC_GetSysClockFreq+0x36>
 8002756:	e027      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002758:	4b19      	ldr	r3, [pc, #100]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800275a:	613b      	str	r3, [r7, #16]
      break;
 800275c:	e027      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	0c9b      	lsrs	r3, r3, #18
 8002762:	f003 030f 	and.w	r3, r3, #15
 8002766:	4a17      	ldr	r2, [pc, #92]	; (80027c4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002768:	5cd3      	ldrb	r3, [r2, r3]
 800276a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d010      	beq.n	8002798 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002776:	4b11      	ldr	r3, [pc, #68]	; (80027bc <HAL_RCC_GetSysClockFreq+0x94>)
 8002778:	685b      	ldr	r3, [r3, #4]
 800277a:	0c5b      	lsrs	r3, r3, #17
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002782:	5cd3      	ldrb	r3, [r2, r3]
 8002784:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4a0d      	ldr	r2, [pc, #52]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x98>)
 800278a:	fb02 f203 	mul.w	r2, r2, r3
 800278e:	68bb      	ldr	r3, [r7, #8]
 8002790:	fbb2 f3f3 	udiv	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	e004      	b.n	80027a2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a0c      	ldr	r2, [pc, #48]	; (80027cc <HAL_RCC_GetSysClockFreq+0xa4>)
 800279c:	fb02 f303 	mul.w	r3, r2, r3
 80027a0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	613b      	str	r3, [r7, #16]
      break;
 80027a6:	e002      	b.n	80027ae <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80027a8:	4b05      	ldr	r3, [pc, #20]	; (80027c0 <HAL_RCC_GetSysClockFreq+0x98>)
 80027aa:	613b      	str	r3, [r7, #16]
      break;
 80027ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80027ae:	693b      	ldr	r3, [r7, #16]
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	371c      	adds	r7, #28
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bc80      	pop	{r7}
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	40021000 	.word	0x40021000
 80027c0:	007a1200 	.word	0x007a1200
 80027c4:	080031f8 	.word	0x080031f8
 80027c8:	08003208 	.word	0x08003208
 80027cc:	003d0900 	.word	0x003d0900

080027d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b085      	sub	sp, #20
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027d8:	4b0a      	ldr	r3, [pc, #40]	; (8002804 <RCC_Delay+0x34>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	4a0a      	ldr	r2, [pc, #40]	; (8002808 <RCC_Delay+0x38>)
 80027de:	fba2 2303 	umull	r2, r3, r2, r3
 80027e2:	0a5b      	lsrs	r3, r3, #9
 80027e4:	687a      	ldr	r2, [r7, #4]
 80027e6:	fb02 f303 	mul.w	r3, r2, r3
 80027ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027ec:	bf00      	nop
  }
  while (Delay --);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1e5a      	subs	r2, r3, #1
 80027f2:	60fa      	str	r2, [r7, #12]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f9      	bne.n	80027ec <RCC_Delay+0x1c>
}
 80027f8:	bf00      	nop
 80027fa:	bf00      	nop
 80027fc:	3714      	adds	r7, #20
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc80      	pop	{r7}
 8002802:	4770      	bx	lr
 8002804:	2000005c 	.word	0x2000005c
 8002808:	10624dd3 	.word	0x10624dd3

0800280c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800280c:	b580      	push	{r7, lr}
 800280e:	b082      	sub	sp, #8
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d101      	bne.n	800281e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800281a:	2301      	movs	r3, #1
 800281c:	e041      	b.n	80028a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d106      	bne.n	8002838 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f7fe ffea 	bl	800180c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2202      	movs	r2, #2
 800283c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3304      	adds	r3, #4
 8002848:	4619      	mov	r1, r3
 800284a:	4610      	mov	r0, r2
 800284c:	f000 fa56 	bl	8002cfc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2201      	movs	r2, #1
 8002884:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2201      	movs	r2, #1
 800288c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2201      	movs	r2, #1
 8002894:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2201      	movs	r2, #1
 800289c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3708      	adds	r7, #8
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028ba:	b2db      	uxtb	r3, r3
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d001      	beq.n	80028c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028c0:	2301      	movs	r3, #1
 80028c2:	e035      	b.n	8002930 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f042 0201 	orr.w	r2, r2, #1
 80028da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a16      	ldr	r2, [pc, #88]	; (800293c <HAL_TIM_Base_Start_IT+0x90>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d009      	beq.n	80028fa <HAL_TIM_Base_Start_IT+0x4e>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ee:	d004      	beq.n	80028fa <HAL_TIM_Base_Start_IT+0x4e>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a12      	ldr	r2, [pc, #72]	; (8002940 <HAL_TIM_Base_Start_IT+0x94>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d111      	bne.n	800291e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 0307 	and.w	r3, r3, #7
 8002904:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2b06      	cmp	r3, #6
 800290a:	d010      	beq.n	800292e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	681a      	ldr	r2, [r3, #0]
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	f042 0201 	orr.w	r2, r2, #1
 800291a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800291c:	e007      	b.n	800292e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f042 0201 	orr.w	r2, r2, #1
 800292c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3714      	adds	r7, #20
 8002934:	46bd      	mov	sp, r7
 8002936:	bc80      	pop	{r7}
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40012c00 	.word	0x40012c00
 8002940:	40000400 	.word	0x40000400

08002944 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b084      	sub	sp, #16
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	691b      	ldr	r3, [r3, #16]
 800295a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d020      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	f003 0302 	and.w	r3, r3, #2
 800296c:	2b00      	cmp	r3, #0
 800296e:	d01b      	beq.n	80029a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f06f 0202 	mvn.w	r2, #2
 8002978:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2201      	movs	r2, #1
 800297e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	f003 0303 	and.w	r3, r3, #3
 800298a:	2b00      	cmp	r3, #0
 800298c:	d003      	beq.n	8002996 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f998 	bl	8002cc4 <HAL_TIM_IC_CaptureCallback>
 8002994:	e005      	b.n	80029a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002996:	6878      	ldr	r0, [r7, #4]
 8002998:	f000 f98b 	bl	8002cb2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f000 f99a 	bl	8002cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80029a8:	68bb      	ldr	r3, [r7, #8]
 80029aa:	f003 0304 	and.w	r3, r3, #4
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d020      	beq.n	80029f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	f003 0304 	and.w	r3, r3, #4
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d01b      	beq.n	80029f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f06f 0204 	mvn.w	r2, #4
 80029c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2202      	movs	r2, #2
 80029ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	699b      	ldr	r3, [r3, #24]
 80029d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d003      	beq.n	80029e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f972 	bl	8002cc4 <HAL_TIM_IC_CaptureCallback>
 80029e0:	e005      	b.n	80029ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029e2:	6878      	ldr	r0, [r7, #4]
 80029e4:	f000 f965 	bl	8002cb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f000 f974 	bl	8002cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029f4:	68bb      	ldr	r3, [r7, #8]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d020      	beq.n	8002a40 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	f003 0308 	and.w	r3, r3, #8
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01b      	beq.n	8002a40 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0208 	mvn.w	r2, #8
 8002a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2204      	movs	r2, #4
 8002a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 f94c 	bl	8002cc4 <HAL_TIM_IC_CaptureCallback>
 8002a2c:	e005      	b.n	8002a3a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 f93f 	bl	8002cb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 f94e 	bl	8002cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0310 	and.w	r3, r3, #16
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d020      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f003 0310 	and.w	r3, r3, #16
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d01b      	beq.n	8002a8c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f06f 0210 	mvn.w	r2, #16
 8002a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2208      	movs	r2, #8
 8002a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d003      	beq.n	8002a7a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 f926 	bl	8002cc4 <HAL_TIM_IC_CaptureCallback>
 8002a78:	e005      	b.n	8002a86 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f000 f919 	bl	8002cb2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a80:	6878      	ldr	r0, [r7, #4]
 8002a82:	f000 f928 	bl	8002cd6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	f003 0301 	and.w	r3, r3, #1
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d00c      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f003 0301 	and.w	r3, r3, #1
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d007      	beq.n	8002ab0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f06f 0201 	mvn.w	r2, #1
 8002aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	f7fe fd9c 	bl	80015e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00c      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d007      	beq.n	8002ad4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002acc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002ace:	6878      	ldr	r0, [r7, #4]
 8002ad0:	f000 fa6f 	bl	8002fb2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d00c      	beq.n	8002af8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d007      	beq.n	8002af8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f000 f8f8 	bl	8002ce8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	f003 0320 	and.w	r3, r3, #32
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d00c      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	f003 0320 	and.w	r3, r3, #32
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d007      	beq.n	8002b1c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f06f 0220 	mvn.w	r2, #32
 8002b14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 fa42 	bl	8002fa0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b1c:	bf00      	nop
 8002b1e:	3710      	adds	r7, #16
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}

08002b24 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b084      	sub	sp, #16
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d101      	bne.n	8002b40 <HAL_TIM_ConfigClockSource+0x1c>
 8002b3c:	2302      	movs	r3, #2
 8002b3e:	e0b4      	b.n	8002caa <HAL_TIM_ConfigClockSource+0x186>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2201      	movs	r2, #1
 8002b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2202      	movs	r2, #2
 8002b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b60:	68bb      	ldr	r3, [r7, #8]
 8002b62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b66:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	68ba      	ldr	r2, [r7, #8]
 8002b6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b78:	d03e      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0xd4>
 8002b7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b7e:	f200 8087 	bhi.w	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002b82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b86:	f000 8086 	beq.w	8002c96 <HAL_TIM_ConfigClockSource+0x172>
 8002b8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b8e:	d87f      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002b90:	2b70      	cmp	r3, #112	; 0x70
 8002b92:	d01a      	beq.n	8002bca <HAL_TIM_ConfigClockSource+0xa6>
 8002b94:	2b70      	cmp	r3, #112	; 0x70
 8002b96:	d87b      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002b98:	2b60      	cmp	r3, #96	; 0x60
 8002b9a:	d050      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x11a>
 8002b9c:	2b60      	cmp	r3, #96	; 0x60
 8002b9e:	d877      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002ba0:	2b50      	cmp	r3, #80	; 0x50
 8002ba2:	d03c      	beq.n	8002c1e <HAL_TIM_ConfigClockSource+0xfa>
 8002ba4:	2b50      	cmp	r3, #80	; 0x50
 8002ba6:	d873      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002ba8:	2b40      	cmp	r3, #64	; 0x40
 8002baa:	d058      	beq.n	8002c5e <HAL_TIM_ConfigClockSource+0x13a>
 8002bac:	2b40      	cmp	r3, #64	; 0x40
 8002bae:	d86f      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002bb0:	2b30      	cmp	r3, #48	; 0x30
 8002bb2:	d064      	beq.n	8002c7e <HAL_TIM_ConfigClockSource+0x15a>
 8002bb4:	2b30      	cmp	r3, #48	; 0x30
 8002bb6:	d86b      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002bb8:	2b20      	cmp	r3, #32
 8002bba:	d060      	beq.n	8002c7e <HAL_TIM_ConfigClockSource+0x15a>
 8002bbc:	2b20      	cmp	r3, #32
 8002bbe:	d867      	bhi.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d05c      	beq.n	8002c7e <HAL_TIM_ConfigClockSource+0x15a>
 8002bc4:	2b10      	cmp	r3, #16
 8002bc6:	d05a      	beq.n	8002c7e <HAL_TIM_ConfigClockSource+0x15a>
 8002bc8:	e062      	b.n	8002c90 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6818      	ldr	r0, [r3, #0]
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	6899      	ldr	r1, [r3, #8]
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	685a      	ldr	r2, [r3, #4]
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	68db      	ldr	r3, [r3, #12]
 8002bda:	f000 f96a 	bl	8002eb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002be6:	68bb      	ldr	r3, [r7, #8]
 8002be8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002bec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	68ba      	ldr	r2, [r7, #8]
 8002bf4:	609a      	str	r2, [r3, #8]
      break;
 8002bf6:	e04f      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	6899      	ldr	r1, [r3, #8]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685a      	ldr	r2, [r3, #4]
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	f000 f953 	bl	8002eb2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	689a      	ldr	r2, [r3, #8]
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002c1a:	609a      	str	r2, [r3, #8]
      break;
 8002c1c:	e03c      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6818      	ldr	r0, [r3, #0]
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6859      	ldr	r1, [r3, #4]
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f000 f8ca 	bl	8002dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2150      	movs	r1, #80	; 0x50
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f921 	bl	8002e7e <TIM_ITRx_SetConfig>
      break;
 8002c3c:	e02c      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	6859      	ldr	r1, [r3, #4]
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f000 f8e8 	bl	8002e20 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2160      	movs	r1, #96	; 0x60
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f911 	bl	8002e7e <TIM_ITRx_SetConfig>
      break;
 8002c5c:	e01c      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6818      	ldr	r0, [r3, #0]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	6859      	ldr	r1, [r3, #4]
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	461a      	mov	r2, r3
 8002c6c:	f000 f8aa 	bl	8002dc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2140      	movs	r1, #64	; 0x40
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 f901 	bl	8002e7e <TIM_ITRx_SetConfig>
      break;
 8002c7c:	e00c      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	4619      	mov	r1, r3
 8002c88:	4610      	mov	r0, r2
 8002c8a:	f000 f8f8 	bl	8002e7e <TIM_ITRx_SetConfig>
      break;
 8002c8e:	e003      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	73fb      	strb	r3, [r7, #15]
      break;
 8002c94:	e000      	b.n	8002c98 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c96:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002ca8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	b083      	sub	sp, #12
 8002cb6:	af00      	add	r7, sp, #0
 8002cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002cba:	bf00      	nop
 8002cbc:	370c      	adds	r7, #12
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ccc:	bf00      	nop
 8002cce:	370c      	adds	r7, #12
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bc80      	pop	{r7}
 8002cd4:	4770      	bx	lr

08002cd6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cd6:	b480      	push	{r7}
 8002cd8:	b083      	sub	sp, #12
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cde:	bf00      	nop
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bc80      	pop	{r7}
 8002ce6:	4770      	bx	lr

08002ce8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b083      	sub	sp, #12
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cf0:	bf00      	nop
 8002cf2:	370c      	adds	r7, #12
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bc80      	pop	{r7}
 8002cf8:	4770      	bx	lr
	...

08002cfc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b085      	sub	sp, #20
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
 8002d04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	4a2b      	ldr	r2, [pc, #172]	; (8002dbc <TIM_Base_SetConfig+0xc0>)
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d007      	beq.n	8002d24 <TIM_Base_SetConfig+0x28>
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d1a:	d003      	beq.n	8002d24 <TIM_Base_SetConfig+0x28>
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	4a28      	ldr	r2, [pc, #160]	; (8002dc0 <TIM_Base_SetConfig+0xc4>)
 8002d20:	4293      	cmp	r3, r2
 8002d22:	d108      	bne.n	8002d36 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	68fa      	ldr	r2, [r7, #12]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	4a20      	ldr	r2, [pc, #128]	; (8002dbc <TIM_Base_SetConfig+0xc0>)
 8002d3a:	4293      	cmp	r3, r2
 8002d3c:	d007      	beq.n	8002d4e <TIM_Base_SetConfig+0x52>
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d44:	d003      	beq.n	8002d4e <TIM_Base_SetConfig+0x52>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a1d      	ldr	r2, [pc, #116]	; (8002dc0 <TIM_Base_SetConfig+0xc4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d108      	bne.n	8002d60 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d54:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	68db      	ldr	r3, [r3, #12]
 8002d5a:	68fa      	ldr	r2, [r7, #12]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d66:	683b      	ldr	r3, [r7, #0]
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68fa      	ldr	r2, [r7, #12]
 8002d72:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	689a      	ldr	r2, [r3, #8]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	681a      	ldr	r2, [r3, #0]
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a0d      	ldr	r2, [pc, #52]	; (8002dbc <TIM_Base_SetConfig+0xc0>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d103      	bne.n	8002d94 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	691a      	ldr	r2, [r3, #16]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	691b      	ldr	r3, [r3, #16]
 8002d9e:	f003 0301 	and.w	r3, r3, #1
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d005      	beq.n	8002db2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	f023 0201 	bic.w	r2, r3, #1
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	611a      	str	r2, [r3, #16]
  }
}
 8002db2:	bf00      	nop
 8002db4:	3714      	adds	r7, #20
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bc80      	pop	{r7}
 8002dba:	4770      	bx	lr
 8002dbc:	40012c00 	.word	0x40012c00
 8002dc0:	40000400 	.word	0x40000400

08002dc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b087      	sub	sp, #28
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	60f8      	str	r0, [r7, #12]
 8002dcc:	60b9      	str	r1, [r7, #8]
 8002dce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	f023 0201 	bic.w	r2, r3, #1
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002de8:	693b      	ldr	r3, [r7, #16]
 8002dea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002dee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	693a      	ldr	r2, [r7, #16]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f023 030a 	bic.w	r3, r3, #10
 8002e00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002e02:	697a      	ldr	r2, [r7, #20]
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	4313      	orrs	r3, r2
 8002e08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	621a      	str	r2, [r3, #32]
}
 8002e16:	bf00      	nop
 8002e18:	371c      	adds	r7, #28
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	bc80      	pop	{r7}
 8002e1e:	4770      	bx	lr

08002e20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b087      	sub	sp, #28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	60f8      	str	r0, [r7, #12]
 8002e28:	60b9      	str	r1, [r7, #8]
 8002e2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	6a1b      	ldr	r3, [r3, #32]
 8002e36:	f023 0210 	bic.w	r2, r3, #16
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	699b      	ldr	r3, [r3, #24]
 8002e42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002e4a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	031b      	lsls	r3, r3, #12
 8002e50:	693a      	ldr	r2, [r7, #16]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e56:	697b      	ldr	r3, [r7, #20]
 8002e58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002e5c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	011b      	lsls	r3, r3, #4
 8002e62:	697a      	ldr	r2, [r7, #20]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	693a      	ldr	r2, [r7, #16]
 8002e6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	621a      	str	r2, [r3, #32]
}
 8002e74:	bf00      	nop
 8002e76:	371c      	adds	r7, #28
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	bc80      	pop	{r7}
 8002e7c:	4770      	bx	lr

08002e7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e7e:	b480      	push	{r7}
 8002e80:	b085      	sub	sp, #20
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	f043 0307 	orr.w	r3, r3, #7
 8002ea0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	68fa      	ldr	r2, [r7, #12]
 8002ea6:	609a      	str	r2, [r3, #8]
}
 8002ea8:	bf00      	nop
 8002eaa:	3714      	adds	r7, #20
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bc80      	pop	{r7}
 8002eb0:	4770      	bx	lr

08002eb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b087      	sub	sp, #28
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	60f8      	str	r0, [r7, #12]
 8002eba:	60b9      	str	r1, [r7, #8]
 8002ebc:	607a      	str	r2, [r7, #4]
 8002ebe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	689b      	ldr	r3, [r3, #8]
 8002ec4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ec6:	697b      	ldr	r3, [r7, #20]
 8002ec8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ecc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	021a      	lsls	r2, r3, #8
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	68bb      	ldr	r3, [r7, #8]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	697a      	ldr	r2, [r7, #20]
 8002ee4:	609a      	str	r2, [r3, #8]
}
 8002ee6:	bf00      	nop
 8002ee8:	371c      	adds	r7, #28
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr

08002ef0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
 8002ef8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f00:	2b01      	cmp	r3, #1
 8002f02:	d101      	bne.n	8002f08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002f04:	2302      	movs	r3, #2
 8002f06:	e041      	b.n	8002f8c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	2202      	movs	r2, #2
 8002f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	68fa      	ldr	r2, [r7, #12]
 8002f36:	4313      	orrs	r3, r2
 8002f38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a14      	ldr	r2, [pc, #80]	; (8002f98 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	d009      	beq.n	8002f60 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f54:	d004      	beq.n	8002f60 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a10      	ldr	r2, [pc, #64]	; (8002f9c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f5c:	4293      	cmp	r3, r2
 8002f5e:	d10c      	bne.n	8002f7a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f66:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	685b      	ldr	r3, [r3, #4]
 8002f6c:	68ba      	ldr	r2, [r7, #8]
 8002f6e:	4313      	orrs	r3, r2
 8002f70:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2201      	movs	r2, #1
 8002f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2200      	movs	r2, #0
 8002f86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3714      	adds	r7, #20
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bc80      	pop	{r7}
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40012c00 	.word	0x40012c00
 8002f9c:	40000400 	.word	0x40000400

08002fa0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002fa0:	b480      	push	{r7}
 8002fa2:	b083      	sub	sp, #12
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002fa8:	bf00      	nop
 8002faa:	370c      	adds	r7, #12
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr

08002fb2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002fb2:	b480      	push	{r7}
 8002fb4:	b083      	sub	sp, #12
 8002fb6:	af00      	add	r7, sp, #0
 8002fb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002fba:	bf00      	nop
 8002fbc:	370c      	adds	r7, #12
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bc80      	pop	{r7}
 8002fc2:	4770      	bx	lr

08002fc4 <__errno>:
 8002fc4:	4b01      	ldr	r3, [pc, #4]	; (8002fcc <__errno+0x8>)
 8002fc6:	6818      	ldr	r0, [r3, #0]
 8002fc8:	4770      	bx	lr
 8002fca:	bf00      	nop
 8002fcc:	20000068 	.word	0x20000068

08002fd0 <__libc_init_array>:
 8002fd0:	b570      	push	{r4, r5, r6, lr}
 8002fd2:	2600      	movs	r6, #0
 8002fd4:	4d0c      	ldr	r5, [pc, #48]	; (8003008 <__libc_init_array+0x38>)
 8002fd6:	4c0d      	ldr	r4, [pc, #52]	; (800300c <__libc_init_array+0x3c>)
 8002fd8:	1b64      	subs	r4, r4, r5
 8002fda:	10a4      	asrs	r4, r4, #2
 8002fdc:	42a6      	cmp	r6, r4
 8002fde:	d109      	bne.n	8002ff4 <__libc_init_array+0x24>
 8002fe0:	f000 f8f6 	bl	80031d0 <_init>
 8002fe4:	2600      	movs	r6, #0
 8002fe6:	4d0a      	ldr	r5, [pc, #40]	; (8003010 <__libc_init_array+0x40>)
 8002fe8:	4c0a      	ldr	r4, [pc, #40]	; (8003014 <__libc_init_array+0x44>)
 8002fea:	1b64      	subs	r4, r4, r5
 8002fec:	10a4      	asrs	r4, r4, #2
 8002fee:	42a6      	cmp	r6, r4
 8002ff0:	d105      	bne.n	8002ffe <__libc_init_array+0x2e>
 8002ff2:	bd70      	pop	{r4, r5, r6, pc}
 8002ff4:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ff8:	4798      	blx	r3
 8002ffa:	3601      	adds	r6, #1
 8002ffc:	e7ee      	b.n	8002fdc <__libc_init_array+0xc>
 8002ffe:	f855 3b04 	ldr.w	r3, [r5], #4
 8003002:	4798      	blx	r3
 8003004:	3601      	adds	r6, #1
 8003006:	e7f2      	b.n	8002fee <__libc_init_array+0x1e>
 8003008:	0800320c 	.word	0x0800320c
 800300c:	0800320c 	.word	0x0800320c
 8003010:	0800320c 	.word	0x0800320c
 8003014:	08003210 	.word	0x08003210

08003018 <malloc>:
 8003018:	4b02      	ldr	r3, [pc, #8]	; (8003024 <malloc+0xc>)
 800301a:	4601      	mov	r1, r0
 800301c:	6818      	ldr	r0, [r3, #0]
 800301e:	f000 b85f 	b.w	80030e0 <_malloc_r>
 8003022:	bf00      	nop
 8003024:	20000068 	.word	0x20000068

08003028 <free>:
 8003028:	4b02      	ldr	r3, [pc, #8]	; (8003034 <free+0xc>)
 800302a:	4601      	mov	r1, r0
 800302c:	6818      	ldr	r0, [r3, #0]
 800302e:	f000 b80b 	b.w	8003048 <_free_r>
 8003032:	bf00      	nop
 8003034:	20000068 	.word	0x20000068

08003038 <memset>:
 8003038:	4603      	mov	r3, r0
 800303a:	4402      	add	r2, r0
 800303c:	4293      	cmp	r3, r2
 800303e:	d100      	bne.n	8003042 <memset+0xa>
 8003040:	4770      	bx	lr
 8003042:	f803 1b01 	strb.w	r1, [r3], #1
 8003046:	e7f9      	b.n	800303c <memset+0x4>

08003048 <_free_r>:
 8003048:	b538      	push	{r3, r4, r5, lr}
 800304a:	4605      	mov	r5, r0
 800304c:	2900      	cmp	r1, #0
 800304e:	d043      	beq.n	80030d8 <_free_r+0x90>
 8003050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003054:	1f0c      	subs	r4, r1, #4
 8003056:	2b00      	cmp	r3, #0
 8003058:	bfb8      	it	lt
 800305a:	18e4      	addlt	r4, r4, r3
 800305c:	f000 f8aa 	bl	80031b4 <__malloc_lock>
 8003060:	4a1e      	ldr	r2, [pc, #120]	; (80030dc <_free_r+0x94>)
 8003062:	6813      	ldr	r3, [r2, #0]
 8003064:	4610      	mov	r0, r2
 8003066:	b933      	cbnz	r3, 8003076 <_free_r+0x2e>
 8003068:	6063      	str	r3, [r4, #4]
 800306a:	6014      	str	r4, [r2, #0]
 800306c:	4628      	mov	r0, r5
 800306e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003072:	f000 b8a5 	b.w	80031c0 <__malloc_unlock>
 8003076:	42a3      	cmp	r3, r4
 8003078:	d90a      	bls.n	8003090 <_free_r+0x48>
 800307a:	6821      	ldr	r1, [r4, #0]
 800307c:	1862      	adds	r2, r4, r1
 800307e:	4293      	cmp	r3, r2
 8003080:	bf01      	itttt	eq
 8003082:	681a      	ldreq	r2, [r3, #0]
 8003084:	685b      	ldreq	r3, [r3, #4]
 8003086:	1852      	addeq	r2, r2, r1
 8003088:	6022      	streq	r2, [r4, #0]
 800308a:	6063      	str	r3, [r4, #4]
 800308c:	6004      	str	r4, [r0, #0]
 800308e:	e7ed      	b.n	800306c <_free_r+0x24>
 8003090:	461a      	mov	r2, r3
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	b10b      	cbz	r3, 800309a <_free_r+0x52>
 8003096:	42a3      	cmp	r3, r4
 8003098:	d9fa      	bls.n	8003090 <_free_r+0x48>
 800309a:	6811      	ldr	r1, [r2, #0]
 800309c:	1850      	adds	r0, r2, r1
 800309e:	42a0      	cmp	r0, r4
 80030a0:	d10b      	bne.n	80030ba <_free_r+0x72>
 80030a2:	6820      	ldr	r0, [r4, #0]
 80030a4:	4401      	add	r1, r0
 80030a6:	1850      	adds	r0, r2, r1
 80030a8:	4283      	cmp	r3, r0
 80030aa:	6011      	str	r1, [r2, #0]
 80030ac:	d1de      	bne.n	800306c <_free_r+0x24>
 80030ae:	6818      	ldr	r0, [r3, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	4401      	add	r1, r0
 80030b4:	6011      	str	r1, [r2, #0]
 80030b6:	6053      	str	r3, [r2, #4]
 80030b8:	e7d8      	b.n	800306c <_free_r+0x24>
 80030ba:	d902      	bls.n	80030c2 <_free_r+0x7a>
 80030bc:	230c      	movs	r3, #12
 80030be:	602b      	str	r3, [r5, #0]
 80030c0:	e7d4      	b.n	800306c <_free_r+0x24>
 80030c2:	6820      	ldr	r0, [r4, #0]
 80030c4:	1821      	adds	r1, r4, r0
 80030c6:	428b      	cmp	r3, r1
 80030c8:	bf01      	itttt	eq
 80030ca:	6819      	ldreq	r1, [r3, #0]
 80030cc:	685b      	ldreq	r3, [r3, #4]
 80030ce:	1809      	addeq	r1, r1, r0
 80030d0:	6021      	streq	r1, [r4, #0]
 80030d2:	6063      	str	r3, [r4, #4]
 80030d4:	6054      	str	r4, [r2, #4]
 80030d6:	e7c9      	b.n	800306c <_free_r+0x24>
 80030d8:	bd38      	pop	{r3, r4, r5, pc}
 80030da:	bf00      	nop
 80030dc:	2000012c 	.word	0x2000012c

080030e0 <_malloc_r>:
 80030e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030e2:	1ccd      	adds	r5, r1, #3
 80030e4:	f025 0503 	bic.w	r5, r5, #3
 80030e8:	3508      	adds	r5, #8
 80030ea:	2d0c      	cmp	r5, #12
 80030ec:	bf38      	it	cc
 80030ee:	250c      	movcc	r5, #12
 80030f0:	2d00      	cmp	r5, #0
 80030f2:	4606      	mov	r6, r0
 80030f4:	db01      	blt.n	80030fa <_malloc_r+0x1a>
 80030f6:	42a9      	cmp	r1, r5
 80030f8:	d903      	bls.n	8003102 <_malloc_r+0x22>
 80030fa:	230c      	movs	r3, #12
 80030fc:	6033      	str	r3, [r6, #0]
 80030fe:	2000      	movs	r0, #0
 8003100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003102:	f000 f857 	bl	80031b4 <__malloc_lock>
 8003106:	4921      	ldr	r1, [pc, #132]	; (800318c <_malloc_r+0xac>)
 8003108:	680a      	ldr	r2, [r1, #0]
 800310a:	4614      	mov	r4, r2
 800310c:	b99c      	cbnz	r4, 8003136 <_malloc_r+0x56>
 800310e:	4f20      	ldr	r7, [pc, #128]	; (8003190 <_malloc_r+0xb0>)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	b923      	cbnz	r3, 800311e <_malloc_r+0x3e>
 8003114:	4621      	mov	r1, r4
 8003116:	4630      	mov	r0, r6
 8003118:	f000 f83c 	bl	8003194 <_sbrk_r>
 800311c:	6038      	str	r0, [r7, #0]
 800311e:	4629      	mov	r1, r5
 8003120:	4630      	mov	r0, r6
 8003122:	f000 f837 	bl	8003194 <_sbrk_r>
 8003126:	1c43      	adds	r3, r0, #1
 8003128:	d123      	bne.n	8003172 <_malloc_r+0x92>
 800312a:	230c      	movs	r3, #12
 800312c:	4630      	mov	r0, r6
 800312e:	6033      	str	r3, [r6, #0]
 8003130:	f000 f846 	bl	80031c0 <__malloc_unlock>
 8003134:	e7e3      	b.n	80030fe <_malloc_r+0x1e>
 8003136:	6823      	ldr	r3, [r4, #0]
 8003138:	1b5b      	subs	r3, r3, r5
 800313a:	d417      	bmi.n	800316c <_malloc_r+0x8c>
 800313c:	2b0b      	cmp	r3, #11
 800313e:	d903      	bls.n	8003148 <_malloc_r+0x68>
 8003140:	6023      	str	r3, [r4, #0]
 8003142:	441c      	add	r4, r3
 8003144:	6025      	str	r5, [r4, #0]
 8003146:	e004      	b.n	8003152 <_malloc_r+0x72>
 8003148:	6863      	ldr	r3, [r4, #4]
 800314a:	42a2      	cmp	r2, r4
 800314c:	bf0c      	ite	eq
 800314e:	600b      	streq	r3, [r1, #0]
 8003150:	6053      	strne	r3, [r2, #4]
 8003152:	4630      	mov	r0, r6
 8003154:	f000 f834 	bl	80031c0 <__malloc_unlock>
 8003158:	f104 000b 	add.w	r0, r4, #11
 800315c:	1d23      	adds	r3, r4, #4
 800315e:	f020 0007 	bic.w	r0, r0, #7
 8003162:	1ac2      	subs	r2, r0, r3
 8003164:	d0cc      	beq.n	8003100 <_malloc_r+0x20>
 8003166:	1a1b      	subs	r3, r3, r0
 8003168:	50a3      	str	r3, [r4, r2]
 800316a:	e7c9      	b.n	8003100 <_malloc_r+0x20>
 800316c:	4622      	mov	r2, r4
 800316e:	6864      	ldr	r4, [r4, #4]
 8003170:	e7cc      	b.n	800310c <_malloc_r+0x2c>
 8003172:	1cc4      	adds	r4, r0, #3
 8003174:	f024 0403 	bic.w	r4, r4, #3
 8003178:	42a0      	cmp	r0, r4
 800317a:	d0e3      	beq.n	8003144 <_malloc_r+0x64>
 800317c:	1a21      	subs	r1, r4, r0
 800317e:	4630      	mov	r0, r6
 8003180:	f000 f808 	bl	8003194 <_sbrk_r>
 8003184:	3001      	adds	r0, #1
 8003186:	d1dd      	bne.n	8003144 <_malloc_r+0x64>
 8003188:	e7cf      	b.n	800312a <_malloc_r+0x4a>
 800318a:	bf00      	nop
 800318c:	2000012c 	.word	0x2000012c
 8003190:	20000130 	.word	0x20000130

08003194 <_sbrk_r>:
 8003194:	b538      	push	{r3, r4, r5, lr}
 8003196:	2300      	movs	r3, #0
 8003198:	4d05      	ldr	r5, [pc, #20]	; (80031b0 <_sbrk_r+0x1c>)
 800319a:	4604      	mov	r4, r0
 800319c:	4608      	mov	r0, r1
 800319e:	602b      	str	r3, [r5, #0]
 80031a0:	f7fe fb8a 	bl	80018b8 <_sbrk>
 80031a4:	1c43      	adds	r3, r0, #1
 80031a6:	d102      	bne.n	80031ae <_sbrk_r+0x1a>
 80031a8:	682b      	ldr	r3, [r5, #0]
 80031aa:	b103      	cbz	r3, 80031ae <_sbrk_r+0x1a>
 80031ac:	6023      	str	r3, [r4, #0]
 80031ae:	bd38      	pop	{r3, r4, r5, pc}
 80031b0:	2000018c 	.word	0x2000018c

080031b4 <__malloc_lock>:
 80031b4:	4801      	ldr	r0, [pc, #4]	; (80031bc <__malloc_lock+0x8>)
 80031b6:	f000 b809 	b.w	80031cc <__retarget_lock_acquire_recursive>
 80031ba:	bf00      	nop
 80031bc:	20000194 	.word	0x20000194

080031c0 <__malloc_unlock>:
 80031c0:	4801      	ldr	r0, [pc, #4]	; (80031c8 <__malloc_unlock+0x8>)
 80031c2:	f000 b804 	b.w	80031ce <__retarget_lock_release_recursive>
 80031c6:	bf00      	nop
 80031c8:	20000194 	.word	0x20000194

080031cc <__retarget_lock_acquire_recursive>:
 80031cc:	4770      	bx	lr

080031ce <__retarget_lock_release_recursive>:
 80031ce:	4770      	bx	lr

080031d0 <_init>:
 80031d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031d2:	bf00      	nop
 80031d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031d6:	bc08      	pop	{r3}
 80031d8:	469e      	mov	lr, r3
 80031da:	4770      	bx	lr

080031dc <_fini>:
 80031dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031de:	bf00      	nop
 80031e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031e2:	bc08      	pop	{r3}
 80031e4:	469e      	mov	lr, r3
 80031e6:	4770      	bx	lr
