
---------- Begin Simulation Statistics ----------
final_tick                                14036732000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 998276                       # Number of bytes of host memory used
host_op_rate                                   154279                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   111.19                       # Real time elapsed on the host
host_tick_rate                              126244154                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      17153812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014037                       # Number of seconds simulated
sim_ticks                                 14036732000                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          10                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           7                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_writes                   2                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           1                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  47                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 13                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          7                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemWrite                       7     33.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                   154                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       157453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        315216                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           68                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       116024                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1954350                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1057881                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1351164                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       293283                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         2252952                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          132176                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        74715                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           8907597                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          7275881                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       116642                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1513822                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1237649                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      4555468                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17153791                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     25902194                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.662252                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.881550                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     21417721     82.69%     82.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1509746      5.83%     88.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       530105      2.05%     90.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       731014      2.82%     93.38% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       168132      0.65%     94.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       128882      0.50%     94.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        79952      0.31%     94.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        98993      0.38%     95.22% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1237649      4.78%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     25902194                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts             617512                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        77091                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17055072                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2693142                       # Number of loads committed
system.switch_cpus.commit.membars                  40                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        45637      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     12485084     72.78%     73.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult       122449      0.71%     73.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv        23184      0.14%     73.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         6253      0.04%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt          352      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu           36      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           44      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        22287      0.13%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     74.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd        12150      0.07%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            1      0.00%     74.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt        30280      0.18%     74.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv         2027      0.01%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult           29      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     74.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2676228     15.60%     89.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1185797      6.91%     96.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        16914      0.10%     96.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       525039      3.06%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17153791                       # Class of committed instruction
system.switch_cpus.commit.refs                4403978                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17153791                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.807344                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.807344                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      17925863                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23023343                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          5142793                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2980558                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         119338                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        430697                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3185183                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5870                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1913185                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 37487                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             2252952                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1281713                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              20713992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         46977                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          365                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13639539                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          701                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.PendingTrapStallCycles         4351                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          238676                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.080252                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5760497                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1190057                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.485852                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     26599251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.907763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.384316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         22651738     85.16%     85.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           381509      1.43%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209764      0.79%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           210323      0.79%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327892      1.23%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           189784      0.71%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           205775      0.77%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           161044      0.61%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2261422      8.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     26599251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads            703296                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            96609                       # number of floating regfile writes
system.switch_cpus.idleCycles                 1474192                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       145680                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1733804                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.720187                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5126211                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1913166                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1499148                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3406382                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         5733                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         8354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2030796                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     21747349                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3213045                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       216473                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      20218123                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          14104                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       6134919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         119338                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       6157024                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         6806                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       229526                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          947                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          465                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          448                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       713236                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       319952                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          465                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       128811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        16869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          23871464                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              20041784                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.623859                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14892418                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.713905                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               20115449                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         32457080                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        16520242                       # number of integer regfile writes
system.switch_cpus.ipc                       0.356209                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.356209                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        74607      0.37%      0.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      14885448     72.84%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       162800      0.80%     74.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv         24871      0.12%     74.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         9429      0.05%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     74.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          642      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu           70      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           52      0.00%     74.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        23683      0.12%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     74.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd        13035      0.06%     74.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            1      0.00%     74.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt        33931      0.17%     74.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv         2534      0.01%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult           37      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     74.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3240458     15.86%     90.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1378061      6.74%     97.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        26133      0.13%     97.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       558805      2.73%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       20434597                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          673177                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1344152                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       637124                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       790894                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              310431                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015191                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          251450     81.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              2      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          37287     12.01%     93.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         19477      6.27%     99.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          130      0.04%     99.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         2084      0.67%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19997244                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     66489580                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     19404660                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     25550387                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           21731546                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          20434597                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        15803                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      4593534                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        54857                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        15391                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      5327672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     26599251                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.768240                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.767271                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20633643     77.57%     77.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1628144      6.12%     83.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       959634      3.61%     87.30% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       808136      3.04%     90.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       682472      2.57%     92.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       577879      2.17%     95.08% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       669540      2.52%     97.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       292170      1.10%     98.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       347633      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     26599251                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.727898                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1282401                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   937                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        65399                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        55974                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3406382                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2030796                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         8797931                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            199                       # number of misc regfile writes
system.switch_cpus.numCycles                 28073443                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9222535                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20573890                       # Number of HB maps that are committed
system.switch_cpus.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus.rename.IQFullEvents         257474                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          5336678                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         364264                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        109238                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      57671974                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       22541085                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     26789548                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           3187982                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        7996387                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         119338                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8712853                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          6215635                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups       772480                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     36616353                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        19864                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          579                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           2088274                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          535                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             46343254                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            44123193                       # The number of ROB writes
system.switch_cpus.timesIdled                   68743                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           40                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       429643                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       148206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       859416                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         148210                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              59924                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107358                       # Transaction distribution
system.membus.trans_dist::CleanEvict            50093                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97841                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97840                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         59924                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       472980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       472980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 472980                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     16967808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     16967808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                16967808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157765                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157765    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              157765                       # Request fanout histogram
system.membus.reqLayer2.occupancy           771391500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          837536250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  14036732000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            315068                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       261574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       196743                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          246359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           114704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          114703                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        196808                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       118261                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       590358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       698829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1289187                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     25187200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     24779520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               49966720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          275033                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6870912                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           704806                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.210347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.407569                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 556556     78.97%     78.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 148246     21.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             704806                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          780665500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         349616156                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         295450014                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       182735                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        89270                       # number of demand (read+write) hits
system.l2.demand_hits::total                   272005                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       182735                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        89270                       # number of overall hits
system.l2.overall_hits::total                  272005                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst        14071                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       143694                       # number of demand (read+write) misses
system.l2.demand_misses::total                 157768                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst        14071                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       143694                       # number of overall misses
system.l2.overall_misses::total                157768                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst   1204457500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  11638440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      12842898000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst   1204457500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  11638440500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     12842898000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       196806                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       232964                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               429773                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       196806                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       232964                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              429773                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.071497                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.616808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367096                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.071497                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.616808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367096                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85598.571530                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 80994.617033                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81403.694032                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85598.571530                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 80994.617033                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81403.694032                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107358                       # number of writebacks
system.l2.writebacks::total                    107358                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst        14070                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       143692                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            157762                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst        14070                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       143692                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           157762                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst   1063661000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  10201409500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11265070500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst   1063661000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  10201409500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11265070500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.071492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.616799                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367082                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.071492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.616799                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367082                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75597.796731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 70994.971884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71405.474702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75597.796731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 70994.971884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71405.474702                       # average overall mshr miss latency
system.l2.replacements                         275033                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       154216                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           154216                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       154216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       154216                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       196723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           196723                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       196723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       196723                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        30628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         30628                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        16863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16863                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        97840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97841                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   7849499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7849499000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data       114703                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            114704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.852986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 80227.912919                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80227.092936                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        97840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          97840                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   6871109000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6871109000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.852986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 70228.015127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70228.015127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       182735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             182735                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst        14071                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14073                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst   1204457500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1204457500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       196806                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         196808                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.071497                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.071506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85598.571530                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85586.406594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst        14070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14070                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst   1063661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1063661000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.071492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.071491                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75597.796731                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75597.796731                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        72407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             72407                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        45854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           45854                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   3788941500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3788941500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       118261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        118261                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.387736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.387736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 82630.555677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82630.555677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        45852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        45852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3330300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3330300500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.387719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.387719                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 72631.520981                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72631.520981                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.905385                       # Cycle average of tags in use
system.l2.tags.total_refs                      737752                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    275033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.682413                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                       500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     134.952759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.014318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.001899                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    44.165722                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    76.770687                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.527159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.172522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.299885                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999630                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7150297                       # Number of tag accesses
system.l2.tags.data_accesses                  7150297                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst       900480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      9196288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10096960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       900480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        900608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6870912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6870912                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst        14070                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       143692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       107358                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             107358                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              9119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data              4559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     64151684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    655158765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             719324128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         9119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     64151684                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         64160803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      489495133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            489495133                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      489495133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             9119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data             4559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     64151684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    655158765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1208819261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    105757.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples     14070.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    139056.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000382271250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6461                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6461                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              407098                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              99415                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107358                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107358                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4636                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1601                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              8867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              8288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             8482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             8378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6443                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1963262750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  765630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4834375250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12821.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31571.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   120690                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   94375                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107358                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  126227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4611                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        43787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.312833                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   211.710459                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   385.125923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14857     33.93%     33.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10157     23.20%     57.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3813      8.71%     65.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2012      4.59%     70.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1218      2.78%     73.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          794      1.81%     75.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          611      1.40%     76.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          569      1.30%     77.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9756     22.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        43787                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.699273                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.382243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.869265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           6290     97.35%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          118      1.83%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.26%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           17      0.26%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            5      0.08%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            7      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6461                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.365269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.344884                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.846223                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5346     82.74%     82.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              141      2.18%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              747     11.56%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              187      2.89%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.56%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6461                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9800064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  296704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6767104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10096768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6870912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       698.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       482.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    719.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    489.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   14036630500                       # Total gap between requests
system.mem_ctrls.avgGap                      52944.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       900480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      8899584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6767104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 64151684.309424728155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 634021081.260224938393                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 482099679.612035036087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst        14070                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       143692                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       107358                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst    483415250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4350960000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 342383294250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34357.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     30279.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3189173.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            152917380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81254745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           557277000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          280935180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5024999730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1158522240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         8363487555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        595.828684                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2953687000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10614514500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            159793200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             84916920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           536042640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          271006740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1107581280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4990173870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1187849280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         8337363930                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.967594                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3027076750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    468520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10541124750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1077150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1077158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1077150                       # number of overall hits
system.cpu.icache.overall_hits::total         1077158                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       204559                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         204561                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       204559                       # number of overall misses
system.cpu.icache.overall_misses::total        204561                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3859679494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3859679494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3859679494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3859679494                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1281709                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1281719                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1281709                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1281719                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.159599                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.159599                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.159599                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.159599                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18868.294692                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18868.110217                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18868.294692                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18868.110217                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3503                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               191                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    18.340314                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       196743                       # number of writebacks
system.cpu.icache.writebacks::total            196743                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         7753                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7753                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         7753                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7753                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       196806                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       196806                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       196806                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       196806                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3458048995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3458048995                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3458048995                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3458048995                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.153550                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.153548                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.153550                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.153548                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17570.851473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17570.851473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17570.851473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17570.851473                       # average overall mshr miss latency
system.cpu.icache.replacements                 196743                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1077150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1077158                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       204559                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        204561                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3859679494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3859679494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1281709                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1281719                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.159599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.159599                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18868.294692                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18868.110217                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         7753                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7753                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       196806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       196806                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3458048995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3458048995                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.153550                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.153548                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17570.851473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17570.851473                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.984745                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1253441                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            196743                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.370956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000719                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.984026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999750                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2760245                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2760245                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4296280                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4296286                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4296318                       # number of overall hits
system.cpu.dcache.overall_hits::total         4296324                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       359565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         359566                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       363867                       # number of overall misses
system.cpu.dcache.overall_misses::total        363868                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  19922679335                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19922679335                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  19922679335                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19922679335                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      4655845                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4655852                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4660185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4660192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.077229                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.077229                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.078080                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078080                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55407.726934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55407.572838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54752.641309                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54752.490835                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       452099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2291                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             10286                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              33                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    43.952849                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.424242                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       154216                       # number of writebacks
system.cpu.dcache.writebacks::total            154216                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       130903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       130903                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       130903                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       130903                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       228662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       228662                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       232964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       232964                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  12628972840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12628972840                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13025145840                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13025145840                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.049113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.049990                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.049990                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 55229.871338                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55229.871338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 55910.552017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55910.552017                       # average overall mshr miss latency
system.cpu.dcache.replacements                 232900                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2700691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2700691                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       244336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        244336                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11549377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11549377500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2945027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2945027                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.082966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.082966                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47268.423401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47268.423401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       130321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       130321                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       114015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       114015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4387109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4387109000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.038714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038714                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38478.349340                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38478.349340                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1595589                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1595595                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       115229                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       115230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   8373301835                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8373301835                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1710818                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1710825                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.067353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.067353                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72666.618950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72665.988328                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       114647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       114647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8241863840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8241863840                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.067013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.067013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71889.049343                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71889.049343                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            38                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4302                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data         4340                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         4340                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.991244                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.991244                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         4302                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4302                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    396173000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    396173000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.991244                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.991244                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 92090.423059                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92090.423059                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.987803                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4523988                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            232900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.424594                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000545                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.987259                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9553348                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9553348                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14036732000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  14036721500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                15336148500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 926754                       # Simulator instruction rate (inst/s)
host_mem_usage                                1004420                       # Number of bytes of host memory used
host_op_rate                                  1599844                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.87                       # Real time elapsed on the host
host_tick_rate                              109464642                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000010                       # Number of instructions simulated
sim_ops                                      18990398                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001299                       # Number of seconds simulated
sim_ticks                                  1299416500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        20567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         41125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct           nan                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        15390                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       232572                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       114926                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       154910                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        39984                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          274797                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18556                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        10753                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1012436                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           709881                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        15405                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             187500                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        111278                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls            9                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       556409                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts       999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps        1836586                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      2346825                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.782583                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.986789                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1874056     79.85%     79.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       132404      5.64%     85.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        61511      2.62%     88.12% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        88567      3.77%     91.89% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        26687      1.14%     93.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        16916      0.72%     93.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        13935      0.59%     94.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        21471      0.91%     95.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       111278      4.74%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      2346825                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              14847                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        11300                       # Number of function calls committed.
system.switch_cpus.commit.int_insts           1818821                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                264149                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         9179      0.50%      0.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      1360611     74.08%     74.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        19847      1.08%     75.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.66% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          981      0.05%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         3641      0.20%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.92% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd         1984      0.11%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         4949      0.27%     76.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv          327      0.02%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       261511     14.24%     90.55% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       170918      9.31%     99.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2638      0.14%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      1836586                       # Class of committed instruction
system.switch_cpus.commit.refs                 435067                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1836586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.598836                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.598836                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1215839                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts        2563026                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           821670                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles            348179                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          15616                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles         31146                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses              325310                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1252                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              193448                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  2043                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              274797                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines            169727                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1521223                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          6682                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           38                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                1432950                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           30                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           97                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           31232                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.105739                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       895446                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       133482                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.551382                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      2432450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.104704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.590907                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          2013304     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            19742      0.81%     83.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            16779      0.69%     84.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            28718      1.18%     85.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            28447      1.17%     86.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            28793      1.18%     87.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            20566      0.85%     88.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            42274      1.74%     90.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           233827      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      2432450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             24373                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            16132                       # number of floating regfile writes
system.switch_cpus.idleCycles                  166383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        19880                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           216010                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.852192                       # Inst execution rate
system.switch_cpus.iew.exec_refs               522235                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             193447                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles           82005                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        350169                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          794                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         1170                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       209331                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      2396934                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        328788                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        27638                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       2214705                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            419                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        647273                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          15616                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        650914                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked         1120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        34468                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads        86024                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores        38421                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        17512                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2368                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           2358359                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               2196333                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.655383                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           1545629                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.845123                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                2202795                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          3438263                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1794969                       # number of integer regfile writes
system.switch_cpus.ipc                       0.384788                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.384788                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        12672      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       1657191     73.90%     74.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        26112      1.16%     75.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     75.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1646      0.07%     75.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     75.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt          266      0.01%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     75.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         3947      0.18%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     75.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd         2167      0.10%     75.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     75.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     75.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         5754      0.26%     76.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv          433      0.02%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       331276     14.77%     91.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       196604      8.77%     99.81% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         4274      0.19%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        2242342                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           18919                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        37836                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        18486                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        33829                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt               51789                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.023096                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           42331     81.74%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     81.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead           8284     16.00%     97.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          1168      2.26%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            6      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2262540                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      6944542                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2177847                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2923515                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            2394599                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           2242342                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         2335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       560372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        13454                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       570471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2432450                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.921845                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.869240                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1783816     73.33%     73.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       155768      6.40%     79.74% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       113437      4.66%     84.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        84299      3.47%     87.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        86635      3.56%     91.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        69421      2.85%     94.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        83546      3.43%     97.72% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        32342      1.33%     99.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23186      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2432450                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.862827                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses              169743                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    16                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads         9886                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         8129                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       350169                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       209331                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          966558                       # number of misc regfile reads
system.switch_cpus.numCycles                  2598833                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles          838377                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps       2104006                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents           5114                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles           837965                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents          42764                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         16613                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups       6220713                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts        2500995                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands      2861826                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles            357132                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         321986                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          15616                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        383204                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           757843                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        35497                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups      3921475                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          156                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            167384                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            9                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              4626228                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             4872628                       # The number of ROB writes
system.switch_cpus.timesIdled                   10537                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        62852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        19651                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       125703                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          19651                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13563                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8687                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11880                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6995                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6996                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13563                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        61684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        61684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  61684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1871744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1871744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1871744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             20558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   20558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               20558                       # Request fanout histogram
system.membus.reqLayer2.occupancy            79734500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          107748750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   1299416500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             53266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23840                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        32436                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           36638                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9585                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9586                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         32436                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        97308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        91247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                188555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4151808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2916416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7068224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           30062                       # Total snoops (count)
system.tol2bus.snoopTraffic                    555968                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            92913                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.211499                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.408374                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  73262     78.85%     78.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  19651     21.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              92913                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          110440500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          45650447                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          48671964                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst        30979                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        11314                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42293                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst        30979                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        11314                       # number of overall hits
system.l2.overall_hits::total                   42293                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1457                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        19101                       # number of demand (read+write) misses
system.l2.demand_misses::total                  20558                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1457                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        19101                       # number of overall misses
system.l2.overall_misses::total                 20558                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    129543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   1638035500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1767578500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    129543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   1638035500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1767578500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst        32436                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        30415                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62851                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst        32436                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        30415                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62851                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.044919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.628012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327091                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.044919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.628012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327091                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88910.775566                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 85756.531072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85980.080747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88910.775566                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 85756.531072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85980.080747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                8687                       # number of writebacks
system.l2.writebacks::total                      8687                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        19101                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             20558                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        19101                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            20558                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    114973000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   1447015500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1561988500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    114973000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   1447015500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1561988500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.044919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.628012                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327091                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.044919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.628012                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327091                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78910.775566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75756.007539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75979.594319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78910.775566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75756.007539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75979.594319                       # average overall mshr miss latency
system.l2.replacements                          30062                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        15153                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            15153                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        15153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        15153                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        32436                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            32436                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        32436                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        32436                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        10156                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         10156                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         2590                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2590                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         6995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6995                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    607338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     607338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         9585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9585                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.729786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.729786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 86824.660472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86824.660472                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         6995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    537378500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    537378500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.729786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.729786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76823.230879                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76823.230879                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst        30979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              30979                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1457                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    129543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    129543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst        32436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          32436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.044919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.044919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88910.775566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88910.775566                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    114973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    114973000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.044919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.044919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78910.775566                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78910.775566                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         8724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data        12106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1030697000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1030697000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        20830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20830                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.581181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.581181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85139.352387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85139.352387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        12106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    909637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    909637000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.581181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.581181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75139.352387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75139.352387                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                      206540                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     30318                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.812455                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     153.079901                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    48.043287                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    54.876812                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.597968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.187669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.214363                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1035686                       # Number of tag accesses
system.l2.tags.data_accesses                  1035686                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus.inst        93248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      1222464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1315712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        93248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         93248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       555968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          555968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        19101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               20558                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         8687                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               8687                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst     71761441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    940779188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1012540629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     71761441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         71761441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      427859736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            427859736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      427859736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     71761441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    940779188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1440400364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      8456.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1457.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     18431.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000092469250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          508                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          508                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               46816                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               7969                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       20558                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       8687                       # Number of write requests accepted
system.mem_ctrls.readBursts                     20558                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     8687                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    670                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   231                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               496                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               639                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              454                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.39                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    344561000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   99440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               717461000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17325.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36075.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    15624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7107                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 20558                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 8687                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9755                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4853                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         5607                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    323.355805                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   182.072104                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.222676                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2147     38.29%     38.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1407     25.09%     63.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          486      8.67%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          242      4.32%     76.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          169      3.01%     79.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      1.43%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           77      1.37%     82.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      0.73%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          958     17.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         5607                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.141732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.755918                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.672728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15             7      1.38%      1.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            33      6.50%      7.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            47      9.25%     17.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            60     11.81%     28.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            70     13.78%     42.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            65     12.80%     55.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            51     10.04%     65.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            11      2.17%     67.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             1      0.20%     67.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             2      0.39%     68.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            10      1.97%     70.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59            32      6.30%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63            77     15.16%     91.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      0.98%     92.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71            18      3.54%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75            17      3.35%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.20%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           508                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.639764                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.607157                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.072405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              362     71.26%     71.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.77%     73.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              104     20.47%     93.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      5.12%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      1.18%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           508                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1272832                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   42880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  540992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1315712                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               555968                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       979.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1012.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    427.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1299439000                       # Total gap between requests
system.mem_ctrls.avgGap                      44432.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        93248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      1179584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       540992                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 71761440.615845650434                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 907779761.146637678146                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416334562.474772334099                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1457                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        19101                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         8687                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     54831750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data    662629250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  31734161000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37633.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     34690.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3653063.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             18192720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              9669660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            64766940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           19449720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102644880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        538490970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45509760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          798724650                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        614.679473                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    111413500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     43420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1144583000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             21862680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             11608905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            77233380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           24674940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102644880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        552448560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         33756000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          824229345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.307279                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     80032500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     43420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1175964000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1299416500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1213533                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1213541                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1213533                       # number of overall hits
system.cpu.icache.overall_hits::total         1213541                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       237902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         237904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       237902                       # number of overall misses
system.cpu.icache.overall_misses::total        237904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   4420680493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4420680493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   4420680493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4420680493                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1451435                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1451445                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1451435                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1451445                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.163908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.163908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.163908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.163908                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 18581.939172                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18581.782959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 18581.939172                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18581.782959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3972                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               230                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.269565                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       229179                       # number of writebacks
system.cpu.icache.writebacks::total            229179                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         8660                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         8660                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         8660                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         8660                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       229242                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       229242                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       229242                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       229242                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   3968494994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3968494994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   3968494994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3968494994                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.157942                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.157941                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.157942                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.157941                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 17311.378343                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17311.378343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 17311.378343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17311.378343                       # average overall mshr miss latency
system.cpu.icache.replacements                 229179                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1213533                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1213541                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       237902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        237904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   4420680493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4420680493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1451435                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1451445                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.163908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.163908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 18581.939172                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18581.782959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         8660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         8660                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       229242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       229242                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   3968494994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3968494994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.157942                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.157941                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 17311.378343                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17311.378343                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.986037                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1442784                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            229243                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.293688                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle               500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    63.985380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000010                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.999772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999782                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3132133                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3132133                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            6                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      4708445                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4708451                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            6                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4708689                       # number of overall hits
system.cpu.dcache.overall_hits::total         4708695                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       401745                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         401746                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       411977                       # number of overall misses
system.cpu.dcache.overall_misses::total        411978                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  22279854832                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22279854832                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  22279854832                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22279854832                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5110190                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5110197                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5120666                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5120673                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.078616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078617                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.080454                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.080454                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55457.702851                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55457.564810                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54080.336601                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54080.205331                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       816263                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2463                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             13595                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              35                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.041412                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    70.371429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       169369                       # number of writebacks
system.cpu.dcache.writebacks::total            169369                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       148596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       148596                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       148596                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       148596                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       253149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       253149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       263379                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       263379                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13912295337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13912295337                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14844222337                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14844222337                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.049538                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.049538                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.051435                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051434                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 54956.943685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54956.943685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 56360.690628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56360.690628                       # average overall mshr miss latency
system.cpu.dcache.replacements                 263316                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2951591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2951591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       276841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        276841                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  13237986500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13237986500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3228432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3228432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.085751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.085751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47818.012867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47818.012867                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       147913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       147913                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       128928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       128928                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5013638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5013638500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.039935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.039935                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 38887.119167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38887.119167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            6                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1756854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1756860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       124904                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       124905                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9041868332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9041868332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            7                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1881758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1881765                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.142857                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.066376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.066377                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 72390.542593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72389.963028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       124221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       124221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8898656837                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8898656837                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.066013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.066013                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 71635.688306                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71635.688306                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data          244                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           244                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        10232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        10232                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        10476                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        10476                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.976709                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.976709                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        10230                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10230                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    931927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    931927000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.976518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.976518                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 91097.458456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 91097.458456                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.988837                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4972075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            263380                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.877952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000498                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    63.988338                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999818                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10504726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10504726                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15336148500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON        10500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  15336138000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
