#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Feb 12 10:37:27 2025
# Process ID: 149896
# Current directory: /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1
# Command line: vivado -log linebuffer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source linebuffer.tcl
# Log file: /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/linebuffer.vds
# Journal file: /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/vivado.jou
# Running On: nv00240, OS: Linux, CPU Frequency: 2300.000 MHz, CPU Physical cores: 8, Host memory: 67022 MB
#-----------------------------------------------------------
source linebuffer.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/utils_1/imports/synth_1/IIE.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/utils_1/imports/synth_1/IIE.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top linebuffer -part xczu4eg-sfvc784-1-i
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu4eg'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 149921
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2912.816 ; gain = 0.000 ; free physical = 28118 ; free virtual = 42842
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'linebuffer' [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/linebuffer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer' (0#1) [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/linebuffer.v:3]
WARNING: [Synth 8-6014] Unused sequential element data_in_reg_reg was removed.  [/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.srcs/sources_1/new/linebuffer.v:40]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2912.816 ; gain = 0.000 ; free physical = 29238 ; free virtual = 43944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2912.816 ; gain = 0.000 ; free physical = 29236 ; free virtual = 43942
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu4eg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xczu4eg-sfvc784-1-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.820 ; gain = 8.004 ; free physical = 29233 ; free virtual = 43940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.820 ; gain = 8.004 ; free physical = 29227 ; free virtual = 43934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.820 ; gain = 8.004 ; free physical = 29226 ; free virtual = 43934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2920.820 ; gain = 8.004 ; free physical = 29204 ; free virtual = 43912
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---RAMs : 
	              15K Bit	(1920 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 728 (col length:96)
BRAMs: 256 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28443 ; free virtual = 43153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|linebuffer  | line_reg   | Implied   | 2 K x 8              | RAM64M8 x 180  | 
+------------+------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28443 ; free virtual = 43153
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------+-----------+----------------------+----------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------+-----------+----------------------+----------------+
|linebuffer  | line_reg   | Implied   | 2 K x 8              | RAM64M8 x 180  | 
+------------+------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28439 ; free virtual = 43149
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     8|
|3     |LUT2     |    22|
|4     |LUT3     |   136|
|5     |LUT4     |   128|
|6     |LUT5     |    43|
|7     |LUT6     |   166|
|8     |MUXF7    |    56|
|9     |MUXF8    |    16|
|10    |RAM64M8  |    90|
|11    |RAM64X1D |    90|
|12    |FDRE     |    63|
|13    |IBUF     |    14|
|14    |OBUF     |    27|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   860|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28438 ; free virtual = 43147
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.320 ; gain = 264.504 ; free physical = 28446 ; free virtual = 43156
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3177.328 ; gain = 264.504 ; free physical = 28446 ; free virtual = 43156
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3177.328 ; gain = 0.000 ; free physical = 28530 ; free virtual = 43240
INFO: [Netlist 29-17] Analyzing 267 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.348 ; gain = 0.000 ; free physical = 28453 ; free virtual = 43162
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 14 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 90 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 90 instances

Synth Design complete, checksum: be8daea1
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.348 ; gain = 320.531 ; free physical = 28660 ; free virtual = 43369
INFO: [Common 17-1381] The checkpoint '/home/sg24duk/vivadoworkspace/guided_filter/guided_filter.runs/synth_1/linebuffer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file linebuffer_utilization_synth.rpt -pb linebuffer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 12 10:37:49 2025...
