Version 4.0 HI-TECH Software Intermediate Code
[v F17337 `(v ~T0 @X0 0 tf ]
[v F17339 `(v ~T0 @X0 0 tf ]
[v F17362 `(v ~T0 @X0 0 tf ]
[v F17364 `(v ~T0 @X0 0 tf ]
"225 ./vconfig.h
[; ;./vconfig.h: 225:  typedef struct V_help {
[s S2284 `Cuc -> 32 `i `Cuc -> 32 `i ]
[n S2284 V_help message display ]
"54 gemsecs.c
[; ;gemsecs.c: 54: LINK_STATES m_protocol(LINK_STATES *m_link)
[c E17017 0 1 2 3 4 5 6 .. ]
[n E17017 . LINK_STATE_IDLE LINK_STATE_ENQ LINK_STATE_EOT LINK_STATE_ACK LINK_STATE_DONE LINK_STATE_NAK LINK_STATE_ERROR  ]
"29 ./gemsecs.h
[; ;./gemsecs.h: 29:  typedef struct block10_type {
[s S2286 `ul 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 `uc 1 :7 `uc 1 :1 `uc 1 ]
[n S2286 block10_type systemb bidl bidh ebit function stream wbit didl didh rbit ]
"42
[; ;./gemsecs.h: 42:  typedef union block10 {
[u S2287 `uc -> 10 `i `S2286 1 ]
[n S2287 block10 b block ]
"125
[; ;./gemsecs.h: 125:  typedef struct header254 {
[s S2299 `us 1 `uc -> 244 `i `S2287 1 `uc 1 ]
[n S2299 header254 checksum data block length ]
"17 gemsecs.c
[; ;gemsecs.c: 17: extern header254 H254[];
[v _H254 `S2299 ~T0 @X0 -> 0 `x e ]
"154 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 154:  uint8_t UART1_is_rx_ready(void);
[v _UART1_is_rx_ready `(uc ~T0 @X0 0 ef ]
"300
[; ;./mcc_generated_files/uart1.h: 300:  uint8_t UART1_Read(void);
[v _UART1_Read `(uc ~T0 @X0 0 ef ]
"64 gemsecs.c
[; ;gemsecs.c: 64:     V.uart = 1;
[c E16987 0 1 2 3 4 5 6 .. ]
[n E16987 . SEQ_STATE_INIT SEQ_STATE_RX SEQ_STATE_TX SEQ_STATE_TRIGGER SEQ_STATE_QUEUE SEQ_STATE_DONE SEQ_STATE_ERROR  ]
[c E16996 0 1 2 3 4 .. ]
[n E16996 . UI_STATE_INIT UI_STATE_HOST UI_STATE_DEBUG UI_STATE_LOG UI_STATE_ERROR  ]
[c E17003 0 1 2 3 4 5 .. ]
[n E17003 . GEM_STATE_DISABLE GEM_STATE_COMM GEM_STATE_OFFLINE GEM_STATE_ONLINE GEM_STATE_REMOTE GEM_STATE_ERROR  ]
[c E17011 0 1 2 3 .. ]
[n E17011 . GEM_GENERIC GEM_VII80 GEM_E220 GEM_ERROR  ]
[c E16960 0 1 2 3 4 5 6 7 8 9 10 .. ]
[n E16960 . DIS_STR DIS_TERM DIS_LOG DIS_LOAD DIS_UNLOAD DIS_PUMP DIS_HELP DIS_SEQUENCE DIS_SEQUENCE_M DIS_ERR DIS_CLEAR  ]
"126 ./vconfig.h
[; ;./vconfig.h: 126:  typedef struct terminal_type {
[s S2282 `uc -> 32 `i `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 :1 `uc 1 `E16960 1 `E16960 1 `us 1 `us 1 ]
[n S2282 terminal_type ack mesgid TID mcode mparm cmdlen log_seq host_display_ack info help_temp ceid log_num ]
"202
[; ;./vconfig.h: 202:  typedef struct V_data {
[s S2283 `E16987 1 `E16996 1 `E17003 1 `E17011 1 `E17017 1 `E17017 1 `E17017 1 `uc -> 64 `i `uc -> 160 `i `uc -> 64 `i `ul 1 `ul 1 `l 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `uc 1 `E16996 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 `us 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :2 `uc 1 `S2282 1 `uc 1 `uc 1 `uc 1 `uc 1 `Vuc 1 `a 1 ]
[n S2283 V_data s_state ui_state g_state e_types m_l_state r_l_state t_l_state buf terminal info ticks systemb testing stream function error abort msg_error msg_ret alarm ui_sw r_checksum t_checksum checksum_error timer_error ping mode_pwm equip_timeout sequences all_errors rbit wbit ebit set_sequ failed_send failed_receive queue debug help stack help_id response uart llid sid ping_count ticker flipper ]
"3 gemsecs.c
[; ;gemsecs.c: 3: extern struct V_data V;
[v _V `S2283 ~T0 @X0 0 e ]
[v F17395 `(v ~T0 @X0 1 tf2`uc`us ]
"31 ./timers.h
[; ;./timers.h: 31: __attribute__((inline)) void StartTimer(uint8_t timer, uint16_t count);
[v _StartTimer `TF17395 ~T0 @X0 0 e ]
"65 gemsecs.c
[; ;gemsecs.c: 65:     StartTimer(TMR_T2, 3000);
[c E17379 0 1 2 3 4 5 6 7 8 9 10 11 12 13 .. ]
[n E17379 APP_TIMERS TMR_INTERNAL TMR_T1 TMR_T2 TMR_T3 TMR_T4 TMR_MC_TX TMR_HBIO TMR_INFO TMR_HELP TMR_HELPDIS TMR_DISPLAY TMR_SEQ TMR_FLIPPER TMR_COUNT  ]
"66
[; ;gemsecs.c: 66:     V.error = LINK_ERROR_NONE;
[c E17026 10 11 12 13 14 15 16 17 18 .. ]
[n E17026 . LINK_ERROR_NONE LINK_ERROR_T1 LINK_ERROR_T2 LINK_ERROR_T3 LINK_ERROR_T4 LINK_ERROR_CHECKSUM LINK_ERROR_NAK LINK_ERROR_ABORT LINK_ERROR_SEND  ]
"154 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 154: uint8_t UART2_is_rx_ready(void);
[v _UART2_is_rx_ready `(uc ~T0 @X0 0 ef ]
"300
[; ;./mcc_generated_files/uart2.h: 300: uint8_t UART2_Read(void);
[v _UART2_Read `(uc ~T0 @X0 0 ef ]
[v F17399 `(a ~T0 @X0 1 tf1`uc ]
"32 ./timers.h
[; ;./timers.h: 32: __attribute__((inline)) _Bool TimerDone(uint8_t timer);
[v _TimerDone `TF17399 ~T0 @X0 0 e ]
"47 ./gemsecs.h
[; ;./gemsecs.h: 47:  typedef struct header10 {
[s S2288 `us 1 `S2287 1 `uc 1 ]
[n S2288 header10 checksum block length ]
"4 gemsecs.c
[; ;gemsecs.c: 4: extern header10 r_block;
[v _r_block `S2288 ~T0 @X0 0 e ]
"5
[; ;gemsecs.c: 5: extern struct header10 H10[];
[v _H10 `S2288 ~T0 @X0 -> 0 `x e ]
"33 ./timers.h
[; ;./timers.h: 33: void WaitMs(uint16_t numMilliseconds);
[v _WaitMs `(v ~T0 @X0 0 ef1`us ]
"167 ./gemsecs.h
[; ;./gemsecs.h: 167:  void secs_II_monitor_message(uint8_t, uint8_t, uint16_t);
[v _secs_II_monitor_message `(v ~T0 @X0 0 ef3`uc`uc`us ]
"168
[; ;./gemsecs.h: 168:  GEM_STATES secs_gem_state(uint8_t, uint8_t);
[v _secs_gem_state `(E17003 ~T0 @X0 0 ef2`uc`uc ]
"78 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 78:  extern volatile uint8_t uart1RxCount;
[v _uart1RxCount `Vuc ~T0 @X0 0 e ]
"78 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 78: extern volatile uint8_t uart2RxCount;
[v _uart2RxCount `Vuc ~T0 @X0 0 e ]
"47140 /root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47140:     struct {
[s S2144 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2144 . LATE0 LATE1 LATE2 ]
"47145
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47145:     struct {
[s S2145 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2145 . LE0 LE1 LE2 ]
"47139
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47139: typedef union {
[u S2143 `S2144 1 `S2145 1 ]
[n S2143 . . . ]
"47151
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47151: extern volatile LATEbits_t LATEbits __attribute__((address(0x3FBE)));
[v _LATEbits `VS2143 ~T0 @X0 0 e@16318 ]
"327 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 327:  void UART1_Write(uint8_t txData);
[v _UART1_Write `(v ~T0 @X0 0 ef1`uc ]
"132 ./gemsecs.h
[; ;./gemsecs.h: 132:  typedef struct response_type {
[s S2300 `*uc 1 `uc 1 `*uc 1 `uc 1 :1 `uc 1 ]
[n S2300 response_type header length reply reply_length respond ]
"302 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 302:  void UART1_put_buffer(uint8_t);
[v _UART1_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"164 ./gemsecs.h
[; ;./gemsecs.h: 164:  response_type secs_II_message(uint8_t, uint8_t);
[v _secs_II_message `(S2300 ~T0 @X0 0 ef2`uc`uc ]
"21 gemsecs.c
[; ;gemsecs.c: 21: static _Bool secs_send(uint8_t *, const uint8_t, const _Bool, const uint8_t);
[v _secs_send `(a ~T0 @X0 0 sf4`*uc`Cuc`Ca`Cuc ]
"204 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 204: uint8_t UART2_is_tx_ready(void);
[v _UART2_is_tx_ready `(uc ~T0 @X0 0 ef ]
"327
[; ;./mcc_generated_files/uart2.h: 327: void UART2_put_buffer(uint8_t);
[v _UART2_put_buffer `(v ~T0 @X0 0 ef1`uc ]
"325
[; ;./mcc_generated_files/uart2.h: 325: void UART2_Write(uint8_t txData);
[v _UART2_Write `(v ~T0 @X0 0 ef1`uc ]
"204 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 204:  uint8_t UART1_is_tx_ready(void);
[v _UART1_is_tx_ready `(uc ~T0 @X0 0 ef ]
"536 gemsecs.c
[; ;gemsecs.c: 536:  if (V.msg_error == MSG_ERROR_NONE) {
[c E17037 0 1 3 5 7 9 11 20 .. ]
[n E17037 . MSG_ERROR_NONE MSG_ERROR_ID MSG_ERROR_STREAM MSG_ERROR_FUNCTION MSG_ERROR_DATA MSG_ERROR_TIMEOUT MSG_ERROR_DATASIZE MSG_ERROR_RESET  ]
"111 ./gemsecs.h
[; ;./gemsecs.h: 111:  typedef struct header33 {
[s S2297 `us 1 `uc -> 23 `i `S2287 1 `uc 1 ]
[n S2297 header33 checksum data block length ]
"140
[; ;./gemsecs.h: 140:  typedef struct gem_message_type {
[s S2301 `S2297 1 `S2300 1 `us 1 `uc 1 ]
[n S2301 gem_message_type message block delay stack ]
"18 gemsecs.c
[; ;gemsecs.c: 18: extern gem_message_type S[10];
[v _S `S2301 ~T0 @X0 -> 0 `x e ]
"15
[; ;gemsecs.c: 15: extern const header33 HC33[];
[v _HC33 `CS2297 ~T0 @X0 -> 0 `x e ]
"118 ./gemsecs.h
[; ;./gemsecs.h: 118:  typedef struct header153 {
[s S2298 `us 1 `uc -> 143 `i `S2287 1 `uc 1 ]
[n S2298 header153 checksum data block length ]
"147
[; ;./gemsecs.h: 147:  typedef struct gem_display_type {
[s S2302 `S2298 1 `S2300 1 `us 1 `uc 1 ]
[n S2302 gem_display_type message block delay stack ]
"19 gemsecs.c
[; ;gemsecs.c: 19: extern gem_display_type D[2];
[v _D `S2302 ~T0 @X0 -> 0 `x e ]
"16
[; ;gemsecs.c: 16: extern struct header153 H153[];
[v _H153 `S2298 ~T0 @X0 -> 0 `x e ]
"612
[; ;gemsecs.c: 612: void terminal_format(DISPLAY_TYPES t_format)
[c E17472 0 1 2 .. ]
[n E17472 . display_message display_online display_comm  ]
"121 /opt/microchip/xc8/v2.46/pic/include/c99/stdio.h
[; ;/opt/microchip/xc8/v2.46/pic/include/c99/stdio.h: 121: int sprintf(char *restrict, const char *restrict, ...);
[v _sprintf `(i ~T0 @X0 0 e1v`*uc`*Cuc ]
"54 /opt/microchip/xc8/v2.46/pic/include/c99/string.h
[; ;/opt/microchip/xc8/v2.46/pic/include/c99/string.h: 54: size_t strlen (const char *);
[v _strlen `(ui ~T0 @X0 0 ef1`*Cuc ]
"14 gemsecs.c
[; ;gemsecs.c: 14: extern struct header33 H33[];
[v _H33 `S2297 ~T0 @X0 -> 0 `x e ]
"718
[; ;gemsecs.c: 718: P_CODES s10f1_opcmd(void)
[c E16945 0 1 2 3 4 5 6 7 8 9 10 11 12 .. ]
[n E16945 . CODE_TS CODE_TM CODE_ONLOCAL CODE_ONREMOTE CODE_OFFLINE CODE_DEBUG CODE_LOG CODE_LOAD CODE_UNLOAD CODE_PUMP CODE_HELP CODE_SEQUENCE CODE_ERR  ]
"46804 /root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46804:     struct {
[s S2135 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2135 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
"46814
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46814:     struct {
[s S2136 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S2136 . LB0 LB1 LB2 LB3 LB4 LB5 LB6 LB7 ]
"46803
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46803: typedef union {
[u S2134 `S2135 1 `S2136 1 ]
[n S2134 . . . ]
"46825
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46825: extern volatile LATBbits_t LATBbits __attribute__((address(0x3FBB)));
[v _LATBbits `VS2134 ~T0 @X0 0 e@16315 ]
"58 ./mydisplay.h
[; ;./mydisplay.h: 58: D_CODES set_display_info(const D_CODES);
[v _set_display_info `(E16960 ~T0 @X0 0 ef1`CE16960 ]
"53
[; ;./mydisplay.h: 53: void vterm_sequence(void);
[v _vterm_sequence `(v ~T0 @X0 0 ef ]
"53 ./gemsecs.h
[; ;./gemsecs.h: 53:  typedef struct header12 {
[s S2289 `us 1 `uc -> 2 `i `S2287 1 `uc 1 ]
[n S2289 header12 checksum data block length ]
"6 gemsecs.c
[; ;gemsecs.c: 6: extern struct header12 H12[];
[v _H12 `S2289 ~T0 @X0 -> 0 `x e ]
"67 ./gemsecs.h
[; ;./gemsecs.h: 67:  typedef struct header14 {
[s S2291 `us 1 `uc -> 4 `i `S2287 1 `uc 1 ]
[n S2291 header14 checksum data block length ]
"8 gemsecs.c
[; ;gemsecs.c: 8: extern struct header14 H14[];
[v _H14 `S2291 ~T0 @X0 -> 0 `x e ]
"74 ./gemsecs.h
[; ;./gemsecs.h: 74:  typedef struct header17 {
[s S2292 `us 1 `uc -> 7 `i `S2287 1 `uc 1 ]
[n S2292 header17 checksum data block length ]
"9 gemsecs.c
[; ;gemsecs.c: 9: extern struct header17 H17[];
[v _H17 `S2292 ~T0 @X0 -> 0 `x e ]
"96 ./gemsecs.h
[; ;./gemsecs.h: 96:  typedef struct header26 {
[s S2295 `us 1 `uc -> 14 `i `uc -> 2 `i `S2287 1 `uc 1 ]
[n S2295 header26 checksum data datam block length ]
"12 gemsecs.c
[; ;gemsecs.c: 12: extern struct header26 H26[];
[v _H26 `S2295 ~T0 @X0 -> 0 `x e ]
"60 ./gemsecs.h
[; ;./gemsecs.h: 60:  typedef struct header13 {
[s S2290 `us 1 `uc -> 3 `i `S2287 1 `uc 1 ]
[n S2290 header13 checksum data block length ]
"7 gemsecs.c
[; ;gemsecs.c: 7: extern struct header13 H13[];
[v _H13 `S2290 ~T0 @X0 -> 0 `x e ]
"249 ./mcc_generated_files/memory.h
[; ;./mcc_generated_files/memory.h: 249: void DATAEE_WriteByte(uint16_t bAdd, uint8_t bData);
[v _DATAEE_WriteByte `(v ~T0 @X0 0 ef2`us`uc ]
"59 ./mydisplay.h
[; ;./mydisplay.h: 59: D_CODES set_temp_display_help(const D_CODES);
[v _set_temp_display_help `(E16960 ~T0 @X0 0 ef1`CE16960 ]
[v F17459 `(E16960 ~T0 @X0 1 tf ]
"54
[; ;./mydisplay.h: 54: __attribute__((inline)) D_CODES display_info(void);
[v _display_info `TF17459 ~T0 @X0 0 e ]
"250 /root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 250: __asm("STATUS_CSHAD equ 03880h");
[; <" STATUS_CSHAD equ 03880h ;# ">
"339
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 339: __asm("WREG_CSHAD equ 03881h");
[; <" WREG_CSHAD equ 03881h ;# ">
"359
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 359: __asm("BSR_CSHAD equ 03882h");
[; <" BSR_CSHAD equ 03882h ;# ">
"366
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 366: __asm("SHADCON equ 03883h");
[; <" SHADCON equ 03883h ;# ">
"386
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 386: __asm("STATUS_SHAD equ 03884h");
[; <" STATUS_SHAD equ 03884h ;# ">
"475
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 475: __asm("WREG_SHAD equ 03885h");
[; <" WREG_SHAD equ 03885h ;# ">
"495
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 495: __asm("BSR_SHAD equ 03886h");
[; <" BSR_SHAD equ 03886h ;# ">
"502
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 502: __asm("PCLATH_SHAD equ 03887h");
[; <" PCLATH_SHAD equ 03887h ;# ">
"522
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 522: __asm("PCLATU_SHAD equ 03888h");
[; <" PCLATU_SHAD equ 03888h ;# ">
"542
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 542: __asm("FSR0SH equ 03889h");
[; <" FSR0SH equ 03889h ;# ">
"549
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 549: __asm("FSR0L_SHAD equ 03889h");
[; <" FSR0L_SHAD equ 03889h ;# ">
"569
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 569: __asm("FSR0H_SHAD equ 0388Ah");
[; <" FSR0H_SHAD equ 0388Ah ;# ">
"589
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 589: __asm("FSR1SH equ 0388Bh");
[; <" FSR1SH equ 0388Bh ;# ">
"596
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 596: __asm("FSR1L_SHAD equ 0388Bh");
[; <" FSR1L_SHAD equ 0388Bh ;# ">
"616
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 616: __asm("FSR1H_SHAD equ 0388Ch");
[; <" FSR1H_SHAD equ 0388Ch ;# ">
"636
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 636: __asm("FSR2SH equ 0388Dh");
[; <" FSR2SH equ 0388Dh ;# ">
"643
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 643: __asm("FSR2L_SHAD equ 0388Dh");
[; <" FSR2L_SHAD equ 0388Dh ;# ">
"663
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 663: __asm("FSR2H_SHAD equ 0388Eh");
[; <" FSR2H_SHAD equ 0388Eh ;# ">
"683
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 683: __asm("PRODSH equ 0388Fh");
[; <" PRODSH equ 0388Fh ;# ">
"690
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 690: __asm("PRODL_SHAD equ 0388Fh");
[; <" PRODL_SHAD equ 0388Fh ;# ">
"710
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 710: __asm("PRODH_SHAD equ 03890h");
[; <" PRODH_SHAD equ 03890h ;# ">
"730
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 730: __asm("IVTADL equ 0389Dh");
[; <" IVTADL equ 0389Dh ;# ">
"750
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 750: __asm("IVTADH equ 0389Eh");
[; <" IVTADH equ 0389Eh ;# ">
"770
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 770: __asm("IVTADU equ 0389Fh");
[; <" IVTADU equ 0389Fh ;# ">
"790
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 790: __asm("WDTCON0 equ 0395Bh");
[; <" WDTCON0 equ 0395Bh ;# ">
"865
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 865: __asm("WDTCON1 equ 0395Ch");
[; <" WDTCON1 equ 0395Ch ;# ">
"959
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 959: __asm("WDTPSL equ 0395Dh");
[; <" WDTPSL equ 0395Dh ;# ">
"1087
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1087: __asm("WDTPSH equ 0395Eh");
[; <" WDTPSH equ 0395Eh ;# ">
"1215
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1215: __asm("WDTTMR equ 0395Fh");
[; <" WDTTMR equ 0395Fh ;# ">
"1303
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1303: __asm("CRCDATA equ 03960h");
[; <" CRCDATA equ 03960h ;# ">
"1310
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1310: __asm("CRCDATL equ 03960h");
[; <" CRCDATL equ 03960h ;# ">
"1372
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1372: __asm("CRCDATH equ 03961h");
[; <" CRCDATH equ 03961h ;# ">
"1434
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1434: __asm("CRCACC equ 03962h");
[; <" CRCACC equ 03962h ;# ">
"1441
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1441: __asm("CRCACCL equ 03962h");
[; <" CRCACCL equ 03962h ;# ">
"1503
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1503: __asm("CRCACCH equ 03963h");
[; <" CRCACCH equ 03963h ;# ">
"1565
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1565: __asm("CRCSHFT equ 03964h");
[; <" CRCSHFT equ 03964h ;# ">
"1572
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1572: __asm("CRCSHIFTL equ 03964h");
[; <" CRCSHIFTL equ 03964h ;# ">
"1634
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1634: __asm("CRCSHIFTH equ 03965h");
[; <" CRCSHIFTH equ 03965h ;# ">
"1696
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1696: __asm("CRCXOR equ 03966h");
[; <" CRCXOR equ 03966h ;# ">
"1703
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1703: __asm("CRCXORL equ 03966h");
[; <" CRCXORL equ 03966h ;# ">
"1760
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1760: __asm("CRCXORH equ 03967h");
[; <" CRCXORH equ 03967h ;# ">
"1822
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1822: __asm("CRCCON0 equ 03968h");
[; <" CRCCON0 equ 03968h ;# ">
"1882
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1882: __asm("CRCCON1 equ 03969h");
[; <" CRCCON1 equ 03969h ;# ">
"1960
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1960: __asm("SCANLADR equ 03976h");
[; <" SCANLADR equ 03976h ;# ">
"1967
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 1967: __asm("SCANLADRL equ 03976h");
[; <" SCANLADRL equ 03976h ;# ">
"2095
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2095: __asm("SCANLADRH equ 03977h");
[; <" SCANLADRH equ 03977h ;# ">
"2223
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2223: __asm("SCANLADRU equ 03978h");
[; <" SCANLADRU equ 03978h ;# ">
"2329
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2329: __asm("SCANHADR equ 03979h");
[; <" SCANHADR equ 03979h ;# ">
"2336
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2336: __asm("SCANHADRL equ 03979h");
[; <" SCANHADRL equ 03979h ;# ">
"2464
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2464: __asm("SCANHADRH equ 0397Ah");
[; <" SCANHADRH equ 0397Ah ;# ">
"2592
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2592: __asm("SCANHADRU equ 0397Bh");
[; <" SCANHADRU equ 0397Bh ;# ">
"2696
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2696: __asm("SCANCON0 equ 0397Ch");
[; <" SCANCON0 equ 0397Ch ;# ">
"2747
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2747: __asm("SCANTRIG equ 0397Dh");
[; <" SCANTRIG equ 0397Dh ;# ">
"2767
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2767: __asm("IPR0 equ 03980h");
[; <" IPR0 equ 03980h ;# ">
"2829
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2829: __asm("IPR1 equ 03981h");
[; <" IPR1 equ 03981h ;# ">
"2891
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2891: __asm("IPR2 equ 03982h");
[; <" IPR2 equ 03982h ;# ">
"2953
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 2953: __asm("IPR3 equ 03983h");
[; <" IPR3 equ 03983h ;# ">
"3015
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3015: __asm("IPR4 equ 03984h");
[; <" IPR4 equ 03984h ;# ">
"3072
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3072: __asm("IPR5 equ 03985h");
[; <" IPR5 equ 03985h ;# ">
"3134
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3134: __asm("IPR6 equ 03986h");
[; <" IPR6 equ 03986h ;# ">
"3196
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3196: __asm("IPR7 equ 03987h");
[; <" IPR7 equ 03987h ;# ">
"3241
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3241: __asm("IPR8 equ 03988h");
[; <" IPR8 equ 03988h ;# ">
"3268
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3268: __asm("IPR9 equ 03989h");
[; <" IPR9 equ 03989h ;# ">
"3306
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3306: __asm("IPR10 equ 0398Ah");
[; <" IPR10 equ 0398Ah ;# ">
"3332
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3332: __asm("PIE0 equ 03990h");
[; <" PIE0 equ 03990h ;# ">
"3394
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3394: __asm("PIE1 equ 03991h");
[; <" PIE1 equ 03991h ;# ">
"3456
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3456: __asm("PIE2 equ 03992h");
[; <" PIE2 equ 03992h ;# ">
"3518
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3518: __asm("PIE3 equ 03993h");
[; <" PIE3 equ 03993h ;# ">
"3580
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3580: __asm("PIE4 equ 03994h");
[; <" PIE4 equ 03994h ;# ">
"3637
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3637: __asm("PIE5 equ 03995h");
[; <" PIE5 equ 03995h ;# ">
"3699
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3699: __asm("PIE6 equ 03996h");
[; <" PIE6 equ 03996h ;# ">
"3761
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3761: __asm("PIE7 equ 03997h");
[; <" PIE7 equ 03997h ;# ">
"3806
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3806: __asm("PIE8 equ 03998h");
[; <" PIE8 equ 03998h ;# ">
"3833
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3833: __asm("PIE9 equ 03999h");
[; <" PIE9 equ 03999h ;# ">
"3871
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3871: __asm("PIE10 equ 0399Ah");
[; <" PIE10 equ 0399Ah ;# ">
"3897
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3897: __asm("PIR0 equ 039A0h");
[; <" PIR0 equ 039A0h ;# ">
"3959
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 3959: __asm("PIR1 equ 039A1h");
[; <" PIR1 equ 039A1h ;# ">
"4021
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4021: __asm("PIR2 equ 039A2h");
[; <" PIR2 equ 039A2h ;# ">
"4083
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4083: __asm("PIR3 equ 039A3h");
[; <" PIR3 equ 039A3h ;# ">
"4145
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4145: __asm("PIR4 equ 039A4h");
[; <" PIR4 equ 039A4h ;# ">
"4202
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4202: __asm("PIR5 equ 039A5h");
[; <" PIR5 equ 039A5h ;# ">
"4264
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4264: __asm("PIR6 equ 039A6h");
[; <" PIR6 equ 039A6h ;# ">
"4326
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4326: __asm("PIR7 equ 039A7h");
[; <" PIR7 equ 039A7h ;# ">
"4371
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4371: __asm("PIR8 equ 039A8h");
[; <" PIR8 equ 039A8h ;# ">
"4398
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4398: __asm("PIR9 equ 039A9h");
[; <" PIR9 equ 039A9h ;# ">
"4436
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4436: __asm("PIR10 equ 039AAh");
[; <" PIR10 equ 039AAh ;# ">
"4462
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4462: __asm("PMD0 equ 039C0h");
[; <" PMD0 equ 039C0h ;# ">
"4524
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4524: __asm("PMD1 equ 039C1h");
[; <" PMD1 equ 039C1h ;# ">
"4586
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4586: __asm("PMD2 equ 039C2h");
[; <" PMD2 equ 039C2h ;# ">
"4631
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4631: __asm("PMD3 equ 039C3h");
[; <" PMD3 equ 039C3h ;# ">
"4693
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4693: __asm("PMD4 equ 039C4h");
[; <" PMD4 equ 039C4h ;# ">
"4726
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4726: __asm("PMD5 equ 039C5h");
[; <" PMD5 equ 039C5h ;# ">
"4771
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4771: __asm("PMD6 equ 039C6h");
[; <" PMD6 equ 039C6h ;# ">
"4821
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4821: __asm("PMD7 equ 039C7h");
[; <" PMD7 equ 039C7h ;# ">
"4847
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4847: __asm("BORCON equ 039D0h");
[; <" BORCON equ 039D0h ;# ">
"4874
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4874: __asm("VREGCON equ 039D1h");
[; <" VREGCON equ 039D1h ;# ">
"4895
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4895: __asm("CPUDOZE equ 039D8h");
[; <" CPUDOZE equ 039D8h ;# ">
"4960
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 4960: __asm("OSCCON1 equ 039D9h");
[; <" OSCCON1 equ 039D9h ;# ">
"5030
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5030: __asm("OSCCON2 equ 039DAh");
[; <" OSCCON2 equ 039DAh ;# ">
"5100
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5100: __asm("OSCCON3 equ 039DBh");
[; <" OSCCON3 equ 039DBh ;# ">
"5140
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5140: __asm("OSCSTAT equ 039DCh");
[; <" OSCSTAT equ 039DCh ;# ">
"5145
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5145: __asm("OSCSTAT1 equ 039DCh");
[; <" OSCSTAT1 equ 039DCh ;# ">
"5252
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5252: __asm("OSCEN equ 039DDh");
[; <" OSCEN equ 039DDh ;# ">
"5303
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5303: __asm("OSCTUNE equ 039DEh");
[; <" OSCTUNE equ 039DEh ;# ">
"5407
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5407: __asm("OSCFRQ equ 039DFh");
[; <" OSCFRQ equ 039DFh ;# ">
"5487
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5487: __asm("NVMADRL equ 039E0h");
[; <" NVMADRL equ 039E0h ;# ">
"5615
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5615: __asm("NVMADRH equ 039E1h");
[; <" NVMADRH equ 039E1h ;# ">
"5671
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5671: __asm("NVMDAT equ 039E3h");
[; <" NVMDAT equ 039E3h ;# ">
"5799
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5799: __asm("NVMCON1 equ 039E5h");
[; <" NVMCON1 equ 039E5h ;# ">
"5889
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5889: __asm("NVMCON2 equ 039E6h");
[; <" NVMCON2 equ 039E6h ;# ">
"5909
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5909: __asm("PRLOCK equ 039EFh");
[; <" PRLOCK equ 039EFh ;# ">
"5929
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5929: __asm("ISRPR equ 039F1h");
[; <" ISRPR equ 039F1h ;# ">
"5997
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 5997: __asm("MAINPR equ 039F2h");
[; <" MAINPR equ 039F2h ;# ">
"6065
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6065: __asm("DMA1PR equ 039F3h");
[; <" DMA1PR equ 039F3h ;# ">
"6133
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6133: __asm("DMA2PR equ 039F4h");
[; <" DMA2PR equ 039F4h ;# ">
"6201
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6201: __asm("SCANPR equ 039F7h");
[; <" SCANPR equ 039F7h ;# ">
"6269
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6269: __asm("RA0PPS equ 03A00h");
[; <" RA0PPS equ 03A00h ;# ">
"6319
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6319: __asm("RA1PPS equ 03A01h");
[; <" RA1PPS equ 03A01h ;# ">
"6369
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6369: __asm("RA2PPS equ 03A02h");
[; <" RA2PPS equ 03A02h ;# ">
"6419
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6419: __asm("RA3PPS equ 03A03h");
[; <" RA3PPS equ 03A03h ;# ">
"6469
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6469: __asm("RA4PPS equ 03A04h");
[; <" RA4PPS equ 03A04h ;# ">
"6519
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6519: __asm("RA5PPS equ 03A05h");
[; <" RA5PPS equ 03A05h ;# ">
"6569
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6569: __asm("RA6PPS equ 03A06h");
[; <" RA6PPS equ 03A06h ;# ">
"6619
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6619: __asm("RA7PPS equ 03A07h");
[; <" RA7PPS equ 03A07h ;# ">
"6669
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6669: __asm("RB0PPS equ 03A08h");
[; <" RB0PPS equ 03A08h ;# ">
"6719
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6719: __asm("RB1PPS equ 03A09h");
[; <" RB1PPS equ 03A09h ;# ">
"6769
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6769: __asm("RB2PPS equ 03A0Ah");
[; <" RB2PPS equ 03A0Ah ;# ">
"6819
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6819: __asm("RB3PPS equ 03A0Bh");
[; <" RB3PPS equ 03A0Bh ;# ">
"6869
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6869: __asm("RB4PPS equ 03A0Ch");
[; <" RB4PPS equ 03A0Ch ;# ">
"6919
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6919: __asm("RB5PPS equ 03A0Dh");
[; <" RB5PPS equ 03A0Dh ;# ">
"6969
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 6969: __asm("RB6PPS equ 03A0Eh");
[; <" RB6PPS equ 03A0Eh ;# ">
"7019
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7019: __asm("RB7PPS equ 03A0Fh");
[; <" RB7PPS equ 03A0Fh ;# ">
"7069
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7069: __asm("RC0PPS equ 03A10h");
[; <" RC0PPS equ 03A10h ;# ">
"7119
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7119: __asm("RC1PPS equ 03A11h");
[; <" RC1PPS equ 03A11h ;# ">
"7169
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7169: __asm("RC2PPS equ 03A12h");
[; <" RC2PPS equ 03A12h ;# ">
"7219
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7219: __asm("RC3PPS equ 03A13h");
[; <" RC3PPS equ 03A13h ;# ">
"7269
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7269: __asm("RC4PPS equ 03A14h");
[; <" RC4PPS equ 03A14h ;# ">
"7319
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7319: __asm("RC5PPS equ 03A15h");
[; <" RC5PPS equ 03A15h ;# ">
"7369
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7369: __asm("RC6PPS equ 03A16h");
[; <" RC6PPS equ 03A16h ;# ">
"7419
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7419: __asm("RC7PPS equ 03A17h");
[; <" RC7PPS equ 03A17h ;# ">
"7469
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7469: __asm("RD0PPS equ 03A18h");
[; <" RD0PPS equ 03A18h ;# ">
"7519
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7519: __asm("RD1PPS equ 03A19h");
[; <" RD1PPS equ 03A19h ;# ">
"7569
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7569: __asm("RD2PPS equ 03A1Ah");
[; <" RD2PPS equ 03A1Ah ;# ">
"7619
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7619: __asm("RD3PPS equ 03A1Bh");
[; <" RD3PPS equ 03A1Bh ;# ">
"7669
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7669: __asm("RD4PPS equ 03A1Ch");
[; <" RD4PPS equ 03A1Ch ;# ">
"7719
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7719: __asm("RD5PPS equ 03A1Dh");
[; <" RD5PPS equ 03A1Dh ;# ">
"7769
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7769: __asm("RD6PPS equ 03A1Eh");
[; <" RD6PPS equ 03A1Eh ;# ">
"7819
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7819: __asm("RD7PPS equ 03A1Fh");
[; <" RD7PPS equ 03A1Fh ;# ">
"7869
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7869: __asm("RE0PPS equ 03A20h");
[; <" RE0PPS equ 03A20h ;# ">
"7919
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7919: __asm("RE1PPS equ 03A21h");
[; <" RE1PPS equ 03A21h ;# ">
"7969
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 7969: __asm("RE2PPS equ 03A22h");
[; <" RE2PPS equ 03A22h ;# ">
"8019
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8019: __asm("RF0PPS equ 03A28h");
[; <" RF0PPS equ 03A28h ;# ">
"8069
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8069: __asm("RF1PPS equ 03A29h");
[; <" RF1PPS equ 03A29h ;# ">
"8119
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8119: __asm("RF2PPS equ 03A2Ah");
[; <" RF2PPS equ 03A2Ah ;# ">
"8169
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8169: __asm("RF3PPS equ 03A2Bh");
[; <" RF3PPS equ 03A2Bh ;# ">
"8219
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8219: __asm("RF4PPS equ 03A2Ch");
[; <" RF4PPS equ 03A2Ch ;# ">
"8269
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8269: __asm("RF5PPS equ 03A2Dh");
[; <" RF5PPS equ 03A2Dh ;# ">
"8319
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8319: __asm("RF6PPS equ 03A2Eh");
[; <" RF6PPS equ 03A2Eh ;# ">
"8369
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8369: __asm("RF7PPS equ 03A2Fh");
[; <" RF7PPS equ 03A2Fh ;# ">
"8419
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8419: __asm("ANSELA equ 03A40h");
[; <" ANSELA equ 03A40h ;# ">
"8481
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8481: __asm("WPUA equ 03A41h");
[; <" WPUA equ 03A41h ;# ">
"8543
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8543: __asm("ODCONA equ 03A42h");
[; <" ODCONA equ 03A42h ;# ">
"8605
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8605: __asm("SLRCONA equ 03A43h");
[; <" SLRCONA equ 03A43h ;# ">
"8667
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8667: __asm("INLVLA equ 03A44h");
[; <" INLVLA equ 03A44h ;# ">
"8729
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8729: __asm("IOCAP equ 03A45h");
[; <" IOCAP equ 03A45h ;# ">
"8791
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8791: __asm("IOCAN equ 03A46h");
[; <" IOCAN equ 03A46h ;# ">
"8853
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8853: __asm("IOCAF equ 03A47h");
[; <" IOCAF equ 03A47h ;# ">
"8915
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8915: __asm("ANSELB equ 03A50h");
[; <" ANSELB equ 03A50h ;# ">
"8977
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 8977: __asm("WPUB equ 03A51h");
[; <" WPUB equ 03A51h ;# ">
"9039
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9039: __asm("ODCONB equ 03A52h");
[; <" ODCONB equ 03A52h ;# ">
"9101
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9101: __asm("SLRCONB equ 03A53h");
[; <" SLRCONB equ 03A53h ;# ">
"9163
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9163: __asm("INLVLB equ 03A54h");
[; <" INLVLB equ 03A54h ;# ">
"9225
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9225: __asm("IOCBP equ 03A55h");
[; <" IOCBP equ 03A55h ;# ">
"9287
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9287: __asm("IOCBN equ 03A56h");
[; <" IOCBN equ 03A56h ;# ">
"9349
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9349: __asm("IOCBF equ 03A57h");
[; <" IOCBF equ 03A57h ;# ">
"9411
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9411: __asm("RB1I2C equ 03A5Ah");
[; <" RB1I2C equ 03A5Ah ;# ">
"9519
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9519: __asm("RB2I2C equ 03A5Bh");
[; <" RB2I2C equ 03A5Bh ;# ">
"9627
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9627: __asm("ANSELC equ 03A60h");
[; <" ANSELC equ 03A60h ;# ">
"9689
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9689: __asm("WPUC equ 03A61h");
[; <" WPUC equ 03A61h ;# ">
"9751
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9751: __asm("ODCONC equ 03A62h");
[; <" ODCONC equ 03A62h ;# ">
"9813
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9813: __asm("SLRCONC equ 03A63h");
[; <" SLRCONC equ 03A63h ;# ">
"9875
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9875: __asm("INLVLC equ 03A64h");
[; <" INLVLC equ 03A64h ;# ">
"9937
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9937: __asm("IOCCP equ 03A65h");
[; <" IOCCP equ 03A65h ;# ">
"9999
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 9999: __asm("IOCCN equ 03A66h");
[; <" IOCCN equ 03A66h ;# ">
"10061
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10061: __asm("IOCCF equ 03A67h");
[; <" IOCCF equ 03A67h ;# ">
"10123
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10123: __asm("RC3I2C equ 03A6Ah");
[; <" RC3I2C equ 03A6Ah ;# ">
"10231
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10231: __asm("RC4I2C equ 03A6Bh");
[; <" RC4I2C equ 03A6Bh ;# ">
"10339
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10339: __asm("ANSELD equ 03A70h");
[; <" ANSELD equ 03A70h ;# ">
"10401
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10401: __asm("WPUD equ 03A71h");
[; <" WPUD equ 03A71h ;# ">
"10463
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10463: __asm("ODCOND equ 03A72h");
[; <" ODCOND equ 03A72h ;# ">
"10525
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10525: __asm("SLRCOND equ 03A73h");
[; <" SLRCOND equ 03A73h ;# ">
"10587
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10587: __asm("INLVLD equ 03A74h");
[; <" INLVLD equ 03A74h ;# ">
"10649
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10649: __asm("RD0I2C equ 03A7Ah");
[; <" RD0I2C equ 03A7Ah ;# ">
"10757
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10757: __asm("RD1I2C equ 03A7Bh");
[; <" RD1I2C equ 03A7Bh ;# ">
"10865
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10865: __asm("ANSELE equ 03A80h");
[; <" ANSELE equ 03A80h ;# ">
"10897
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10897: __asm("WPUE equ 03A81h");
[; <" WPUE equ 03A81h ;# ">
"10935
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10935: __asm("ODCONE equ 03A82h");
[; <" ODCONE equ 03A82h ;# ">
"10967
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10967: __asm("SLRCONE equ 03A83h");
[; <" SLRCONE equ 03A83h ;# ">
"10999
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 10999: __asm("INLVLE equ 03A84h");
[; <" INLVLE equ 03A84h ;# ">
"11037
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11037: __asm("IOCEP equ 03A85h");
[; <" IOCEP equ 03A85h ;# ">
"11058
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11058: __asm("IOCEN equ 03A86h");
[; <" IOCEN equ 03A86h ;# ">
"11079
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11079: __asm("IOCEF equ 03A87h");
[; <" IOCEF equ 03A87h ;# ">
"11100
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11100: __asm("ANSELF equ 03A90h");
[; <" ANSELF equ 03A90h ;# ">
"11162
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11162: __asm("WPUF equ 03A91h");
[; <" WPUF equ 03A91h ;# ">
"11224
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11224: __asm("ODCONF equ 03A92h");
[; <" ODCONF equ 03A92h ;# ">
"11286
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11286: __asm("SLRCONF equ 03A93h");
[; <" SLRCONF equ 03A93h ;# ">
"11348
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11348: __asm("INLVLF equ 03A94h");
[; <" INLVLF equ 03A94h ;# ">
"11410
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11410: __asm("PPSLOCK equ 03ABFh");
[; <" PPSLOCK equ 03ABFh ;# ">
"11430
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11430: __asm("INT0PPS equ 03AC0h");
[; <" INT0PPS equ 03AC0h ;# ">
"11450
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11450: __asm("INT1PPS equ 03AC1h");
[; <" INT1PPS equ 03AC1h ;# ">
"11470
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11470: __asm("INT2PPS equ 03AC2h");
[; <" INT2PPS equ 03AC2h ;# ">
"11490
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11490: __asm("T0CKIPPS equ 03AC3h");
[; <" T0CKIPPS equ 03AC3h ;# ">
"11510
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11510: __asm("T1CKIPPS equ 03AC4h");
[; <" T1CKIPPS equ 03AC4h ;# ">
"11530
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11530: __asm("T1GPPS equ 03AC5h");
[; <" T1GPPS equ 03AC5h ;# ">
"11550
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11550: __asm("T3CKIPPS equ 03AC6h");
[; <" T3CKIPPS equ 03AC6h ;# ">
"11570
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11570: __asm("T3GPPS equ 03AC7h");
[; <" T3GPPS equ 03AC7h ;# ">
"11590
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11590: __asm("T5CKIPPS equ 03AC8h");
[; <" T5CKIPPS equ 03AC8h ;# ">
"11610
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11610: __asm("T5GPPS equ 03AC9h");
[; <" T5GPPS equ 03AC9h ;# ">
"11630
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11630: __asm("T2INPPS equ 03ACAh");
[; <" T2INPPS equ 03ACAh ;# ">
"11650
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11650: __asm("T4INPPS equ 03ACBh");
[; <" T4INPPS equ 03ACBh ;# ">
"11670
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11670: __asm("T6INPPS equ 03ACCh");
[; <" T6INPPS equ 03ACCh ;# ">
"11690
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11690: __asm("CCP1PPS equ 03ACDh");
[; <" CCP1PPS equ 03ACDh ;# ">
"11710
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11710: __asm("CCP2PPS equ 03ACEh");
[; <" CCP2PPS equ 03ACEh ;# ">
"11730
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11730: __asm("CCP3PPS equ 03ACFh");
[; <" CCP3PPS equ 03ACFh ;# ">
"11750
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11750: __asm("CCP4PPS equ 03AD0h");
[; <" CCP4PPS equ 03AD0h ;# ">
"11770
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11770: __asm("SMT1WINPPS equ 03AD1h");
[; <" SMT1WINPPS equ 03AD1h ;# ">
"11790
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11790: __asm("SMT1SIGPPS equ 03AD2h");
[; <" SMT1SIGPPS equ 03AD2h ;# ">
"11810
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11810: __asm("CWG1INPPS equ 03AD3h");
[; <" CWG1INPPS equ 03AD3h ;# ">
"11830
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11830: __asm("CWG2INPPS equ 03AD4h");
[; <" CWG2INPPS equ 03AD4h ;# ">
"11850
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11850: __asm("CWG3INPPS equ 03AD5h");
[; <" CWG3INPPS equ 03AD5h ;# ">
"11870
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11870: __asm("MD1CARLPPS equ 03AD6h");
[; <" MD1CARLPPS equ 03AD6h ;# ">
"11890
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11890: __asm("MD1CARHPPS equ 03AD7h");
[; <" MD1CARHPPS equ 03AD7h ;# ">
"11910
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11910: __asm("MD1SRCPPS equ 03AD8h");
[; <" MD1SRCPPS equ 03AD8h ;# ">
"11930
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11930: __asm("CLCIN0PPS equ 03AD9h");
[; <" CLCIN0PPS equ 03AD9h ;# ">
"11950
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11950: __asm("CLCIN1PPS equ 03ADAh");
[; <" CLCIN1PPS equ 03ADAh ;# ">
"11970
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11970: __asm("CLCIN2PPS equ 03ADBh");
[; <" CLCIN2PPS equ 03ADBh ;# ">
"11990
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 11990: __asm("CLCIN3PPS equ 03ADCh");
[; <" CLCIN3PPS equ 03ADCh ;# ">
"12010
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12010: __asm("ADACTPPS equ 03ADDh");
[; <" ADACTPPS equ 03ADDh ;# ">
"12030
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12030: __asm("SPI1SCKPPS equ 03ADEh");
[; <" SPI1SCKPPS equ 03ADEh ;# ">
"12050
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12050: __asm("SPI1SDIPPS equ 03ADFh");
[; <" SPI1SDIPPS equ 03ADFh ;# ">
"12070
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12070: __asm("SPI1SSPPS equ 03AE0h");
[; <" SPI1SSPPS equ 03AE0h ;# ">
"12090
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12090: __asm("I2C1SCLPPS equ 03AE1h");
[; <" I2C1SCLPPS equ 03AE1h ;# ">
"12110
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12110: __asm("I2C1SDAPPS equ 03AE2h");
[; <" I2C1SDAPPS equ 03AE2h ;# ">
"12130
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12130: __asm("I2C2SCLPPS equ 03AE3h");
[; <" I2C2SCLPPS equ 03AE3h ;# ">
"12150
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12150: __asm("I2C2SDAPPS equ 03AE4h");
[; <" I2C2SDAPPS equ 03AE4h ;# ">
"12170
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12170: __asm("U1RXPPS equ 03AE5h");
[; <" U1RXPPS equ 03AE5h ;# ">
"12190
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12190: __asm("U1CTSPPS equ 03AE6h");
[; <" U1CTSPPS equ 03AE6h ;# ">
"12210
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12210: __asm("U2RXPPS equ 03AE8h");
[; <" U2RXPPS equ 03AE8h ;# ">
"12230
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12230: __asm("U2CTSPPS equ 03AE9h");
[; <" U2CTSPPS equ 03AE9h ;# ">
"12250
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12250: __asm("DMA2BUF equ 03BC9h");
[; <" DMA2BUF equ 03BC9h ;# ">
"12378
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12378: __asm("DMA2DCNT equ 03BCAh");
[; <" DMA2DCNT equ 03BCAh ;# ">
"12385
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12385: __asm("DMA2DCNTL equ 03BCAh");
[; <" DMA2DCNTL equ 03BCAh ;# ">
"12513
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12513: __asm("DMA2DCNTH equ 03BCBh");
[; <" DMA2DCNTH equ 03BCBh ;# ">
"12593
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12593: __asm("DMA2DPTR equ 03BCCh");
[; <" DMA2DPTR equ 03BCCh ;# ">
"12600
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12600: __asm("DMA2DPTRL equ 03BCCh");
[; <" DMA2DPTRL equ 03BCCh ;# ">
"12728
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12728: __asm("DMA2DPTRH equ 03BCDh");
[; <" DMA2DPTRH equ 03BCDh ;# ">
"12856
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12856: __asm("DMA2DSZ equ 03BCEh");
[; <" DMA2DSZ equ 03BCEh ;# ">
"12863
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12863: __asm("DMA2DSZL equ 03BCEh");
[; <" DMA2DSZL equ 03BCEh ;# ">
"12991
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 12991: __asm("DMA2DSZH equ 03BCFh");
[; <" DMA2DSZH equ 03BCFh ;# ">
"13071
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13071: __asm("DMA2DSA equ 03BD0h");
[; <" DMA2DSA equ 03BD0h ;# ">
"13078
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13078: __asm("DMA2DSAL equ 03BD0h");
[; <" DMA2DSAL equ 03BD0h ;# ">
"13206
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13206: __asm("DMA2DSAH equ 03BD1h");
[; <" DMA2DSAH equ 03BD1h ;# ">
"13334
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13334: __asm("DMA2SCNT equ 03BD2h");
[; <" DMA2SCNT equ 03BD2h ;# ">
"13341
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13341: __asm("DMA2SCNTL equ 03BD2h");
[; <" DMA2SCNTL equ 03BD2h ;# ">
"13469
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13469: __asm("DMA2SCNTH equ 03BD3h");
[; <" DMA2SCNTH equ 03BD3h ;# ">
"13551
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13551: __asm("DMA2SPTR equ 03BD4h");
[; <" DMA2SPTR equ 03BD4h ;# ">
"13558
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13558: __asm("DMA2SPTRL equ 03BD4h");
[; <" DMA2SPTRL equ 03BD4h ;# ">
"13686
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13686: __asm("DMA2SPTRH equ 03BD5h");
[; <" DMA2SPTRH equ 03BD5h ;# ">
"13814
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13814: __asm("DMA2SPTRU equ 03BD6h");
[; <" DMA2SPTRU equ 03BD6h ;# ">
"13918
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13918: __asm("DMA2SSZ equ 03BD7h");
[; <" DMA2SSZ equ 03BD7h ;# ">
"13925
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 13925: __asm("DMA2SSZL equ 03BD7h");
[; <" DMA2SSZL equ 03BD7h ;# ">
"14053
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14053: __asm("DMA2SSZH equ 03BD8h");
[; <" DMA2SSZH equ 03BD8h ;# ">
"14135
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14135: __asm("DMA2SSA equ 03BD9h");
[; <" DMA2SSA equ 03BD9h ;# ">
"14142
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14142: __asm("DMA2SSAL equ 03BD9h");
[; <" DMA2SSAL equ 03BD9h ;# ">
"14270
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14270: __asm("DMA2SSAH equ 03BDAh");
[; <" DMA2SSAH equ 03BDAh ;# ">
"14398
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14398: __asm("DMA2SSAU equ 03BDBh");
[; <" DMA2SSAU equ 03BDBh ;# ">
"14502
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14502: __asm("DMA2CON0 equ 03BDCh");
[; <" DMA2CON0 equ 03BDCh ;# ">
"14582
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14582: __asm("DMA2CON1 equ 03BDDh");
[; <" DMA2CON1 equ 03BDDh ;# ">
"14626
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14626: __asm("DMA2AIRQ equ 03BDEh");
[; <" DMA2AIRQ equ 03BDEh ;# ">
"14742
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14742: __asm("DMA2SIRQ equ 03BDFh");
[; <" DMA2SIRQ equ 03BDFh ;# ">
"14858
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14858: __asm("DMA1BUF equ 03BE9h");
[; <" DMA1BUF equ 03BE9h ;# ">
"14986
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14986: __asm("DMA1DCNT equ 03BEAh");
[; <" DMA1DCNT equ 03BEAh ;# ">
"14993
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 14993: __asm("DMA1DCNTL equ 03BEAh");
[; <" DMA1DCNTL equ 03BEAh ;# ">
"15121
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15121: __asm("DMA1DCNTH equ 03BEBh");
[; <" DMA1DCNTH equ 03BEBh ;# ">
"15201
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15201: __asm("DMA1DPTR equ 03BECh");
[; <" DMA1DPTR equ 03BECh ;# ">
"15208
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15208: __asm("DMA1DPTRL equ 03BECh");
[; <" DMA1DPTRL equ 03BECh ;# ">
"15336
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15336: __asm("DMA1DPTRH equ 03BEDh");
[; <" DMA1DPTRH equ 03BEDh ;# ">
"15464
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15464: __asm("DMA1DSZ equ 03BEEh");
[; <" DMA1DSZ equ 03BEEh ;# ">
"15471
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15471: __asm("DMA1DSZL equ 03BEEh");
[; <" DMA1DSZL equ 03BEEh ;# ">
"15599
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15599: __asm("DMA1DSZH equ 03BEFh");
[; <" DMA1DSZH equ 03BEFh ;# ">
"15679
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15679: __asm("DMA1DSA equ 03BF0h");
[; <" DMA1DSA equ 03BF0h ;# ">
"15686
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15686: __asm("DMA1DSAL equ 03BF0h");
[; <" DMA1DSAL equ 03BF0h ;# ">
"15814
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15814: __asm("DMA1DSAH equ 03BF1h");
[; <" DMA1DSAH equ 03BF1h ;# ">
"15942
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15942: __asm("DMA1SCNT equ 03BF2h");
[; <" DMA1SCNT equ 03BF2h ;# ">
"15949
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 15949: __asm("DMA1SCNTL equ 03BF2h");
[; <" DMA1SCNTL equ 03BF2h ;# ">
"16077
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16077: __asm("DMA1SCNTH equ 03BF3h");
[; <" DMA1SCNTH equ 03BF3h ;# ">
"16159
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16159: __asm("DMA1SPTR equ 03BF4h");
[; <" DMA1SPTR equ 03BF4h ;# ">
"16166
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16166: __asm("DMA1SPTRL equ 03BF4h");
[; <" DMA1SPTRL equ 03BF4h ;# ">
"16294
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16294: __asm("DMA1SPTRH equ 03BF5h");
[; <" DMA1SPTRH equ 03BF5h ;# ">
"16422
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16422: __asm("DMA1SPTRU equ 03BF6h");
[; <" DMA1SPTRU equ 03BF6h ;# ">
"16526
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16526: __asm("DMA1SSZ equ 03BF7h");
[; <" DMA1SSZ equ 03BF7h ;# ">
"16533
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16533: __asm("DMA1SSZL equ 03BF7h");
[; <" DMA1SSZL equ 03BF7h ;# ">
"16661
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16661: __asm("DMA1SSZH equ 03BF8h");
[; <" DMA1SSZH equ 03BF8h ;# ">
"16743
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16743: __asm("DMA1SSA equ 03BF9h");
[; <" DMA1SSA equ 03BF9h ;# ">
"16750
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16750: __asm("DMA1SSAL equ 03BF9h");
[; <" DMA1SSAL equ 03BF9h ;# ">
"16878
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 16878: __asm("DMA1SSAH equ 03BFAh");
[; <" DMA1SSAH equ 03BFAh ;# ">
"17006
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17006: __asm("DMA1SSAU equ 03BFBh");
[; <" DMA1SSAU equ 03BFBh ;# ">
"17110
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17110: __asm("DMA1CON0 equ 03BFCh");
[; <" DMA1CON0 equ 03BFCh ;# ">
"17190
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17190: __asm("DMA1CON1 equ 03BFDh");
[; <" DMA1CON1 equ 03BFDh ;# ">
"17234
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17234: __asm("DMA1AIRQ equ 03BFEh");
[; <" DMA1AIRQ equ 03BFEh ;# ">
"17350
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17350: __asm("DMA1SIRQ equ 03BFFh");
[; <" DMA1SIRQ equ 03BFFh ;# ">
"17466
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17466: __asm("CLC4CON equ 03C56h");
[; <" CLC4CON equ 03C56h ;# ">
"17594
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17594: __asm("CLC4POL equ 03C57h");
[; <" CLC4POL equ 03C57h ;# ">
"17672
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17672: __asm("CLC4SEL0 equ 03C58h");
[; <" CLC4SEL0 equ 03C58h ;# ">
"17800
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17800: __asm("CLC4SEL1 equ 03C59h");
[; <" CLC4SEL1 equ 03C59h ;# ">
"17928
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 17928: __asm("CLC4SEL2 equ 03C5Ah");
[; <" CLC4SEL2 equ 03C5Ah ;# ">
"18056
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18056: __asm("CLC4SEL3 equ 03C5Bh");
[; <" CLC4SEL3 equ 03C5Bh ;# ">
"18184
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18184: __asm("CLC4GLS0 equ 03C5Ch");
[; <" CLC4GLS0 equ 03C5Ch ;# ">
"18296
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18296: __asm("CLC4GLS1 equ 03C5Dh");
[; <" CLC4GLS1 equ 03C5Dh ;# ">
"18408
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18408: __asm("CLC4GLS2 equ 03C5Eh");
[; <" CLC4GLS2 equ 03C5Eh ;# ">
"18520
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18520: __asm("CLC4GLS3 equ 03C5Fh");
[; <" CLC4GLS3 equ 03C5Fh ;# ">
"18632
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18632: __asm("CLC3CON equ 03C60h");
[; <" CLC3CON equ 03C60h ;# ">
"18760
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18760: __asm("CLC3POL equ 03C61h");
[; <" CLC3POL equ 03C61h ;# ">
"18838
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18838: __asm("CLC3SEL0 equ 03C62h");
[; <" CLC3SEL0 equ 03C62h ;# ">
"18966
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 18966: __asm("CLC3SEL1 equ 03C63h");
[; <" CLC3SEL1 equ 03C63h ;# ">
"19094
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19094: __asm("CLC3SEL2 equ 03C64h");
[; <" CLC3SEL2 equ 03C64h ;# ">
"19222
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19222: __asm("CLC3SEL3 equ 03C65h");
[; <" CLC3SEL3 equ 03C65h ;# ">
"19350
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19350: __asm("CLC3GLS0 equ 03C66h");
[; <" CLC3GLS0 equ 03C66h ;# ">
"19462
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19462: __asm("CLC3GLS1 equ 03C67h");
[; <" CLC3GLS1 equ 03C67h ;# ">
"19574
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19574: __asm("CLC3GLS2 equ 03C68h");
[; <" CLC3GLS2 equ 03C68h ;# ">
"19686
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19686: __asm("CLC3GLS3 equ 03C69h");
[; <" CLC3GLS3 equ 03C69h ;# ">
"19798
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19798: __asm("CLC2CON equ 03C6Ah");
[; <" CLC2CON equ 03C6Ah ;# ">
"19926
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 19926: __asm("CLC2POL equ 03C6Bh");
[; <" CLC2POL equ 03C6Bh ;# ">
"20004
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20004: __asm("CLC2SEL0 equ 03C6Ch");
[; <" CLC2SEL0 equ 03C6Ch ;# ">
"20132
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20132: __asm("CLC2SEL1 equ 03C6Dh");
[; <" CLC2SEL1 equ 03C6Dh ;# ">
"20260
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20260: __asm("CLC2SEL2 equ 03C6Eh");
[; <" CLC2SEL2 equ 03C6Eh ;# ">
"20388
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20388: __asm("CLC2SEL3 equ 03C6Fh");
[; <" CLC2SEL3 equ 03C6Fh ;# ">
"20516
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20516: __asm("CLC2GLS0 equ 03C70h");
[; <" CLC2GLS0 equ 03C70h ;# ">
"20628
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20628: __asm("CLC2GLS1 equ 03C71h");
[; <" CLC2GLS1 equ 03C71h ;# ">
"20740
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20740: __asm("CLC2GLS2 equ 03C72h");
[; <" CLC2GLS2 equ 03C72h ;# ">
"20852
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20852: __asm("CLC2GLS3 equ 03C73h");
[; <" CLC2GLS3 equ 03C73h ;# ">
"20964
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 20964: __asm("CLC1CON equ 03C74h");
[; <" CLC1CON equ 03C74h ;# ">
"21092
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21092: __asm("CLC1POL equ 03C75h");
[; <" CLC1POL equ 03C75h ;# ">
"21170
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21170: __asm("CLC1SEL0 equ 03C76h");
[; <" CLC1SEL0 equ 03C76h ;# ">
"21298
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21298: __asm("CLC1SEL1 equ 03C77h");
[; <" CLC1SEL1 equ 03C77h ;# ">
"21426
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21426: __asm("CLC1SEL2 equ 03C78h");
[; <" CLC1SEL2 equ 03C78h ;# ">
"21554
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21554: __asm("CLC1SEL3 equ 03C79h");
[; <" CLC1SEL3 equ 03C79h ;# ">
"21682
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21682: __asm("CLC1GLS0 equ 03C7Ah");
[; <" CLC1GLS0 equ 03C7Ah ;# ">
"21794
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21794: __asm("CLC1GLS1 equ 03C7Bh");
[; <" CLC1GLS1 equ 03C7Bh ;# ">
"21906
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 21906: __asm("CLC1GLS2 equ 03C7Ch");
[; <" CLC1GLS2 equ 03C7Ch ;# ">
"22018
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22018: __asm("CLC1GLS3 equ 03C7Dh");
[; <" CLC1GLS3 equ 03C7Dh ;# ">
"22130
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22130: __asm("CLCDATA0 equ 03C7Eh");
[; <" CLCDATA0 equ 03C7Eh ;# ">
"22168
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22168: __asm("CLKRCON equ 03CE5h");
[; <" CLKRCON equ 03CE5h ;# ">
"22254
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22254: __asm("CLKRCLK equ 03CE6h");
[; <" CLKRCLK equ 03CE6h ;# ">
"22334
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22334: __asm("MD1CON0 equ 03CFAh");
[; <" MD1CON0 equ 03CFAh ;# ">
"22402
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22402: __asm("MD1CON1 equ 03CFBh");
[; <" MD1CON1 equ 03CFBh ;# ">
"22468
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22468: __asm("MD1SRC equ 03CFCh");
[; <" MD1SRC equ 03CFCh ;# ">
"22560
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22560: __asm("MD1CARL equ 03CFDh");
[; <" MD1CARL equ 03CFDh ;# ">
"22652
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22652: __asm("MD1CARH equ 03CFEh");
[; <" MD1CARH equ 03CFEh ;# ">
"22744
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22744: __asm("SPI1RXB equ 03D10h");
[; <" SPI1RXB equ 03D10h ;# ">
"22814
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22814: __asm("SPI1TXB equ 03D11h");
[; <" SPI1TXB equ 03D11h ;# ">
"22884
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22884: __asm("SPI1TCNT equ 03D12h");
[; <" SPI1TCNT equ 03D12h ;# ">
"22891
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22891: __asm("SPI1TCNTL equ 03D12h");
[; <" SPI1TCNTL equ 03D12h ;# ">
"22911
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22911: __asm("SPI1TCNTH equ 03D13h");
[; <" SPI1TCNTH equ 03D13h ;# ">
"22931
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22931: __asm("SPI1CON0 equ 03D14h");
[; <" SPI1CON0 equ 03D14h ;# ">
"22997
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 22997: __asm("SPI1CON1 equ 03D15h");
[; <" SPI1CON1 equ 03D15h ;# ">
"23099
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23099: __asm("SPI1CON2 equ 03D16h");
[; <" SPI1CON2 equ 03D16h ;# ">
"23177
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23177: __asm("SPI1STATUS equ 03D17h");
[; <" SPI1STATUS equ 03D17h ;# ">
"23259
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23259: __asm("SPI1TWIDTH equ 03D18h");
[; <" SPI1TWIDTH equ 03D18h ;# ">
"23299
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23299: __asm("SPI1BAUD equ 03D19h");
[; <" SPI1BAUD equ 03D19h ;# ">
"23369
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23369: __asm("SPI1INTF equ 03D1Ah");
[; <" SPI1INTF equ 03D1Ah ;# ">
"23461
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23461: __asm("SPI1INTE equ 03D1Bh");
[; <" SPI1INTE equ 03D1Bh ;# ">
"23553
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23553: __asm("SPI1CLK equ 03D1Ch");
[; <" SPI1CLK equ 03D1Ch ;# ">
"23633
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23633: __asm("I2C2RXB equ 03D54h");
[; <" I2C2RXB equ 03D54h ;# ">
"23653
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23653: __asm("I2C2TXB equ 03D55h");
[; <" I2C2TXB equ 03D55h ;# ">
"23673
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23673: __asm("I2C2CNT equ 03D56h");
[; <" I2C2CNT equ 03D56h ;# ">
"23743
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23743: __asm("I2C2ADB0 equ 03D57h");
[; <" I2C2ADB0 equ 03D57h ;# ">
"23763
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23763: __asm("I2C2ADB1 equ 03D58h");
[; <" I2C2ADB1 equ 03D58h ;# ">
"23783
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23783: __asm("I2C2ADR0 equ 03D59h");
[; <" I2C2ADR0 equ 03D59h ;# ">
"23803
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23803: __asm("I2C2ADR1 equ 03D5Ah");
[; <" I2C2ADR1 equ 03D5Ah ;# ">
"23824
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23824: __asm("I2C2ADR2 equ 03D5Bh");
[; <" I2C2ADR2 equ 03D5Bh ;# ">
"23844
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23844: __asm("I2C2ADR3 equ 03D5Ch");
[; <" I2C2ADR3 equ 03D5Ch ;# ">
"23865
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23865: __asm("I2C2CON0 equ 03D5Dh");
[; <" I2C2CON0 equ 03D5Dh ;# ">
"23942
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23942: __asm("I2C2CON1 equ 03D5Eh");
[; <" I2C2CON1 equ 03D5Eh ;# ">
"23999
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 23999: __asm("I2C2CON2 equ 03D5Fh");
[; <" I2C2CON2 equ 03D5Fh ;# ">
"24075
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24075: __asm("I2C2ERR equ 03D60h");
[; <" I2C2ERR equ 03D60h ;# ">
"24165
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24165: __asm("I2C2STAT0 equ 03D61h");
[; <" I2C2STAT0 equ 03D61h ;# ">
"24255
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24255: __asm("I2C2STAT1 equ 03D62h");
[; <" I2C2STAT1 equ 03D62h ;# ">
"24302
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24302: __asm("I2C2PIR equ 03D63h");
[; <" I2C2PIR equ 03D63h ;# ">
"24404
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24404: __asm("I2C2PIE equ 03D64h");
[; <" I2C2PIE equ 03D64h ;# ">
"24506
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24506: __asm("I2C2CLK equ 03D65h");
[; <" I2C2CLK equ 03D65h ;# ">
"24586
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24586: __asm("I2C2BTO equ 03D66h");
[; <" I2C2BTO equ 03D66h ;# ">
"24654
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24654: __asm("I2C1RXB equ 03D6Ah");
[; <" I2C1RXB equ 03D6Ah ;# ">
"24674
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24674: __asm("I2C1TXB equ 03D6Bh");
[; <" I2C1TXB equ 03D6Bh ;# ">
"24694
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24694: __asm("I2C1CNT equ 03D6Ch");
[; <" I2C1CNT equ 03D6Ch ;# ">
"24764
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24764: __asm("I2C1ADB0 equ 03D6Dh");
[; <" I2C1ADB0 equ 03D6Dh ;# ">
"24784
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24784: __asm("I2C1ADB1 equ 03D6Eh");
[; <" I2C1ADB1 equ 03D6Eh ;# ">
"24804
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24804: __asm("I2C1ADR0 equ 03D6Fh");
[; <" I2C1ADR0 equ 03D6Fh ;# ">
"24824
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24824: __asm("I2C1ADR1 equ 03D70h");
[; <" I2C1ADR1 equ 03D70h ;# ">
"24845
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24845: __asm("I2C1ADR2 equ 03D71h");
[; <" I2C1ADR2 equ 03D71h ;# ">
"24865
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24865: __asm("I2C1ADR3 equ 03D72h");
[; <" I2C1ADR3 equ 03D72h ;# ">
"24886
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24886: __asm("I2C1CON0 equ 03D73h");
[; <" I2C1CON0 equ 03D73h ;# ">
"24963
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 24963: __asm("I2C1CON1 equ 03D74h");
[; <" I2C1CON1 equ 03D74h ;# ">
"25020
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25020: __asm("I2C1CON2 equ 03D75h");
[; <" I2C1CON2 equ 03D75h ;# ">
"25096
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25096: __asm("I2C1ERR equ 03D76h");
[; <" I2C1ERR equ 03D76h ;# ">
"25186
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25186: __asm("I2C1STAT0 equ 03D77h");
[; <" I2C1STAT0 equ 03D77h ;# ">
"25276
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25276: __asm("I2C1STAT1 equ 03D78h");
[; <" I2C1STAT1 equ 03D78h ;# ">
"25323
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25323: __asm("I2C1PIR equ 03D79h");
[; <" I2C1PIR equ 03D79h ;# ">
"25425
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25425: __asm("I2C1PIE equ 03D7Ah");
[; <" I2C1PIE equ 03D7Ah ;# ">
"25527
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25527: __asm("I2C1CLK equ 03D7Bh");
[; <" I2C1CLK equ 03D7Bh ;# ">
"25607
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25607: __asm("I2C1BTO equ 03D7Ch");
[; <" I2C1BTO equ 03D7Ch ;# ">
"25675
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25675: __asm("U2RXB equ 03DD0h");
[; <" U2RXB equ 03DD0h ;# ">
"25680
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25680: __asm("U2RXBL equ 03DD0h");
[; <" U2RXBL equ 03DD0h ;# ">
"25713
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25713: __asm("U2TXB equ 03DD2h");
[; <" U2TXB equ 03DD2h ;# ">
"25718
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25718: __asm("U2TXBL equ 03DD2h");
[; <" U2TXBL equ 03DD2h ;# ">
"25751
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25751: __asm("U2P1 equ 03DD4h");
[; <" U2P1 equ 03DD4h ;# ">
"25758
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25758: __asm("U2P1L equ 03DD4h");
[; <" U2P1L equ 03DD4h ;# ">
"25778
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25778: __asm("U2P2 equ 03DD6h");
[; <" U2P2 equ 03DD6h ;# ">
"25785
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25785: __asm("U2P2L equ 03DD6h");
[; <" U2P2L equ 03DD6h ;# ">
"25805
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25805: __asm("U2P3 equ 03DD8h");
[; <" U2P3 equ 03DD8h ;# ">
"25812
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25812: __asm("U2P3L equ 03DD8h");
[; <" U2P3L equ 03DD8h ;# ">
"25832
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25832: __asm("U2CON0 equ 03DDAh");
[; <" U2CON0 equ 03DDAh ;# ">
"25948
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 25948: __asm("U2CON1 equ 03DDBh");
[; <" U2CON1 equ 03DDBh ;# ">
"26028
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26028: __asm("U2CON2 equ 03DDCh");
[; <" U2CON2 equ 03DDCh ;# ">
"26160
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26160: __asm("U2BRG equ 03DDDh");
[; <" U2BRG equ 03DDDh ;# ">
"26167
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26167: __asm("U2BRGL equ 03DDDh");
[; <" U2BRGL equ 03DDDh ;# ">
"26187
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26187: __asm("U2BRGH equ 03DDEh");
[; <" U2BRGH equ 03DDEh ;# ">
"26207
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26207: __asm("U2FIFO equ 03DDFh");
[; <" U2FIFO equ 03DDFh ;# ">
"26337
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26337: __asm("U2UIR equ 03DE0h");
[; <" U2UIR equ 03DE0h ;# ">
"26393
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26393: __asm("U2ERRIR equ 03DE1h");
[; <" U2ERRIR equ 03DE1h ;# ">
"26505
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26505: __asm("U2ERRIE equ 03DE2h");
[; <" U2ERRIE equ 03DE2h ;# ">
"26617
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26617: __asm("U1RXB equ 03DE8h");
[; <" U1RXB equ 03DE8h ;# ">
"26622
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26622: __asm("U1RXBL equ 03DE8h");
[; <" U1RXBL equ 03DE8h ;# ">
"26655
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26655: __asm("U1RXCHK equ 03DE9h");
[; <" U1RXCHK equ 03DE9h ;# ">
"26675
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26675: __asm("U1TXB equ 03DEAh");
[; <" U1TXB equ 03DEAh ;# ">
"26680
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26680: __asm("U1TXBL equ 03DEAh");
[; <" U1TXBL equ 03DEAh ;# ">
"26713
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26713: __asm("U1TXCHK equ 03DEBh");
[; <" U1TXCHK equ 03DEBh ;# ">
"26733
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26733: __asm("U1P1 equ 03DECh");
[; <" U1P1 equ 03DECh ;# ">
"26740
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26740: __asm("U1P1L equ 03DECh");
[; <" U1P1L equ 03DECh ;# ">
"26760
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26760: __asm("U1P1H equ 03DEDh");
[; <" U1P1H equ 03DEDh ;# ">
"26780
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26780: __asm("U1P2 equ 03DEEh");
[; <" U1P2 equ 03DEEh ;# ">
"26787
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26787: __asm("U1P2L equ 03DEEh");
[; <" U1P2L equ 03DEEh ;# ">
"26807
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26807: __asm("U1P2H equ 03DEFh");
[; <" U1P2H equ 03DEFh ;# ">
"26827
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26827: __asm("U1P3 equ 03DF0h");
[; <" U1P3 equ 03DF0h ;# ">
"26834
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26834: __asm("U1P3L equ 03DF0h");
[; <" U1P3L equ 03DF0h ;# ">
"26854
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26854: __asm("U1P3H equ 03DF1h");
[; <" U1P3H equ 03DF1h ;# ">
"26874
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 26874: __asm("U1CON0 equ 03DF2h");
[; <" U1CON0 equ 03DF2h ;# ">
"27002
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27002: __asm("U1CON1 equ 03DF3h");
[; <" U1CON1 equ 03DF3h ;# ">
"27082
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27082: __asm("U1CON2 equ 03DF4h");
[; <" U1CON2 equ 03DF4h ;# ">
"27224
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27224: __asm("U1BRG equ 03DF5h");
[; <" U1BRG equ 03DF5h ;# ">
"27231
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27231: __asm("U1BRGL equ 03DF5h");
[; <" U1BRGL equ 03DF5h ;# ">
"27251
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27251: __asm("U1BRGH equ 03DF6h");
[; <" U1BRGH equ 03DF6h ;# ">
"27271
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27271: __asm("U1FIFO equ 03DF7h");
[; <" U1FIFO equ 03DF7h ;# ">
"27401
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27401: __asm("U1UIR equ 03DF8h");
[; <" U1UIR equ 03DF8h ;# ">
"27457
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27457: __asm("U1ERRIR equ 03DF9h");
[; <" U1ERRIR equ 03DF9h ;# ">
"27569
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27569: __asm("U1ERRIE equ 03DFAh");
[; <" U1ERRIE equ 03DFAh ;# ">
"27681
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27681: __asm("DAC1CON1 equ 03E9Ch");
[; <" DAC1CON1 equ 03E9Ch ;# ">
"27741
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27741: __asm("DAC1CON0 equ 03E9Eh");
[; <" DAC1CON0 equ 03E9Eh ;# ">
"27842
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27842: __asm("CM2CON0 equ 03EB8h");
[; <" CM2CON0 equ 03EB8h ;# ">
"27922
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27922: __asm("CM2CON1 equ 03EB9h");
[; <" CM2CON1 equ 03EB9h ;# ">
"27962
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 27962: __asm("CM2NCH equ 03EBAh");
[; <" CM2NCH equ 03EBAh ;# ">
"28022
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28022: __asm("CM2PCH equ 03EBBh");
[; <" CM2PCH equ 03EBBh ;# ">
"28082
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28082: __asm("CM1CON0 equ 03EBCh");
[; <" CM1CON0 equ 03EBCh ;# ">
"28162
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28162: __asm("CM1CON1 equ 03EBDh");
[; <" CM1CON1 equ 03EBDh ;# ">
"28202
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28202: __asm("CM1NCH equ 03EBEh");
[; <" CM1NCH equ 03EBEh ;# ">
"28262
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28262: __asm("CM1PCH equ 03EBFh");
[; <" CM1PCH equ 03EBFh ;# ">
"28322
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28322: __asm("CMOUT equ 03EC0h");
[; <" CMOUT equ 03EC0h ;# ">
"28348
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28348: __asm("FVRCON equ 03EC1h");
[; <" FVRCON equ 03EC1h ;# ">
"28437
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28437: __asm("ZCDCON equ 03EC3h");
[; <" ZCDCON equ 03EC3h ;# ">
"28517
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28517: __asm("HLVDCON0 equ 03EC9h");
[; <" HLVDCON0 equ 03EC9h ;# ">
"28597
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28597: __asm("HLVDCON1 equ 03ECAh");
[; <" HLVDCON1 equ 03ECAh ;# ">
"28669
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28669: __asm("ADCP equ 03ED7h");
[; <" ADCP equ 03ED7h ;# ">
"28720
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28720: __asm("ADLTH equ 03EDEh");
[; <" ADLTH equ 03EDEh ;# ">
"28727
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28727: __asm("ADLTHL equ 03EDEh");
[; <" ADLTHL equ 03EDEh ;# ">
"28855
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28855: __asm("ADLTHH equ 03EDFh");
[; <" ADLTHH equ 03EDFh ;# ">
"28983
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28983: __asm("ADUTH equ 03EE0h");
[; <" ADUTH equ 03EE0h ;# ">
"28990
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 28990: __asm("ADUTHL equ 03EE0h");
[; <" ADUTHL equ 03EE0h ;# ">
"29118
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29118: __asm("ADUTHH equ 03EE1h");
[; <" ADUTHH equ 03EE1h ;# ">
"29246
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29246: __asm("ADERR equ 03EE2h");
[; <" ADERR equ 03EE2h ;# ">
"29253
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29253: __asm("ADERRL equ 03EE2h");
[; <" ADERRL equ 03EE2h ;# ">
"29381
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29381: __asm("ADERRH equ 03EE3h");
[; <" ADERRH equ 03EE3h ;# ">
"29509
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29509: __asm("ADSTPT equ 03EE4h");
[; <" ADSTPT equ 03EE4h ;# ">
"29516
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29516: __asm("ADSTPTL equ 03EE4h");
[; <" ADSTPTL equ 03EE4h ;# ">
"29644
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29644: __asm("ADSTPTH equ 03EE5h");
[; <" ADSTPTH equ 03EE5h ;# ">
"29772
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29772: __asm("ADFLTR equ 03EE6h");
[; <" ADFLTR equ 03EE6h ;# ">
"29779
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29779: __asm("ADFLTRL equ 03EE6h");
[; <" ADFLTRL equ 03EE6h ;# ">
"29907
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 29907: __asm("ADFLTRH equ 03EE7h");
[; <" ADFLTRH equ 03EE7h ;# ">
"30037
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30037: __asm("ADACC equ 03EE8h");
[; <" ADACC equ 03EE8h ;# ">
"30044
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30044: __asm("ADACCL equ 03EE8h");
[; <" ADACCL equ 03EE8h ;# ">
"30172
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30172: __asm("ADACCH equ 03EE9h");
[; <" ADACCH equ 03EE9h ;# ">
"30300
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30300: __asm("ADACCU equ 03EEAh");
[; <" ADACCU equ 03EEAh ;# ">
"30428
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30428: __asm("ADCNT equ 03EEBh");
[; <" ADCNT equ 03EEBh ;# ">
"30556
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30556: __asm("ADRPT equ 03EECh");
[; <" ADRPT equ 03EECh ;# ">
"30684
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30684: __asm("ADPREV equ 03EEDh");
[; <" ADPREV equ 03EEDh ;# ">
"30691
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30691: __asm("ADPREVL equ 03EEDh");
[; <" ADPREVL equ 03EEDh ;# ">
"30819
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30819: __asm("ADPREVH equ 03EEEh");
[; <" ADPREVH equ 03EEEh ;# ">
"30947
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30947: __asm("ADRES equ 03EEFh");
[; <" ADRES equ 03EEFh ;# ">
"30954
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 30954: __asm("ADRESL equ 03EEFh");
[; <" ADRESL equ 03EEFh ;# ">
"31082
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31082: __asm("ADRESH equ 03EF0h");
[; <" ADRESH equ 03EF0h ;# ">
"31202
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31202: __asm("ADPCH equ 03EF1h");
[; <" ADPCH equ 03EF1h ;# ">
"31306
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31306: __asm("ADACQ equ 03EF3h");
[; <" ADACQ equ 03EF3h ;# ">
"31313
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31313: __asm("ADACQL equ 03EF3h");
[; <" ADACQL equ 03EF3h ;# ">
"31441
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31441: __asm("ADACQH equ 03EF4h");
[; <" ADACQH equ 03EF4h ;# ">
"31533
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31533: __asm("ADCAP equ 03EF5h");
[; <" ADCAP equ 03EF5h ;# ">
"31625
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31625: __asm("ADPRE equ 03EF6h");
[; <" ADPRE equ 03EF6h ;# ">
"31632
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31632: __asm("ADPREL equ 03EF6h");
[; <" ADPREL equ 03EF6h ;# ">
"31760
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31760: __asm("ADPREH equ 03EF7h");
[; <" ADPREH equ 03EF7h ;# ">
"31852
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31852: __asm("ADCON0 equ 03EF8h");
[; <" ADCON0 equ 03EF8h ;# ">
"31970
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 31970: __asm("ADCON1 equ 03EF9h");
[; <" ADCON1 equ 03EF9h ;# ">
"32036
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32036: __asm("ADCON2 equ 03EFAh");
[; <" ADCON2 equ 03EFAh ;# ">
"32214
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32214: __asm("ADCON3 equ 03EFBh");
[; <" ADCON3 equ 03EFBh ;# ">
"32344
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32344: __asm("ADSTAT equ 03EFCh");
[; <" ADSTAT equ 03EFCh ;# ">
"32469
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32469: __asm("ADREF equ 03EFDh");
[; <" ADREF equ 03EFDh ;# ">
"32551
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32551: __asm("ADACT equ 03EFEh");
[; <" ADACT equ 03EFEh ;# ">
"32643
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32643: __asm("ADCLK equ 03EFFh");
[; <" ADCLK equ 03EFFh ;# ">
"32749
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32749: __asm("SMT1TMR equ 03F12h");
[; <" SMT1TMR equ 03F12h ;# ">
"32756
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32756: __asm("SMT1TMRL equ 03F12h");
[; <" SMT1TMRL equ 03F12h ;# ">
"32884
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 32884: __asm("SMT1TMRH equ 03F13h");
[; <" SMT1TMRH equ 03F13h ;# ">
"33012
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33012: __asm("SMT1TMRU equ 03F14h");
[; <" SMT1TMRU equ 03F14h ;# ">
"33142
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33142: __asm("SMT1CPR equ 03F15h");
[; <" SMT1CPR equ 03F15h ;# ">
"33149
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33149: __asm("SMT1CPRL equ 03F15h");
[; <" SMT1CPRL equ 03F15h ;# ">
"33277
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33277: __asm("SMT1CPRH equ 03F16h");
[; <" SMT1CPRH equ 03F16h ;# ">
"33405
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33405: __asm("SMT1CPRU equ 03F17h");
[; <" SMT1CPRU equ 03F17h ;# ">
"33535
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33535: __asm("SMT1CPW equ 03F18h");
[; <" SMT1CPW equ 03F18h ;# ">
"33542
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33542: __asm("SMT1CPWL equ 03F18h");
[; <" SMT1CPWL equ 03F18h ;# ">
"33670
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33670: __asm("SMT1CPWH equ 03F19h");
[; <" SMT1CPWH equ 03F19h ;# ">
"33798
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33798: __asm("SMT1CPWU equ 03F1Ah");
[; <" SMT1CPWU equ 03F1Ah ;# ">
"33928
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33928: __asm("SMT1PR equ 03F1Bh");
[; <" SMT1PR equ 03F1Bh ;# ">
"33935
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 33935: __asm("SMT1PRL equ 03F1Bh");
[; <" SMT1PRL equ 03F1Bh ;# ">
"34063
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34063: __asm("SMT1PRH equ 03F1Ch");
[; <" SMT1PRH equ 03F1Ch ;# ">
"34191
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34191: __asm("SMT1PRU equ 03F1Dh");
[; <" SMT1PRU equ 03F1Dh ;# ">
"34319
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34319: __asm("SMT1CON0 equ 03F1Eh");
[; <" SMT1CON0 equ 03F1Eh ;# ">
"34437
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34437: __asm("SMT1CON1 equ 03F1Fh");
[; <" SMT1CON1 equ 03F1Fh ;# ">
"34517
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34517: __asm("SMT1STAT equ 03F20h");
[; <" SMT1STAT equ 03F20h ;# ">
"34616
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34616: __asm("SMT1CLK equ 03F21h");
[; <" SMT1CLK equ 03F21h ;# ">
"34684
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34684: __asm("SMT1SIG equ 03F22h");
[; <" SMT1SIG equ 03F22h ;# ">
"34776
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34776: __asm("SMT1WIN equ 03F23h");
[; <" SMT1WIN equ 03F23h ;# ">
"34870
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34870: __asm("NCO1ACC equ 03F38h");
[; <" NCO1ACC equ 03F38h ;# ">
"34877
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 34877: __asm("NCO1ACCL equ 03F38h");
[; <" NCO1ACCL equ 03F38h ;# ">
"35005
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35005: __asm("NCO1ACCH equ 03F39h");
[; <" NCO1ACCH equ 03F39h ;# ">
"35133
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35133: __asm("NCO1ACCU equ 03F3Ah");
[; <" NCO1ACCU equ 03F3Ah ;# ">
"35215
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35215: __asm("NCO1INC equ 03F3Bh");
[; <" NCO1INC equ 03F3Bh ;# ">
"35222
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35222: __asm("NCO1INCL equ 03F3Bh");
[; <" NCO1INCL equ 03F3Bh ;# ">
"35350
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35350: __asm("NCO1INCH equ 03F3Ch");
[; <" NCO1INCH equ 03F3Ch ;# ">
"35478
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35478: __asm("NCO1INCU equ 03F3Dh");
[; <" NCO1INCU equ 03F3Dh ;# ">
"35558
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35558: __asm("NCO1CON equ 03F3Eh");
[; <" NCO1CON equ 03F3Eh ;# ">
"35626
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35626: __asm("NCO1CLK equ 03F3Fh");
[; <" NCO1CLK equ 03F3Fh ;# ">
"35758
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35758: __asm("CWG3CLK equ 03F40h");
[; <" CWG3CLK equ 03F40h ;# ">
"35763
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35763: __asm("CWG3CLKCON equ 03F40h");
[; <" CWG3CLKCON equ 03F40h ;# ">
"35812
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35812: __asm("CWG3ISM equ 03F41h");
[; <" CWG3ISM equ 03F41h ;# ">
"35817
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35817: __asm("CWG3DAT equ 03F41h");
[; <" CWG3DAT equ 03F41h ;# ">
"35930
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 35930: __asm("CWG3DBR equ 03F42h");
[; <" CWG3DBR equ 03F42h ;# ">
"36034
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36034: __asm("CWG3DBF equ 03F43h");
[; <" CWG3DBF equ 03F43h ;# ">
"36138
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36138: __asm("CWG3CON0 equ 03F44h");
[; <" CWG3CON0 equ 03F44h ;# ">
"36239
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36239: __asm("CWG3CON1 equ 03F45h");
[; <" CWG3CON1 equ 03F45h ;# ">
"36317
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36317: __asm("CWG3AS0 equ 03F46h");
[; <" CWG3AS0 equ 03F46h ;# ">
"36479
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36479: __asm("CWG3AS1 equ 03F47h");
[; <" CWG3AS1 equ 03F47h ;# ">
"36535
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36535: __asm("CWG3STR equ 03F48h");
[; <" CWG3STR equ 03F48h ;# ">
"36647
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36647: __asm("CWG2CLK equ 03F49h");
[; <" CWG2CLK equ 03F49h ;# ">
"36652
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36652: __asm("CWG2CLKCON equ 03F49h");
[; <" CWG2CLKCON equ 03F49h ;# ">
"36701
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36701: __asm("CWG2ISM equ 03F4Ah");
[; <" CWG2ISM equ 03F4Ah ;# ">
"36706
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36706: __asm("CWG2DAT equ 03F4Ah");
[; <" CWG2DAT equ 03F4Ah ;# ">
"36819
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36819: __asm("CWG2DBR equ 03F4Bh");
[; <" CWG2DBR equ 03F4Bh ;# ">
"36923
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 36923: __asm("CWG2DBF equ 03F4Ch");
[; <" CWG2DBF equ 03F4Ch ;# ">
"37027
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37027: __asm("CWG2CON0 equ 03F4Dh");
[; <" CWG2CON0 equ 03F4Dh ;# ">
"37128
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37128: __asm("CWG2CON1 equ 03F4Eh");
[; <" CWG2CON1 equ 03F4Eh ;# ">
"37206
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37206: __asm("CWG2AS0 equ 03F4Fh");
[; <" CWG2AS0 equ 03F4Fh ;# ">
"37368
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37368: __asm("CWG2AS1 equ 03F50h");
[; <" CWG2AS1 equ 03F50h ;# ">
"37424
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37424: __asm("CWG2STR equ 03F51h");
[; <" CWG2STR equ 03F51h ;# ">
"37536
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37536: __asm("CWG1CLK equ 03F52h");
[; <" CWG1CLK equ 03F52h ;# ">
"37541
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37541: __asm("CWG1CLKCON equ 03F52h");
[; <" CWG1CLKCON equ 03F52h ;# ">
"37590
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37590: __asm("CWG1ISM equ 03F53h");
[; <" CWG1ISM equ 03F53h ;# ">
"37595
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37595: __asm("CWG1DAT equ 03F53h");
[; <" CWG1DAT equ 03F53h ;# ">
"37708
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37708: __asm("CWG1DBR equ 03F54h");
[; <" CWG1DBR equ 03F54h ;# ">
"37812
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37812: __asm("CWG1DBF equ 03F55h");
[; <" CWG1DBF equ 03F55h ;# ">
"37916
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 37916: __asm("CWG1CON0 equ 03F56h");
[; <" CWG1CON0 equ 03F56h ;# ">
"38017
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38017: __asm("CWG1CON1 equ 03F57h");
[; <" CWG1CON1 equ 03F57h ;# ">
"38095
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38095: __asm("CWG1AS0 equ 03F58h");
[; <" CWG1AS0 equ 03F58h ;# ">
"38257
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38257: __asm("CWG1AS1 equ 03F59h");
[; <" CWG1AS1 equ 03F59h ;# ">
"38313
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38313: __asm("CWG1STR equ 03F5Ah");
[; <" CWG1STR equ 03F5Ah ;# ">
"38425
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38425: __asm("CCPTMRS0 equ 03F5Eh");
[; <" CCPTMRS0 equ 03F5Eh ;# ">
"38513
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38513: __asm("CCPTMRS1 equ 03F5Fh");
[; <" CCPTMRS1 equ 03F5Fh ;# ">
"38601
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38601: __asm("PWM8DC equ 03F60h");
[; <" PWM8DC equ 03F60h ;# ">
"38608
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38608: __asm("PWM8DCL equ 03F60h");
[; <" PWM8DCL equ 03F60h ;# ">
"38674
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38674: __asm("PWM8DCH equ 03F61h");
[; <" PWM8DCH equ 03F61h ;# ">
"38844
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38844: __asm("PWM8CON equ 03F62h");
[; <" PWM8CON equ 03F62h ;# ">
"38900
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38900: __asm("PWM7DC equ 03F64h");
[; <" PWM7DC equ 03F64h ;# ">
"38907
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38907: __asm("PWM7DCL equ 03F64h");
[; <" PWM7DCL equ 03F64h ;# ">
"38973
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 38973: __asm("PWM7DCH equ 03F65h");
[; <" PWM7DCH equ 03F65h ;# ">
"39143
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39143: __asm("PWM7CON equ 03F66h");
[; <" PWM7CON equ 03F66h ;# ">
"39199
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39199: __asm("PWM6DC equ 03F68h");
[; <" PWM6DC equ 03F68h ;# ">
"39206
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39206: __asm("PWM6DCL equ 03F68h");
[; <" PWM6DCL equ 03F68h ;# ">
"39272
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39272: __asm("PWM6DCH equ 03F69h");
[; <" PWM6DCH equ 03F69h ;# ">
"39442
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39442: __asm("PWM6CON equ 03F6Ah");
[; <" PWM6CON equ 03F6Ah ;# ">
"39498
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39498: __asm("PWM5DC equ 03F6Ch");
[; <" PWM5DC equ 03F6Ch ;# ">
"39505
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39505: __asm("PWM5DCL equ 03F6Ch");
[; <" PWM5DCL equ 03F6Ch ;# ">
"39571
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39571: __asm("PWM5DCH equ 03F6Dh");
[; <" PWM5DCH equ 03F6Dh ;# ">
"39741
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39741: __asm("PWM5CON equ 03F6Eh");
[; <" PWM5CON equ 03F6Eh ;# ">
"39797
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39797: __asm("CCPR4 equ 03F70h");
[; <" CCPR4 equ 03F70h ;# ">
"39804
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39804: __asm("CCPR4L equ 03F70h");
[; <" CCPR4L equ 03F70h ;# ">
"39824
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39824: __asm("CCPR4H equ 03F71h");
[; <" CCPR4H equ 03F71h ;# ">
"39844
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39844: __asm("CCP4CON equ 03F72h");
[; <" CCP4CON equ 03F72h ;# ">
"39962
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 39962: __asm("CCP4CAP equ 03F73h");
[; <" CCP4CAP equ 03F73h ;# ">
"40030
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40030: __asm("CCPR3 equ 03F74h");
[; <" CCPR3 equ 03F74h ;# ">
"40037
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40037: __asm("CCPR3L equ 03F74h");
[; <" CCPR3L equ 03F74h ;# ">
"40057
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40057: __asm("CCPR3H equ 03F75h");
[; <" CCPR3H equ 03F75h ;# ">
"40077
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40077: __asm("CCP3CON equ 03F76h");
[; <" CCP3CON equ 03F76h ;# ">
"40195
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40195: __asm("CCP3CAP equ 03F77h");
[; <" CCP3CAP equ 03F77h ;# ">
"40263
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40263: __asm("CCPR2 equ 03F78h");
[; <" CCPR2 equ 03F78h ;# ">
"40270
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40270: __asm("CCPR2L equ 03F78h");
[; <" CCPR2L equ 03F78h ;# ">
"40290
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40290: __asm("CCPR2H equ 03F79h");
[; <" CCPR2H equ 03F79h ;# ">
"40310
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40310: __asm("CCP2CON equ 03F7Ah");
[; <" CCP2CON equ 03F7Ah ;# ">
"40428
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40428: __asm("CCP2CAP equ 03F7Bh");
[; <" CCP2CAP equ 03F7Bh ;# ">
"40496
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40496: __asm("CCPR1 equ 03F7Ch");
[; <" CCPR1 equ 03F7Ch ;# ">
"40503
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40503: __asm("CCPR1L equ 03F7Ch");
[; <" CCPR1L equ 03F7Ch ;# ">
"40523
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40523: __asm("CCPR1H equ 03F7Dh");
[; <" CCPR1H equ 03F7Dh ;# ">
"40543
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40543: __asm("CCP1CON equ 03F7Eh");
[; <" CCP1CON equ 03F7Eh ;# ">
"40661
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40661: __asm("CCP1CAP equ 03F7Fh");
[; <" CCP1CAP equ 03F7Fh ;# ">
"40729
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40729: __asm("T6TMR equ 03F92h");
[; <" T6TMR equ 03F92h ;# ">
"40734
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40734: __asm("TMR6 equ 03F92h");
[; <" TMR6 equ 03F92h ;# ">
"40767
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40767: __asm("T6PR equ 03F93h");
[; <" T6PR equ 03F93h ;# ">
"40772
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40772: __asm("PR6 equ 03F93h");
[; <" PR6 equ 03F93h ;# ">
"40805
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40805: __asm("T6CON equ 03F94h");
[; <" T6CON equ 03F94h ;# ">
"40951
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 40951: __asm("T6HLT equ 03F95h");
[; <" T6HLT equ 03F95h ;# ">
"41079
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41079: __asm("T6CLKCON equ 03F96h");
[; <" T6CLKCON equ 03F96h ;# ">
"41084
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41084: __asm("T6CLK equ 03F96h");
[; <" T6CLK equ 03F96h ;# ">
"41237
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41237: __asm("T6RST equ 03F97h");
[; <" T6RST equ 03F97h ;# ">
"41329
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41329: __asm("TMR5 equ 03F98h");
[; <" TMR5 equ 03F98h ;# ">
"41336
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41336: __asm("TMR5L equ 03F98h");
[; <" TMR5L equ 03F98h ;# ">
"41456
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41456: __asm("TMR5H equ 03F99h");
[; <" TMR5H equ 03F99h ;# ">
"41576
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41576: __asm("T5CON equ 03F9Ah");
[; <" T5CON equ 03F9Ah ;# ">
"41581
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41581: __asm("TMR5CON equ 03F9Ah");
[; <" TMR5CON equ 03F9Ah ;# ">
"41798
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41798: __asm("T5GCON equ 03F9Bh");
[; <" T5GCON equ 03F9Bh ;# ">
"41803
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 41803: __asm("TMR5GCON equ 03F9Bh");
[; <" TMR5GCON equ 03F9Bh ;# ">
"42084
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42084: __asm("T5GATE equ 03F9Ch");
[; <" T5GATE equ 03F9Ch ;# ">
"42089
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42089: __asm("TMR5GATE equ 03F9Ch");
[; <" TMR5GATE equ 03F9Ch ;# ">
"42250
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42250: __asm("T5CLK equ 03F9Dh");
[; <" T5CLK equ 03F9Dh ;# ">
"42255
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42255: __asm("TMR5CLK equ 03F9Dh");
[; <" TMR5CLK equ 03F9Dh ;# ">
"42259
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42259: __asm("PR5 equ 03F9Dh");
[; <" PR5 equ 03F9Dh ;# ">
"42496
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42496: __asm("T4TMR equ 03F9Eh");
[; <" T4TMR equ 03F9Eh ;# ">
"42501
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42501: __asm("TMR4 equ 03F9Eh");
[; <" TMR4 equ 03F9Eh ;# ">
"42534
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42534: __asm("T4PR equ 03F9Fh");
[; <" T4PR equ 03F9Fh ;# ">
"42539
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42539: __asm("PR4 equ 03F9Fh");
[; <" PR4 equ 03F9Fh ;# ">
"42572
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42572: __asm("T4CON equ 03FA0h");
[; <" T4CON equ 03FA0h ;# ">
"42718
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42718: __asm("T4HLT equ 03FA1h");
[; <" T4HLT equ 03FA1h ;# ">
"42846
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42846: __asm("T4CLKCON equ 03FA2h");
[; <" T4CLKCON equ 03FA2h ;# ">
"42851
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 42851: __asm("T4CLK equ 03FA2h");
[; <" T4CLK equ 03FA2h ;# ">
"43004
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43004: __asm("T4RST equ 03FA3h");
[; <" T4RST equ 03FA3h ;# ">
"43096
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43096: __asm("TMR3 equ 03FA4h");
[; <" TMR3 equ 03FA4h ;# ">
"43103
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43103: __asm("TMR3L equ 03FA4h");
[; <" TMR3L equ 03FA4h ;# ">
"43223
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43223: __asm("TMR3H equ 03FA5h");
[; <" TMR3H equ 03FA5h ;# ">
"43343
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43343: __asm("T3CON equ 03FA6h");
[; <" T3CON equ 03FA6h ;# ">
"43348
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43348: __asm("TMR3CON equ 03FA6h");
[; <" TMR3CON equ 03FA6h ;# ">
"43565
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43565: __asm("T3GCON equ 03FA7h");
[; <" T3GCON equ 03FA7h ;# ">
"43570
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43570: __asm("TMR3GCON equ 03FA7h");
[; <" TMR3GCON equ 03FA7h ;# ">
"43851
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43851: __asm("T3GATE equ 03FA8h");
[; <" T3GATE equ 03FA8h ;# ">
"43856
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 43856: __asm("TMR3GATE equ 03FA8h");
[; <" TMR3GATE equ 03FA8h ;# ">
"44017
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44017: __asm("T3CLK equ 03FA9h");
[; <" T3CLK equ 03FA9h ;# ">
"44022
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44022: __asm("TMR3CLK equ 03FA9h");
[; <" TMR3CLK equ 03FA9h ;# ">
"44026
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44026: __asm("PR3 equ 03FA9h");
[; <" PR3 equ 03FA9h ;# ">
"44263
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44263: __asm("T2TMR equ 03FAAh");
[; <" T2TMR equ 03FAAh ;# ">
"44268
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44268: __asm("TMR2 equ 03FAAh");
[; <" TMR2 equ 03FAAh ;# ">
"44301
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44301: __asm("T2PR equ 03FABh");
[; <" T2PR equ 03FABh ;# ">
"44306
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44306: __asm("PR2 equ 03FABh");
[; <" PR2 equ 03FABh ;# ">
"44339
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44339: __asm("T2CON equ 03FACh");
[; <" T2CON equ 03FACh ;# ">
"44485
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44485: __asm("T2HLT equ 03FADh");
[; <" T2HLT equ 03FADh ;# ">
"44613
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44613: __asm("T2CLKCON equ 03FAEh");
[; <" T2CLKCON equ 03FAEh ;# ">
"44618
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44618: __asm("T2CLK equ 03FAEh");
[; <" T2CLK equ 03FAEh ;# ">
"44771
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44771: __asm("T2RST equ 03FAFh");
[; <" T2RST equ 03FAFh ;# ">
"44863
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44863: __asm("TMR1 equ 03FB0h");
[; <" TMR1 equ 03FB0h ;# ">
"44870
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44870: __asm("TMR1L equ 03FB0h");
[; <" TMR1L equ 03FB0h ;# ">
"44990
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 44990: __asm("TMR1H equ 03FB1h");
[; <" TMR1H equ 03FB1h ;# ">
"45110
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45110: __asm("T1CON equ 03FB2h");
[; <" T1CON equ 03FB2h ;# ">
"45115
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45115: __asm("TMR1CON equ 03FB2h");
[; <" TMR1CON equ 03FB2h ;# ">
"45332
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45332: __asm("T1GCON equ 03FB3h");
[; <" T1GCON equ 03FB3h ;# ">
"45337
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45337: __asm("TMR1GCON equ 03FB3h");
[; <" TMR1GCON equ 03FB3h ;# ">
"45618
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45618: __asm("T1GATE equ 03FB4h");
[; <" T1GATE equ 03FB4h ;# ">
"45623
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45623: __asm("TMR1GATE equ 03FB4h");
[; <" TMR1GATE equ 03FB4h ;# ">
"45784
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45784: __asm("T1CLK equ 03FB5h");
[; <" T1CLK equ 03FB5h ;# ">
"45789
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45789: __asm("TMR1CLK equ 03FB5h");
[; <" TMR1CLK equ 03FB5h ;# ">
"45793
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 45793: __asm("PR1 equ 03FB5h");
[; <" PR1 equ 03FB5h ;# ">
"46030
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46030: __asm("TMR0L equ 03FB6h");
[; <" TMR0L equ 03FB6h ;# ">
"46035
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46035: __asm("TMR0 equ 03FB6h");
[; <" TMR0 equ 03FB6h ;# ">
"46168
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46168: __asm("TMR0H equ 03FB7h");
[; <" TMR0H equ 03FB7h ;# ">
"46173
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46173: __asm("PR0 equ 03FB7h");
[; <" PR0 equ 03FB7h ;# ">
"46422
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46422: __asm("T0CON0 equ 03FB8h");
[; <" T0CON0 equ 03FB8h ;# ">
"46546
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46546: __asm("T0CON1 equ 03FB9h");
[; <" T0CON1 equ 03FB9h ;# ">
"46688
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46688: __asm("LATA equ 03FBAh");
[; <" LATA equ 03FBAh ;# ">
"46800
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46800: __asm("LATB equ 03FBBh");
[; <" LATB equ 03FBBh ;# ">
"46912
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 46912: __asm("LATC equ 03FBCh");
[; <" LATC equ 03FBCh ;# ">
"47024
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47024: __asm("LATD equ 03FBDh");
[; <" LATD equ 03FBDh ;# ">
"47136
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47136: __asm("LATE equ 03FBEh");
[; <" LATE equ 03FBEh ;# ">
"47188
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47188: __asm("LATF equ 03FBFh");
[; <" LATF equ 03FBFh ;# ">
"47300
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47300: __asm("TRISA equ 03FC2h");
[; <" TRISA equ 03FC2h ;# ">
"47362
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47362: __asm("TRISB equ 03FC3h");
[; <" TRISB equ 03FC3h ;# ">
"47424
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47424: __asm("TRISC equ 03FC4h");
[; <" TRISC equ 03FC4h ;# ">
"47486
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47486: __asm("TRISD equ 03FC5h");
[; <" TRISD equ 03FC5h ;# ">
"47548
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47548: __asm("TRISE equ 03FC6h");
[; <" TRISE equ 03FC6h ;# ">
"47580
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47580: __asm("TRISF equ 03FC7h");
[; <" TRISF equ 03FC7h ;# ">
"47642
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47642: __asm("PORTA equ 03FCAh");
[; <" PORTA equ 03FCAh ;# ">
"47704
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47704: __asm("PORTB equ 03FCBh");
[; <" PORTB equ 03FCBh ;# ">
"47766
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47766: __asm("PORTC equ 03FCCh");
[; <" PORTC equ 03FCCh ;# ">
"47828
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47828: __asm("PORTD equ 03FCDh");
[; <" PORTD equ 03FCDh ;# ">
"47890
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47890: __asm("PORTE equ 03FCEh");
[; <" PORTE equ 03FCEh ;# ">
"47928
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47928: __asm("PORTF equ 03FCFh");
[; <" PORTF equ 03FCFh ;# ">
"47990
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 47990: __asm("INTCON0 equ 03FD2h");
[; <" INTCON0 equ 03FD2h ;# ">
"48050
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48050: __asm("INTCON1 equ 03FD3h");
[; <" INTCON1 equ 03FD3h ;# ">
"48086
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48086: __asm("IVTLOCK equ 03FD4h");
[; <" IVTLOCK equ 03FD4h ;# ">
"48108
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48108: __asm("IVTBASE equ 03FD5h");
[; <" IVTBASE equ 03FD5h ;# ">
"48115
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48115: __asm("IVTBASEL equ 03FD5h");
[; <" IVTBASEL equ 03FD5h ;# ">
"48177
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48177: __asm("IVTBASEH equ 03FD6h");
[; <" IVTBASEH equ 03FD6h ;# ">
"48239
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48239: __asm("IVTBASEU equ 03FD7h");
[; <" IVTBASEU equ 03FD7h ;# ">
"48283
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48283: __asm("STATUS equ 03FD8h");
[; <" STATUS equ 03FD8h ;# ">
"48399
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48399: __asm("FSR2 equ 03FD9h");
[; <" FSR2 equ 03FD9h ;# ">
"48406
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48406: __asm("FSR2L equ 03FD9h");
[; <" FSR2L equ 03FD9h ;# ">
"48426
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48426: __asm("FSR2H equ 03FDAh");
[; <" FSR2H equ 03FDAh ;# ">
"48446
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48446: __asm("PLUSW2 equ 03FDBh");
[; <" PLUSW2 equ 03FDBh ;# ">
"48466
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48466: __asm("PREINC2 equ 03FDCh");
[; <" PREINC2 equ 03FDCh ;# ">
"48486
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48486: __asm("POSTDEC2 equ 03FDDh");
[; <" POSTDEC2 equ 03FDDh ;# ">
"48506
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48506: __asm("POSTINC2 equ 03FDEh");
[; <" POSTINC2 equ 03FDEh ;# ">
"48526
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48526: __asm("INDF2 equ 03FDFh");
[; <" INDF2 equ 03FDFh ;# ">
"48546
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48546: __asm("BSR equ 03FE0h");
[; <" BSR equ 03FE0h ;# ">
"48566
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48566: __asm("FSR1 equ 03FE1h");
[; <" FSR1 equ 03FE1h ;# ">
"48573
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48573: __asm("FSR1L equ 03FE1h");
[; <" FSR1L equ 03FE1h ;# ">
"48593
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48593: __asm("FSR1H equ 03FE2h");
[; <" FSR1H equ 03FE2h ;# ">
"48613
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48613: __asm("PLUSW1 equ 03FE3h");
[; <" PLUSW1 equ 03FE3h ;# ">
"48633
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48633: __asm("PREINC1 equ 03FE4h");
[; <" PREINC1 equ 03FE4h ;# ">
"48653
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48653: __asm("POSTDEC1 equ 03FE5h");
[; <" POSTDEC1 equ 03FE5h ;# ">
"48673
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48673: __asm("POSTINC1 equ 03FE6h");
[; <" POSTINC1 equ 03FE6h ;# ">
"48693
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48693: __asm("INDF1 equ 03FE7h");
[; <" INDF1 equ 03FE7h ;# ">
"48713
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48713: __asm("WREG equ 03FE8h");
[; <" WREG equ 03FE8h ;# ">
"48751
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48751: __asm("FSR0 equ 03FE9h");
[; <" FSR0 equ 03FE9h ;# ">
"48758
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48758: __asm("FSR0L equ 03FE9h");
[; <" FSR0L equ 03FE9h ;# ">
"48778
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48778: __asm("FSR0H equ 03FEAh");
[; <" FSR0H equ 03FEAh ;# ">
"48798
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48798: __asm("PLUSW0 equ 03FEBh");
[; <" PLUSW0 equ 03FEBh ;# ">
"48818
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48818: __asm("PREINC0 equ 03FECh");
[; <" PREINC0 equ 03FECh ;# ">
"48838
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48838: __asm("POSTDEC0 equ 03FEDh");
[; <" POSTDEC0 equ 03FEDh ;# ">
"48858
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48858: __asm("POSTINC0 equ 03FEEh");
[; <" POSTINC0 equ 03FEEh ;# ">
"48878
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48878: __asm("INDF0 equ 03FEFh");
[; <" INDF0 equ 03FEFh ;# ">
"48898
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 48898: __asm("PCON0 equ 03FF0h");
[; <" PCON0 equ 03FF0h ;# ">
"49051
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49051: __asm("PCON1 equ 03FF1h");
[; <" PCON1 equ 03FF1h ;# ">
"49090
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49090: __asm("PROD equ 03FF3h");
[; <" PROD equ 03FF3h ;# ">
"49097
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49097: __asm("PRODL equ 03FF3h");
[; <" PRODL equ 03FF3h ;# ">
"49117
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49117: __asm("PRODH equ 03FF4h");
[; <" PRODH equ 03FF4h ;# ">
"49137
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49137: __asm("TABLAT equ 03FF5h");
[; <" TABLAT equ 03FF5h ;# ">
"49159
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49159: __asm("TBLPTR equ 03FF6h");
[; <" TBLPTR equ 03FF6h ;# ">
"49166
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49166: __asm("TBLPTRL equ 03FF6h");
[; <" TBLPTRL equ 03FF6h ;# ">
"49186
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49186: __asm("TBLPTRH equ 03FF7h");
[; <" TBLPTRH equ 03FF7h ;# ">
"49206
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49206: __asm("TBLPTRU equ 03FF8h");
[; <" TBLPTRU equ 03FF8h ;# ">
"49228
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49228: __asm("PCLAT equ 03FF9h");
[; <" PCLAT equ 03FF9h ;# ">
"49235
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49235: __asm("PCL equ 03FF9h");
[; <" PCL equ 03FF9h ;# ">
"49255
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49255: __asm("PCLATH equ 03FFAh");
[; <" PCLATH equ 03FFAh ;# ">
"49275
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49275: __asm("PCLATU equ 03FFBh");
[; <" PCLATU equ 03FFBh ;# ">
"49295
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49295: __asm("STKPTR equ 03FFCh");
[; <" STKPTR equ 03FFCh ;# ">
"49381
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49381: __asm("TOS equ 03FFDh");
[; <" TOS equ 03FFDh ;# ">
"49388
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49388: __asm("TOSL equ 03FFDh");
[; <" TOSL equ 03FFDh ;# ">
"49408
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49408: __asm("TOSH equ 03FFEh");
[; <" TOSH equ 03FFEh ;# ">
"49428
[; ;/root/.mchp_packs/Microchip/PIC18F-K_DFP/1.14.301/xc8/pic/include/proc/pic18f57k42.h: 49428: __asm("TOSU equ 03FFFh");
[; <" TOSU equ 03FFFh ;# ">
"389 ./mcc_generated_files/uart2.h
[; ;./mcc_generated_files/uart2.h: 389: void (*UART2_RxInterruptHandler)(void);
[v _UART2_RxInterruptHandler `*F17337 ~T0 @X0 1 e ]
"407
[; ;./mcc_generated_files/uart2.h: 407: void (*UART2_TxInterruptHandler)(void);
[v _UART2_TxInterruptHandler `*F17339 ~T0 @X0 1 e ]
"389 ./mcc_generated_files/uart1.h
[; ;./mcc_generated_files/uart1.h: 389:  void (*UART1_RxInterruptHandler)(void);
[v _UART1_RxInterruptHandler `*F17362 ~T0 @X0 1 e ]
"407
[; ;./mcc_generated_files/uart1.h: 407:  void (*UART1_TxInterruptHandler)(void);
[v _UART1_TxInterruptHandler `*F17364 ~T0 @X0 1 e ]
"26 ./msg_text.h
[; ;./msg_text.h: 26:  const char msg0[] = "MESSAGE All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB      %s";
[v _msg0 `Cuc ~T0 @X0 -> 89 `i e ]
[i _msg0
:U ..
-> 77 `c
-> 69 `c
-> 83 `c
-> 83 `c
-> 65 `c
-> 71 `c
-> 69 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"27
[; ;./msg_text.h: 27:  const char msg1[] = "ONLINE All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB      %s";
[v _msg1 `Cuc ~T0 @X0 -> 88 `i e ]
[i _msg1
:U ..
-> 79 `c
-> 78 `c
-> 76 `c
-> 73 `c
-> 78 `c
-> 69 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"28
[; ;./msg_text.h: 28:  const char msg2[] = "COMM All %d, Read %d Failed %d, Transmit %d Failed %d, Checksum error %d  FGB      %s";
[v _msg2 `Cuc ~T0 @X0 -> 86 `i e ]
[i _msg2
:U ..
-> 67 `c
-> 79 `c
-> 77 `c
-> 77 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 114 `c
-> 97 `c
-> 110 `c
-> 115 `c
-> 109 `c
-> 105 `c
-> 116 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 97 `c
-> 105 `c
-> 108 `c
-> 101 `c
-> 100 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 104 `c
-> 101 `c
-> 99 `c
-> 107 `c
-> 115 `c
-> 117 `c
-> 109 `c
-> 32 `c
-> 101 `c
-> 114 `c
-> 114 `c
-> 111 `c
-> 114 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 0 `c
..
]
"29
[; ;./msg_text.h: 29:  const char msg99[] = "UNK FORMAT All %d, R%d F%d, T%d F%d, C%d FGB      %s   ";
[v _msg99 `Cuc ~T0 @X0 -> 56 `i e ]
[i _msg99
:U ..
-> 85 `c
-> 78 `c
-> 75 `c
-> 32 `c
-> 70 `c
-> 79 `c
-> 82 `c
-> 77 `c
-> 65 `c
-> 84 `c
-> 32 `c
-> 65 `c
-> 108 `c
-> 108 `c
-> 32 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 82 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 84 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 37 `c
-> 100 `c
-> 44 `c
-> 32 `c
-> 67 `c
-> 37 `c
-> 100 `c
-> 32 `c
-> 70 `c
-> 71 `c
-> 66 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 37 `c
-> 115 `c
-> 32 `c
-> 32 `c
-> 32 `c
-> 0 `c
..
]
"31
[; ;./msg_text.h: 31:  V_help T[] = {
[v _T `S2284 ~T0 @X0 -> 4 `i e ]
[i _T
:U ..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 49 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 49 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 50 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 50 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 51 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 51 `c
-> 0 `c
..
..
:U ..
:U ..
-> 99 `c
-> 111 `c
-> 109 `c
-> 109 `c
-> 97 `c
-> 110 `c
-> 100 `c
-> 115 `c
-> 32 `c
-> 52 `c
-> 0 `c
..
:U ..
-> 100 `c
-> 105 `c
-> 115 `c
-> 112 `c
-> 108 `c
-> 97 `c
-> 121 `c
-> 115 `c
-> 32 `c
-> 52 `c
-> 0 `c
..
..
..
]
"26 gemsecs.c
[; ;gemsecs.c: 26: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _block_checksum `(us ~T0 @X0 1 ef2`*uc`Cus ]
"27
[; ;gemsecs.c: 27: {
{
[e :U _block_checksum ]
"26
[; ;gemsecs.c: 26: uint16_t block_checksum(uint8_t *byte_block, const uint16_t byte_count)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _byte_count `Cus ~T0 @X0 1 r2 ]
"27
[; ;gemsecs.c: 27: {
[f ]
"28
[; ;gemsecs.c: 28:  uint16_t sum = 0, i;
[v _sum `us ~T0 @X0 1 a ]
[e = _sum -> -> 0 `i `us ]
[v _i `us ~T0 @X0 1 a ]
"30
[; ;gemsecs.c: 30:  for (i = 0; i < byte_count; i++) {
{
[e = _i -> -> 0 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 2304  ]
[e $U 2305  ]
[e :U 2304 ]
{
"31
[; ;gemsecs.c: 31:   sum += byte_block[i];
[e =+ _sum -> *U + _byte_block * -> _i `ux -> -> # *U _byte_block `ui `ux `us ]
"32
[; ;gemsecs.c: 32:  }
}
[e ++ _i -> -> 1 `i `us ]
[e $ < -> _i `ui -> _byte_count `ui 2304  ]
[e :U 2305 ]
}
"33
[; ;gemsecs.c: 33:  return sum;
[e ) _sum ]
[e $UE 2303  ]
"34
[; ;gemsecs.c: 34: }
[e :UE 2303 ]
}
"39
[; ;gemsecs.c: 39: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _run_checksum `(us ~T0 @X0 1 ef2`Cuc`Ca ]
"40
[; ;gemsecs.c: 40: {
{
[e :U _run_checksum ]
"39
[; ;gemsecs.c: 39: uint16_t run_checksum(const uint8_t byte_block, const _Bool clear)
[v _byte_block `Cuc ~T0 @X0 1 r1 ]
[v _clear `Ca ~T0 @X0 1 r2 ]
"40
[; ;gemsecs.c: 40: {
[f ]
"41
[; ;gemsecs.c: 41:  static uint16_t sum = 0;
[v F17654 `us ~T0 @X0 1 s sum ]
[i F17654
-> -> 0 `i `us
]
"43
[; ;gemsecs.c: 43:  if (clear) {
[e $ ! != -> _clear `i -> 0 `i 2308  ]
{
"44
[; ;gemsecs.c: 44:   sum = 0;
[e = F17654 -> -> 0 `i `us ]
"45
[; ;gemsecs.c: 45:  }
}
[e :U 2308 ]
"47
[; ;gemsecs.c: 47:  sum += byte_block;
[e =+ F17654 -> _byte_block `us ]
"48
[; ;gemsecs.c: 48:  return sum;
[e ) F17654 ]
[e $UE 2307  ]
"49
[; ;gemsecs.c: 49: }
[e :UE 2307 ]
}
"54
[; ;gemsecs.c: 54: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_protocol `(E17017 ~T0 @X0 1 ef1`*E17017 ]
"55
[; ;gemsecs.c: 55: {
{
[e :U _m_protocol ]
"54
[; ;gemsecs.c: 54: LINK_STATES m_protocol(LINK_STATES *m_link)
[v _m_link `*E17017 ~T0 @X0 1 r1 ]
"55
[; ;gemsecs.c: 55: {
[f ]
"56
[; ;gemsecs.c: 56:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"57
[; ;gemsecs.c: 57:  static uint8_t rxData_l = 0, *b_block = (uint8_t*) & H254[0];
[v F17658 `uc ~T0 @X0 1 s rxData_l ]
[i F17658
-> -> 0 `i `uc
]
[v F17659 `*uc ~T0 @X0 1 s b_block ]
[i F17659
-> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc
]
"59
[; ;gemsecs.c: 59:  switch (*m_link) {
[e $U 2311  ]
{
"60
[; ;gemsecs.c: 60:  case LINK_STATE_IDLE:
[e :U 2312 ]
"61
[; ;gemsecs.c: 61:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2313  ]
{
"62
[; ;gemsecs.c: 62:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"63
[; ;gemsecs.c: 63:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2314  ]
{
"64
[; ;gemsecs.c: 64:     V.uart = 1;
[e = . _V 42 -> -> 1 `i `uc ]
"65
[; ;gemsecs.c: 65:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"66
[; ;gemsecs.c: 66:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"67
[; ;gemsecs.c: 67:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E17017 1 ]
"68
[; ;gemsecs.c: 68:    }
}
[e :U 2314 ]
"69
[; ;gemsecs.c: 69:   }
}
[e :U 2313 ]
"70
[; ;gemsecs.c: 70:   if (UART2_is_rx_ready()) {
[e $ ! != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2315  ]
{
"71
[; ;gemsecs.c: 71:    rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"72
[; ;gemsecs.c: 72:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2316  ]
{
"73
[; ;gemsecs.c: 73:     V.uart = 2;
[e = . _V 42 -> -> 2 `i `uc ]
"74
[; ;gemsecs.c: 74:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"75
[; ;gemsecs.c: 75:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"76
[; ;gemsecs.c: 76:     *m_link = LINK_STATE_ENQ;
[e = *U _m_link . `E17017 1 ]
"77
[; ;gemsecs.c: 77:    }
}
[e :U 2316 ]
"78
[; ;gemsecs.c: 78:   }
}
[e :U 2315 ]
"79
[; ;gemsecs.c: 79:   break;
[e $U 2310  ]
"80
[; ;gemsecs.c: 80:  case LINK_STATE_ENQ:
[e :U 2317 ]
"81
[; ;gemsecs.c: 81:   rxData_l = 0;
[e = F17658 -> -> 0 `i `uc ]
"82
[; ;gemsecs.c: 82:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 2 `uc `i -> 0 `i 2318  ]
{
"83
[; ;gemsecs.c: 83:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E17026 2 `uc ]
"84
[; ;gemsecs.c: 84:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"85
[; ;gemsecs.c: 85:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"86
[; ;gemsecs.c: 86:    V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"87
[; ;gemsecs.c: 87:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E17017 5 ]
"88
[; ;gemsecs.c: 88:   } else {
}
[e $U 2319  ]
[e :U 2318 ]
{
"89
[; ;gemsecs.c: 89:    if (V.uart == 2 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 2 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2320  ]
{
"90
[; ;gemsecs.c: 90:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"91
[; ;gemsecs.c: 91:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2321  ]
{
"92
[; ;gemsecs.c: 92:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"93
[; ;gemsecs.c: 93:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"94
[; ;gemsecs.c: 94:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E17017 2 ]
"95
[; ;gemsecs.c: 95:     }
}
[e :U 2321 ]
"96
[; ;gemsecs.c: 96:    }
}
[e :U 2320 ]
"97
[; ;gemsecs.c: 97:    if (V.uart == 1 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 1 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2322  ]
{
"98
[; ;gemsecs.c: 98:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"99
[; ;gemsecs.c: 99:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2323  ]
{
"100
[; ;gemsecs.c: 100:      StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"101
[; ;gemsecs.c: 101:      V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"102
[; ;gemsecs.c: 102:      *m_link = LINK_STATE_EOT;
[e = *U _m_link . `E17017 2 ]
"103
[; ;gemsecs.c: 103:     }
}
[e :U 2323 ]
"104
[; ;gemsecs.c: 104:    }
}
[e :U 2322 ]
"105
[; ;gemsecs.c: 105:   }
}
[e :U 2319 ]
"106
[; ;gemsecs.c: 106:   break;
[e $U 2310  ]
"107
[; ;gemsecs.c: 107:  case LINK_STATE_EOT:
[e :U 2324 ]
"108
[; ;gemsecs.c: 108:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 2 `uc `i -> 0 `i 2325  ]
{
"109
[; ;gemsecs.c: 109:    V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E17026 2 `uc ]
"110
[; ;gemsecs.c: 110:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"111
[; ;gemsecs.c: 111:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"112
[; ;gemsecs.c: 112:    V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"113
[; ;gemsecs.c: 113:    *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E17017 5 ]
"114
[; ;gemsecs.c: 114:   } else {
}
[e $U 2326  ]
[e :U 2325 ]
{
"115
[; ;gemsecs.c: 115:    if (V.uart == 1 && UART1_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 1 `i != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2327  ]
{
"116
[; ;gemsecs.c: 116:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"117
[; ;gemsecs.c: 117:     if (rxData_l == 0) {
[e $ ! == -> F17658 `i -> 0 `i 2328  ]
{
"118
[; ;gemsecs.c: 118:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"119
[; ;gemsecs.c: 119:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"120
[; ;gemsecs.c: 120:      rxData_l++;
[e ++ F17658 -> -> 1 `i `uc ]
"121
[; ;gemsecs.c: 121:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17659 * -> - -> # `S2299 `ui -> F17658 `ui `ux -> -> # *U F17659 `ui `ux _rxData ]
"122
[; ;gemsecs.c: 122:     } else {
}
[e $U 2329  ]
[e :U 2328 ]
{
"126
[; ;gemsecs.c: 126:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F17658 `ui -> # `S2287 `ui 2330  ]
"127
[; ;gemsecs.c: 127:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2287 `ui -> F17658 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 2330 ]
"128
[; ;gemsecs.c: 128:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17658 `i -> . _r_block 2 `i 2331  ]
"129
[; ;gemsecs.c: 129:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2331 ]
"131
[; ;gemsecs.c: 131:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17658 `i + -> . _r_block 2 `i -> 1 `i 2332  ]
"132
[; ;gemsecs.c: 132:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2332 ]
"133
[; ;gemsecs.c: 133:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17658 `i + -> . _r_block 2 `i -> 2 `i 2333  ]
"134
[; ;gemsecs.c: 134:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2333 ]
"136
[; ;gemsecs.c: 136:      rxData_l++;
[e ++ F17658 -> -> 1 `i `uc ]
"137
[; ;gemsecs.c: 137:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17659 * -> - -> # `S2299 `ui -> F17658 `ui `ux -> -> # *U F17659 `ui `ux _rxData ]
"138
[; ;gemsecs.c: 138:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17658 `i + -> . _r_block 2 `i -> 2 `i 2334  ]
{
"139
[; ;gemsecs.c: 139:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2335  ]
{
"140
[; ;gemsecs.c: 140:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E17017 3 ]
"141
[; ;gemsecs.c: 141:       } else {
}
[e $U 2336  ]
[e :U 2335 ]
{
"142
[; ;gemsecs.c: 142:        while (UART1_is_rx_ready())
[e $U 2337  ]
[e :U 2338 ]
"143
[; ;gemsecs.c: 143:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 2337 ]
"142
[; ;gemsecs.c: 142:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2338  ]
[e :U 2339 ]
"144
[; ;gemsecs.c: 144:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"145
[; ;gemsecs.c: 145:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E17026 5 `uc ]
"146
[; ;gemsecs.c: 146:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"147
[; ;gemsecs.c: 147:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"148
[; ;gemsecs.c: 148:        V.failed_receive = 3;
[e = . _V 35 -> -> 3 `i `uc ]
"149
[; ;gemsecs.c: 149:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E17017 5 ]
"150
[; ;gemsecs.c: 150:       }
}
[e :U 2336 ]
"151
[; ;gemsecs.c: 151:      }
}
[e :U 2334 ]
"152
[; ;gemsecs.c: 152:     }
}
[e :U 2329 ]
"153
[; ;gemsecs.c: 153:    }
}
[e :U 2327 ]
"155
[; ;gemsecs.c: 155:    if (V.uart == 2 && UART2_is_rx_ready()) {
[e $ ! && == -> . _V 42 `i -> 2 `i != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2340  ]
{
"156
[; ;gemsecs.c: 156:     rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
"157
[; ;gemsecs.c: 157:     if (rxData_l == 0) {
[e $ ! == -> F17658 `i -> 0 `i 2341  ]
{
"158
[; ;gemsecs.c: 158:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"159
[; ;gemsecs.c: 159:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"160
[; ;gemsecs.c: 160:      rxData_l++;
[e ++ F17658 -> -> 1 `i `uc ]
"161
[; ;gemsecs.c: 161:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17659 * -> - -> # `S2299 `ui -> F17658 `ui `ux -> -> # *U F17659 `ui `ux _rxData ]
"162
[; ;gemsecs.c: 162:     } else {
}
[e $U 2342  ]
[e :U 2341 ]
{
"166
[; ;gemsecs.c: 166:      if (rxData_l <= sizeof(block10))
[e $ ! <= -> F17658 `ui -> # `S2287 `ui 2343  ]
"167
[; ;gemsecs.c: 167:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2287 `ui -> F17658 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
[e :U 2343 ]
"168
[; ;gemsecs.c: 168:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17658 `i -> . _r_block 2 `i 2344  ]
"169
[; ;gemsecs.c: 169:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2344 ]
"171
[; ;gemsecs.c: 171:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17658 `i + -> . _r_block 2 `i -> 1 `i 2345  ]
"172
[; ;gemsecs.c: 172:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2345 ]
"173
[; ;gemsecs.c: 173:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17658 `i + -> . _r_block 2 `i -> 2 `i 2346  ]
"174
[; ;gemsecs.c: 174:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2346 ]
"176
[; ;gemsecs.c: 176:      rxData_l++;
[e ++ F17658 -> -> 1 `i `uc ]
"177
[; ;gemsecs.c: 177:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17659 * -> - -> # `S2299 `ui -> F17658 `ui `ux -> -> # *U F17659 `ui `ux _rxData ]
"178
[; ;gemsecs.c: 178:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17658 `i + -> . _r_block 2 `i -> 2 `i 2347  ]
{
"179
[; ;gemsecs.c: 179:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2348  ]
{
"180
[; ;gemsecs.c: 180:        *m_link = LINK_STATE_ACK;
[e = *U _m_link . `E17017 3 ]
"181
[; ;gemsecs.c: 181:       } else {
}
[e $U 2349  ]
[e :U 2348 ]
{
"182
[; ;gemsecs.c: 182:        while (UART2_is_rx_ready())
[e $U 2350  ]
[e :U 2351 ]
"183
[; ;gemsecs.c: 183:         rxData = UART2_Read();
[e = _rxData ( _UART2_Read ..  ]
[e :U 2350 ]
"182
[; ;gemsecs.c: 182:        while (UART2_is_rx_ready())
[e $ != -> ( _UART2_is_rx_ready ..  `i -> 0 `i 2351  ]
[e :U 2352 ]
"184
[; ;gemsecs.c: 184:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"185
[; ;gemsecs.c: 185:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E17026 5 `uc ]
"186
[; ;gemsecs.c: 186:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"187
[; ;gemsecs.c: 187:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"188
[; ;gemsecs.c: 188:        V.failed_receive = 4;
[e = . _V 35 -> -> 4 `i `uc ]
"189
[; ;gemsecs.c: 189:        *m_link = LINK_STATE_NAK;
[e = *U _m_link . `E17017 5 ]
"190
[; ;gemsecs.c: 190:       }
}
[e :U 2349 ]
"191
[; ;gemsecs.c: 191:      }
}
[e :U 2347 ]
"192
[; ;gemsecs.c: 192:     }
}
[e :U 2342 ]
"193
[; ;gemsecs.c: 193:    }
}
[e :U 2340 ]
"194
[; ;gemsecs.c: 194:   }
}
[e :U 2326 ]
"195
[; ;gemsecs.c: 195:   break;
[e $U 2310  ]
"196
[; ;gemsecs.c: 196:  case LINK_STATE_ACK:
[e :U 2353 ]
"197
[; ;gemsecs.c: 197:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"198
[; ;gemsecs.c: 198:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"199
[; ;gemsecs.c: 199:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"200
[; ;gemsecs.c: 200:   V.rbit = H10[1].block.block.rbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"201
[; ;gemsecs.c: 201:   V.wbit = H10[1].block.block.wbit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"202
[; ;gemsecs.c: 202:   V.ebit = H10[1].block.block.ebit;
[e = . _V 32 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"203
[; ;gemsecs.c: 203:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"204
[; ;gemsecs.c: 204:   secs_II_monitor_message(V.stream, V.function, 1000);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 1000 `i `us ]
"205
[; ;gemsecs.c: 205:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"206
[; ;gemsecs.c: 206:   *m_link = LINK_STATE_DONE;
[e = *U _m_link . `E17017 4 ]
"207
[; ;gemsecs.c: 207:   break;
[e $U 2310  ]
"208
[; ;gemsecs.c: 208:  case LINK_STATE_NAK:
[e :U 2354 ]
"209
[; ;gemsecs.c: 209:   *m_link = LINK_STATE_ERROR;
[e = *U _m_link . `E17017 6 ]
"210
[; ;gemsecs.c: 210:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"211
[; ;gemsecs.c: 211:   while ((uart1RxCount)) {
[e $U 2355  ]
[e :U 2356 ]
{
"212
[; ;gemsecs.c: 212:    UART1_Read();
[e ( _UART1_Read ..  ]
"213
[; ;gemsecs.c: 213:   }
}
[e :U 2355 ]
"211
[; ;gemsecs.c: 211:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2356  ]
[e :U 2357 ]
"214
[; ;gemsecs.c: 214:   while ((uart2RxCount)) {
[e $U 2358  ]
[e :U 2359 ]
{
"215
[; ;gemsecs.c: 215:    UART2_Read();
[e ( _UART2_Read ..  ]
"216
[; ;gemsecs.c: 216:   }
}
[e :U 2358 ]
"214
[; ;gemsecs.c: 214:   while ((uart2RxCount)) {
[e $ != -> _uart2RxCount `i -> 0 `i 2359  ]
[e :U 2360 ]
"217
[; ;gemsecs.c: 217:   break;
[e $U 2310  ]
"218
[; ;gemsecs.c: 218:  case LINK_STATE_ERROR:
[e :U 2361 ]
"219
[; ;gemsecs.c: 219:   break;
[e $U 2310  ]
"220
[; ;gemsecs.c: 220:  case LINK_STATE_DONE:
[e :U 2362 ]
"221
[; ;gemsecs.c: 221:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"222
[; ;gemsecs.c: 222:  default:
[e :U 2363 ]
"223
[; ;gemsecs.c: 223:   *m_link = LINK_STATE_IDLE;
[e = *U _m_link . `E17017 0 ]
"224
[; ;gemsecs.c: 224:   break;
[e $U 2310  ]
"225
[; ;gemsecs.c: 225:  }
}
[e $U 2310  ]
[e :U 2311 ]
[e [\ -> *U _m_link `ui , $ -> . `E17017 0 `ui 2312
 , $ -> . `E17017 1 `ui 2317
 , $ -> . `E17017 2 `ui 2324
 , $ -> . `E17017 3 `ui 2353
 , $ -> . `E17017 5 `ui 2354
 , $ -> . `E17017 6 `ui 2361
 , $ -> . `E17017 4 `ui 2362
 2363 ]
[e :U 2310 ]
"227
[; ;gemsecs.c: 227:  return *m_link;
[e ) *U _m_link ]
[e $UE 2309  ]
"228
[; ;gemsecs.c: 228: }
[e :UE 2309 ]
}
"233
[; ;gemsecs.c: 233: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_protocol `(E17017 ~T0 @X0 1 ef1`*E17017 ]
"234
[; ;gemsecs.c: 234: {
{
[e :U _r_protocol ]
"233
[; ;gemsecs.c: 233: LINK_STATES r_protocol(LINK_STATES * r_link)
[v _r_link `*E17017 ~T0 @X0 1 r1 ]
"234
[; ;gemsecs.c: 234: {
[f ]
"235
[; ;gemsecs.c: 235:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"236
[; ;gemsecs.c: 236:  static uint8_t rxData_l = 0, retry = 3, *b_block, d = 1;
[v F17663 `uc ~T0 @X0 1 s rxData_l ]
[i F17663
-> -> 0 `i `uc
]
[v F17664 `uc ~T0 @X0 1 s retry ]
[i F17664
-> -> 3 `i `uc
]
[v F17665 `*uc ~T0 @X0 1 s b_block ]
[v F17666 `uc ~T0 @X0 1 s d ]
[i F17666
-> -> 1 `i `uc
]
"238
[; ;gemsecs.c: 238:  switch (*r_link) {
[e $U 2366  ]
{
"239
[; ;gemsecs.c: 239:  case LINK_STATE_IDLE:
[e :U 2367 ]
"240
[; ;gemsecs.c: 240:   if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2368  ]
{
"241
[; ;gemsecs.c: 241:    rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"242
[; ;gemsecs.c: 242:    if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2369  ]
{
"243
[; ;gemsecs.c: 243:     do { LATEbits.LATE1 = 1; } while(0);
[e :U 2372 ]
{
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 2371 ]
"244
[; ;gemsecs.c: 244:     V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"245
[; ;gemsecs.c: 245:     *r_link = LINK_STATE_ENQ;
[e = *U _r_link . `E17017 1 ]
"246
[; ;gemsecs.c: 246:     if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 6 `uc `i -> 0 `i 2373  ]
{
"247
[; ;gemsecs.c: 247:      StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E17379 6 `uc -> -> 5000 `i `us ]
"248
[; ;gemsecs.c: 248:     }
}
[e :U 2373 ]
"249
[; ;gemsecs.c: 249:    }
}
[e :U 2369 ]
"250
[; ;gemsecs.c: 250:   }
}
[e :U 2368 ]
"251
[; ;gemsecs.c: 251:   break;
[e $U 2365  ]
"252
[; ;gemsecs.c: 252:  case LINK_STATE_ENQ:
[e :U 2374 ]
"253
[; ;gemsecs.c: 253:   rxData_l = 0;
[e = F17663 -> -> 0 `i `uc ]
"254
[; ;gemsecs.c: 254:   d = 1;
[e = F17666 -> -> 1 `i `uc ]
"255
[; ;gemsecs.c: 255:   b_block = (uint8_t*) & H254[0];
[e = F17665 -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"256
[; ;gemsecs.c: 256:   UART1_Write(0x04);
[e ( _UART1_Write (1 -> -> 4 `i `uc ]
"257
[; ;gemsecs.c: 257:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"258
[; ;gemsecs.c: 258:   *r_link = LINK_STATE_EOT;
[e = *U _r_link . `E17017 2 ]
"259
[; ;gemsecs.c: 259:   break;
[e $U 2365  ]
"260
[; ;gemsecs.c: 260:  case LINK_STATE_EOT:
[e :U 2375 ]
"261
[; ;gemsecs.c: 261:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 2 `uc `i -> 0 `i 2376  ]
{
"262
[; ;gemsecs.c: 262:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"263
[; ;gemsecs.c: 263:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"264
[; ;gemsecs.c: 264:    if (!retry--) {
[e $ ! ! != -> -- F17664 -> -> 1 `i `uc `i -> 0 `i 2377  ]
{
"265
[; ;gemsecs.c: 265:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E17026 2 `uc ]
"266
[; ;gemsecs.c: 266:     V.failed_receive = 1;
[e = . _V 35 -> -> 1 `i `uc ]
"267
[; ;gemsecs.c: 267:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"268
[; ;gemsecs.c: 268:     *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E17017 5 ]
"269
[; ;gemsecs.c: 269:    } else {
}
[e $U 2378  ]
[e :U 2377 ]
{
"270
[; ;gemsecs.c: 270:     *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E17017 0 ]
"271
[; ;gemsecs.c: 271:    }
}
[e :U 2378 ]
"272
[; ;gemsecs.c: 272:   } else {
}
[e $U 2379  ]
[e :U 2376 ]
{
"273
[; ;gemsecs.c: 273:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2380  ]
{
"274
[; ;gemsecs.c: 274:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"275
[; ;gemsecs.c: 275:     if (rxData_l == 0) {
[e $ ! == -> F17663 `i -> 0 `i 2381  ]
{
"276
[; ;gemsecs.c: 276:      r_block.length = rxData;
[e = . _r_block 2 _rxData ]
"277
[; ;gemsecs.c: 277:      run_checksum(0, 1);
[e ( _run_checksum (2 , -> -> 0 `i `uc -> -> 1 `i `a ]
"278
[; ;gemsecs.c: 278:      rxData_l++;
[e ++ F17663 -> -> 1 `i `uc ]
"279
[; ;gemsecs.c: 279:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17665 * -> - -> # `S2299 `ui -> F17663 `ui `ux -> -> # *U F17665 `ui `ux _rxData ]
"280
[; ;gemsecs.c: 280:     } else {
}
[e $U 2382  ]
[e :U 2381 ]
{
"284
[; ;gemsecs.c: 284:      if (rxData_l <= sizeof(block10)) {
[e $ ! <= -> F17663 `ui -> # `S2287 `ui 2383  ]
{
"285
[; ;gemsecs.c: 285:       H10[1].block.b[sizeof(block10) - rxData_l] = rxData;
[e = *U + &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 * -> - -> # `S2287 `ui -> F17663 `ui `ux -> -> # *U &U . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 0 `ui `ux _rxData ]
"286
[; ;gemsecs.c: 286:      }
}
[e :U 2383 ]
"288
[; ;gemsecs.c: 288:      if (d <= 16) {
[e $ ! <= -> F17666 `i -> 16 `i 2384  ]
{
"289
[; ;gemsecs.c: 289:       if (rxData_l == sizeof(block10) + d) {
[e $ ! == -> F17663 `ui + -> # `S2287 `ui -> F17666 `ui 2385  ]
{
"290
[; ;gemsecs.c: 290:        V.response.ack[d - 1] = rxData;
[e = *U + &U . . _V 41 0 * -> -> - -> F17666 `i -> 1 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux _rxData ]
"291
[; ;gemsecs.c: 291:        d++;
[e ++ F17666 -> -> 1 `i `uc ]
"292
[; ;gemsecs.c: 292:       }
}
[e :U 2385 ]
"293
[; ;gemsecs.c: 293:      }
}
[e :U 2384 ]
"295
[; ;gemsecs.c: 295:      if (rxData_l <= r_block.length)
[e $ ! <= -> F17663 `i -> . _r_block 2 `i 2386  ]
"296
[; ;gemsecs.c: 296:       V.r_checksum = run_checksum(rxData, 0);
[e = . _V 21 ( _run_checksum (2 , _rxData -> -> 0 `i `a ]
[e :U 2386 ]
"298
[; ;gemsecs.c: 298:      if (rxData_l == r_block.length + 1)
[e $ ! == -> F17663 `i + -> . _r_block 2 `i -> 1 `i 2387  ]
"299
[; ;gemsecs.c: 299:       H10[1].checksum = (uint16_t) rxData << 8;
[e = . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> << -> -> _rxData `us `ui -> 8 `i `us ]
[e :U 2387 ]
"300
[; ;gemsecs.c: 300:      if (rxData_l == r_block.length + 2)
[e $ ! == -> F17663 `i + -> . _r_block 2 `i -> 2 `i 2388  ]
"301
[; ;gemsecs.c: 301:       H10[1].checksum += rxData;
[e =+ . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 -> _rxData `us ]
[e :U 2388 ]
"303
[; ;gemsecs.c: 303:      rxData_l++;
[e ++ F17663 -> -> 1 `i `uc ]
"304
[; ;gemsecs.c: 304:      b_block[sizeof(header254) - rxData_l] = rxData;
[e = *U + F17665 * -> - -> # `S2299 `ui -> F17663 `ui `ux -> -> # *U F17665 `ui `ux _rxData ]
"305
[; ;gemsecs.c: 305:      if (rxData_l > (r_block.length + 2)) {
[e $ ! > -> F17663 `i + -> . _r_block 2 `i -> 2 `i 2389  ]
{
"306
[; ;gemsecs.c: 306:       if (V.r_checksum == H10[1].checksum) {
[e $ ! == -> . _V 21 `ui -> . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 0 `ui 2390  ]
{
"307
[; ;gemsecs.c: 307:        *r_link = LINK_STATE_ACK;
[e = *U _r_link . `E17017 3 ]
"308
[; ;gemsecs.c: 308:        do { LATEbits.LATE1 = 1; } while(0);
[e :U 2393 ]
{
[e = . . _LATEbits 0 1 -> -> 1 `i `uc ]
}
[e :U 2392 ]
"309
[; ;gemsecs.c: 309:       } else {
}
[e $U 2394  ]
[e :U 2390 ]
{
"310
[; ;gemsecs.c: 310:        while (UART1_is_rx_ready())
[e $U 2395  ]
[e :U 2396 ]
"311
[; ;gemsecs.c: 311:         rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
[e :U 2395 ]
"310
[; ;gemsecs.c: 310:        while (UART1_is_rx_ready())
[e $ != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2396  ]
[e :U 2397 ]
"312
[; ;gemsecs.c: 312:        WaitMs(500);
[e ( _WaitMs (1 -> -> 500 `i `us ]
"313
[; ;gemsecs.c: 313:        V.error = LINK_ERROR_CHECKSUM;
[e = . _V 15 -> . `E17026 5 `uc ]
"314
[; ;gemsecs.c: 314:        V.checksum_error++;
[e ++ . _V 23 -> -> 1 `i `us ]
"315
[; ;gemsecs.c: 315:        V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"316
[; ;gemsecs.c: 316:        V.failed_receive = 2;
[e = . _V 35 -> -> 2 `i `uc ]
"317
[; ;gemsecs.c: 317:        *r_link = LINK_STATE_NAK;
[e = *U _r_link . `E17017 5 ]
"318
[; ;gemsecs.c: 318:       }
}
[e :U 2394 ]
"319
[; ;gemsecs.c: 319:      }
}
[e :U 2389 ]
"320
[; ;gemsecs.c: 320:     }
}
[e :U 2382 ]
"321
[; ;gemsecs.c: 321:    }
}
[e :U 2380 ]
"322
[; ;gemsecs.c: 322:   }
}
[e :U 2379 ]
"323
[; ;gemsecs.c: 323:   break;
[e $U 2365  ]
"324
[; ;gemsecs.c: 324:  case LINK_STATE_ACK:
[e :U 2398 ]
"325
[; ;gemsecs.c: 325:   UART1_Write(0x06);
[e ( _UART1_Write (1 -> -> 6 `i `uc ]
"326
[; ;gemsecs.c: 326:   V.stream = H10[1].block.block.stream;
[e = . _V 13 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 ]
"327
[; ;gemsecs.c: 327:   V.function = H10[1].block.block.function;
[e = . _V 14 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 4 ]
"328
[; ;gemsecs.c: 328:   V.systemb = H10[1].block.block.systemb;
[e = . _V 11 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 ]
"329
[; ;gemsecs.c: 329:   V.rbit = H10[1].block.block.rbit;
[e = . _V 30 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 9 ]
"330
[; ;gemsecs.c: 330:   V.wbit = H10[1].block.block.wbit;
[e = . _V 31 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 6 ]
"331
[; ;gemsecs.c: 331:   V.ebit = H10[1].block.block.ebit;
[e = . _V 32 . . . *U + &U _H10 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 3 ]
"332
[; ;gemsecs.c: 332:   secs_II_monitor_message(V.stream, V.function, 500);
[e ( _secs_II_monitor_message (3 , , . _V 13 . _V 14 -> -> 500 `i `us ]
"333
[; ;gemsecs.c: 333:   V.g_state = secs_gem_state(V.stream, V.function);
[e = . _V 2 ( _secs_gem_state (2 , . _V 13 . _V 14 ]
"334
[; ;gemsecs.c: 334:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"335
[; ;gemsecs.c: 335:   *r_link = LINK_STATE_DONE;
[e = *U _r_link . `E17017 4 ]
"336
[; ;gemsecs.c: 336:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E17026 0 `uc ]
"338
[; ;gemsecs.c: 338:   break;
[e $U 2365  ]
"339
[; ;gemsecs.c: 339:  case LINK_STATE_NAK:
[e :U 2399 ]
"340
[; ;gemsecs.c: 340:   UART1_Write(0x15);
[e ( _UART1_Write (1 -> -> 21 `i `uc ]
"341
[; ;gemsecs.c: 341:   *r_link = LINK_STATE_ERROR;
[e = *U _r_link . `E17017 6 ]
"342
[; ;gemsecs.c: 342:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"343
[; ;gemsecs.c: 343:   while ((uart1RxCount)) {
[e $U 2400  ]
[e :U 2401 ]
{
"344
[; ;gemsecs.c: 344:    UART1_Read();
[e ( _UART1_Read ..  ]
"345
[; ;gemsecs.c: 345:   }
}
[e :U 2400 ]
"343
[; ;gemsecs.c: 343:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2401  ]
[e :U 2402 ]
"346
[; ;gemsecs.c: 346:   retry = 3;
[e = F17664 -> -> 3 `i `uc ]
"347
[; ;gemsecs.c: 347:   break;
[e $U 2365  ]
"348
[; ;gemsecs.c: 348:  case LINK_STATE_ERROR:
[e :U 2403 ]
"349
[; ;gemsecs.c: 349:   break;
[e $U 2365  ]
"350
[; ;gemsecs.c: 350:  case LINK_STATE_DONE:
[e :U 2404 ]
"351
[; ;gemsecs.c: 351:   V.failed_receive = 0;
[e = . _V 35 -> -> 0 `i `uc ]
"352
[; ;gemsecs.c: 352:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E17026 0 `uc ]
"354
[; ;gemsecs.c: 354:  default:
[e :U 2405 ]
"355
[; ;gemsecs.c: 355:   *r_link = LINK_STATE_IDLE;
[e = *U _r_link . `E17017 0 ]
"356
[; ;gemsecs.c: 356:   break;
[e $U 2365  ]
"357
[; ;gemsecs.c: 357:  }
}
[e $U 2365  ]
[e :U 2366 ]
[e [\ -> *U _r_link `ui , $ -> . `E17017 0 `ui 2367
 , $ -> . `E17017 1 `ui 2374
 , $ -> . `E17017 2 `ui 2375
 , $ -> . `E17017 3 `ui 2398
 , $ -> . `E17017 5 `ui 2399
 , $ -> . `E17017 6 `ui 2403
 , $ -> . `E17017 4 `ui 2404
 2405 ]
[e :U 2365 ]
"359
[; ;gemsecs.c: 359:  return *r_link;
[e ) *U _r_link ]
[e $UE 2364  ]
"360
[; ;gemsecs.c: 360: }
[e :UE 2364 ]
}
"365
[; ;gemsecs.c: 365: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_protocol `(E17017 ~T0 @X0 1 ef1`*E17017 ]
"366
[; ;gemsecs.c: 366: {
{
[e :U _t_protocol ]
"365
[; ;gemsecs.c: 365: LINK_STATES t_protocol(LINK_STATES * t_link)
[v _t_link `*E17017 ~T0 @X0 1 r1 ]
"366
[; ;gemsecs.c: 366: {
[f ]
"367
[; ;gemsecs.c: 367:  uint8_t rxData;
[v _rxData `uc ~T0 @X0 1 a ]
"368
[; ;gemsecs.c: 368:  static uint8_t retry, requeue = 0;
[v F17670 `uc ~T0 @X0 1 s retry ]
[v F17671 `uc ~T0 @X0 1 s requeue ]
[i F17671
-> -> 0 `i `uc
]
"369
[; ;gemsecs.c: 369:  static response_type block;
[v F17672 `S2300 ~T0 @X0 1 s block ]
"371
[; ;gemsecs.c: 371:  switch (*t_link) {
[e $U 2408  ]
{
"372
[; ;gemsecs.c: 372:  case LINK_STATE_IDLE:
[e :U 2409 ]
"373
[; ;gemsecs.c: 373:   V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"374
[; ;gemsecs.c: 374:   retry = 3;
[e = F17670 -> -> 3 `i `uc ]
"375
[; ;gemsecs.c: 375:   UART1_Write(0x05);
[e ( _UART1_Write (1 -> -> 5 `i `uc ]
"376
[; ;gemsecs.c: 376:   StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"377
[; ;gemsecs.c: 377:   break;
[e $U 2407  ]
"378
[; ;gemsecs.c: 378:  case LINK_STATE_ENQ:
[e :U 2410 ]
"379
[; ;gemsecs.c: 379:   if (TimerDone(TMR_T2)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 2 `uc `i -> 0 `i 2411  ]
{
"380
[; ;gemsecs.c: 380:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"381
[; ;gemsecs.c: 381:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"382
[; ;gemsecs.c: 382:    if (!retry--) {
[e $ ! ! != -> -- F17670 -> -> 1 `i `uc `i -> 0 `i 2412  ]
{
"383
[; ;gemsecs.c: 383:     V.error = LINK_ERROR_T2;
[e = . _V 15 -> . `E17026 2 `uc ]
"384
[; ;gemsecs.c: 384:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"385
[; ;gemsecs.c: 385:     V.failed_send = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"386
[; ;gemsecs.c: 386:     *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E17017 5 ]
"387
[; ;gemsecs.c: 387:    } else {
}
[e $U 2413  ]
[e :U 2412 ]
{
"388
[; ;gemsecs.c: 388:     StartTimer(TMR_T2, 3000);
[e ( _StartTimer (2 , -> . `E17379 2 `uc -> -> 3000 `i `us ]
"389
[; ;gemsecs.c: 389:    }
}
[e :U 2413 ]
"390
[; ;gemsecs.c: 390:   } else {
}
[e $U 2414  ]
[e :U 2411 ]
{
"391
[; ;gemsecs.c: 391:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2415  ]
{
"392
[; ;gemsecs.c: 392:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"393
[; ;gemsecs.c: 393:     if (rxData == 0x04) {
[e $ ! == -> _rxData `i -> 4 `i 2416  ]
{
"394
[; ;gemsecs.c: 394:      StartTimer(TMR_T3, 5000);
[e ( _StartTimer (2 , -> . `E17379 3 `uc -> -> 5000 `i `us ]
"395
[; ;gemsecs.c: 395:      *t_link = LINK_STATE_EOT;
[e = *U _t_link . `E17017 2 ]
"396
[; ;gemsecs.c: 396:     }
}
[e :U 2416 ]
"397
[; ;gemsecs.c: 397:     if (rxData == 0x05) {
[e $ ! == -> _rxData `i -> 5 `i 2417  ]
{
"398
[; ;gemsecs.c: 398:      UART1_put_buffer(0x04);
[e ( _UART1_put_buffer (1 -> -> 4 `i `uc ]
"399
[; ;gemsecs.c: 399:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E17017 4 ]
"400
[; ;gemsecs.c: 400:     }
}
[e :U 2417 ]
"401
[; ;gemsecs.c: 401:    }
}
[e :U 2415 ]
"402
[; ;gemsecs.c: 402:   }
}
[e :U 2414 ]
"403
[; ;gemsecs.c: 403:   break;
[e $U 2407  ]
"404
[; ;gemsecs.c: 404:  case LINK_STATE_EOT:
[e :U 2418 ]
"405
[; ;gemsecs.c: 405:   if (!requeue)
[e $ ! ! != -> F17671 `i -> 0 `i 2419  ]
"406
[; ;gemsecs.c: 406:    block = secs_II_message(V.stream, V.function);
[e = F17672 ( _secs_II_message (2 , . _V 13 . _V 14 ]
[e :U 2419 ]
"408
[; ;gemsecs.c: 408:   if (V.abort == LINK_ERROR_ABORT) {
[e $ ! == -> . _V 16 `i -> . `E17026 7 `i 2420  ]
{
"409
[; ;gemsecs.c: 409:    secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F17672 0 . F17672 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"410
[; ;gemsecs.c: 410:    V.failed_send = 2;
[e = . _V 34 -> -> 2 `i `uc ]
"411
[; ;gemsecs.c: 411:    *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E17017 6 ]
"412
[; ;gemsecs.c: 412:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"413
[; ;gemsecs.c: 413:   } else {
}
[e $U 2421  ]
[e :U 2420 ]
{
"414
[; ;gemsecs.c: 414:    if (!requeue) {
[e $ ! ! != -> F17671 `i -> 0 `i 2422  ]
{
"415
[; ;gemsecs.c: 415:     secs_send((uint8_t*) block.header, block.length, 0, 1);
[e ( _secs_send (4 , , , . F17672 0 . F17672 1 -> -> 0 `i `a -> -> 1 `i `uc ]
"416
[; ;gemsecs.c: 416:     if (V.queue)
[e $ ! != -> . _V 36 `i -> 0 `i 2423  ]
"417
[; ;gemsecs.c: 417:      requeue = 1;
[e = F17671 -> -> 1 `i `uc ]
[e :U 2423 ]
"418
[; ;gemsecs.c: 418:    } else {
}
[e $U 2424  ]
[e :U 2422 ]
{
"419
[; ;gemsecs.c: 419:     requeue = 0;
[e = F17671 -> -> 0 `i `uc ]
"420
[; ;gemsecs.c: 420:     V.queue = 0;
[e = . _V 36 -> -> 0 `i `uc ]
"421
[; ;gemsecs.c: 421:     secs_send((uint8_t*) block.reply, block.reply_length, 0, 1);
[e ( _secs_send (4 , , , . F17672 2 . F17672 3 -> -> 0 `i `a -> -> 1 `i `uc ]
"422
[; ;gemsecs.c: 422:    }
}
[e :U 2424 ]
"423
[; ;gemsecs.c: 423:    if (V.error == LINK_ERROR_NONE) {
[e $ ! == -> . _V 15 `i -> . `E17026 0 `i 2425  ]
{
"424
[; ;gemsecs.c: 424:     *t_link = LINK_STATE_ACK;
[e = *U _t_link . `E17017 3 ]
"425
[; ;gemsecs.c: 425:    } else {
}
[e $U 2426  ]
[e :U 2425 ]
{
"426
[; ;gemsecs.c: 426:     V.failed_send = 3;
[e = . _V 34 -> -> 3 `i `uc ]
"427
[; ;gemsecs.c: 427:     *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E17017 6 ]
"428
[; ;gemsecs.c: 428:     V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"429
[; ;gemsecs.c: 429:    }
}
[e :U 2426 ]
"430
[; ;gemsecs.c: 430:   }
}
[e :U 2421 ]
"431
[; ;gemsecs.c: 431:   break;
[e $U 2407  ]
"432
[; ;gemsecs.c: 432:  case LINK_STATE_ACK:
[e :U 2427 ]
"433
[; ;gemsecs.c: 433:   if (TimerDone(TMR_T3)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 3 `uc `i -> 0 `i 2428  ]
{
"434
[; ;gemsecs.c: 434:    V.timer_error++;
[e ++ . _V 24 -> -> 1 `i `us ]
"435
[; ;gemsecs.c: 435:    V.error = LINK_ERROR_T3;
[e = . _V 15 -> . `E17026 3 `uc ]
"436
[; ;gemsecs.c: 436:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"437
[; ;gemsecs.c: 437:    V.failed_send = 4;
[e = . _V 34 -> -> 4 `i `uc ]
"438
[; ;gemsecs.c: 438:    *t_link = LINK_STATE_NAK;
[e = *U _t_link . `E17017 5 ]
"439
[; ;gemsecs.c: 439:   } else {
}
[e $U 2429  ]
[e :U 2428 ]
{
"440
[; ;gemsecs.c: 440:    if (UART1_is_rx_ready()) {
[e $ ! != -> ( _UART1_is_rx_ready ..  `i -> 0 `i 2430  ]
{
"441
[; ;gemsecs.c: 441:     rxData = UART1_Read();
[e = _rxData ( _UART1_Read ..  ]
"442
[; ;gemsecs.c: 442:     if (rxData == 0x06) {
[e $ ! == -> _rxData `i -> 6 `i 2431  ]
{
"443
[; ;gemsecs.c: 443:      V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"444
[; ;gemsecs.c: 444:      *t_link = LINK_STATE_DONE;
[e = *U _t_link . `E17017 4 ]
"445
[; ;gemsecs.c: 445:      V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E17026 0 `uc ]
"446
[; ;gemsecs.c: 446:     }
}
[e :U 2431 ]
"447
[; ;gemsecs.c: 447:    }
}
[e :U 2430 ]
"448
[; ;gemsecs.c: 448:   }
}
[e :U 2429 ]
"449
[; ;gemsecs.c: 449:   break;
[e $U 2407  ]
"450
[; ;gemsecs.c: 450:  case LINK_STATE_NAK:
[e :U 2432 ]
"451
[; ;gemsecs.c: 451:   *t_link = LINK_STATE_ERROR;
[e = *U _t_link . `E17017 6 ]
"452
[; ;gemsecs.c: 452:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"453
[; ;gemsecs.c: 453:   while ((uart1RxCount)) {
[e $U 2433  ]
[e :U 2434 ]
{
"454
[; ;gemsecs.c: 454:    UART1_Read();
[e ( _UART1_Read ..  ]
"455
[; ;gemsecs.c: 455:   }
}
[e :U 2433 ]
"453
[; ;gemsecs.c: 453:   while ((uart1RxCount)) {
[e $ != -> _uart1RxCount `i -> 0 `i 2434  ]
[e :U 2435 ]
"456
[; ;gemsecs.c: 456:   break;
[e $U 2407  ]
"457
[; ;gemsecs.c: 457:  case LINK_STATE_ERROR:
[e :U 2436 ]
"458
[; ;gemsecs.c: 458:   break;
[e $U 2407  ]
"459
[; ;gemsecs.c: 459:  case LINK_STATE_DONE:
[e :U 2437 ]
"460
[; ;gemsecs.c: 460:   V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"461
[; ;gemsecs.c: 461:   V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E17026 0 `uc ]
"462
[; ;gemsecs.c: 462:   break;
[e $U 2407  ]
"463
[; ;gemsecs.c: 463:  default:
[e :U 2438 ]
"464
[; ;gemsecs.c: 464:   *t_link = LINK_STATE_IDLE;
[e = *U _t_link . `E17017 0 ]
"465
[; ;gemsecs.c: 465:   break;
[e $U 2407  ]
"466
[; ;gemsecs.c: 466:  }
}
[e $U 2407  ]
[e :U 2408 ]
[e [\ -> *U _t_link `ui , $ -> . `E17017 0 `ui 2409
 , $ -> . `E17017 1 `ui 2410
 , $ -> . `E17017 2 `ui 2418
 , $ -> . `E17017 3 `ui 2427
 , $ -> . `E17017 5 `ui 2432
 , $ -> . `E17017 6 `ui 2436
 , $ -> . `E17017 4 `ui 2437
 2438 ]
[e :U 2407 ]
"468
[; ;gemsecs.c: 468:  return *t_link;
[e ) *U _t_link ]
[e $UE 2406  ]
"469
[; ;gemsecs.c: 469: }
[e :UE 2406 ]
}
"472
[; ;gemsecs.c: 472: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _secs_send `(a ~T0 @X0 1 sf4`*uc`Cuc`Ca`Cuc ]
"473
[; ;gemsecs.c: 473: {
{
[e :U _secs_send ]
"472
[; ;gemsecs.c: 472: static _Bool secs_send(uint8_t *byte_block, const uint8_t length, const _Bool fake, const uint8_t s_uart)
[v _byte_block `*uc ~T0 @X0 1 r1 ]
[v _length `Cuc ~T0 @X0 1 r2 ]
[v _fake `Ca ~T0 @X0 1 r3 ]
[v _s_uart `Cuc ~T0 @X0 1 r4 ]
"473
[; ;gemsecs.c: 473: {
[f ]
"474
[; ;gemsecs.c: 474:  uint8_t i, *k;
[v _i `uc ~T0 @X0 1 a ]
[v _k `*uc ~T0 @X0 1 a ]
"475
[; ;gemsecs.c: 475:  uint16_t checksum;
[v _checksum `us ~T0 @X0 1 a ]
"477
[; ;gemsecs.c: 477:  k = (uint8_t *) byte_block;
[e = _k _byte_block ]
"479
[; ;gemsecs.c: 479:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"480
[; ;gemsecs.c: 480:  V.error = LINK_ERROR_NONE;
[e = . _V 15 -> . `E17026 0 `uc ]
"481
[; ;gemsecs.c: 481:  if ((length - 3) != k[length - 1]) {
[e $ ! != - -> _length `i -> 3 `i -> *U + _k * -> - -> _length `i -> 1 `i `x -> -> # *U _k `i `x `i 2440  ]
{
"482
[; ;gemsecs.c: 482:   V.error = LINK_ERROR_SEND;
[e = . _V 15 -> . `E17026 8 `uc ]
"483
[; ;gemsecs.c: 483:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"484
[; ;gemsecs.c: 484:   V.failed_send = 1;
[e = . _V 34 -> -> 1 `i `uc ]
"485
[; ;gemsecs.c: 485:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2439  ]
"486
[; ;gemsecs.c: 486:  }
}
[e :U 2440 ]
"493
[; ;gemsecs.c: 493:  checksum = block_checksum(&k[2], length - 3);
[e = _checksum ( _block_checksum (2 , &U *U + _k * -> -> 2 `i `x -> -> # *U _k `i `x -> - -> _length `i -> 3 `i `us ]
"494
[; ;gemsecs.c: 494:  k[0] = checksum & 0xff;
[e = *U + _k * -> -> 0 `i `x -> -> # *U _k `i `x -> & -> _checksum `ui -> -> 255 `i `ui `uc ]
"495
[; ;gemsecs.c: 495:  k[1] = (checksum >> 8)&0xff;
[e = *U + _k * -> -> 1 `i `x -> -> # *U _k `i `x -> & >> -> _checksum `ui -> 8 `i -> -> 255 `i `ui `uc ]
"496
[; ;gemsecs.c: 496:  V.t_checksum = checksum;
[e = . _V 22 _checksum ]
"498
[; ;gemsecs.c: 498:  switch (s_uart) {
[e $U 2442  ]
{
"499
[; ;gemsecs.c: 499:  case 2:
[e :U 2443 ]
"500
[; ;gemsecs.c: 500:   while (UART2_is_tx_ready() < 64);
[e $U 2444  ]
[e :U 2445 ]
[e :U 2444 ]
[e $ < -> ( _UART2_is_tx_ready ..  `i -> 64 `i 2445  ]
[e :U 2446 ]
"501
[; ;gemsecs.c: 501:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 2447  ]
[e $U 2448  ]
[e :U 2447 ]
{
"502
[; ;gemsecs.c: 502:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 2450  ]
{
"503
[; ;gemsecs.c: 503:     UART2_put_buffer(k[i - 1]);
[e ( _UART2_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"504
[; ;gemsecs.c: 504:    } else {
}
[e $U 2451  ]
[e :U 2450 ]
{
"506
[; ;gemsecs.c: 506:     UART2_Write(k[i - 1]);
[e ( _UART2_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"507
[; ;gemsecs.c: 507:    }
}
[e :U 2451 ]
"508
[; ;gemsecs.c: 508:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 2447  ]
[e :U 2448 ]
}
"509
[; ;gemsecs.c: 509:   break;
[e $U 2441  ]
"510
[; ;gemsecs.c: 510:  case 1:
[e :U 2452 ]
"511
[; ;gemsecs.c: 511:  default:
[e :U 2453 ]
"512
[; ;gemsecs.c: 512:   while (UART1_is_tx_ready() < 64);
[e $U 2454  ]
[e :U 2455 ]
[e :U 2454 ]
[e $ < -> ( _UART1_is_tx_ready ..  `i -> 64 `i 2455  ]
[e :U 2456 ]
"513
[; ;gemsecs.c: 513:   for (i = length; i > 0; i--) {
{
[e = _i _length ]
[e $ > -> _i `i -> 0 `i 2457  ]
[e $U 2458  ]
[e :U 2457 ]
{
"514
[; ;gemsecs.c: 514:    if (fake) {
[e $ ! != -> _fake `i -> 0 `i 2460  ]
{
"515
[; ;gemsecs.c: 515:     UART1_put_buffer(k[i - 1]);
[e ( _UART1_put_buffer (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"516
[; ;gemsecs.c: 516:    } else {
}
[e $U 2461  ]
[e :U 2460 ]
{
"518
[; ;gemsecs.c: 518:     UART1_Write(k[i - 1]);
[e ( _UART1_Write (1 *U + _k * -> - -> _i `i -> 1 `i `x -> -> # *U _k `i `x ]
"519
[; ;gemsecs.c: 519:    }
}
[e :U 2461 ]
"520
[; ;gemsecs.c: 520:   }
}
[e -- _i -> -> 1 `i `uc ]
[e $ > -> _i `i -> 0 `i 2457  ]
[e :U 2458 ]
}
"521
[; ;gemsecs.c: 521:   break;
[e $U 2441  ]
"522
[; ;gemsecs.c: 522:  }
}
[e $U 2441  ]
[e :U 2442 ]
[e [\ _s_uart , $ -> 2 `i 2443
 , $ -> 1 `i 2452
 2453 ]
[e :U 2441 ]
"524
[; ;gemsecs.c: 524:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2439  ]
"525
[; ;gemsecs.c: 525: }
[e :UE 2439 ]
}
"530
[; ;gemsecs.c: 530: void hb_message()
[v _hb_message `(v ~T0 @X0 1 ef ]
"531
[; ;gemsecs.c: 531: {
{
[e :U _hb_message ]
[f ]
"532
[; ;gemsecs.c: 532:  V.ping++;
[e ++ . _V 25 -> -> 1 `i `us ]
"533
[; ;gemsecs.c: 533:  V.s_state = SEQ_STATE_TX;
[e = . _V 0 . `E16987 2 ]
"534
[; ;gemsecs.c: 534:  V.failed_send = 0;
[e = . _V 34 -> -> 0 `i `uc ]
"535
[; ;gemsecs.c: 535:  V.t_l_state = LINK_STATE_IDLE;
[e = . _V 6 . `E17017 0 ]
"536
[; ;gemsecs.c: 536:  if (V.msg_error == MSG_ERROR_NONE) {
[e $ ! == -> . _V 17 `i -> . `E17037 0 `i 2463  ]
{
"537
[; ;gemsecs.c: 537:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"538
[; ;gemsecs.c: 538:   V.function = 2;
[e = . _V 14 -> -> 2 `i `uc ]
"539
[; ;gemsecs.c: 539:  } else {
}
[e $U 2464  ]
[e :U 2463 ]
{
"540
[; ;gemsecs.c: 540:   V.stream = 1;
[e = . _V 13 -> -> 1 `i `uc ]
"541
[; ;gemsecs.c: 541:   V.function = 14;
[e = . _V 14 -> -> 14 `i `uc ]
"542
[; ;gemsecs.c: 542:  }
}
[e :U 2464 ]
"543
[; ;gemsecs.c: 543: }
[e :UE 2462 ]
}
"548
[; ;gemsecs.c: 548: _Bool sequence_messages(const uint8_t sid)
[v _sequence_messages `(a ~T0 @X0 1 ef1`uc ]
"549
[; ;gemsecs.c: 549: {
{
[e :U _sequence_messages ]
"548
[; ;gemsecs.c: 548: _Bool sequence_messages(const uint8_t sid)
[v _sid `Cuc ~T0 @X0 1 r1 ]
"549
[; ;gemsecs.c: 549: {
[f ]
"550
[; ;gemsecs.c: 550:  V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E17037 0 `uc ]
"551
[; ;gemsecs.c: 551:  switch (sid) {
[e $U 2467  ]
{
"552
[; ;gemsecs.c: 552:  case 1:
[e :U 2468 ]
"553
[; ;gemsecs.c: 553:   S[0].stack = 6;
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 3 -> -> 6 `i `uc ]
"554
[; ;gemsecs.c: 554:   S[0].message = HC33[1];
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"555
[; ;gemsecs.c: 555:   S[1].message = HC33[1];
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"556
[; ;gemsecs.c: 556:   S[2].message = HC33[1];
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 1 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"557
[; ;gemsecs.c: 557:   S[3].message = HC33[0];
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"558
[; ;gemsecs.c: 558:   S[4].message = HC33[0];
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"559
[; ;gemsecs.c: 559:   S[5].message = HC33[0];
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 *U + &U _HC33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _HC33 `ui `ux ]
"561
[; ;gemsecs.c: 561:   S[0].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"562
[; ;gemsecs.c: 562:   S[1].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"563
[; ;gemsecs.c: 563:   S[2].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"564
[; ;gemsecs.c: 564:   S[3].message.data[0] = 0x01;
[e = *U + &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 1 `i `uc ]
"565
[; ;gemsecs.c: 565:   S[4].message.data[0] = 0x02;
[e = *U + &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 2 `i `uc ]
"566
[; ;gemsecs.c: 566:   S[5].message.data[0] = 0x03;
[e = *U + &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux -> -> 3 `i `uc ]
"568
[; ;gemsecs.c: 568:   S[0].delay = 10000;
[e = . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"569
[; ;gemsecs.c: 569:   S[1].delay = 10000;
[e = . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"570
[; ;gemsecs.c: 570:   S[2].delay = 10000;
[e = . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"571
[; ;gemsecs.c: 571:   S[3].delay = 10000;
[e = . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"572
[; ;gemsecs.c: 572:   S[4].delay = 10000;
[e = . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"573
[; ;gemsecs.c: 573:   S[5].delay = 10000;
[e = . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 2 -> -> 10000 `i `us ]
"575
[; ;gemsecs.c: 575:   S[0].block.header = (uint8_t*) & S[0].message;
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"576
[; ;gemsecs.c: 576:   S[0].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"577
[; ;gemsecs.c: 577:   S[1].block.header = (uint8_t*) & S[1].message;
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"578
[; ;gemsecs.c: 578:   S[1].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"579
[; ;gemsecs.c: 579:   S[2].block.header = (uint8_t*) & S[2].message;
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"580
[; ;gemsecs.c: 580:   S[2].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 2 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"581
[; ;gemsecs.c: 581:   S[3].block.header = (uint8_t*) & S[3].message;
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"582
[; ;gemsecs.c: 582:   S[3].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 3 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"583
[; ;gemsecs.c: 583:   S[4].block.header = (uint8_t*) & S[4].message;
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"584
[; ;gemsecs.c: 584:   S[4].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 4 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"585
[; ;gemsecs.c: 585:   S[5].block.header = (uint8_t*) & S[5].message;
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 0 -> &U . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 0 `*uc ]
"586
[; ;gemsecs.c: 586:   S[5].block.length = sizeof(header33);
[e = . . *U + &U _S * -> -> -> 5 `i `ui `ux -> -> # *U &U _S `ui `ux 1 1 -> -> # `S2297 `ui `uc ]
"587
[; ;gemsecs.c: 587:   V.stack = S[0].stack;
[e = . _V 39 . *U + &U _S * -> -> -> 0 `i `ui `ux -> -> # *U &U _S `ui `ux 3 ]
"588
[; ;gemsecs.c: 588:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17379 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"589
[; ;gemsecs.c: 589:   break;
[e $U 2466  ]
"590
[; ;gemsecs.c: 590:  case 10:
[e :U 2469 ]
"591
[; ;gemsecs.c: 591:  case 11:
[e :U 2470 ]
"592
[; ;gemsecs.c: 592:   D[0].stack = 1;
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 3 -> -> 1 `i `uc ]
"593
[; ;gemsecs.c: 593:   D[0].message = H153[0];
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 0 *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux ]
"594
[; ;gemsecs.c: 594:   D[0].delay = 5000;
[e = . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 2 -> -> 5000 `i `us ]
"595
[; ;gemsecs.c: 595:   D[0].block.header = (uint8_t*) & D[0].message;
[e = . . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 1 0 -> &U . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 0 `*uc ]
"596
[; ;gemsecs.c: 596:   D[0].block.length = sizeof(header153);
[e = . . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 1 1 -> -> # `S2298 `ui `uc ]
"597
[; ;gemsecs.c: 597:   V.stack = D[0].stack;
[e = . _V 39 . *U + &U _D * -> -> -> 0 `i `ui `ux -> -> # *U &U _D `ui `ux 3 ]
"598
[; ;gemsecs.c: 598:   StartTimer(TMR_HBIO, D[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17379 6 `uc . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 2 ]
"599
[; ;gemsecs.c: 599:   break;
[e $U 2466  ]
"600
[; ;gemsecs.c: 600:  default:
[e :U 2471 ]
"601
[; ;gemsecs.c: 601:   V.stack = 0;
[e = . _V 39 -> -> 0 `i `uc ]
"602
[; ;gemsecs.c: 602:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2465  ]
"603
[; ;gemsecs.c: 603:   break;
[e $U 2466  ]
"604
[; ;gemsecs.c: 604:  }
}
[e $U 2466  ]
[e :U 2467 ]
[e [\ _sid , $ -> 1 `i 2468
 , $ -> 10 `i 2469
 , $ -> 11 `i 2470
 2471 ]
[e :U 2466 ]
"606
[; ;gemsecs.c: 606:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2465  ]
"607
[; ;gemsecs.c: 607: }
[e :UE 2465 ]
}
"612
[; ;gemsecs.c: 612: void terminal_format(DISPLAY_TYPES t_format)
[v _terminal_format `(v ~T0 @X0 1 ef1`E17472 ]
"613
[; ;gemsecs.c: 613: {
{
[e :U _terminal_format ]
"612
[; ;gemsecs.c: 612: void terminal_format(DISPLAY_TYPES t_format)
[v _t_format `E17472 ~T0 @X0 1 r1 ]
"613
[; ;gemsecs.c: 613: {
[f ]
"614
[; ;gemsecs.c: 614:  switch (t_format) {
[e $U 2474  ]
{
"615
[; ;gemsecs.c: 615:  case display_message:
[e :U 2475 ]
"616
[; ;gemsecs.c: 616:   sprintf(V.terminal, msg0,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg0 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 1C ]
"618
[; ;gemsecs.c: 618:   break;
[e $U 2473  ]
"619
[; ;gemsecs.c: 619:  case display_online:
[e :U 2476 ]
"620
[; ;gemsecs.c: 620:   sprintf(V.terminal, msg1,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg1 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 2C ]
"622
[; ;gemsecs.c: 622:   break;
[e $U 2473  ]
"623
[; ;gemsecs.c: 623:  case display_comm:
[e :U 2477 ]
"624
[; ;gemsecs.c: 624:   sprintf(V.terminal, msg2,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg2 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 3C ]
"626
[; ;gemsecs.c: 626:   break;
[e $U 2473  ]
"627
[; ;gemsecs.c: 627:  default:
[e :U 2478 ]
"628
[; ;gemsecs.c: 628:   sprintf(V.terminal, msg99,
[e ( _sprintf (1 , , , , , , , (. , &U . _V 8 &U _msg99 -> . _V 29 `ui -> . _V 5 `ui -> . _V 35 `i -> . _V 6 `ui -> . _V 34 `i -> . _V 23 `ui :s 4C ]
"630
[; ;gemsecs.c: 630:   break;
[e $U 2473  ]
"631
[; ;gemsecs.c: 631:  }
}
[e $U 2473  ]
[e :U 2474 ]
[e [\ -> _t_format `ui , $ -> . `E17472 0 `ui 2475
 , $ -> . `E17472 1 `ui 2476
 , $ -> . `E17472 2 `ui 2477
 2478 ]
[e :U 2473 ]
"633
[; ;gemsecs.c: 633: }
[e :UE 2472 ]
}
"638
[; ;gemsecs.c: 638: uint16_t format_display_text(const char *data)
[v _format_display_text `(us ~T0 @X0 1 ef1`*Cuc ]
"639
[; ;gemsecs.c: 639: {
{
[e :U _format_display_text ]
"638
[; ;gemsecs.c: 638: uint16_t format_display_text(const char *data)
[v _data `*Cuc ~T0 @X0 1 r1 ]
"639
[; ;gemsecs.c: 639: {
[f ]
"640
[; ;gemsecs.c: 640:  int16_t j, i = 0, k, z = 0;
[v _j `s ~T0 @X0 1 a ]
[v _i `s ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `s ]
[v _k `s ~T0 @X0 1 a ]
[v _z `s ~T0 @X0 1 a ]
[e = _z -> -> 0 `i `s ]
"642
[; ;gemsecs.c: 642:  k = (int16_t) strlen(data);
[e = _k -> ( _strlen (1 _data `s ]
"644
[; ;gemsecs.c: 644:  if (!k)
[e $ ! ! != -> _k `i -> 0 `i 2480  ]
"645
[; ;gemsecs.c: 645:   return(uint16_t) k;
[e ) -> _k `us ]
[e $UE 2479  ]
[e :U 2480 ]
"650
[; ;gemsecs.c: 650:  for (j = 135; j >= z; j--) {
{
[e = _j -> -> 135 `i `s ]
[e $U 2484  ]
[e :U 2481 ]
{
"651
[; ;gemsecs.c: 651:   if (i < k) {
[e $ ! < -> _i `i -> _k `i 2485  ]
{
"652
[; ;gemsecs.c: 652:    H153[0].data[j] = data[i++];
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> _j `us `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux -> *U + _data * -> ++ _i -> -> 1 `i `s `x -> -> # *U _data `i `x `uc ]
"653
[; ;gemsecs.c: 653:   } else {
}
[e $U 2486  ]
[e :U 2485 ]
{
"654
[; ;gemsecs.c: 654:    H153[0].data[j] = ' ';
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> _j `us `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux -> -> 32 `ui `uc ]
"655
[; ;gemsecs.c: 655:   }
}
[e :U 2486 ]
"656
[; ;gemsecs.c: 656:  }
}
[e -- _j -> -> 1 `i `s ]
[e :U 2484 ]
[e $ >= -> _j `i -> _z `i 2481  ]
[e :U 2482 ]
}
"657
[; ;gemsecs.c: 657:  return(uint16_t) k;
[e ) -> _k `us ]
[e $UE 2479  ]
"658
[; ;gemsecs.c: 658: }
[e :UE 2479 ]
}
"663
[; ;gemsecs.c: 663: static void parse_ll(void)
[v _parse_ll `(v ~T0 @X0 1 sf ]
"664
[; ;gemsecs.c: 664: {
{
[e :U _parse_ll ]
[f ]
"665
[; ;gemsecs.c: 665:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 41 5 `i -> 1 `i 2488  ]
{
"666
[; ;gemsecs.c: 666:   switch (V.response.mparm) {
[e $U 2490  ]
{
"667
[; ;gemsecs.c: 667:   case '1':
[e :U 2491 ]
"668
[; ;gemsecs.c: 668:   case '2':
[e :U 2492 ]
"669
[; ;gemsecs.c: 669:   case '3':
[e :U 2493 ]
"670
[; ;gemsecs.c: 670:   case 'A':
[e :U 2494 ]
"671
[; ;gemsecs.c: 671:   case 'B':
[e :U 2495 ]
"672
[; ;gemsecs.c: 672:   case 'C':
[e :U 2496 ]
"673
[; ;gemsecs.c: 673:   case 'a':
[e :U 2497 ]
"674
[; ;gemsecs.c: 674:   case 'b':
[e :U 2498 ]
"675
[; ;gemsecs.c: 675:   case 'c':
[e :U 2499 ]
"676
[; ;gemsecs.c: 676:    H33[0].data[0] = V.response.mparm & 0x03;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> & -> . . _V 41 4 `i -> 3 `i `uc ]
"677
[; ;gemsecs.c: 677:    break;
[e $U 2489  ]
"678
[; ;gemsecs.c: 678:   default:
[e :U 2500 ]
"679
[; ;gemsecs.c: 679:    H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"680
[; ;gemsecs.c: 680:    break;
[e $U 2489  ]
"681
[; ;gemsecs.c: 681:   }
}
[e $U 2489  ]
[e :U 2490 ]
[e [\ . . _V 41 4 , $ -> -> 49 `ui `i 2491
 , $ -> -> 50 `ui `i 2492
 , $ -> -> 51 `ui `i 2493
 , $ -> -> 65 `ui `i 2494
 , $ -> -> 66 `ui `i 2495
 , $ -> -> 67 `ui `i 2496
 , $ -> -> 97 `ui `i 2497
 , $ -> -> 98 `ui `i 2498
 , $ -> -> 99 `ui `i 2499
 2500 ]
[e :U 2489 ]
"682
[; ;gemsecs.c: 682:  } else {
}
[e $U 2501  ]
[e :U 2488 ]
{
"683
[; ;gemsecs.c: 683:   H33[0].data[0] = 0x01;
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 1 `i `uc ]
"684
[; ;gemsecs.c: 684:  }
}
[e :U 2501 ]
"685
[; ;gemsecs.c: 685:  V.llid = H33[0].data[0];
[e = . _V 43 *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux ]
"686
[; ;gemsecs.c: 686: }
[e :UE 2487 ]
}
"691
[; ;gemsecs.c: 691: static void parse_sid(void)
[v _parse_sid `(v ~T0 @X0 1 sf ]
"692
[; ;gemsecs.c: 692: {
{
[e :U _parse_sid ]
[f ]
"693
[; ;gemsecs.c: 693:  if (V.response.cmdlen > 1) {
[e $ ! > -> . . _V 41 5 `i -> 1 `i 2503  ]
{
"694
[; ;gemsecs.c: 694:   switch (V.response.mparm) {
[e $U 2505  ]
{
"695
[; ;gemsecs.c: 695:   case '1':
[e :U 2506 ]
"696
[; ;gemsecs.c: 696:   case '2':
[e :U 2507 ]
"697
[; ;gemsecs.c: 697:   case '3':
[e :U 2508 ]
"698
[; ;gemsecs.c: 698:   case 'A':
[e :U 2509 ]
"699
[; ;gemsecs.c: 699:   case 'B':
[e :U 2510 ]
"700
[; ;gemsecs.c: 700:   case 'C':
[e :U 2511 ]
"701
[; ;gemsecs.c: 701:   case 'a':
[e :U 2512 ]
"702
[; ;gemsecs.c: 702:   case 'b':
[e :U 2513 ]
"703
[; ;gemsecs.c: 703:   case 'c':
[e :U 2514 ]
"704
[; ;gemsecs.c: 704:    V.sid = V.response.mparm & 0x03;
[e = . _V 44 -> & -> . . _V 41 4 `i -> 3 `i `uc ]
"705
[; ;gemsecs.c: 705:    break;
[e $U 2504  ]
"706
[; ;gemsecs.c: 706:   default:
[e :U 2515 ]
"707
[; ;gemsecs.c: 707:    V.sid = 0x01;
[e = . _V 44 -> -> 1 `i `uc ]
"708
[; ;gemsecs.c: 708:    break;
[e $U 2504  ]
"709
[; ;gemsecs.c: 709:   }
}
[e $U 2504  ]
[e :U 2505 ]
[e [\ . . _V 41 4 , $ -> -> 49 `ui `i 2506
 , $ -> -> 50 `ui `i 2507
 , $ -> -> 51 `ui `i 2508
 , $ -> -> 65 `ui `i 2509
 , $ -> -> 66 `ui `i 2510
 , $ -> -> 67 `ui `i 2511
 , $ -> -> 97 `ui `i 2512
 , $ -> -> 98 `ui `i 2513
 , $ -> -> 99 `ui `i 2514
 2515 ]
[e :U 2504 ]
"710
[; ;gemsecs.c: 710:  } else {
}
[e $U 2516  ]
[e :U 2503 ]
{
"711
[; ;gemsecs.c: 711:   V.sid = 0x01;
[e = . _V 44 -> -> 1 `i `uc ]
"712
[; ;gemsecs.c: 712:  }
}
[e :U 2516 ]
"713
[; ;gemsecs.c: 713: }
[e :UE 2502 ]
}
"718
[; ;gemsecs.c: 718: P_CODES s10f1_opcmd(void)
[v _s10f1_opcmd `(E16945 ~T0 @X0 1 ef ]
"719
[; ;gemsecs.c: 719: {
{
[e :U _s10f1_opcmd ]
[f ]
"720
[; ;gemsecs.c: 720:  sprintf(V.info, " Terminal          ");
[e ( _sprintf (1 , &U . _V 9 :s 5C ]
"721
[; ;gemsecs.c: 721:  V.response.cmdlen = V.response.ack[6];
[e = . . _V 41 5 *U + &U . . _V 41 0 * -> -> -> 6 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"722
[; ;gemsecs.c: 722:  V.response.TID = V.response.ack[4];
[e = . . _V 41 2 *U + &U . . _V 41 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"723
[; ;gemsecs.c: 723:  V.response.mcode = V.response.ack[7];
[e = . . _V 41 3 *U + &U . . _V 41 0 * -> -> -> 7 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"724
[; ;gemsecs.c: 724:  V.response.mparm = V.response.ack[8];
[e = . . _V 41 4 *U + &U . . _V 41 0 * -> -> -> 8 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux ]
"726
[; ;gemsecs.c: 726:  if (V.response.cmdlen == 0)
[e $ ! == -> . . _V 41 5 `i -> 0 `i 2518  ]
"727
[; ;gemsecs.c: 727:   return CODE_ERR;
[e ) . `E16945 12 ]
[e $UE 2517  ]
[e :U 2518 ]
"729
[; ;gemsecs.c: 729:  if (V.response.mcode == 'M' || V.response.mcode == 'm')
[e $ ! || == -> . . _V 41 3 `ui -> 77 `ui == -> . . _V 41 3 `ui -> 109 `ui 2519  ]
"730
[; ;gemsecs.c: 730:   return CODE_TS;
[e ) . `E16945 0 ]
[e $UE 2517  ]
[e :U 2519 ]
"732
[; ;gemsecs.c: 732:  if (V.response.mcode == 'C' || V.response.mcode == 'c') {
[e $ ! || == -> . . _V 41 3 `ui -> 67 `ui == -> . . _V 41 3 `ui -> 99 `ui 2520  ]
{
"733
[; ;gemsecs.c: 733:   parse_ll();
[e ( _parse_ll ..  ]
"735
[; ;gemsecs.c: 735:   switch (V.e_types) {
[e $U 2522  ]
{
"736
[; ;gemsecs.c: 736:   case GEM_VII80:
[e :U 2523 ]
"737
[; ;gemsecs.c: 737:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"738
[; ;gemsecs.c: 738:    H33[0].data[17] = '6';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 54 `ui `uc ]
"739
[; ;gemsecs.c: 739:    break;
[e $U 2521  ]
"740
[; ;gemsecs.c: 740:   case GEM_E220:
[e :U 2524 ]
"741
[; ;gemsecs.c: 741:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"742
[; ;gemsecs.c: 742:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"743
[; ;gemsecs.c: 743:    break;
[e $U 2521  ]
"744
[; ;gemsecs.c: 744:   default:
[e :U 2525 ]
"745
[; ;gemsecs.c: 745:    break;
[e $U 2521  ]
"746
[; ;gemsecs.c: 746:   }
}
[e $U 2521  ]
[e :U 2522 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2523
 , $ -> . `E17011 2 `ui 2524
 2525 ]
[e :U 2521 ]
"748
[; ;gemsecs.c: 748:   return CODE_LOAD;
[e ) . `E16945 7 ]
[e $UE 2517  ]
"749
[; ;gemsecs.c: 749:  }
}
[e :U 2520 ]
"751
[; ;gemsecs.c: 751:  if (V.response.mcode == 'R' || V.response.mcode == 'r') {
[e $ ! || == -> . . _V 41 3 `ui -> 82 `ui == -> . . _V 41 3 `ui -> 114 `ui 2526  ]
{
"752
[; ;gemsecs.c: 752:   parse_ll();
[e ( _parse_ll ..  ]
"754
[; ;gemsecs.c: 754:   switch (V.e_types) {
[e $U 2528  ]
{
"755
[; ;gemsecs.c: 755:   case GEM_VII80:
[e :U 2529 ]
"756
[; ;gemsecs.c: 756:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"757
[; ;gemsecs.c: 757:    H33[0].data[17] = '7';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 55 `ui `uc ]
"758
[; ;gemsecs.c: 758:    break;
[e $U 2527  ]
"759
[; ;gemsecs.c: 759:   case GEM_E220:
[e :U 2530 ]
"760
[; ;gemsecs.c: 760:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"761
[; ;gemsecs.c: 761:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"762
[; ;gemsecs.c: 762:    break;
[e $U 2527  ]
"763
[; ;gemsecs.c: 763:   default:
[e :U 2531 ]
"764
[; ;gemsecs.c: 764:    break;
[e $U 2527  ]
"765
[; ;gemsecs.c: 765:   }
}
[e $U 2527  ]
[e :U 2528 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2529
 , $ -> . `E17011 2 `ui 2530
 2531 ]
[e :U 2527 ]
"767
[; ;gemsecs.c: 767:   return CODE_LOAD;
[e ) . `E16945 7 ]
[e $UE 2517  ]
"768
[; ;gemsecs.c: 768:  }
}
[e :U 2526 ]
"770
[; ;gemsecs.c: 770:  if (V.response.mcode == 'P' || V.response.mcode == 'p') {
[e $ ! || == -> . . _V 41 3 `ui -> 80 `ui == -> . . _V 41 3 `ui -> 112 `ui 2532  ]
{
"771
[; ;gemsecs.c: 771:   parse_ll();
[e ( _parse_ll ..  ]
"773
[; ;gemsecs.c: 773:   switch (V.e_types) {
[e $U 2534  ]
{
"774
[; ;gemsecs.c: 774:   case GEM_VII80:
[e :U 2535 ]
"775
[; ;gemsecs.c: 775:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"776
[; ;gemsecs.c: 776:    H33[0].data[17] = '8';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 56 `ui `uc ]
"777
[; ;gemsecs.c: 777:    break;
[e $U 2533  ]
"778
[; ;gemsecs.c: 778:   case GEM_E220:
[e :U 2536 ]
"779
[; ;gemsecs.c: 779:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"780
[; ;gemsecs.c: 780:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"781
[; ;gemsecs.c: 781:    break;
[e $U 2533  ]
"782
[; ;gemsecs.c: 782:   default:
[e :U 2537 ]
"783
[; ;gemsecs.c: 783:    break;
[e $U 2533  ]
"784
[; ;gemsecs.c: 784:   }
}
[e $U 2533  ]
[e :U 2534 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2535
 , $ -> . `E17011 2 `ui 2536
 2537 ]
[e :U 2533 ]
"786
[; ;gemsecs.c: 786:   return CODE_PUMP;
[e ) . `E16945 9 ]
[e $UE 2517  ]
"787
[; ;gemsecs.c: 787:  }
}
[e :U 2532 ]
"789
[; ;gemsecs.c: 789:  if (V.response.mcode == 'O' || V.response.mcode == 'o') {
[e $ ! || == -> . . _V 41 3 `ui -> 79 `ui == -> . . _V 41 3 `ui -> 111 `ui 2538  ]
{
"790
[; ;gemsecs.c: 790:   parse_ll();
[e ( _parse_ll ..  ]
"792
[; ;gemsecs.c: 792:   switch (V.e_types) {
[e $U 2540  ]
{
"793
[; ;gemsecs.c: 793:   case GEM_VII80:
[e :U 2541 ]
"794
[; ;gemsecs.c: 794:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"795
[; ;gemsecs.c: 795:    H33[0].data[17] = '2';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 50 `ui `uc ]
"796
[; ;gemsecs.c: 796:    break;
[e $U 2539  ]
"797
[; ;gemsecs.c: 797:   case GEM_E220:
[e :U 2542 ]
"798
[; ;gemsecs.c: 798:    H33[0].data[18] = '1';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 18 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 49 `ui `uc ]
"799
[; ;gemsecs.c: 799:    H33[0].data[17] = '0';
[e = *U + &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 * -> -> -> 17 `i `ui `ux -> -> # *U &U . *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux 1 `ui `ux -> -> 48 `ui `uc ]
"800
[; ;gemsecs.c: 800:    break;
[e $U 2539  ]
"801
[; ;gemsecs.c: 801:   default:
[e :U 2543 ]
"802
[; ;gemsecs.c: 802:    break;
[e $U 2539  ]
"803
[; ;gemsecs.c: 803:   }
}
[e $U 2539  ]
[e :U 2540 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2541
 , $ -> . `E17011 2 `ui 2542
 2543 ]
[e :U 2539 ]
"805
[; ;gemsecs.c: 805:   return CODE_UNLOAD;
[e ) . `E16945 8 ]
[e $UE 2517  ]
"806
[; ;gemsecs.c: 806:  }
}
[e :U 2538 ]
"808
[; ;gemsecs.c: 808:  if (V.response.mcode == 'L' || V.response.mcode == 'l') {
[e $ ! || == -> . . _V 41 3 `ui -> 76 `ui == -> . . _V 41 3 `ui -> 108 `ui 2544  ]
{
"809
[; ;gemsecs.c: 809:   sprintf(V.info, " Log file reset          ");
[e ( _sprintf (1 , &U . _V 9 :s 6C ]
"810
[; ;gemsecs.c: 810:   return CODE_LOG;
[e ) . `E16945 6 ]
[e $UE 2517  ]
"811
[; ;gemsecs.c: 811:  }
}
[e :U 2544 ]
"813
[; ;gemsecs.c: 813:  if (V.response.mcode == 'S' || V.response.mcode == 's') {
[e $ ! || == -> . . _V 41 3 `ui -> 83 `ui == -> . . _V 41 3 `ui -> 115 `ui 2545  ]
{
"814
[; ;gemsecs.c: 814:   switch (V.e_types) {
[e $U 2547  ]
{
"815
[; ;gemsecs.c: 815:   case GEM_VII80:
[e :U 2548 ]
"816
[; ;gemsecs.c: 816:    break;
[e $U 2546  ]
"817
[; ;gemsecs.c: 817:   case GEM_E220:
[e :U 2549 ]
"818
[; ;gemsecs.c: 818:    break;
[e $U 2546  ]
"819
[; ;gemsecs.c: 819:   default:
[e :U 2550 ]
"820
[; ;gemsecs.c: 820:    break;
[e $U 2546  ]
"821
[; ;gemsecs.c: 821:   }
}
[e $U 2546  ]
[e :U 2547 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2548
 , $ -> . `E17011 2 `ui 2549
 2550 ]
[e :U 2546 ]
"822
[; ;gemsecs.c: 822:   return CODE_SEQUENCE;
[e ) . `E16945 11 ]
[e $UE 2517  ]
"823
[; ;gemsecs.c: 823:  }
}
[e :U 2545 ]
"825
[; ;gemsecs.c: 825:  if (V.response.mcode == 'D' || V.response.mcode == 'd') {
[e $ ! || == -> . . _V 41 3 `ui -> 68 `ui == -> . . _V 41 3 `ui -> 100 `ui 2551  ]
{
"826
[; ;gemsecs.c: 826:   sprintf(V.info, " Debug Toggle            ");
[e ( _sprintf (1 , &U . _V 9 :s 7C ]
"827
[; ;gemsecs.c: 827:   return CODE_DEBUG;
[e ) . `E16945 5 ]
[e $UE 2517  ]
"828
[; ;gemsecs.c: 828:  }
}
[e :U 2551 ]
"830
[; ;gemsecs.c: 830:  return CODE_TS;
[e ) . `E16945 0 ]
[e $UE 2517  ]
"831
[; ;gemsecs.c: 831: }
[e :UE 2517 ]
}
"836
[; ;gemsecs.c: 836: uint16_t s6f11_opcmd(void)
[v _s6f11_opcmd `(us ~T0 @X0 1 ef ]
"837
[; ;gemsecs.c: 837: {
{
[e :U _s6f11_opcmd ]
[f ]
"838
[; ;gemsecs.c: 838:  V.response.ceid = V.response.ack[9];
[e = . . _V 41 10 -> *U + &U . . _V 41 0 * -> -> -> 9 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux `us ]
"839
[; ;gemsecs.c: 839:  V.response.ceid = H254[0].data[(sizeof(H254[0].data) - 1) - 9];
[e = . . _V 41 10 -> *U + &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 * -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `ux -> -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui `ux `us ]
"841
[; ;gemsecs.c: 841:  V.testing = (sizeof(H254[0].data) - 1) - 9;
[e = . _V 12 -> - - * -> # *U &U . *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux 1 `ui -> -> 244 `i `ui -> -> 1 `i `ui -> -> 9 `i `ui `l ]
"843
[; ;gemsecs.c: 843:  return V.response.ceid;
[e ) . . _V 41 10 ]
[e $UE 2552  ]
"844
[; ;gemsecs.c: 844: }
[e :UE 2552 ]
}
"849
[; ;gemsecs.c: 849: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _gem_messages `(a ~T0 @X0 1 ef2`*S2300`uc ]
"850
[; ;gemsecs.c: 850: {
{
[e :U _gem_messages ]
"849
[; ;gemsecs.c: 849: _Bool gem_messages(response_type *block, const uint8_t sid)
[v _block `*S2300 ~T0 @X0 1 r1 ]
[v _sid `Cuc ~T0 @X0 1 r2 ]
"850
[; ;gemsecs.c: 850: {
[f ]
"851
[; ;gemsecs.c: 851:  if (!V.stack)
[e $ ! ! != -> . _V 39 `i -> 0 `i 2554  ]
"852
[; ;gemsecs.c: 852:   return 0;
[e ) -> -> 0 `i `a ]
[e $UE 2553  ]
[e :U 2554 ]
"854
[; ;gemsecs.c: 854:  switch (sid) {
[e $U 2556  ]
{
"855
[; ;gemsecs.c: 855:  case 1:
[e :U 2557 ]
"856
[; ;gemsecs.c: 856:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17379 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"857
[; ;gemsecs.c: 857:   *block = S[V.stack - 1].block;
[e = *U _block . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 ]
"858
[; ;gemsecs.c: 858:   S[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 2 1 0 . _V 10 ]
"859
[; ;gemsecs.c: 859:   V.llid = S[V.stack - 1].message.data[0];
[e = . _V 43 *U + &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux ]
"860
[; ;gemsecs.c: 860:   break;
[e $U 2555  ]
"861
[; ;gemsecs.c: 861:  case 10:
[e :U 2558 ]
"862
[; ;gemsecs.c: 862:   StartTimer(TMR_HBIO, D[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17379 6 `uc . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 2 ]
"863
[; ;gemsecs.c: 863:   *block = D[V.stack - 1].block;
[e = *U _block . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 1 ]
"864
[; ;gemsecs.c: 864:   D[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _D * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _D `ui `ux 0 2 1 0 . _V 10 ]
"865
[; ;gemsecs.c: 865:   break;
[e $U 2555  ]
"866
[; ;gemsecs.c: 866:  default:
[e :U 2559 ]
"867
[; ;gemsecs.c: 867:   StartTimer(TMR_HBIO, S[V.stack - 1].delay);
[e ( _StartTimer (2 , -> . `E17379 6 `uc . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 2 ]
"868
[; ;gemsecs.c: 868:   *block = S[V.stack - 1].block;
[e = *U _block . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 1 ]
"869
[; ;gemsecs.c: 869:   S[V.stack - 1].message.block.block.systemb = V.ticks;
[e = . . . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 2 1 0 . _V 10 ]
"870
[; ;gemsecs.c: 870:   V.llid = S[V.stack - 1].message.data[0];
[e = . _V 43 *U + &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 * -> -> -> 0 `i `ui `ux -> -> # *U &U . . *U + &U _S * -> -> - -> . _V 39 `i -> 1 `i `ui `ux -> -> # *U &U _S `ui `ux 0 1 `ui `ux ]
"871
[; ;gemsecs.c: 871:   break;
[e $U 2555  ]
"872
[; ;gemsecs.c: 872:  }
}
[e $U 2555  ]
[e :U 2556 ]
[e [\ _sid , $ -> 1 `i 2557
 , $ -> 10 `i 2558
 2559 ]
[e :U 2555 ]
"874
[; ;gemsecs.c: 874:  V.stack--;
[e -- . _V 39 -> -> 1 `i `uc ]
"875
[; ;gemsecs.c: 875:  return 1;
[e ) -> -> 1 `i `a ]
[e $UE 2553  ]
"876
[; ;gemsecs.c: 876: }
[e :UE 2553 ]
}
"881
[; ;gemsecs.c: 881: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _secs_II_message `(S2300 ~T0 @X0 1 ef2`uc`uc ]
"882
[; ;gemsecs.c: 882: {
{
[e :U _secs_II_message ]
"881
[; ;gemsecs.c: 881: response_type secs_II_message(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"882
[; ;gemsecs.c: 882: {
[f ]
"883
[; ;gemsecs.c: 883:  static response_type block;
[v F17702 `S2300 ~T0 @X0 1 s block ]
"884
[; ;gemsecs.c: 884:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"886
[; ;gemsecs.c: 886:  do { LATBbits.LATB4 = ~LATBbits.LATB4; } while(0);
[e :U 2563 ]
{
[e = . . _LATBbits 0 4 -> ~ -> . . _LATBbits 0 4 `i `uc ]
}
[e :U 2562 ]
"887
[; ;gemsecs.c: 887:  V.abort = LINK_ERROR_NONE;
[e = . _V 16 -> . `E17026 0 `uc ]
"888
[; ;gemsecs.c: 888:  V.queue = 0;
[e = . _V 36 -> -> 0 `i `uc ]
"889
[; ;gemsecs.c: 889:  block.respond = 0;
[e = . F17702 4 -> -> 0 `i `uc ]
"891
[; ;gemsecs.c: 891:  if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 6 `uc `i -> 0 `i 2564  ]
{
"892
[; ;gemsecs.c: 892:   if (V.stack) {
[e $ ! != -> . _V 39 `i -> 0 `i 2565  ]
{
"893
[; ;gemsecs.c: 893:    gem_messages(&block, V.sid);
[e ( _gem_messages (2 , &U F17702 . _V 44 ]
"894
[; ;gemsecs.c: 894:    if (V.sid >= 10) {
[e $ ! >= -> . _V 44 `i -> 10 `i 2566  ]
{
"895
[; ;gemsecs.c: 895:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E16960 8 ]
"896
[; ;gemsecs.c: 896:    } else {
}
[e $U 2567  ]
[e :U 2566 ]
{
"897
[; ;gemsecs.c: 897:     set_display_info(DIS_SEQUENCE);
[e ( _set_display_info (1 . `E16960 7 ]
"898
[; ;gemsecs.c: 898:    }
}
[e :U 2567 ]
"899
[; ;gemsecs.c: 899:    vterm_sequence();
[e ( _vterm_sequence ..  ]
"900
[; ;gemsecs.c: 900:    StartTimer(TMR_INFO, 3000);
[e ( _StartTimer (2 , -> . `E17379 7 `uc -> -> 3000 `i `us ]
"901
[; ;gemsecs.c: 901:    V.set_sequ = 1;
[e = . _V 33 -> -> 1 `i `uc ]
"902
[; ;gemsecs.c: 902:    return(block);
[e ) F17702 ]
[e $UE 2560  ]
"903
[; ;gemsecs.c: 903:   }
}
[e :U 2565 ]
"904
[; ;gemsecs.c: 904:   StartTimer(TMR_HBIO, 5000);
[e ( _StartTimer (2 , -> . `E17379 6 `uc -> -> 5000 `i `us ]
"905
[; ;gemsecs.c: 905:  }
}
[e :U 2564 ]
"907
[; ;gemsecs.c: 907:  switch (stream) {
[e $U 2569  ]
{
"908
[; ;gemsecs.c: 908:  case 1:
[e :U 2570 ]
"909
[; ;gemsecs.c: 909:   switch (function) {
[e $U 2572  ]
{
"910
[; ;gemsecs.c: 910:   case 1:
[e :U 2573 ]
"911
[; ;gemsecs.c: 911:    block.header = (uint8_t*) & H12[0];
[e = . F17702 0 -> &U *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"912
[; ;gemsecs.c: 912:    block.length = sizeof(header12);
[e = . F17702 1 -> -> # `S2289 `ui `uc ]
"913
[; ;gemsecs.c: 913:    H12[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H12 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 11 ]
"914
[; ;gemsecs.c: 914:    H10[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 10 ]
"915
[; ;gemsecs.c: 915:    block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"916
[; ;gemsecs.c: 916:    block.reply = (uint8_t*) & H10[0];
[e = . F17702 2 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"917
[; ;gemsecs.c: 917:    block.reply_length = sizeof(header10);
[e = . F17702 3 -> -> # `S2288 `ui `uc ]
"918
[; ;gemsecs.c: 918:    V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"919
[; ;gemsecs.c: 919:    break;
[e $U 2571  ]
"920
[; ;gemsecs.c: 920:   case 2:
[e :U 2574 ]
"921
[; ;gemsecs.c: 921:    block.header = (uint8_t*) & H10[0];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"922
[; ;gemsecs.c: 922:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"923
[; ;gemsecs.c: 923:    H10[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"924
[; ;gemsecs.c: 924:    break;
[e $U 2571  ]
"925
[; ;gemsecs.c: 925:   case 3:
[e :U 2575 ]
"926
[; ;gemsecs.c: 926:    block.header = (uint8_t*) & H14[0];
[e = . F17702 0 -> &U *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux `*uc ]
"927
[; ;gemsecs.c: 927:    block.length = sizeof(header14);
[e = . F17702 1 -> -> # `S2291 `ui `uc ]
"928
[; ;gemsecs.c: 928:    H14[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H14 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H14 `ui `ux 2 1 0 . _V 11 ]
"929
[; ;gemsecs.c: 929:    break;
[e $U 2571  ]
"930
[; ;gemsecs.c: 930:   case 13:
[e :U 2576 ]
"931
[; ;gemsecs.c: 931:    block.header = (uint8_t*) & H17[0];
[e = . F17702 0 -> &U *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux `*uc ]
"932
[; ;gemsecs.c: 932:    block.length = sizeof(header17);
[e = . F17702 1 -> -> # `S2292 `ui `uc ]
"933
[; ;gemsecs.c: 933:    H17[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H17 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H17 `ui `ux 2 1 0 . _V 11 ]
"934
[; ;gemsecs.c: 934:    H12[1].block.block.systemb = V.ticks;
[e = . . . *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux 2 1 0 . _V 10 ]
"935
[; ;gemsecs.c: 935:    block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"936
[; ;gemsecs.c: 936:    block.reply = (uint8_t*) & H12[1];
[e = . F17702 2 -> &U *U + &U _H12 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H12 `ui `ux `*uc ]
"937
[; ;gemsecs.c: 937:    block.reply_length = sizeof(header12);
[e = . F17702 3 -> -> # `S2289 `ui `uc ]
"938
[; ;gemsecs.c: 938:    V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"939
[; ;gemsecs.c: 939:    break;
[e $U 2571  ]
"940
[; ;gemsecs.c: 940:   default:
[e :U 2577 ]
"941
[; ;gemsecs.c: 941:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"942
[; ;gemsecs.c: 942:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"943
[; ;gemsecs.c: 943:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"944
[; ;gemsecs.c: 944:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"945
[; ;gemsecs.c: 945:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"946
[; ;gemsecs.c: 946:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"947
[; ;gemsecs.c: 947:    break;
[e $U 2571  ]
"948
[; ;gemsecs.c: 948:   }
}
[e $U 2571  ]
[e :U 2572 ]
[e [\ _function , $ -> 1 `i 2573
 , $ -> 2 `i 2574
 , $ -> 3 `i 2575
 , $ -> 13 `i 2576
 2577 ]
[e :U 2571 ]
"949
[; ;gemsecs.c: 949:   break;
[e $U 2568  ]
"950
[; ;gemsecs.c: 950:  case 2:
[e :U 2578 ]
"951
[; ;gemsecs.c: 951:   switch (function) {
[e $U 2580  ]
{
"952
[; ;gemsecs.c: 952:   case 17:
[e :U 2581 ]
"954
[; ;gemsecs.c: 954:    block.header = (uint8_t*) & H26[0];
[e = . F17702 0 -> &U *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux `*uc ]
"955
[; ;gemsecs.c: 955:    block.length = sizeof(header26);
[e = . F17702 1 -> -> # `S2295 `ui `uc ]
"956
[; ;gemsecs.c: 956:    H26[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H26 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H26 `ui `ux 3 1 0 . _V 11 ]
"962
[; ;gemsecs.c: 962:    break;
[e $U 2579  ]
"963
[; ;gemsecs.c: 963:   case 25:
[e :U 2582 ]
"964
[; ;gemsecs.c: 964:    block.header = (uint8_t*) & H13[3];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"965
[; ;gemsecs.c: 965:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"966
[; ;gemsecs.c: 966:    H13[3].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 3 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"967
[; ;gemsecs.c: 967:    break;
[e $U 2579  ]
"968
[; ;gemsecs.c: 968:   default:
[e :U 2583 ]
"969
[; ;gemsecs.c: 969:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"970
[; ;gemsecs.c: 970:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"971
[; ;gemsecs.c: 971:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"972
[; ;gemsecs.c: 972:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"973
[; ;gemsecs.c: 973:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"974
[; ;gemsecs.c: 974:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"975
[; ;gemsecs.c: 975:    break;
[e $U 2579  ]
"976
[; ;gemsecs.c: 976:   }
}
[e $U 2579  ]
[e :U 2580 ]
[e [\ _function , $ -> 17 `i 2581
 , $ -> 25 `i 2582
 2583 ]
[e :U 2579 ]
"977
[; ;gemsecs.c: 977:   break;
[e $U 2568  ]
"978
[; ;gemsecs.c: 978:  case 5:
[e :U 2584 ]
"979
[; ;gemsecs.c: 979:   switch (function) {
[e $U 2586  ]
{
"980
[; ;gemsecs.c: 980:   case 1:
[e :U 2587 ]
"981
[; ;gemsecs.c: 981:    block.header = (uint8_t*) & H13[2];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"982
[; ;gemsecs.c: 982:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"983
[; ;gemsecs.c: 983:    H13[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"984
[; ;gemsecs.c: 984:    break;
[e $U 2585  ]
"985
[; ;gemsecs.c: 985:   default:
[e :U 2588 ]
"986
[; ;gemsecs.c: 986:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"987
[; ;gemsecs.c: 987:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"988
[; ;gemsecs.c: 988:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"989
[; ;gemsecs.c: 989:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"990
[; ;gemsecs.c: 990:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"991
[; ;gemsecs.c: 991:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"992
[; ;gemsecs.c: 992:    break;
[e $U 2585  ]
"993
[; ;gemsecs.c: 993:   }
}
[e $U 2585  ]
[e :U 2586 ]
[e [\ _function , $ -> 1 `i 2587
 2588 ]
[e :U 2585 ]
"994
[; ;gemsecs.c: 994:   break;
[e $U 2568  ]
"995
[; ;gemsecs.c: 995:  case 6:
[e :U 2589 ]
"996
[; ;gemsecs.c: 996:   switch (function) {
[e $U 2591  ]
{
"997
[; ;gemsecs.c: 997:    uint32_t ceid = 0;
[v _ceid `ul ~T0 @X0 1 a ]
[e = _ceid -> -> -> 0 `i `l `ul ]
"998
[; ;gemsecs.c: 998:   case 11:
[e :U 2592 ]
"999
[; ;gemsecs.c: 999:    ceid = s6f11_opcmd();
[e = _ceid -> ( _s6f11_opcmd ..  `ul ]
"1000
[; ;gemsecs.c: 1000:    switch (V.e_types) {
[e $U 2594  ]
{
"1001
[; ;gemsecs.c: 1001:    case GEM_VII80:
[e :U 2595 ]
"1002
[; ;gemsecs.c: 1002:     if (ceid == 93 || ceid == 94) {
[e $ ! || == _ceid -> -> -> 93 `i `l `ul == _ceid -> -> -> 94 `i `l `ul 2596  ]
{
"1003
[; ;gemsecs.c: 1003:      V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1004
[; ;gemsecs.c: 1004:      V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1005
[; ;gemsecs.c: 1005:     }
}
[e :U 2596 ]
"1006
[; ;gemsecs.c: 1006:     break;
[e $U 2593  ]
"1007
[; ;gemsecs.c: 1007:    case GEM_E220:
[e :U 2597 ]
"1008
[; ;gemsecs.c: 1008:     if (ceid == 81) {
[e $ ! == _ceid -> -> -> 81 `i `l `ul 2598  ]
{
"1009
[; ;gemsecs.c: 1009:      V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1010
[; ;gemsecs.c: 1010:      V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1011
[; ;gemsecs.c: 1011:     }
}
[e :U 2598 ]
"1012
[; ;gemsecs.c: 1012:     break;
[e $U 2593  ]
"1013
[; ;gemsecs.c: 1013:    default:
[e :U 2599 ]
"1014
[; ;gemsecs.c: 1014:     break;
[e $U 2593  ]
"1015
[; ;gemsecs.c: 1015:    }
}
[e $U 2593  ]
[e :U 2594 ]
[e [\ -> . _V 3 `ui , $ -> . `E17011 1 `ui 2595
 , $ -> . `E17011 2 `ui 2597
 2599 ]
[e :U 2593 ]
"1016
[; ;gemsecs.c: 1016:    if (ceid == 93 || ceid == 94) {
[e $ ! || == _ceid -> -> -> 93 `i `l `ul == _ceid -> -> -> 94 `i `l `ul 2600  ]
{
"1017
[; ;gemsecs.c: 1017:     V.response.host_display_ack = 1;
[e = . . _V 41 7 -> -> 1 `i `uc ]
"1018
[; ;gemsecs.c: 1018:    }
}
[e :U 2600 ]
"1019
[; ;gemsecs.c: 1019:    block.header = (uint8_t*) & H13[0];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1020
[; ;gemsecs.c: 1020:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"1021
[; ;gemsecs.c: 1021:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1022
[; ;gemsecs.c: 1022:    H13[0].block.block.function = 12;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 12 `i `uc ]
"1023
[; ;gemsecs.c: 1023:    break;
[e $U 2590  ]
"1024
[; ;gemsecs.c: 1024:   case 13:
[e :U 2601 ]
"1025
[; ;gemsecs.c: 1025:    block.header = (uint8_t*) & H13[0];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1026
[; ;gemsecs.c: 1026:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"1027
[; ;gemsecs.c: 1027:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1028
[; ;gemsecs.c: 1028:    H13[0].block.block.function = 14;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 14 `i `uc ]
"1029
[; ;gemsecs.c: 1029:    break;
[e $U 2590  ]
"1030
[; ;gemsecs.c: 1030:   case 25:
[e :U 2602 ]
"1031
[; ;gemsecs.c: 1031:    block.header = (uint8_t*) & H13[0];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1032
[; ;gemsecs.c: 1032:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"1033
[; ;gemsecs.c: 1033:    H13[0].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1034
[; ;gemsecs.c: 1034:    H13[0].block.block.function = 26;
[e = . . . *U + &U _H13 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 4 -> -> 26 `i `uc ]
"1035
[; ;gemsecs.c: 1035:    break;
[e $U 2590  ]
"1036
[; ;gemsecs.c: 1036:   default:
[e :U 2603 ]
"1037
[; ;gemsecs.c: 1037:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1038
[; ;gemsecs.c: 1038:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1039
[; ;gemsecs.c: 1039:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"1040
[; ;gemsecs.c: 1040:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1041
[; ;gemsecs.c: 1041:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"1042
[; ;gemsecs.c: 1042:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1043
[; ;gemsecs.c: 1043:    break;
[e $U 2590  ]
"1044
[; ;gemsecs.c: 1044:   }
}
[e $U 2590  ]
[e :U 2591 ]
[e [\ _function , $ -> 11 `i 2592
 , $ -> 13 `i 2601
 , $ -> 25 `i 2602
 2603 ]
[e :U 2590 ]
"1045
[; ;gemsecs.c: 1045:   break;
[e $U 2568  ]
"1046
[; ;gemsecs.c: 1046:  case 9:
[e :U 2604 ]
"1047
[; ;gemsecs.c: 1047:   switch (function) {
[e $U 2606  ]
{
"1048
[; ;gemsecs.c: 1048:   case 1:
[e :U 2607 ]
"1049
[; ;gemsecs.c: 1049:    break;
[e $U 2605  ]
"1050
[; ;gemsecs.c: 1050:   case 3:
[e :U 2608 ]
"1051
[; ;gemsecs.c: 1051:    break;
[e $U 2605  ]
"1052
[; ;gemsecs.c: 1052:   case 5:
[e :U 2609 ]
"1053
[; ;gemsecs.c: 1053:    break;
[e $U 2605  ]
"1054
[; ;gemsecs.c: 1054:   case 7:
[e :U 2610 ]
"1055
[; ;gemsecs.c: 1055:    break;
[e $U 2605  ]
"1056
[; ;gemsecs.c: 1056:   case 9:
[e :U 2611 ]
"1057
[; ;gemsecs.c: 1057:    V.equip_timeout++;
[e ++ . _V 27 -> -> 1 `i `us ]
"1058
[; ;gemsecs.c: 1058:    break;
[e $U 2605  ]
"1059
[; ;gemsecs.c: 1059:   case 11:
[e :U 2612 ]
"1060
[; ;gemsecs.c: 1060:    break;
[e $U 2605  ]
"1061
[; ;gemsecs.c: 1061:   case 13:
[e :U 2613 ]
"1062
[; ;gemsecs.c: 1062:    break;
[e $U 2605  ]
"1063
[; ;gemsecs.c: 1063:   default:
[e :U 2614 ]
"1064
[; ;gemsecs.c: 1064:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1065
[; ;gemsecs.c: 1065:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1066
[; ;gemsecs.c: 1066:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"1067
[; ;gemsecs.c: 1067:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1068
[; ;gemsecs.c: 1068:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"1069
[; ;gemsecs.c: 1069:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1070
[; ;gemsecs.c: 1070:    break;
[e $U 2605  ]
"1071
[; ;gemsecs.c: 1071:   }
}
[e $U 2605  ]
[e :U 2606 ]
[e [\ _function , $ -> 1 `i 2607
 , $ -> 3 `i 2608
 , $ -> 5 `i 2609
 , $ -> 7 `i 2610
 , $ -> 9 `i 2611
 , $ -> 11 `i 2612
 , $ -> 13 `i 2613
 2614 ]
[e :U 2605 ]
"1072
[; ;gemsecs.c: 1072:   break;
[e $U 2568  ]
"1073
[; ;gemsecs.c: 1073:  case 10:
[e :U 2615 ]
"1074
[; ;gemsecs.c: 1074:   V.set_sequ = 1;
[e = . _V 33 -> -> 1 `i `uc ]
"1075
[; ;gemsecs.c: 1075:   switch (function) {
[e $U 2617  ]
{
"1076
[; ;gemsecs.c: 1076:   case 1:
[e :U 2618 ]
"1077
[; ;gemsecs.c: 1077:    block.header = (uint8_t*) & H13[1];
[e = . F17702 0 -> &U *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux `*uc ]
"1078
[; ;gemsecs.c: 1078:    block.length = sizeof(header13);
[e = . F17702 1 -> -> # `S2290 `ui `uc ]
"1079
[; ;gemsecs.c: 1079:    H13[1].block.block.systemb = V.systemb;
[e = . . . *U + &U _H13 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H13 `ui `ux 2 1 0 . _V 11 ]
"1080
[; ;gemsecs.c: 1080:    H153[0].block.block.systemb = V.ticks;
[e = . . . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 2 1 0 . _V 10 ]
"1081
[; ;gemsecs.c: 1081:    set_display_info(DIS_TERM);
[e ( _set_display_info (1 . `E16960 1 ]
"1083
[; ;gemsecs.c: 1083:    switch (s10f1_opcmd()) {
[e $U 2620  ]
{
"1084
[; ;gemsecs.c: 1084:    case CODE_TM:
[e :U 2621 ]
"1085
[; ;gemsecs.c: 1085:     block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"1086
[; ;gemsecs.c: 1086:     block.reply = (uint8_t*) & H153[1];
[e = . F17702 2 -> &U *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux `*uc ]
"1087
[; ;gemsecs.c: 1087:     block.reply_length = sizeof(header153);
[e = . F17702 3 -> -> # `S2298 `ui `uc ]
"1088
[; ;gemsecs.c: 1088:     H153[1].data[138] = V.response.TID;
[e = *U + &U . *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> -> 138 `i `ui `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 1 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux . . _V 41 2 ]
"1089
[; ;gemsecs.c: 1089:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1090
[; ;gemsecs.c: 1090:     break;
[e $U 2619  ]
"1091
[; ;gemsecs.c: 1091:    case CODE_LOAD:
[e :U 2622 ]
"1092
[; ;gemsecs.c: 1092:     block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"1093
[; ;gemsecs.c: 1093:     block.reply = (uint8_t*) & H33[0];
[e = . F17702 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1094
[; ;gemsecs.c: 1094:     block.reply_length = sizeof(header33);
[e = . F17702 3 -> -> # `S2297 `ui `uc ]
"1095
[; ;gemsecs.c: 1095:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1096
[; ;gemsecs.c: 1096:     set_display_info(DIS_LOAD);
[e ( _set_display_info (1 . `E16960 3 ]
"1097
[; ;gemsecs.c: 1097:     break;
[e $U 2619  ]
"1098
[; ;gemsecs.c: 1098:    case CODE_UNLOAD:
[e :U 2623 ]
"1099
[; ;gemsecs.c: 1099:     block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"1100
[; ;gemsecs.c: 1100:     block.reply = (uint8_t*) & H33[0];
[e = . F17702 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1101
[; ;gemsecs.c: 1101:     block.reply_length = sizeof(header33);
[e = . F17702 3 -> -> # `S2297 `ui `uc ]
"1102
[; ;gemsecs.c: 1102:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1103
[; ;gemsecs.c: 1103:     set_display_info(DIS_UNLOAD);
[e ( _set_display_info (1 . `E16960 4 ]
"1104
[; ;gemsecs.c: 1104:     break;
[e $U 2619  ]
"1105
[; ;gemsecs.c: 1105:    case CODE_PUMP:
[e :U 2624 ]
"1106
[; ;gemsecs.c: 1106:     block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"1107
[; ;gemsecs.c: 1107:     block.reply = (uint8_t*) & H33[0];
[e = . F17702 2 -> &U *U + &U _H33 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H33 `ui `ux `*uc ]
"1108
[; ;gemsecs.c: 1108:     block.reply_length = sizeof(header33);
[e = . F17702 3 -> -> # `S2297 `ui `uc ]
"1109
[; ;gemsecs.c: 1109:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1110
[; ;gemsecs.c: 1110:     set_display_info(DIS_PUMP);
[e ( _set_display_info (1 . `E16960 5 ]
"1111
[; ;gemsecs.c: 1111:     break;
[e $U 2619  ]
"1112
[; ;gemsecs.c: 1112:    case CODE_SEQUENCE:
[e :U 2625 ]
"1113
[; ;gemsecs.c: 1113:     parse_sid();
[e ( _parse_sid ..  ]
"1114
[; ;gemsecs.c: 1114:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1115
[; ;gemsecs.c: 1115:     set_display_info(DIS_SEQUENCE);
[e ( _set_display_info (1 . `E16960 7 ]
"1116
[; ;gemsecs.c: 1116:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1117
[; ;gemsecs.c: 1117:     break;
[e $U 2619  ]
"1118
[; ;gemsecs.c: 1118:    case CODE_TS:
[e :U 2626 ]
"1119
[; ;gemsecs.c: 1119:     block.respond = 1;
[e = . F17702 4 -> -> 1 `i `uc ]
"1120
[; ;gemsecs.c: 1120:     block.reply = (uint8_t*) & H153[0];
[e = . F17702 2 -> &U *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux `*uc ]
"1121
[; ;gemsecs.c: 1121:     block.reply_length = sizeof(header153);
[e = . F17702 3 -> -> # `S2298 `ui `uc ]
"1122
[; ;gemsecs.c: 1122:     H153[0].data[138] = V.response.TID;
[e = *U + &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 * -> -> -> 138 `i `ui `ux -> -> # *U &U . *U + &U _H153 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H153 `ui `ux 1 `ui `ux . . _V 41 2 ]
"1123
[; ;gemsecs.c: 1123:     terminal_format(display_message);
[e ( _terminal_format (1 . `E17472 0 ]
"1124
[; ;gemsecs.c: 1124:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1125
[; ;gemsecs.c: 1125:     V.queue = 1;
[e = . _V 36 -> -> 1 `i `uc ]
"1126
[; ;gemsecs.c: 1126:     break;
[e $U 2619  ]
"1127
[; ;gemsecs.c: 1127:    case CODE_LOG:
[e :U 2627 ]
"1128
[; ;gemsecs.c: 1128:     do {
[e :U 2630 ]
{
"1129
[; ;gemsecs.c: 1129:      DATAEE_WriteByte(i, 0xff);
[e ( _DATAEE_WriteByte (2 , _i -> -> 255 `i `uc ]
"1130
[; ;gemsecs.c: 1130:     } while (++i <= 764);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 764 `i `ui 2630  ]
[e :U 2629 ]
"1131
[; ;gemsecs.c: 1131:     V.response.log_num = 0;
[e = . . _V 41 11 -> -> 0 `i `us ]
"1132
[; ;gemsecs.c: 1132:     V.response.log_seq = 0;
[e = . . _V 41 6 -> -> 0 `i `uc ]
"1133
[; ;gemsecs.c: 1133:     set_display_info(DIS_LOG);
[e ( _set_display_info (1 . `E16960 2 ]
"1134
[; ;gemsecs.c: 1134:     break;
[e $U 2619  ]
"1135
[; ;gemsecs.c: 1135:    case CODE_DEBUG:
[e :U 2631 ]
"1136
[; ;gemsecs.c: 1136:     V.debug = !V.debug;
[e = . _V 37 -> -> ! != -> . _V 37 `i -> 0 `i `i `uc ]
"1137
[; ;gemsecs.c: 1137:    default:
[e :U 2632 ]
"1138
[; ;gemsecs.c: 1138:     break;
[e $U 2619  ]
"1139
[; ;gemsecs.c: 1139:    }
}
[e $U 2619  ]
[e :U 2620 ]
[e [\ -> ( _s10f1_opcmd ..  `ui , $ -> . `E16945 1 `ui 2621
 , $ -> . `E16945 7 `ui 2622
 , $ -> . `E16945 8 `ui 2623
 , $ -> . `E16945 9 `ui 2624
 , $ -> . `E16945 11 `ui 2625
 , $ -> . `E16945 0 `ui 2626
 , $ -> . `E16945 6 `ui 2627
 , $ -> . `E16945 5 `ui 2631
 2632 ]
[e :U 2619 ]
"1140
[; ;gemsecs.c: 1140:    set_temp_display_help(display_info());
[e ( _set_temp_display_help (1 ( _display_info ..  ]
"1141
[; ;gemsecs.c: 1141:    vterm_sequence();
[e ( _vterm_sequence ..  ]
"1142
[; ;gemsecs.c: 1142:    StartTimer(TMR_INFO, 3000);
[e ( _StartTimer (2 , -> . `E17379 7 `uc -> -> 3000 `i `us ]
"1143
[; ;gemsecs.c: 1143:    break;
[e $U 2616  ]
"1144
[; ;gemsecs.c: 1144:   default:
[e :U 2633 ]
"1145
[; ;gemsecs.c: 1145:    H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1146
[; ;gemsecs.c: 1146:    block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1147
[; ;gemsecs.c: 1147:    block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"1148
[; ;gemsecs.c: 1148:    H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1149
[; ;gemsecs.c: 1149:    V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"1150
[; ;gemsecs.c: 1150:    V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1151
[; ;gemsecs.c: 1151:    break;
[e $U 2616  ]
"1152
[; ;gemsecs.c: 1152:   }
}
[e $U 2616  ]
[e :U 2617 ]
[e [\ _function , $ -> 1 `i 2618
 2633 ]
[e :U 2616 ]
"1153
[; ;gemsecs.c: 1153:   break;
[e $U 2568  ]
"1154
[; ;gemsecs.c: 1154:  default:
[e :U 2634 ]
"1155
[; ;gemsecs.c: 1155:   H10[2].block.block.stream = stream;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 5 _stream ]
"1156
[; ;gemsecs.c: 1156:   block.header = (uint8_t*) & H10[2];
[e = . F17702 0 -> &U *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux `*uc ]
"1157
[; ;gemsecs.c: 1157:   block.length = sizeof(header10);
[e = . F17702 1 -> -> # `S2288 `ui `uc ]
"1158
[; ;gemsecs.c: 1158:   H10[2].block.block.systemb = V.systemb;
[e = . . . *U + &U _H10 * -> -> -> 2 `i `ui `ux -> -> # *U &U _H10 `ui `ux 1 1 0 . _V 11 ]
"1159
[; ;gemsecs.c: 1159:   V.abort = LINK_ERROR_ABORT;
[e = . _V 16 -> . `E17026 7 `uc ]
"1160
[; ;gemsecs.c: 1160:   V.all_errors++;
[e ++ . _V 29 -> -> 1 `i `us ]
"1161
[; ;gemsecs.c: 1161:   break;
[e $U 2568  ]
"1162
[; ;gemsecs.c: 1162:  }
}
[e $U 2568  ]
[e :U 2569 ]
[e [\ _stream , $ -> 1 `i 2570
 , $ -> 2 `i 2578
 , $ -> 5 `i 2584
 , $ -> 6 `i 2589
 , $ -> 9 `i 2604
 , $ -> 10 `i 2615
 2634 ]
[e :U 2568 ]
"1164
[; ;gemsecs.c: 1164:  return(block);
[e ) F17702 ]
[e $UE 2560  ]
"1165
[; ;gemsecs.c: 1165: }
[e :UE 2560 ]
}
"1170
[; ;gemsecs.c: 1170: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _ee_logger `(v ~T0 @X0 1 sf4`Cuc`Cuc`Cus`*uc ]
"1171
[; ;gemsecs.c: 1171: {
{
[e :U _ee_logger ]
"1170
[; ;gemsecs.c: 1170: static void ee_logger(const uint8_t stream, const uint8_t function, const uint16_t dtime, uint8_t *msg_data)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
[v _msg_data `*uc ~T0 @X0 1 r4 ]
"1171
[; ;gemsecs.c: 1171: {
[f ]
"1172
[; ;gemsecs.c: 1172:  uint16_t i = 0;
[v _i `us ~T0 @X0 1 a ]
[e = _i -> -> 0 `i `us ]
"1174
[; ;gemsecs.c: 1174:  do {
[e :U 2638 ]
{
"1175
[; ;gemsecs.c: 1175:   DATAEE_WriteByte(i + ((uint16_t) (V.response.log_seq & 0x03) << 8), msg_data[254 + 2 - i]);
[e ( _DATAEE_WriteByte (2 , -> + -> _i `ui << -> -> & -> . . _V 41 6 `i -> 3 `i `us `ui -> 8 `i `us *U + _msg_data * -> - -> + -> 254 `i -> 2 `i `ui -> _i `ui `ux -> -> # *U _msg_data `ui `ux ]
"1176
[; ;gemsecs.c: 1176:  } while (++i <= 255);
}
[e $ <= -> =+ _i -> -> 1 `i `us `ui -> -> 255 `i `ui 2638  ]
[e :U 2637 ]
"1178
[; ;gemsecs.c: 1178:  sprintf(V.info, "Saved S%dF%d %d     ", stream, function, V.response.log_num);
[e ( _sprintf (1 , , , (. , &U . _V 9 :s 8C -> _stream `i -> _function `i -> . . _V 41 11 `ui ]
"1179
[; ;gemsecs.c: 1179:  StartTimer(TMR_INFO, dtime);
[e ( _StartTimer (2 , -> . `E17379 7 `uc _dtime ]
"1180
[; ;gemsecs.c: 1180:  V.response.info = DIS_LOG;
[e = . . _V 41 8 . `E16960 2 ]
"1181
[; ;gemsecs.c: 1181:  V.response.log_num++;
[e ++ . . _V 41 11 -> -> 1 `i `us ]
"1182
[; ;gemsecs.c: 1182:  V.response.log_seq++;
[e ++ . . _V 41 6 -> -> 1 `i `uc ]
"1183
[; ;gemsecs.c: 1183:  if (V.response.log_seq >= 3)
[e $ ! >= -> . . _V 41 6 `i -> 3 `i 2639  ]
"1184
[; ;gemsecs.c: 1184:   V.response.log_seq = 0;
[e = . . _V 41 6 -> -> 0 `i `uc ]
[e :U 2639 ]
"1185
[; ;gemsecs.c: 1185: }
[e :UE 2635 ]
}
"1190
[; ;gemsecs.c: 1190: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _secs_II_monitor_message `(v ~T0 @X0 1 ef3`uc`uc`us ]
"1191
[; ;gemsecs.c: 1191: {
{
[e :U _secs_II_monitor_message ]
"1190
[; ;gemsecs.c: 1190: void secs_II_monitor_message(const uint8_t stream, const uint8_t function, const uint16_t dtime)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
[v _dtime `Cus ~T0 @X0 1 r3 ]
"1191
[; ;gemsecs.c: 1191: {
[f ]
"1192
[; ;gemsecs.c: 1192:  uint8_t * msg_data = (uint8_t*) & H254[0];
[v _msg_data `*uc ~T0 @X0 1 a ]
[e = _msg_data -> &U *U + &U _H254 * -> -> -> 0 `i `ui `ux -> -> # *U &U _H254 `ui `ux `*uc ]
"1193
[; ;gemsecs.c: 1193:  static uint8_t store1_1 = 1, store1_13 = 1, store6_11 = 1;
[v F17716 `uc ~T0 @X0 1 s store1_1 ]
[i F17716
-> -> 1 `i `uc
]
[v F17717 `uc ~T0 @X0 1 s store1_13 ]
[i F17717
-> -> 1 `i `uc
]
[v F17718 `uc ~T0 @X0 1 s store6_11 ]
[i F17718
-> -> 1 `i `uc
]
"1196
[; ;gemsecs.c: 1196:  ++V.ticks;
[e =+ . _V 10 -> -> -> 1 `i `l `ul ]
"1197
[; ;gemsecs.c: 1197:  switch (stream) {
[e $U 2642  ]
{
"1198
[; ;gemsecs.c: 1198:  case 1:
[e :U 2643 ]
"1199
[; ;gemsecs.c: 1199:   switch (function) {
[e $U 2645  ]
{
"1200
[; ;gemsecs.c: 1200:   case 1:
[e :U 2646 ]
"1201
[; ;gemsecs.c: 1201:    if (!store1_1)
[e $ ! ! != -> F17716 `i -> 0 `i 2647  ]
"1202
[; ;gemsecs.c: 1202:     break;
[e $U 2644  ]
[e :U 2647 ]
"1203
[; ;gemsecs.c: 1203:    store1_1 = 0;
[e = F17716 -> -> 0 `i `uc ]
"1205
[; ;gemsecs.c: 1205:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1206
[; ;gemsecs.c: 1206:    break;
[e $U 2644  ]
"1207
[; ;gemsecs.c: 1207:   case 13:
[e :U 2648 ]
"1208
[; ;gemsecs.c: 1208:    if (!store1_13)
[e $ ! ! != -> F17717 `i -> 0 `i 2649  ]
"1209
[; ;gemsecs.c: 1209:     break;
[e $U 2644  ]
[e :U 2649 ]
"1210
[; ;gemsecs.c: 1210:    store1_13 = 0;
[e = F17717 -> -> 0 `i `uc ]
"1212
[; ;gemsecs.c: 1212:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1213
[; ;gemsecs.c: 1213:    break;
[e $U 2644  ]
"1214
[; ;gemsecs.c: 1214:   default:
[e :U 2650 ]
"1215
[; ;gemsecs.c: 1215:    break;
[e $U 2644  ]
"1216
[; ;gemsecs.c: 1216:   }
}
[e $U 2644  ]
[e :U 2645 ]
[e [\ _function , $ -> 1 `i 2646
 , $ -> 13 `i 2648
 2650 ]
[e :U 2644 ]
"1217
[; ;gemsecs.c: 1217:   break;
[e $U 2641  ]
"1218
[; ;gemsecs.c: 1218:  case 2:
[e :U 2651 ]
"1219
[; ;gemsecs.c: 1219:   switch (function) {
[e $U 2653  ]
{
"1220
[; ;gemsecs.c: 1220:   case 41:
[e :U 2654 ]
"1221
[; ;gemsecs.c: 1221:   case 42:
[e :U 2655 ]
"1223
[; ;gemsecs.c: 1223:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1224
[; ;gemsecs.c: 1224:    if (function == 42) {
[e $ ! == -> _function `i -> 42 `i 2656  ]
{
"1225
[; ;gemsecs.c: 1225:     V.msg_ret = 0;
[e = . _V 18 -> -> 0 `i `uc ]
"1226
[; ;gemsecs.c: 1226:     V.msg_error = MSG_ERROR_NONE;
[e = . _V 17 -> . `E17037 0 `uc ]
"1227
[; ;gemsecs.c: 1227:     V.response.info = DIS_STR;
[e = . . _V 41 8 . `E16960 0 ]
"1228
[; ;gemsecs.c: 1228:    }
}
[e :U 2656 ]
"1229
[; ;gemsecs.c: 1229:    break;
[e $U 2652  ]
"1230
[; ;gemsecs.c: 1230:   default:
[e :U 2657 ]
"1231
[; ;gemsecs.c: 1231:    break;
[e $U 2652  ]
"1232
[; ;gemsecs.c: 1232:   }
}
[e $U 2652  ]
[e :U 2653 ]
[e [\ _function , $ -> 41 `i 2654
 , $ -> 42 `i 2655
 2657 ]
[e :U 2652 ]
"1233
[; ;gemsecs.c: 1233:  case 6:
[e :U 2658 ]
"1234
[; ;gemsecs.c: 1234:   switch (function) {
[e $U 2660  ]
{
"1235
[; ;gemsecs.c: 1235:   case 11:
[e :U 2661 ]
"1236
[; ;gemsecs.c: 1236:    if (!store6_11)
[e $ ! ! != -> F17718 `i -> 0 `i 2662  ]
"1237
[; ;gemsecs.c: 1237:     break;
[e $U 2659  ]
[e :U 2662 ]
"1238
[; ;gemsecs.c: 1238:    store6_11 = 0;
[e = F17718 -> -> 0 `i `uc ]
"1240
[; ;gemsecs.c: 1240:    ee_logger(stream, function, dtime, msg_data);
[e ( _ee_logger (4 , , , _stream _function _dtime _msg_data ]
"1241
[; ;gemsecs.c: 1241:    break;
[e $U 2659  ]
"1242
[; ;gemsecs.c: 1242:   default:
[e :U 2663 ]
"1243
[; ;gemsecs.c: 1243:    break;
[e $U 2659  ]
"1244
[; ;gemsecs.c: 1244:   }
}
[e $U 2659  ]
[e :U 2660 ]
[e [\ _function , $ -> 11 `i 2661
 2663 ]
[e :U 2659 ]
"1246
[; ;gemsecs.c: 1246:   break;
[e $U 2641  ]
"1247
[; ;gemsecs.c: 1247:  default:
[e :U 2664 ]
"1248
[; ;gemsecs.c: 1248:   break;
[e $U 2641  ]
"1249
[; ;gemsecs.c: 1249:  }
}
[e $U 2641  ]
[e :U 2642 ]
[e [\ _stream , $ -> 1 `i 2643
 , $ -> 2 `i 2651
 , $ -> 6 `i 2658
 2664 ]
[e :U 2641 ]
"1250
[; ;gemsecs.c: 1250: }
[e :UE 2640 ]
}
"1257
[; ;gemsecs.c: 1257: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _secs_gem_state `(E17003 ~T0 @X0 1 ef2`uc`uc ]
"1258
[; ;gemsecs.c: 1258: {
{
[e :U _secs_gem_state ]
"1257
[; ;gemsecs.c: 1257: GEM_STATES secs_gem_state(const uint8_t stream, const uint8_t function)
[v _stream `Cuc ~T0 @X0 1 r1 ]
[v _function `Cuc ~T0 @X0 1 r2 ]
"1258
[; ;gemsecs.c: 1258: {
[f ]
"1259
[; ;gemsecs.c: 1259:  static GEM_STATES block = GEM_STATE_DISABLE;
[v F17722 `E17003 ~T0 @X0 1 s block ]
[i F17722
. `E17003 0
]
"1260
[; ;gemsecs.c: 1260:  static GEM_EQUIP equipment = GEM_GENERIC;
[v F17723 `E17011 ~T0 @X0 1 s equipment ]
[i F17723
. `E17011 0
]
"1262
[; ;gemsecs.c: 1262:  switch (stream) {
[e $U 2667  ]
{
"1263
[; ;gemsecs.c: 1263:  case 1:
[e :U 2668 ]
"1264
[; ;gemsecs.c: 1264:   switch (function) {
[e $U 2670  ]
{
"1268
[; ;gemsecs.c: 1268:   case 2:
[e :U 2671 ]
"1269
[; ;gemsecs.c: 1269:    if (block != GEM_STATE_REMOTE) {
[e $ ! != -> F17722 `ui -> . `E17003 4 `ui 2672  ]
{
"1270
[; ;gemsecs.c: 1270:     if (TimerDone(TMR_HBIO)) {
[e $ ! != -> ( _TimerDone (1 -> . `E17379 6 `uc `i -> 0 `i 2673  ]
{
"1271
[; ;gemsecs.c: 1271:      StartTimer(TMR_HBIO, 30000);
[e ( _StartTimer (2 , -> . `E17379 6 `uc -> -> 30000 `i `us ]
"1272
[; ;gemsecs.c: 1272:     }
}
[e :U 2673 ]
"1273
[; ;gemsecs.c: 1273:     terminal_format(display_online);
[e ( _terminal_format (1 . `E17472 1 ]
"1274
[; ;gemsecs.c: 1274:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1275
[; ;gemsecs.c: 1275:     V.response.mesgid = 1;
[e = . . _V 41 1 -> -> 1 `i `uc ]
"1276
[; ;gemsecs.c: 1276:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1277
[; ;gemsecs.c: 1277:     V.sid = 10;
[e = . _V 44 -> -> 10 `i `uc ]
"1278
[; ;gemsecs.c: 1278:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1279
[; ;gemsecs.c: 1279:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E16960 8 ]
"1280
[; ;gemsecs.c: 1280:    }
}
[e :U 2672 ]
"1282
[; ;gemsecs.c: 1282:    block = GEM_STATE_REMOTE;
[e = F17722 . `E17003 4 ]
"1283
[; ;gemsecs.c: 1283:    V.ticker = 0;
[e = . _V 46 -> -> 0 `i `uc ]
"1285
[; ;gemsecs.c: 1285:    break;
[e $U 2669  ]
"1286
[; ;gemsecs.c: 1286:   case 13:
[e :U 2674 ]
"1287
[; ;gemsecs.c: 1287:    switch (V.response.ack[4]) {
[e $U 2676  ]
{
"1288
[; ;gemsecs.c: 1288:    case 'V':
[e :U 2677 ]
"1289
[; ;gemsecs.c: 1289:     switch (V.response.ack[5]) {
[e $U 2679  ]
{
"1290
[; ;gemsecs.c: 1290:     case 'I':
[e :U 2680 ]
"1291
[; ;gemsecs.c: 1291:      equipment = GEM_VII80;
[e = F17723 . `E17011 1 ]
"1292
[; ;gemsecs.c: 1292:      break;
[e $U 2678  ]
"1293
[; ;gemsecs.c: 1293:     default:
[e :U 2681 ]
"1294
[; ;gemsecs.c: 1294:      equipment = GEM_GENERIC;
[e = F17723 . `E17011 0 ]
"1295
[; ;gemsecs.c: 1295:      break;
[e $U 2678  ]
"1296
[; ;gemsecs.c: 1296:     }
}
[e $U 2678  ]
[e :U 2679 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 73 `ui `i 2680
 2681 ]
[e :U 2678 ]
"1297
[; ;gemsecs.c: 1297:     break;
[e $U 2675  ]
"1298
[; ;gemsecs.c: 1298:    case 'E':
[e :U 2682 ]
"1299
[; ;gemsecs.c: 1299:     switch (V.response.ack[5]) {
[e $U 2684  ]
{
"1300
[; ;gemsecs.c: 1300:     case '2':
[e :U 2685 ]
"1301
[; ;gemsecs.c: 1301:     case '5':
[e :U 2686 ]
"1302
[; ;gemsecs.c: 1302:      equipment = GEM_E220;
[e = F17723 . `E17011 2 ]
"1303
[; ;gemsecs.c: 1303:      break;
[e $U 2683  ]
"1304
[; ;gemsecs.c: 1304:     default:
[e :U 2687 ]
"1305
[; ;gemsecs.c: 1305:      equipment = GEM_GENERIC;
[e = F17723 . `E17011 0 ]
"1306
[; ;gemsecs.c: 1306:      break;
[e $U 2683  ]
"1307
[; ;gemsecs.c: 1307:     }
}
[e $U 2683  ]
[e :U 2684 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 5 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 50 `ui `i 2685
 , $ -> -> 53 `ui `i 2686
 2687 ]
[e :U 2683 ]
"1308
[; ;gemsecs.c: 1308:     break;
[e $U 2675  ]
"1309
[; ;gemsecs.c: 1309:    default:
[e :U 2688 ]
"1310
[; ;gemsecs.c: 1310:     equipment = GEM_GENERIC;
[e = F17723 . `E17011 0 ]
"1311
[; ;gemsecs.c: 1311:     break;
[e $U 2675  ]
"1312
[; ;gemsecs.c: 1312:    }
}
[e $U 2675  ]
[e :U 2676 ]
[e [\ *U + &U . . _V 41 0 * -> -> -> 4 `i `ui `ux -> -> # *U &U . . _V 41 0 `ui `ux , $ -> -> 86 `ui `i 2677
 , $ -> -> 69 `ui `i 2682
 2688 ]
[e :U 2675 ]
"1314
[; ;gemsecs.c: 1314:    if (block != GEM_STATE_REMOTE) {
[e $ ! != -> F17722 `ui -> . `E17003 4 `ui 2689  ]
{
"1315
[; ;gemsecs.c: 1315:     terminal_format(display_online);
[e ( _terminal_format (1 . `E17472 1 ]
"1316
[; ;gemsecs.c: 1316:     format_display_text(V.terminal);
[e ( _format_display_text (1 -> &U . _V 8 `*Cuc ]
"1317
[; ;gemsecs.c: 1317:     V.response.mesgid = 1;
[e = . . _V 41 1 -> -> 1 `i `uc ]
"1318
[; ;gemsecs.c: 1318:     V.sequences++;
[e ++ . _V 28 -> -> 1 `i `us ]
"1319
[; ;gemsecs.c: 1319:     V.sid = 11;
[e = . _V 44 -> -> 11 `i `uc ]
"1320
[; ;gemsecs.c: 1320:     sequence_messages(V.sid);
[e ( _sequence_messages (1 . _V 44 ]
"1321
[; ;gemsecs.c: 1321:     set_display_info(DIS_SEQUENCE_M);
[e ( _set_display_info (1 . `E16960 8 ]
"1322
[; ;gemsecs.c: 1322:     block = GEM_STATE_COMM;
[e = F17722 . `E17003 1 ]
"1323
[; ;gemsecs.c: 1323:    }
}
[e :U 2689 ]
"1324
[; ;gemsecs.c: 1324:    V.ticker = 0;
[e = . _V 46 -> -> 0 `i `uc ]
"1325
[; ;gemsecs.c: 1325:    break;
[e $U 2669  ]
"1326
[; ;gemsecs.c: 1326:   case 14:
[e :U 2690 ]
"1327
[; ;gemsecs.c: 1327:    if (block != GEM_STATE_REMOTE)
[e $ ! != -> F17722 `ui -> . `E17003 4 `ui 2691  ]
"1328
[; ;gemsecs.c: 1328:     block = GEM_STATE_COMM;
[e = F17722 . `E17003 1 ]
[e :U 2691 ]
"1329
[; ;gemsecs.c: 1329:    V.ticker = 15;
[e = . _V 46 -> -> 15 `i `uc ]
"1330
[; ;gemsecs.c: 1330:    break;
[e $U 2669  ]
"1334
[; ;gemsecs.c: 1334:   case 16:
[e :U 2692 ]
"1335
[; ;gemsecs.c: 1335:    block = GEM_STATE_OFFLINE;
[e = F17722 . `E17003 2 ]
"1336
[; ;gemsecs.c: 1336:    V.ticker = 0;
[e = . _V 46 -> -> 0 `i `uc ]
"1337
[; ;gemsecs.c: 1337:    break;
[e $U 2669  ]
"1341
[; ;gemsecs.c: 1341:   case 18:
[e :U 2693 ]
"1342
[; ;gemsecs.c: 1342:    block = GEM_STATE_ONLINE;
[e = F17722 . `E17003 3 ]
"1343
[; ;gemsecs.c: 1343:    V.ticker = 0;
[e = . _V 46 -> -> 0 `i `uc ]
"1344
[; ;gemsecs.c: 1344:    break;
[e $U 2669  ]
"1345
[; ;gemsecs.c: 1345:   default:
[e :U 2694 ]
"1346
[; ;gemsecs.c: 1346:    if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F17722 `ui -> . `E17003 0 `ui 2695  ]
{
"1347
[; ;gemsecs.c: 1347:     block = GEM_STATE_COMM;
[e = F17722 . `E17003 1 ]
"1348
[; ;gemsecs.c: 1348:     V.ticker = 15;
[e = . _V 46 -> -> 15 `i `uc ]
"1349
[; ;gemsecs.c: 1349:    }
}
[e :U 2695 ]
"1350
[; ;gemsecs.c: 1350:    break;
[e $U 2669  ]
"1351
[; ;gemsecs.c: 1351:   }
}
[e $U 2669  ]
[e :U 2670 ]
[e [\ _function , $ -> 2 `i 2671
 , $ -> 13 `i 2674
 , $ -> 14 `i 2690
 , $ -> 16 `i 2692
 , $ -> 18 `i 2693
 2694 ]
[e :U 2669 ]
"1352
[; ;gemsecs.c: 1352:   break;
[e $U 2666  ]
"1353
[; ;gemsecs.c: 1353:  case 5:
[e :U 2696 ]
"1354
[; ;gemsecs.c: 1354:   switch (function) {
[e $U 2698  ]
{
"1355
[; ;gemsecs.c: 1355:   default:
[e :U 2699 ]
"1356
[; ;gemsecs.c: 1356:    V.alarm = function;
[e = . _V 19 _function ]
"1357
[; ;gemsecs.c: 1357:    break;
[e $U 2697  ]
"1358
[; ;gemsecs.c: 1358:   }
}
[e $U 2697  ]
[e :U 2698 ]
[e [\ _function 2699 ]
[e :U 2697 ]
"1359
[; ;gemsecs.c: 1359:   break;
[e $U 2666  ]
"1360
[; ;gemsecs.c: 1360:  case 9:
[e :U 2700 ]
"1361
[; ;gemsecs.c: 1361:   switch (function) {
[e $U 2702  ]
{
"1362
[; ;gemsecs.c: 1362:   default:
[e :U 2703 ]
"1363
[; ;gemsecs.c: 1363:    V.alarm = function;
[e = . _V 19 _function ]
"1364
[; ;gemsecs.c: 1364:    if (V.ticker != 45)
[e $ ! != -> . _V 46 `i -> 45 `i 2704  ]
"1365
[; ;gemsecs.c: 1365:     V.ticker = 15;
[e = . _V 46 -> -> 15 `i `uc ]
[e :U 2704 ]
"1366
[; ;gemsecs.c: 1366:    break;
[e $U 2701  ]
"1367
[; ;gemsecs.c: 1367:   }
}
[e $U 2701  ]
[e :U 2702 ]
[e [\ _function 2703 ]
[e :U 2701 ]
"1368
[; ;gemsecs.c: 1368:   break;
[e $U 2666  ]
"1369
[; ;gemsecs.c: 1369:  default:
[e :U 2705 ]
"1370
[; ;gemsecs.c: 1370:   if (block == GEM_STATE_DISABLE) {
[e $ ! == -> F17722 `ui -> . `E17003 0 `ui 2706  ]
{
"1371
[; ;gemsecs.c: 1371:    block = GEM_STATE_COMM;
[e = F17722 . `E17003 1 ]
"1372
[; ;gemsecs.c: 1372:    V.ticker = 45;
[e = . _V 46 -> -> 45 `i `uc ]
"1373
[; ;gemsecs.c: 1373:   }
}
[e :U 2706 ]
"1374
[; ;gemsecs.c: 1374:   break;
[e $U 2666  ]
"1375
[; ;gemsecs.c: 1375:  }
}
[e $U 2666  ]
[e :U 2667 ]
[e [\ _stream , $ -> 1 `i 2668
 , $ -> 5 `i 2696
 , $ -> 9 `i 2700
 2705 ]
[e :U 2666 ]
"1377
[; ;gemsecs.c: 1377:  V.e_types = equipment;
[e = . _V 3 F17723 ]
"1378
[; ;gemsecs.c: 1378:  return(block);
[e ) F17722 ]
[e $UE 2665  ]
"1379
[; ;gemsecs.c: 1379: }
[e :UE 2665 ]
}
[p f _sprintf 1728038831 ]
[a 1C 49 46 55 48 65 0 ]
[a 2C 49 46 55 48 65 0 ]
[a 3C 49 46 55 48 65 0 ]
[a 4C 49 46 55 48 65 0 ]
[a 8C 83 97 118 101 100 32 83 37 100 70 37 100 32 37 100 32 32 32 32 32 0 ]
[a 6C 32 76 111 103 32 102 105 108 101 32 114 101 115 101 116 32 32 32 32 32 32 32 32 32 32 0 ]
[a 5C 32 84 101 114 109 105 110 97 108 32 32 32 32 32 32 32 32 32 32 0 ]
[a 7C 32 68 101 98 117 103 32 84 111 103 103 108 101 32 32 32 32 32 32 32 32 32 32 32 32 0 ]
