# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ALU_8bit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ 1/8-bit\ ALU {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:31 on Aug 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit.v 
# -- Compiling module ALU_8bit
# -- Compiling module adder_8bit
# -- Compiling module subtractor_8bit
# -- Compiling module bitwise_xor
# -- Compiling module left_shift
# -- Compiling module MUX_2x1
# -- Compiling module MUX_4x1
# -- Compiling module half_adder
# -- Compiling module full_adder
# 
# Top level modules:
# 	ALU_8bit
# End time: 00:28:31 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lishi/Desktop/Semester\ 3/Hardware\ Laboratory/Assignment\ 1/8-bit\ ALU {C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:28:31 on Aug 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU" C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit_tb.v 
# -- Compiling module ALU_8bit_tb
# 
# Top level modules:
# 	ALU_8bit_tb
# End time: 00:28:31 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  ALU_8bit_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" ALU_8bit_tb 
# Start time: 00:28:32 on Aug 06,2024
# Loading work.ALU_8bit_tb
# Loading work.ALU_8bit
# Loading work.adder_8bit
# Loading work.full_adder
# Loading work.half_adder
# Loading work.subtractor_8bit
# Loading work.bitwise_xor
# Loading work.left_shift
# Loading work.MUX_4x1
# Loading work.MUX_2x1
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit_tb.v(35)
#    Time: 40 ps  Iteration: 0  Instance: /ALU_8bit_tb
# 1
# Break in Module ALU_8bit_tb at C:/Users/lishi/Desktop/Semester 3/Hardware Laboratory/Assignment 1/8-bit ALU/ALU_8bit_tb.v line 35
add wave sim:/ALU_8bit_tb/*
# End time: 00:31:21 on Aug 06,2024, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
