package soc

import _ "unsafe"

const SPI_FLASH_READ_V = 0x1
const SPI_FLASH_READ_S = 31
const SPI_FLASH_WREN_V = 0x1
const SPI_FLASH_WREN_S = 30
const SPI_FLASH_WRDI_V = 0x1
const SPI_FLASH_WRDI_S = 29
const SPI_FLASH_RDID_V = 0x1
const SPI_FLASH_RDID_S = 28
const SPI_FLASH_RDSR_V = 0x1
const SPI_FLASH_RDSR_S = 27
const SPI_FLASH_WRSR_V = 0x1
const SPI_FLASH_WRSR_S = 26
const SPI_FLASH_PP_V = 0x1
const SPI_FLASH_PP_S = 25
const SPI_FLASH_SE_V = 0x1
const SPI_FLASH_SE_S = 24
const SPI_FLASH_BE_V = 0x1
const SPI_FLASH_BE_S = 23
const SPI_FLASH_CE_V = 0x1
const SPI_FLASH_CE_S = 22
const SPI_FLASH_DP_V = 0x1
const SPI_FLASH_DP_S = 21
const SPI_FLASH_RES_V = 0x1
const SPI_FLASH_RES_S = 20
const SPI_FLASH_HPM_V = 0x1
const SPI_FLASH_HPM_S = 19
const SPI_USR_V = 0x1
const SPI_USR_S = 18
const SPI_FLASH_PES_V = 0x1
const SPI_FLASH_PES_S = 17
const SPI_FLASH_PER_V = 0x1
const SPI_FLASH_PER_S = 16
const SPI_WR_BIT_ORDER_V = 0x1
const SPI_WR_BIT_ORDER_S = 26
const SPI_RD_BIT_ORDER_V = 0x1
const SPI_RD_BIT_ORDER_S = 25
const SPI_FREAD_QIO_V = 0x1
const SPI_FREAD_QIO_S = 24
const SPI_FREAD_DIO_V = 0x1
const SPI_FREAD_DIO_S = 23
const SPI_WRSR_2B_V = 0x1
const SPI_WRSR_2B_S = 22
const SPI_WP_REG_V = 0x1
const SPI_WP_REG_S = 21
const SPI_FREAD_QUAD_V = 0x1
const SPI_FREAD_QUAD_S = 20
const SPI_RESANDRES_V = 0x1
const SPI_RESANDRES_S = 15
const SPI_FREAD_DUAL_V = 0x1
const SPI_FREAD_DUAL_S = 14
const SPI_FASTRD_MODE_V = 0x1
const SPI_FASTRD_MODE_S = 13
const SPI_WAIT_FLASH_IDLE_EN_V = 0x1
const SPI_WAIT_FLASH_IDLE_EN_S = 12
const SPI_TX_CRC_EN_V = 0x1
const SPI_TX_CRC_EN_S = 11
const SPI_FCS_CRC_EN_V = 0x1
const SPI_FCS_CRC_EN_S = 10
const SPI_CS_HOLD_DELAY = 0x0000000F
const SPI_CS_HOLD_DELAY_V = 0xF
const SPI_CS_HOLD_DELAY_S = 28
const SPI_CS_HOLD_DELAY_RES = 0x00000FFF
const SPI_CS_HOLD_DELAY_RES_V = 0xFFF
const SPI_CS_HOLD_DELAY_RES_S = 16
const SPI_STATUS_EXT = 0x000000FF
const SPI_STATUS_EXT_V = 0xFF
const SPI_STATUS_EXT_S = 24
const SPI_WB_MODE = 0x000000FF
const SPI_WB_MODE_V = 0xFF
const SPI_WB_MODE_S = 16
const SPI_STATUS = 0x0000FFFF
const SPI_STATUS_V = 0xFFFF
const SPI_STATUS_S = 0
const SPI_CS_DELAY_NUM = 0x0000000F
const SPI_CS_DELAY_NUM_V = 0xF
const SPI_CS_DELAY_NUM_S = 28
const SPI_CS_DELAY_MODE = 0x00000003
const SPI_CS_DELAY_MODE_V = 0x3
const SPI_CS_DELAY_MODE_S = 26
const SPI_MOSI_DELAY_NUM = 0x00000007
const SPI_MOSI_DELAY_NUM_V = 0x7
const SPI_MOSI_DELAY_NUM_S = 23
const SPI_MOSI_DELAY_MODE = 0x00000003
const SPI_MOSI_DELAY_MODE_V = 0x3
const SPI_MOSI_DELAY_MODE_S = 21
const SPI_MISO_DELAY_NUM = 0x00000007
const SPI_MISO_DELAY_NUM_V = 0x7
const SPI_MISO_DELAY_NUM_S = 18
const SPI_MISO_DELAY_MODE = 0x00000003
const SPI_MISO_DELAY_MODE_V = 0x3
const SPI_MISO_DELAY_MODE_S = 16
const SPI_HOLD_TIME = 0x0000000F
const SPI_HOLD_TIME_V = 0xF
const SPI_HOLD_TIME_S = 4
const SPI_SETUP_TIME = 0x0000000F
const SPI_SETUP_TIME_V = 0xF
const SPI_SETUP_TIME_S = 0
const SPI_CLK_EQU_SYSCLK_V = 0x1
const SPI_CLK_EQU_SYSCLK_S = 31
const SPI_CLKDIV_PRE = 0x00001FFF
const SPI_CLKDIV_PRE_V = 0x1FFF
const SPI_CLKDIV_PRE_S = 18
const SPI_CLKCNT_N = 0x0000003F
const SPI_CLKCNT_N_V = 0x3F
const SPI_CLKCNT_N_S = 12
const SPI_CLKCNT_H = 0x0000003F
const SPI_CLKCNT_H_V = 0x3F
const SPI_CLKCNT_H_S = 6
const SPI_CLKCNT_L = 0x0000003F
const SPI_CLKCNT_L_V = 0x3F
const SPI_CLKCNT_L_S = 0
const SPI_USR_COMMAND_V = 0x1
const SPI_USR_COMMAND_S = 31
const SPI_USR_ADDR_V = 0x1
const SPI_USR_ADDR_S = 30
const SPI_USR_DUMMY_V = 0x1
const SPI_USR_DUMMY_S = 29
const SPI_USR_MISO_V = 0x1
const SPI_USR_MISO_S = 28
const SPI_USR_MOSI_V = 0x1
const SPI_USR_MOSI_S = 27
const SPI_USR_DUMMY_IDLE_V = 0x1
const SPI_USR_DUMMY_IDLE_S = 26
const SPI_USR_MOSI_HIGHPART_V = 0x1
const SPI_USR_MOSI_HIGHPART_S = 25
const SPI_USR_MISO_HIGHPART_V = 0x1
const SPI_USR_MISO_HIGHPART_S = 24
const SPI_USR_PREP_HOLD_V = 0x1
const SPI_USR_PREP_HOLD_S = 23
const SPI_USR_CMD_HOLD_V = 0x1
const SPI_USR_CMD_HOLD_S = 22
const SPI_USR_ADDR_HOLD_V = 0x1
const SPI_USR_ADDR_HOLD_S = 21
const SPI_USR_DUMMY_HOLD_V = 0x1
const SPI_USR_DUMMY_HOLD_S = 20
const SPI_USR_DIN_HOLD_V = 0x1
const SPI_USR_DIN_HOLD_S = 19
const SPI_USR_DOUT_HOLD_V = 0x1
const SPI_USR_DOUT_HOLD_S = 18
const SPI_USR_HOLD_POL_V = 0x1
const SPI_USR_HOLD_POL_S = 17
const SPI_SIO_V = 0x1
const SPI_SIO_S = 16
const SPI_FWRITE_QIO_V = 0x1
const SPI_FWRITE_QIO_S = 15
const SPI_FWRITE_DIO_V = 0x1
const SPI_FWRITE_DIO_S = 14
const SPI_FWRITE_QUAD_V = 0x1
const SPI_FWRITE_QUAD_S = 13
const SPI_FWRITE_DUAL_V = 0x1
const SPI_FWRITE_DUAL_S = 12
const SPI_WR_BYTE_ORDER_V = 0x1
const SPI_WR_BYTE_ORDER_S = 11
const SPI_RD_BYTE_ORDER_V = 0x1
const SPI_RD_BYTE_ORDER_S = 10
const SPI_CK_OUT_EDGE_V = 0x1
const SPI_CK_OUT_EDGE_S = 7
const SPI_CK_I_EDGE_V = 0x1
const SPI_CK_I_EDGE_S = 6
const SPI_CS_SETUP_V = 0x1
const SPI_CS_SETUP_S = 5
const SPI_CS_HOLD_V = 0x1
const SPI_CS_HOLD_S = 4
const SPI_DOUTDIN_V = 0x1
const SPI_DOUTDIN_S = 0
const SPI_USR_ADDR_BITLEN = 0x0000003F
const SPI_USR_ADDR_BITLEN_V = 0x3F
const SPI_USR_ADDR_BITLEN_S = 26
const SPI_USR_DUMMY_CYCLELEN = 0x000000FF
const SPI_USR_DUMMY_CYCLELEN_V = 0xFF
const SPI_USR_DUMMY_CYCLELEN_S = 0
const SPI_USR_COMMAND_BITLEN = 0x0000000F
const SPI_USR_COMMAND_BITLEN_V = 0xF
const SPI_USR_COMMAND_BITLEN_S = 28
const SPI_USR_COMMAND_VALUE = 0x0000FFFF
const SPI_USR_COMMAND_VALUE_V = 0xFFFF
const SPI_USR_COMMAND_VALUE_S = 0
const SPI_USR_MOSI_DBITLEN = 0x00FFFFFF
const SPI_USR_MOSI_DBITLEN_V = 0xFFFFFF
const SPI_USR_MOSI_DBITLEN_S = 0
const SPI_USR_MISO_DBITLEN = 0x00FFFFFF
const SPI_USR_MISO_DBITLEN_V = 0xFFFFFF
const SPI_USR_MISO_DBITLEN_S = 0
const SPI_SLV_WR_ST = 0xFFFFFFFF
const SPI_SLV_WR_ST_V = 0xFFFFFFFF
const SPI_SLV_WR_ST_S = 0
const SPI_CS_KEEP_ACTIVE_V = 0x1
const SPI_CS_KEEP_ACTIVE_S = 30
const SPI_CK_IDLE_EDGE_V = 0x1
const SPI_CK_IDLE_EDGE_S = 29
const SPI_MASTER_CK_SEL = 0x00000007
const SPI_MASTER_CK_SEL_V = 0x07
const SPI_MASTER_CK_SEL_S = 11
const SPI_MASTER_CS_POL = 0x00000007
const SPI_MASTER_CS_POL_V = 0x7
const SPI_MASTER_CS_POL_S = 6
const SPI_CK_DIS_V = 0x1
const SPI_CK_DIS_S = 5
const SPI_CS2_DIS_V = 0x1
const SPI_CS2_DIS_S = 2
const SPI_CS1_DIS_V = 0x1
const SPI_CS1_DIS_S = 1
const SPI_CS0_DIS_V = 0x1
const SPI_CS0_DIS_S = 0
const SPI_SYNC_RESET_V = 0x1
const SPI_SYNC_RESET_S = 31
const SPI_SLAVE_MODE_V = 0x1
const SPI_SLAVE_MODE_S = 30
const SPI_SLV_WR_RD_BUF_EN_V = 0x1
const SPI_SLV_WR_RD_BUF_EN_S = 29
const SPI_SLV_WR_RD_STA_EN_V = 0x1
const SPI_SLV_WR_RD_STA_EN_S = 28
const SPI_SLV_CMD_DEFINE_V = 0x1
const SPI_SLV_CMD_DEFINE_S = 27
const SPI_TRANS_CNT = 0x0000000F
const SPI_TRANS_CNT_V = 0xF
const SPI_TRANS_CNT_S = 23
const SPI_SLV_LAST_STATE = 0x00000007
const SPI_SLV_LAST_STATE_V = 0x7
const SPI_SLV_LAST_STATE_S = 20
const SPI_SLV_LAST_COMMAND = 0x00000007
const SPI_SLV_LAST_COMMAND_V = 0x7
const SPI_SLV_LAST_COMMAND_S = 17
const SPI_CS_I_MODE = 0x00000003
const SPI_CS_I_MODE_V = 0x3
const SPI_CS_I_MODE_S = 10
const SPI_INT_EN = 0x0000001F
const SPI_INT_EN_V = 0x1F
const SPI_INT_EN_S = 5
const SPI_TRANS_DONE_V = 0x1
const SPI_TRANS_DONE_S = 4
const SPI_SLV_WR_STA_DONE_V = 0x1
const SPI_SLV_WR_STA_DONE_S = 3
const SPI_SLV_RD_STA_DONE_V = 0x1
const SPI_SLV_RD_STA_DONE_S = 2
const SPI_SLV_WR_BUF_DONE_V = 0x1
const SPI_SLV_WR_BUF_DONE_S = 1
const SPI_SLV_RD_BUF_DONE_V = 0x1
const SPI_SLV_RD_BUF_DONE_S = 0
const SPI_SLV_STATUS_BITLEN = 0x0000001F
const SPI_SLV_STATUS_BITLEN_V = 0x1F
const SPI_SLV_STATUS_BITLEN_S = 27
const SPI_SLV_STATUS_FAST_EN_V = 0x1
const SPI_SLV_STATUS_FAST_EN_S = 26
const SPI_SLV_STATUS_READBACK_V = 0x1
const SPI_SLV_STATUS_READBACK_S = 25
const SPI_SLV_RD_ADDR_BITLEN = 0x0000003F
const SPI_SLV_RD_ADDR_BITLEN_V = 0x3F
const SPI_SLV_RD_ADDR_BITLEN_S = 10
const SPI_SLV_WR_ADDR_BITLEN = 0x0000003F
const SPI_SLV_WR_ADDR_BITLEN_V = 0x3F
const SPI_SLV_WR_ADDR_BITLEN_S = 4
const SPI_SLV_WRSTA_DUMMY_EN_V = 0x1
const SPI_SLV_WRSTA_DUMMY_EN_S = 3
const SPI_SLV_RDSTA_DUMMY_EN_V = 0x1
const SPI_SLV_RDSTA_DUMMY_EN_S = 2
const SPI_SLV_WRBUF_DUMMY_EN_V = 0x1
const SPI_SLV_WRBUF_DUMMY_EN_S = 1
const SPI_SLV_RDBUF_DUMMY_EN_V = 0x1
const SPI_SLV_RDBUF_DUMMY_EN_S = 0
const SPI_SLV_WRBUF_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_WRBUF_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_WRBUF_DUMMY_CYCLELEN_S = 24
const SPI_SLV_RDBUF_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_RDBUF_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_RDBUF_DUMMY_CYCLELEN_S = 16
const SPI_SLV_WRSTA_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_WRSTA_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_WRSTA_DUMMY_CYCLELEN_S = 8
const SPI_SLV_RDSTA_DUMMY_CYCLELEN = 0x000000FF
const SPI_SLV_RDSTA_DUMMY_CYCLELEN_V = 0xFF
const SPI_SLV_RDSTA_DUMMY_CYCLELEN_S = 0
const SPI_SLV_WRSTA_CMD_VALUE = 0x000000FF
const SPI_SLV_WRSTA_CMD_VALUE_V = 0xFF
const SPI_SLV_WRSTA_CMD_VALUE_S = 24
const SPI_SLV_RDSTA_CMD_VALUE = 0x000000FF
const SPI_SLV_RDSTA_CMD_VALUE_V = 0xFF
const SPI_SLV_RDSTA_CMD_VALUE_S = 16
const SPI_SLV_WRBUF_CMD_VALUE = 0x000000FF
const SPI_SLV_WRBUF_CMD_VALUE_V = 0xFF
const SPI_SLV_WRBUF_CMD_VALUE_S = 8
const SPI_SLV_RDBUF_CMD_VALUE = 0x000000FF
const SPI_SLV_RDBUF_CMD_VALUE_V = 0xFF
const SPI_SLV_RDBUF_CMD_VALUE_S = 0
const SPI_SLV_WRBUF_DBITLEN = 0x00FFFFFF
const SPI_SLV_WRBUF_DBITLEN_V = 0xFFFFFF
const SPI_SLV_WRBUF_DBITLEN_S = 0
const SPI_SLV_RDBUF_DBITLEN = 0x00FFFFFF
const SPI_SLV_RDBUF_DBITLEN_V = 0xFFFFFF
const SPI_SLV_RDBUF_DBITLEN_S = 0
const SPI_CACHE_FLASH_PES_EN_V = 0x1
const SPI_CACHE_FLASH_PES_EN_S = 3
const SPI_CACHE_FLASH_USR_CMD_V = 0x1
const SPI_CACHE_FLASH_USR_CMD_S = 2
const SPI_CACHE_USR_CMD_4BYTE_V = 0x1
const SPI_CACHE_USR_CMD_4BYTE_S = 1
const SPI_CACHE_REQ_EN_V = 0x1
const SPI_CACHE_REQ_EN_S = 0
const SPI_CACHE_SRAM_USR_WCMD_V = 0x1
const SPI_CACHE_SRAM_USR_WCMD_S = 28
const SPI_SRAM_ADDR_BITLEN = 0x0000003F
const SPI_SRAM_ADDR_BITLEN_V = 0x3F
const SPI_SRAM_ADDR_BITLEN_S = 22
const SPI_SRAM_DUMMY_CYCLELEN = 0x000000FF
const SPI_SRAM_DUMMY_CYCLELEN_V = 0xFF
const SPI_SRAM_DUMMY_CYCLELEN_S = 14
const SPI_SRAM_BYTES_LEN = 0x000000FF
const SPI_SRAM_BYTES_LEN_V = 0xFF
const SPI_SRAM_BYTES_LEN_S = 6
const SPI_CACHE_SRAM_USR_RCMD_V = 0x1
const SPI_CACHE_SRAM_USR_RCMD_S = 5
const SPI_USR_RD_SRAM_DUMMY_V = 0x1
const SPI_USR_RD_SRAM_DUMMY_S = 4
const SPI_USR_WR_SRAM_DUMMY_V = 0x1
const SPI_USR_WR_SRAM_DUMMY_S = 3
const SPI_USR_SRAM_QIO_V = 0x1
const SPI_USR_SRAM_QIO_S = 2
const SPI_USR_SRAM_DIO_V = 0x1
const SPI_USR_SRAM_DIO_S = 1
const SPI_SRAM_RSTIO_V = 0x1
const SPI_SRAM_RSTIO_S = 4
const SPI_SRAM_QIO_V = 0x1
const SPI_SRAM_QIO_S = 1
const SPI_SRAM_DIO_V = 0x1
const SPI_SRAM_DIO_S = 0
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN = 0x0000000F
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN_V = 0xF
const SPI_CACHE_SRAM_USR_RD_CMD_BITLEN_S = 28
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE = 0x0000FFFF
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE_V = 0xFFFF
const SPI_CACHE_SRAM_USR_RD_CMD_VALUE_S = 0
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN = 0x0000000F
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN_V = 0xF
const SPI_CACHE_SRAM_USR_WR_CMD_BITLEN_S = 28
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE = 0x0000FFFF
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE_V = 0xFFFF
const SPI_CACHE_SRAM_USR_WR_CMD_VALUE_S = 0
const SPI_SLV_RDATA_BIT = 0x00FFFFFF
const SPI_SLV_RDATA_BIT_V = 0xFFFFFF
const SPI_SLV_RDATA_BIT_S = 0
const SPI_BUF0 = 0xFFFFFFFF
const SPI_BUF0_V = 0xFFFFFFFF
const SPI_BUF0_S = 0
const SPI_BUF1 = 0xFFFFFFFF
const SPI_BUF1_V = 0xFFFFFFFF
const SPI_BUF1_S = 0
const SPI_BUF2 = 0xFFFFFFFF
const SPI_BUF2_V = 0xFFFFFFFF
const SPI_BUF2_S = 0
const SPI_BUF3 = 0xFFFFFFFF
const SPI_BUF3_V = 0xFFFFFFFF
const SPI_BUF3_S = 0
const SPI_BUF4 = 0xFFFFFFFF
const SPI_BUF4_V = 0xFFFFFFFF
const SPI_BUF4_S = 0
const SPI_BUF5 = 0xFFFFFFFF
const SPI_BUF5_V = 0xFFFFFFFF
const SPI_BUF5_S = 0
const SPI_BUF6 = 0xFFFFFFFF
const SPI_BUF6_V = 0xFFFFFFFF
const SPI_BUF6_S = 0
const SPI_BUF7 = 0xFFFFFFFF
const SPI_BUF7_V = 0xFFFFFFFF
const SPI_BUF7_S = 0
const SPI_BUF8 = 0xFFFFFFFF
const SPI_BUF8_V = 0xFFFFFFFF
const SPI_BUF8_S = 0
const SPI_BUF9 = 0xFFFFFFFF
const SPI_BUF9_V = 0xFFFFFFFF
const SPI_BUF9_S = 0
const SPI_BUF10 = 0xFFFFFFFF
const SPI_BUF10_V = 0xFFFFFFFF
const SPI_BUF10_S = 0
const SPI_BUF11 = 0xFFFFFFFF
const SPI_BUF11_V = 0xFFFFFFFF
const SPI_BUF11_S = 0
const SPI_BUF12 = 0xFFFFFFFF
const SPI_BUF12_V = 0xFFFFFFFF
const SPI_BUF12_S = 0
const SPI_BUF13 = 0xFFFFFFFF
const SPI_BUF13_V = 0xFFFFFFFF
const SPI_BUF13_S = 0
const SPI_BUF14 = 0xFFFFFFFF
const SPI_BUF14_V = 0xFFFFFFFF
const SPI_BUF14_S = 0
const SPI_BUF15 = 0xFFFFFFFF
const SPI_BUF15_V = 0xFFFFFFFF
const SPI_BUF15_S = 0
const SPI_TX_CRC_DATA = 0xFFFFFFFF
const SPI_TX_CRC_DATA_V = 0xFFFFFFFF
const SPI_TX_CRC_DATA_S = 0
const SPI_T_PP_ENA_V = 0x1
const SPI_T_PP_ENA_S = 31
const SPI_T_PP_SHIFT = 0x0000000F
const SPI_T_PP_SHIFT_V = 0xF
const SPI_T_PP_SHIFT_S = 16
const SPI_T_PP_TIME = 0x00000FFF
const SPI_T_PP_TIME_V = 0xFFF
const SPI_T_PP_TIME_S = 0
const SPI_T_ERASE_ENA_V = 0x1
const SPI_T_ERASE_ENA_S = 31
const SPI_T_ERASE_SHIFT = 0x0000000F
const SPI_T_ERASE_SHIFT_V = 0xF
const SPI_T_ERASE_SHIFT_S = 16
const SPI_T_ERASE_TIME = 0x00000FFF
const SPI_T_ERASE_TIME_V = 0xFFF
const SPI_T_ERASE_TIME_S = 0
const SPI_ST = 0x00000007
const SPI_ST_V = 0x7
const SPI_ST_S = 0
const SPI_INT_HOLD_ENA = 0x00000003
const SPI_INT_HOLD_ENA_V = 0x3
const SPI_INT_HOLD_ENA_S = 0
const SPI_DMA_CONTINUE_V = 0x1
const SPI_DMA_CONTINUE_S = 16
const SPI_DMA_TX_STOP_V = 0x1
const SPI_DMA_TX_STOP_S = 15
const SPI_DMA_RX_STOP_V = 0x1
const SPI_DMA_RX_STOP_S = 14
const SPI_OUT_DATA_BURST_EN_V = 0x1
const SPI_OUT_DATA_BURST_EN_S = 12
const SPI_INDSCR_BURST_EN_V = 0x1
const SPI_INDSCR_BURST_EN_S = 11
const SPI_OUTDSCR_BURST_EN_V = 0x1
const SPI_OUTDSCR_BURST_EN_S = 10
const SPI_OUT_EOF_MODE_V = 0x1
const SPI_OUT_EOF_MODE_S = 9
const SPI_OUT_AUTO_WRBACK_V = 0x1
const SPI_OUT_AUTO_WRBACK_S = 8
const SPI_OUT_LOOP_TEST_V = 0x1
const SPI_OUT_LOOP_TEST_S = 7
const SPI_IN_LOOP_TEST_V = 0x1
const SPI_IN_LOOP_TEST_S = 6
const SPI_AHBM_RST_V = 0x1
const SPI_AHBM_RST_S = 5
const SPI_AHBM_FIFO_RST_V = 0x1
const SPI_AHBM_FIFO_RST_S = 4
const SPI_OUT_RST_V = 0x1
const SPI_OUT_RST_S = 3
const SPI_IN_RST_V = 0x1
const SPI_IN_RST_S = 2
const SPI_OUTLINK_RESTART_V = 0x1
const SPI_OUTLINK_RESTART_S = 30
const SPI_OUTLINK_START_V = 0x1
const SPI_OUTLINK_START_S = 29
const SPI_OUTLINK_STOP_V = 0x1
const SPI_OUTLINK_STOP_S = 28
const SPI_OUTLINK_ADDR = 0x000FFFFF
const SPI_OUTLINK_ADDR_V = 0xFFFFF
const SPI_OUTLINK_ADDR_S = 0
const SPI_INLINK_RESTART_V = 0x1
const SPI_INLINK_RESTART_S = 30
const SPI_INLINK_START_V = 0x1
const SPI_INLINK_START_S = 29
const SPI_INLINK_STOP_V = 0x1
const SPI_INLINK_STOP_S = 28
const SPI_INLINK_AUTO_RET_V = 0x1
const SPI_INLINK_AUTO_RET_S = 20
const SPI_INLINK_ADDR = 0x000FFFFF
const SPI_INLINK_ADDR_V = 0xFFFFF
const SPI_INLINK_ADDR_S = 0
const SPI_DMA_TX_EN_V = 0x1
const SPI_DMA_TX_EN_S = 1
const SPI_DMA_RX_EN_V = 0x1
const SPI_DMA_RX_EN_S = 0
const SPI_OUT_TOTAL_EOF_INT_ENA_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_ENA_S = 8
const SPI_OUT_EOF_INT_ENA_V = 0x1
const SPI_OUT_EOF_INT_ENA_S = 7
const SPI_OUT_DONE_INT_ENA_V = 0x1
const SPI_OUT_DONE_INT_ENA_S = 6
const SPI_IN_SUC_EOF_INT_ENA_V = 0x1
const SPI_IN_SUC_EOF_INT_ENA_S = 5
const SPI_IN_ERR_EOF_INT_ENA_V = 0x1
const SPI_IN_ERR_EOF_INT_ENA_S = 4
const SPI_IN_DONE_INT_ENA_V = 0x1
const SPI_IN_DONE_INT_ENA_S = 3
const SPI_INLINK_DSCR_ERROR_INT_ENA_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_ENA_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_ENA_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_ENA_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_ENA_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_ENA_S = 0
const SPI_OUT_TOTAL_EOF_INT_RAW_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_RAW_S = 8
const SPI_OUT_EOF_INT_RAW_V = 0x1
const SPI_OUT_EOF_INT_RAW_S = 7
const SPI_OUT_DONE_INT_RAW_V = 0x1
const SPI_OUT_DONE_INT_RAW_S = 6
const SPI_IN_SUC_EOF_INT_RAW_V = 0x1
const SPI_IN_SUC_EOF_INT_RAW_S = 5
const SPI_IN_ERR_EOF_INT_RAW_V = 0x1
const SPI_IN_ERR_EOF_INT_RAW_S = 4
const SPI_IN_DONE_INT_RAW_V = 0x1
const SPI_IN_DONE_INT_RAW_S = 3
const SPI_INLINK_DSCR_ERROR_INT_RAW_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_RAW_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_RAW_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_RAW_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_RAW_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_RAW_S = 0
const SPI_OUT_TOTAL_EOF_INT_ST_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_ST_S = 8
const SPI_OUT_EOF_INT_ST_V = 0x1
const SPI_OUT_EOF_INT_ST_S = 7
const SPI_OUT_DONE_INT_ST_V = 0x1
const SPI_OUT_DONE_INT_ST_S = 6
const SPI_IN_SUC_EOF_INT_ST_V = 0x1
const SPI_IN_SUC_EOF_INT_ST_S = 5
const SPI_IN_ERR_EOF_INT_ST_V = 0x1
const SPI_IN_ERR_EOF_INT_ST_S = 4
const SPI_IN_DONE_INT_ST_V = 0x1
const SPI_IN_DONE_INT_ST_S = 3
const SPI_INLINK_DSCR_ERROR_INT_ST_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_ST_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_ST_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_ST_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_ST_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_ST_S = 0
const SPI_OUT_TOTAL_EOF_INT_CLR_V = 0x1
const SPI_OUT_TOTAL_EOF_INT_CLR_S = 8
const SPI_OUT_EOF_INT_CLR_V = 0x1
const SPI_OUT_EOF_INT_CLR_S = 7
const SPI_OUT_DONE_INT_CLR_V = 0x1
const SPI_OUT_DONE_INT_CLR_S = 6
const SPI_IN_SUC_EOF_INT_CLR_V = 0x1
const SPI_IN_SUC_EOF_INT_CLR_S = 5
const SPI_IN_ERR_EOF_INT_CLR_V = 0x1
const SPI_IN_ERR_EOF_INT_CLR_S = 4
const SPI_IN_DONE_INT_CLR_V = 0x1
const SPI_IN_DONE_INT_CLR_S = 3
const SPI_INLINK_DSCR_ERROR_INT_CLR_V = 0x1
const SPI_INLINK_DSCR_ERROR_INT_CLR_S = 2
const SPI_OUTLINK_DSCR_ERROR_INT_CLR_V = 0x1
const SPI_OUTLINK_DSCR_ERROR_INT_CLR_S = 1
const SPI_INLINK_DSCR_EMPTY_INT_CLR_V = 0x1
const SPI_INLINK_DSCR_EMPTY_INT_CLR_S = 0
const SPI_DMA_IN_ERR_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_IN_ERR_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_IN_ERR_EOF_DES_ADDR_S = 0
const SPI_DMA_IN_SUC_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_IN_SUC_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_IN_SUC_EOF_DES_ADDR_S = 0
const SPI_DMA_INLINK_DSCR = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_S = 0
const SPI_DMA_INLINK_DSCR_BF0 = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF0_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF0_S = 0
const SPI_DMA_INLINK_DSCR_BF1 = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF1_V = 0xFFFFFFFF
const SPI_DMA_INLINK_DSCR_BF1_S = 0
const SPI_DMA_OUT_EOF_BFR_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_BFR_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_BFR_DES_ADDR_S = 0
const SPI_DMA_OUT_EOF_DES_ADDR = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_DES_ADDR_V = 0xFFFFFFFF
const SPI_DMA_OUT_EOF_DES_ADDR_S = 0
const SPI_DMA_OUTLINK_DSCR = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_S = 0
const SPI_DMA_OUTLINK_DSCR_BF0 = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF0_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF0_S = 0
const SPI_DMA_OUTLINK_DSCR_BF1 = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF1_V = 0xFFFFFFFF
const SPI_DMA_OUTLINK_DSCR_BF1_S = 0
const SPI_DMA_OUT_STATUS = 0xFFFFFFFF
const SPI_DMA_OUT_STATUS_V = 0xFFFFFFFF
const SPI_DMA_OUT_STATUS_S = 0
const SPI_DMA_IN_STATUS = 0xFFFFFFFF
const SPI_DMA_IN_STATUS_V = 0xFFFFFFFF
const SPI_DMA_IN_STATUS_S = 0
const SPI_DATE = 0x0FFFFFFF
const SPI_DATE_V = 0xFFFFFFF
const SPI_DATE_S = 0
