library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use work.constdef.ALL;

entity alu is
  port (
	REGDATA1: in std_logic_vector(15 downto 0);  --ç¬¬ä¸€ä¸ªå¯„å­˜å™¨æ•°æ®
	REGDATA2: in std_logic_vector(15 downto 0); --ç¬¬äºŒä¸ªå¯„å­˜å™¨æ•°æ®
	EXTENDIMM: in std_logic_vector(15 downto 0);  --æ‰©å±•åçš„ç«‹å³æ•
	LASTALU: in std_logic_vector(15 downto 0); --ä¸Šä¸€æ¡æŒ‡ä»¤ALUè®¡ç®—ç»“æœ
	LASTMEM: in std_logic_vector(15 downto 0); --ä¸Šä¸¤æ¡æŒ‡ä»¤MEMåçš„ç»“æœ
	forwardA: in std_logic_vector(1 downto 0); --ALUç¬¬ä¸€ä¸ªæ“ä½œæ•°å†²çªä¿¡å·
	forwardB: in std_logic_vector(1 downto 0); --ALUç¬¬äºŒä¸ªæ“ä½œæ•°å†²çªä¿¡å·
	ALUSRCA: in std_logic_vector(1 downto 0); --ALUç¬¬ä¸€ä¸ªæ“ä½œæ•°é€‰æ‹©
	ALUSRCB: in std_logic; --ALUç¬¬äºŒä¸ªæ“ä½œæ•°é€‰æ‹©
	ALUOP: in std_logic_vector(3 downto 0); --ALUæ“ä½œç¬
	PC: in std_logic_vector(15 downto 0); --PCå€
	ALURES: out std_logic_vector(15 downto 0); --è®¡ç®—ç»“æœ
	REGDATA : out std_logic_vector(15 downto 0);
	
	debug1: out std_logic_vector(15 downto 0);
	debug2: out std_logic_vector(15 downto 0)
  );
end alu;

architecture behavioral of alu is					--è¿™é‡Œè¾“å‡ºç»“æœå¯èƒ½ä¼šåœ¨ä¸€å¼€å§‹ä¸å¤ªç¨³å®šï¼Œä½†æ˜¯æœ€ååº”è¯¥æ˜¯ç¨³å®šçš
	signal C, D: std_logic_vector(15 downto 0);
begin
	debug1 <= C;
	debug2 <= D;
	process(REGDATA1, LASTALU, LASTMEM, REGDATA2, PC, EXTENDIMM)
		variable A, B: std_logic_vector(15 downto 0);
	begin
		---é€‰æ‹©ç¬¬ä¸€ä¸ªå‚æ•°A
		case forwardA is
			when "00" => --REGDATA1
				A(15 downto 0) := REGDATA1;
			when "01" => --LASTALU
				A(15 downto 0) := LASTALU;
			when "10" => --LASTMEM
				A(15 downto 0) := LASTMEM;
			when others =>    
		end case;
	
		case forwardB is
			when "00" => --REGDATA2
				B(15 downto 0) := REGDATA2;
			when "01" => --LASTALU
				B(15 downto 0) := LASTALU;
			when "10" => --LASTMEM
				B(15 downto 0) := LASTMEM;
			when others =>  
		end case;
		---é€‰æ‹©ç¬¬äºŒä¸ªå‚æ•°B
		case ALUSRCA is
			when "00" => --REGDATA1
				C(15 downto 0) <= A;
			when "01" => --REGDATA2
				C(15 downto 0) <= B;
			when "10" => --PC
				C(15 downto 0) <= PC;
			when others => 
		end case;
		
		case ALUSRCB is
			when '1' => --REGDATA2
				D(15 downto 0) <= B;
			when '0' => --EXTENDIMM
				D(15 downto 0) <= EXTENDIMM;
			when others =>
		end case;
		REGDATA <= B;
	end process;
	---
	process (C, D, ALUOP)
		variable result : STD_LOGIC_VECTOR (15 downto 0);
		variable oflag : std_logic;
	begin
		oflag := '0';
		case ALUOP is
			when ALUOP_ADD =>
				ALURES(15 downto 0) <= C + D;
			when ALUOP_EMPTY =>
				
			when ALUOP_EQUAL =>
				if C = D then
					ALURES(15 downto 0) <= "0000000000000000";
				else 
					ALURES(15 downto 0) <= "0000000000000001";
				end if;
			when ALUOP_LESS =>
				result := C - D;
				if C(15) = '0' and D(15) = '1' and result(15) = '1' then
					oflag := '1';
				elsif C(15) = '1' and D(15) = '0' and result(15) = '0' then
					oflag := '1';
				end if;
				if C < D then
					if oflag = '1' then
						ALURES(15 downto 0) <= "0000000000000000";
					else
						ALURES(15 downto 0) <= "0000000000000001";
					end if;
				else
					if oflag = '1' then
						ALURES(15 downto 0) <= "0000000000000001";
					else
						ALURES(15 downto 0) <= "0000000000000000";
					end if;
				end if;	
			when ALUOP_ASSIGNA =>	-- ALUOP_ASSIGNA  è¾“å‡ºä¸ºç¬¬ä¸€ä¸ªæ“ä½œæ•°
				ALURES(15 downto 0) <= C;
			when ALUOP_ASSIGNB =>	-- ALUOP_ASSIGNB  è¾“å‡ºä¸ºç¬¬äºŒä¸ªæ“ä½œæ•
				ALURES(15 downto 0) <= D;
			when ALUOP_AND =>		-- ALUOP_AND  
				ALURES(15 downto 0) <= C and D;
			when ALUOP_OR =>		-- ALUOP_OR
				ALURES(15 downto 0) <= C or D;
			when ALUOP_SLL =>		-- ALUOPSLL ç¬¬ä¸€ä¸ªæ“ä½œæ•°å·¦ç§»ç¬¬äºŒä¸ªæ“ä½œæ•°ä½ï¼Œæ³¨ï¼šç¬¬äºŒä¸ªæ•°ä¸æ—¶å·¦ç§ä½
				if D = "0000000000000000" then
					ALURES(15 downto 0) <= to_stdlogicvector(to_bitvector(C) sll 8);
				else
					ALURES(15 downto 0) <= to_stdlogicvector(to_bitvector(C) sll conv_integer(D));
			end if;
			when ALUOP_SRA =>		-- ALUOPSRA
				if D = "0000000000000000" then
					ALURES(15 downto 0) <= to_stdlogicvector(to_bitvector(C) sra 8);
				else
					ALURES(15 downto 0) <= to_stdlogicvector(to_bitvector(C) sra conv_integer(D));
				end if;
			when ALUOP_SUB =>		-- SLUOPSUB
				ALURES(15 downto 0) <= C - D;
			when others =>
		end case;
	end process;
end behavioral;