{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:48:58 2018 " "Info: Processing started: Wed Dec 26 13:48:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off medianFilter -c medianFilter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off medianFilter -c medianFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medianFilter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file medianFilter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 medianFilter " "Info: Found entity 1: medianFilter" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 15 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "medianFilter " "Info: Elaborating entity \"medianFilter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WTDFX_NON_INT_DIVISION" "3 2 " "Warning: Result of division operation \"3/2\" contains a remainder -- truncated result" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 13 28 0 } }  } 0 0 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "../../../../никита/desktop/filters/bubblesort/bubbleSort.tdf 1 1 " "Warning: Using design file ../../../../никита/desktop/filters/bubblesort/bubbleSort.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bubbleSort " "Info: Found entity 1: bubbleSort" {  } { { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 8 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bubbleSort bubbleSort:sorters\[2\] " "Info: Elaborating entity \"bubbleSort\" for hierarchy \"bubbleSort:sorters\[2\]\"" {  } { { "medianFilter.tdf" "sorters\[2\]" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_NON_INT_DIVISION" "3 2 " "Warning: Result of division operation \"3/2\" contains a remainder -- truncated result" {  } { { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 31 22 0 } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "" 0 0}
{ "Warning" "WTDFX_NON_INT_DIVISION" "3 2 " "Warning: Result of division operation \"3/2\" contains a remainder -- truncated result" {  } { { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 42 22 0 } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bubbleSort bubbleSort:sorters\[1\] " "Info: Elaborating entity \"bubbleSort\" for hierarchy \"bubbleSort:sorters\[1\]\"" {  } { { "medianFilter.tdf" "sorters\[1\]" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_NON_INT_DIVISION" "3 2 " "Warning: Result of division operation \"3/2\" contains a remainder -- truncated result" {  } { { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 31 22 0 } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "" 0 0}
{ "Warning" "WTDFX_NON_INT_DIVISION" "3 2 " "Warning: Result of division operation \"3/2\" contains a remainder -- truncated result" {  } { { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 42 22 0 } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 25 9 0 } }  } 0 0 "Result of division operation \"%1!s!/%2!s!\" contains a remainder -- truncated result" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSHIFT_TAPS_INFERRED" "bubbleSort:sorters\[0\]\|outputTrigger\[2\]\[0\]~128 " "Info: Inferred altshift_taps megafunction from the following design logic: \"bubbleSort:sorters\[0\]\|outputTrigger\[2\]\[0\]~128\"" { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Info: Parameter TAP_DISTANCE set to 3" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 16 " "Info: Parameter WIDTH set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "bubbleSort.tdf" "outputTrigger\[2\]\[0\]~128" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 18 15 0 } }  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0 " "Info: Elaborated megafunction instantiation \"bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0 " "Info: Instantiated megafunction \"bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Info: Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 16 " "Info: Parameter \"WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q1m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_q1m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q1m " "Info: Found entity 1: shift_taps_q1m" {  } { { "db/shift_taps_q1m.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/shift_taps_q1m.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hg31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hg31 " "Info: Found entity 1: altsyncram_hg31" {  } { { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Info: Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Info: Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/cntr_kkf.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Info: Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Info: Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Info: Implemented 116 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:01 2018 " "Info: Processing ended: Wed Dec 26 13:49:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:49:02 2018 " "Info: Processing started: Wed Dec 26 13:49:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "medianFilter EP2C20AF484A7 " "Info: Selected device EP2C20AF484A7 for design \"medianFilter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "Info: High junction temperature is 125 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484A7 " "Info: Device EP2C15AF484A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "17 17 " "Warning: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[0\] " "Info: Pin outputData\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[0] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[1\] " "Info: Pin outputData\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[1] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[2\] " "Info: Pin outputData\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[2] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[3\] " "Info: Pin outputData\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[3] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[4\] " "Info: Pin outputData\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[4] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[5\] " "Info: Pin outputData\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[5] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[6\] " "Info: Pin outputData\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[6] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputData\[7\] " "Info: Pin outputData\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { outputData[7] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { outputData[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { clock } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[0\] " "Info: Pin inputData\[0\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[0] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[7\] " "Info: Pin inputData\[7\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[7] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[6\] " "Info: Pin inputData\[6\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[6] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[5\] " "Info: Pin inputData\[5\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[5] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[4\] " "Info: Pin inputData\[4\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[4] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[3\] " "Info: Pin inputData\[3\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[3] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[2\] " "Info: Pin inputData\[2\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[2] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputData\[1\] " "Info: Pin inputData\[1\] not assigned to an exact location on the device" {  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { inputData[1] } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node clock (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/pin_planner.ppl" "" { PinPlanner "g:/quartus/quar/quartus/bin/pin_planner.ppl" { clock } } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 40 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 31 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  31 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 39 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 35 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.791 ns register memory " "Info: Estimated most critical path is register to memory delay of 4.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg\[2\]\[0\] 1 REG LAB_X40_Y22 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y22; Fanout = 5; REG Node = 'shift_reg\[2\]\[0\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg[2][0] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.160 ns) + CELL(0.512 ns) 1.672 ns bubbleSort:sorters\[0\]\|temp\[1\]\[0\]~172 2 COMB LAB_X44_Y22 2 " "Info: 2: + IC(1.160 ns) + CELL(0.512 ns) = 1.672 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[0\]~172'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.672 ns" { shift_reg[2][0] bubbleSort:sorters[0]|temp[1][0]~172 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.754 ns bubbleSort:sorters\[0\]\|temp\[1\]\[1\]~174 3 COMB LAB_X44_Y22 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 1.754 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[1\]~174'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][0]~172 bubbleSort:sorters[0]|temp[1][1]~174 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.836 ns bubbleSort:sorters\[0\]\|temp\[1\]\[2\]~176 4 COMB LAB_X44_Y22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 1.836 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[2\]~176'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][1]~174 bubbleSort:sorters[0]|temp[1][2]~176 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 1.918 ns bubbleSort:sorters\[0\]\|temp\[1\]\[3\]~178 5 COMB LAB_X44_Y22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.082 ns) = 1.918 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[3\]~178'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][2]~176 bubbleSort:sorters[0]|temp[1][3]~178 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.000 ns bubbleSort:sorters\[0\]\|temp\[1\]\[4\]~180 6 COMB LAB_X44_Y22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.082 ns) = 2.000 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[4\]~180'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][3]~178 bubbleSort:sorters[0]|temp[1][4]~180 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.082 ns bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182 7 COMB LAB_X44_Y22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.082 ns) = 2.082 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][4]~180 bubbleSort:sorters[0]|temp[1][5]~182 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.164 ns bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184 8 COMB LAB_X44_Y22 2 " "Info: 8: + IC(0.000 ns) + CELL(0.082 ns) = 2.164 ns; Loc. = LAB_X44_Y22; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.246 ns bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186 9 COMB LAB_X44_Y22 1 " "Info: 9: + IC(0.000 ns) + CELL(0.082 ns) = 2.246 ns; Loc. = LAB_X44_Y22; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.720 ns bubbleSort:sorters\[0\]\|op_1~33 10 COMB LAB_X44_Y22 16 " "Info: 10: + IC(0.000 ns) + CELL(0.474 ns) = 2.720 ns; Loc. = LAB_X44_Y22; Fanout = 16; COMB Node = 'bubbleSort:sorters\[0\]\|op_1~33'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(0.184 ns) 3.999 ns bubbleSort:sorters\[0\]\|temp\[0\]\[0\]~187 11 COMB LAB_X40_Y22 1 " "Info: 11: + IC(1.095 ns) + CELL(0.184 ns) = 3.999 ns; Loc. = LAB_X40_Y22; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[0\]\[0\]~187'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][0]~187 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.121 ns) 4.791 ns bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a8~porta_datain_reg0 12 MEM M4K_X41_Y22 1 " "Info: 12: + IC(0.671 ns) + CELL(0.121 ns) = 4.791 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a8~porta_datain_reg0'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { bubbleSort:sorters[0]|temp[0][0]~187 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 280 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.865 ns ( 38.93 % ) " "Info: Total cell delay = 1.865 ns ( 38.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.926 ns ( 61.07 % ) " "Info: Total interconnect delay = 2.926 ns ( 61.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.791 ns" { shift_reg[2][0] bubbleSort:sorters[0]|temp[1][0]~172 bubbleSort:sorters[0]|temp[1][1]~174 bubbleSort:sorters[0]|temp[1][2]~176 bubbleSort:sorters[0]|temp[1][3]~178 bubbleSort:sorters[0]|temp[1][4]~180 bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][0]~187 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a8~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[0\] 0 " "Info: Pin \"outputData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[1\] 0 " "Info: Pin \"outputData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[2\] 0 " "Info: Pin \"outputData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[3\] 0 " "Info: Pin \"outputData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[4\] 0 " "Info: Pin \"outputData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[5\] 0 " "Info: Pin \"outputData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[6\] 0 " "Info: Pin \"outputData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputData\[7\] 0 " "Info: Pin \"outputData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Никита/Desktop/filters/median/medianFilter.fit.smsg " "Info: Generated suppressed messages file C:/Users/Никита/Desktop/filters/median/medianFilter.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.0 2 2 " "Info: Parallel compilation was enabled and used an average of 1.0 processors and a maximum of 2 processors out of 2 processors allowed" { { "Info" "IQCU_PARALLEL_INSIGNIFICANT_TIME" "" "Info: Less than 1% of process time was spent using more than one processor" {  } {  } 0 0 "Less than 1%% of process time was spent using more than one processor" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "313 " "Info: Peak virtual memory: 313 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:05 2018 " "Info: Processing ended: Wed Dec 26 13:49:05 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:49:07 2018 " "Info: Processing started: Wed Dec 26 13:49:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:08 2018 " "Info: Processing ended: Wed Dec 26 13:49:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 26 13:49:09 2018 " "Info: Processing started: Wed Dec 26 13:49:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off medianFilter -c medianFilter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } } { "g:/quartus/quar/quartus/bin/Assignment Editor.qase" "" { Assignment "g:/quartus/quar/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock register memory shift_reg\[2\]\[5\] bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 195.01 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 195.01 MHz between source register \"shift_reg\[2\]\[5\]\" and destination memory \"bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.564 ns 2.564 ns 5.128 ns " "Info: fmax restricted to Clock High delay (2.564 ns) plus Clock Low delay (2.564 ns) : restricted to 5.128 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.723 ns + Longest register memory " "Info: + Longest register to memory delay is 4.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns shift_reg\[2\]\[5\] 1 REG LCFF_X40_Y22_N27 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg\[2\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { shift_reg[2][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.617 ns) 2.129 ns bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182 2 COMB LCCOMB_X44_Y22_N14 2 " "Info: 2: + IC(1.512 ns) + CELL(0.617 ns) = 2.129 ns; Loc. = LCCOMB_X44_Y22_N14; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[5\]~182'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.129 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.211 ns bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184 3 COMB LCCOMB_X44_Y22_N16 2 " "Info: 3: + IC(0.000 ns) + CELL(0.082 ns) = 2.211 ns; Loc. = LCCOMB_X44_Y22_N16; Fanout = 2; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[6\]~184'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.082 ns) 2.293 ns bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186 4 COMB LCCOMB_X44_Y22_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.082 ns) = 2.293 ns; Loc. = LCCOMB_X44_Y22_N18; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[1\]\[7\]~186'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.082 ns" { bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.474 ns) 2.767 ns bubbleSort:sorters\[0\]\|op_1~33 5 COMB LCCOMB_X44_Y22_N20 16 " "Info: 5: + IC(0.000 ns) + CELL(0.474 ns) = 2.767 ns; Loc. = LCCOMB_X44_Y22_N20; Fanout = 16; COMB Node = 'bubbleSort:sorters\[0\]\|op_1~33'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.184 ns) 3.925 ns bubbleSort:sorters\[0\]\|temp\[0\]\[4\]~191 6 COMB LCCOMB_X40_Y22_N30 1 " "Info: 6: + IC(0.974 ns) + CELL(0.184 ns) = 3.925 ns; Loc. = LCCOMB_X40_Y22_N30; Fanout = 1; COMB Node = 'bubbleSort:sorters\[0\]\|temp\[0\]\[4\]~191'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 } "NODE_NAME" } } { "bubbleSort.tdf" "" { Text "c:/users/никита/desktop/filters/bubblesort/bubbleSort.tdf" 16 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.121 ns) 4.723 ns bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 7 MEM M4K_X41_Y22 1 " "Info: 7: + IC(0.677 ns) + CELL(0.121 ns) = 4.723 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.798 ns" { bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.560 ns ( 33.03 % ) " "Info: Total cell delay = 1.560 ns ( 33.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.163 ns ( 66.97 % ) " "Info: Total interconnect delay = 3.163 ns ( 66.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { shift_reg[2][5] {} bubbleSort:sorters[0]|temp[1][5]~182 {} bubbleSort:sorters[0]|temp[1][6]~184 {} bubbleSort:sorters[0]|temp[1][7]~186 {} bubbleSort:sorters[0]|op_1~33 {} bubbleSort:sorters[0]|temp[0][4]~191 {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 1.512ns 0.000ns 0.000ns 0.000ns 0.974ns 0.677ns } { 0.000ns 0.617ns 0.082ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.085 ns - Smallest " "Info: - Smallest clock skew is 0.085 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.031 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.772 ns) 3.031 ns bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12 3 MEM M4K_X41_Y22 1 " "Info: 3: + IC(0.954 ns) + CELL(0.772 ns) = 3.031 ns; Loc. = M4K_X41_Y22; Fanout = 1; MEM Node = 'bubbleSort:sorters\[0\]\|altshift_taps:outputTrigger_rtl_0\|shift_taps_q1m:auto_generated\|altsyncram_hg31:altsyncram4\|ram_block5a0~porta_datain_reg12'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.726 ns" { clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.831 ns ( 60.41 % ) " "Info: Total cell delay = 1.831 ns ( 60.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 39.59 % ) " "Info: Total interconnect delay = 1.200 ns ( 39.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.946 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.946 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.623 ns) 2.946 ns shift_reg\[2\]\[5\] 3 REG LCFF_X40_Y22_N27 5 " "Info: 3: + IC(1.018 ns) + CELL(0.623 ns) = 2.946 ns; Loc. = LCFF_X40_Y22_N27; Fanout = 5; REG Node = 'shift_reg\[2\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.09 % ) " "Info: Total cell delay = 1.682 ns ( 57.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.264 ns ( 42.91 % ) " "Info: Total interconnect delay = 1.264 ns ( 42.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.041 ns + " "Info: + Micro setup delay of destination is 0.041 ns" {  } { { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "4.723 ns" { shift_reg[2][5] bubbleSort:sorters[0]|temp[1][5]~182 bubbleSort:sorters[0]|temp[1][6]~184 bubbleSort:sorters[0]|temp[1][7]~186 bubbleSort:sorters[0]|op_1~33 bubbleSort:sorters[0]|temp[0][4]~191 bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "4.723 ns" { shift_reg[2][5] {} bubbleSort:sorters[0]|temp[1][5]~182 {} bubbleSort:sorters[0]|temp[1][6]~184 {} bubbleSort:sorters[0]|temp[1][7]~186 {} bubbleSort:sorters[0]|op_1~33 {} bubbleSort:sorters[0]|temp[0][4]~191 {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 1.512ns 0.000ns 0.000ns 0.000ns 0.974ns 0.677ns } { 0.000ns 0.617ns 0.082ns 0.082ns 0.474ns 0.184ns 0.121ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { clock clock~clkctrl bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { clock {} clock~combout {} clock~clkctrl {} bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } { 0.000ns 0.000ns 0.246ns 0.954ns } { 0.000ns 1.059ns 0.000ns 0.772ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.946 ns" { clock clock~clkctrl shift_reg[2][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.946 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[2][5] {} } { 0.000ns 0.000ns 0.246ns 1.018ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { bubbleSort:sorters[0]|altshift_taps:outputTrigger_rtl_0|shift_taps_q1m:auto_generated|altsyncram_hg31:altsyncram4|ram_block5a0~porta_datain_reg12 {} } {  } {  } "" } } { "db/altsyncram_hg31.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/db/altsyncram_hg31.tdf" 40 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "shift_reg\[0\]\[5\] inputData\[5\] clock 4.352 ns register " "Info: tsu for register \"shift_reg\[0\]\[5\]\" (data pin = \"inputData\[5\]\", clock pin = \"clock\") is 4.352 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.344 ns + Longest pin register " "Info: + Longest pin to register delay is 7.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns inputData\[5\] 1 PIN PIN_R16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_R16; Fanout = 1; PIN Node = 'inputData\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.037 ns) + CELL(0.427 ns) 7.344 ns shift_reg\[0\]\[5\] 2 REG LCFF_X44_Y18_N9 1 " "Info: 2: + IC(6.037 ns) + CELL(0.427 ns) = 7.344 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.307 ns ( 17.80 % ) " "Info: Total cell delay = 1.307 ns ( 17.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.037 ns ( 82.20 % ) " "Info: Total interconnect delay = 6.037 ns ( 82.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { inputData[5] {} inputData[5]~combout {} shift_reg[0][5] {} } { 0.000ns 0.000ns 6.037ns } { 0.000ns 0.880ns 0.427ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.039 ns + " "Info: + Micro setup delay of destination is -0.039 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.953 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.025 ns) + CELL(0.623 ns) 2.953 ns shift_reg\[0\]\[5\] 3 REG LCFF_X44_Y18_N9 1 " "Info: 3: + IC(1.025 ns) + CELL(0.623 ns) = 2.953 ns; Loc. = LCFF_X44_Y18_N9; Fanout = 1; REG Node = 'shift_reg\[0\]\[5\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.96 % ) " "Info: Total cell delay = 1.682 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.271 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.271 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { inputData[5] shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "7.344 ns" { inputData[5] {} inputData[5]~combout {} shift_reg[0][5] {} } { 0.000ns 0.000ns 6.037ns } { 0.000ns 0.880ns 0.427ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl shift_reg[0][5] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][5] {} } { 0.000ns 0.000ns 0.246ns 1.025ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock outputData\[4\] output_trigger\[4\] 8.963 ns register " "Info: tco from clock \"clock\" to destination pin \"outputData\[4\]\" through register \"output_trigger\[4\]\" is 8.963 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.951 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.951 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.623 ns) 2.951 ns output_trigger\[4\] 3 REG LCFF_X37_Y22_N17 1 " "Info: 3: + IC(1.023 ns) + CELL(0.623 ns) = 2.951 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.646 ns" { clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 57.00 % ) " "Info: Total cell delay = 1.682 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.269 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.269 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.023ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.286 ns + " "Info: + Micro clock to output delay of source is 0.286 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.726 ns + Longest register pin " "Info: + Longest register to pin delay is 5.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns output_trigger\[4\] 1 REG LCFF_X37_Y22_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y22_N17; Fanout = 1; REG Node = 'output_trigger\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { output_trigger[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 23 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.649 ns) + CELL(3.077 ns) 5.726 ns outputData\[4\] 2 PIN PIN_V14 0 " "Info: 2: + IC(2.649 ns) + CELL(3.077 ns) = 5.726 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'outputData\[4\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 18 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.077 ns ( 53.74 % ) " "Info: Total cell delay = 3.077 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.649 ns ( 46.26 % ) " "Info: Total interconnect delay = 2.649 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.649ns } { 0.000ns 3.077ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.951 ns" { clock clock~clkctrl output_trigger[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.951 ns" { clock {} clock~combout {} clock~clkctrl {} output_trigger[4] {} } { 0.000ns 0.000ns 0.246ns 1.023ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.726 ns" { output_trigger[4] outputData[4] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "5.726 ns" { output_trigger[4] {} outputData[4] {} } { 0.000ns 2.649ns } { 0.000ns 3.077ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "shift_reg\[0\]\[1\] inputData\[1\] clock -2.912 ns register " "Info: th for register \"shift_reg\[0\]\[1\]\" (data pin = \"inputData\[1\]\", clock pin = \"clock\") is -2.912 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.956 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.956 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.059 ns) 1.059 ns clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.059 ns) = 1.059 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.000 ns) 1.305 ns clock~clkctrl 2 COMB CLKCTRL_G3 144 " "Info: 2: + IC(0.246 ns) + CELL(0.000 ns) = 1.305 ns; Loc. = CLKCTRL_G3; Fanout = 144; COMB Node = 'clock~clkctrl'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { clock clock~clkctrl } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 17 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.623 ns) 2.956 ns shift_reg\[0\]\[1\] 3 REG LCFF_X49_Y22_N1 1 " "Info: 3: + IC(1.028 ns) + CELL(0.623 ns) = 2.956 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "1.651 ns" { clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.682 ns ( 56.90 % ) " "Info: Total cell delay = 1.682 ns ( 56.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.274 ns ( 43.10 % ) " "Info: Total interconnect delay = 1.274 ns ( 43.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][1] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.296 ns + " "Info: + Micro hold delay of destination is 0.296 ns" {  } { { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.164 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.871 ns) 0.871 ns inputData\[1\] 1 PIN PIN_G17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.871 ns) = 0.871 ns; Loc. = PIN_G17; Fanout = 1; PIN Node = 'inputData\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputData[1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 16 1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.009 ns) + CELL(0.184 ns) 6.064 ns shift_reg\[0\]\[1\]~feeder 2 COMB LCCOMB_X49_Y22_N0 1 " "Info: 2: + IC(5.009 ns) + CELL(0.184 ns) = 6.064 ns; Loc. = LCCOMB_X49_Y22_N0; Fanout = 1; COMB Node = 'shift_reg\[0\]\[1\]~feeder'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "5.193 ns" { inputData[1] shift_reg[0][1]~feeder } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.100 ns) 6.164 ns shift_reg\[0\]\[1\] 3 REG LCFF_X49_Y22_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.100 ns) = 6.164 ns; Loc. = LCFF_X49_Y22_N1; Fanout = 1; REG Node = 'shift_reg\[0\]\[1\]'" {  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "0.100 ns" { shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "medianFilter.tdf" "" { Text "C:/Users/Никита/Desktop/filters/median/medianFilter.tdf" 24 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.155 ns ( 18.74 % ) " "Info: Total cell delay = 1.155 ns ( 18.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.009 ns ( 81.26 % ) " "Info: Total interconnect delay = 5.009 ns ( 81.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { inputData[1] shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { inputData[1] {} inputData[1]~combout {} shift_reg[0][1]~feeder {} shift_reg[0][1] {} } { 0.000ns 0.000ns 5.009ns 0.000ns } { 0.000ns 0.871ns 0.184ns 0.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "2.956 ns" { clock clock~clkctrl shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "2.956 ns" { clock {} clock~combout {} clock~clkctrl {} shift_reg[0][1] {} } { 0.000ns 0.000ns 0.246ns 1.028ns } { 0.000ns 1.059ns 0.000ns 0.623ns } "" } } { "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "g:/quartus/quar/quartus/bin/TimingClosureFloorplan.fld" "" "6.164 ns" { inputData[1] shift_reg[0][1]~feeder shift_reg[0][1] } "NODE_NAME" } } { "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "g:/quartus/quar/quartus/bin/Technology_Viewer.qrui" "6.164 ns" { inputData[1] {} inputData[1]~combout {} shift_reg[0][1]~feeder {} shift_reg[0][1] {} } { 0.000ns 0.000ns 5.009ns 0.000ns } { 0.000ns 0.871ns 0.184ns 0.100ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 26 13:49:09 2018 " "Info: Processing ended: Wed Dec 26 13:49:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 10 s " "Info: Quartus II Full Compilation was successful. 0 errors, 10 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
