// Seed: 1496532250
module module_0 (
    output supply0 id_0,
    input wor id_1,
    input uwire id_2
    , id_11,
    input wor id_3,
    output wand id_4,
    input wor id_5,
    input supply0 id_6,
    input supply0 id_7,
    output logic id_8,
    input wand id_9
);
  always
    if (1) begin : LABEL_0
      id_8 = -1;
    end
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    inout wire id_2,
    output wor id_3,
    output supply0 id_4,
    output tri1 id_5,
    output logic id_6,
    input wire id_7,
    output uwire id_8,
    output wire id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wand id_13,
    output wor id_14
);
  parameter id_16 = 1;
  always @(posedge -1) id_6 = 1'd0 - id_12;
  logic id_17 = -1;
  assign id_4 = id_13;
  module_0 modCall_1 (
      id_4,
      id_11,
      id_13,
      id_12,
      id_1,
      id_13,
      id_13,
      id_12,
      id_6,
      id_7
  );
  parameter id_18 = ~-1;
endmodule
