# //  Questa Sim-64
# //  Version 2019.2_1 linux_x86_64 May 13 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim -debugDB uart_tb 
# Start time: 14:38:33 on May 25,2020
# ** Warning: (vsim-4308) Enabling visibility using +acc is recommended with debug flow.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vsim-8611) Generating debug db.
# ** Warning: (vopt-4308) Enabling visibility using +acc is recommended with debug flow.
# Loading sv_std.std
# Loading work.uart_tb(fast)
# Loading work.uart(fast)
# Loading work.baud_gen(fast)
# Loading work.uart_rx(fast)
# Loading work.fifo(fast)
# Loading work.fifo_ctrl(fast)
# Loading work.reg_file(fast)
# Loading work.uart_tx(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
run -all
# TX RX Loopback 128 tests PASSED!!!
# Time = 146682970000:	 END OF UART TEST!!!
# ** Note: $stop    : uart_tb.sv(72)
#    Time: 146682970 ns  Iteration: 1  Instance: /uart_tb
# Break in Task run_test at uart_tb.sv line 72
# End time: 14:43:31 on May 25,2020, Elapsed time: 0:04:58
# Errors: 0, Warnings: 2
