

================================================================
== Vitis HLS Report for 'runDataL2toL1'
================================================================
* Date:           Sat Jan 29 01:57:54 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.534 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       57|       57| 0.570 us | 0.570 us |   57|   57|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_L2_H_IN_LOOP_L2_W_IN  |       52|       52|         5|          1|          1|    49|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     5|        -|        -|    -|
|Expression           |        -|     -|        0|      304|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      155|    -|
|Register             |        -|     -|      477|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     9|      477|      511|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U657  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   4|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------------------+----------------------------------------+---------------------+
    |                   Instance                  |                 Module                 |      Expression     |
    +---------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_11ns_11s_11s_11ns_11_4_1_U661  |ama_addmuladd_11ns_11s_11s_11ns_11_4_1  | i0 * (i1 + i2) + i3 |
    |mac_muladd_11s_11s_11ns_11_4_1_U658          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_11s_11s_11ns_11_4_1_U659          |mac_muladd_11s_11s_11ns_11_4_1          |     i0 * i1 + i2    |
    |mac_muladd_6s_6s_6ns_6_4_1_U662              |mac_muladd_6s_6s_6ns_6_4_1              |     i0 + i1 * i2    |
    |mul_mul_11s_11s_11_4_1_U660                  |mul_mul_11s_11s_11_4_1                  |       i0 * i1       |
    +---------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add13_i_i_i_fu_612_p2    |     +    |   0|  0|  18|          11|          11|
    |add_ln82_2_fu_552_p2     |     +    |   0|  0|  71|          64|           1|
    |add_ln82_3_fu_571_p2     |     +    |   0|  0|  39|           1|          32|
    |add_ln84_fu_606_p2       |     +    |   0|  0|  39|           1|          32|
    |grp_fu_659_p0            |     +    |   0|  0|  18|          11|          11|
    |icmp_ln82_fu_547_p2      |   icmp   |   0|  0|  29|          64|          64|
    |icmp_ln84_fu_558_p2      |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1          |    or    |   0|  0|   2|           1|           1|
    |select_ln82_1_fu_577_p3  |  select  |   0|  0|  32|           1|          32|
    |select_ln82_fu_563_p3    |  select  |   0|  0|  32|           1|           1|
    |ap_enable_pp0            |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 304|         190|         220|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  38|          7|    1|          7|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4      |   9|          2|    1|          2|
    |ap_phi_mux_hi_phi_fu_447_p4  |   9|          2|   32|         64|
    |co_blk_n                     |   9|          2|    1|          2|
    |hi_reg_443                   |   9|          2|   32|         64|
    |ho_blk_n                     |   9|          2|    1|          2|
    |indvar_flatten_reg_432       |   9|          2|   64|        128|
    |param_blk_n                  |   9|          2|    1|          2|
    |ro_blk_n                     |   9|          2|    1|          2|
    |so_blk_n                     |   9|          2|    1|          2|
    |wi_reg_454                   |   9|          2|   32|         64|
    |wo_blk_n                     |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 155|         33|  170|        345|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |TILESIZE_W_cast2_i_i_i_reg_720  |   6|   0|    6|          0|
    |ap_CS_fsm                       |   6|   0|    6|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4         |   1|   0|    1|          0|
    |bound_reg_750                   |  64|   0|   64|          0|
    |empty_69_reg_779                |   6|   0|    6|          0|
    |empty_69_reg_779_pp0_iter1_reg  |   6|   0|    6|          0|
    |empty_reg_774                   |  11|   0|   11|          0|
    |empty_reg_774_pp0_iter1_reg     |  11|   0|   11|          0|
    |hi_reg_443                      |  32|   0|   32|          0|
    |icmp_ln82_reg_755               |   1|   0|    1|          0|
    |idxprom18_i_i_i_reg_789         |   6|   0|   64|         58|
    |indvar_flatten_reg_432          |  64|   0|   64|          0|
    |mul9_i_i_i_reg_735              |  11|   0|   11|          0|
    |param_TILESIZE_H_i_i_reg_699    |  32|   0|   32|          0|
    |param_TILESIZE_W_i_i_reg_704    |  32|   0|   32|          0|
    |ro_read_reg_689                 |  11|   0|   11|          0|
    |select_ln82_1_reg_764           |  32|   0|   32|          0|
    |so_read_reg_694                 |  11|   0|   11|          0|
    |tmp2_reg_745                    |  11|   0|   11|          0|
    |tmp_reg_740                     |  11|   0|   11|          0|
    |trunc_ln_reg_710                |  11|   0|   11|          0|
    |wi_reg_454                      |  32|   0|   32|          0|
    |icmp_ln82_reg_755               |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 477|  32|  472|         58|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+------+------------+-----------------+--------------+
|         RTL Ports        | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+--------------------------+-----+------+------------+-----------------+--------------+
|ap_clk                    |  in |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_rst                    |  in |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_start                  |  in |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_done                   | out |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_continue               |  in |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_idle                   | out |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|ap_ready                  | out |     1| ap_ctrl_hs |  runDataL2toL1  | return value |
|data_l1_0257_i_address0   | out |     6|  ap_memory |  data_l1_0257_i |     array    |
|data_l1_0257_i_ce0        | out |     1|  ap_memory |  data_l1_0257_i |     array    |
|data_l1_0257_i_we0        | out |     1|  ap_memory |  data_l1_0257_i |     array    |
|data_l1_0257_i_d0         | out |     8|  ap_memory |  data_l1_0257_i |     array    |
|data_l1_1258_i_address0   | out |     6|  ap_memory |  data_l1_1258_i |     array    |
|data_l1_1258_i_ce0        | out |     1|  ap_memory |  data_l1_1258_i |     array    |
|data_l1_1258_i_we0        | out |     1|  ap_memory |  data_l1_1258_i |     array    |
|data_l1_1258_i_d0         | out |     8|  ap_memory |  data_l1_1258_i |     array    |
|data_l1_2259_i_address0   | out |     6|  ap_memory |  data_l1_2259_i |     array    |
|data_l1_2259_i_ce0        | out |     1|  ap_memory |  data_l1_2259_i |     array    |
|data_l1_2259_i_we0        | out |     1|  ap_memory |  data_l1_2259_i |     array    |
|data_l1_2259_i_d0         | out |     8|  ap_memory |  data_l1_2259_i |     array    |
|data_l1_3260_i_address0   | out |     6|  ap_memory |  data_l1_3260_i |     array    |
|data_l1_3260_i_ce0        | out |     1|  ap_memory |  data_l1_3260_i |     array    |
|data_l1_3260_i_we0        | out |     1|  ap_memory |  data_l1_3260_i |     array    |
|data_l1_3260_i_d0         | out |     8|  ap_memory |  data_l1_3260_i |     array    |
|data_l1_4261_i_address0   | out |     6|  ap_memory |  data_l1_4261_i |     array    |
|data_l1_4261_i_ce0        | out |     1|  ap_memory |  data_l1_4261_i |     array    |
|data_l1_4261_i_we0        | out |     1|  ap_memory |  data_l1_4261_i |     array    |
|data_l1_4261_i_d0         | out |     1|  ap_memory |  data_l1_4261_i |     array    |
|data_l1_5262_i_address0   | out |     6|  ap_memory |  data_l1_5262_i |     array    |
|data_l1_5262_i_ce0        | out |     1|  ap_memory |  data_l1_5262_i |     array    |
|data_l1_5262_i_we0        | out |     1|  ap_memory |  data_l1_5262_i |     array    |
|data_l1_5262_i_d0         | out |     1|  ap_memory |  data_l1_5262_i |     array    |
|data_l1_6263_i_address0   | out |     6|  ap_memory |  data_l1_6263_i |     array    |
|data_l1_6263_i_ce0        | out |     1|  ap_memory |  data_l1_6263_i |     array    |
|data_l1_6263_i_we0        | out |     1|  ap_memory |  data_l1_6263_i |     array    |
|data_l1_6263_i_d0         | out |     1|  ap_memory |  data_l1_6263_i |     array    |
|data_l1_7264_i_address0   | out |     6|  ap_memory |  data_l1_7264_i |     array    |
|data_l1_7264_i_ce0        | out |     1|  ap_memory |  data_l1_7264_i |     array    |
|data_l1_7264_i_we0        | out |     1|  ap_memory |  data_l1_7264_i |     array    |
|data_l1_7264_i_d0         | out |     1|  ap_memory |  data_l1_7264_i |     array    |
|data_l1_8265_i_address0   | out |     6|  ap_memory |  data_l1_8265_i |     array    |
|data_l1_8265_i_ce0        | out |     1|  ap_memory |  data_l1_8265_i |     array    |
|data_l1_8265_i_we0        | out |     1|  ap_memory |  data_l1_8265_i |     array    |
|data_l1_8265_i_d0         | out |     1|  ap_memory |  data_l1_8265_i |     array    |
|data_l1_9266_i_address0   | out |     6|  ap_memory |  data_l1_9266_i |     array    |
|data_l1_9266_i_ce0        | out |     1|  ap_memory |  data_l1_9266_i |     array    |
|data_l1_9266_i_we0        | out |     1|  ap_memory |  data_l1_9266_i |     array    |
|data_l1_9266_i_d0         | out |     1|  ap_memory |  data_l1_9266_i |     array    |
|data_l1_10267_i_address0  | out |     6|  ap_memory | data_l1_10267_i |     array    |
|data_l1_10267_i_ce0       | out |     1|  ap_memory | data_l1_10267_i |     array    |
|data_l1_10267_i_we0       | out |     1|  ap_memory | data_l1_10267_i |     array    |
|data_l1_10267_i_d0        | out |     1|  ap_memory | data_l1_10267_i |     array    |
|data_l1_11268_i_address0  | out |     6|  ap_memory | data_l1_11268_i |     array    |
|data_l1_11268_i_ce0       | out |     1|  ap_memory | data_l1_11268_i |     array    |
|data_l1_11268_i_we0       | out |     1|  ap_memory | data_l1_11268_i |     array    |
|data_l1_11268_i_d0        | out |     1|  ap_memory | data_l1_11268_i |     array    |
|data_l1_12269_i_address0  | out |     6|  ap_memory | data_l1_12269_i |     array    |
|data_l1_12269_i_ce0       | out |     1|  ap_memory | data_l1_12269_i |     array    |
|data_l1_12269_i_we0       | out |     1|  ap_memory | data_l1_12269_i |     array    |
|data_l1_12269_i_d0        | out |     1|  ap_memory | data_l1_12269_i |     array    |
|data_l1_13270_i_address0  | out |     6|  ap_memory | data_l1_13270_i |     array    |
|data_l1_13270_i_ce0       | out |     1|  ap_memory | data_l1_13270_i |     array    |
|data_l1_13270_i_we0       | out |     1|  ap_memory | data_l1_13270_i |     array    |
|data_l1_13270_i_d0        | out |     1|  ap_memory | data_l1_13270_i |     array    |
|data_l1_14271_i_address0  | out |     6|  ap_memory | data_l1_14271_i |     array    |
|data_l1_14271_i_ce0       | out |     1|  ap_memory | data_l1_14271_i |     array    |
|data_l1_14271_i_we0       | out |     1|  ap_memory | data_l1_14271_i |     array    |
|data_l1_14271_i_d0        | out |     1|  ap_memory | data_l1_14271_i |     array    |
|data_l1_15272_i_address0  | out |     6|  ap_memory | data_l1_15272_i |     array    |
|data_l1_15272_i_ce0       | out |     1|  ap_memory | data_l1_15272_i |     array    |
|data_l1_15272_i_we0       | out |     1|  ap_memory | data_l1_15272_i |     array    |
|data_l1_15272_i_d0        | out |     1|  ap_memory | data_l1_15272_i |     array    |
|param_dout                |  in |  1120|   ap_fifo  |      param      |    pointer   |
|param_empty_n             |  in |     1|   ap_fifo  |      param      |    pointer   |
|param_read                | out |     1|   ap_fifo  |      param      |    pointer   |
|co_dout                   |  in |    11|   ap_fifo  |        co       |    pointer   |
|co_empty_n                |  in |     1|   ap_fifo  |        co       |    pointer   |
|co_read                   | out |     1|   ap_fifo  |        co       |    pointer   |
|ho_dout                   |  in |    11|   ap_fifo  |        ho       |    pointer   |
|ho_empty_n                |  in |     1|   ap_fifo  |        ho       |    pointer   |
|ho_read                   | out |     1|   ap_fifo  |        ho       |    pointer   |
|wo_dout                   |  in |    11|   ap_fifo  |        wo       |    pointer   |
|wo_empty_n                |  in |     1|   ap_fifo  |        wo       |    pointer   |
|wo_read                   | out |     1|   ap_fifo  |        wo       |    pointer   |
|ro_dout                   |  in |    11|   ap_fifo  |        ro       |    pointer   |
|ro_empty_n                |  in |     1|   ap_fifo  |        ro       |    pointer   |
|ro_read                   | out |     1|   ap_fifo  |        ro       |    pointer   |
|so_dout                   |  in |    11|   ap_fifo  |        so       |    pointer   |
|so_empty_n                |  in |     1|   ap_fifo  |        so       |    pointer   |
|so_read                   | out |     1|   ap_fifo  |        so       |    pointer   |
|data_l2_0_address0        | out |    11|  ap_memory |    data_l2_0    |     array    |
|data_l2_0_ce0             | out |     1|  ap_memory |    data_l2_0    |     array    |
|data_l2_0_q0              |  in |     8|  ap_memory |    data_l2_0    |     array    |
|data_l2_1_address0        | out |    11|  ap_memory |    data_l2_1    |     array    |
|data_l2_1_ce0             | out |     1|  ap_memory |    data_l2_1    |     array    |
|data_l2_1_q0              |  in |     8|  ap_memory |    data_l2_1    |     array    |
|data_l2_2_address0        | out |    11|  ap_memory |    data_l2_2    |     array    |
|data_l2_2_ce0             | out |     1|  ap_memory |    data_l2_2    |     array    |
|data_l2_2_q0              |  in |     8|  ap_memory |    data_l2_2    |     array    |
|data_l2_3_address0        | out |    11|  ap_memory |    data_l2_3    |     array    |
|data_l2_3_ce0             | out |     1|  ap_memory |    data_l2_3    |     array    |
|data_l2_3_q0              |  in |     8|  ap_memory |    data_l2_3    |     array    |
+--------------------------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 10 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 11 [1/1] (1.45ns)   --->   "%param_read = read i1120 @_ssdm_op_Read.ap_fifo.i1120P, i1120 %param"   --->   Operation 11 'read' 'param_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1120> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (1.45ns)   --->   "%co_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %co" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 12 'read' 'co_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (1.45ns)   --->   "%ho_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ho" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 13 'read' 'ho_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (1.45ns)   --->   "%wo_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %wo" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 14 'read' 'wo_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.45ns)   --->   "%ro_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %ro" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:363->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 15 'read' 'ro_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%so_read = read i11 @_ssdm_op_Read.ap_fifo.i11P, i11 %so" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:365->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 16 'read' 'so_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%param_TILESIZE_H_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 17 'partselect' 'param_TILESIZE_H_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%param_TILESIZE_W_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 18 'partselect' 'param_TILESIZE_W_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 19 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln220_2 = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:220->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 20 'partselect' 'trunc_ln220_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%TILESIZE_W_cast2_i_i_i = partselect i6 @_ssdm_op_PartSelect.i6.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 21 'partselect' 'TILESIZE_W_cast2_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%TILESIZE_W_cast_i_i_i = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 22 'partselect' 'TILESIZE_W_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%TILESIZE_H_cast_i_i_i = partselect i11 @_ssdm_op_PartSelect.i11.i1120.i32.i32, i1120 %param_read, i32, i32"   --->   Operation 23 'partselect' 'TILESIZE_H_cast_i_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 24 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [3/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 25 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 26 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 27 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 27 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [2/3] (0.99ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 28 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 29 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 30 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul3_i_i_i = mul i11 %TILESIZE_H_cast_i_i_i, i11 %ho_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 30 'mul' 'mul3_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 31 [1/3] (0.00ns) (grouped into DSP with root node tmp2)   --->   "%mul6_i_i_i = mul i11 %TILESIZE_W_cast_i_i_i, i11 %wo_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 31 'mul' 'mul6_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 32 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i11 %mul3_i_i_i, i11 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 33 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i11 %mul6_i_i_i, i11 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 34 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %so, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ro, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %wo, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %ho, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i11 %co, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1120 %param, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul9_i_i_i = mul i11 %co_read, i11 %trunc_ln220_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:357->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 41 'mul' 'mul9_i_i_i' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i11 %mul3_i_i_i, i11 %ro_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:359->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 42 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp2 = add i11 %mul6_i_i_i, i11 %so_read" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:361->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 43 'add' 'tmp2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%cast = zext i32 %param_TILESIZE_H_i_i"   --->   Operation 44 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%cast1 = zext i32 %param_TILESIZE_W_i_i"   --->   Operation 45 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.17ns)   --->   "%bound = mul i64 %cast, i64 %cast1"   --->   Operation 46 'mul' 'bound' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "%br_ln82 = br void %bb.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 47 'br' 'br_ln82' <Predicate = true> <Delay = 0.60>

State 5 <SV = 4> <Delay = 4.53>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i64, void %entry, i64 %add_ln82_2, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 48 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%hi = phi i32, void %entry, i32 %select_ln82_1, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 49 'phi' 'hi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%wi = phi i32, void %entry, i32 %add_ln84, void %._crit_edge.loopexit.i.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 50 'phi' 'wi' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 51 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.06ns)   --->   "%icmp_ln82 = icmp_eq  i64 %indvar_flatten, i64 %bound" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 52 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.14ns)   --->   "%add_ln82_2 = add i64 %indvar_flatten, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 53 'add' 'add_ln82_2' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %._crit_edge.loopexit.i.i.i, void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 54 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.85ns)   --->   "%icmp_ln84 = icmp_eq  i32 %wi, i32 %param_TILESIZE_W_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 55 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.22ns)   --->   "%select_ln82 = select i1 %icmp_ln84, i32, i32 %wi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 56 'select' 'select_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.88ns)   --->   "%add_ln82_3 = add i32, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 57 'add' 'add_ln82_3' <Predicate = (!icmp_ln82)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.22ns)   --->   "%select_ln82_1 = select i1 %icmp_ln84, i32 %add_ln82_3, i32 %hi" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 58 'select' 'select_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln82 = trunc i32 %select_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 59 'trunc' 'trunc_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.73ns)   --->   "%add_ln82 = add i11 %mul9_i_i_i, i11 %trunc_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 60 'add' 'add_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.69ns) (grouped into DSP with root node tmp3)   --->   "%add_ln82_1 = add i11 %add_ln82, i11 %tmp" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 61 'add' 'add_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 62 [3/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 62 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln82_1 = trunc i32 %select_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 63 'trunc' 'trunc_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 64 [3/3] (0.99ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 64 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 65 'trunc' 'empty' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_69 = trunc i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 66 'trunc' 'empty_69' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.88ns)   --->   "%add_ln84 = add i32, i32 %select_ln82" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 67 'add' 'add_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 68 [2/3] (0.99ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 68 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [2/3] (0.99ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 69 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.64>
ST_7 : Operation 70 [1/3] (0.00ns) (grouped into DSP with root node tmp3)   --->   "%mul_ln82 = mul i11 %trunc_ln, i11 %add_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 70 'mul' 'mul_ln82' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 71 [1/3] (0.00ns) (grouped into DSP with root node add17_i_i_i)   --->   "%mul_ln82_1 = mul i6 %TILESIZE_W_cast2_i_i_i, i6 %trunc_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 71 'mul' 'mul_ln82_1' <Predicate = (!icmp_ln82)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i11 %mul_ln82, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 72 'add' 'tmp3' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 73 [2/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i_i = add i6 %empty_69, i6 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 73 'add' 'add17_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.53>
ST_8 : Operation 74 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp3 = add i11 %mul_ln82, i11 %empty" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 74 'add' 'tmp3' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 75 [1/1] (0.73ns)   --->   "%add13_i_i_i = add i11 %tmp3, i11 %tmp2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 75 'add' 'add13_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%idxprom_i_i_i = zext i11 %add13_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 76 'zext' 'idxprom_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 77 [1/2] (0.64ns) (root node of the DSP)   --->   "%add17_i_i_i = add i6 %empty_69, i6 %mul_ln82_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 77 'add' 'add17_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%idxprom18_i_i_i = zext i6 %add17_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:82->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 78 'zext' 'idxprom18_i_i_i' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 79 'getelementptr' 'data_l2_0_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 80 [2/2] (1.15ns)   --->   "%data_l2_0_load = load i11 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 80 'load' 'data_l2_0_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 81 'getelementptr' 'data_l2_1_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 82 [2/2] (1.15ns)   --->   "%data_l2_1_load = load i11 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 82 'load' 'data_l2_1_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 83 'getelementptr' 'data_l2_2_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.15ns)   --->   "%data_l2_2_load = load i11 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 84 'load' 'data_l2_2_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %idxprom_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 85 'getelementptr' 'data_l2_3_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 86 [2/2] (1.15ns)   --->   "%data_l2_3_load = load i11 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 86 'load' 'data_l2_3_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%data_l1_4261_i_addr = getelementptr i1 %data_l1_4261_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 87 'getelementptr' 'data_l1_4261_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_4261_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 88 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%data_l1_5262_i_addr = getelementptr i1 %data_l1_5262_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 89 'getelementptr' 'data_l1_5262_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_5262_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 90 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%data_l1_6263_i_addr = getelementptr i1 %data_l1_6263_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 91 'getelementptr' 'data_l1_6263_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_6263_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 92 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%data_l1_7264_i_addr = getelementptr i1 %data_l1_7264_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 93 'getelementptr' 'data_l1_7264_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_7264_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 94 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%data_l1_8265_i_addr = getelementptr i1 %data_l1_8265_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 95 'getelementptr' 'data_l1_8265_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_8265_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 96 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%data_l1_9266_i_addr = getelementptr i1 %data_l1_9266_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 97 'getelementptr' 'data_l1_9266_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_9266_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 98 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%data_l1_10267_i_addr = getelementptr i1 %data_l1_10267_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 99 'getelementptr' 'data_l1_10267_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_10267_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 100 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%data_l1_11268_i_addr = getelementptr i1 %data_l1_11268_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 101 'getelementptr' 'data_l1_11268_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_11268_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 102 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%data_l1_12269_i_addr = getelementptr i1 %data_l1_12269_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 103 'getelementptr' 'data_l1_12269_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_12269_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 104 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%data_l1_13270_i_addr = getelementptr i1 %data_l1_13270_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 105 'getelementptr' 'data_l1_13270_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_13270_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 106 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%data_l1_14271_i_addr = getelementptr i1 %data_l1_14271_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 107 'getelementptr' 'data_l1_14271_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_14271_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 108 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%data_l1_15272_i_addr = getelementptr i1 %data_l1_15272_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 109 'getelementptr' 'data_l1_15272_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.59ns)   --->   "%store_ln91 = store i1, i6 %data_l1_15272_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 110 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 49> <RAM>

State 9 <SV = 8> <Delay = 1.75>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_L2_H_IN_LOOP_L2_W_IN_str"   --->   Operation 111 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 113 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln84 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:84->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 114 'specloopname' 'specloopname_ln84' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 115 [1/2] (1.15ns)   --->   "%data_l2_0_load = load i11 %data_l2_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 115 'load' 'data_l2_0_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%data_l1_0257_i_addr = getelementptr i8 %data_l1_0257_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 116 'getelementptr' 'data_l1_0257_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_0_load, i6 %data_l1_0257_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 117 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 118 [1/2] (1.15ns)   --->   "%data_l2_1_load = load i11 %data_l2_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 118 'load' 'data_l2_1_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%data_l1_1258_i_addr = getelementptr i8 %data_l1_1258_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 119 'getelementptr' 'data_l1_1258_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_1_load, i6 %data_l1_1258_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 120 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 121 [1/2] (1.15ns)   --->   "%data_l2_2_load = load i11 %data_l2_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 121 'load' 'data_l2_2_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 122 [1/1] (0.00ns)   --->   "%data_l1_2259_i_addr = getelementptr i8 %data_l1_2259_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 122 'getelementptr' 'data_l1_2259_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 123 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_2_load, i6 %data_l1_2259_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 123 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 124 [1/2] (1.15ns)   --->   "%data_l2_3_load = load i11 %data_l2_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:92->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 124 'load' 'data_l2_3_load' <Predicate = (!icmp_ln82)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2048> <RAM>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%data_l1_3260_i_addr = getelementptr i8 %data_l1_3260_i, i64, i64 %idxprom18_i_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 125 'getelementptr' 'data_l1_3260_i_addr' <Predicate = (!icmp_ln82)> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.59ns)   --->   "%store_ln91 = store i8 %data_l2_3_load, i6 %data_l1_3260_i_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:91->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:389->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 126 'store' 'store_ln91' <Predicate = (!icmp_ln82)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 49> <RAM>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb.i.i.i"   --->   Operation 127 'br' 'br_ln0' <Predicate = (!icmp_ln82)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:394]   --->   Operation 128 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_l1_0257_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_1258_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_2259_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_3260_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_4261_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_5262_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_6263_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_7264_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_8265_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_9266_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_10267_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_11268_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_12269_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_13270_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_14271_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ data_l1_15272_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ param]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ co]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ho]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ wo]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ro]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ so]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_l2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_l2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
param_read             (read             ) [ 00000000000]
co_read                (read             ) [ 00111000000]
ho_read                (read             ) [ 00110000000]
wo_read                (read             ) [ 00110000000]
ro_read                (read             ) [ 00111000000]
so_read                (read             ) [ 00111000000]
param_TILESIZE_H_i_i   (partselect       ) [ 00111000000]
param_TILESIZE_W_i_i   (partselect       ) [ 00111111110]
trunc_ln               (partselect       ) [ 00111111110]
trunc_ln220_2          (partselect       ) [ 00111000000]
TILESIZE_W_cast2_i_i_i (partselect       ) [ 00111111110]
TILESIZE_W_cast_i_i_i  (partselect       ) [ 00110000000]
TILESIZE_H_cast_i_i_i  (partselect       ) [ 00110000000]
mul3_i_i_i             (mul              ) [ 00001000000]
mul6_i_i_i             (mul              ) [ 00001000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
mul9_i_i_i             (mul              ) [ 00000111110]
tmp                    (add              ) [ 00000111110]
tmp2                   (add              ) [ 00000111110]
cast                   (zext             ) [ 00000000000]
cast1                  (zext             ) [ 00000000000]
bound                  (mul              ) [ 00000111110]
br_ln82                (br               ) [ 00001111110]
indvar_flatten         (phi              ) [ 00000100000]
hi                     (phi              ) [ 00000100000]
wi                     (phi              ) [ 00000100000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
icmp_ln82              (icmp             ) [ 00000111110]
add_ln82_2             (add              ) [ 00001111110]
br_ln82                (br               ) [ 00000000000]
icmp_ln84              (icmp             ) [ 00000000000]
select_ln82            (select           ) [ 00000000000]
add_ln82_3             (add              ) [ 00000000000]
select_ln82_1          (select           ) [ 00001111110]
trunc_ln82             (trunc            ) [ 00000000000]
add_ln82               (add              ) [ 00000000000]
add_ln82_1             (add              ) [ 00000111000]
trunc_ln82_1           (trunc            ) [ 00000111000]
empty                  (trunc            ) [ 00000111100]
empty_69               (trunc            ) [ 00000111100]
add_ln84               (add              ) [ 00001111110]
mul_ln82               (mul              ) [ 00000100100]
mul_ln82_1             (mul              ) [ 00000100100]
tmp3                   (add              ) [ 00000000000]
add13_i_i_i            (add              ) [ 00000000000]
idxprom_i_i_i          (zext             ) [ 00000000000]
add17_i_i_i            (add              ) [ 00000000000]
idxprom18_i_i_i        (zext             ) [ 00000100010]
data_l2_0_addr         (getelementptr    ) [ 00000100010]
data_l2_1_addr         (getelementptr    ) [ 00000100010]
data_l2_2_addr         (getelementptr    ) [ 00000100010]
data_l2_3_addr         (getelementptr    ) [ 00000100010]
data_l1_4261_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_5262_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_6263_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_7264_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_8265_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_9266_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_10267_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_11268_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_12269_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_13270_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_14271_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l1_15272_i_addr   (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
specloopname_ln0       (specloopname     ) [ 00000000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
specloopname_ln84      (specloopname     ) [ 00000000000]
data_l2_0_load         (load             ) [ 00000000000]
data_l1_0257_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_1_load         (load             ) [ 00000000000]
data_l1_1258_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_2_load         (load             ) [ 00000000000]
data_l1_2259_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
data_l2_3_load         (load             ) [ 00000000000]
data_l1_3260_i_addr    (getelementptr    ) [ 00000000000]
store_ln91             (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00001111110]
ret_ln394              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_l1_0257_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_0257_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_l1_1258_i">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_1258_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_l1_2259_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_2259_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_l1_3260_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_3260_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_l1_4261_i">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_4261_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_l1_5262_i">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_5262_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_l1_6263_i">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_6263_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_l1_7264_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_7264_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_l1_8265_i">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_8265_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_l1_9266_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_9266_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="data_l1_10267_i">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_10267_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="data_l1_11268_i">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_11268_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="data_l1_12269_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_12269_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="data_l1_13270_i">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_13270_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="data_l1_14271_i">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_14271_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="data_l1_15272_i">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l1_15272_i"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="param">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="param"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="co">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="co"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="ho">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ho"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="wo">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="ro">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ro"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="so">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="so"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="data_l2_0">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="data_l2_1">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="data_l2_2">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="data_l2_3">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_l2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1120P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i1120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_L2_H_IN_LOOP_L2_W_IN_str"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="param_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1120" slack="0"/>
<pin id="122" dir="0" index="1" bw="1120" slack="0"/>
<pin id="123" dir="1" index="2" bw="1120" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="param_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="co_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="0"/>
<pin id="128" dir="0" index="1" bw="11" slack="0"/>
<pin id="129" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="co_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ho_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="11" slack="0"/>
<pin id="135" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ho_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="wo_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wo_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ro_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="11" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ro_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="so_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="0" index="1" bw="11" slack="0"/>
<pin id="153" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="so_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_l2_0_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="11" slack="0"/>
<pin id="160" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_0_addr/8 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_0_load/8 "/>
</bind>
</comp>

<comp id="169" class="1004" name="data_l2_1_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_1_addr/8 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_1_load/8 "/>
</bind>
</comp>

<comp id="182" class="1004" name="data_l2_2_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="0"/>
<pin id="186" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_2_addr/8 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_2_load/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="data_l2_3_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="11" slack="0"/>
<pin id="199" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l2_3_addr/8 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="11" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_l2_3_load/8 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_l1_4261_i_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="212" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_4261_i_addr/8 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln91_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="222" class="1004" name="data_l1_5262_i_addr_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="6" slack="0"/>
<pin id="226" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_5262_i_addr/8 "/>
</bind>
</comp>

<comp id="229" class="1004" name="store_ln91_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="236" class="1004" name="data_l1_6263_i_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_6263_i_addr/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln91_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="250" class="1004" name="data_l1_7264_i_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_7264_i_addr/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln91_access_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="264" class="1004" name="data_l1_8265_i_addr_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_8265_i_addr/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln91_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="278" class="1004" name="data_l1_9266_i_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="6" slack="0"/>
<pin id="282" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_9266_i_addr/8 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln91_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="292" class="1004" name="data_l1_10267_i_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="6" slack="0"/>
<pin id="296" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_10267_i_addr/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln91_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="306" class="1004" name="data_l1_11268_i_addr_gep_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="0" index="2" bw="6" slack="0"/>
<pin id="310" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_11268_i_addr/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln91_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="data_l1_12269_i_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_12269_i_addr/8 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln91_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="334" class="1004" name="data_l1_13270_i_addr_gep_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_13270_i_addr/8 "/>
</bind>
</comp>

<comp id="341" class="1004" name="store_ln91_access_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="6" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="data_l1_14271_i_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="6" slack="0"/>
<pin id="352" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_14271_i_addr/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="store_ln91_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="6" slack="0"/>
<pin id="357" dir="0" index="1" bw="1" slack="0"/>
<pin id="358" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="data_l1_15272_i_addr_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_15272_i_addr/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln91_access_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="6" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="376" class="1004" name="data_l1_0257_i_addr_gep_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="1" slack="0"/>
<pin id="379" dir="0" index="2" bw="6" slack="1"/>
<pin id="380" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_0257_i_addr/9 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln91_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="6" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="390" class="1004" name="data_l1_1258_i_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="6" slack="1"/>
<pin id="394" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_1258_i_addr/9 "/>
</bind>
</comp>

<comp id="397" class="1004" name="store_ln91_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="data_l1_2259_i_addr_gep_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="0" index="2" bw="6" slack="1"/>
<pin id="408" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_2259_i_addr/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln91_access_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="6" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="0"/>
<pin id="414" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="415" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="data_l1_3260_i_addr_gep_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="1"/>
<pin id="422" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_l1_3260_i_addr/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="store_ln91_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/9 "/>
</bind>
</comp>

<comp id="432" class="1005" name="indvar_flatten_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="1"/>
<pin id="434" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="436" class="1004" name="indvar_flatten_phi_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="1"/>
<pin id="438" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="2" bw="64" slack="0"/>
<pin id="440" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/5 "/>
</bind>
</comp>

<comp id="443" class="1005" name="hi_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="hi (phireg) "/>
</bind>
</comp>

<comp id="447" class="1004" name="hi_phi_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="1"/>
<pin id="449" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="2" bw="32" slack="0"/>
<pin id="451" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="hi/5 "/>
</bind>
</comp>

<comp id="454" class="1005" name="wi_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="1"/>
<pin id="456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="wi (phireg) "/>
</bind>
</comp>

<comp id="458" class="1004" name="wi_phi_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="463" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wi/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="param_TILESIZE_H_i_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1120" slack="0"/>
<pin id="468" dir="0" index="2" bw="12" slack="0"/>
<pin id="469" dir="0" index="3" bw="12" slack="0"/>
<pin id="470" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_H_i_i/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="param_TILESIZE_W_i_i_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1120" slack="0"/>
<pin id="478" dir="0" index="2" bw="12" slack="0"/>
<pin id="479" dir="0" index="3" bw="12" slack="0"/>
<pin id="480" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="param_TILESIZE_W_i_i/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="11" slack="0"/>
<pin id="487" dir="0" index="1" bw="1120" slack="0"/>
<pin id="488" dir="0" index="2" bw="10" slack="0"/>
<pin id="489" dir="0" index="3" bw="10" slack="0"/>
<pin id="490" dir="1" index="4" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="trunc_ln220_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="11" slack="0"/>
<pin id="497" dir="0" index="1" bw="1120" slack="0"/>
<pin id="498" dir="0" index="2" bw="11" slack="0"/>
<pin id="499" dir="0" index="3" bw="11" slack="0"/>
<pin id="500" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln220_2/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="TILESIZE_W_cast2_i_i_i_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="6" slack="0"/>
<pin id="507" dir="0" index="1" bw="1120" slack="0"/>
<pin id="508" dir="0" index="2" bw="12" slack="0"/>
<pin id="509" dir="0" index="3" bw="12" slack="0"/>
<pin id="510" dir="1" index="4" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_W_cast2_i_i_i/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="TILESIZE_W_cast_i_i_i_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="11" slack="0"/>
<pin id="517" dir="0" index="1" bw="1120" slack="0"/>
<pin id="518" dir="0" index="2" bw="12" slack="0"/>
<pin id="519" dir="0" index="3" bw="12" slack="0"/>
<pin id="520" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_W_cast_i_i_i/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="TILESIZE_H_cast_i_i_i_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="0" index="1" bw="1120" slack="0"/>
<pin id="528" dir="0" index="2" bw="12" slack="0"/>
<pin id="529" dir="0" index="3" bw="12" slack="0"/>
<pin id="530" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="TILESIZE_H_cast_i_i_i/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="cast_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="3"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="cast1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="3"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="bound_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="32" slack="0"/>
<pin id="544" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/4 "/>
</bind>
</comp>

<comp id="547" class="1004" name="icmp_ln82_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="64" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="1"/>
<pin id="550" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln82_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="64" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_2/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln84_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="4"/>
<pin id="561" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln82_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="0"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln82_3_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="1" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82_3/5 "/>
</bind>
</comp>

<comp id="577" class="1004" name="select_ln82_1_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="0" index="2" bw="32" slack="0"/>
<pin id="581" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln82_1/5 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln82_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="0"/>
<pin id="587" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln82_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="11" slack="1"/>
<pin id="591" dir="0" index="1" bw="11" slack="0"/>
<pin id="592" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="trunc_ln82_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln82_1/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="empty_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="empty_69_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_69/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln84_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add13_i_i_i_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="0" index="1" bw="11" slack="4"/>
<pin id="615" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add13_i_i_i/8 "/>
</bind>
</comp>

<comp id="616" class="1004" name="idxprom_i_i_i_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="11" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom_i_i_i/8 "/>
</bind>
</comp>

<comp id="624" class="1004" name="idxprom18_i_i_i_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="6" slack="0"/>
<pin id="626" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idxprom18_i_i_i/8 "/>
</bind>
</comp>

<comp id="639" class="1007" name="grp_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="11" slack="0"/>
<pin id="641" dir="0" index="1" bw="11" slack="0"/>
<pin id="642" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="643" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul3_i_i_i/1 tmp/3 "/>
</bind>
</comp>

<comp id="646" class="1007" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="11" slack="0"/>
<pin id="648" dir="0" index="1" bw="11" slack="0"/>
<pin id="649" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul6_i_i_i/1 tmp2/3 "/>
</bind>
</comp>

<comp id="653" class="1007" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="11" slack="0"/>
<pin id="655" dir="0" index="1" bw="11" slack="0"/>
<pin id="656" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul9_i_i_i/1 "/>
</bind>
</comp>

<comp id="659" class="1007" name="grp_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="0"/>
<pin id="661" dir="0" index="1" bw="11" slack="1"/>
<pin id="662" dir="0" index="2" bw="11" slack="2147483647"/>
<pin id="663" dir="0" index="3" bw="11" slack="2147483647"/>
<pin id="664" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln82_1/5 mul_ln82/5 tmp3/7 "/>
</bind>
</comp>

<comp id="667" class="1007" name="grp_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="6" slack="2"/>
<pin id="669" dir="0" index="1" bw="6" slack="0"/>
<pin id="670" dir="0" index="2" bw="6" slack="2147483647"/>
<pin id="671" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln82_1/5 add17_i_i_i/7 "/>
</bind>
</comp>

<comp id="674" class="1005" name="co_read_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="11" slack="1"/>
<pin id="676" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="co_read "/>
</bind>
</comp>

<comp id="679" class="1005" name="ho_read_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="11" slack="1"/>
<pin id="681" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ho_read "/>
</bind>
</comp>

<comp id="684" class="1005" name="wo_read_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="11" slack="1"/>
<pin id="686" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="wo_read "/>
</bind>
</comp>

<comp id="689" class="1005" name="ro_read_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="11" slack="2"/>
<pin id="691" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="ro_read "/>
</bind>
</comp>

<comp id="694" class="1005" name="so_read_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="11" slack="2"/>
<pin id="696" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="so_read "/>
</bind>
</comp>

<comp id="699" class="1005" name="param_TILESIZE_H_i_i_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="32" slack="3"/>
<pin id="701" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_H_i_i "/>
</bind>
</comp>

<comp id="704" class="1005" name="param_TILESIZE_W_i_i_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="3"/>
<pin id="706" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="param_TILESIZE_W_i_i "/>
</bind>
</comp>

<comp id="710" class="1005" name="trunc_ln_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="11" slack="4"/>
<pin id="712" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="715" class="1005" name="trunc_ln220_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="1"/>
<pin id="717" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln220_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="TILESIZE_W_cast2_i_i_i_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="4"/>
<pin id="722" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="TILESIZE_W_cast2_i_i_i "/>
</bind>
</comp>

<comp id="725" class="1005" name="TILESIZE_W_cast_i_i_i_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="11" slack="1"/>
<pin id="727" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="TILESIZE_W_cast_i_i_i "/>
</bind>
</comp>

<comp id="730" class="1005" name="TILESIZE_H_cast_i_i_i_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="11" slack="1"/>
<pin id="732" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="TILESIZE_H_cast_i_i_i "/>
</bind>
</comp>

<comp id="735" class="1005" name="mul9_i_i_i_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="1"/>
<pin id="737" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i_i_i "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="1"/>
<pin id="742" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="745" class="1005" name="tmp2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="11" slack="4"/>
<pin id="747" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="bound_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="64" slack="1"/>
<pin id="752" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln82_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="759" class="1005" name="add_ln82_2_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82_2 "/>
</bind>
</comp>

<comp id="764" class="1005" name="select_ln82_1_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="0"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln82_1 "/>
</bind>
</comp>

<comp id="769" class="1005" name="trunc_ln82_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="6" slack="1"/>
<pin id="771" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln82_1 "/>
</bind>
</comp>

<comp id="774" class="1005" name="empty_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="11" slack="2"/>
<pin id="776" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="779" class="1005" name="empty_69_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="6" slack="2"/>
<pin id="781" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="784" class="1005" name="add_ln84_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="789" class="1005" name="idxprom18_i_i_i_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="64" slack="1"/>
<pin id="791" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="idxprom18_i_i_i "/>
</bind>
</comp>

<comp id="797" class="1005" name="data_l2_0_addr_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="11" slack="1"/>
<pin id="799" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_0_addr "/>
</bind>
</comp>

<comp id="802" class="1005" name="data_l2_1_addr_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="11" slack="1"/>
<pin id="804" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_1_addr "/>
</bind>
</comp>

<comp id="807" class="1005" name="data_l2_2_addr_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="11" slack="1"/>
<pin id="809" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_2_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="data_l2_3_addr_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="1"/>
<pin id="814" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_l2_3_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="52" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="54" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="54" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="54" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="54" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="98" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="98" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="98" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="207"><net_src comp="195" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="8" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="98" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="108" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="221"><net_src comp="208" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="98" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="234"><net_src comp="108" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="235"><net_src comp="222" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="98" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="108" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="249"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="255"><net_src comp="14" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="98" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="108" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="263"><net_src comp="250" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="98" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="108" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="98" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="108" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="291"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="297"><net_src comp="20" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="98" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="108" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="98" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="318"><net_src comp="108" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="319"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="98" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="108" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="98" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="346"><net_src comp="108" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="334" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="353"><net_src comp="28" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="98" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="108" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="348" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="367"><net_src comp="30" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="98" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="108" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="362" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="0" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="98" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="163" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="389"><net_src comp="376" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="395"><net_src comp="2" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="98" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="176" pin="3"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="409"><net_src comp="4" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="98" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="189" pin="3"/><net_sink comp="411" pin=1"/></net>

<net id="417"><net_src comp="404" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="423"><net_src comp="6" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="98" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="430"><net_src comp="202" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="418" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="98" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="442"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="88" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="88" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="471"><net_src comp="56" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="120" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="473"><net_src comp="58" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="474"><net_src comp="60" pin="0"/><net_sink comp="465" pin=3"/></net>

<net id="481"><net_src comp="56" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="120" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="62" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="64" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="491"><net_src comp="66" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="120" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="493"><net_src comp="68" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="501"><net_src comp="66" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="120" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="72" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="74" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="511"><net_src comp="76" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="120" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="62" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="78" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="521"><net_src comp="66" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="120" pin="2"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="62" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="80" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="531"><net_src comp="66" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="120" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="58" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="82" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="545"><net_src comp="535" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="436" pin="4"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="436" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="106" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="458" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="88" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="458" pin="4"/><net_sink comp="563" pin=2"/></net>

<net id="575"><net_src comp="104" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="447" pin="4"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="558" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="577" pin=1"/></net>

<net id="584"><net_src comp="447" pin="4"/><net_sink comp="577" pin=2"/></net>

<net id="588"><net_src comp="577" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="593"><net_src comp="585" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="597"><net_src comp="577" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="563" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="563" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="104" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="563" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="619"><net_src comp="612" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="622"><net_src comp="616" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="623"><net_src comp="616" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="627"><net_src comp="624" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="630"><net_src comp="624" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="631"><net_src comp="624" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="632"><net_src comp="624" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="633"><net_src comp="624" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="634"><net_src comp="624" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="635"><net_src comp="624" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="636"><net_src comp="624" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="637"><net_src comp="624" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="638"><net_src comp="624" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="644"><net_src comp="525" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="645"><net_src comp="132" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="651"><net_src comp="515" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="138" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="126" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="495" pin="4"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="589" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="659" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="672"><net_src comp="594" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="673"><net_src comp="667" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="677"><net_src comp="126" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="682"><net_src comp="132" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="687"><net_src comp="138" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="692"><net_src comp="144" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="697"><net_src comp="150" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="702"><net_src comp="465" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="707"><net_src comp="475" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="709"><net_src comp="704" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="713"><net_src comp="485" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="718"><net_src comp="495" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="723"><net_src comp="505" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="728"><net_src comp="515" pin="4"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="733"><net_src comp="525" pin="4"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="738"><net_src comp="653" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="743"><net_src comp="639" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="748"><net_src comp="646" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="753"><net_src comp="541" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="758"><net_src comp="547" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="552" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="436" pin=2"/></net>

<net id="767"><net_src comp="577" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="772"><net_src comp="594" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="667" pin=1"/></net>

<net id="777"><net_src comp="598" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="782"><net_src comp="602" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="787"><net_src comp="606" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="792"><net_src comp="624" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="794"><net_src comp="789" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="795"><net_src comp="789" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="796"><net_src comp="789" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="800"><net_src comp="156" pin="3"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="805"><net_src comp="169" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="810"><net_src comp="182" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="815"><net_src comp="195" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="202" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_l1_0257_i | {9 }
	Port: data_l1_1258_i | {9 }
	Port: data_l1_2259_i | {9 }
	Port: data_l1_3260_i | {9 }
	Port: data_l1_4261_i | {8 }
	Port: data_l1_5262_i | {8 }
	Port: data_l1_6263_i | {8 }
	Port: data_l1_7264_i | {8 }
	Port: data_l1_8265_i | {8 }
	Port: data_l1_9266_i | {8 }
	Port: data_l1_10267_i | {8 }
	Port: data_l1_11268_i | {8 }
	Port: data_l1_12269_i | {8 }
	Port: data_l1_13270_i | {8 }
	Port: data_l1_14271_i | {8 }
	Port: data_l1_15272_i | {8 }
	Port: data_l2_0 | {}
	Port: data_l2_1 | {}
	Port: data_l2_2 | {}
	Port: data_l2_3 | {}
 - Input state : 
	Port: runDataL2toL1 : param | {1 }
	Port: runDataL2toL1 : co | {1 }
	Port: runDataL2toL1 : ho | {1 }
	Port: runDataL2toL1 : wo | {1 }
	Port: runDataL2toL1 : ro | {1 }
	Port: runDataL2toL1 : so | {1 }
	Port: runDataL2toL1 : data_l2_0 | {8 9 }
	Port: runDataL2toL1 : data_l2_1 | {8 9 }
	Port: runDataL2toL1 : data_l2_2 | {8 9 }
	Port: runDataL2toL1 : data_l2_3 | {8 9 }
  - Chain level:
	State 1
		mul3_i_i_i : 1
		mul6_i_i_i : 1
		mul9_i_i_i : 1
	State 2
	State 3
		tmp : 1
		tmp2 : 1
	State 4
		bound : 1
	State 5
		icmp_ln82 : 1
		add_ln82_2 : 1
		br_ln82 : 2
		icmp_ln84 : 1
		select_ln82 : 2
		add_ln82_3 : 1
		select_ln82_1 : 2
		trunc_ln82 : 3
		add_ln82 : 4
		add_ln82_1 : 5
		mul_ln82 : 6
		trunc_ln82_1 : 3
		mul_ln82_1 : 4
		empty : 3
		empty_69 : 3
		add_ln84 : 3
	State 6
	State 7
		tmp3 : 1
		add17_i_i_i : 1
	State 8
		add13_i_i_i : 1
		idxprom_i_i_i : 2
		idxprom18_i_i_i : 1
		data_l2_0_addr : 3
		data_l2_0_load : 4
		data_l2_1_addr : 3
		data_l2_1_load : 4
		data_l2_2_addr : 3
		data_l2_2_load : 4
		data_l2_3_addr : 3
		data_l2_3_load : 4
		data_l1_4261_i_addr : 2
		store_ln91 : 3
		data_l1_5262_i_addr : 2
		store_ln91 : 3
		data_l1_6263_i_addr : 2
		store_ln91 : 3
		data_l1_7264_i_addr : 2
		store_ln91 : 3
		data_l1_8265_i_addr : 2
		store_ln91 : 3
		data_l1_9266_i_addr : 2
		store_ln91 : 3
		data_l1_10267_i_addr : 2
		store_ln91 : 3
		data_l1_11268_i_addr : 2
		store_ln91 : 3
		data_l1_12269_i_addr : 2
		store_ln91 : 3
		data_l1_13270_i_addr : 2
		store_ln91 : 3
		data_l1_14271_i_addr : 2
		store_ln91 : 3
		data_l1_15272_i_addr : 2
		store_ln91 : 3
	State 9
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
		store_ln91 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |       add_ln82_2_fu_552       |    0    |    0    |    71   |
|          |       add_ln82_3_fu_571       |    0    |    0    |    39   |
|    add   |        add_ln82_fu_589        |    0    |    0    |    18   |
|          |        add_ln84_fu_606        |    0    |    0    |    39   |
|          |       add13_i_i_i_fu_612      |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|  select  |       select_ln82_fu_563      |    0    |    0    |    32   |
|          |      select_ln82_1_fu_577     |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln82_fu_547       |    0    |    0    |    29   |
|          |        icmp_ln84_fu_558       |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          bound_fu_541         |    4    |    0    |    20   |
|          |           grp_fu_653          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_639          |    1    |    0    |    0    |
|  muladd  |           grp_fu_646          |    1    |    0    |    0    |
|          |           grp_fu_667          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| addmuladd|           grp_fu_659          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     param_read_read_fu_120    |    0    |    0    |    0    |
|          |      co_read_read_fu_126      |    0    |    0    |    0    |
|   read   |      ho_read_read_fu_132      |    0    |    0    |    0    |
|          |      wo_read_read_fu_138      |    0    |    0    |    0    |
|          |      ro_read_read_fu_144      |    0    |    0    |    0    |
|          |      so_read_read_fu_150      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |  param_TILESIZE_H_i_i_fu_465  |    0    |    0    |    0    |
|          |  param_TILESIZE_W_i_i_fu_475  |    0    |    0    |    0    |
|          |        trunc_ln_fu_485        |    0    |    0    |    0    |
|partselect|      trunc_ln220_2_fu_495     |    0    |    0    |    0    |
|          | TILESIZE_W_cast2_i_i_i_fu_505 |    0    |    0    |    0    |
|          |  TILESIZE_W_cast_i_i_i_fu_515 |    0    |    0    |    0    |
|          |  TILESIZE_H_cast_i_i_i_fu_525 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          cast_fu_535          |    0    |    0    |    0    |
|   zext   |          cast1_fu_538         |    0    |    0    |    0    |
|          |      idxprom_i_i_i_fu_616     |    0    |    0    |    0    |
|          |     idxprom18_i_i_i_fu_624    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln82_fu_585       |    0    |    0    |    0    |
|   trunc  |      trunc_ln82_1_fu_594      |    0    |    0    |    0    |
|          |          empty_fu_598         |    0    |    0    |    0    |
|          |        empty_69_fu_602        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    9    |    0    |   318   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| TILESIZE_H_cast_i_i_i_reg_730|   11   |
|TILESIZE_W_cast2_i_i_i_reg_720|    6   |
| TILESIZE_W_cast_i_i_i_reg_725|   11   |
|      add_ln82_2_reg_759      |   64   |
|       add_ln84_reg_784       |   32   |
|         bound_reg_750        |   64   |
|        co_read_reg_674       |   11   |
|    data_l2_0_addr_reg_797    |   11   |
|    data_l2_1_addr_reg_802    |   11   |
|    data_l2_2_addr_reg_807    |   11   |
|    data_l2_3_addr_reg_812    |   11   |
|       empty_69_reg_779       |    6   |
|         empty_reg_774        |   11   |
|          hi_reg_443          |   32   |
|        ho_read_reg_679       |   11   |
|       icmp_ln82_reg_755      |    1   |
|    idxprom18_i_i_i_reg_789   |   64   |
|    indvar_flatten_reg_432    |   64   |
|      mul9_i_i_i_reg_735      |   11   |
| param_TILESIZE_H_i_i_reg_699 |   32   |
| param_TILESIZE_W_i_i_reg_704 |   32   |
|        ro_read_reg_689       |   11   |
|     select_ln82_1_reg_764    |   32   |
|        so_read_reg_694       |   11   |
|         tmp2_reg_745         |   11   |
|          tmp_reg_740         |   11   |
|     trunc_ln220_2_reg_715    |   11   |
|     trunc_ln82_1_reg_769     |    6   |
|       trunc_ln_reg_710       |   11   |
|          wi_reg_454          |   32   |
|        wo_read_reg_684       |   11   |
+------------------------------+--------+
|             Total            |   654  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_176 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_189 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_202 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_639    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_639    |  p1  |   3  |  11  |   33   ||    15   |
|     grp_fu_646    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_646    |  p1  |   3  |  11  |   33   ||    15   |
|     grp_fu_653    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_653    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_659    |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_659    |  p1  |   2  |  11  |   22   ||    9    |
|     grp_fu_667    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_667    |  p1  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   310  ||  8.4705 ||   138   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |    -   |    0   |   318  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   138  |
|  Register |    -   |    -   |   654  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    8   |   654  |   456  |
+-----------+--------+--------+--------+--------+
