library ieee;
use ieee.std_logic_1164.all;

ENTITY clock_div is
	PORT(clk_in, rst				: IN STD_LOGIC;
		  clk_out					: OUT STD_LOGIC);
END clock_div;


architecture behavior of clock_div is	 

	signal slow_count : std_logic_vector(27 downto 0);

	begin

	process(clk_in, rst)
				begin
				
					if(rst = '0') then
						slow_count <= x"0000000";
	
					elsif (rising_edge(clk_in)) then				
	
						slow_count <= slow_count + 1;
					
					end if;
	end process;

	clk_out <= slow_count(26);
	
end behavior