$date
	Fri Nov  9 16:41:29 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100fs
$end
$scope module full_adder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c_in $end
$scope module dut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#800
0"
#1200
0!
#2000
1%
1$
#4000
0%
0$
1#
#5200
1!
#6000
1%
1$
#6800
1"
#8000
