CHECK_TEST_PATTERNS  = "TEST-1314|TEST-1311"
CTECH_TYPE           = "d04"
CTECH_VARIANT        = "wn"
DATA                 = "<array?>"
DDC_SOURCE_FILES     = ""
DW_lp_op_iso_mode    = "NONE"
G_ANALYSIS_TYPE      = "[if {[getvar -quiet G_MCMM] == 1} { return on_chip_variation} else {return "bc_wc"}]"
G_ANALYZE_RTL_TOGETHER = "1"
G_AOCVM_BY_CORNER    = "0"
G_AOCVM_CRPR_THRESHOLD_PS = "1"
G_AOCVM_DEPTH_COEFF  = "1.0"
G_AOCVM_DEPTH_COEFF_CELL_PATTERN = "*/*"
G_AOCVM_DISTANCE_ROW = "1"
G_AOCVM_MODE         = "combined_clock_and_data_metrics combined_launch_capture_depth"
G_AOCVM_VOLTAGE      = ""
G_AON_BUFFER_PATTERN = "*swb*"
G_AON_CLK_BUF        = "d04scb00[getvar {G_VT_TYPE_PREFIX}]d0c0"
G_AON_INVERTER_PATTERN = "*swi*"
G_AON_PATTERNS       = "d04sc* d04swb* d04swi*"
G_AON_REG_BUF        = "d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0"
G_APRECO_METALONLY_APR_BARCELLS = " d04bar01wnz40                                  d04bar01wnz36                                  d04bar01wnz032                                  d04bar01wnz028                                  d04bar01wnz024                                  d04bar01wnz020                                  d04bar01wnz016                                  d04bar01wnz12                                  d04bar01wnz08                                       d04bar01wnz04 "
G_APRECO_METALONLY_BARCELLS = " d04bbf00ln1b0                                      d04bbf00ln1d0                                      d04bbf00ln1g0                                      d04bbf12ln1b0                                      d04bbf13ln1b0                                      d04bca03ln1b0                                      d04bco03ln1b0                                      d04bin00ln1b0                                      d04bin00ln1e0                                      d04bin00ln1g0                                      d04bly0fln1b0                                      d04bfy0fln1b0                                      d04bfy0fld1b0                                      d04bmb22ln1b0                                      d04bmb22ln1d0                                      d04bna02ln1b0                                      d04bna02ln1c0                                      d04bna03ln1b0                                      d04bno02ln1b0                                      d04bno02ln1c0                                      d04bno03ln1b0                                      d04bxo02ln1b0                                      d04bxo02ln1d0 "
G_APRECO_METALONLY_LVLLAYERMAPFILE = "d04_metalonly_layermap.lvl"
G_APRECO_METALONLY_SPARECELL_MAPPING = "<array?>"
G_BARED_PASSGATE_LIST = "d04xnn02 d04xnn03 d04xon02 d04xon03 d04mdn22 d04rrn04 d04rrn20 d04rrn32 d04rrn42"
G_BLOCK_DETAILS      = "<array?>"
G_BONUS_CELL_LIST    = "d04bar d04bbf d04bca d04bco d04bdc d04bdp d04bfy d04bgn d04bin d04bkp d04bly d04bmb d04bna d04bno d04bsc d04bth d04bxo"
G_BONUS_GATEARRAY_CELLS = " d04bar01[getvar {G_VT_TYPE_PREFIX}]nz04                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz08                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz012                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz016                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz020                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz024                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz028                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz032                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz036                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz040                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz048                                       d04bar01[getvar {G_VT_TYPE_PREFIX}]nz064 "
G_BONUS_GATEARRAY_CELLS_2 = " d04bar01[getvar {G_VT_TYPE_PREFIX}]nz40                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz36                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz032                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz028                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz024                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz020                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz016                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz12                                  d04bar01[getvar {G_VT_TYPE_PREFIX}]nz08                                       d04bar01[getvar {G_VT_TYPE_PREFIX}]nz04 "
G_BOUNDS_FLOW        = "1"
G_BUFFER_PATTERN     = "*bfn*"
G_CALIBER_RULES      = "<array?>"
G_CLOCK_CELL_LIST    = "d04cdc03?d??? d04cdc13?d??? d04cdc23?d??? d04cgc00?d??? d04cgc01?d??? d04cgc02?d???    d04cgc03?d??? d04cgc04?d??? d04cgm22?d??? d04cgg00?d??? d04cpkf0?d??? d04cpk30?d??? d04gan00?d??? d04gan10?d???    d04gan11?d??? d04gan20?d??? d04gan30?d??? d04gna00?d??? d04gna02?d??? d04gam00?d??? d04gam10?d??? d04gam11?d???    d04gam20?d??? d04gam30?d??? d04gno00?d??? d04gno02?d??? d04gor???d??? d04gmx22?d??? d04gbc00?d??? d04gbc50?d??? d04gbf00?d???    d04gbf10?d??? d04gbf11?d??? d04gbf20?d??? d04gbf30?d??? d04gbf50?d??? d04gbf51?d??? d04gbf52?d??? d04gbf53?d???    d04gin00?d??? d04gin20?d??? d04gin30?d??? d04scb00?d??? d04sci00?d??? d04cgo01?????"
G_CLOCK_GATE_CLOCK_PIN = "clk"
G_CLOCK_GATE_CONTROL_SIGNAL = "test_mode"
G_CLOCK_GATE_ENABLE_PIN = "en enb"
G_CLOCK_GATE_MIN_BITS = "3"
G_CLOCK_GATE_NAME    = "d04cgc01[getvar G_VT_TYPE_PREFIX]d0f0"
G_CLOCK_GATE_NUM_STAGES = "6"
G_CLOCK_GATE_OUTPUT_PIN = "clkout"
G_CLOCK_GATING_CELL  = "d04cgc01wd0i0"
G_CLOCK_MUX_PATTERN  = "*gmx22* *cgm22*"
G_CLOSE_MW_LIB       = "0"
G_CONGESTION_OPTIMIZE = "0"
G_CONTINUE_ON_LINK_ERROR = "0"
G_COREWRAPPER_DONT_USE_SYS_CLK_FOR_DED_WRP_CELLS = "1"
G_CORNER_DETAILS     = "<array?>"
G_CORNER_NAME_TYPE   = "vcclow+MAX,vcchigh+MIN"
G_CREATE_AUTO_PATH_GROUPS_OPTIONS = "<array?>"
G_CREATE_BLOCK_ABSTRACTIONS = "0"
G_CREATE_SNAPSHOT    = "1"
G_CRITICAL_RANGE     = "300"
G_CTECH_DONTTOUCH_REF_NAME_PATTERN = "d04hiy* d04hgy* d04hgn*"
G_CTL_SEARCH_PATH    = "/p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2/lib/nn /p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2/lib/ln /p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2/lib/wn /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/lib/nn /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/lib/ln /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/lib/wn /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/nn /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/ln /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/wn /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/lib/nn /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/lib/ln /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/lib/wn /p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG/lib/nn /p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG/lib/ln /p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG/lib/wn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/nn /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/ln /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt/lib/wn /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/nn /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/ln /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1/lib/wn /p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig/lib/nn /p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig/lib/ln /p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig/lib/wn /p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all/lib/nn /p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all/lib/ln /p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all/lib/wn /p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75/lib/nn /p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75/lib/ln /p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75/lib/wn /p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75/lib/nn /p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75/lib/ln /p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75/lib/wn /p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir/lib/nn /p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir/lib/ln /p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir/lib/wn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/nn /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/ln /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm/lib/wn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/nn /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/ln /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1/lib/wn /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/nn /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/ln /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2/lib/wn /p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17/lib/nn /p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17/lib/ln /p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17/lib/wn /p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76/lib/nn /p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76/lib/ln /p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76/lib/wn /p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1/lib/nn /p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1/lib/ln /p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1/lib/wn /p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76/lib/nn /p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76/lib/ln /p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76/lib/wn /p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49/lib/nn /p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49/lib/ln /p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49/lib/wn /p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7/lib/nn /p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7/lib/ln /p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7/lib/wn /p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8/lib/nn /p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8/lib/ln /p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8/lib/wn /p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal/lib/nn /p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal/lib/ln /p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal/lib/wn /p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0/lib/nn /p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0/lib/ln /p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0/lib/wn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/nn /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/ln /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg/lib/wn /p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8/lib/nn /p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8/lib/ln /p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8/lib/wn /p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7/lib/nn /p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7/lib/ln /p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7/lib/wn /p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731/lib/nn /p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731/lib/ln /p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731/lib/wn /p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443/lib/nn /p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443/lib/ln /p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443/lib/wn /p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37/lib/nn /p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37/lib/ln /p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37/lib/wn /p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2/lib/nn /p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2/lib/ln /p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2/lib/wn /p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig/lib/nn /p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig/lib/ln /p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig/lib/wn /p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5/lib/nn /p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5/lib/ln /p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5/lib/wn /p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821/lib/nn /p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821/lib/ln /p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821/lib/wn /p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1/lib/nn /p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1/lib/ln /p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1/lib/wn /p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35/lib/nn /p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35/lib/ln /p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35/lib/wn /p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32/lib/nn /p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32/lib/ln /p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32/lib/wn /p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3/lib/nn /p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3/lib/ln /p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3/lib/wn /p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0/lib/nn /p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0/lib/ln /p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0/lib/wn /p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0/lib/nn /p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0/lib/ln /p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0/lib/wn /p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1/lib/nn /p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1/lib/ln /p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1/lib/wn /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/lib/nn /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/lib/ln /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/lib/wn /p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2/lib/nn /p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2/lib/ln /p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2/lib/wn /p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming/lib/nn /p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming/lib/ln /p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming/lib/wn /p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76/lib/nn /p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76/lib/ln /p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76/lib/wn /p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76/lib/nn /p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76/lib/ln /p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76/lib/wn /p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1/lib/nn /p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1/lib/ln /p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1/lib/wn"
G_CTS_EXCLUDE_REFS   = "<array?>"
G_CTS_EXCLUDE_REFS_DELAY = "<array?>"
G_CTS_EXCLUDE_REFS_SIZING = "<array?>"
G_CTS_REFERENCES     = "<array?>"
G_CTS_REFERENCES_BOUNDARY = "<array?>"
G_CTS_REFERENCES_DELAY = "<array?>"
G_CTS_REFERENCES_SIZING = "<array?>"
G_CURRENT_STAGE      = "syn_final"
G_CWLM_LIBRARY       = ""
G_DATAPATH_DESIGN    = "0"
G_DEBUG_MODE_REPORT_VFILES = "0"
G_DECAP_CLK_BUFFER   = "d04gbf*"
G_DECAP_CLK_GATE_BUFFER = "d04cgc*"
G_DECAP_CLK_INVERTER = "d04gin*"
G_DEEP_STACK_LIST    = "d04orn04 d04can08 d04nan05 d04non04"
G_DEFAULT_BIG_DRIVING_CELL = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0f0"
G_DEFAULT_BIG_DRIVING_CELL_PIN = "o"
G_DEFAULT_DRIVING_CELL = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0a5 "
G_DEFAULT_DRIVING_CELL_PIN = "o"
G_DEFAULT_LOAD_CELL  = "d04bfn00[getvar G_VT_TYPE_PREFIX]n0d0"
G_DEFAULT_LOAD_CELL_PIN = "a"
G_DEFAULT_NAND_CELL  = "d04nan02[getvar G_VT_TYPE_PREFIX]n0d0"
G_DEF_FILE           = ""
G_DELAY_CELL_LIST    = "d04inn12[getvar G_VT_TYPE_PREFIX]???? d04bfn11[getvar G_VT_TYPE_PREFIX]???? d04bfn12[getvar G_VT_TYPE_PREFIX]???? d04bfn13[getvar G_VT_TYPE_PREFIX]????"
G_DELAY_CLOCK_DEFAULT_BUFFER = ""
G_DELAY_CLOCK_SPEC   = ""
G_DESIGN_HEIGHT      = "0"
G_DESIGN_NAME        = "dfxsecure_plugin"
G_DESIGN_WIDTH       = "0"
G_DETAILED_UNLOADED_REG_RPT = "1"
G_DE_ENABLE_PHYSICAL_FLOW = "1"
G_DFT_COVERAGE_ESTIMATE = "0"
G_DFT_INSERT_MV_CELLS = "1"
G_DFT_SLOS_LIBRARY   = "*max*"
G_DFT_WRAPFIX_LIBRARY = "*max*"
G_DFT_WRAPFIX_WRAP_TM = "Internal_scan"
G_DFX_ALLOW_CONSTANT_FLOPS_ON_CHAIN = "1"
G_DFX_DEFINE_SCAN_PATH = "1"
G_DFX_DISABLE_DRC_ON_SI = "1"
G_DFX_FIX_ICG_HOOKUP = "0"
G_DFX_TERMINAL_LOCKUP = "1"
G_DFX_UNSCAN         = "1"
G_DIC_CELL_PATTERN   = "d04*dic*"
G_DIC_HOR_CELL       = "not_set"
G_DIC_VER_CELL       = "not_set"
G_DISABLE_ALL_CHECKS = "0"
G_DISABLE_BOUNDARY_OPT_OF_CELL = ""
G_DISABLE_DONT_TOUCH_DESIGNS = ""
G_DISABLE_POLARIS_CALL = "1"
G_DISABLE_UNGROUP_OF_CELL = ""
G_DONT_TOUCH_LIB_PATTERNS = ""
G_DONT_USE_DELAY_CELL_LIST = "d04bfn11 d04bfn12 d04bfn13 d04inn12"
G_DONT_USE_FF_LIST   = "d04fku d04fkw d04fky d04frn d04frt d04lrk d04fyw d04fyy"
G_DONT_USE_LIST      = "d04bfr d04tih00?nz00 ltl00 d04f2 d04f4 d04ltq d04orn04 d04can08 d04nan05 d04non04 d04xnn02 d04xnn03 d04xon02 d04xon03 d04mdn22 d04rrn04 d04rrn20 d04rrn32 d04rrn42 d04fku d04fkw d04fky d04frn d04frt d04lrk d04fyw d04fyy d04cpk d04cis d04dload d04dly00 d04fkt00?d0 d04fyt03?d0 d04cak03 d04can3g d04bfn11 d04bfn12 d04bfn13 d04inn12 d04????????o0 d04????????p0 d04????????q0 d04????????s0 d04????????s5 d04gno00?d?i0 d04gno00?d?j0 d04gno02?d?i0 d04gno02?d?j0 d04hgy d04hgn d04bar d04bbf d04bca d04bco d04bdc d04bdp d04bfy d04bgn d04bin d04bkp d04bly d04bmb d04bna d04bno d04bsc d04bth d04bxo d04f2w00?d0 d04f2w03?d0 d04f2wk3?d0 d04f4w00?d0 d04f4w03?d0 d04f4wk3?d0 d04fen00?d0 d04few00?d0 d04fkn03?d0 d04fkn0c?d0 d04fkn0f?d0 d04fkn43?d0 d04fkn8f?d0 d04fkw00?d0 d04fkw03?d0 d04fkw0c?d0 d04fkw0f?d0 d04fkw10?d0 d04fkw40?d0 d04fkw43?d0 d04fkw80?d0 d04fkw8f?d0 d04fyw03?d0 d04fyw0c?d0 d04fyw0f?d0 d04fyw43?d0 d04fyw8f?d0 d04fkt00?d0 d04fyt03?d0 d04bfn00?d0b0 d04bfn00?d0b4 d04bfn00?d0c0 d04bfn00?n0b0 d04bfn00?n0c0 d04nan02?n0b5 d04nan02?d0b5 d04nan02?d0c0 d04non02?d0c5 d04non02?n0b5 d04gis* d04gbs* d04bfn00?d0p0 d04bfn00?d0q0 d04bfn00?d0r0 ani02 ori02 d04cdc03?d??? d04cdc13?d??? d04cdc23?d??? d04cgc00?d??? d04cgc01?d??? d04cgc02?d??? d04cgc03?d??? d04cgc04?d??? d04cgm22?d??? d04cgg00?d??? d04cpkf0?d??? d04cpk30?d??? d04gan00?d??? d04gan10?d??? d04gan11?d??? d04gan20?d??? d04gan30?d??? d04gna00?d??? d04gna02?d??? d04gam00?d??? d04gam10?d??? d04gam11?d??? d04gam20?d??? d04gam30?d??? d04gno00?d??? d04gno02?d??? d04gor???d??? d04gmx22?d??? d04gbc00?d??? d04gbc50?d??? d04gbf00?d??? d04gbf10?d??? d04gbf11?d??? d04gbf20?d??? d04gbf30?d??? d04gbf50?d??? d04gbf51?d??? d04gbf52?d??? d04gbf53?d??? d04gin00?d??? d04gin20?d??? d04gin30?d??? d04scb00?d??? d04sci00?d??? d04cgo01????? d04can03??0a5 d04ltn1g??0a? d04anic2????? d04oric2?????"
G_DONT_USE_LS_LIB_OPCON = "1"
G_DONT_USE_LS_LIB_OPCON_PATTERN = ".*_ls_.*"
G_DOP_WRAPPER_NAME_PATTERN = "*dop_wrapper*"
G_DOT_PROCESS        = "4"
G_DOWNSIZE_SEQ_MARGIN = "25"
G_DP_FLOW            = "0"
G_ELAB_USING_CURRENT_DESIGN = "0"
G_ENABLE_AOCVM       = "0"
G_ENABLE_AOCVM_STAGE = ""
G_ENABLE_CREATE_AUTO_PATH_GROUPS = "<array?>"
G_ENABLE_CTECH_UNGROUP = "1"
G_ENABLE_DONT_TOUCH_NETS_OF_ANALOG_PINS = "1"
G_ENABLE_DOTPROCESS_BASED_LIB_STRUCT = "1"
G_ENABLE_DOWNSIZE_SEQ = "0"
G_ENABLE_FAST_TIMING = "1"
G_ENABLE_MAXCAP_TABLE = "0"
G_ENABLE_MD_VIRTUAL_UNITS_UPF_HANDLING = "0"
G_ENABLE_RESTORE_RTL_MODULE_NAME = "1"
G_ENABLE_SEQ_CLIP    = "0"
G_ENABLE_SYN_PUSHDOWN = "1"
G_ENABLE_UNIQUIFIED  = "1"
G_ENABLE_VAO         = "0"
G_ENV_NULL           = "/dev/null"
G_FAIL_LOGSCAN_ON    = "error"
G_FC_TECH_FILE       = "/p/hdk/pu_tu/prd/rlstech_p1273/16.4.3.1/techfile/synopsys/p1273_1_fc.tf"
G_FIB_BONUSGARRAY_ROWS = "<array?>"
G_FIB_CELL           = "d04qfc02ndz00"
G_FILL_EMUL_FLOW     = "1"
G_FIX_LINK_PATH      = "0"
G_FIX_MISSING_RETENTIONS_IN_UPF = "0"
G_FIX_PS_VSS_OPENS_PS_REFNAMES = "d04pws10wqtb0 d04pws10nqtb0 d04pws10lqtb0 d04pws10wq8b0 d04pws10nq8b0 d04pws10lq8b0 d04pws10wd0b0 d04pws10ld0b0 d04pws10nd0b0"
G_FIX_SET_ATTR_IN_UPF = "1"
G_FIX_UPF_AFTER_SCAN = "1"
G_FLOORPLAN_TCL_FILE = ""
G_FLOW               = "syn"
G_FLOW_PREFIX        = "syn"
G_FLOW_STAGES        = "<array?>"
G_FLOW_START_TIME    = "1520863094"
G_FLOW_TOTAL_DURATION = "713"
G_FLOW_TYPE          = "syn"
G_FORCE_CTECH_UNGROUP = "1"
G_FP_CONTROL_TYPE    = "release"
G_FUNCTIONAL_BONUS_CELLS = "d04bbf* d04bca* d04bco* d04bfy* d04bin* d04bly* d04bmb* d04bna* d04bno* d04bxo*"
G_GATE_VERILOG_FLATTEN = "1"
G_GLOBAL_CLOCK_BUFFER_PATTERN = "d04gis01* d04gbs01*"
G_GLOBAL_FIDUCIAL_CELL = "not_set"
G_HALO_NO_FLIP_CORNER = "<array?>"
G_HALO_NO_FLIP_HORIZONTAL = "<array?>"
G_HALO_NO_FLIP_INSIDE_CORNER = "<array?>"
G_HALO_VA_EDGE       = "both"
G_HALO_VA_NO_FLIP_CORNER = "<array?>"
G_HALO_VA_VERTICAL   = "<array?>"
G_HALO_VERTICAL      = "<array?>"
G_HDLIN_SV_UNION_MEMBER_NAMING = "1"
G_HFN_DELAY_CELLS    = "            d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0i0            d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0            d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0i0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0l0            d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0 \ 
    d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0h0 "
G_HFN_INSERTION_CELLS = "            d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0            d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7            d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0            d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0                                    d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 "
G_HFN_SIZING_CELLS   = "            d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0i0            d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0b5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c5 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0c7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0d0            d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0f7 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0i0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0l0 d04inn00[getvar {G_VT_TYPE_PREFIX}]d0o7            d04swb00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04swb00[getvar {G_VT_TYPE_PREFIX}]d0l0                                 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0b0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0c0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0d0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0f0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0h0 d04swi00[getvar {G_VT_TYPE_PREFIX}]d0l0 "
G_HIDDEN_APP_VARS    = "<array?>"
G_HIGH_METAL_CELL_LIST = "d04gis* d04gbs* d04bfn00?d0p0 d04bfn00?d0q0 d04bfn00?d0r0"
G_HORIZONTAL_ROUTING_TRACKS = "m0 m2 m4 m6 m8 tm1"
G_IDENTIFY_RTL_CLOCK_GATES = "0"
G_IDV_CELL_PATTERN   = "d8x*idv*"
G_IDV_CLKBUFFER_CELL = "d04scb00[getvar {G_VT_TYPE_PREFIX}]d0h0"
G_IDV_DATABUFFER_CELL = "d04swb00[getvar {G_VT_TYPE_PREFIX}]d0h0"
G_IDV_HOR_CELL       = "not_set"
G_IDV_VER_ANA_CELL   = "not_set"
G_IDV_VER_CELL       = "not_set"
G_INIT               = "1"
G_INPUTS_DIR         = "./inputs"
G_INSERT_CLOCK_GATING = "0"
G_INSERT_SCAN        = "0"
G_INSERT_SELF_GATING = "0"
G_INVERTER_PATTERN   = "*inn*"
G_IPDS_BUF_INV_PATTERN = "*bfn* *inn*"
G_KIT_PATH           = "/p/hdk/pu_tu/prd/kits_p1273/16.4.3.2"
G_LARGE_CELL_LIST    = "d04????????o0 d04????????p0 d04????????q0 d04????????s0 d04????????s5 d04gno00?d?i0 d04gno00?d?j0 d04gno02?d?i0 d04gno02?d?j0"
G_LATCH_PATTERN      = "???l?????????"
G_LIBRARY_DELAY_MODEL = "nldm"
G_LIBRARY_TYPE       = "d04"
G_LIB_ALT            = "default"
G_LIB_EXT            = "ldb"
G_LIB_PATTERN_FOR_CTECH_CHECK = "(..........)..."
G_LIB_TAG            = "d04_ndm d04_ndm_alphaCOE d04_ndm_alphaFC"
G_LIB_VOLTAGE        = "0.75"
G_LIMIT_PARALLEL_RPTS = "2"
G_LINK_MAX_LIB       = "d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb"
G_LINK_MIN_LIB       = "d04_coe_wn_1273_1x2r0_tttt_v115_t70_min.ldb d04_ps_wn_1273_1x2r0_tttt_v115_t70_min.ldb d04_wn_1273_1x2r2_tttt_v115_t70_min.ldb d04_ls_wn_1273_1x2r2_tttt_v115_to_v115_t70_min.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v115_to_v115_t70_min.ldb d04_fc_wn_1273_1x2r0_tttt_v115_t70_min.ldb"
G_LOAD_CONNECTIVITY_TCL = "1"
G_LOAD_FROM          = "<array?>"
G_LOAD_LIBRARY_LIST  = "d04"
G_LOAD_PATH          = ""
G_LOAD_POWER_MESH    = "0"
G_LOAD_STAGE         = ""
G_LOCAL_FIDUCIAL_POSTROUTE_CELLS = "d04qfd02nnz00 d04qfd01ndz00"
G_LOCAL_FIDUCIAL_PREPLACE_CELL = "d04qfd02ndz00"
G_LOGSCAN_RULES      = ""
G_LR_FILLER_CELL_LN  = "d04spc00lnz01"
G_LR_FILLER_CELL_NN  = "d04spc00nnz01"
G_LR_FILLER_CELL_WN  = "d04spc00wnz01"
G_LR_UBM_POINTER     = "$env(KIT_PATH)/stdcells/[getvar G_TECH_TYPE]/default/latest/rumba_ubm/d04_p1273_1.3.0_c.0.p1_ln_nn_wn_1x1r3_tttt_v075_t70_max.ubm"
G_LVT                = "0"
G_LVT_PERCENT        = ""
G_MAPPED_DDC_FLATTEN = "0"
G_MARK_PREFIX        = "syn_"
G_MAX_DYNAMIC_POWER  = "0"
G_MAX_GLOBAL_DERATE  = "1"
G_MAX_LEAKAGE_POWER  = "0"
G_MAX_LIBRARY        = "d04_coe_wn_1273_1x2r0_tttt_v075_t70_max d04_fc_wn_1273_1x2r0_tttt_v075_t70_max d04_ps_wn_1273_1x2r0_tttt_v075_t70_max d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max d04_wn_1273_1x2r2_tttt_v075_t70_max d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max"
G_MAX_OPCON          = "typical_1.00"
G_MAX_ROUTING_LAYER  = "m8"
G_MAX_THREADS        = "2"
G_MAX_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x2r2_16.03.001/p1273_1x2r2.tttt.mfill_BXTP.tluPlus"
G_MAX_TLUPLUS_FILE   = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x2r2_16.03.001/p1273_1x2r2.tttt.tluPlus"
G_MAX_VOLTAGE_MAP    = "<array?>"
G_MCMM               = "0"
G_MD_VIRTUAL_UNITS_LIST = ""
G_MIM_DESIGNS        = ""
G_MIN_LIBRARY        = "d04_coe_wn_1273_1x2r0_tttt_v115_t70_min d04_ps_wn_1273_1x2r0_tttt_v115_t70_min d04_wn_1273_1x2r2_tttt_v115_t70_min d04_ls_wn_1273_1x2r2_tttt_v115_to_v115_t70_min d04_coe_ls_wn_1273_1x2r0_tttt_v115_to_v115_t70_min d04_fc_wn_1273_1x2r0_tttt_v115_t70_min"
G_MIN_OPCON          = "typical_1.00"
G_MIN_ROUTING_LAYER  = "m0"
G_MIN_TLUPLUS_EMUL_FILE = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x2r2_16.03.001/p1273_1x2r2.tttt.mfill_BXTP.tluPlus"
G_MIN_TLUPLUS_FILE   = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x2r2_16.03.001/p1273_1x2r2.tttt.tluPlus"
G_MIN_VOLTAGE_MAP    = "<array?>"
G_MW_REFERENCE_LIBS  = "/p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/fram/wn/d04alphaPS_wn_core /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/fram/wn/d04_wn_fc /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_bonuscore /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_core /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/fram/wn/d04alphaCOE_wn_core /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_tapcore2h /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/fram/wn/d04alphaCOE_wn_bonuscore"
G_MW_TECH_FILE       = "/p/hdk/pu_tu/prd/rlstech_p1273/16.4.3.1/techfile/synopsys/p1273_1.tf"
G_NACFIX_DIODE       = "d04gnc01[getvar {G_VT_TYPE_PREFIX}]nz00"
G_NAND_GATE_AREA     = "0.11172"
G_NEVER_USE_LIST     = ""
G_NLDM_LIBRARY       = ""
G_NN_FF_LIST         = "d04f????n d04l????n"
G_NON_CTS_MUX        = "d04ann???n??? d04mtk22?n??? d04mbn22?d??? d04mbn23?d??? d04mbn24?d??? d04mbn22?n??? d04mbn23?n??? d04mbn24?n??? d04mdn22?d??? d04mdn22?n??? d04mkn22?d??? d04mkn22?n??? d04mbi24?d??? d04mbi24?n???"
G_NON_POWER_SAIF     = "0"
G_NO_BOUNDARYOPT_ON_DESIGN = "*dtcluster_tapreg* *clt_dfx_core* *stf_scan_clstr* *visa* *bist* *clst_scan_*"
G_NO_BOUNDARY_OPTIMIZATION = "0"
G_NO_CLOCK_GATE_DESIGNS = ""
G_NO_CLOCK_GATE_INSTANCES = ""
G_NO_USER_PATH_GROUP_RETENTION = "1"
G_NS                 = "1000"
G_ONLY_1_IN_FAMILY_LIST = "d04cak03 d04can3g"
G_OPTIMIZE_AREA      = "0"
G_OPTIMIZE_FLOPS     = "1"
G_OUTPUTS_DIR        = "./outputs"
G_OUTPUTS_PATH       = "./outputs"
G_PARALLEL           = "0"
G_PATH_GROUPS_BY_FILE = "0"
G_PLA_DIR            = "./inputs/pla"
G_PLA_FLATTEN        = "1"
G_PN_RATIO_CELL_LIST = "d04bfn00?d0b0 d04bfn00?d0b4 d04bfn00?d0c0 d04bfn00?n0b0 d04bfn00?n0c0 d04nan02?n0b5 d04nan02?d0b5 d04nan02?d0c0  
    			    d04non02?d0c5 d04non02?n0b5"
G_POCV_ANALYSIS      = "0"
G_POCV_COL           = "2"
G_POCV_ROW           = "1"
G_POLARIS_CALL_STAGES = "compile insert_dft compile_incr syn_final apr_final"
G_POLARIS_CONFIG     = "/p/hdk/pu_tu/prd/sd_build/16.4.3.3/polaris/config/rdt.yaml"
G_POLARIS_TAG        = "dfxsecure_plugin"
G_POWER_MANAGEMENT_CELLS = "ani02 ori02"
G_POWER_SWITCH_CELL  = "d04pws00[getvar G_VT_TYPE_PREFIX]d0b0"
G_POWER_SWITCH_GND_PORTS = "vss"
G_POWER_SWITCH_LIB_PINA_IN = "<array?>"
G_POWER_SWITCH_LIB_PINA_OUT = "<array?>"
G_POWER_SWITCH_LIB_PINB_IN = "<array?>"
G_POWER_SWITCH_LIB_PINB_OUT = "<array?>"
G_POWER_SWITCH_PWR_PORTS_SWITCHED = "gtdout"
G_POWER_SWITCH_PWR_PORTS_UNSWITCHED = "vcc_in"
G_PRECTS             = "1"
G_PREPEND_UNIQUIFY   = "1"
G_PRESERVE_ADDITIONAL_LINK_LIBRARIES = "1"
G_PROCESS_NAME       = "p1273"
G_PROJECT_LIB_DIR    = "default"
G_PS_DELAY_CELL      = "d04dly00[getvar {G_VT_TYPE_PREFIX}]d0b0"
G_PS_VSS_EXTRA_STRAP_BOTTOM_LENGTH = "0.78"
G_PS_VSS_EXTRA_STRAP_TOP_LENGTH = "0.78"
G_PS_VSS_PINLENGTH_FROM_LEFTEDGE = "<array?>"
G_PS_VSS_PINLENGTH_FROM_RIGHTEDGE = "<array?>"
G_PWR_DEFAULT_STATIC_PROBABILITY = "0.5"
G_PWR_DEFAULT_TOGGLE_RATE = "0.1"
G_QUICK_COMPILE_WITH_EXPLORER = "0"
G_RDT_COMMON_PATH    = "/p/hdk/pu_tu/prd/rdt/1.4.2.p001"
G_RDT_PROJECT_TYPE   = "soc"
G_RDT_TYPE           = "rdt"
G_READ_LIB_XML       = "1"
G_REG_BUF            = "d04bfn00[getvar {G_VT_TYPE_PREFIX}]d0c7"
G_REG_CLK_BUF        = "d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0b0"
G_REG_RENAMING       = "0"
G_REMOVE_BUFFERS_DEFAULT_PD = "0"
G_REMOVE_MACRO_CELLS_FROM_STDCELL_LOCATION_FILE = "1"
G_REMOVE_MULTI_PORT_NET_BUF_CONST = "1"
G_REPORTS_DIR        = "./reports"
G_REPORTS_PATH       = "./reports"
G_REPORT_CMD_MAP     = "<array?>"
G_RESET_EBB_LIBS     = "0"
G_RLSTECH            = "/p/hdk/pu_tu/prd/rlstech_p1273/16.4.3.1"
G_RPT_NOSPLIT        = "1"
G_RTL_ENABLE_VERILOG_2001 = "1"
G_RTL_LIST           = "rtl_list.tcl"
G_RTL_SOURCE_FILES_DIRECTORY = ""
G_RTO_ENABLE         = "0"
G_RUNNING_PAR        = "0"
G_SAIF_ENABLE        = "0"
G_SAIF_INSTANCE_NAME = ""
G_SAIF_MAP_ENABLE    = "1"
G_SCAN_MIX_CLOCKS    = "mix_clocks"
G_SCAN_QUALITY_FLOP_COVERAGE_PCNT = "90"
G_SCAN_QUALITY_WAIVER = "<array?>"
G_SCAN_REPLACE_FLOPS = "1"
G_SCAN_STYLE         = "multiplexed_flip_flop"
G_SCENARIO_DETAILS   = "<array?>"
G_SCRATCH_DIR        = "./scratch"
G_SCRIPTS_DIR        = "./scripts"
G_SCRIPTS_SEARCH_PATH = "./scripts ./inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/common/scripts /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/rtl /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/upf /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/dft /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/netlist /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/common/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/common/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.3/syn/scripts/soc /p/hdk/pu_tu/prd/sd_build/16.4.3.3/syn/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.3/build_utils/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/config /p/hdk/pu_tu/prd/rdt/1.4.2.p001/kaboom/ /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/clk_cfg /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing_nominal"
G_SDC_NOSPLIT        = "1"
G_SD_BUILD           = "/p/hdk/pu_tu/prd/sd_build/16.4.3.3"
G_SEQ_CELL_CLOCK_PIN = "clk"
G_SEQ_CELL_DATA_PIN  = "d"
G_SEQ_CELL_ENABLE_PIN = "den"
G_SEQ_CELL_OUTPUT_PIN = "o"
G_SEQ_CELL_PRESET_PIN = "psb"
G_SEQ_CELL_RESET_PIN = "rb"
G_SEQ_CELL_SI_PIN    = "si"
G_SEQ_CELL_SO_PIN    = "so"
G_SEQ_CLIP_CELL_SIZE_REGSUB_MAP = ""
G_SEQ_CLIP_CELL_SIZE_REGSUB_PATTERN = ""
G_SEQ_CLIP_MARGIN    = "25"
G_SEQ_CLIP_SEED_BUF  = ""
G_SEQ_INST_FILTER_LIST = ""
G_SEQ_OPTIMAL_CELL_SIZE_REGSUB_MAP = ""
G_SEQ_OPTIMAL_CELL_SIZE_REGSUB_PATTERN = ""
G_SEQ_SMALL_SIZE_IGNORE = ""
G_SIMPLIFY_CONSTANTS = "1"
G_SINGLE_FILLERS_1   = "d04spc00wnz03 d04spc00wnz02"
G_SINGLE_FILLERS_2   = "d04spc00wnz01 d04spc00nnz01 d04spc00lnz01"
G_SIZE_ONLY_CELL_NAMES = ""
G_SKIP               = "saif constraints.syn_power_constraints compile.syn_power_constraints syn_final.syn_power_constraints upf"
G_SKIP_LOGSCAN       = ""
G_SKIP_REPORTS       = "0"
G_SPECIAL_DONT_USE_CELL_LIST = "d04cpk d04cis d04dload d04dly00 d04fkt00?d0 d04fyt03?d0"
G_SPG_FLOW           = "0"
G_SPG_FORCE_UNIQUIFY = "0"
G_SPG_OUTPUT_DEF     = "1"
G_SPINE_WRAPPER_NAME_PATTERN = "*spine_wrapper*"
G_SPLIT_ICG_FLOW_ENABLE = "0"
G_STAGE_DURATION     = "70"
G_STAGE_MEM          = "-64.0"
G_START_MEM          = "2330740"
G_START_STAGE        = ""
G_START_TIME         = "03_12_19_13"
G_STDCELL_BONUS_GATEARRAY_TILE = "bonuscore"
G_STDCELL_BONUS_GATEARRAY_TILE_WIDTH = "0.28"
G_STDCELL_CORE2H_TILE = "core2h"
G_STDCELL_DECAP_CELLS = "d04bdck1wdz04"
G_STDCELL_DIR        = "/p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt"
G_STDCELL_DIRS       = "/p/hdk/cad/stdcells/cnldfm/16ww16.1_cnldfm_c.0_cnls_16ww17.2 /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC /p/hdk/cad/stdcells/d04alphaTG/16ww02.2_d04alphaTG_prj_hdk73_SD4.1.0_alphaTG /p/hdk/cad/stdcells/e05/16ww11.5_e05_g.0.p2_cnlgt /p/hdk/cad/stdcells/e3modules/15ww10.3_e3modules_prj.v1 /p/hdk/cad/stdcells/ec0/16ww18.5_ec0_f.1.p1.cnl.sdg.mig /p/hdk/cad/stdcells/ec7/16ww22.5_ec7_g.0.all /p/hdk/cad/stdcells/ex0b/16ww12.4_ex0b_3.1.x75 /p/hdk/cad/stdcells/ex5/16ww25.5_ex5_3.1.x75 /p/hdk/cad/stdcells/f05/15ww35.5_f05_c.0.p1_dmdsoc_newdir /p/hdk/cad/stdcells/fa0/14ww38.5_fa0_b.0.plm /p/hdk/cad/stdcells/fc0/14ww22.4_fc0_m.1.p1 /p/hdk/cad/stdcells/e6rfmodules/14ww47.5_e6rfmodules_prj.v2 /p/hdk/cad/stdcells/ip10xadtshr/16ww15.5_ip10xadtshr_r.17 /p/hdk/cad/stdcells/gx5/16ww43.5_gx5_c.3.x76 /p/hdk/cad/stdcells/ihdk10nmschtech/15ww10.3_ihdk10nmschtech_prj.v1 /p/hdk/cad/stdcells/gx0/16ww14.4_gx0_b.0.x76 /p/hdk/cad/stdcells/c9prim6/15ww11.1_c9prim6_prj_hdk73_v2014.WW49 /p/hdk/cad/stdcells/d8lib6tic/15ww11.1_d8lib6tic_prj_hdk73_v1.6.7 /p/hdk/cad/stdcells/d8lib6/15ww11.1_d8lib6_prj_hdk73_v2.9.8 /p/hdk/cad/stdcells/d8hipind/15ww11.1_d8hipind_prj_hdk73_internal /p/hdk/cad/stdcells/d8lib6idv/15ww11.1_d8lib6idv_prj_hdk73_v2.0.0 /p/hdk/cad/stdcells/df0/15ww11.5_df0_i.0.sdg /p/hdk/cad/stdcells/e8libana/16ww47.5_e8libana_v.1.8 /p/hdk/cad/stdcells/e8libidv/16ww47.5_e8libidv_v.16ww10p7 /p/hdk/cad/stdcells/e8libtic/16ww48.1_e8libtic_v.64731 /p/hdk/cad/stdcells/e8lib/16ww45.3_e8lib_v.64443 /p/hdk/cad/stdcells/e9prim/16ww37.5_e9prim_v.16ww37 /p/hdk/cad/stdcells/g40lib/15ww26.2_g40lib_v.2 /p/hdk/cad/stdcells/ec0glbclk/15ww49.3_ec0glbclk_f.0.cnl.sdg.mig /p/hdk/cad/stdcells/ec0_ndm/15ww46.5_ec0_ndm_f.1.cnl.sdg.mig_16ww08.5 /p/hdk/cad/stdcells/e8ylib/15ww35.4_e8ylib_v.15821 /p/hdk/cad/stdcells/hdkschtech/15ww38.01_hdkschtech_prj.v1 /p/hdk/cad/stdcells/g9prim/16ww35.3_g9prim_v.16WW35 /p/hdk/cad/stdcells/b9prim/16ww32.5_b9prim_v.16ww32 /p/hdk/cad/stdcells/d04_ndm/16ww43.5_d04_ndm_k.0_chvbxtmiggt_16ww45.3 /p/hdk/cad/stdcells/d04_ndm_alphaCOE/15ww08.4_d04_ndm_alphaCOE_prj_hdk73_SD2.0.0 /p/hdk/cad/stdcells/d04_ndm_alphaFC/15ww10.1_d04_ndm_alphaFC_prj_hdk73_SD2.0.0 /p/hdk/cad/stdcells/e05_ndm/16ww07.3_e05_ndm_g.0.p1_cnlgt_16ww08.1 /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS /p/hdk/cad/stdcells/cnldfm_ndm/15ww49.5_cnldfm_ndm_b.2 /p/hdk/cad/stdcells/b15/16ww41.5_b15_0.52_atm_mig_icdg_srv_atp4_wtiming /p/hdk/cad/stdcells/gxm/16ww24.5_gxm_m.2.x76 /p/hdk/cad/stdcells/g3modules/16ww21.5_g3modules_m.1.x76 /p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1"
G_STDCELL_FILLER_CELLS = " d04spc00[getvar {G_VT_TYPE_PREFIX}]nz03                                     d04spc00[getvar {G_VT_TYPE_PREFIX}]nz02                                     d04spc00[getvar {G_VT_TYPE_PREFIX}]nz01 "
G_STDCELL_LIBS       = "<array?>"
G_STDCELL_MW_REFERENCE_LIBS = "/p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/fram/wn/d04alphaPS_wn_core /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/fram/wn/d04_wn_fc /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_bonuscore /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_core /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/fram/wn/d04alphaCOE_wn_core /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_tapcore2h /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/fram/wn/d04alphaCOE_wn_bonuscore"
G_STDCELL_ROW_ENDCAP = ""
G_STDCELL_TILE       = "core"
G_STDCELL_TILE_HEIGHT = "0.399"
G_STDCELL_TILE_WIDTH = "0.070"
G_STEPS              = "<array?>"
G_STOPCLK_PIN_PAT    = "*clock_splitter_output_clk_split_visa_ctech_clock_and_en_i_clkand_dcszo_enclk*/clk *clock_splitter_output_clk_split_visa_ctech_clock_and_en_i_ctech_lib_dcszo*/clk *clock_splitter_output_clk_split*DONT_TOUCH_CLK_EN_ctech_lib_dcszo*/clk"
G_STOP_AFTER         = ""
G_STOP_AFTER_PRE_DFT_FOR_DEBUG = "0"
G_SUBFLOW_LOAD_FROM  = "<array?>"
G_SUPPRESS_MESSAGE_LIMIT = "0"
G_SYNCCELL_LIST      = "d04hgy d04hgn"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_AND_RET_LIBCELL_PATTERN_MAP = "d04hgy20 d04hry20 d04hiy20 d04hry20"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_ASYNC_RESET_AND_RET_LIBCELL_PATTERN_MAP = "d04hgy23 d04hry23 d04hiy23 d04hry23"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_ASYNC_SET_AND_RET_LIBCELL_PATTERN_MAP = "d04hgy2c d04hry2c d04hiy2c d04hry2c"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_RET_SCAN_SELECT_PINNAME = "ss"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_OUT_PINNAME = "so"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_SELECT_PINNAME = "ssb"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_SCAN_SELECT_PIN_INVERTER_LIB_PATTERN = "d04inn00?n0d0"
G_SYN_DSYNC_RETENTION_FLOP_SWAP_WA_DSYNC_TEMP_CELL_SUFFIX = "_temp_dsync_ret_flop"
G_SYN_EXCLUDE_FROM_SAVE = "import_design_reports constraints_reports clock_gating_reports upf_reports compile_reports insert_dft_reports compile_incr_reports syn_final_reports  "
G_SYN_OUTPUTS        = "<array?>"
G_SYN_OUTPUT_DATA_COPY_STAGES = "syn_final"
G_SYN_REPORTS        = "<array?>"
G_TAP_CELL           = "d04tap02[getvar {G_VT_TYPE_PREFIX}]dz05"
G_TARGET_MAX_LIB     = "d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb"
G_TARGET_MIN_LIB     = "d04_coe_wn_1273_1x2r0_tttt_v115_t70_min.ldb d04_ps_wn_1273_1x2r0_tttt_v115_t70_min.ldb d04_wn_1273_1x2r2_tttt_v115_t70_min.ldb d04_ls_wn_1273_1x2r2_tttt_v115_to_v115_t70_min.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v115_to_v115_t70_min.ldb d04_fc_wn_1273_1x2r0_tttt_v115_t70_min.ldb"
G_TECH_TYPE          = "d04"
G_TEXT_LINE_MAX_LENGTH = "1000"
G_TIE_HIGH_CELL      = "d04tih00[getvar {G_VT_TYPE_PREFIX}]nz00"
G_TIE_LOW_CELL       = "d04inn00[getvar {G_VT_TYPE_PREFIX}]n0i5"
G_TIMING_MAX_PATHS   = "25"
G_TIMING_MIN_PATHS   = "25"
G_TLUPLUS_MAP_FILE   = "/p/hdk/pu_tu/prd/extractRC_util/p1273.1x2r2_16.03.001/mw_star.layMap"
G_TOP_DESIGN_FILE_NAME = ""
G_TRACK_TAG          = "default"
G_TWIRE_TAG          = "d04"
G_TYP_OPCON          = ""
G_UNGROUP_AT_COMPILE = "1"
G_UNIQUIFIED_DESIGN_LIST = ""
G_UNIT_DESIGN_NAMES  = ""
G_UNMAPPED_DDC       = "0"
G_UPF                = "0"
G_UPF_FILE           = "/nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/rtl/dfxsecure_plugin.upf"
G_USE_LIST           = "d04f4* d04f2* "
G_VA_TILE_CHECK_HEIGHT = "4.788"
G_VA_TILE_CHECK_WIDTH = "0.070"
G_VECTOR_FF_LIST     = "d04f2 d04f4 d04ltq"
G_VECTOR_FLOP        = "0"
G_VERBOSE            = "0"
G_VERILOG_EXCLUDE_CELLS = "horizontal_halo_1x horizontal_halo_2x horizontal_halo_6x side_halo side_halo_6x corner_halo_6x inside_corner_halo_6x c73pxlayshrall_soc_isodic_cont c73pxlayshrall_soc_nestdic_cont d04qfd* c73pxlayshrall_prs_* d8xltoedm1273* d8xltoer1273*"
G_VERTICAL_ROUTING_TRACKS = "m1 m3 m5 m7 m9"
G_VISA_APPLY_CLK_UNCERTAINTY = "0"
G_VISA_APPLY_CLOCK_CONSTRAINTS = "1"
G_VISA_APPLY_CLOCK_STAMPING = "0"
G_VISA_APPLY_IO_CONSTRAINTS = "0"
G_VISA_CLOCK_REFERENCES = ""d04gbf00[getvar G_VT_TYPE_PREFIX]d0d0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0e0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0f0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0g0 d04gbf00[getvar G_VT_TYPE_PREFIX]d0h0 d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04gbf00[getvar {G_VT_TYPE_PREFIX}]d0l0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0j0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0k0 d04scb00[getvar {G_VT_TYPE_PREFIX}]d0l0""
G_VISA_CONSTRAINT_OUTPUT = "<array?>"
G_VISA_CREATE_CLOCK_AND_CONSTRAINTS = "1"
G_VISA_GENERATE_FILES = "1"
G_VISA_GEN_CLOCK_CONSTRAINTS = "1"
G_VISA_GEN_CLOCK_STAMPING = "0"
G_VISA_GEN_CLOCK_UNCERTAINTY = "0"
G_VISA_GEN_IO_CONSTRAINTS = "0"
G_VISA_LANE_IN_PORTS = "lane_in*VISA_DBG_LANE*"
G_VISA_LANE_OUT_PORTS = "lane_out*VISA_DBG_LANE*"
G_VISA_PRESENT       = "1"
G_VISA_PRI_STAMP_WITH_THRESHOLD = "0"
G_VISA_SS_CLK_IN_PORTS = "lane_in_*VISA_CLK"
G_VISA_SS_CLK_OUT_PORTS = "lane_out_*VISA_CLK"
G_VISA_STEPDOWN_THRESHOLD = "2500"
G_VMIN_ECO_CELL_LIST = "d04f2w00?d0 d04f2w03?d0 d04f2wk3?d0 d04f4w00?d0 d04f4w03?d0 d04f4wk3?d0 d04fen00?d0 d04few00?d0     			    d04fkn03?d0 d04fkn0c?d0 d04fkn0f?d0 d04fkn43?d0 d04fkn8f?d0 d04fkw00?d0 d04fkw03?d0 d04fkw0c?d0     			    d04fkw0f?d0 d04fkw10?d0 d04fkw40?d0 d04fkw43?d0 d04fkw80?d0 d04fkw8f?d0 d04fyw03?d0 d04fyw0c?d0     			    d04fyw0f?d0 d04fyw43?d0 d04fyw8f?d0 d04fkt00?d0 d04fyt03?d0"
G_VT_COST_TYPE       = "soft"
G_VT_LEAKAGE_ORDER   = "wn ln nn"
G_VT_PREFIX          = "<array?>"
G_VT_SP_PREFIX       = "w"
G_VT_TYPE            = "<array?>"
G_VT_TYPE_PREFIX     = "w"
G_WIRE_LOAD_LIB_NAME = ""
G_WIRE_LOAD_MODE     = "top"
G_WIRE_LOAD_NAME     = "unit_wl"
G_ZERO_INTERCONNECT_DELAY_MODE = "0"
HIERARCHY_DELIMITER  = "/"
IP_RELEASES          = "/p/hdk/rtl/ip_releases/sip"
MUL_FACTOR1          = "0.40"
MUL_FACTOR2          = "0.40"
MUL_FACTOR3          = "0.40"
PARSEOPT_QUIET_MODE  = "1"
PHYNAME              = "<array?>"
RDT_PKG_DIR          = "/p/hdk/pu_tu/prd/sd_build/16.4.3.3/build_utils/pkgs"
RDT_PKG_DIRS         = "/p/hdk/pu_tu/prd/rdt/1.4.2.p001/pkgs /p/hdk/pu_tu/prd/sd_build/16.4.3.3/build_utils/pkgs"
REF_GROUPS           = "<array?>"
REPO_ROOT            = "/nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot"
RTL_DEFINES          = "INTEL_SVA_OFF"
RTL_NAME_OF_UNIT     = "<array?>"
RTO_MAN              = "<array?>"
STRICT_CHECK_DFT_DRC = "1"
TCL_ARGS_dfxsecure_plugin = "1"
T_Errors             = "0"
T_Warnings           = "0"
T_lib_Version        = "1.0"
VERILOG_CTECH_FILES_ADD = ""
VERILOG_CTECH_FILES_REM = ""
VERILOG_SOURCE_FILES = "/nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin/dfxsecure_plugin.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_buf.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_divider2.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_divider2_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_ffb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_ffb_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_gate_and.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_gate_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_gate_te.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_gate_te_rst_ss.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_nand.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_nand_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_nor.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_clk_nor_en.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_doublesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_doublesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_doublesync_setb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_dq.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_ident.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_inv.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_mux_2to1.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_or.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_triplesync.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_triplesync_rstb.sv /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn/ctech_lib_triplesync_setb.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_16delay.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_buf_glitch_glob.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_delay.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_delay_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_firewall_ls_and.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_gate_and_hf.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_clk_mux_2to1_glitchfree.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_firewall_and.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_firewall_ls_and.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_firewall_ls_or.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_firewall_or.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_flop_hard.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch_async_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch_async_rst_set.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch_async_set.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch_hard.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_latch_p.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_en.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_meta.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_meta1.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_meta_hard.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_set.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_rst_set_clkb.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_set.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_async_set_meta.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_clkb.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_meta.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_meta_hard.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_sync_rst.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_msff_sync_set.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_mux_2to1_hf.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_mux_2to1_inv_hf.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_power_switch.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_rcb_and.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_tieoff_0.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_tieoff_1.sv /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn/ctech_lib_xor2.sv"
VHDL_SOURCE_FILES    = ""
VISAROOT             = "/nfs/site/disks/hdk_cad_root_2/cad/x86-64_linux26/intel/VisaIT/3.11.8"
VOLTAGE_FOR_SUPPLY   = "<array?>"
_Variable_Groups     = "<array?>"
__err                = "can't read "::env(LMC_HOME)": no such variable"
_acs_html_filename   = "Results.html"
_acs_top_html_filename = "ACS_results"
abstraction_enable_power_calculation = "true"
abstraction_ignore_percentage = "25"
access_internal_pins = "false"
acs_area_report_suffix = "area"
acs_attr             = "OptimizationPriorities PreserveBoundaries CompileVerify TestReadyCompile MaxArea CanFlatten FullCompile IncrementalCompile BoundaryCompile UltraOptimization AutoUngroup UseTopAllPaths CompileUltra TargetCompiler"
acs_autopart_max_area = "0.0"
acs_autopart_max_percent = "0.0"
acs_budgeted_cstr_suffix = "con"
acs_compile_script_suffix = "autoscr"
acs_constraint_file_suffix = "con"
acs_dc_exec          = ""
acs_ddc_suffix       = "ddc"
acs_default_pass_name = "pass"
acs_dir              = "<array?>"
acs_exclude_extensions = ""
acs_exclude_list     = "/p/hdk/cad/designcompiler/L-2016.03-SP3"
acs_hdl_source       = ""
acs_hdl_sverilog_define_list = ""
acs_hdl_verilog_define_list = ""
acs_insert_level_shifter = "true"
acs_lic_wait         = "0"
acs_make_args        = "set acs_make_args"
acs_make_exec        = "gmake"
acs_num_parallel_jobs = "1"
acs_override_report_suffix = "report"
acs_preferred_target_compiler = ""
acs_submit_log_uses_o_option = "true"
acs_sverilog_extensions = ".sv"
acs_svf_suffix       = "svf"
acs_use_autopartition = "false"
acs_use_default_delays = "false"
acs_user_budgeting_script = "budget.scr"
acs_user_top_compile_strategy_script = "default_top"
acs_verilog_extensions = ".v"
acs_vhdl_extensions  = ".vhd"
alib_library_analysis_path = "./"
allow_input_delay_min_greater_than_max = "false"
analysis_type        = "min"
annotation_control   = "64"
arch                 = "linux64"
atpg_bidirect_output_only = "false"
atpg_test_asynchronous_pins = "true"
auto_attr_spread_debug = "false"
auto_index           = "<array?>"
auto_insert_level_shifters = "true"
auto_insert_level_shifters_on_clocks = "all"
auto_link_disable    = "false"
auto_link_options    = "-all"
auto_noexec          = "1"
auto_oldpath         = ""
auto_path            = "/p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/lib/tcl8.6 /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/snps_tcl /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/syn /p/hdk/pu_tu/prd/cim/sdg74_p14ww49.3.p01/tcl /p/hdk/cad/cool/16.4.1/tcl /p/hdk/cad/duet/16.4.3_stPseOpt64X /usr/intel/pkgs/mars/1.8.2/DlOp/lib/tcl /p/hdk/pu_tu/prd/debit/16.1.1.1 /p/hdk/cad/tcl/ihdk_8.4.6s_64/lib /p/hdk/cad/swig/bdw_1.1.p4_64/lib /p/hdk/cad/diamond/3.1.2_shOpt64/lib /p/hdk/cad/rumba/16.4.1/include /p/hdk/cad/rumba/16.4.1/tcl /p/hdk/cad/spyglass/5.6.0.6a/SPYGLASS_HOME/lib /usr/intel/pkgs/mars/1.8.2/DlOp/lib /p/hdk/cad/cadence/6.17.050/share/oa/lib/linux_rhel50_gcc48x_64/opt /p/hdk/cad/tcl/ihdk_8.4.6s_64/lib/BWidget-1.2.1 /p/hdk/cad/tcl/ihdk_8.4.6s_64/lib/Tktable2.8 /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/lib /p/hdk/cad/designcompiler/L-2016.03-SP3/linux64/syn/lib /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/syn/lib /p/hdk/cad/tcl/ihdk_8.4.6s_64/lib/tcllib1.13 /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/gui /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/gui/common /p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/gui/syn/layout /p/hdk/pu_tu/prd/rdt/1.4.2.p001/pkgs /p/hdk/pu_tu/prd/sd_build/16.4.3.3/build_utils/pkgs"
auto_ungroup_preserve_constraints = "true"
banking_enable_concatenate_name = "true"
bin                  = "/p/hdk/pu_tu/prd/rdt/1.4.2.p001/pkgs/parseOpt"
bin_path             = "/p/hdk/cad/designcompiler/L-2016.03-SP3/linux64/syn/bin"
bind_unused_hierarchical_pins = "true"
bit_blasted_bus_linking_naming_styles = "%s\[%d\] %s(%d) %s_%d_"
bit_blasted_bus_linking_order = "reference"
bsd_max_in_switching_limit = "60000"
bsd_max_out_switching_limit = "60000"
bsd_physical_effort  = "medium"
budget_generate_critical_range = "false"
budget_map_clock_gating_cells = "false"
bus_inference_descending_sort = "true"
bus_inference_style  = ""
bus_minus_style      = "-%d"
bus_multiple_name_separator_style = ",,"
bus_multiple_separator_style = ","
bus_naming_style     = "%s[%d]"
bus_range_separator_style = ":"
cache_dir_chmod_octal = "777"
cache_file_chmod_octal = "777"
cache_read           = "./synopsys_cache"
cache_read_info      = "false"
cache_write          = "./synopsys_cache"
cache_write_info     = "false"
caliber_hips_missing_attribute_file = ""
case_analysis_log_file = ""
case_analysis_propagate_through_icg = "false"
case_analysis_sequential_propagation = "never"
case_analysis_with_logic_constants = "true"
ccl_enable_always    = "false"
change_names_bit_blast_negative_index = "false"
change_names_dont_change_bus_members = "false"
check_design_allow_inconsistent_input_port = "false"
check_design_allow_multiply_driven_nets_by_inputs_and_outputs = "false"
check_design_allow_non_tri_drivers_on_tri_bus = "true"
check_design_allow_unknown_wired_logic_type = "true"
check_design_check_for_wire_loop = "true"
check_error_list     = "CMD-004 CMD-006 CMD-007 CMD-008 CMD-009 CMD-010 CMD-011 CMD-012 CMD-014 CMD-015 CMD-016 CMD-019 CMD-026 CMD-031 CMD-037 DB-1 DCSH-11 DES-001 ACS-193 FILE-1 FILE-2 FILE-3 FILE-4 LINK-7 LINT-7 LINT-20 LNK-023 OPT-100 OPT-101 OPT-102 OPT-114 OPT-124 OPT-127 OPT-128 OPT-155 OPT-157 OPT-181 OPT-462 UI-11 UI-14 UI-15 UI-16 UI-17 UI-19 UI-20 UI-21 UI-22 UI-23 UI-40 UI-41 UID-4 UID-6 UID-7 UID-8 UID-9 UID-13 UID-14 UID-15 UID-19 UID-20 UID-25 UID-27 UID-28 UID-29 UID-30 UID-32 UID-58 UID-87 UID-103 UID-109 UID-270 UID-272 UID-403 UID-440 UID-444 UIO-2 UIO-3 UIO-4 UIO-25 UIO-65 UIO-66 UIO-75 UIO-94 UIO-95 EQN-6 EQN-11 EQN-15 EQN-16 EQN-18 EQN-20"
checkdir             = "/p/hdk/cad/stdcells"
checklib             = "ec0special"
checkpath            = "/p/hdk/pu_tu/prd/rdt/1.4.2.p001/kaboom/"
clock_arnoldi_dbg_file = ""
cmds                 = "{ Cell Cells get_cells "get_cells -hierarchical -all" hierarchical,filter,quiet,regexp,nocase,exact,all,of_objects,logical,physical } { Net  Nets  get_nets  "get_nets -hierarchical"  hierarchical,filter,quiet,regexp,nocase,exact,top_net_of_hierarchical_group,segments,of_objects,logical,physical } { Pin  Pins  get_pins  "get_pins -hierarchical"  hierarchical,filter,quiet,regexp,nocase,exact,leaf,of_objects,logical,physical } { Port Ports get_ports "get_ports -hierarchical" hierarchical,filter,quiet,regexp,nocase,exact,of_objects,logical,physical }"
collection_deletion_effort = "medium"
collection_result_display_limit = "100"
command_log_file     = "./command.log"
company              = ""
compatibility_version = "L-2016.03-SP3"
compile_advanced_fix_multiple_port_nets = "false"
compile_allow_dw_hierarchical_inverter_opt = "false"
compile_assume_fully_decoded_three_state_busses = "false"
compile_auto_ungroup_area_num_cells = "30"
compile_auto_ungroup_count_leaf_cells = "false"
compile_auto_ungroup_override_wlm = "false"
compile_automatic_clock_phase_inference = "relaxed"
compile_clock_gating_through_hierarchy = "false"
compile_cpu_limit    = "0.0"
compile_delete_unloaded_sequential_cells = "true"
compile_disable_hierarchical_inverter_opt = "true"
compile_dont_use_dedicated_scanout = "1"
compile_enable_async_mux_mapping = "true"
compile_enable_constant_propagation_with_no_boundary_opt = "false"
compile_enable_register_merging = "false"
compile_enable_register_merging_with_exceptions = "false"
compile_enhanced_resource_sharing = "false"
compile_error_on_missing_physical_cells = "false"
compile_final_drc_fix = "all"
compile_implementation_selection = "true"
compile_instance_name_prefix = "syn_inc_"
compile_instance_name_suffix = ""
compile_keep_original_for_external_references = "false"
compile_log_format   = "  %elap_time %mem %area %wns %tns %drc %group_path %endpoint"
compile_negative_logic_methodology = "false"
compile_no_new_cells_at_top_level = "false"
compile_power_domain_boundary_optimization = "true"
compile_prefer_mux   = "false"
compile_preserve_subdesign_interfaces = "true"
compile_register_replication = "default"
compile_register_replication_across_hierarchy = "false"
compile_register_replication_do_size_only = "true"
compile_restructure_sync_set_reset = "true"
compile_retime_exception_registers = "false"
compile_retime_license_behavior = "wait"
compile_seqmap_enable_output_inversion = "false"
compile_seqmap_honor_sync_set_reset = "false"
compile_seqmap_identify_shift_registers = "false"
compile_seqmap_identify_shift_registers_with_synchronous_logic = "false"
compile_seqmap_identify_shift_registers_with_synchronous_logic_ascii = "false"
compile_seqmap_propagate_constants = "true"
compile_seqmap_propagate_constants_size_only = "true"
compile_seqmap_propagate_high_effort = "true"
compile_slack_driven_buffering = "false"
compile_state_reachability_high_effort_merge = "false"
compile_timing_high_effort = "false"
compile_top_acs_partition = "false"
compile_top_all_paths = "false"
compile_ultra_ungroup_dw = "TRUE"
compile_ultra_ungroup_small_hierarchies = "false"
complete_mixed_mode_extraction = "true"
configulate_result   = "func_max_vcclow
func_min_vcchigh"
corner               = "vcchigh"
corner_name_type     = "vcclow+MAX vcchigh+MIN"
create_clock_no_input_delay = "false"
ctech_dt_mapping     = "<array?>"
ctech_so_mapping     = "<array?>"
ctldb_use_old_prot_flow = "false"
cts_clock_source_is_exclude_pin = "true"
cts_insert_boundary_cell = "false"
current_design       = "dfxsecure_plugin"
current_instance     = ""
customProcs          = "<array?>"
db_load_ccs_data     = "false"
db_load_ccs_noise_data = "false"
db_load_ccs_power_data = "false"
dc_allow_rtl_pg      = "true"
dc_hidden_vars       = "test_insert_isolation_cells                     hdlin_enable_sv_attribute_instances                     hdlin_enforce_strict_vrlg_2005                     hdlin_tic_tic_discards_whitespace                     hdlin_keep_default_parameter_values                     dct_preserve_all_preroutes                     mv_insert_level_shifter_verbose                     mv_level_shifters_ignore_violations                     mv_default_level_shifter_voltage_range_infinity                     vao_enable_early_physical_feedthrough_buffering"
dc_shell_mode        = "tcl"
dct_adjust_net_model = "false"
dct_enable_track_auto_fill = "true"
dct_enable_va_aware_ao_synthesis = "false"
dct_placement_ignore_scan = "false"
dct_port_dont_snap_onto_tracks = "false"
dct_preserve_all_preroutes = "true"
dct_prioritize_area_correlation = "false"
ddc_allow_unknown_packed_commands = "true"
de_enable_upf_exploration = "true"
de_log_redirect_enable = "false"
default_input_delay  = "30"
default_name_rules   = ""
default_output_delay = "30"
default_port_connection_class = "universal"
default_schematic_options = "-size infinite"
derived_upf          = "false"
designer             = ""
dfxsecure_plugin_ports = "dfxsecure_feature_en visa_all_dis visa_customer_dis"
dir                  = "/p/hdk/cad/stdcells/d04_gor_tic/16ww34.2_d04_gor_tic_r.2.1"
disable_auto_time_borrow = "false"
disable_case_analysis = "false"
disable_conditional_mode_analysis = "false"
disable_delta_slew_for_tran_cstr = "false"
disable_library_transition_degradation = "false"
disable_mdb_stop_points = "false"
disable_multicore_resource_checks = "false"
do_operand_isolation = "false"
dont_bind_unused_pins_to_logic_constant = "false"
dont_touch_nets_with_size_only_cells = "false"
dpcm_slewlimit       = "TRUE"
dps_distributed_licensing = "true"
dps_merge_grd_arch   = "none"
dps_merge_grd_args   = "none"
dps_merge_lsf_arch   = "none"
dps_merge_lsf_args   = "none"
dps_top_grd_arch     = "none"
dps_top_grd_args     = "none"
dps_top_lsf_arch     = "none"
dps_top_lsf_args     = "none"
duplicate_ports      = "false"
echo_include_commands = "true"
enable_auto_attr_spread = "true"
enable_bit_blasted_bus_linking = "false"
enable_cell_based_verilog_reader = "false"
enable_clock_to_data_analysis = "false"
enable_golden_upf    = "false"
enable_instances_in_report_net = "true"
enable_keep_signal   = "false"
enable_keep_signal_dt_net = "false"
enable_netl_view     = "TRUE"
enable_nldm_timing_noise_signoff = "0"
enable_page_mode     = "false"
enable_recovery_removal_arcs = "true"
enable_rule_based_query = "false"
enable_slew_degradation = "true"
enable_special_level_shifter_naming = "false"
enable_verilog_netlist_reader = "true"
enable_vhdl_netlist_reader = "FALSE"
err                  = "1.7"
estimate_io_latency  = "false"
estimate_resource_preference = "fast"
exit_delete_command_log_file = "false"
exit_delete_filename_log_file = "true"
extract_max_parallel_computations = "0"
f                    = "/nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/rtl/hip_list.tcl"
fanin_fanout_trace_arcs = "timing"
filename_log_file    = "./logs/filename.log.03_12_19_13"
find_allow_only_non_hier_ports = "false"
find_converts_name_lists = "false"
find_ignore_case     = "false"
flag                 = "<array?>"
flow_value_uppercase = "SYN"
focalopt_power_critical_range = "0"
font_library         = "1_25.font"
fp_snap_type         = "<array?>"
fsm_auto_inferring   = "FALSE"
fsm_enable_state_minimization = "FALSE"
fsm_export_formality_state_info = "FALSE"
ft_array             = "<array?>"
gen_bussing_exact_implicit = "false"
gen_cell_pin_name_separator = "/"
gen_create_netlist_busses = "true"
gen_dont_show_single_bit_busses = "false"
gen_match_ripper_wire_widths = "false"
gen_max_compound_name_length = "256"
gen_max_ports_on_symbol_side = "0"
gen_open_name_postfix = ""
gen_open_name_prefix = "Open"
gen_show_created_busses = "false"
gen_show_created_symbols = "false"
gen_single_osc_per_name = "false"
generic_symbol_library = "generic.sdb"
golden_upf_report_missing_objects = "false"
gr_small_blockage_xsize = "50.445"
gr_small_blockage_ysize = "50.445"
gui_auto_start       = "0"
gui_online_browser   = "firefox"
gui_start_option_no_windows = "0"
hdl_keep_licenses    = "true"
hdl_preferred_license = ""
hdlin_analyze_verbose_mode = "0"
hdlin_auto_save_templates = "FALSE"
hdlin_autoread_exclude_extensions = ""
hdlin_autoread_sverilog_extensions = ".sv .sverilog"
hdlin_autoread_verilog_extensions = ".v"
hdlin_autoread_vhdl_extensions = ".vhd .vhdl"
hdlin_check_input_netlist = "FALSE"
hdlin_check_no_latch = "FALSE"
hdlin_elab_errors_deep = "FALSE"
hdlin_enable_assertions = "FALSE"
hdlin_enable_configurations = "FALSE"
hdlin_enable_elaborate_ref_linking = "FALSE"
hdlin_enable_hier_naming = "FALSE"
hdlin_enable_relative_placement = "rb"
hdlin_enable_rtldrc_info = "false"
hdlin_enable_sv_attribute_instances = "false"
hdlin_enable_upf_compatible_naming = "FALSE"
hdlin_enforce_strict_vrlg_2005 = "true"
hdlin_ff_always_async_set_reset = "TRUE"
hdlin_ff_always_sync_set_reset = "true"
hdlin_field_naming_style = "%s.%s"
hdlin_generate_naming_style = "%s_%d"
hdlin_generate_separator_style = "_"
hdlin_ignore_textio_constructs = "TRUE"
hdlin_infer_function_local_latches = "FALSE"
hdlin_infer_multibit = "default_none"
hdlin_infer_mux      = "default"
hdlin_interface_port_ABI = "3"
hdlin_keep_default_parameter_values = "false"
hdlin_keep_signal_name = "all_driving"
hdlin_latch_always_async_set_reset = "true"
hdlin_module_arch_name_splitting = "FALSE"
hdlin_module_name_limit = "220"
hdlin_mux_for_array_read_sparseness_limit = "90"
hdlin_mux_oversize_ratio = "100"
hdlin_mux_rp_limit   = "128x4"
hdlin_mux_size_limit = "32"
hdlin_mux_size_min   = "2"
hdlin_mux_size_only  = "1"
hdlin_preserve_sequential = "all"
hdlin_presto_cell_name_prefix = "C"
hdlin_presto_net_name_prefix = "N"
hdlin_prohibit_nontri_multiple_drivers = "TRUE"
hdlin_report_sequential_pruning = "FALSE"
hdlin_reporting_level = "none"
hdlin_shorten_long_module_name = "true"
hdlin_strict_verilog_reader = "FALSE"
hdlin_subprogram_default_values = "FALSE"
hdlin_sv_blackbox_modules = ""
hdlin_sv_packages    = "enable"
hdlin_sv_tokens      = "FALSE"
hdlin_sv_union_member_naming = "true"
hdlin_sverilog_std   = "2012"
hdlin_upcase_names   = "FALSE"
hdlin_verification_priority = "FALSE"
hdlin_vhdl93_concat  = "TRUE"
hdlin_vhdl_mixed_language_instantiation = "FALSE"
hdlin_vhdl_std       = "2008"
hdlin_vhdl_syntax_extensions = "FALSE"
hdlin_vrlg_std       = "2005"
hdlin_while_loop_iterations = "3000"
hdlout_internal_busses = "FALSE"
hier_dont_trace_ungroup = "0"
high_fanout_net_pin_capacitance = "0.1"
high_fanout_net_threshold = "1000"
hlo_resource_allocation = "constraint_driven"
html_log_enable      = "false"
html_log_filename    = "default.html"
ignore_clock_input_delay_for_skew = "false"
ignore_tf_error      = "true"
in_gui_session       = "false"
inherit_parent_dont_touch = "false"
init_path            = "/p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/syn"
initial_target_library = ""
insert_dft_clean_up  = "true"
insert_test_design_naming_style = "%s_test_%d"
itclClass            = "::itcl::clazz"
lbo_cells_in_regions = "false"
lc                   = "NLS_LANG"
lc_check_lib_dbs     = "* d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb dw_foundation.sldb"
lc_check_lib_mw_libs = "/nfs/site/disks/hdk_stdroot_14///////stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_bonuscore /nfs/site/disks/hdk_stdroot_14///////stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_core /nfs/site/disks/hdk_stdroot_14///////stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/fram/wn/d04_wn_tapcore2h /nfs/site/disks/hdk_stdroot_09//////stdcells/d04alphaCOE/15ww20.1_d04alphaCOE_prj_hdk73_SD2.1.0_alphaCOE/fram/wn/d04alphaCOE_wn_bonuscore /nfs/site/disks/hdk_stdroot_14////////stdcells/d04alphaCOE/16ww01.2_d04alphaCOE_prj_hdk73_SD4.1.0_alphaCOE/fram/wn/d04alphaCOE_wn_core /nfs/site/disks/hdk_stdroot_09////stdcells/d04alphaFC/15ww20.1_d04alphaFC_prj_hdk73_SD2.1.0_alphaFC/fram/wn/d04_wn_fc /nfs/site/disks/hdk_stdroot_04/////////stdcells/d04alphaPS/15ww46.5_d04alphaPS_prj_hdk73_SD4.0.0_alphaPS/fram/wn/d04alphaPS_wn_core"
lc_enable_common_shell_lc = "false"
lc_enable_legacy_library_compiler = "false"
lc_run_from_legacy_library_compiler = "true"
ldd_return_val       = "0"
level_shifter_naming_prefix = ""
lib_cell_using_delay_from_ccs = "true"
lib_pin_using_cap_from_ccs = "true"
lib_use_thresholds_per_pin = "true"
libsetup_max_auto_opcond_message = "10"
link_allow_pin_name_synonym = "true"
link_force_case      = "check_reference"
link_library         = "* d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb dw_foundation.sldb"
link_path            = "* d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb dw_foundation.sldb"
link_portname_allow_period_to_match_underscore = "false"
link_portname_allow_square_bracket_to_match_underscore = "false"
list_of_file_types   = "verilog(v)   vhdl(vhd)   global_cstr(con)   pass_cstr(con)   user_override_constraint(con)   user_override_script(scr)   user_budget_script()   user_report_script(report)   user_compile_strategy_script(compile)   user_compile_script(tcl)   pass_compile_script(autoscr)   elab_db(db)   elab_ddc(ddc)   lib_db(db)   pre_db(db)   post_db(db)   pre_ddc(ddc)   post_ddc(ddc)   svf(svf)   global_log(log)   pass_log(log)   makefile()   oc.tcl(oc.tcl)   cstr.tcl(cstr.tcl)   pass_area_report(area)   pass_timing_report(tim)   pass_qor_report(qor)   pass_cstr_report(cstr)   global_report()   env()"
logfile_line         = "3221"
logfile_start        = "319"
ltl_obstruction_type = "placement_only"
magnet_placement_disable_overlap = "false"
magnet_placement_fanout_limit = "1000"
magnet_placement_stop_after_seq_cell = "false"
mcmm_high_capacity_effort_level = "0"
message_to_suppress  = "VER-921"
motif_files          = "/p/hdk/cad/designcompiler/L-2016.03-SP3/admin/setup"
msg                  = "class "::mcmm_scenario" not found in context "::""
multi_pass_test_generation = "false"
mux_auto_inferring_effort = "2"
mv_allow_ls_on_leaf_pin_boundary = "true"
mv_allow_pg_pin_reconnection = "false"
mv_allow_upf_cells_without_upf = "false"
mv_allow_va_beyond_core_area = "false"
mv_default_level_shifter_voltage_range_infinity = "true"
mv_disable_voltage_area_aware_detour_routing = "false"
mv_input_enforce_simple_names = "false"
mv_insert_level_shifter_verbose = "true"
mv_insert_level_shifters_on_ideal_nets = "all"
mv_level_shifters_ignore_violations = "true"
mv_make_primary_supply_available_for_always_on = "true"
mv_mtcmos_detour_obstruction = "false"
mv_no_always_on_buffer_for_redundant_isolation = "false"
mv_no_cells_at_default_va = "false"
mv_no_main_power_violations = "false"
mv_output_enforce_simple_names = "false"
mv_output_upf_line_indent = "2"
mv_output_upf_line_width = "50"
mv_skip_opcond_checking_for_unloaded_level_shifter = "false"
mv_upf_enable_forward_bias_check = "false"
mv_upf_enable_forward_reverse_bias_check = "false"
mv_upf_enable_reverse_bias_check = "false"
mv_upf_tracking      = "true"
mv_use_std_cell_for_isolation = "false"
mw_allow_unescaped_slash_in_pin_name = "false"
mw_cel_as_escaped    = "true"
mw_cell_name         = ""
mw_create_netlist_from_CEL = "false"
mw_current_design    = ""
mw_design_library    = "./outputs/dfxsecure_plugin_mwlib_DC.03_12_19_13"
mw_disable_escape_char = "true"
mw_enable_net_bus    = "false"
mw_ground_port       = ""
mw_hdl_bus_dir_for_undef_cell = "0"
mw_hdl_expand_cell_with_no_instance = "false"
mw_hdl_stop_at_FRAM_cells = "false"
mw_hdl_top_module_list = ""
mw_hvo_core_filler_cells = "true"
mw_hvo_corner_pad_cells = "true"
mw_hvo_diode_ports   = "false"
mw_hvo_dump_master_names = ""
mw_hvo_empty_cell_definition = "false"
mw_hvo_generate_macro_definition = "false"
mw_hvo_must_not_dump_master_names = ""
mw_hvo_output_onezero_for_pg = "true"
mw_hvo_output_wire_declaration = "false"
mw_hvo_pad_filler_cells = "true"
mw_hvo_pg_nets       = "true"
mw_hvo_pg_ports      = "false"
mw_hvo_split_bus     = "false"
mw_hvo_strip_backslash_before_hiersep = "true"
mw_hvo_unconnected_cells = "true"
mw_hvo_unconnected_ports = "false"
mw_logic0_net        = "VSS"
mw_logic1_net        = "VDD"
mw_pgconn_cell_inst  = ""
mw_pgconn_cell_master = ""
mw_power_port        = ""
mw_read_ignore_corner_cell = "true"
mw_read_ignore_filler_cell = "true"
mw_read_ignore_pad_cell = "true"
mw_read_ignore_unconnected_cell = "true"
mw_reference_library = ""
mw_site_name_mapping = ""
mw_support_hier_fill_view = "true"
mw_use_pdb_lib_format = "false"
net_auto_layer_promotion_max_utilization = "1"
new_idn_switch       = "true"
nglc_intermediate_db_files = ""
nglc_is_none_tech_file = "false"
nglc_is_symbol_file  = "false"
nglc_keep_nglc_temp_files = "false"
nglc_log_path        = "48129_1520862409657975"
nglc_replay_tcl_file = "nglc_shell_command.tcl"
nglc_result_path     = "/tmp"
nglc_search_path     = "/p/hdk/cad/librarycompiler/L-2016.06-SP1/linux64/lc/bin/lc_shell_exec"
optimize_reg_add_path_groups = "false"
pass_dependent_file_types = "pass_cstr   user_override_constraint   user_report_script   user_compile_strategy_script   user_override_script   pass_compile_script   user_budget_script   pre_db   post_db   pre_ddc   post_ddc   svf   makefile   pass_area_report   pass_timing_report   pass_qor_report   pass_cstr_report   pass_log   env   oc.tcl   cstr.tcl"
pdefout_diff_original = "TRUE"
pgnet_power_nets_on_bb = ""
physopt_area_critical_range = "-1.04858e+06"
physopt_cell_count_threshold = "0"
physopt_create_missing_physical_libcells = "false"
physopt_enable_via_res_support = "true"
physopt_hard_keepout_distance = "0"
physopt_ignore_lpin_fanout = "false"
physopt_power_critical_range = "-1.04858e+06"
placer_channel_detect_mode = "false"
placer_congestion_effort = "auto"
placer_disable_auto_bound_for_gated_clock = "true"
placer_disable_macro_placement_timeout = "false"
placer_dont_error_out_on_conflicting_bounds = "true"
placer_enable_enhanced_router = "false"
placer_enable_enhanced_soft_blockages = "true"
placer_enable_redefined_blockage_behavior = "true"
placer_gated_register_area_multiplier = "20"
placer_max_allowed_timing_depth = "20000"
placer_max_cell_density_threshold = "-1"
placer_max_parallel_computations = "0"
placer_num_passes_fract = "0.6"
placer_reduce_high_density_regions = "false"
port_complement_naming_style = "%s_BAR"
power_cg_all_registers = "false"
power_cg_auto_identify = "true"
power_cg_balance_stages = "false"
power_cg_cell_naming_style = ""
power_cg_derive_related_clock = "false"
power_cg_designware  = "false"
power_cg_enable_alternative_algorithm = "false"
power_cg_ext_feedback_loop = "true"
power_cg_flatten     = "true"
power_cg_gated_clock_net_naming_style = ""
power_cg_ignore_setup_condition = "false"
power_cg_inherit_timing_exceptions = "false"
power_cg_iscgs_enable = "false"
power_cg_module_naming_style = ""
power_cg_physically_aware_cg = "false"
power_cg_print_enable_conditions = "false"
power_cg_print_enable_conditions_max_terms = "10"
power_cg_reconfig_stages = "false"
power_default_static_probability = "0.5"
power_default_toggle_rate = "0.1"
power_default_toggle_rate_type = "fastest_clock"
power_do_not_size_icg_cells = "true"
power_enable_clock_scaling = "false"
power_enable_datapath_gating = "TRUE"
power_enable_one_pass_power_gating = "false"
power_enable_power_gating = "false"
power_fix_sdpd_annotation = "true"
power_fix_sdpd_annotation_verbose = "false"
power_hdlc_do_not_split_cg_cells = "false"
power_keep_license_after_power_commands = "false"
power_lib2saif_rise_fall_pd = "false"
power_low_power_placement = "false"
power_min_internal_power_threshold = ""
power_model_preference = "nlpm"
power_opto_extra_high_dynamic_power_effort = "false"
power_preserve_rtl_hier_names = "true"
power_rclock_inputs_use_clocks_fanout = "true"
power_rclock_unrelated_use_fastest = "true"
power_rclock_use_asynch_inputs = "false"
power_remove_redundant_clock_gates = "true"
power_rtl_saif_file  = "power_rtl.saif"
power_same_switching_activity_on_connected_objects = "false"
power_scale_internal_arc = "false"
power_sdpd_message_tolerance = "0.00001"
preroute_opt_verbose = "0"
prev_sh_source_logging = "true"
product              = "Design Vision"
product_build_date   = "Jul 18, 2016"
product_version      = "L-2016.03-SP3"
psrefname            = "d04pws10nd0b0"
psynopt_density_limit = "-1"
psynopt_tns_high_effort = "false"
query_objects_format = "Legacy"
rc_degrade_min_slew_when_rd_less_than_rnet = "false"
rc_driver_model_mode = "advanced"
rc_input_threshold_pct_fall = "50.000000"
rc_input_threshold_pct_rise = "50.000000"
rc_noise_model_mode  = "basic"
rc_output_threshold_pct_fall = "50.000000"
rc_output_threshold_pct_rise = "50.000000"
rc_receiver_model_mode = "advanced"
rc_slew_derate_from_library = "1.000000"
rc_slew_lower_threshold_pct_fall = "20.000000"
rc_slew_lower_threshold_pct_rise = "20.000000"
rc_slew_upper_threshold_pct_fall = "80.000000"
rc_slew_upper_threshold_pct_rise = "80.000000"
rdt_log_file         = "./logs/dc.log.03_12_19_13"
read_translate_msff  = "TRUE"
ref_clk_period       = "10000"
register_duplicate   = "false"
register_replication_naming_style = "%s_rep%d"
report_capacitance_use_ccs_receiver_model = "true"
report_default_significant_digits = "3"
report_timing_use_accurate_delay_symbol = "true"
rom_auto_inferring   = "TRUE"
route_guide_naming_style = "%s_%d"
rtl_load_resistance_factor = "0.0"
running_de           = "0"
running_standalone   = "0"
scenario             = "func_min_vcchigh"
sdc_version          = "2.0"
sdc_write_unambiguous_names = "true"
sdf_enable_cond_start_end = "false"
search_path          = "/nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/syn/inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/rtl . /p/hdk/cad/designcompiler/L-2016.03-SP3/libraries/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/minpower/syn /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/syn_ver /p/hdk/cad/designcompiler/L-2016.03-SP3/dw/sim_ver /p/hdk/cad/stdcells/d04alphaCOE/16ww13.5_d04alphaCOE_prj_hdk73_SD4.2.3_alphaCOE/lib/wn /p/hdk/cad/stdcells/d04alphaFC/16ww15.5_d04alphaFC_prj_hdk73_SD4.2.3_alphaFC/lib/wn /p/hdk/cad/stdcells/d04alphaPS/16ww16.3_d04alphaPS_prj_hdk73_SD4.1.1_alphaPS/lib/wn /p/hdk/cad/stdcells/d04/16ww43.5_d04_k.0_chvbxtmiggt/nldm/wn ./scripts ./inputs ./inputs/pla /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/include /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/source/rtl/dfxsecure_plugin /p/hdk/cad/ctech/c2v16ww47e_hdk141/source/p1273/d04/wn /p/hdk/cad/ctech/ctech_exp_c2v17ww21d_hdk136_tgp/source/p1273/d04/wn /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing_nominal /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/clk_cfg"
set_isolate_ports    = "false"
sh_allow_tcl_with_set_app_var = "true"
sh_allow_tcl_with_set_app_var_no_message_list = "test_insert_isolation_cells                     hdlin_enable_sv_attribute_instances                     hdlin_enforce_strict_vrlg_2005                     hdlin_tic_tic_discards_whitespace                     hdlin_keep_default_parameter_values                     dct_preserve_all_preroutes                     mv_insert_level_shifter_verbose                     mv_level_shifters_ignore_violations                     mv_default_level_shifter_voltage_range_infinity                     vao_enable_early_physical_feedthrough_buffering"
sh_arch              = "linux64"
sh_command_abbrev_mode = "Anywhere"
sh_command_abbrev_options = "true"
sh_command_log_file  = "./logs/command.log"
sh_continue_on_error = "false"
sh_deprecated_is_error = "false"
sh_dev_null          = "/dev/null"
sh_enable_line_editing = "true"
sh_enable_page_mode  = "false"
sh_enable_stdout_redirect = "true"
sh_help_shows_group_overview = "true"
sh_line_editing_mode = "emacs"
sh_new_variable_message = "false"
sh_new_variable_message_in_proc = "false"
sh_new_variable_message_in_script = "false"
sh_new_variable_message_tmp = "false"
sh_obsolete_is_error = "false"
sh_output_log_file   = "./logs/dc.log.03_12_19_13"
sh_product_version   = "L-2016.03-SP3"
sh_script_stop_severity = "None"
sh_source_emits_line_numbers = "None"
sh_source_logging    = "true"
sh_source_uses_search_path = "true"
sh_tcllib_app_dirname = "syn"
sh_user_man_path     = ""
sheet_sizes          = ""
si_ccs_use_gate_level_simulation = "false"
si_filter_accum_aggr_noise_peak_ratio = "0.03"
si_filter_per_aggr_noise_peak_ratio = "0.01"
si_max_parallel_computations = "0"
si_xtalk_composite_aggr_noise_peak_ratio = "0.01"
si_xtalk_composite_aggr_quantile_high_pct = "99.73"
simplified_verification_mode = "FALSE"
simplified_verification_mode_allow_retiming = "FALSE"
single_group_per_sheet = "false"
site_info_file       = "/p/hdk/cad/designcompiler/L-2016.03-SP3/admin/license/site_info"
sort_outputs         = "false"
spg_congestion_placement_in_incremental_compile = "false"
spg_enable_via_resistance_support = "false"
spg_enable_zroute_layer_promotion = "false"
spg_enhanced_timing_model = "false"
stage                = "pre_dft"
stamp                = "03_12_19_13"
suppress_errors      = "TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039 TFCHK-009 NLE-005 NLE-008 UIO-147 UID-950 UID-951 PSYN-967 UPF-052 TLUP-013 TLUP-039"
suppress_message_list = "MWLIBP-300 MWLIBP-301 MWLIBP-311 MWLIBP-319 MWLIBP-324   PSYN-025 PSYN-039 PSYN-069 PSYN-096 PSYN-200 PSYN-650 PSYN-651 PSYN-1002   TIM-052 TIM-099 TIM-103 TIM-105 TIM-106 TIM-111 TIM-112 TIM-134 TIM-175  TIM-178  TIM-179   OPT-140  OPT-150  OPT-200  OPT-203  OPT-207  OPT-314  OPT-461  OPT-805  OPT-1055 OPT-1056  OPT-1201   OPT-914 OPT-997 OPT-996    OPT-772   PWR-24   PWR-419  PWR-490  PWR-536  PWR-648  PWR-730  PWR-798  PWR-806  PWR-859  PWR-860   VER-61   VER-130 VER-176  VER-318  VER-708  VER-936   MV-086   MV-180     VO-2     VO-4     VO-11    VO-12   ELAB-311 ELAB-335   UID-3    UID-95   UID-101  UID-327  UID-341 UID-402 UID-606   TFCHK-014 TFCHK-019 TFCHK-049 TFCHK-050 TFCHK-064 TFCHK-066 TFCHK-073 TFCHK-084 TFCHK-089 TFCHK-090 TFCHK-092 TFCHK-096 TFCHK-110 TFCHK-111   DCT-004 DCT-020 DCT-081   DDB-24 DDB-72   DESH-009   TEST-394   RCEX-007 RCEX-011 RCEX-019   HDL-193   LINK-26  LINK-906   UIMG-45   PSYN-878   HFS-720   PWR-762 VER-274 VER-281 VER-730 VER-921 "
symbol_library       = "your_library.sdb"
synlib_abort_wo_dw_license = "FALSE"
synlib_dont_get_license = ""
synlib_dwhomeip      = ""
synlib_enable_analyze_dw_power = "0"
synlib_hiis_force_on_cells = ""
synlib_iis_use_netlist = "FALSE"
synlib_preferred_ff_chains = ""
synlib_preferred_ffs = ""
synlib_wait_for_design_license = ""
synopsys_exec        = "/p/hdk/cad/designcompiler/L-2016.03-SP3/linux64/syn/bin/common_shell_exec"
synopsys_program_name = "dc_shell"
synopsys_root        = "/p/hdk/cad/designcompiler/L-2016.03-SP3"
synthetic_library    = "dw_foundation.sldb"
systemcout_debug_mode = "false"
systemcout_levelize  = "true"
target_library       = "d04_coe_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_fc_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_ps_wn_1273_1x2r0_tttt_v075_t70_max.ldb d04_coe_ls_wn_1273_1x2r0_tttt_v075_to_v075_t70_max.ldb d04_wn_1273_1x2r2_tttt_v075_t70_max.ldb d04_ls_wn_1273_1x2r2_tttt_v075_to_v075_t70_max.ldb"
tclPkgInfo           = "<array?>"
tcl_interactive      = "0"
tcl_library          = "/p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/lib/tcl8.6"
tcl_patchLevel       = "8.6.3"
tcl_pkgPath          = "/p/hdk/cad/designcompiler/L-2016.03-SP3/auxx/tcllib/lib/tcl8.6"
tcl_platform         = "<array?>"
tcl_precision        = "12"
tcl_prompt1          = "echo -n "dc_shell-topo> ""
tcl_version          = "8.6"
template_naming_style = "%s_%p"
template_parameter_style = "%s%d"
template_separator_style = "_"
test_allow_clock_reconvergence = "true"
test_allow_internal_pins_in_hierarchical_flow = "false"
test_ate_sync_cycles = "1"
test_bsd_allow_tolerable_violations = "false"
test_bsd_control_cell_drive_limit = "0"
test_bsd_dead_cycle_after_update_dr = "0"
test_bsd_default_bidir_delay = "0.0"
test_bsd_default_delay = "0.0"
test_bsd_default_strobe = "95.0"
test_bsd_default_strobe_width = "0.0"
test_bsd_input_ac_parametrics = "false"
test_bsd_make_private_instructions_public = "false"
test_bsd_manufacturer_id = "0"
test_bsd_new_output_parametrics = "false"
test_bsd_optimize_control_cell = "false"
test_bsd_part_number = "0"
test_bsd_synthesis_gated_tck = "false"
test_bsd_version_number = "0"
test_bsdl_default_suffix_name = "bsdl"
test_bsdl_max_line_length = "80"
test_capture_clock_skew = "small_skew"
test_cc_ir_masked_bits = "0"
test_cc_ir_value_of_masked_bits = "0"
test_check_port_changes_in_capture = "true"
test_clock_port_naming_style = "test_c%s"
test_dedicated_clock_chain_clock = "false"
test_dedicated_subdesign_scan_outs = "false"
test_default_bidir_delay = "0.0"
test_default_delay   = "0.0"
test_default_min_fault_coverage = "95"
test_default_period  = "100.0"
test_default_scan_style = "multiplexed_flip_flop"
test_default_strobe  = "40.0"
test_default_strobe_width = "0.0"
test_disable_enhanced_dft_drc_reporting = "true"
test_disable_find_best_scan_out = "false"
test_disconnect_non_functional_so = "1"
test_dont_fix_constraint_violations = "false"
test_enable_capture_checks = "true"
test_enable_codec_sharing = "false"
test_enable_scan_reordering_in_compile_incremental = "true"
test_icg_n_ref_for_dft = ""
test_icg_p_ref_for_dft = ""
test_infer_slave_clock_pulse_after_capture = "infer"
test_insert_isolation_cells = "false"
test_isolate_hier_scan_out = "0"
test_jump_over_bufs_invs = "true"
test_keep_connected_scan_en = "false"
test_mode_port_inverted_naming_style = "test_mode_i%s"
test_mode_port_naming_style = "test_mode%s"
test_mux_constant_si = "false"
test_mux_constant_so = "false"
test_non_scan_clock_port_naming_style = "test_nsc_%s"
test_occ_insert_clock_gating_cells = "false"
test_point_keep_hierarchy = "false"
test_preview_scan_shows_cell_types = "false"
test_protocol_add_cycle = "true"
test_rtldrc_latch_check_style = "default"
test_scan_clock_a_port_naming_style = "test_sca%s"
test_scan_clock_b_port_naming_style = "test_scb%s"
test_scan_clock_port_naming_style = "test_sc%s"
test_scan_enable_inverted_port_naming_style = "test_sei%s"
test_scan_enable_port_naming_style = "test_se%s"
test_scan_in_port_naming_style = "test_si%s%s"
test_scan_link_so_lockup_key = "l"
test_scan_link_wire_key = "w"
test_scan_out_port_naming_style = "test_so%s%s"
test_scan_segment_key = "s"
test_scan_true_key   = "t"
test_serialize_put_fsm_clock_output = "true"
test_setup_additional_clock_pulse = "false"
test_shared_codec_io_architecture = "false"
test_simulation_library = ""
test_stil_max_line_length = "72"
test_stil_multiclock_capture_procedures = "false"
test_stil_netlist_format = "db"
test_suppress_toggling_instance_name_prefix = ""
test_sync_occ_1x_period = "20"
test_use_test_models = "false"
test_user_defined_instruction_naming_style = "USER%d"
test_user_test_data_register_naming_style = "UTDR%d"
test_validate_test_model_connectivity = "false"
test_wrapper_new_wrp_clock_timing = ""
test_write_four_cycle_stil_protocol = "false"
tested_technology    = ""
testsim_print_stats_file = "true"
timing_check_defaults = "generated_clock loops no_input_delay unconstrained_endpoints pulse_clock_cell_type no_driving_cell partial_input_delay"
timing_clock_gating_propagate_enable = "false"
timing_clock_reconvergence_pessimism = "normal"
timing_consider_internal_startpoints = "true"
timing_crpr_remove_clock_to_data_crp = "false"
timing_crpr_remove_muxed_clock_crp = "true"
timing_crpr_threshold_ps = "5"
timing_disable_cond_default_arcs = "false"
timing_disable_recovery_removal_checks = "false"
timing_dont_traverse_pg_net = "true"
timing_early_launch_at_borrowing_latches = "true"
timing_edge_specific_source_latency = "false"
timing_enable_multiple_clocks_per_reg = "true"
timing_enable_non_sequential_checks = "false"
timing_enable_normalized_slack = "false"
timing_enable_slack_distribution = "false"
timing_enable_through_paths = "false"
timing_gclock_source_network_num_master_registers = "10000000"
timing_ignore_paths_within_block_abstraction = "false"
timing_input_port_default_clock = "false"
timing_library_derate_is_scenario_specific = "FALSE"
timing_library_max_cap_from_lookup_table = "false"
timing_max_normalization_cycles = "4"
timing_max_parallel_computations = "0"
timing_ocvm_ocv_precedence_compatibility = "false"
timing_pocv_ignore_aocvm_mode = "false"
timing_pocvm_corner_sigma = "3"
timing_pocvm_enable_analysis = "false"
timing_remove_clock_reconvergence_pessimism = "false"
timing_report_fast_mode = "true"
timing_report_union_tns = "true"
timing_save_library_derate = "false"
timing_scgc_override_library_setup_hold = "true"
timing_self_loops_no_skew = "false"
timing_separate_clock_gating_group = "false"
timing_through_path_max_segments = "5"
timing_use_ceff_for_drc = "false"
timing_use_clock_specific_transition = "true"
timing_use_driver_arc_transition_at_clock_source = "true"
timing_use_enhanced_capacitance_modeling = "true"
tio_allow_mim_optimization = "false"
tio_preload_block_site_rows = "false"
tio_preserve_routes_for_block = "false"
tmp_search_path      = "./scripts ./inputs /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/common/scripts /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/rtl /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/upf /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/timing_common /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/dft /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/floorplan /nfs/iind/disks/dteg_disk008/users/badithya/Zircon/dteg-dfxsecure_plugin/target/dfxsecure_plugin/ADP/aceroot/results/DC/dfxsecure_plugin/collateral/netlist /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/p1273/flows/rdt/common/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/syn/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/syn/scripts /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/common/scripts/soc/ /p/hdk/pu_tu/prd/rdt_sd_common_overrides/TSA1713_17.01.001/common/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/p1273.1/syn/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/syn/scripts/soc/ /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/syn/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/p1273.1/common/scripts /p/hdk/pu_tu/prd/kits_p1273/16.4.3.2/flows/rdt/common/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.3/syn/scripts/soc /p/hdk/pu_tu/prd/sd_build/16.4.3.3/syn/scripts /p/hdk/pu_tu/prd/sd_build/16.4.3.3/build_utils/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/scripts /p/hdk/pu_tu/prd/rdt/1.4.2.p001/config /p/hdk/pu_tu/prd/rdt/1.4.2.p001/kaboom/"
type                 = "d04"
ungroup_keep_original_design = "false"
uniquify_keep_original_design = "false"
uniquify_naming_style = "%s_%d"
upf_allow_DD_primary_with_supply_sets = "false"
upf_allow_refer_before_define = "false"
upf_block_partition  = ""
upf_charz_allow_port_punch = "true"
upf_charz_enable_supply_port_punching = "true"
upf_charz_max_srsn_messages = "10"
upf_check_bias_supply_connections = "true"
upf_create_implicit_supply_sets = "false"
upf_de_full_upf_support = "false"
upf_enable_legacy_block = "true"
upf_enable_relaxed_charz = "true"
upf_extension        = "true"
upf_iso_filter_elements_with_applies_to = "ENABLE"
upf_isols_allow_instances_in_elements = "true"
upf_levshi_on_constraint_only = "false"
upf_name_map         = ""
upf_name_map_version = "v1.0"
upf_report_isolation_matching = "false"
upf_set_interface_cell_rel_sn = "false"
upf_skip_ao_check_for_els_input = "true"
upf_skip_retention_on_dft_cells = "false"
upf_suppress_etm_model_checking = "false"
upf_suppress_message_in_black_box = "true"
upf_suppress_message_in_etm = "true"
upf_use_additional_db_attributes = "true"
use_port_name_for_oscs = "false"
va                   = "vao_enable_early_physical_feedthrough_buffering"
vao_feedthrough_module_name_prefix = ""
var                  = "HIP_RELEASE"
var_mux_mbm          = "TRUE"
verbose_messages     = "true"
veriloglib_all_cells_in_one_file = "false"
veriloglib_cell_name_map = ""
veriloglib_delay_signal_naming_style = ""
veriloglib_insert_timing_in_specify_block = "false"
veriloglib_sdf3.0_support = "false"
veriloglib_sdf_edge  = "true"
veriloglib_tb_compare = "0"
veriloglib_tb_use_sensitization_as_vectors = "true"
veriloglib_tb_x_eq_dontcare = "false"
veriloglib_violation_notifier_name = ""
veriloglib_write_recrem_as_setuphold = "false"
veriloglib_zero_delay_model = "false"
verilogout_equation  = "false"
verilogout_higher_designs_first = "false"
verilogout_ignore_case = "false"
verilogout_include_files = ""
verilogout_indirect_inout_connection = "FALSE"
verilogout_inout_is_in = "false"
verilogout_no_negative_index = "FALSE"
verilogout_no_tri    = "true"
verilogout_show_unconnected_pins = "true"
verilogout_single_bit = "false"
verilogout_unconnected_prefix = "SYNOPSYS_UNCONNECTED_"
vhdllib_cell_name_map_file = ""
vhdllib_insert_timing = "false"
vhdllib_sdf_edge     = "false"
vhdllib_vital_99     = "false"
vhdlout_bit_type     = "std_logic"
vhdlout_bit_vector_type = "std_logic_vector"
vhdlout_dont_create_dummy_nets = "FALSE"
vhdlout_equations    = "FALSE"
vhdlout_follow_vector_direction = "TRUE"
vhdlout_lower_design_vector = "TRUE"
vhdlout_one_name     = "'1'"
vhdlout_package_naming_style = "CONV_PACK_%d"
vhdlout_preserve_hierarchical_types = "VECTOR"
vhdlout_separate_scan_in = "FALSE"
vhdlout_single_bit   = "USER"
vhdlout_target_simulator = ""
vhdlout_three_state_name = "'Z'"
vhdlout_three_state_res_func = ""
vhdlout_top_configuration_arch_name = "A"
vhdlout_top_configuration_entity_name = "E"
vhdlout_top_configuration_name = "CFG_TB_E"
vhdlout_top_design_vector = "FALSE"
vhdlout_unconnected_pin_prefix = "n"
vhdlout_unknown_name = "'X'"
vhdlout_upcase       = "FALSE"
vhdlout_use_packages = "IEEE.std_logic_1164"
vhdlout_wired_and_res_func = ""
vhdlout_wired_or_res_func = ""
vhdlout_write_architecture = "TRUE"
vhdlout_write_attributes = "FALSE"
vhdlout_write_components = "TRUE"
vhdlout_write_entity = "TRUE"
vhdlout_write_top_configuration = "FALSE"
vhdlout_zero_name    = "'0'"
view_arch_types      = "sparcOS5 hpux10 rs6000 sgimips"
view_background      = "black"
view_command_log_file = "./view_command.log"
view_execute_script_suffix = ".script .scr .dcs .dcv .dc .con .tcl"
view_icon_path       = ""
view_read_file_suffix = "db gdb sdb edif eqn fnc lsi mif NET pla st tdl v vhd vhdl xnf"
view_report_append   = "true"
view_report_interactive = "true"
view_report_output2file = "false"
view_write_file_suffix = "gdb db sdb do edif eqn fnc lsi NET neted pla st tdl v vhd vhdl xnf"
vt_types_default     = "wn"
when_analysis_permitted = "true"
when_analysis_without_case_analysis = "false"
write_converted_tf_syntax = "false"
write_name_nets_same_as_ports = "true"
write_sdc_output_lumped_net_capacitance = "false"
write_sdc_output_net_resistance = "false"
write_test_formats   = "synopsys tssi_ascii tds verilog vhdl wgl"
write_test_include_scan_cell_info = "true"
write_test_input_dont_care_value = "X"
write_test_max_cycles = "0"
write_test_max_scan_patterns = "0"
write_test_new_translation_engine = "false"
write_test_pattern_set_naming_style = "TC_Syn_%d"
write_test_round_timing_values = "true"
write_test_scan_check_file_naming_style = "%s_schk.%s"
write_test_vector_file_naming_style = "%s_%d.%s"
write_test_vhdlout   = "inline"
x11_set_cursor_background = ""
x11_set_cursor_foreground = "magenta"
x11_set_cursor_number = "-1"
xt_filter_logic_constant_aggressors = "true"
zrt_max_parallel_computations = "0"
