// Seed: 3326794132
module module_0 (
    input id_0,
    output reg id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input reg id_5,
    input id_6,
    input id_7,
    input id_8
);
  reg id_9 = (id_6);
  always @(1 or posedge id_8) begin
    id_9 = {id_5, id_6};
    id_1 <= id_5;
    if (1'b0) begin
      id_3 = 1;
    end
  end
  assign id_2 = 1;
endmodule
