#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Mar 24 10:21:37 2019
# Process ID: 4544
# Current directory: F:/Study/Subject_L/COD_LAB/LAB2/DIV
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9636 F:\Study\Subject_L\COD_LAB\LAB2\DIV\DIV.xpr
# Log file: F:/Study/Subject_L/COD_LAB/LAB2/DIV/vivado.log
# Journal file: F:/Study/Subject_L/COD_LAB/LAB2/DIV\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 870.141 ; gain = 117.574
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse F:/Study/Subject_L/COD_LAB/LAB2/DIV/Nexys4DDR_Master.xdc
file mkdir F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v w ]
add_files -fileset sim_1 F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse F:/Study/Subject_L/COD_LAB/LAB2/DIV/DEFINE.v
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CMP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CMP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CMP_behav xil_defaultlib.CMP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.glbl
Built simulation snapshot CMP_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xsim.dir/CMP_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 55.820 ; gain = 1.527
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 24 13:32:34 2019...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 946.996 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CMP_behav -key {Behavioral:sim_1:Functional:CMP} -tclbatch {CMP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CMP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CMP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 964.875 ; gain = 17.879
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CMP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CMP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CMP_behav xil_defaultlib.CMP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CMP_behav -key {Behavioral:sim_1:Functional:CMP} -tclbatch {CMP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CMP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CMP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 968.027 ; gain = 0.000
set_property top DIV [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CMP' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CMP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CMP_behav xil_defaultlib.CMP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CMP_behav -key {Behavioral:sim_1:Functional:CMP} -tclbatch {CMP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source CMP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CMP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 988.309 ; gain = 0.000
set_property top DIV_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_BUS [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:26]
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_LIM [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:52]
ERROR: [VRFC 10-1412] syntax error near ; [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:52]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:46]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:26]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:27]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:28]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:29]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:32]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:33]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:34]
ERROR: [VRFC 10-2787] module DIV ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
ERROR: [VRFC 10-452] cannot open include file DEFINE.v [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:22]
INFO: [VRFC 10-311] analyzing module DIV
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_BUS [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:26]
ERROR: [VRFC 10-1532] use of undefined macro OPERAND_LIM [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:52]
ERROR: [VRFC 10-1412] syntax error near ; [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:52]
WARNING: [VRFC 10-2096] empty statement in sequential block [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:46]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:26]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:27]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:28]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:29]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:32]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:33]
ERROR: [VRFC 10-1201] packed dimension must specify a range [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:34]
ERROR: [VRFC 10-2787] module DIV ignored due to previous errors [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xsim.dir/DIV_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 24 13:39:23 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.707 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1001.707 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1001.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1001.707 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIV_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIV_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.383 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIV_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIV_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/CMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CMP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIV_tb_behav xil_defaultlib.DIV_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIV_tb_behav -key {Behavioral:sim_1:Functional:DIV_tb} -tclbatch {DIV_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source DIV_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIV_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.801 ; gain = 0.293
export_ip_user_files -of_objects  [get_files F:/Study/Subject_L/COD_LAB/LAB2/DIV/CMP.v] -no_script -reset -force -quiet
remove_files  F:/Study/Subject_L/COD_LAB/LAB2/DIV/CMP.v
update_compile_order -fileset sim_1
set_property top divider_module [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun Mar 24 13:51:35 2019] Launched synth_1...
Run output will be captured here: F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.divider_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_module_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim/xsim.dir/divider_module_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Mar 24 13:52:35 2019...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.621 ; gain = 8.930
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1033.012 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
current_sim simulation_10
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dividend [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.divider_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1037.004 ; gain = 3.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dividend [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.121 ; gain = 0.117
set_property top DIV [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dividend [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1037.703 ; gain = 0.582
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port dividend [F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider_module
Compiling module xil_defaultlib.divider_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1038.434 ; gain = 0.406
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'divider_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj divider_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sources_1/new/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.srcs/sim_1/new/DIV_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 14c086431c3241e98ffecf26938c9c8d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_module_tb_behav xil_defaultlib.divider_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.divider_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_module_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "divider_module_tb_behav -key {Behavioral:sim_1:Functional:divider_module_tb} -tclbatch {divider_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source divider_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'divider_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1039.332 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.runs/synth_1

launch_runs impl_1 -jobs 8
[Sun Mar 24 15:10:27 2019] Launched synth_1...
Run output will be captured here: F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.runs/synth_1/runme.log
[Sun Mar 24 15:10:27 2019] Launched impl_1...
Run output will be captured here: F:/Study/Subject_L/COD_LAB/LAB2/DIV/DIV.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1892.949 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1892.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1957.887 ; gain = 913.047
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 1963.770 ; gain = 2.262
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_10
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 15:14:54 2019...
