
*** Running vivado
    with args -log display_sim.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source display_sim.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source display_sim.tcl -notrace
Command: synth_design -top display_sim -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10472 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 835.473 ; gain = 234.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'display_sim' [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sim_1/new/display_sim.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_data' [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/new/display_data.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder38' [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/new/decoder38.v:3]
INFO: [Synth 8-226] default block is never used [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/new/decoder38.v:14]
INFO: [Synth 8-6155] done synthesizing module 'decoder38' (1#1) [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/new/decoder38.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk500hz' [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/new/clk500hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk500hz' (2#1) [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/imports/new/clk500hz.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display_data' (3#1) [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sources_1/new/display_data.v:3]
WARNING: [Synth 8-85] always block has no event control specified [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sim_1/new/display_sim.v:34]
INFO: [Synth 8-6155] done synthesizing module 'display_sim' (4#1) [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/sim_1/new/display_sim.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 907.801 ; gain = 306.449
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 907.801 ; gain = 306.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 907.801 ; gain = 306.449
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 907.801 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rst'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'x'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[4]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[3]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[2]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[1]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[0]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[4]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[3]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[2]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[1]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'input_addr[0]'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bigger_10000'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bigger_10000'. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoProject/HFUT-exp/HFUT-exp.srcs/constrs_1/new/mips_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/display_sim_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/display_sim_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 964.594 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 964.594 ; gain = 363.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 964.594 ; gain = 363.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 964.594 ; gain = 363.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 964.594 ; gain = 363.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk500hz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module display_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design display_sim has port lights0[7] driven by constant 0
WARNING: [Synth 8-3917] design display_sim has port lights1[7] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 964.594 ; gain = 363.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 982.672 ; gain = 381.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 982.820 ; gain = 381.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1002.922 ; gain = 401.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT4   |    22|
|5     |LUT5   |     9|
|6     |LUT6   |    10|
|7     |FDRE   |    77|
|8     |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+-------------+-------------+------+
|      |Instance     |Module       |Cells |
+------+-------------+-------------+------+
|1     |top          |             |   162|
|2     |  display    |display_data |   135|
|3     |    clk500hz |clk500hz     |    51|
|4     |    decoder  |decoder38    |     7|
+------+-------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 1007.762 ; gain = 349.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1007.762 ; gain = 406.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1007.762 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 21 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1019.281 ; gain = 713.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1019.281 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/vivadoProject/HFUT-exp/HFUT-exp.runs/synth_1/display_sim.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file display_sim_utilization_synth.rpt -pb display_sim_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 26 11:30:00 2021...
