<dec f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='50' type='std::vector&lt;unsigned int&gt;'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='1697' u='r' c='_ZN4llvm17SwingSchedulerDAG22registerPressureFilterERNS_11SmallVectorINS_7NodeSetELj8EEE'/>
<offset>0</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='49'>/// Map of max reg pressure indexed by pressure set ID, not class ID.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1070' u='r' c='_ZN4llvm17ScheduleDAGMILive15initRegPressureEv'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1437' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1474' u='r' c='_ZN4llvm17ScheduleDAGMILive10scheduleMIEPNS_5SUnitEb'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3107' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3115' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='3122' u='r' c='_ZN4llvm16GenericScheduler13initCandidateERNS_20GenericSchedulerBase14SchedCandidateEPNS_5SUnitEbRKNS_18RegPressureTrackerERS6_'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='628' u='a' c='_ZN12_GLOBAL__N_114MachineSinking21getBBRegisterPressureERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='165' u='m' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='166' u='m' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='179' u='m' c='_ZN4llvm16IntervalPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='187' u='m' c='_ZN4llvm14RegionPressure5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='249' u='m' c='_ZN4llvm18RegPressureTracker5resetEv'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='287' u='w' c='_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='734' u='a' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1103' u='r' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1109' u='r' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1115' u='m' c='_ZN4llvm18RegPressureTracker25getMaxUpwardPressureDeltaEPKNS_12MachineInstrEPNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1178' u='m' c='_ZNK4llvm18RegPressureTracker22getUpwardPressureDeltaEPKNS_12MachineInstrERNS_12PressureDiffERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS8_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1349' u='r' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1355' u='r' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1361' u='m' c='_ZN4llvm18RegPressureTracker27getMaxDownwardPressureDeltaEPKNS_12MachineInstrERNS_16RegPressureDeltaENS_8ArrayRefINS_14PressureChangeEEENS6_IjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1372' u='r' c='_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1377' u='m' c='_ZN4llvm18RegPressureTracker17getUpwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1388' u='r' c='_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1393' u='m' c='_ZN4llvm18RegPressureTracker19getDownwardPressureEPKNS_12MachineInstrERSt6vectorIjSaIjEES7_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='372' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='373' u='r' c='_ZN4llvm15SIScheduleBlock15initRegPressureENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='406' u='m' c='_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='276' u='r' c='_ZN4llvm23ConvergingVLIWScheduler10initializeEPNS_13ScheduleDAGMIE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='781' u='r' c='_ZN4llvm23ConvergingVLIWScheduler17pickNodeFromQueueERNS0_17VLIWSchedBoundaryERKNS_18RegPressureTrackerERNS0_14SchedCandidateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='663' u='r' c='_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE'/>
