TimeQuest Timing Analyzer report for vga_char
Wed Jul 06 22:25:59 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Slow 1200mV 0C Model Metastability Report
 32. Fast 1200mV 0C Model Setup Summary
 33. Fast 1200mV 0C Model Hold Summary
 34. Fast 1200mV 0C Model Recovery Summary
 35. Fast 1200mV 0C Model Removal Summary
 36. Fast 1200mV 0C Model Minimum Pulse Width Summary
 37. Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 40. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Fast 1200mV 0C Model Metastability Report
 44. Multicorner Timing Analysis Summary
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Board Trace Model Assignments
 48. Input Transition Times
 49. Signal Integrity Metrics (Slow 1200mv 0c Model)
 50. Signal Integrity Metrics (Slow 1200mv 85c Model)
 51. Signal Integrity Metrics (Fast 1200mv 0c Model)
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; vga_char                                            ;
; Device Family      ; Cyclone IV GX                                       ;
; Device Name        ; EP4CGX15BF14C6                                      ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_clk                                                  ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                            ; { sys_clk }                                                  ;
+----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+------------------------------------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                            ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 65.75 MHz ; 65.75 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.792 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.826  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.714 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 24.792 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 15.123     ;
; 24.848 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 15.067     ;
; 24.920 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 14.995     ;
; 24.967 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 14.948     ;
; 25.012 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 14.902     ;
; 25.634 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 14.280     ;
; 25.722 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 14.192     ;
; 25.918 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 14.013     ;
; 26.191 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.723     ;
; 26.462 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.452     ;
; 26.471 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.443     ;
; 26.567 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.347     ;
; 26.607 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.307     ;
; 26.657 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.257     ;
; 26.829 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.085     ;
; 26.871 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 13.043     ;
; 26.908 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 13.007     ;
; 26.946 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 12.968     ;
; 27.214 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 12.701     ;
; 27.383 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 12.532     ;
; 36.311 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.603      ;
; 36.347 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.568      ;
; 36.457 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.458      ;
; 36.492 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.438      ;
; 36.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.436      ;
; 36.495 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.435      ;
; 36.506 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.424      ;
; 36.536 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.395      ;
; 36.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.394      ;
; 36.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.394      ;
; 36.546 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.385      ;
; 36.561 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.353      ;
; 36.570 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.344      ;
; 36.571 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.359      ;
; 36.573 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.357      ;
; 36.611 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.303      ;
; 36.613 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.318      ;
; 36.615 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.316      ;
; 36.646 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.285      ;
; 36.647 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.284      ;
; 36.647 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.284      ;
; 36.656 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.275      ;
; 36.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.248      ;
; 36.723 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.208      ;
; 36.725 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.206      ;
; 36.750 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.180      ;
; 36.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.179      ;
; 36.751 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.179      ;
; 36.759 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.171      ;
; 36.760 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.170      ;
; 36.760 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.170      ;
; 36.760 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.170      ;
; 36.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.161      ;
; 36.792 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.138      ;
; 36.794 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.136      ;
; 36.795 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.135      ;
; 36.803 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.111      ;
; 36.806 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.124      ;
; 36.813 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.117      ;
; 36.815 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.115      ;
; 36.823 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.107      ;
; 36.827 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.103      ;
; 36.829 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.101      ;
; 36.836 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.094      ;
; 36.838 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.092      ;
; 36.855 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.075      ;
; 36.855 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.076      ;
; 36.856 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.074      ;
; 36.856 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.074      ;
; 36.856 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.075      ;
; 36.864 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 3.067      ;
; 36.865 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.065      ;
; 36.871 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.059      ;
; 36.873 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 3.057      ;
; 36.891 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 3.023      ;
; 36.932 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.998      ;
; 36.934 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.996      ;
; 36.936 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 2.991      ;
; 36.964 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.966      ;
; 36.965 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.966      ;
; 36.966 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.965      ;
; 36.974 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.957      ;
; 36.981 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.950      ;
; 36.992 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.938      ;
; 36.992 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.064     ; 2.939      ;
; 36.993 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.937      ;
; 36.993 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.937      ;
; 37.002 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.928      ;
; 37.045 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.885      ;
; 37.055 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.875      ;
; 37.061 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.869      ;
; 37.069 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.861      ;
; 37.069 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.861      ;
; 37.070 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.860      ;
; 37.071 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.859      ;
; 37.078 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.852      ;
; 37.078 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.852      ;
; 37.079 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.851      ;
; 37.080 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.850      ;
; 37.081 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 2.849      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.355 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.577      ;
; 0.577 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.799      ;
; 0.578 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.800      ;
; 0.579 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.801      ;
; 0.579 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.801      ;
; 0.587 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.809      ;
; 0.595 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.817      ;
; 0.597 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.819      ;
; 0.851 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.073      ;
; 0.853 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.075      ;
; 0.864 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.086      ;
; 0.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.088      ;
; 0.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.088      ;
; 0.868 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.090      ;
; 0.876 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.098      ;
; 0.883 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.105      ;
; 0.961 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.183      ;
; 0.963 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.185      ;
; 0.965 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.187      ;
; 0.976 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.198      ;
; 0.978 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.200      ;
; 0.980 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.202      ;
; 0.986 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.208      ;
; 1.075 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.297      ;
; 1.075 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.297      ;
; 1.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.312      ;
; 1.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.312      ;
; 1.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.312      ;
; 1.155 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.377      ;
; 1.181 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.403      ;
; 1.185 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.407      ;
; 1.200 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.422      ;
; 1.256 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.478      ;
; 1.261 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.483      ;
; 1.262 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.484      ;
; 1.262 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.484      ;
; 1.280 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.501      ;
; 1.290 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.511      ;
; 1.291 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.513      ;
; 1.301 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.522      ;
; 1.303 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.524      ;
; 1.337 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.559      ;
; 1.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.566      ;
; 1.346 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.568      ;
; 1.353 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.575      ;
; 1.353 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.575      ;
; 1.354 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.576      ;
; 1.358 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.580      ;
; 1.365 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.586      ;
; 1.369 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.590      ;
; 1.369 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.591      ;
; 1.371 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.592      ;
; 1.373 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.594      ;
; 1.385 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.607      ;
; 1.395 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.616      ;
; 1.400 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.622      ;
; 1.401 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.622      ;
; 1.409 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.630      ;
; 1.411 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.632      ;
; 1.434 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.655      ;
; 1.436 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.657      ;
; 1.437 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.658      ;
; 1.448 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.669      ;
; 1.482 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.704      ;
; 1.483 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.705      ;
; 1.483 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.705      ;
; 1.486 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.711      ;
; 1.486 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.707      ;
; 1.487 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.708      ;
; 1.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.715      ;
; 1.494 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.716      ;
; 1.495 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.717      ;
; 1.496 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.717      ;
; 1.502 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.724      ;
; 1.513 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.734      ;
; 1.516 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.737      ;
; 1.518 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.739      ;
; 1.538 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.760      ;
; 1.548 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.770      ;
; 1.549 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.771      ;
; 1.551 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.773      ;
; 1.563 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.784      ;
; 1.565 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.786      ;
; 1.567 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.788      ;
; 1.570 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.791      ;
; 1.572 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.797      ;
; 1.572 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.793      ;
; 1.584 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.805      ;
; 1.591 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.812      ;
; 1.593 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.814      ;
; 1.594 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.816      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.826  ; 9.826        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.832  ; 9.832        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.158 ; 10.158       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.158 ; 10.158       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.167 ; 10.167       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.174 ; 10.174       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.714 ; 19.930       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.721 ; 19.937       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.722 ; 19.938       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.878 ; 20.062       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.885 ; 20.069       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.886 ; 20.070       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 19.952 ; 19.952       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 19.960 ; 19.960       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.993 ; 19.993       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.006 ; 20.006       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.006 ; 20.006       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.038 ; 20.038       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 20.045 ; 20.045       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 20.046 ; 20.046       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.219 ; 6.234 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 8.397 ; 8.446 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 7.977 ; 7.990 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 7.186 ; 7.179 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 7.700 ; 7.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 7.690 ; 7.682 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 8.063 ; 8.133 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 7.570 ; 7.613 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 8.063 ; 8.101 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 7.186 ; 7.179 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 8.397 ; 8.446 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.196 ; 7.200 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.080 ; 5.116 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 5.164 ; 5.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.924 ; 5.874 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 5.164 ; 5.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.657 ; 5.588 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.647 ; 5.578 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 6.003 ; 6.009 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.529 ; 5.509 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 6.002 ; 5.978 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 5.164 ; 5.095 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 6.356 ; 6.343 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 5.094 ; 5.096 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                             ;
+-----------+-----------------+----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                               ; Note ;
+-----------+-----------------+----------------------------------------------------------+------+
; 73.56 MHz ; 73.56 MHz       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 26.405 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.310 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.844  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.718 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 26.405 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 13.518     ;
; 26.475 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 13.448     ;
; 26.509 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 13.414     ;
; 26.573 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 13.350     ;
; 26.590 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 13.333     ;
; 27.197 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 12.726     ;
; 27.268 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 12.655     ;
; 27.416 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.056     ; 12.523     ;
; 27.683 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 12.240     ;
; 27.943 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.979     ;
; 27.951 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.971     ;
; 28.031 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.891     ;
; 28.031 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.891     ;
; 28.100 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 11.823     ;
; 28.221 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.701     ;
; 28.279 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 11.644     ;
; 28.295 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.627     ;
; 28.321 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 11.601     ;
; 28.606 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 11.317     ;
; 28.701 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 11.222     ;
; 36.666 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.257      ;
; 36.715 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.208      ;
; 36.815 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.108      ;
; 36.849 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.089      ;
; 36.850 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.088      ;
; 36.850 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.088      ;
; 36.859 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.079      ;
; 36.898 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.040      ;
; 36.899 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.039      ;
; 36.899 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.039      ;
; 36.908 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.030      ;
; 36.909 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.013      ;
; 36.917 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.021      ;
; 36.917 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 3.005      ;
; 36.918 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 3.020      ;
; 36.949 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.973      ;
; 36.966 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.972      ;
; 36.967 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.971      ;
; 36.997 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.925      ;
; 36.998 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.940      ;
; 36.999 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.939      ;
; 36.999 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.939      ;
; 37.008 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.930      ;
; 37.066 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.872      ;
; 37.067 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.871      ;
; 37.092 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.845      ;
; 37.093 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.844      ;
; 37.093 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.844      ;
; 37.100 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.837      ;
; 37.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.836      ;
; 37.101 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.836      ;
; 37.102 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.835      ;
; 37.110 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.827      ;
; 37.119 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.818      ;
; 37.120 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.817      ;
; 37.121 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.816      ;
; 37.122 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.073     ; 2.800      ;
; 37.132 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.805      ;
; 37.133 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.805      ;
; 37.135 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.803      ;
; 37.144 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.794      ;
; 37.160 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.777      ;
; 37.161 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.776      ;
; 37.168 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.769      ;
; 37.169 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.768      ;
; 37.179 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.744      ;
; 37.180 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.757      ;
; 37.181 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.756      ;
; 37.181 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.756      ;
; 37.183 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.755      ;
; 37.185 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.753      ;
; 37.188 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.749      ;
; 37.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.747      ;
; 37.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.747      ;
; 37.193 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.745      ;
; 37.248 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.689      ;
; 37.249 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.688      ;
; 37.283 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.655      ;
; 37.285 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.653      ;
; 37.293 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.645      ;
; 37.297 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 2.639      ;
; 37.305 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.632      ;
; 37.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.631      ;
; 37.306 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.631      ;
; 37.315 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.622      ;
; 37.316 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.622      ;
; 37.324 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.614      ;
; 37.346 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.577      ;
; 37.348 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.590      ;
; 37.362 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.576      ;
; 37.363 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.575      ;
; 37.363 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.575      ;
; 37.366 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.572      ;
; 37.372 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.057     ; 2.566      ;
; 37.373 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.564      ;
; 37.374 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.563      ;
; 37.377 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.560      ;
; 37.379 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.558      ;
; 37.385 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.552      ;
; 37.387 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.058     ; 2.550      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 0.511      ;
; 0.311 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.520 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.722      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.724      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.724      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.724      ;
; 0.530 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.732      ;
; 0.537 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.739      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.740      ;
; 0.765 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.967      ;
; 0.766 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.968      ;
; 0.770 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.972      ;
; 0.771 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.973      ;
; 0.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.979      ;
; 0.778 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.980      ;
; 0.786 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.988      ;
; 0.787 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.989      ;
; 0.854 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.056      ;
; 0.861 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.063      ;
; 0.862 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.064      ;
; 0.866 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.068      ;
; 0.873 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.075      ;
; 0.874 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.076      ;
; 0.875 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.077      ;
; 0.951 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.153      ;
; 0.957 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.159      ;
; 0.963 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.165      ;
; 0.969 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.171      ;
; 0.988 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.189      ;
; 1.046 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.247      ;
; 1.046 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.248      ;
; 1.058 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.260      ;
; 1.078 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.280      ;
; 1.141 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.342      ;
; 1.143 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.344      ;
; 1.146 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.347      ;
; 1.147 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.348      ;
; 1.147 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.348      ;
; 1.150 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.352      ;
; 1.153 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.354      ;
; 1.182 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.383      ;
; 1.184 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.385      ;
; 1.208 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.409      ;
; 1.215 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.416      ;
; 1.215 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.416      ;
; 1.215 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.416      ;
; 1.216 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.417      ;
; 1.216 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.417      ;
; 1.223 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.424      ;
; 1.224 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.425      ;
; 1.227 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.428      ;
; 1.231 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.432      ;
; 1.233 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.434      ;
; 1.235 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.436      ;
; 1.236 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.437      ;
; 1.243 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.444      ;
; 1.250 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.451      ;
; 1.275 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.476      ;
; 1.284 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.485      ;
; 1.286 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.487      ;
; 1.302 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.503      ;
; 1.304 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.505      ;
; 1.305 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.506      ;
; 1.317 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.518      ;
; 1.320 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.521      ;
; 1.325 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.526      ;
; 1.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.527      ;
; 1.330 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.531      ;
; 1.334 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.535      ;
; 1.338 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.539      ;
; 1.338 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.539      ;
; 1.340 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.541      ;
; 1.344 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.545      ;
; 1.356 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.557      ;
; 1.357 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.558      ;
; 1.358 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.561      ;
; 1.358 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.559      ;
; 1.366 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.567      ;
; 1.370 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.571      ;
; 1.380 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.581      ;
; 1.381 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.582      ;
; 1.381 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.582      ;
; 1.414 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.617      ;
; 1.414 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.615      ;
; 1.418 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.619      ;
; 1.420 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.621      ;
; 1.422 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.623      ;
; 1.424 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.625      ;
; 1.427 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.628      ;
; 1.439 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.640      ;
; 1.440 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.641      ;
; 1.441 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.657      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.844  ; 9.844        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.846  ; 9.846        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.852  ; 9.852        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.154 ; 10.154       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.723 ; 19.939       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.723 ; 19.939       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.875 ; 20.059       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 19.958 ; 19.958       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 19.959 ; 19.959       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 19.963 ; 19.963       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.992 ; 19.992       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.007 ; 20.007       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.035 ; 20.035       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 20.035 ; 20.035       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 20.039 ; 20.039       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 5.543 ; 5.666 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 7.535 ; 7.537 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 7.229 ; 7.158 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 6.498 ; 6.439 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 6.971 ; 6.896 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 6.961 ; 6.886 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 7.308 ; 7.274 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 6.849 ; 6.810 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 7.308 ; 7.246 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 6.498 ; 6.439 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 7.535 ; 7.537 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 6.416 ; 6.427 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 4.535 ; 4.646 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.687 ; 4.567 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 5.388 ; 5.257 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 4.687 ; 4.567 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 5.141 ; 5.006 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 5.131 ; 4.996 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 5.464 ; 5.369 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 5.023 ; 4.923 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 5.463 ; 5.342 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 4.687 ; 4.567 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 5.705 ; 5.648 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.519 ; 4.559 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 31.134 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; sys_clk                                                  ; 9.625  ; 0.000         ;
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 19.755 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 31.134 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.805      ;
; 31.178 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.761      ;
; 31.203 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.736      ;
; 31.250 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.689      ;
; 31.307 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.632      ;
; 31.585 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.354      ;
; 31.635 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.304      ;
; 31.788 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 8.163      ;
; 31.889 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 8.050      ;
; 32.138 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.800      ;
; 32.151 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.787      ;
; 32.173 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.765      ;
; 32.180 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.759      ;
; 32.214 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.724      ;
; 32.300 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.638      ;
; 32.308 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.630      ;
; 32.370 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 7.568      ;
; 32.399 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.540      ;
; 32.546 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.393      ;
; 32.610 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_pic:vga_pic_inst|pix_data[15] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.048     ; 7.329      ;
; 37.921 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 2.017      ;
; 37.952 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.986      ;
; 38.009 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.929      ;
; 38.042 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.908      ;
; 38.043 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.907      ;
; 38.044 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.906      ;
; 38.055 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.895      ;
; 38.059 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.891      ;
; 38.060 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.890      ;
; 38.060 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.890      ;
; 38.069 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.881      ;
; 38.083 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.854      ;
; 38.085 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.852      ;
; 38.090 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.860      ;
; 38.092 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.858      ;
; 38.096 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.841      ;
; 38.097 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.853      ;
; 38.099 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.851      ;
; 38.116 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.834      ;
; 38.117 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.833      ;
; 38.117 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.833      ;
; 38.126 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.824      ;
; 38.146 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.791      ;
; 38.154 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.796      ;
; 38.156 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.794      ;
; 38.190 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.759      ;
; 38.191 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.758      ;
; 38.191 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.758      ;
; 38.192 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.757      ;
; 38.193 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.756      ;
; 38.193 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.756      ;
; 38.200 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.749      ;
; 38.202 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.747      ;
; 38.217 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.732      ;
; 38.218 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.731      ;
; 38.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.730      ;
; 38.219 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.050     ; 1.718      ;
; 38.228 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.722      ;
; 38.228 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.721      ;
; 38.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.720      ;
; 38.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.720      ;
; 38.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.719      ;
; 38.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.719      ;
; 38.230 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.719      ;
; 38.232 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.717      ;
; 38.233 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.717      ;
; 38.237 ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.713      ;
; 38.239 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 1.709      ;
; 38.243 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.707      ;
; 38.253 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.696      ;
; 38.254 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.695      ;
; 38.254 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.695      ;
; 38.259 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.691      ;
; 38.259 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.679      ;
; 38.263 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.686      ;
; 38.265 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.684      ;
; 38.267 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.682      ;
; 38.282 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.668      ;
; 38.285 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.665      ;
; 38.287 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.663      ;
; 38.291 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.658      ;
; 38.293 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.656      ;
; 38.294 ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.656      ;
; 38.316 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.634      ;
; 38.318 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.631      ;
; 38.325 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.625      ;
; 38.325 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.613      ;
; 38.326 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[4]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.623      ;
; 38.327 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[7]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.622      ;
; 38.327 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[8]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.622      ;
; 38.331 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.618      ;
; 38.336 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[6]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.613      ;
; 38.353 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.597      ;
; 38.359 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.590      ;
; 38.359 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.579      ;
; 38.361 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.588      ;
; 38.361 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[5]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.049     ; 1.577      ;
; 38.361 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.588      ;
; 38.363 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.586      ;
; 38.364 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2]   ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.585      ;
+--------+---------------------------------+-----------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.310 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.312 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.317 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.322 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.459 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.580      ;
; 0.461 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.469 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
; 0.472 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.594      ;
; 0.478 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.599      ;
; 0.482 ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.603      ;
; 0.522 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.643      ;
; 0.525 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.646      ;
; 0.527 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.535 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.538 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.660      ;
; 0.541 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.662      ;
; 0.580 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.590 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.591 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.712      ;
; 0.602 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.723      ;
; 0.604 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.725      ;
; 0.628 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.750      ;
; 0.633 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.753      ;
; 0.654 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.775      ;
; 0.667 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.788      ;
; 0.678 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.798      ;
; 0.683 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.684 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.684 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.804      ;
; 0.691 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.813      ;
; 0.697 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.818      ;
; 0.698 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.818      ;
; 0.700 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.820      ;
; 0.700 ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.821      ;
; 0.706 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.827      ;
; 0.727 ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.848      ;
; 0.739 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
; 0.745 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.866      ;
; 0.745 ; vga_ctrl:vga_ctrl_inst|cnt_h[3] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.865      ;
; 0.747 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.868      ;
; 0.750 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.871      ;
; 0.752 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.872      ;
; 0.757 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.878      ;
; 0.757 ; vga_ctrl:vga_ctrl_inst|cnt_h[2] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.877      ;
; 0.759 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.880      ;
; 0.760 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.880      ;
; 0.761 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.882      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.762 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.882      ;
; 0.764 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_h[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.884      ;
; 0.768 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.888      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.889      ;
; 0.769 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.889      ;
; 0.775 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.895      ;
; 0.777 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.897      ;
; 0.798 ; vga_ctrl:vga_ctrl_inst|cnt_h[0] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.918      ;
; 0.800 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.921      ;
; 0.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.922      ;
; 0.801 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.922      ;
; 0.804 ; vga_ctrl:vga_ctrl_inst|cnt_h[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.926      ;
; 0.809 ; vga_ctrl:vga_ctrl_inst|cnt_h[1] ; vga_ctrl:vga_ctrl_inst|cnt_h[5] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.929      ;
; 0.813 ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.934      ;
; 0.816 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.937      ;
; 0.818 ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.939      ;
; 0.828 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.949      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.956      ;
; 0.836 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[7] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.957      ;
; 0.837 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[4] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.958      ;
; 0.837 ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; vga_ctrl:vga_ctrl_inst|cnt_v[8] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.958      ;
; 0.841 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.962      ;
; 0.841 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.962      ;
; 0.844 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.964      ;
; 0.844 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.965      ;
; 0.846 ; vga_ctrl:vga_ctrl_inst|cnt_v[9] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.967      ;
; 0.847 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.967      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.848 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[1] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.969      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.971      ;
; 0.850 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.971      ;
; 0.857 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.977      ;
; 0.859 ; vga_ctrl:vga_ctrl_inst|cnt_h[7] ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.979      ;
; 0.864 ; vga_ctrl:vga_ctrl_inst|cnt_v[2] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.985      ;
; 0.865 ; vga_ctrl:vga_ctrl_inst|cnt_v[3] ; vga_ctrl:vga_ctrl_inst|cnt_v[6] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.986      ;
+-------+---------------------------------+---------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                   ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+
; 9.625  ; 9.625        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.636  ; 9.636        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                    ;
; 10.362 ; 10.362       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.362 ; 10.362       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.375 ; 10.375       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                    ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                            ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.758 ; 19.974       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.759 ; 19.975       ; 0.216          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.840 ; 20.024       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[5]                                                ;
; 19.840 ; 20.024       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic:vga_pic_inst|pix_data[15]                                              ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[4]                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[6]                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[7]                                                ;
; 19.843 ; 20.027       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[8]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[2]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[3]                                                ;
; 19.844 ; 20.028       ; 0.184          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[9]                                                ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 19.976 ; 19.976       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 19.977 ; 19.977       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 19.977 ; 19.977       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 19.977 ; 19.977       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 19.977 ; 19.977       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 19.977 ; 19.977       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 19.980 ; 19.980       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 19.980 ; 19.980       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_gen_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 20.019 ; 20.019       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[5]|clk                                                     ;
; 20.020 ; 20.020       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_pic_inst|pix_data[15]|clk                                                  ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[0]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[1]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[2]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[3]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[4]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[5]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[6]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[7]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[8]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_h[9]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[0]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[1]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[2]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[3]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[4]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[6]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[7]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[8]|clk                                                     ;
; 20.023 ; 20.023       ; 0.000          ; Low Pulse Width  ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl_inst|cnt_v[9]|clk                                                     ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[1]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[2]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[3]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[4]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[5]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[6]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[7]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[8]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_h[9]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[0]                                                ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_ctrl:vga_ctrl_inst|cnt_v[1]                                                ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 3.567 ; 3.383 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 4.802 ; 4.974 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 4.432 ; 4.626 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 3.999 ; 4.131 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 4.274 ; 4.448 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 4.264 ; 4.438 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 4.545 ; 4.709 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 4.262 ; 4.387 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 4.527 ; 4.688 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 3.999 ; 4.131 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 4.802 ; 4.974 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 4.180 ; 4.121 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.999 ; 2.857 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 3.320 ; 3.497 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 3.169 ; 3.326 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.159 ; 3.316 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 3.430 ; 3.576 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 3.158 ; 3.266 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.412 ; 3.555 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 3.697 ; 3.852 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.081 ; 2.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 24.792 ; 0.186 ; N/A      ; N/A     ; 9.625               ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.792 ; 0.186 ; N/A      ; N/A     ; 19.714              ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 9.625               ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sys_clk                                                  ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 6.219 ; 6.234 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 8.397 ; 8.446 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 7.977 ; 7.990 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 7.186 ; 7.179 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 7.700 ; 7.692 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 7.690 ; 7.682 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 8.063 ; 8.133 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 7.570 ; 7.613 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 8.063 ; 8.101 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 7.186 ; 7.179 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 8.397 ; 8.446 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 7.196 ; 7.200 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+
; hsync     ; sys_clk    ; 2.999 ; 2.857 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; rgb[*]    ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[6]   ; sys_clk    ; 3.320 ; 3.497 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[7]   ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[9]   ; sys_clk    ; 3.169 ; 3.326 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[10]  ; sys_clk    ; 3.159 ; 3.316 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[11]  ; sys_clk    ; 3.430 ; 3.576 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[12]  ; sys_clk    ; 3.158 ; 3.266 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[13]  ; sys_clk    ; 3.412 ; 3.555 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[14]  ; sys_clk    ; 2.905 ; 3.021 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  rgb[15]  ; sys_clk    ; 3.697 ; 3.852 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
; vsync     ; sys_clk    ; 3.081 ; 2.992 ; Rise       ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; rgb[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rgb[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; sys_rst_n      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; rgb[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rgb[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rgb[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; rgb[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; rgb[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; rgb[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rgb[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rgb[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; rgb[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; rgb[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                 ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 245286   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] ; 245286   ; 0        ; 0        ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 21    ; 21   ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 167   ; 167  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Jul 06 22:25:55 2022
Info: Command: quartus_sta vga_char -c vga_char
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name sys_clk sys_clk
    Info (332110): create_generated_clock -source {clk_gen_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]} {clk_gen_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 24.792
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.792               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.355               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.826
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.826               0.000 sys_clk 
    Info (332119):    19.714               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 26.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    26.405               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.310               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.844               0.000 sys_clk 
    Info (332119):    19.718               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 31.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    31.134               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.625
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.625               0.000 sys_clk 
    Info (332119):    19.755               0.000 clk_gen_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Wed Jul 06 22:25:59 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


