Analysis & Synthesis report for risc_v32i
Thu Jul 06 19:45:33 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component
 14. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4|lpm_constant:LPM_CONSTANT_component
 15. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst6|lpm_constant:LPM_CONSTANT_component
 16. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component
 17. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst10|lpm_constant:LPM_CONSTANT_component
 18. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst12|lpm_constant:LPM_CONSTANT_component
 19. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst14|lpm_constant:LPM_CONSTANT_component
 20. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst16|lpm_constant:LPM_CONSTANT_component
 21. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst18|lpm_constant:LPM_CONSTANT_component
 22. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst20|lpm_constant:LPM_CONSTANT_component
 23. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst22|lpm_constant:LPM_CONSTANT_component
 24. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst24|lpm_constant:LPM_CONSTANT_component
 25. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst26|lpm_constant:LPM_CONSTANT_component
 26. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst28|lpm_constant:LPM_CONSTANT_component
 27. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst30|lpm_constant:LPM_CONSTANT_component
 28. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst32|lpm_constant:LPM_CONSTANT_component
 29. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst34|lpm_constant:LPM_CONSTANT_component
 30. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst36|lpm_constant:LPM_CONSTANT_component
 31. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst38|lpm_constant:LPM_CONSTANT_component
 32. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst40|lpm_constant:LPM_CONSTANT_component
 33. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst42|lpm_constant:LPM_CONSTANT_component
 34. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst44|lpm_constant:LPM_CONSTANT_component
 35. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst46|lpm_constant:LPM_CONSTANT_component
 36. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst48|lpm_constant:LPM_CONSTANT_component
 37. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst50|lpm_constant:LPM_CONSTANT_component
 38. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst52|lpm_constant:LPM_CONSTANT_component
 39. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst54|lpm_constant:LPM_CONSTANT_component
 40. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst56|lpm_constant:LPM_CONSTANT_component
 41. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst58|lpm_constant:LPM_CONSTANT_component
 42. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst60|lpm_constant:LPM_CONSTANT_component
 43. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst62|lpm_constant:LPM_CONSTANT_component
 44. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst63|lpm_constant:LPM_CONSTANT_component
 45. Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 06 19:45:33 2023      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; risc_v32i                                  ;
; Top-level Entity Name              ; risc_v32i                                  ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 3,493                                      ;
;     Total combinational functions  ; 2,533                                      ;
;     Dedicated logic registers      ; 1,024                                      ;
; Total registers                    ; 1024                                       ;
; Total pins                         ; 229                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; risc_v32i          ; risc_v32i          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                         ;
+-----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                              ; Library ;
+-----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; fontes/shift_right_logic.vhd      ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/shift_right_logic.vhd      ;         ;
; fontes/shift_right_arithmetic.vhd ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/shift_right_arithmetic.vhd ;         ;
; fontes/shift_left_logic.vhd       ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/shift_left_logic.vhd       ;         ;
; fontes/xor32.bdf                  ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/xor32.bdf                  ;         ;
; fontes/signal_ext12_32.bdf        ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/signal_ext12_32.bdf        ;         ;
; fontes/risc_v32i.bdf              ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/risc_v32i.bdf              ;         ;
; fontes/PC.vhd                     ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/PC.vhd                     ;         ;
; fontes/or32.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/or32.bdf                   ;         ;
; fontes/memoria_instrucao.vhd      ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/memoria_instrucao.vhd      ;         ;
; fontes/full_adder32.bdf           ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/full_adder32.bdf           ;         ;
; fontes/full_adder.bdf             ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/full_adder.bdf             ;         ;
; fontes/banco_registradores.vhd    ; yes             ; User VHDL File                     ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/banco_registradores.vhd    ;         ;
; fontes/and32.bdf                  ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/and32.bdf                  ;         ;
; fontes/add_sub.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/add_sub.bdf                ;         ;
; fontes/mux21_1b.bdf               ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/mux21_1b.bdf               ;         ;
; fontes/mux21_32b.bdf              ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/mux21_32b.bdf              ;         ;
; fontes/mux81_32b.bdf              ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/mux81_32b.bdf              ;         ;
; lpm_constant0.vhd                 ; yes             ; User Wizard-Generated File         ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant0.vhd                 ;         ;
; fontes/add4.bdf                   ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/add4.bdf                   ;         ;
; fontes/controle.bdf               ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/controle.bdf               ;         ;
; fontes/ula_32b.bdf                ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/ula_32b.bdf                ;         ;
; fontes/set_on_less_than.bdf       ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/set_on_less_than.bdf       ;         ;
; lpm_constant1.vhd                 ; yes             ; User Wizard-Generated File         ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd                 ;         ;
; fontes/magnitude1b.bdf            ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/magnitude1b.bdf            ;         ;
; fontes/magnitude32b.bdf           ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/magnitude32b.bdf           ;         ;
; lpm_constant2.vhd                 ; yes             ; User Wizard-Generated File         ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant2.vhd                 ;         ;
; fontes/branch_control.bdf         ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/branch_control.bdf         ;         ;
; fontes/mux81_1b.bdf               ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/mux81_1b.bdf               ;         ;
; fontes/organiza_imed.bdf          ; yes             ; User Block Diagram/Schematic File  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/fontes/organiza_imed.bdf          ;         ;
; lpm_constant.tdf                  ; yes             ; Megafunction                       ; e:/altera/13.1/quartus/libraries/megafunctions/lpm_constant.tdf                                           ;         ;
+-----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,493       ;
;                                             ;             ;
; Total combinational functions               ; 2533        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 2150        ;
;     -- 3 input functions                    ; 349         ;
;     -- <=2 input functions                  ; 34          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2533        ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 1024        ;
;     -- Dedicated logic registers            ; 1024        ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 229         ;
; Embedded Multiplier 9-bit elements          ; 0           ;
; Maximum fan-out node                        ; i_CLK~input ;
; Maximum fan-out                             ; 1024        ;
; Total fan-out                               ; 14235       ;
; Average fan-out                             ; 3.55        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                   ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |risc_v32i                           ; 2533 (1)          ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 229  ; 0            ; |risc_v32i                                                                          ; work         ;
;    |PC:inst|                         ; 2 (2)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|PC:inst                                                                  ; work         ;
;    |add4:inst40|                     ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40                                                              ; work         ;
;       |add_sub:inst2|                ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2                                                ; work         ;
;          |full_adder:inst10|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst10                              ; work         ;
;          |full_adder:inst13|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst13                              ; work         ;
;          |full_adder:inst14|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst14                              ; work         ;
;          |full_adder:inst15|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst15                              ; work         ;
;          |full_adder:inst16|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst16                              ; work         ;
;          |full_adder:inst17|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst17                              ; work         ;
;          |full_adder:inst18|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst18                              ; work         ;
;          |full_adder:inst19|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst19                              ; work         ;
;          |full_adder:inst20|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst20                              ; work         ;
;          |full_adder:inst21|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst21                              ; work         ;
;          |full_adder:inst22|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst22                              ; work         ;
;          |full_adder:inst23|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst23                              ; work         ;
;          |full_adder:inst24|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst24                              ; work         ;
;          |full_adder:inst25|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst25                              ; work         ;
;          |full_adder:inst26|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst26                              ; work         ;
;          |full_adder:inst27|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst27                              ; work         ;
;          |full_adder:inst28|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst28                              ; work         ;
;          |full_adder:inst29|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst29                              ; work         ;
;          |full_adder:inst3|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst3                               ; work         ;
;          |full_adder:inst4|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst4                               ; work         ;
;          |full_adder:inst5|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst5                               ; work         ;
;          |full_adder:inst6|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst6                               ; work         ;
;          |full_adder:inst7|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst7                               ; work         ;
;          |full_adder:inst88|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst88                              ; work         ;
;          |full_adder:inst8|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst8                               ; work         ;
;          |full_adder:inst99|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst99                              ; work         ;
;          |full_adder:inst9|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|add4:inst40|add_sub:inst2|full_adder:inst9                               ; work         ;
;    |banco_registradores:inst6|       ; 1420 (1420)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|banco_registradores:inst6                                                ; work         ;
;    |branch_control:inst7|            ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7                                                     ; work         ;
;       |magnitude32b:inst|            ; 49 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst                                   ; work         ;
;          |magnitude1b:inst16|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst16                ; work         ;
;          |magnitude1b:inst23|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst23                ; work         ;
;          |magnitude1b:inst30|        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst30                ; work         ;
;          |magnitude1b:inst33|        ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst33                ; work         ;
;          |magnitude1b:inst9|         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst9                 ; work         ;
;          |magnitude1b:inst|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|magnitude32b:inst|magnitude1b:inst                  ; work         ;
;       |mux81_1b:inst2|               ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|mux81_1b:inst2                                      ; work         ;
;          |mux21_1b:inst9|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|branch_control:inst7|mux81_1b:inst2|mux21_1b:inst9                       ; work         ;
;    |controle:inst3|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|controle:inst3                                                           ; work         ;
;    |full_adder32:inst12|             ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12                                                      ; work         ;
;       |full_adder:inst10|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst10                                    ; work         ;
;       |full_adder:inst12|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst12                                    ; work         ;
;       |full_adder:inst14|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst14                                    ; work         ;
;       |full_adder:inst15|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst15                                    ; work         ;
;       |full_adder:inst17|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst17                                    ; work         ;
;       |full_adder:inst19|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst19                                    ; work         ;
;       |full_adder:inst1|             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst1                                     ; work         ;
;       |full_adder:inst20|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst20                                    ; work         ;
;       |full_adder:inst22|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst22                                    ; work         ;
;       |full_adder:inst23|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst23                                    ; work         ;
;       |full_adder:inst25|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst25                                    ; work         ;
;       |full_adder:inst26|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst26                                    ; work         ;
;       |full_adder:inst27|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst27                                    ; work         ;
;       |full_adder:inst2|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst2                                     ; work         ;
;       |full_adder:inst3|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst3                                     ; work         ;
;       |full_adder:inst4|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst4                                     ; work         ;
;       |full_adder:inst5|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst5                                     ; work         ;
;       |full_adder:inst6|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst6                                     ; work         ;
;       |full_adder:inst7|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst7                                     ; work         ;
;       |full_adder:inst88|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst88                                    ; work         ;
;       |full_adder:inst8|             ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst8                                     ; work         ;
;       |full_adder:inst99|            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|full_adder32:inst12|full_adder:inst99                                    ; work         ;
;    |memoria_instrucao:inst5|         ; 218 (218)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|memoria_instrucao:inst5                                                  ; work         ;
;    |mux21_32b:inst4|                 ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4                                                          ; work         ;
;       |mux21_1b:inst10|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst10                                          ; work         ;
;       |mux21_1b:inst11|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst11                                          ; work         ;
;       |mux21_1b:inst12|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst12                                          ; work         ;
;       |mux21_1b:inst13|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst13                                          ; work         ;
;       |mux21_1b:inst14|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst14                                          ; work         ;
;       |mux21_1b:inst15|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst15                                          ; work         ;
;       |mux21_1b:inst16|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst16                                          ; work         ;
;       |mux21_1b:inst17|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst17                                          ; work         ;
;       |mux21_1b:inst18|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst18                                          ; work         ;
;       |mux21_1b:inst19|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst19                                          ; work         ;
;       |mux21_1b:inst1|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst1                                           ; work         ;
;       |mux21_1b:inst20|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst20                                          ; work         ;
;       |mux21_1b:inst21|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst21                                          ; work         ;
;       |mux21_1b:inst22|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst22                                          ; work         ;
;       |mux21_1b:inst23|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst23                                          ; work         ;
;       |mux21_1b:inst24|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst24                                          ; work         ;
;       |mux21_1b:inst25|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst25                                          ; work         ;
;       |mux21_1b:inst26|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst26                                          ; work         ;
;       |mux21_1b:inst27|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst27                                          ; work         ;
;       |mux21_1b:inst28|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst28                                          ; work         ;
;       |mux21_1b:inst29|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst29                                          ; work         ;
;       |mux21_1b:inst2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst2                                           ; work         ;
;       |mux21_1b:inst30|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst30                                          ; work         ;
;       |mux21_1b:inst31|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst31                                          ; work         ;
;       |mux21_1b:inst3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst3                                           ; work         ;
;       |mux21_1b:inst4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst4                                           ; work         ;
;       |mux21_1b:inst5|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst5                                           ; work         ;
;       |mux21_1b:inst6|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst6                                           ; work         ;
;       |mux21_1b:inst7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst7                                           ; work         ;
;       |mux21_1b:inst8|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst8                                           ; work         ;
;       |mux21_1b:inst9|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst9                                           ; work         ;
;       |mux21_1b:inst|                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst4|mux21_1b:inst                                            ; work         ;
;    |mux21_32b:inst9|                 ; 31 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9                                                          ; work         ;
;       |mux21_1b:inst10|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst10                                          ; work         ;
;       |mux21_1b:inst11|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst11                                          ; work         ;
;       |mux21_1b:inst12|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst12                                          ; work         ;
;       |mux21_1b:inst13|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst13                                          ; work         ;
;       |mux21_1b:inst14|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst14                                          ; work         ;
;       |mux21_1b:inst15|              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst15                                          ; work         ;
;       |mux21_1b:inst16|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst16                                          ; work         ;
;       |mux21_1b:inst17|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst17                                          ; work         ;
;       |mux21_1b:inst18|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst18                                          ; work         ;
;       |mux21_1b:inst19|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst19                                          ; work         ;
;       |mux21_1b:inst20|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst20                                          ; work         ;
;       |mux21_1b:inst21|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst21                                          ; work         ;
;       |mux21_1b:inst22|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst22                                          ; work         ;
;       |mux21_1b:inst23|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst23                                          ; work         ;
;       |mux21_1b:inst24|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst24                                          ; work         ;
;       |mux21_1b:inst25|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst25                                          ; work         ;
;       |mux21_1b:inst26|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst26                                          ; work         ;
;       |mux21_1b:inst27|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst27                                          ; work         ;
;       |mux21_1b:inst28|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst28                                          ; work         ;
;       |mux21_1b:inst29|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst29                                          ; work         ;
;       |mux21_1b:inst2|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst2                                           ; work         ;
;       |mux21_1b:inst30|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst30                                          ; work         ;
;       |mux21_1b:inst31|              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst31                                          ; work         ;
;       |mux21_1b:inst3|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst3                                           ; work         ;
;       |mux21_1b:inst4|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst4                                           ; work         ;
;       |mux21_1b:inst5|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst5                                           ; work         ;
;       |mux21_1b:inst6|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst6                                           ; work         ;
;       |mux21_1b:inst7|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst7                                           ; work         ;
;       |mux21_1b:inst8|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst8                                           ; work         ;
;       |mux21_1b:inst9|               ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|mux21_32b:inst9|mux21_1b:inst9                                           ; work         ;
;    |ula_32b:inst1|                   ; 709 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1                                                            ; work         ;
;       |add_sub:inst3|                ; 82 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3                                              ; work         ;
;          |full_adder:inst10|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst10                            ; work         ;
;          |full_adder:inst11|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst11                            ; work         ;
;          |full_adder:inst12|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst12                            ; work         ;
;          |full_adder:inst13|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst13                            ; work         ;
;          |full_adder:inst14|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst14                            ; work         ;
;          |full_adder:inst15|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst15                            ; work         ;
;          |full_adder:inst16|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst16                            ; work         ;
;          |full_adder:inst17|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst17                            ; work         ;
;          |full_adder:inst18|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst18                            ; work         ;
;          |full_adder:inst19|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst19                            ; work         ;
;          |full_adder:inst1|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst1                             ; work         ;
;          |full_adder:inst20|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst20                            ; work         ;
;          |full_adder:inst21|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst21                            ; work         ;
;          |full_adder:inst22|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst22                            ; work         ;
;          |full_adder:inst23|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst23                            ; work         ;
;          |full_adder:inst24|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst24                            ; work         ;
;          |full_adder:inst25|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst25                            ; work         ;
;          |full_adder:inst26|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst26                            ; work         ;
;          |full_adder:inst27|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst27                            ; work         ;
;          |full_adder:inst2|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst2                             ; work         ;
;          |full_adder:inst3|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst3                             ; work         ;
;          |full_adder:inst4|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst4                             ; work         ;
;          |full_adder:inst5|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst5                             ; work         ;
;          |full_adder:inst6|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst6                             ; work         ;
;          |full_adder:inst7|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst7                             ; work         ;
;          |full_adder:inst88|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst88                            ; work         ;
;          |full_adder:inst8|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst8                             ; work         ;
;          |full_adder:inst99|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst99                            ; work         ;
;          |full_adder:inst9|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst9                             ; work         ;
;          |full_adder:inst|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|add_sub:inst3|full_adder:inst                              ; work         ;
;       |and32:inst12|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|and32:inst12                                               ; work         ;
;       |mux21_32b:inst2|              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux21_32b:inst2                                            ; work         ;
;          |mux21_1b:inst16|           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux21_32b:inst2|mux21_1b:inst16                            ; work         ;
;          |mux21_1b:inst1|            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux21_32b:inst2|mux21_1b:inst1                             ; work         ;
;       |mux81_32b:inst9|              ; 300 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9                                            ; work         ;
;          |mux21_32b:inst12|          ; 249 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12                           ; work         ;
;             |mux21_1b:inst10|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst10           ; work         ;
;             |mux21_1b:inst11|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst11           ; work         ;
;             |mux21_1b:inst12|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst12           ; work         ;
;             |mux21_1b:inst13|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst13           ; work         ;
;             |mux21_1b:inst14|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst14           ; work         ;
;             |mux21_1b:inst15|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst15           ; work         ;
;             |mux21_1b:inst16|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst16           ; work         ;
;             |mux21_1b:inst17|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst17           ; work         ;
;             |mux21_1b:inst18|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst18           ; work         ;
;             |mux21_1b:inst19|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst19           ; work         ;
;             |mux21_1b:inst1|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst1            ; work         ;
;             |mux21_1b:inst20|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst20           ; work         ;
;             |mux21_1b:inst21|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst21           ; work         ;
;             |mux21_1b:inst22|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst22           ; work         ;
;             |mux21_1b:inst23|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst23           ; work         ;
;             |mux21_1b:inst24|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst24           ; work         ;
;             |mux21_1b:inst25|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst25           ; work         ;
;             |mux21_1b:inst26|        ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst26           ; work         ;
;             |mux21_1b:inst27|        ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst27           ; work         ;
;             |mux21_1b:inst28|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst28           ; work         ;
;             |mux21_1b:inst29|        ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst29           ; work         ;
;             |mux21_1b:inst2|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst2            ; work         ;
;             |mux21_1b:inst30|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst30           ; work         ;
;             |mux21_1b:inst31|        ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst31           ; work         ;
;             |mux21_1b:inst3|         ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst3            ; work         ;
;             |mux21_1b:inst4|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst4            ; work         ;
;             |mux21_1b:inst5|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst5            ; work         ;
;             |mux21_1b:inst6|         ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst6            ; work         ;
;             |mux21_1b:inst7|         ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst7            ; work         ;
;             |mux21_1b:inst8|         ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst8            ; work         ;
;             |mux21_1b:inst9|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst9            ; work         ;
;             |mux21_1b:inst|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst             ; work         ;
;          |mux21_32b:inst1|           ; 34 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst1                            ; work         ;
;             |mux21_1b:inst|          ; 34 (34)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst1|mux21_1b:inst              ; work         ;
;          |mux21_32b:inst2|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst2                            ; work         ;
;             |mux21_1b:inst30|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst2|mux21_1b:inst30            ; work         ;
;             |mux21_1b:inst31|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst2|mux21_1b:inst31            ; work         ;
;          |mux21_32b:inst3|           ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst3                            ; work         ;
;             |mux21_1b:inst30|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst3|mux21_1b:inst30            ; work         ;
;             |mux21_1b:inst31|        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst3|mux21_1b:inst31            ; work         ;
;          |mux21_32b:inst8|           ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst8                            ; work         ;
;             |mux21_1b:inst16|        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst8|mux21_1b:inst16            ; work         ;
;             |mux21_1b:inst1|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst8|mux21_1b:inst1             ; work         ;
;             |mux21_1b:inst|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst8|mux21_1b:inst              ; work         ;
;          |mux21_32b:inst|            ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst                             ; work         ;
;             |mux21_1b:inst30|        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst|mux21_1b:inst30             ; work         ;
;       |or32:inst|                    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|or32:inst                                                  ; work         ;
;       |set_on_less_than:inst1|       ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1                                     ; work         ;
;          |magnitude32b:inst|         ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|magnitude32b:inst                   ; work         ;
;             |magnitude1b:inst9|      ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|magnitude32b:inst|magnitude1b:inst9 ; work         ;
;       |shift_left_logic:inst4|       ; 119 (119)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|shift_left_logic:inst4                                     ; work         ;
;       |shift_right_arithmetic:inst8| ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|shift_right_arithmetic:inst8                               ; work         ;
;       |shift_right_logic:inst7|      ; 96 (96)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|shift_right_logic:inst7                                    ; work         ;
;       |xor32:inst10|                 ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |risc_v32i|ula_32b:inst1|xor32:inst10                                               ; work         ;
+--------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                       ; IP Include File                                                                           ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|magnitude32b:inst|lpm_constant2:inst2 ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant2.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4                   ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst6                   ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst8                   ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst10                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst12                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst14                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst16                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst18                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst20                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst22                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst24                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst26                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst28                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst30                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst32                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst34                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst36                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst38                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst40                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst42                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst44                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst46                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst48                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst50                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst52                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst54                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst56                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst58                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst60                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst62                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst63                  ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant1.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2                 ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant2.vhd ;
; Altera ; LPM_CONSTANT ; 13.1    ; N/A          ; N/A          ; |risc_v32i|add4:inst40|lpm_constant0:inst                                             ; E:/Workspace/arquitetura_processadores/TrabalhoM3/TrabalhoFinalRISCV32i/lpm_constant0.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                       ;
+--------------------------------------------+---------------------------------------------+
; Register name                              ; Reason for Removal                          ;
+--------------------------------------------+---------------------------------------------+
; banco_registradores:inst6|registers[0][30] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][29] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][28] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][27] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][26] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][25] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][24] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][23] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][22] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][21] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][20] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][19] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][18] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][17] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][16] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][15] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][14] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][13] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][12] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][11] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][10] ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][9]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][8]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][7]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][6]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][5]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][4]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][3]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][2]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][1]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][0]  ; Stuck at GND due to stuck port clock_enable ;
; banco_registradores:inst6|registers[0][31] ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 32     ;                                             ;
+--------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                              ;
+--------------------------------------------+--------------------------------+--------------------------------------------+
; Register name                              ; Reason for Removal             ; Registers Removed due to This Register     ;
+--------------------------------------------+--------------------------------+--------------------------------------------+
; banco_registradores:inst6|registers[0][29] ; Stuck at GND                   ; banco_registradores:inst6|registers[0][31] ;
;                                            ; due to stuck port clock_enable ;                                            ;
+--------------------------------------------+--------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1024  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 32:1               ; 30 bits   ; 630 LEs       ; 630 LEs              ; 0 LEs                  ; No         ; |risc_v32i|banco_registradores:inst6|Mux12                                      ;
; 33:1               ; 2 bits    ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |risc_v32i|banco_registradores:inst6|o_RS1[0]                                   ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |risc_v32i|banco_registradores:inst6|o_RS2[10]                                  ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst8|inst2  ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst23|inst2 ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst6|inst2  ;
; 13:1               ; 4 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst27|inst2 ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst3|inst2  ;
; 14:1               ; 2 bits    ; 18 LEs        ; 16 LEs               ; 2 LEs                  ; No         ; |risc_v32i|ula_32b:inst1|mux81_32b:inst9|mux21_32b:inst12|mux21_1b:inst29|inst2 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                      ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                                                             ;
+--------------------+------------------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                              ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                    ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                           ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst6|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                              ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                    ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                           ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst8|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                              ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                    ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                    ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                           ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                           ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst10|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst12|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst14|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst16|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst18|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst20|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst22|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst24|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst26|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst28|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst30|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst32|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst34|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst36|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst38|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst40|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst42|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst44|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst46|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst48|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst50|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst52|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst54|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst56|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst58|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst60|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst62|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst63|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                               ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                     ;
; LPM_CVALUE         ; 0                ; Signed Integer                                                                                     ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                            ;
; CBXI_PARAMETER     ; lpm_constant_3e6 ; Untyped                                                                                            ;
+--------------------+------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ula_32b:inst1|set_on_less_than:inst1|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                                                                ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH          ; 1                ; Signed Integer                                                                                                      ;
; LPM_CVALUE         ; 1                ; Signed Integer                                                                                                      ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                                                                                                             ;
; CBXI_PARAMETER     ; lpm_constant_4e6 ; Untyped                                                                                                             ;
+--------------------+------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Jul 06 19:43:06 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off risc_v32i -c risc_v32i
Warning (125092): Tcl Script File testes/lpm_constant0.qip not found
    Info (125063): set_global_assignment -name QIP_FILE testes/lpm_constant0.qip
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fontes/shift_right_logic.vhd
    Info (12022): Found design unit 1: shift_right_logic-arch_SRL
    Info (12023): Found entity 1: shift_right_logic
Info (12021): Found 2 design units, including 1 entities, in source file fontes/shift_right_arithmetic.vhd
    Info (12022): Found design unit 1: shift_right_arithmetic-arch_SRA
    Info (12023): Found entity 1: shift_right_arithmetic
Info (12021): Found 2 design units, including 1 entities, in source file fontes/shift_left_logic.vhd
    Info (12022): Found design unit 1: shift_left_logic-arch_SLL
    Info (12023): Found entity 1: shift_left_logic
Info (12021): Found 2 design units, including 1 entities, in source file fontes/shift_left_arithmetic.vhd
    Info (12022): Found design unit 1: shift_left_arithmetic-arch_SLA
    Info (12023): Found entity 1: shift_left_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file fontes/xor32.bdf
    Info (12023): Found entity 1: xor32
Info (12021): Found 1 design units, including 1 entities, in source file fontes/signal_ext12_32.bdf
    Info (12023): Found entity 1: signal_ext12_32
Info (12021): Found 1 design units, including 1 entities, in source file fontes/risc_v32i.bdf
    Info (12023): Found entity 1: risc_v32i
Info (12021): Found 2 design units, including 1 entities, in source file fontes/pc.vhd
    Info (12022): Found design unit 1: PC-arch_PC
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file fontes/or32.bdf
    Info (12023): Found entity 1: or32
Info (12021): Found 2 design units, including 1 entities, in source file fontes/memoria_instrucao.vhd
    Info (12022): Found design unit 1: memoria_instrucao-arch_memoria_instrucao
    Info (12023): Found entity 1: memoria_instrucao
Info (12021): Found 1 design units, including 1 entities, in source file fontes/full_adder32.bdf
    Info (12023): Found entity 1: full_adder32
Info (12021): Found 1 design units, including 1 entities, in source file fontes/full_adder.bdf
    Info (12023): Found entity 1: full_adder
Info (12021): Found 2 design units, including 1 entities, in source file fontes/banco_registradores.vhd
    Info (12022): Found design unit 1: banco_registradores-arch_banco_registradores
    Info (12023): Found entity 1: banco_registradores
Info (12021): Found 1 design units, including 1 entities, in source file fontes/and32.bdf
    Info (12023): Found entity 1: and32
Info (12021): Found 1 design units, including 1 entities, in source file fontes/add_sub.bdf
    Info (12023): Found entity 1: add_sub
Info (12021): Found 1 design units, including 1 entities, in source file fontes/mux21_1b.bdf
    Info (12023): Found entity 1: mux21_1b
Info (12021): Found 1 design units, including 1 entities, in source file fontes/mux21_32b.bdf
    Info (12023): Found entity 1: mux21_32b
Info (12021): Found 1 design units, including 1 entities, in source file fontes/mux81_32b.bdf
    Info (12023): Found entity 1: mux81_32b
Info (12021): Found 4 design units, including 2 entities, in source file lpm_constant0.vhd
    Info (12022): Found design unit 1: lpm_constant0_lpm_constant_v09-RTL
    Info (12022): Found design unit 2: lpm_constant0-RTL
    Info (12023): Found entity 1: lpm_constant0_lpm_constant_v09
    Info (12023): Found entity 2: lpm_constant0
Info (12021): Found 1 design units, including 1 entities, in source file fontes/add4.bdf
    Info (12023): Found entity 1: add4
Info (12021): Found 1 design units, including 1 entities, in source file fontes/controle.bdf
    Info (12023): Found entity 1: controle
Info (12021): Found 1 design units, including 1 entities, in source file fontes/divisorfrequencia.bdf
    Info (12023): Found entity 1: DivisorFrequencia
Info (12021): Found 1 design units, including 1 entities, in source file fontes/ula_32b.bdf
    Info (12023): Found entity 1: ula_32b
Info (12021): Found 1 design units, including 1 entities, in source file fontes/set_on_less_than.bdf
    Info (12023): Found entity 1: set_on_less_than
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant1.vhd
    Info (12022): Found design unit 1: lpm_constant1-SYN
    Info (12023): Found entity 1: lpm_constant1
Info (12021): Found 1 design units, including 1 entities, in source file fontes/magnitude1b.bdf
    Info (12023): Found entity 1: magnitude1b
Info (12021): Found 1 design units, including 1 entities, in source file fontes/magnitude32b.bdf
    Info (12023): Found entity 1: magnitude32b
Info (12021): Found 2 design units, including 1 entities, in source file lpm_constant2.vhd
    Info (12022): Found design unit 1: lpm_constant2-SYN
    Info (12023): Found entity 1: lpm_constant2
Info (12021): Found 1 design units, including 1 entities, in source file fontes/ula_control.bdf
    Info (12023): Found entity 1: ula_control
Info (12021): Found 1 design units, including 1 entities, in source file fontes/branch_control.bdf
    Info (12023): Found entity 1: branch_control
Info (12021): Found 1 design units, including 1 entities, in source file fontes/mux81_1b.bdf
    Info (12023): Found entity 1: mux81_1b
Info (12021): Found 1 design units, including 1 entities, in source file fontes/organiza_imed.bdf
    Info (12023): Found entity 1: organiza_imed
Info (12127): Elaborating entity "risc_v32i" for the top level hierarchy
Info (12128): Elaborating entity "controle" for hierarchy "controle:inst3"
Warning (275011): Block or symbol "NOT" of instance "inst3" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst5" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst7" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst25" overlaps another block or symbol
Warning (275011): Block or symbol "NOT" of instance "inst27" overlaps another block or symbol
Info (12128): Elaborating entity "memoria_instrucao" for hierarchy "memoria_instrucao:inst5"
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst"
Info (12128): Elaborating entity "mux21_32b" for hierarchy "mux21_32b:inst9"
Info (12128): Elaborating entity "mux21_1b" for hierarchy "mux21_32b:inst9|mux21_1b:inst"
Info (12128): Elaborating entity "branch_control" for hierarchy "branch_control:inst7"
Info (12128): Elaborating entity "mux81_1b" for hierarchy "branch_control:inst7|mux81_1b:inst2"
Info (12128): Elaborating entity "magnitude32b" for hierarchy "branch_control:inst7|magnitude32b:inst"
Info (12128): Elaborating entity "magnitude1b" for hierarchy "branch_control:inst7|magnitude32b:inst|magnitude1b:inst33"
Info (12128): Elaborating entity "lpm_constant2" for hierarchy "branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "branch_control:inst7|magnitude32b:inst|lpm_constant2:inst2|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "banco_registradores" for hierarchy "banco_registradores:inst6"
Info (12128): Elaborating entity "ula_32b" for hierarchy "ula_32b:inst1"
Info (12128): Elaborating entity "mux81_32b" for hierarchy "ula_32b:inst1|mux81_32b:inst9"
Info (12128): Elaborating entity "add_sub" for hierarchy "ula_32b:inst1|add_sub:inst3"
Info (12128): Elaborating entity "full_adder" for hierarchy "ula_32b:inst1|add_sub:inst3|full_adder:inst29"
Info (12128): Elaborating entity "shift_left_logic" for hierarchy "ula_32b:inst1|shift_left_logic:inst4"
Info (12128): Elaborating entity "set_on_less_than" for hierarchy "ula_32b:inst1|set_on_less_than:inst1"
Info (12128): Elaborating entity "lpm_constant1" for hierarchy "ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4|lpm_constant:LPM_CONSTANT_component"
Info (12130): Elaborated megafunction instantiation "ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4|lpm_constant:LPM_CONSTANT_component"
Info (12133): Instantiated megafunction "ula_32b:inst1|set_on_less_than:inst1|lpm_constant1:inst4|lpm_constant:LPM_CONSTANT_component" with the following parameter:
    Info (12134): Parameter "lpm_cvalue" = "0"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "1"
Info (12128): Elaborating entity "xor32" for hierarchy "ula_32b:inst1|xor32:inst10"
Info (12128): Elaborating entity "shift_right_logic" for hierarchy "ula_32b:inst1|shift_right_logic:inst7"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "ula_32b:inst1|shift_right_arithmetic:inst8"
Info (12128): Elaborating entity "or32" for hierarchy "ula_32b:inst1|or32:inst"
Warning (275008): Primitive "OR2" of instance "inst39" not used
Warning (275008): Primitive "OR2" of instance "inst40" not used
Info (12128): Elaborating entity "and32" for hierarchy "ula_32b:inst1|and32:inst12"
Info (12128): Elaborating entity "signal_ext12_32" for hierarchy "signal_ext12_32:inst2"
Info (12128): Elaborating entity "add4" for hierarchy "add4:inst40"
Info (12128): Elaborating entity "lpm_constant0" for hierarchy "add4:inst40|lpm_constant0:inst"
Info (12128): Elaborating entity "lpm_constant0_lpm_constant_v09" for hierarchy "add4:inst40|lpm_constant0:inst|lpm_constant0_lpm_constant_v09:lpm_constant0_lpm_constant_v09_component"
Info (12128): Elaborating entity "full_adder32" for hierarchy "full_adder32:inst12"
Info (12128): Elaborating entity "organiza_imed" for hierarchy "organiza_imed:inst13"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3754 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 227 output pins
    Info (21061): Implemented 3525 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4918 megabytes
    Info: Processing ended: Thu Jul 06 19:45:33 2023
    Info: Elapsed time: 00:02:27
    Info: Total CPU time (on all processors): 00:02:26


