[["Panel: The Electronics Industry Supply Chain: Who Will Do What?", ["Rita Glover", "Marc Halpern", "Rich Becks", "Richard Kubin", "Henry Jurgens", "Rick Cassidy", "Ted Vucurevich"], "https://doi.org/10.1145/378239.378242"], ["Future Performance Challenges in Nanometer Design.", ["Dennis Sylvester", "Himanshu Kaul"], "https://doi.org/10.1145/378239.378245"], ["IC Design in High-Cost Nanometer-Technologies Era.", ["Wojciech Maly"], "https://doi.org/10.1145/378239.378249"], ["LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs.", ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana"], "https://doi.org/10.1145/378239.378252"], ["Robust Interfaces for Mixed-Timing Systems with Application to Latency-Insensitive Protocols.", ["Tiberiu Chelcea", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378256"], ["Latency-Driven Design of Multi-Purpose Systems-On-Chip.", ["Seapahn Meguerdichian", "Milenko Drinic", "Darko Kirovski"], "https://doi.org/10.1145/378239.378258"], ["Estimation of Speed, Area, and Power of Parameterizable, Soft IP.", ["Jagesh V. Sanghavi", "Albert Wang"], "https://doi.org/10.1145/378239.378259"], ["Formal Property Verification by Abstraction Refinement with Formal, Simulation and Hybrid Engines.", ["Dong Wang", "Pei-Hsin Ho", "Jiang Long", "James H. Kukula", "Yunshan Zhu", "Hi-Keung Tony Ma", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378260"], ["Scalable Hybrid Verification of Complex Microprocessors.", ["Maher N. Mneimneh", "Fadi A. Aloul", "Christopher T. Weaver", "Saugata Chatterjee", "Karem A. Sakallah", "Todd M. Austin"], "https://doi.org/10.1145/378239.378265"], ["Symbolic RTL Simulation.", ["Alfred Kolbl", "James H. Kukula", "Robert F. Damiano"], "https://doi.org/10.1145/378239.378278"], ["A Unified DFT Architecture for Use with IEEE 1149.1 and VSIA/IEEE P1500 Compliant Test Access Controllers.", ["Bulent I. Dervisoglu"], "https://doi.org/10.1145/378239.378280"], ["Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip.", ["Wei-Cheng Lai", "Kwang-Ting Cheng"], "https://doi.org/10.1145/378239.378282"], ["Test Strategies for BIST at the Algorithmic and Register-Transfer Levels.", ["Kelly A. Ockunzzi", "Christos A. Papachristou"], "https://doi.org/10.1145/378239.378289"], ["Panel: The Next HDL: If C++ is the Answer, What was the Question?", ["Rajesh K. Gupta", "Shishpal Rawat", "Ingrid Verbauwhede", "Gerard Berry", "Ramesh Chandra", "Daniel Gajski", "Kris Konigsfeld", "Patrick Schaumont"], "https://doi.org/10.1145/378239.378330"], ["Reticle Enhancement Technology: Implications and Challenges for Physical Design.", ["Warren Grobman", "M. Thompson", "R. Wang", "C. Yuan", "Ruiqi Tian", "E. Demircan"], "https://doi.org/10.1145/378239.378332"], ["Enabling Alternating Phase Shifted Mask Designs for a Full Logic Gate Level: Design Rules and Design Rule Checking.", ["Lars Liebmann", "Jennifer Lund", "Fook-Luen Heng", "Ioana Graur"], "https://doi.org/10.1145/378239.378333"], ["Layout Design Methodologies for Sub-Wavelength Manufacturing.", ["Michael L. Rieger", "Jeffrey P. Mayhew", "Sridhar Panchapakesan"], "https://doi.org/10.1145/378239.378338"], ["Adoption of OPC and the Impact on Design and Layout.", ["Franklin M. Schellenberg", "Olivier Toublan", "Luigi Capodieci", "Bob Socha"], "https://doi.org/10.1145/378239.379498"], ["A Practical Application of Full-Feature Alternating Phase-Shifting Technology for a Phase-Aware Standard-Cell Design Flow.", ["Michael Sanie", "Michel Cote", "Philippe Hurat", "Vinod Malhotra"], "https://doi.org/10.1145/378239.378346"], ["Layout-Driven Hot-Carrier Degradation Minimization Using Logic Restructuring Techniques.", ["Chih-Wei Jim Chang", "Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378352"], ["An Algorithm for Bi-Decomposition of Logic Functions.", ["Alan Mishchenko", "Bernd Steinbach", "Marek A. Perkowski"], "https://doi.org/10.1145/378239.378353"], ["Factoring and Recognition of Read-Once Functions using Cographs and Normality.", ["Martin Charles Golumbic", "Aviad Mintz", "Udi Rotics"], "https://doi.org/10.1145/378239.378356"], ["Logic Minimization using Exclusive OR Gates.", ["Valentina Ciriani"], "https://doi.org/10.1145/378239.378361"], ["Design of Half-Rate Clock and Data Recovery Circuits for Optical Communication Systems.", ["Jafar Savoj", "Behzad Razavi"], "https://doi.org/10.1145/378239.378366"], ["A Novel Method for Stochastic Nonlinearity Analysis of a CMOS Pipeline ADC.", ["David Goren", "Eliyahu Shamsaev", "Israel A. Wagner"], "https://doi.org/10.1145/378239.378370"], ["Behavioral Partitioning in the Synthesis of Mixed Analog-Digital Systems.", ["Sree Ganesan", "Ranga Vemuri"], "https://doi.org/10.1145/378239.378373"], ["Efficient DDD-based Symbolic Analysis of Large Linear Analog Circuits.", ["Wim Verhaegen", "Georges G. E. Gielen"], "https://doi.org/10.1145/378239.378384"], ["Random Limited-Scan to Improve Random Pattern Testing of Scan Circuits.", ["Irith Pomeranz"], "https://doi.org/10.1145/378239.378385"], ["Test Volume and Application Time Reduction Through Scan Chain Concealment.", ["Ismet Bayraktaroglu", "Alex Orailoglu"], "https://doi.org/10.1145/378239.378388"], ["An Approach to Test Compaction for Scan Circuits that Enhances At-Speed Testing.", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/378239.378390"], ["Generating Efficient Tests for Continuous Scan.", ["Sying-Jyan Wang", "Sheng-Nan Chiou"], "https://doi.org/10.1145/378239.378393"], ["Combining Low-Power Scan Testing and Test Data Compression for System-on-a-Chip.", ["Anshuman Chandra", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/378239.378396"], ["Panel: Your Core - My Problem? Integration and Verification of IP.", ["Gabe Moretti", "Tim Hopes", "Ramesh Narayanaswamy", "Nanette Collins", "Dave Kelf", "Tom Anderson", "Janick Bergeron", "Ashish Dixit", "Peter Flake"], "https://doi.org/10.1145/378239.378395"], ["A Quick Safari Through the Reconfiguration Jungle.", ["Patrick Schaumont", "Ingrid Verbauwhede", "Kurt Keutzer", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378404"], ["Re-Configurable Computing in Wireless.", ["Bill Salefski", "Levent Caglar"], "https://doi.org/10.1145/378239.378459"], ["Hardware/Software Instruction Set Configurability for System-on-Chip Processors.", ["Albert Wang", "Earl Killian", "Dror E. Maydan", "Chris Rowen"], "https://doi.org/10.1145/378239.378460"], ["A Practical Methodology for Early Buffer and Wire Resource Allocation.", ["Charles J. Alpert", "Jiang Hu", "Sachin S. Sapatnekar", "Paul Villarrubia"], "https://doi.org/10.1145/378239.378461"], ["Creating and Exploiting Flexibility in Steiner Trees.", ["Elaheh Bozorgzadeh", "Ryan Kastner", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.378462"], ["Simultaneous Shield Insertion and Net Ordering under Explicit RLC Noise Constraint.", ["Kevin M. Lepak", "Irwan Luwandi", "Lei He"], "https://doi.org/10.1145/378239.378463"], ["On Optimum Switch Box Designs for 2-D FPGAs.", ["Hongbing Fan", "Jiping Liu", "Yu-Liang Wu", "Chak-Chung Cheung"], "https://doi.org/10.1145/378239.378464"], ["Dependency Preserving Probabilistic Modeling of Switching Activity using Bayesian Networks.", ["Sanjukta Bhanja", "N. Ranganathan"], "https://doi.org/10.1145/378239.378465"], ["A Static Estimation Technique of Power Sensitivity in Logic Circuits.", ["Taewhan Kim", "Ki-Seok Chung", "Chien-Liang Liu"], "https://doi.org/10.1145/378239.378466"], ["JouleTrack - A Web Based Tool for Software Energy Profiling.", ["Amit Sinha", "Anantha Chandrakasan"], "https://doi.org/10.1145/378239.378467"], ["Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors.", ["Miroslav N. Velev", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378469"], ["Circuit-based Boolean Reasoning.", ["Andreas Kuehlmann", "Malay K. Ganai", "Viresh Paruthi"], "https://doi.org/10.1145/378239.378470"], ["Checking Equivalence for Partial Implementations.", ["Christoph Scholl", "Bernd Becker"], "https://doi.org/10.1145/378239.378471"], ["Validating the Intel Pentium 4 Microprocessor.", ["Bob Bentley"], "https://doi.org/10.1145/378239.378473"], ["Nuts and Bolts of Core and SoC Verification.", ["Ken Albin"], "https://doi.org/10.1145/378239.378475"], ["Teaching Future Verification Engineers: The Forgotten Side of Logic Design.", ["Fusun Ozguner", "Duane W. Marhefka", "Joanne DeGroat", "Bruce Wile", "Jennifer Stofer", "Lyle Hanrahan"], "https://doi.org/10.1145/378239.378477"], ["SoC Integration of Reusable Baseband Bluetooth IP.", ["Torbjorn Grahm", "Barry Clark"], "https://doi.org/10.1145/378239.378478"], ["One-chip Bluetooth ASIC Challenges.", ["Paul T. M. van Zeijl"], "https://doi.org/10.1145/378239.378479"], ["Transformations for the Synthesis and Optimization of Asynchronous Distributed Control.", ["Michael Theobald", "Steven M. Nowick"], "https://doi.org/10.1145/378239.378480"], ["Speculation Techniques for High Level Synthesis of Control Intensive Designs.", ["Sumit Gupta", "Nick Savoiu", "Sunwoo Kim", "Nikil D. Dutt", "Rajesh K. Gupta", "Alexandru Nicolau"], "https://doi.org/10.1145/378239.378481"], ["Parallelizing DSP Nested Loops on Reconfigurable Architectures using Data Context Switching.", ["Kiran Bondalapati"], "https://doi.org/10.1145/378239.378483"], ["Using Symbolic Algebra in Algorithmic Level DSP Synthesis.", ["Armita Peymandoust", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.378485"], ["Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis.", ["Clayton B. McDonald", "Randal E. Bryant"], "https://doi.org/10.1145/378239.378486"], ["A New Gate Delay Model for Simultaneous Switching and Its Applications.", ["Liang-Chi Chen", "Sandeep K. Gupta", "Melvin A. Breuer"], "https://doi.org/10.1145/378239.378488"], ["Static Timing Analysis Including Power Supply Noise Effect on Propagation Delay in VLSI Circuits.", ["Geng Bai", "Sudhakar Bobba", "Ibrahim N. Hajj"], "https://doi.org/10.1145/378239.378489"], ["Simulation-Based Test Algorithm Generation and Port Scheduling for Multi-Port Memories.", ["Chi-Feng Wu", "Chih-Tsun Huang", "Kuo-Liang Cheng", "Chih-Wea Wang", "Cheng-Wen Wu"], "https://doi.org/10.1145/378239.378491"], ["Improving Bus Test Via IDDT and Boundary Scan.", ["Shih-Yu Yang", "Christos A. Papachristou", "Massood Tabib-Azar"], "https://doi.org/10.1145/378239.378493"], ["Fault Characterizations and Design-for-Testability Technique for Detecting IDDQ Faults in CMOS/BiCMOS Circuits.", ["Kaamran Raahemifar", "Majid Ahmadi"], "https://doi.org/10.1145/378239.378496"], ["Testing for Interconnect Crosstalk Defects Using On-Chip Embedded Processor Cores.", ["Li Chen", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/378239.378498"], ["Panel: (When) Will FPGAs Kill ASICs?", ["Rob A. Rutenbar", "Max Baron", "Thomas Daniel", "Rajeev Jayaraman", "Zvi Or-Bach", "Jonathan Rose", "Carl Sechen"], "https://doi.org/10.1145/378239.378499"], ["Inductance 101: Modeling and Extraction.", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378500"], ["Inductance 101: Analysis and Design Issues.", ["Kaushik Gala", "David T. Blaauw", "Junfeng Wang", "Vladimir Zolotov", "Min Zhao"], "https://doi.org/10.1145/378239.378501"], ["Modeling Magnetic Coupling for On-Chip Interconnect.", ["Michael W. Beattie", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378504"], ["Min/max On-Chip Inductance Models and Delay Metrics.", ["Yi-Chang Lu", "Mustafa Celik", "Tak Young", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.378506"], ["Utilizing Memory Bandwidth in DSP Embedded Processors.", ["Catherine H. Gebotys"], "https://doi.org/10.1145/378239.378520"], ["Address Code Generation for Digital Signal Processors.", ["Sathishkumar Udayanarayanan", "Chaitali Chakrabarti"], "https://doi.org/10.1145/378239.378521"], ["Reducing Memory Requirements of Nested Loops for Embedded Systems.", ["J. Ramanujam", "Jinpyo Hong", "Mahmut T. Kandemir", "Amit Narayan"], "https://doi.org/10.1145/378239.378523"], ["Detection of Partially Simultaneously Alive Signals in Storage Requirement Estimation for Data Intensive Applications.", ["Per Gunnar Kjeldsberg", "Francky Catthoor", "Einar J. Aas"], "https://doi.org/10.1145/378239.378525"], ["A New Structural Pattern Matching Algorithm for Technology Mapping.", ["Min Zhao", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378526"], ["Technology Mapping for SOI Domino Logic Incorporating Solutions for the Parasitic Bipolar Effect.", ["Shrirang K. Karandikar", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/378239.378527"], ["Latency and Latch Count Minimization in Wave Steered Circuits.", ["Amit Singh", "Arindam Mukherjee", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.378529"], ["Performance-Driven Multi-Level Clustering with Application to Hierarchical FPGA Mapping.", ["Jason Cong", "Michail Romesis"], "https://doi.org/10.1145/378239.378532"], ["Application of Constraint-Based Heuristics in Collaborative Design.", ["Juan Antonio Carballo", "Stephen W. Director"], "https://doi.org/10.1145/378239.378533"], ["A Universal Client for Distributed Networked Design and Computing.", ["Franc Brglez", "Hemang Lavana"], "https://doi.org/10.1145/378239.378534"], ["Hypermedia-Aided Design.", ["Darko Kirovski", "Milenko Drinic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378536"], ["A Framework for Object Oriented Hardware Specification, Verification, and Synthesis.", ["Tommy Kuhn", "Tobias Oppold", "Markus Winterholer", "Wolfgang Rosenstiel", "Mark Edwards", "Yaron Kashai"], "https://doi.org/10.1145/378239.378537"], ["Panel: When Will the Analog Design Flow Catch Up with Digital Methodology?", ["Georges G. E. Gielen", "Mike Sottak", "Mike Murray", "Linda Kaye", "Maria del Mar Hershenson", "Kenneth S. Kundert", "Philippe Magarshack", "Akria Matsuzawa", "Ronald A. Rohrer", "Ping Yang"], "https://doi.org/10.1145/378239.378539"], ["Achieving 550Mhz in an ASIC Methodology.", ["David G. Chinnery", "Borivoje Nikolic", "Kurt Keutzer"], "https://doi.org/10.1145/378239.378542"], ["A Semi-Custom Design Flow in High-Performance Microprocessor Design.", ["Gregory A. Northrop", "Pong-Fei Lu"], "https://doi.org/10.1145/378239.378546"], ["Reducing the Frequency Gap Between ASIC and Custom Designs: A Custom Perspective.", ["Stephen E. Rich", "Matthew J. Parker", "Jim Schwartz"], "https://doi.org/10.1145/378239.378548"], ["Low-Energy Intra-Task Voltage Scheduling Using Static Timing Analysis.", ["Dongkun Shin", "Jihong Kim", "Seongsoo Lee"], "https://doi.org/10.1145/378239.378551"], ["Battery-Aware Static Scheduling for Distributed Real-Time Embedded Systems.", ["Jiong Luo", "Niraj K. Jha"], "https://doi.org/10.1145/378239.378553"], ["An Approach to Incremental Design of Distributed Embedded Systems.", ["Paul Pop", "Petru Eles", "Traian Pop", "Zebo Peng"], "https://doi.org/10.1145/378239.378557"], ["Signal Representation Guided Synthesis Using Carry-Save Adders For Synchronous Data-path Circuits.", ["Zhan Yu", "Meng-Lin Yu", "Alan N. Willson Jr."], "https://doi.org/10.1145/378239.378560"], ["Improved Merging of Datapath Operators using Information Content and Required Precision Analysis.", ["Anmol Mathur", "Sanjeev Saluja"], "https://doi.org/10.1145/378239.378562"], ["Digital Filter Synthesis Based on Minimal Signed Digit Representation.", ["In-Cheol Park", "Hyeong-Ju Kang"], "https://doi.org/10.1145/378239.378564"], ["Publicly Detectable Techniques for the Protection of Virtual Components.", ["Gang Qu"], "https://doi.org/10.1145/378239.378565"], ["Watermarking of SAT using Combinatorial Isolation Lemmas.", ["Rupak Majumdar", "Jennifer L. Wong"], "https://doi.org/10.1145/378239.378566"], ["Watermarking Graph Partitioning Solutions.", ["Gregory Wolfe", "Jennifer L. Wong", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.378567"], ["Hardware Metering.", ["Farinaz Koushanfar", "Gang Qu"], "https://doi.org/10.1145/378239.378568"], ["Technical Visualizations in VLSI Design.", ["Phillip Restle"], "https://doi.org/10.1145/378239.378569"], ["Using Texture Mapping with Mipmapping to Render a VLSI Layout.", ["Jeff Solomon", "Mark Horowitz"], "https://doi.org/10.1145/378239.379012"], ["Web-based Algorithm Animation.", ["Marc Najork"], "https://doi.org/10.1145/378239.379013"], ["Speeding Up Control-Dominated Applications through Microarchitectural Customizations in Embedded Processors.", ["Peter Petrov", "Alex Orailoglu"], "https://doi.org/10.1145/378239.379014"], ["Automatic Generation of Application-Specific Architectures for Heterogeneous Multiprocessor System-on-Chip.", ["Damien Lyonnard", "Sungjoo Yoo", "Amer Baghdadi", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/378239.379015"], ["Dynamic Voltage Scaling and Power Management for Portable Systems.", ["Tajana Simunic", "Luca Benini", "Andrea Acquaviva", "Peter W. Glynn", "Giovanni De Micheli"], "https://doi.org/10.1145/378239.379016"], ["Chaff: Engineering an Efficient SAT Solver.", ["Matthew W. Moskewicz", "Conor F. Madigan", "Ying Zhao", "Lintao Zhang", "Sharad Malik"], "https://doi.org/10.1145/378239.379017"], ["Dynamic Detection and Removal of Inactive Clauses in SAT with Application in Image Computation.", ["Aarti Gupta", "Anubhav Gupta", "Zijiang Yang", "Pranav Ashar"], "https://doi.org/10.1145/378239.379018"], ["SATIRE: A New Incremental Satisfiability Engine.", ["Jesse Whittemore", "Joonyoung Kim", "Karem A. Sakallah"], "https://doi.org/10.1145/378239.379019"], ["A Framework for Low Complexity Static Learning.", ["Emil Gizdarski", "Hideo Fujiwara"], "https://doi.org/10.1145/378239.379020"], ["Fast Power/Ground Network Optimization Based on Equivalent Circuit Modeling.", ["Sheldon X.-D. Tan", "C.-J. Richard Shi"], "https://doi.org/10.1145/378239.379021"], ["An Interconnect Energy Model Considering Coupling Effects.", ["Taku Uchino", "Jason Cong"], "https://doi.org/10.1145/378239.379022"], ["Efficient Large-Scale Power Grid Analysis Based on Preconditioned Krylov-Subspace Iterative Methods.", ["Tsung-Hao Chen", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/378239.379023"], ["Using Conduction Modes Basis Functions for Efficient Electromagnetic Analysis of On-Chip and Off-Chip Interconnect.", ["Luca Daniel", "Alberto L. Sangiovanni-Vincentelli", "Jacob White"], "https://doi.org/10.1145/378239.379024"], ["Analysis of Non-Uniform Temperature-Dependent Interconnect Performance in High Performance ICs.", ["Amir H. Ajami", "Kaustav Banerjee", "Massoud Pedram", "Lukas P. P. P. van Ginneken"], "https://doi.org/10.1145/378239.379025"], ["VHDL-Based Design and Design Methodology for Reusable High Performance Direct Digital Frequency Synthesizers.", ["Ireneusz Janiszewski", "Bernhard Hoppe", "Hermann Meuth"], "https://doi.org/10.1145/378239.379026"], ["Concurrent Error Detection of Fault-Based Side-Channel Cryptanalysis of 128-Bit Symmetric Block Ciphers.", ["Ramesh Karri", "Kaijie Wu", "Piyush Mishra", "Yongkook Kim"], "https://doi.org/10.1145/378239.379027"], ["MetaCores: Design and Optimization Techniques.", ["Seapahn Meguerdichian", "Farinaz Koushanfar", "Advait Mogre", "Dusan Petranovic", "Miodrag Potkonjak"], "https://doi.org/10.1145/378239.379028"], ["Panel: Is Nanometer Design Under Control?", ["Andrew B. Kahng", "Bing J. Sheu", "Nancy Nettleton", "John M. Cohn", "Shekhar Borkar", "Louis Scheffer", "Ed Cheng", "Sang Wang"], "https://doi.org/10.1145/378239.379029"], ["A Hardware/Software Co-design Flow and IP Library Based of SimulinkTM.", ["Leonardo Maria Reyneri", "F. Cucinotta", "A. Serra", "Luciano Lavagno"], "https://doi.org/10.1145/378239.379030"], ["System-Level Power/Performance Analysis for Embedded Systems Design.", ["Amit Nandi", "Radu Marculescu"], "https://doi.org/10.1145/378239.379032"], ["High-level Software Energy Macro-modeling.", ["Tat Kee Tan", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379033"], ["Model Checking of S3C2400X Industrial Embedded SOC Product.", ["Hoon Choi", "Byeong-Whee Yun", "Yun-Tae Lee", "Hyunglae Roh"], "https://doi.org/10.1145/378239.379034"], ["Semi-Formal Test Generation with Genevieve.", ["Julia Dushina", "Mike Benjamin", "Daniel Geist"], "https://doi.org/10.1145/378239.379035"], ["A Transaction-Based Unified Simulation/Emulation Architecture for Functional Verification.", ["Murali Kudlugi", "Soha Hassoun", "Charles Selvidge", "Duaine Pryor"], "https://doi.org/10.1145/378239.379036"], ["Integrated High-Level Synthesis and Power-Net Routing for Digital Design under Switching Noise Constraints.", ["Alex Doboli", "Ranga Vemuri"], "https://doi.org/10.1145/378239.379037"], ["Integrating Scheduling and Physical Design into a Coherent Compilation Cycle for Reconfigurable Computing Architectures.", ["Kia Bazargan", "Seda Ogrenci", "Majid Sarrafzadeh"], "https://doi.org/10.1145/378239.379038"], ["Statistical Design Space Exploration for Application-Specific Unit Synthesis.", ["Davide Bruni", "Alessandro Bogliolo", "Luca Benini"], "https://doi.org/10.1145/378239.379039"], ["Static Scheduling of Multiple Asynchronous Domains For Functional Verification.", ["Murali Kudlugi", "Charles Selvidge", "Russell Tessier"], "https://doi.org/10.1145/378239.379040"], ["Functional Correlation Analysis in Crosstalk Induced Critical Paths Identification.", ["Tong Xiao", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/378239.379041"], ["An Advanced Timing Characterization Method Using Mode Dependency.", ["Hakan Yalcin", "Robert Palermo", "Mohammad Mortazavi", "Cyrus Bamji", "Karem A. Sakallah", "John P. Hayes"], "https://doi.org/10.1145/378239.379042"], ["Fast Statistical Timing Analysis By Probabilistic Event Propagation.", ["Jing-Jia Liou", "Kwang-Ting Cheng", "Sandip Kundu", "Angela Krstic"], "https://doi.org/10.1145/378239.379043"], ["Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design.", ["Marco Sgroi", "Michael Sheets", "Andrew Mihal", "Kurt Keutzer", "Sharad Malik", "Jan M. Rabaey", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/378239.379045"], ["MicroNetwork-Based Integration for SOCs.", ["Drew Wingard"], "https://doi.org/10.1145/378239.379046"], ["On-Chip Communication Architecture for OC-768 Network Processors.", ["Faraydon Karim", "Anh Nguyen", "Sujit Dey", "Ramesh R. Rao"], "https://doi.org/10.1145/378239.379047"], ["Route Packets, Not Wires: On-Chip Interconnection Networks.", ["William J. Dally", "Brian Towles"], "https://doi.org/10.1145/378239.379048"], ["Dynamic Management of Scratch-Pad Memory Space.", ["Mahmut T. Kandemir", "J. Ramanujam", "Mary Jane Irwin", "Narayanan Vijaykrishnan", "Ismail Kadayif", "Amisha Parikh"], "https://doi.org/10.1145/378239.379049"], ["Clustered VLIW Architectures with Predicated Switching.", ["Margarida F. Jacome", "Gustavo de Veciana", "Satish Pillai"], "https://doi.org/10.1145/378239.379050"], ["High-Quality Operation Binding for Clustered VLIW Datapaths.", ["Viktor S. Lapinskii", "Margarida F. Jacome", "Gustavo de Veciana"], "https://doi.org/10.1145/378239.379051"], ["Fast Bit-True Simulation.", ["Holger Keding", "Martin Coors", "Olaf Luthje", "Heinrich Meyr"], "https://doi.org/10.1145/378239.379052"], ["Timing Analysis with Crosstalk as Fixpoints on Complete Lattice.", ["Hai Zhou", "Narendra V. Shenoy", "William Nicholls"], "https://doi.org/10.1145/378239.379053"], ["Driver Modeling and Alignment for Worst-Case Delay Noise.", ["Supamas Sirichotiyakul", "David T. Blaauw", "Chanhee Oh", "Rafi Levy", "Vladimir Zolotov", "Jingyan Zuo"], "https://doi.org/10.1145/378239.379054"], ["False Coupling Interactions in Static Timing Analysis.", ["Ravishankar Arunachalam", "Ronald D. Blanton", "Lawrence T. Pileggi"], "https://doi.org/10.1145/378239.379055"], ["Coupling Delay Optimization by Temporal Decorrelation using Dual Threshold Voltage Technique.", ["Ki-Wook Kim", "Seong-Ook Jung", "Prashant Saxena", "C. L. Liu", "Sung-Mo Kang"], "https://doi.org/10.1145/378239.379056"], ["Input Space Adaptive Design: A High-level Methodology for Energy and Performance Optimization.", ["Weidong Wang", "Anand Raghunathan", "Ganesh Lakshminarayana", "Niraj K. Jha"], "https://doi.org/10.1145/378239.379057"], ["A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs.", ["Jorg Henkel", "Haris Lekatsas"], "https://doi.org/10.1145/378239.379058"], ["Coupling-Driven Bus Design for Low-Power Application-Specific Systems.", ["Youngsoo Shin", "Takayasu Sakurai"], "https://doi.org/10.1145/378239.379059"], ["Modeling and Minimization of Interconnect Energy Dissipation in Nanometer Technologies.", ["Clark N. Taylor", "Sujit Dey", "Yi Zhao"], "https://doi.org/10.1145/378239.379060"], ["A True Single-Phase 8-bit Adiabatic Multiplier.", ["Suhwan Kim", "Conrad H. Ziesler", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/378239.379061"], ["TCG: A Transitive Closure Graph-Based Representation for Non-Slicing Floorplans.", ["Jai-Ming Lin", "Yao-Wen Chang"], "https://doi.org/10.1145/378239.379062"], ["Floorplanning with Abutment Constraints and L-Shaped/T-Shaped Blocks based on Corner Block List.", ["Yuchun Ma", "Xianlong Hong", "Sheqin Dong", "Yici Cai", "Chung-Kuan Cheng", "Jun Gu"], "https://doi.org/10.1145/378239.379063"], ["Improved Cut Sequences for Partitioning Based Placement.", ["Mehmet Can Yildiz", "Patrick H. Madden"], "https://doi.org/10.1145/378239.379064"], ["Timing Driven Placement using Physical Net Constraints.", ["Bill Halpin", "C. Y. Roger Chen", "Naresh Sehgal"], "https://doi.org/10.1145/378239.379065"], ["From Architecture to Layout: Partitioned Memory Synthesis for Embedded Systems-on-Chip.", ["Luca Benini", "Luca Macchiarulo", "Alberto Macii", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/378239.379066"], ["Panel: What Drives EDA Innovation?", ["Steven E. Schulz", "Georgia Marszalek", "Greg Hinckley", "Greg Spirakis", "Karen Vahtra", "John A. Darringer", "J. George Janac", "Handel H. Jones"], "https://doi.org/10.1145/378239.379067"], ["Built-In Self-Test for Signal Integrity.", ["Mehrdad Nourani", "Amir Attarha"], "https://doi.org/10.1145/378239.379068"], ["Analysis of On-Chip Inductance Effects using a Novel Performance Optimization Methodology for Distributed RLC Interconnects.", ["Kaustav Banerjee", "Amit Mehrotra"], "https://doi.org/10.1145/378239.379069"], ["Modeling and Analysis of Differential Signaling for Minimizing Inductive Cross-Talk.", ["Yehia Massoud", "Jamil Kawa", "Don MacMillen", "Jacob White"], "https://doi.org/10.1145/378239.379070"], ["Automated Pipeline Design.", ["Daniel Kroening", "Wolfgang J. Paul"], "https://doi.org/10.1145/378239.379071"], ["A New Verification Methodology for Complex Pipeline Behavior.", ["Kazuyoshi Kohno", "Nobu Matsumoto"], "https://doi.org/10.1145/378239.379072"], ["Pre-silicon Verification of the Alpha 21364 Microprocessor Error Handling System.", ["Richard Lee", "Benjamin Tsien"], "https://doi.org/10.1145/378239.379073"], ["Energy Efficient Fixed-Priority Scheduling for Real-Time Systems on Variable Voltage Processors.", ["Gang Quan", "Xiaobo Hu"], "https://doi.org/10.1145/378239.379074"], ["Dynamic Power Management in a Mobile Multimedia System with Guaranteed Quality-of-Service.", ["Qinru Qiu", "Qing Wu", "Massoud Pedram"], "https://doi.org/10.1145/378239.379075"], ["Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems.", ["Jinfeng Liu", "Pai H. Chou", "Nader Bagherzadeh", "Fadi J. Kurdahi"], "https://doi.org/10.1145/378239.379076"], ["Exploring SOI Device Structures and Interconnect Architectures for 3-Dimensional Integration.", ["Rongtian Zhang", "Kaushik Roy", "Cheng-Kok Koh", "David B. Janes"], "https://doi.org/10.1145/378239.379077"], ["Two-Dimensional Position Detection System with MEMS Accelerometer for MOUSE Applications.", ["Seungbae Lee", "Gi-Joon Nam", "Junseok Chae", "Hanseup Kim", "Alan J. Drake"], "https://doi.org/10.1145/378239.379078"], ["Mismatch Analysis and Direct Yield Optimization by Spec-Wise Linearization and Feasibility-Guided Search.", ["Frank Schenkel", "Michael Pronath", "Stephan Zizala", "Robert Schwencker", "Helmut E. Graeb", "Kurt Antreich"], "https://doi.org/10.1145/378239.379079"]]