#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 22 09:32:53 2021
# Process ID: 3934
# Current directory: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
Command: link_design -top txem7310_pll__s3100_ms__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 887 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2123.238 ; gain = 511.641 ; free physical = 3023 ; free virtual = 6121
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top__txem7310_test.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_ms__top__txem7310_test.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_ms__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 143 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:51 . Memory (MB): peak = 2136.238 ; gain = 969.023 ; free physical = 3039 ; free virtual = 6137
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2168.254 ; gain = 32.016 ; free physical = 3033 ; free virtual = 6131
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "61a3a53134bbace8".
INFO: [Netlist 29-17] Analyzing 756 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Netlist 29-17] Analyzing 883 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "2154a876aa5ed440".
INFO: [Netlist 29-17] Analyzing 902 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2226.910 ; gain = 0.000 ; free physical = 2899 ; free virtual = 6047
Phase 1 Generate And Synthesize Debug Cores | Checksum: 136dbf3e5

Time (s): cpu = 00:03:47 ; elapsed = 00:05:45 . Memory (MB): peak = 2226.910 ; gain = 58.656 ; free physical = 2899 ; free virtual = 6046
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: e825813b

Time (s): cpu = 00:03:51 ; elapsed = 00:05:48 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2888 ; free virtual = 6036
INFO: [Opt 31-389] Phase Retarget created 1128 cells and removed 1286 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 14c6567ab

Time (s): cpu = 00:03:54 ; elapsed = 00:05:51 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2888 ; free virtual = 6036
INFO: [Opt 31-389] Phase Constant propagation created 2219 cells and removed 4926 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: f6c7b43f

Time (s): cpu = 00:03:56 ; elapsed = 00:05:53 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2887 ; free virtual = 6035
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3838 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: f6c7b43f

Time (s): cpu = 00:03:56 ; elapsed = 00:05:53 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2887 ; free virtual = 6035
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: f6c7b43f

Time (s): cpu = 00:03:57 ; elapsed = 00:05:54 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2888 ; free virtual = 6036
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2277.910 ; gain = 0.000 ; free physical = 2887 ; free virtual = 6035
Ending Logic Optimization Task | Checksum: f6c7b43f

Time (s): cpu = 00:03:57 ; elapsed = 00:05:54 . Memory (MB): peak = 2277.910 ; gain = 109.656 ; free physical = 2887 ; free virtual = 6035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.705 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 3 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 14aecfaa8

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2828 ; free virtual = 5980
Ending Power Optimization Task | Checksum: 14aecfaa8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2638.078 ; gain = 360.168 ; free physical = 2850 ; free virtual = 6002
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:19 ; elapsed = 00:06:07 . Memory (MB): peak = 2638.078 ; gain = 501.840 ; free physical = 2850 ; free virtual = 6002
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2853 ; free virtual = 6004
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2848 ; free virtual = 5999
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_opted.rpt -pb txem7310_pll__s3100_ms__top_drc_opted.pb -rpx txem7310_pll__s3100_ms__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive ExtraPostPlacementOpt
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraPostPlacementOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2842 ; free virtual = 5995
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 105421994

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2842 ; free virtual = 5995
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2840 ; free virtual = 5993

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2' is driving clock pin of 10 registers. This could lead to large hold time violations. First few involved registers are:
	control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
	control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 123a7ddf5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2815 ; free virtual = 5971

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1706d53bc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5930

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1706d53bc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5930
Phase 1 Placer Initialization | Checksum: 1706d53bc

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5930

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d7143c9d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2736 ; free virtual = 5894

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d7143c9d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:41 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2736 ; free virtual = 5894

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 103dfa81b

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5890

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 120182e40

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5891

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ee44bc1c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2733 ; free virtual = 5891

Phase 3.5 Small Shape Detail Placement

Phase 3.5.1 Place Remaining
Phase 3.5.1 Place Remaining | Checksum: 15b2d9f66

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2694 ; free virtual = 5852
Phase 3.5 Small Shape Detail Placement | Checksum: 15b2d9f66

Time (s): cpu = 00:01:18 ; elapsed = 00:01:00 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2704 ; free virtual = 5862

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1694536d0

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2705 ; free virtual = 5863

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: e53191f1

Time (s): cpu = 00:01:19 ; elapsed = 00:01:01 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5864
Phase 3 Detail Placement | Checksum: e53191f1

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2706 ; free virtual = 5864

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bbbabb31

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bbbabb31

Time (s): cpu = 00:01:26 ; elapsed = 00:01:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2759 ; free virtual = 5918
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.524. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21916b855

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2760 ; free virtual = 5918
Phase 4.1 Post Commit Optimization | Checksum: 21916b855

Time (s): cpu = 00:01:28 ; elapsed = 00:01:08 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2760 ; free virtual = 5918
Post Placement Optimization Initialization | Checksum: 1fd4fa6b5
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.524. For the most accurate timing information please run report_timing.

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21bb20606

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2755 ; free virtual = 5913

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21bb20606

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2755 ; free virtual = 5914

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1f72c0716

Time (s): cpu = 00:01:33 ; elapsed = 00:01:11 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2758 ; free virtual = 5916
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f72c0716

Time (s): cpu = 00:01:34 ; elapsed = 00:01:11 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2758 ; free virtual = 5916
Ending Placer Task | Checksum: 11b5ce95c

Time (s): cpu = 00:01:34 ; elapsed = 00:01:12 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2799 ; free virtual = 5957
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:14 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2799 ; free virtual = 5957
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2789 ; free virtual = 5947
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2794 ; free virtual = 5952
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_ms__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2783 ; free virtual = 5941
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_ms__top_utilization_placed.rpt -pb txem7310_pll__s3100_ms__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2793 ; free virtual = 5951
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_ms__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2793 ; free virtual = 5952
Command: phys_opt_design -directive ExploreWithHoldFix
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: ExploreWithHoldFix
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2794 ; free virtual = 5953

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.524 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2775 ; free virtual = 5934
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.524 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 6 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 6 Fanout Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 7 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 7 Placement Based Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 8 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 8 Rewire | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 9 Critical Cell Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 10 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 10 Fanout Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 11 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 11 Placement Based Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 12 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 12 Rewire | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 13 Critical Cell Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 14 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 14 DSP Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 15 BRAM Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 16 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 16 URAM Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 17 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 17 Shift Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 18 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 18 DSP Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 19 BRAM Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 20 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 20 URAM Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 21 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 21 Shift Register Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 22 Critical Pin Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 24 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 24 Placement Based Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5933

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.524 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.524 | TNS=0.000 |
Phase 25 Critical Path Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2774 ; free virtual = 5933

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 133742cfe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2773 ; free virtual = 5933

Phase 27 Hold Fix Optimization
INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.524 | TNS=0.000 | WHS=-1.034 | THS=-9.968 |
INFO: [Physopt 32-45] Identified 77 candidate nets for hold slack optimization.
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/wr_en' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_IO_Bus.IO_Address_reg[1][4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/w_match_IO_adrs67' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_2' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_IO_Bus.IO_Address_reg[1][6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][49]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][48]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][64]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][40]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][56]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][1]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][2]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][3]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[9]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_1' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][51]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][52]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][53]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[10]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][50]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[0]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'test_counter_wrapper_inst/count1[6]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'test_counter_wrapper_inst/count1eq80_1' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[7]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][12]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][68]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][60]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][36]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][38]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][5]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][47]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/PROBE_PIPE.shift_probes[1][20]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][19]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][84]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][63]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_54/r_port_ti_40_reg[0]_0' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[18]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][73]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][82]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][42]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][27]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][33]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][72]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][74]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][81]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][83]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data5[4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15][4]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][24]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][41]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][58]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][43]' for hold slack optimization
INFO: [Physopt 32-534] Identify net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][65]' for hold slack optimization
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Addr_Strobe' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/o_wi[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_wi_core__inst__port_wi_19/din[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/wr_en' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Write_Data[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[31]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/gunf.gunf1.gunb.UNDERFLOW_reg' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_IO_Bus.IO_Address_reg[1][4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/w_match_IO_adrs67' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_2' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Using_IO_Bus.IO_Address_reg[1][6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][49]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][48]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][64]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][40]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][56]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][1]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][2]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][3]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[9]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/gwakn.WR_ACK_reg_1' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][51]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][52]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][53]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[10]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][50]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[0]' for hold slack
INFO: [Physopt 32-535] Optimized net 'test_counter_wrapper_inst/count1[6]' for hold slack
INFO: [Physopt 32-535] Optimized net 'test_counter_wrapper_inst/count1eq80_1' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[30]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[7]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][12]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][68]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][60]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][36]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][38]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][5]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][47]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][19]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][84]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][63]' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/mcs_io_bridge_inst2/o_ti_core__inst__port_ti_54/r_port_ti_40_reg[0]_0' for hold slack
INFO: [Physopt 32-535] Optimized net 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0/IO_Address[18]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][73]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][82]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][42]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][27]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][33]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][72]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][74]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][81]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][83]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/data5[4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/xsdb_reg_reg[15][4]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][24]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][41]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][58]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][43]' for hold slack
INFO: [Physopt 32-535] Optimized net 'u_ila_0/inst/ila_core_inst/shifted_data_in_reg_n_0_[8][65]' for hold slack
INFO: [Physopt 32-234] Optimized 76 nets. Inserted 0 new ZHOLD_DELAYs. Calibrated 0 existing ZHOLD_DELAYs. Inserted 77 buffers.

INFO: [Physopt 32-668] Estimated Timing Summary | WNS=0.524 | TNS=0.000 | WHS=-0.037 | THS=-0.037 |
Phase 27 Hold Fix Optimization | Checksum: d0391b05

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2767 ; free virtual = 5926
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2767 ; free virtual = 5926
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.524 | TNS=0.000 | WHS=-0.037 | THS=-0.037 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 21e8b2230

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2768 ; free virtual = 5927
INFO: [Common 17-83] Releasing license: Implementation
277 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2784 ; free virtual = 5943
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2777 ; free virtual = 5936
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2780 ; free virtual = 5940
Command: route_design -directive AdvancedSkewModeling
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'AdvancedSkewModeling'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 42bb21ae ConstDB: 0 ShapeSum: f68c41ac RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 101ef1ea9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2560 ; free virtual = 5720
Post Restoration Checksum: NetGraph: c32f7773 NumContArr: 3ebfa736 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 101ef1ea9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:43 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2561 ; free virtual = 5721

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101ef1ea9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:44 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2540 ; free virtual = 5700

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101ef1ea9

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2638.078 ; gain = 0.000 ; free physical = 2540 ; free virtual = 5700
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1dd8794cc

Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2525 ; free virtual = 5685
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.602  | TNS=0.000  | WHS=-0.556 | THS=-11.934|

Phase 2 Router Initialization | Checksum: 16941b34f

Time (s): cpu = 00:01:14 ; elapsed = 00:00:55 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2521 ; free virtual = 5681

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 248647e2d

Time (s): cpu = 00:01:23 ; elapsed = 00:00:58 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2511 ; free virtual = 5671

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2546
 Number of Nodes with overlaps = 207
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1581cb13e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669
Phase 4 Rip-up And Reroute | Checksum: 1581cb13e

Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1581cb13e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1581cb13e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669
Phase 5 Delay and Skew Optimization | Checksum: 1581cb13e

Time (s): cpu = 00:01:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 194cbb34c

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2506 ; free virtual = 5666
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.820  | TNS=0.000  | WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 154549733

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2506 ; free virtual = 5666
Phase 6 Post Hold Fix | Checksum: 154549733

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2506 ; free virtual = 5666

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.91691 %
  Global Horizontal Routing Utilization  = 2.58275 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1213f0067

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2505 ; free virtual = 5665

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1213f0067

Time (s): cpu = 00:01:57 ; elapsed = 00:01:11 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2505 ; free virtual = 5665

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12db685f9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2504 ; free virtual = 5664

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.820  | TNS=0.000  | WHS=0.043  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12db685f9

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2509 ; free virtual = 5669
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:59 ; elapsed = 00:01:13 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2541 ; free virtual = 5701

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
294 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:04 ; elapsed = 00:01:16 . Memory (MB): peak = 2661.637 ; gain = 23.559 ; free physical = 2541 ; free virtual = 5701
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2661.637 ; gain = 0.000 ; free physical = 2534 ; free virtual = 5694
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.637 ; gain = 0.000 ; free physical = 2536 ; free virtual = 5696
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_ms__top_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_ms__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_ms__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2725.664 ; gain = 0.000 ; free physical = 2438 ; free virtual = 5598
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_ms__top_power_routed.rpt -pb txem7310_pll__s3100_ms__top_power_summary_routed.pb -rpx txem7310_pll__s3100_ms__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
306 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2780.695 ; gain = 55.031 ; free physical = 2413 ; free virtual = 5573
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_ms__top_route_status.rpt -pb txem7310_pll__s3100_ms__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_ms__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_ms__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_ms__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2780.695 ; gain = 0.000 ; free physical = 2403 ; free virtual = 5564
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
319 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2780.695 ; gain = 0.000 ; free physical = 2386 ; free virtual = 5547
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2780.695 ; gain = 0.000 ; free physical = 2397 ; free virtual = 5558
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpt -rpx txem7310_pll__s3100_ms__top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 09:44:07 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Apr 22 09:44:21 2021
# Process ID: 7126
# Current directory: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1
# Command line: vivado -log txem7310_pll__s3100_ms__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_ms__top.tcl -notrace
# Log file: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/txem7310_pll__s3100_ms__top.vdi
# Journal file: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_ms__top.tcl -notrace
Command: open_checkpoint txem7310_pll__s3100_ms__top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1160.188 ; gain = 0.000 ; free physical = 3850 ; free virtual = 7011
INFO: [Netlist 29-17] Analyzing 1138 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 2099.988 ; gain = 540.641 ; free physical = 2860 ; free virtual = 6027
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.runs/impl_1/.Xil/Vivado-7126-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_ms__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.871 ; gain = 19.883 ; free physical = 2808 ; free virtual = 5975
Restored from archive | CPU: 1.550000 secs | Memory: 27.271599 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:02 . Memory (MB): peak = 2145.871 ; gain = 19.883 ; free physical = 2808 ; free virtual = 5975
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 365 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 216 instances
  IOBUF => IOBUF (IBUF, OBUFT): 47 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:27 ; elapsed = 00:00:57 . Memory (MB): peak = 2145.871 ; gain = 985.684 ; free physical = 2813 ; free virtual = 5980
Command: write_bitstream -force txem7310_pll__s3100_ms__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD0___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD10__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD11__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD12__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD13__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD14__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD15__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD16__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD17__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD18__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD19__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD1___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD20__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD21__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD22__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD23__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD24__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD25__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD26__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD27__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD28__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD29__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD2___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD30__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD31__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD3___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD4___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD5___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD6___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD7___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD8___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__BD9___inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__EXT_I2C_4_SDA__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__FPGA_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__QSPI_BK1_IO3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__SCIO_1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC PDRC-153] Gated clock check: Net ok_endpoint_wrapper_inst/CLK is a gated clock net sourced by a combinational pin ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2/O, cell ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT ok_endpoint_wrapper_inst/EEPROM_fifo_wr_inst_i_2 is driving clock pin of 10 cells. This could lead to large hold time violations. First few involved cells are:
    control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1 {FIFO18E1}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[0] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[1] {FDCE}
    control_eeprom__11AA160T_inst/r_EEPROM_fifo_rd__dout_reg[2] {FDCE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 63 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_pgu_s3100_git/txem7310_pll__PGU_S3100/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 56809408 bits.
Writing bitstream ./txem7310_pll__s3100_ms__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2689.082 ; gain = 543.211 ; free physical = 2731 ; free virtual = 5904
INFO: [Common 17-206] Exiting Vivado at Thu Apr 22 09:46:04 2021...
