

================================================================
== Vitis HLS Report for 'feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2'
================================================================
* Date:           Sun Jun 15 01:02:48 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.880 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   100359|   100359|  1.004 ms|  1.004 ms|  100353|  100353|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_49_1_VITIS_LOOP_52_2  |   100357|   100357|         7|          1|          1|  100352|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    184|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     63|    -|
|Register         |        -|    -|     398|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    1|     398|    407|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+---------------------------------+--------------+
    |              Instance              |              Module             |  Expression  |
    +------------------------------------+---------------------------------+--------------+
    |mac_muladd_10ns_8ns_10ns_17_4_1_U5  |mac_muladd_10ns_8ns_10ns_17_4_1  |  i0 + i1 * i2|
    +------------------------------------+---------------------------------+--------------+

    * Memory: 
    +-------+---------------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    | Memory|                                   Module                                  | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |W1_U   |feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2_W1_ROM_AUTO_1R  |        8|  0|   0|    0|  100352|    1|     1|       100352|
    +-------+---------------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total  |                                                                           |        8|  0|   0|    0|  100352|    1|     1|       100352|
    +-------+---------------------------------------------------------------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln49_2_fu_147_p2     |         +|   0|  0|  24|          17|           1|
    |add_ln49_fu_164_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln52_fu_200_p2       |         +|   0|  0|  13|          10|           1|
    |cnt_2_fu_266_p2          |         +|   0|  0|  13|          10|          10|
    |icmp_ln23_fu_247_p2      |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln49_fu_141_p2      |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln5211_fu_170_p2    |      icmp|   0|  0|  13|          10|           9|
    |icmp_ln52_fu_206_p2      |      icmp|   0|  0|  13|          10|           9|
    |select_ln49_1_fu_256_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln49_2_fu_184_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln49_fu_176_p3    |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 184|         118|          91|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   17|         34|
    |cnt_fu_50                             |   9|          2|   10|         20|
    |indvar_flatten_fu_62                  |   9|          2|   17|         34|
    |x_fu_58                               |   9|          2|    8|         16|
    |y_fu_54                               |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   64|        128|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |cnt_fu_50                         |  10|   0|   10|          0|
    |icmp_ln23_reg_373                 |   1|   0|    1|          0|
    |icmp_ln5211_reg_329               |   1|   0|    1|          0|
    |icmp_ln52_reg_349                 |   1|   0|    1|          0|
    |indvar_flatten_fu_62              |  17|   0|   17|          0|
    |lshr_ln_reg_353                   |   6|   0|    6|          0|
    |select_ln49_reg_334               |  10|   0|   10|          0|
    |trunc_ln49_reg_345                |   1|   0|    1|          0|
    |x_fu_58                           |   8|   0|    8|          0|
    |y_fu_54                           |  10|   0|   10|          0|
    |icmp_ln5211_reg_329               |  64|  32|    1|          0|
    |icmp_ln52_reg_349                 |  64|  32|    1|          0|
    |lshr_ln_reg_353                   |  64|  32|    6|          0|
    |select_ln49_reg_334               |  64|  32|   10|          0|
    |trunc_ln49_reg_345                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 398| 160|   97|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  feedforward_burst_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_52_2|  return value|
|X0_input_address0              |  out|   10|   ap_memory|                                                    X0_input|         array|
|X0_input_ce0                   |  out|    1|   ap_memory|                                                    X0_input|         array|
|X0_input_q0                    |   in|   32|   ap_memory|                                                    X0_input|         array|
|layer1_activations_address0    |  out|    6|   ap_memory|                                          layer1_activations|         array|
|layer1_activations_ce0         |  out|    1|   ap_memory|                                          layer1_activations|         array|
|layer1_activations_we0         |  out|    1|   ap_memory|                                          layer1_activations|         array|
|layer1_activations_d0          |  out|   32|   ap_memory|                                          layer1_activations|         array|
|layer1_activations_1_address0  |  out|    6|   ap_memory|                                        layer1_activations_1|         array|
|layer1_activations_1_ce0       |  out|    1|   ap_memory|                                        layer1_activations_1|         array|
|layer1_activations_1_we0       |  out|    1|   ap_memory|                                        layer1_activations_1|         array|
|layer1_activations_1_d0        |  out|   32|   ap_memory|                                        layer1_activations_1|         array|
+-------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

