// Seed: 894550164
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output tri id_2,
    input wor id_3,
    input uwire id_4
);
  wire id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd43
) (
    input wor id_0,
    output tri0 id_1,
    input wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    input uwire _id_5,
    output wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11
);
  logic id_13, id_14[-1 : id_5], id_15, id_16, id_17;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_4,
      id_10,
      id_0
  );
endmodule
