---
ADC12_Common:
  ADC12_CCR:
    DUAL:
      B_0x0: [0, Independent mode]
      B_0x1: [1, Combined regular simultaneous + injected simultaneous mode]
      B_0x2: [2, Combined regular simultaneous + alternate trigger mode]
      B_0x3: [3, Combined Interleaved mode + injected simultaneous mode]
      B_0x5: [5, Injected simultaneous mode only]
      B_0x6: [6, Regular simultaneous mode only]
      B_0x7: [7, Interleaved mode only]
      B_0x9: [9, Alternate trigger mode only]
    DAMDF:
      B_0x0: [0, Dual ADC mode without data packing (ADC12_CDR and ADC12_CDR2 registers not used).]
      B_0x2: [2, Data formatting mode for 32 down to 10-bit resolution]
      B_0x3: [3, Data formatting mode for 8-bit resolution]
    PRESC:
      B_0x0: [0, input ADC clock not divided]
      B_0x1: [1, input ADC clock divided by 2]
      B_0x2: [2, input ADC clock divided by 4]
      B_0x3: [3, input ADC clock divided by 6]
      B_0x4: [4, input ADC clock divided by 8]
      B_0x5: [5, input ADC clock divided by 10]
      B_0x6: [6, input ADC clock divided by 12]
      B_0x7: [7, input ADC clock divided by 16]
      B_0x8: [8, input ADC clock divided by 32]
      B_0x9: [9, input ADC clock divided by 64]
      B_0xA: [10, input ADC clock divided by 128]
      B_0xB: [11, input ADC clock divided by 256]
    VREFEN:
      B_0x0: [0, VREFINT channel disabled]
      B_0x1: [1, VREFINT channel enabled]
    VSENSESEL:
      B_0x0: [0, Temperature sensor channel disabled]
      B_0x1: [1, Temperature sensor channel enabled]
    VBATEN:
      B_0x0: [0, VBAT channel disabled]
      B_0x1: [1, VBAT channel enabled]
EXTI:
  EXTI_RTSR1:
    RT0:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT1:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT2:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT3:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT4:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT5:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT6:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT7:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT8:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT9:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT10:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT11:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT12:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT13:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT14:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT15:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT16:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT17:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT18:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT19:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT20:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT21:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT22:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT23:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT24:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
    RT25:
      B_0x0: [0, Rising trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Rising trigger enabled (for event and interrupt) for input line]
  EXTI_FTSR1:
    FT0:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT1:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT2:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT3:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT4:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT5:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT6:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT7:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT8:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT9:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT10:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT11:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT12:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT13:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT14:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT15:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT16:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT17:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT18:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT19:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT20:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT21:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT22:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT23:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT24:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
    FT25:
      B_0x0: [0, Falling trigger disabled (for event and interrupt) for input line]
      B_0x1: [1, Falling trigger enabled (for event and interrupt) for input line.]
  EXTI_SWIER1:
    SWI0:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI1:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI2:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI3:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI4:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI5:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI6:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI7:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI8:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI9:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI10:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI11:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI12:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI13:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI14:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI15:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI16:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI17:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI18:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI19:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI20:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI21:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI22:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI23:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI24:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
    SWI25:
      B_0x0: [0, Writing 0 has no effect.]
      B_0x1: [1, Writing 1 triggers a rising edge event on event x. This bit is auto cleared by hardware.]
  EXTI_RPR1:
    RPIF0:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF1:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF2:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF3:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF4:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF5:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF6:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF7:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF8:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF9:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF10:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF11:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF12:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF13:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF14:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF15:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF16:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF17:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF18:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF19:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF20:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF21:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF22:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF23:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF24:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
    RPIF25:
      B_0x0: [0, No rising edge trigger request occurred]
      B_0x1: [1, Rising edge trigger request occurred]
  EXTI_FPR1:
    FPIF0:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF1:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF2:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF3:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF4:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF5:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF6:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF7:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF8:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF9:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF10:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF11:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF12:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF13:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF14:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF15:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF16:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF17:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF18:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF19:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF20:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF21:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF22:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF23:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF24:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
    FPIF25:
      B_0x0: [0, No falling edge trigger request occurred]
      B_0x1: [1, Falling edge trigger request occurred]
  EXTI_SECCFGR1:
    SEC0:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC1:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC2:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC3:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC4:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC5:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC6:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC7:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC8:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC9:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC10:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC11:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC12:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC13:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC14:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC15:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC16:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC17:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC18:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC19:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC20:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC21:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC22:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC23:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC24:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
    SEC25:
      B_0x0: [0, Event security disabled (non-secure)]
      B_0x1: [1, Event security enabled (secure)]
  EXTI_PRIVCFGR1:
    PRIV0:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV1:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV2:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV3:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV4:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV5:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV6:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV7:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV8:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV9:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV10:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV11:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV12:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV13:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV14:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV15:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV16:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV17:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV18:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV19:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV20:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV21:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV22:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV23:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV24:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
    PRIV25:
      B_0x0: [0, Event privilege disabled (unprivileged)]
      B_0x1: [1, Event privilege enabled (privileged)]
  EXTI_LOCKR:
    LOCK:
      B_0x0: [0, "Security and privilege configuration open, can be modified."]
      B_0x1: [1, "Security and privilege configuration locked, can no longer be modified."]
  EXTI_IMR1:
    IM0:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM1:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM2:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM3:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM4:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM5:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM6:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM7:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM8:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM9:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM10:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM11:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM12:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM13:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM14:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM15:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM16:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM17:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM18:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM19:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM20:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM21:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM22:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM23:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM24:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
    IM25:
      B_0x0: [0, Wake-up with interrupt request from input event x is masked.]
      B_0x1: [1, Wake-up with interrupt request from input event x is unmasked.]
  EXTI_EMR1:
    EM0:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM1:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM2:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM3:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM4:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM5:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM6:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM7:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM8:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM9:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM10:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM11:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM12:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM13:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM14:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM15:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM16:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM17:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM18:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM19:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM20:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM21:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM22:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM23:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM24:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
    EM25:
      B_0x0: [0, Wake-up with event generation from line x is masked.]
      B_0x1: [1, Wake-up with event generation from line x is unmasked.]
FLASH:
  FLASH_ACR:
    LATENCY:
      B_0x0: [0, Zero wait state]
      B_0x1: [1, One wait state]
      B_0x2: [2, Two wait states]
      B_0xF: [15, Fifteen wait states]
    PRFTEN:
      B_0x0: [0, Prefetch disabled]
      B_0x1: [1, Prefetch enabled]
    LPM:
      B_0x0: [0, Flash not in low-power read mode]
      B_0x1: [1, Flash in low-power read mode]
    PDREQ1:
      B_0x0: [0, No request for bank 1 to enter power-down mode]
      B_0x1: [1, Bank 1 requested to enter power-down mode]
    PDREQ2:
      B_0x0: [0, No request for bank 2 to enter power-down mode]
      B_0x1: [1, Bank 2 requested to enter power-down mode]
    SLEEP_PD:
      B_0x0: [0, Flash in Idle mode during Sleep mode]
      B_0x1: [1, Flash in power-down mode during Sleep mode]
  FLASH_NSCR:
    PG:
      B_0x0: [0, Non-secure Flash programming disabled]
      B_0x1: [1, Non-secure Flash programming enabled]
    PER:
      B_0x0: [0, Non-secure page erase disabled]
      B_0x1: [1, Non-secure page erase enabled]
    PNB:
      B_0x0: [0, page 0]
      B_0x1: [1, page 1]
      B_0x7F: [127, page 127 (upper page for STM32U575/585)]
      B_0xFF: [255, page 255 (upper page for STM32U59x/5Ax)]
    BKER:
      B_0x0: [0, Bank 1 selected for non-secure page erase]
      B_0x1: [1, Bank 2 selected for non-secure page erase]
    EOPIE:
      B_0x0: [0, Non-secure EOP Interrupt disabled]
      B_0x1: [1, Non-secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Non-secure OPERR error interrupt disabled]
      B_0x1: [1, Non-secure OPERR error interrupt enabled]
    OBL_LAUNCH:
      B_0x0: [0, Option byte loading complete]
      B_0x1: [1, Option byte loading requested]
  FLASH_SECCR:
    PG:
      B_0x0: [0, Secure Flash programming disabled]
      B_0x1: [1, Secure Flash programming enabled]
    PER:
      B_0x0: [0, Secure page erase disabled]
      B_0x1: [1, Secure page erase enabled]
    PNB:
      B_0x0: [0, page 0]
      B_0x1: [1, page 1]
      B_0x7F: [127, page 127 (upper page for STM32U575/585)]
      B_0xFF: [255, page 255 (upper page for STM32U59x/5Ax)]
    BKER:
      B_0x0: [0, Bank 1 selected for secure page erase]
      B_0x1: [1, Bank 2 selected for secure page erase]
    EOPIE:
      B_0x0: [0, Secure EOP Interrupt disabled]
      B_0x1: [1, Secure EOP Interrupt enabled]
    ERRIE:
      B_0x0: [0, Secure OPERR error interrupt disabled]
      B_0x1: [1, Secure OPERR error interrupt enabled]
    RDERRIE:
      B_0x0: [0, Secure PCROP read error interrupt disabled]
      B_0x1: [1, Secure PCROP read error interrupt enabled]
  FLASH_ECCR:
    BK_ECC:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    ECCIE:
      B_0x0: [0, ECCC interrupt disabled]
      B_0x1: [1, ECCC interrupt enabled.]
  FLASH_OPSR:
    BK_OP:
      B_0x0: [0, Bank 1]
      B_0x1: [1, Bank 2]
    CODE_OP:
      B_0x0: [0, No Flash operation interrupted by previous reset]
      B_0x1: [1, Single write operation interrupted]
      B_0x2: [2, Burst write operation interrupted]
      B_0x3: [3, Page erase operation interrupted]
      B_0x4: [4, Bank erase operation interrupted]
      B_0x5: [5, Mass erase operation interrupted]
      B_0x6: [6, Option change operation interrupted]
  FLASH_OPTR:
    RDP:
      B_0xAA: [170, Level 0 (readout protection not active)]
      B_0x55: [85, "Level 0.5 (readout protection not active, only non-secure debug access is possible). Only available when TrustZone is active (TZEN=1)"]
      B_0xCC: [204, Level 2 (chip readout protection active)]
    BOR_LEV:
      B_0x0: [0, BOR level 0 (reset level threshold around 1.7 V)]
      B_0x1: [1, BOR level 1 (reset level threshold around 2.0 V)]
      B_0x2: [2, BOR level 2 (reset level threshold around 2.2 V)]
      B_0x3: [3, BOR level 3 (reset level threshold around 2.5 V)]
      B_0x4: [4, BOR level 4 (reset level threshold around 2.8 V)]
    nRST_STOP:
      B_0x0: [0, Reset generated when entering the Stop mode]
      B_0x1: [1, No reset generated when entering the Stop mode]
    nRST_STDBY:
      B_0x0: [0, Reset generated when entering the Standby mode]
      B_0x1: [1, No reset generate when entering the Standby mode]
    nRST_SHDW:
      B_0x0: [0, Reset generated when entering the Shutdown mode]
      B_0x1: [1, No reset generated when entering the Shutdown mode]
    SRAM1345_RST:
      B_0x0: [0, "SRAM1, SRAM4 and SRAM5 erased when a system reset occurs"]
      B_0x1: [1, "SRAM1, SRAM4 and SRAM5 not erased when a system reset occurs"]
    IWDG_SW:
      B_0x0: [0, Hardware independent watchdog selected]
      B_0x1: [1, Software independent watchdog selected]
    IWDG_STOP:
      B_0x0: [0, Independent watchdog counter frozen in Stop mode]
      B_0x1: [1, Independent watchdog counter running in Stop mode]
    IWDG_STDBY:
      B_0x0: [0, Independent watchdog counter frozen in Standby mode]
      B_0x1: [1, Independent watchdog counter running in Standby mode]
    WWDG_SW:
      B_0x0: [0, Hardware window watchdog selected]
      B_0x1: [1, Software window watchdog selected]
    SWAP_BANK:
      B_0x0: [0, Bank 1 and bank 2 addresses not swapped]
      B_0x1: [1, Bank 1 and bank 2 addresses swapped]
    DUALBANK:
      B_0x0: [0, Single bank Flash with contiguous address in bank 1]
      B_0x1: [1, Dual-bank Flash with contiguous addresses]
    BKPRAM_ECC:
      B_0x0: [0, Backup RAM ECC check enabled]
      B_0x1: [1, Backup RAM ECC check disabled]
    SRAM2_ECC:
      B_0x0: [0, SRAM2 ECC check enabled]
      B_0x1: [1, SRAM2 ECC check disabled]
    SRAM2_RST:
      B_0x0: [0, SRAM2 erased when a system reset occurs]
      B_0x1: [1, SRAM2 not erased when a system reset occurs]
    nSWBOOT0:
      B_0x0: [0, BOOT0 taken from the option bit nBOOT0]
      B_0x1: [1, BOOT0 taken from PH3/BOOT0 pin]
    nBOOT0:
      B_0x0: [0, nBOOT0 = 0]
      B_0x1: [1, nBOOT0 = 1]
    PA15_PUPEN:
      B_0x0: [0, USB power delivery dead-battery enabled/TDI pull-up deactivated]
      B_0x1: [1, USB power delivery dead-battery disabled/TDI pull-up activated]
    IO_VDD_HSLV:
      B_0x0: [0, High-speed IO at low VDD voltage feature disabled (VDD can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDD voltage feature enabled (VDD remains below 2.5 V)]
    IO_VDDIO2_HSLV:
      B_0x0: [0, High-speed IO at low VDDIO2 voltage feature disabled (VDDIO2 can exceed 2.5 V)]
      B_0x1: [1, High-speed IO at low VDDIO2 voltage feature enabled (VDDIO2 remains below 2.5 V)]
    TZEN:
      B_0x0: [0, Global TrustZone security disabled]
      B_0x1: [1, Global TrustZone security enabled]
  FLASH_SECWM1R2:
    PCROP1EN:
      B_0x0: [0, PCROP1 area disabled]
      B_0x1: [1, PCROP1 area enabled]
    HDP1EN:
      B_0x0: [0, No HDP area 1]
      B_0x1: [1, HDP first area enabled]
  FLASH_WRP1AR:
    UNLOCK:
      B_0x0: [0, WRP1A start and end pages locked]
      B_0x1: [1, WRP1A start and end pages unlocked]
  FLASH_WRP1BR:
    UNLOCK:
      B_0x0: [0, WRP1B start and end pages locked]
      B_0x1: [1, WRP1B start and end pages unlocked]
  FLASH_SECWM2R2:
    PCROP2EN:
      B_0x0: [0, PCROP2 area is disabled]
      B_0x1: [1, PCROP2 area is enabled]
    HDP2EN:
      B_0x0: [0, No HDP area 2]
      B_0x1: [1, HDP second area is enabled.]
  FLASH_WRP2AR:
    UNLOCK:
      B_0x0: [0, WRP2A start and end pages locked]
      B_0x1: [1, WRP2A start and end pages unlocked]
  FLASH_WRP2BR:
    UNLOCK:
      B_0x0: [0, WRP2B start and end pages locked]
      B_0x1: [1, WRP2B start and end pages unlocked]
  FLASH_SECHDPCR:
    HDP1_ACCDIS:
      B_0x0: [0, Access to HDP1 area granted]
      B_0x1: [1, Access to HDP1 area denied (SECWM1Ry option bytes modification blocked - refer to )]
    HDP2_ACCDIS:
      B_0x0: [0, Access to HDP2 area granted]
      B_0x1: [1, Access to HDP2 area denied (SECWM2Ry option bytes modification bocked -refer to )]
GPIOA:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
GPIOB:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
GPIOC:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
GPIOH:
  GPIO_MODER:
    MODE0:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE1:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE2:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE3:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE4:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE5:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE6:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE7:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE8:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE9:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE10:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE11:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE12:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE13:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE14:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
    MODE15:
      B_0x0: [0, Input mode]
      B_0x1: [1, General purpose output mode]
      B_0x2: [2, Alternate function mode]
      B_0x3: [3, Analog mode (reset state)]
  GPIO_OTYPER:
    OT0:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT1:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT2:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT3:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT4:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT5:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT6:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT7:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT8:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT9:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT10:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT11:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT12:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT13:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT14:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
    OT15:
      B_0x0: [0, Output push-pull (reset state)]
      B_0x1: [1, Output open-drain]
  GPIO_OSPEEDR:
    OSPEED0:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED1:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED2:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED3:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED4:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED5:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED6:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED7:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED8:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED9:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED10:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED11:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED12:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED13:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED14:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
    OSPEED15:
      B_0x0: [0, Low speed]
      B_0x1: [1, Medium speed]
      B_0x2: [2, High speed]
      B_0x3: [3, Very-high speed]
  GPIO_PUPDR:
    PUPD0:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD1:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD2:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD3:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD4:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD5:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD6:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD7:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD8:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD9:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD10:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD11:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD12:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD13:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD14:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
    PUPD15:
      B_0x0: [0, "No pull-up, pull-down"]
      B_0x1: [1, Pull-up]
      B_0x2: [2, Pull-down]
      B_0x3: [3, Reserved]
  GPIO_BSRR:
    BS0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BS15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Sets the corresponding ODy bit]
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Resets the corresponding ODy bit]
  GPIO_LCKR:
    LCK0:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK1:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK2:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK3:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK4:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK5:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK6:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK7:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK8:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK9:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK10:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK11:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK12:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK13:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK14:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCK15:
      B_0x0: [0, Port configuration not locked]
      B_0x1: [1, Port configuration locked]
    LCKK:
      B_0x0: [0, Port configuration lock key not active]
      B_0x1: [1, Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.]
  GPIO_AFRL:
    AFSEL0:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL1:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL2:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL3:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL4:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL5:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL6:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL7:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_AFRH:
    AFSEL8:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL9:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL10:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL11:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL12:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL13:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL14:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
    AFSEL15:
      B_0x0: [0, AF0]
      B_0x1: [1, AF1]
      B_0x2: [2, AF2]
      B_0x3: [3, AF3]
      B_0x4: [4, AF4]
      B_0x5: [5, AF5]
      B_0x6: [6, AF6]
      B_0x7: [7, AF7]
      B_0x8: [8, AF8]
      B_0x9: [9, AF9]
      B_0xA: [10, AF10]
      B_0xB: [11, AF11]
      B_0xC: [12, AF12]
      B_0xD: [13, AF13]
      B_0xE: [14, AF14]
      B_0xF: [15, AF15]
  GPIO_BRR:
    BR0:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR1:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR2:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR3:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR4:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR5:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR6:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR7:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR8:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR9:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR10:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR11:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR12:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR13:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR14:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
    BR15:
      B_0x0: [0, No action on the corresponding ODy bit]
      B_0x1: [1, Reset the corresponding ODy bit]
  GPIO_HSLVR:
    HSLV0:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV1:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV2:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV3:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV4:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV5:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV6:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV7:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV8:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV9:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV10:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV11:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV12:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV13:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV14:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
    HSLV15:
      B_0x0: [0, I/O speed optimization disabled]
      B_0x1: [1, I/O speed optimization enabled]
  GPIO_SECCFGR:
    SEC0:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC1:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC2:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC3:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC4:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC5:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC6:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC7:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC8:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC9:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC10:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC11:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC12:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC13:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC14:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
    SEC15:
      B_0x0: [0, The I/O pin is non-secure]
      B_0x1: [1, The I/O pin is secure. Refer to Table131 for all corresponding secured bits.]
OPAMP:
  OPAMP1_CSR:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also in PGA mode for filtering)]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, factory trim code used]
      B_0x1: [1, user trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]
    OPA_RANGE:
      B_0x0: [0, reserved]
      B_0x1: [1, OPAMP range set]
  OPAMP2_CRS:
    OPAEN:
      B_0x0: [0, OPAMP disabled]
      B_0x1: [1, OPAMP enabled]
    OPALPM:
      B_0x0: [0, normal mode]
      B_0x1: [1, low-power mode]
    OPAMODE:
      B_0x2: [2, "internal PGA enabled, gain programmed in PGA_GAIN"]
      B_0x3: [3, internal follower]
    PGA_GAIN:
      B_0x0: [0, internal PGA gain 2]
      B_0x1: [1, internal PGA gain 4]
      B_0x2: [2, internal PGA gain 8]
      B_0x3: [3, internal PGA gain 16]
    VM_SEL:
      B_0x0: [0, GPIO connected to VINM (valid also in PGA mode for filtering)]
      B_0x1: [1, dedicated low-leakage input connected to VINM (valid also]
    VP_SEL:
      B_0x0: [0, GPIO connected to VINP]
      B_0x1: [1, DAC connected to VINP]
    CALON:
      B_0x0: [0, normal mode]
      B_0x1: [1, calibration mode (all switches opened by hardware)]
    CALSEL:
      B_0x0: [0, NMOS calibration (200 mV applied on OPAMP inputs)]
      B_0x1: [1, PMOS calibration (V<sub>DDA </sub>- 200 mV applied on OPAMP inputs)]
    USERTRIM:
      B_0x0: [0, factory trim code used]
      B_0x1: [1, user trim code used]
    OPAHSM:
      B_0x0: [0, normal mode (standard slew rate)]
      B_0x1: [1, increased consumption to improve the slew rate]
PWR:
  PWR_CR1:
    LPMS:
      B_0x0: [0, Stop 0 mode]
      B_0x1: [1, Stop 1 mode]
      B_0x2: [2, Stop 2 mode]
      B_0x3: [3, Stop 3 mode]
    RRSB1:
      B_0x0: [0, SRAM2 page1 content not retained in Stop 3 and Standby modes]
      B_0x1: [1, SRAM2 page1 content retained in Stop 3 and Standby modes]
    RRSB2:
      B_0x0: [0, SRAM2 page2 content not retained in Stop3 and Standby modes]
      B_0x1: [1, SRAM2 page2 content retained in Stop 3 and Standby modes]
    ULPMEN:
      B_0x0: [0, "BOR operating in continuous (normal) mode in Stop 1, Stop 2, Stop 3 and Standby modes and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
      B_0x1: [1, "BOR operating in discontinuous (ultra-low power) mode in Stop 1, Stop 2, Stop 3 and Standby modes, and when the regulator is in range 4 (Run, Sleep or Stop 0 mode)"]
    SRAM1PD:
      B_0x0: [0, SRAM1 powered on]
      B_0x1: [1, SRAM1 powered off]
    SRAM2PD:
      B_0x0: [0, SRAM2 powered on]
      B_0x1: [1, SRAM2 powered off]
    SRAM4PD:
      B_0x0: [0, SRAM4 powered on]
      B_0x1: [1, SRAM4 powered off]
    SRAM5PD:
      B_0x0: [0, SRAM5 powered on]
      B_0x1: [1, SRAM5 powered off]
  PWR_CR2:
    SRAM1PDS1:
      B_0x0: [0, SRAM1 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 1 content lost in Stop modes]
    SRAM1PDS2:
      B_0x0: [0, SRAM1 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 2 content lost in Stop modes]
    SRAM1PDS3:
      B_0x0: [0, SRAM1 page 3 content retained in Stop modes]
      B_0x1: [1, SRAM1 page 3 content lost in Stop modes]
    SRAM2PDS1:
      B_0x0: [0, SRAM2 page 1 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 1 content lost in Stop modes]
    SRAM2PDS2:
      B_0x0: [0, SRAM2 page 2 content retained in Stop modes]
      B_0x1: [1, SRAM2 page 2 content lost in Stop modes]
    SRAM4PDS:
      B_0x0: [0, SRAM4 content retained in Stop modes]
      B_0x1: [1, SRAM4 content lost in Stop modes]
    ICRAMPDS:
      B_0x0: [0, ICACHE SRAM content retained in Stop modes]
      B_0x1: [1, ICACHE SRAM content lost in Stop modes]
    DC1RAMPDS:
      B_0x0: [0, DCACHE1 SRAM content retained in Stop modes]
      B_0x1: [1, DCACHE1 SRAM content lost in Stop modes]
    PRAMPDS:
      B_0x0: [0, "FMAC, FDCAN and USB peripherals SRAM content retained in Stop modes"]
      B_0x1: [1, "FMAC, FDCAN and USB peripherals SRAM content lost in Stop modes"]
    PKARAMPDS:
      B_0x0: [0, PKA SRAM content retained in Stop modes]
      B_0x1: [1, PKA SRAM content lost in Stop modes]
    SRAM4FWU:
      B_0x0: [0, "SRAM4 enters low-power mode in Stop 0, 1 and 2 modes (source biasing for lower-power consumption)."]
      B_0x1: [1, "SRAM4 remains in normal mode in Stop 0, 1 and 2 modes (higher consumption but no SRAM4 wakeup time)."]
    FLASHFWU:
      B_0x0: [0, Flash memory enters low-power mode in Stop 0 and Stop 1 modes (lower-power consumption).]
      B_0x1: [1, Flash memory remains in normal mode in Stop 0 and Stop 1 modes (faster wakeup time).]
    SRDRUN:
      B_0x0: [0, "SmartRun domain AHB3 and APB3 clocks disabled by default in Stop 0,1, 2 modes"]
      B_0x1: [1, "SmartRun domain AHB3 and APB3 clocks kept enabled in Stop 0,1, 2 modes"]
  PWR_CR3:
    REGSEL:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    FSTEN:
      B_0x0: [0, LDO/SMPS fast startup disabled (limited inrush current)]
      B_0x1: [1, LDO/SMPS fast startup enabled]
  PWR_VOSR:
    USBBOOSTRDY:
      B_0x0: [0, USB power booster not ready]
      B_0x1: [1, USB power booster ready]
    BOOSTRDY:
      B_0x0: [0, Power booster not ready]
      B_0x1: [1, Power booster ready]
    VOSRDY:
      B_0x0: [0, "Not ready, voltage level < VOS selected level"]
      B_0x1: [1, "Ready, voltage level  VOS selected level"]
    VOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency). This value cannot be written when VCOREMEN = 1 in   TAMP_OR register.]
    BOOSTEN:
      B_0x0: [0, Booster disabled]
      B_0x1: [1, Booster enabled]
    USBPWREN:
      B_0x0: [0, USB power disabled]
      B_0x1: [1, USB power enabled]
    USBBOOSTEN:
      B_0x0: [0, USB booster disabled]
      B_0x1: [1, USB booster enabled]
  PWR_SVMCR:
    PVDE:
      B_0x0: [0, Power voltage detector disabled]
      B_0x1: [1, Power voltage detector enabled]
    PVDLS:
      B_0x0: [0, VPVD0 around 2.0 V]
      B_0x1: [1, VPVD1 around 2.2 V]
      B_0x2: [2, VPVD2 around 2.4 V]
      B_0x3: [3, VPVD3 around 2.5 V]
      B_0x4: [4, VPVD4 around 2.6 V]
      B_0x5: [5, VPVD5 around 2.8 V]
      B_0x6: [6, VPVD6 around 2.9 V]
      B_0x7: [7, External input analog voltage PVD_IN (compared internally to VREFINT)]
    UVMEN:
      B_0x0: [0, VDDUSB voltage monitor disabled]
      B_0x1: [1, VDDUSB voltage monitor enabled]
    IO2VMEN:
      B_0x0: [0, VDDIO2 voltage monitor disabled]
      B_0x1: [1, VDDIO2 voltage monitor enabled]
    AVM1EN:
      B_0x0: [0, VDDA voltage monitor 1 disabled]
      B_0x1: [1, VDDA voltage monitor 1 enabled]
    AVM2EN:
      B_0x0: [0, VDDA voltage monitor 2 disabled]
      B_0x1: [1, VDDA voltage monitor 2 enabled]
    USV:
      B_0x0: [0, "VDDUSB not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDUSB valid]
    IO2SV:
      B_0x0: [0, "VDDIO2 not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDIO2 valid]
    ASV:
      B_0x0: [0, "VDDA not present: logical and electrical isolation is applied to ignore this supply."]
      B_0x1: [1, VDDA valid]
  PWR_WUCR1:
    WUPEN1:
      B_0x0: [0, Wakeup pin WKUP1 disabled]
      B_0x1: [1, Wakeup pin WKUP1 enabled]
    WUPEN2:
      B_0x0: [0, Wakeup pin WKUP2 disabled]
      B_0x1: [1, Wakeup pin WKUP2 enabled]
    WUPEN3:
      B_0x0: [0, Wakeup pin WKUP3 disabled]
      B_0x1: [1, Wakeup pin WKUP3 enabled]
    WUPEN4:
      B_0x0: [0, Wakeup pin WKUP4 disabled]
      B_0x1: [1, Wakeup pin WKUP4 enabled]
    WUPEN5:
      B_0x0: [0, Wakeup pin WKUP5 disabled]
      B_0x1: [1, Wakeup pin WKUP5 enabled]
    WUPEN6:
      B_0x0: [0, Wakeup pin WKUP6 disabled]
      B_0x1: [1, Wakeup pin WKUP6 enabled]
    WUPEN7:
      B_0x0: [0, Wakeup pin WKUP7 disabled]
      B_0x1: [1, Wakeup pin WKUP7 enabled]
    WUPEN8:
      B_0x0: [0, Wakeup pin WKUP8 disabled]
      B_0x1: [1, Wakeup pin WKUP8 enabled]
  PWR_WUCR2:
    WUPP1:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP2:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP3:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP4:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP5:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP6:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP7:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
    WUPP8:
      B_0x0: [0, Detection on high level (rising edge)]
      B_0x1: [1, Detection on low level (falling edge)]
  PWR_WUCR3:
    WUSEL1:
      B_0x0: [0, WKUP0_0]
      B_0x1: [1, WKUP0_1]
      B_0x2: [2, WKUP0_2]
      B_0x3: [3, WKUP0_3]
    WUSEL2:
      B_0x0: [0, WKUP2_0]
      B_0x1: [1, WKUP2_1]
      B_0x2: [2, WKUP2_2]
      B_0x3: [3, WKUP2_3]
    WUSEL3:
      B_0x0: [0, WKUP3_0]
      B_0x1: [1, WKUP3_1]
      B_0x2: [2, WKUP3_2]
      B_0x3: [3, WKUP3_3]
    WUSEL4:
      B_0x0: [0, WKUP4_0]
      B_0x1: [1, WKUP4_1]
      B_0x2: [2, WKUP4_2]
      B_0x3: [3, WKUP4_3]
    WUSEL5:
      B_0x0: [0, WKUP5_0]
      B_0x1: [1, WKUP5_1]
      B_0x2: [2, WKUP5_2]
      B_0x3: [3, WKUP5_3]
    WUSEL6:
      B_0x0: [0, WKUP6_0]
      B_0x1: [1, WKUP6_1]
      B_0x2: [2, WKUP6_2]
      B_0x3: [3, WKUP6_3]
    WUSEL7:
      B_0x0: [0, WKUP7_0]
      B_0x1: [1, WKUP7_1]
      B_0x2: [2, WKUP7_2]
      B_0x3: [3, WKUP7_3]
    WUSEL8:
      B_0x0: [0, WKUP8_0]
      B_0x1: [1, WKUP8_1]
      B_0x2: [2, WKUP8_2]
      B_0x3: [3, WKUP8_3]
  PWR_BDCR1:
    BREN:
      B_0x0: [0, Backup RAM content lost in Standby and VBAT modes]
      B_0x1: [1, Backup RAM content preserved in Standby and VBAT modes]
    MONEN:
      B_0x0: [0, Backup domain voltage and temperature monitoring disabled]
      B_0x1: [1, Backup domain voltage and temperature monitoring enabled]
  PWR_BDCR2:
    VBE:
      B_0x0: [0, VBAT battery charging disabled]
      B_0x1: [1, VBAT battery charging enabled]
    VBRS:
      B_0x0: [0, Charge VBAT through a 5 k resistor]
      B_0x1: [1, Charge VBAT through a 1.5 k resistor]
  PWR_DBPR:
    DBP:
      B_0x0: [0, Write access to Backup domain disabled]
      B_0x1: [1, Write access to Backup domain enabled]
  PWR_UCPDR:
    UCPD_DBDIS:
      B_0x0: [0, UCPD dead battery pull-down behavior enabled on UCPDx_CC1 and UCPDx_CC2 pins]
      B_0x1: [1, UCPD dead battery pull-down behavior disabled on UCPDx_CC1 and UCPDx_CC2 pins]
  PWR_SECCFGR:
    WUP1SEC:
      B_0x0: [0, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP1 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP2SEC:
      B_0x0: [0, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP2 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP3SEC:
      B_0x0: [0, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP3 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP4SEC:
      B_0x0: [0, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP4 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP5SEC:
      B_0x0: [0, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP5 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP6SEC:
      B_0x0: [0, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP6 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP7SEC:
      B_0x0: [0, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP7 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    WUP8SEC:
      B_0x0: [0, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written with secure or non-secure access."]
      B_0x1: [1, "Bits related to the WKUP8 pin in PWR_WUCR1, PWR_WUCR2, PWR_WUCR3 and PWR_WUSCR can be read and written only with secure access."]
    LPMSEC:
      B_0x0: [0, "PWR_CR1, PWR_CR2 and CSSF in the PWR_SR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_CR1, PWR_CR2, and CSSF in the PWR_SR can be read and written only with secure access."]
    VDMSEC:
      B_0x0: [0, PWR_SVMCR and PWR_CR3 can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_SVMCR and PWR_CR3 can be read and written only with secure access.]
    VBSEC:
      B_0x0: [0, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written with secure or non-secure access."]
      B_0x1: [1, "PWR_BDCR1, PWR_BDCR2 and PWR_DBPR can be read and written only with secure access."]
    APCSEC:
      B_0x0: [0, PWR_APCR can be read and written with secure or non-secure access.]
      B_0x1: [1, PWR_APCR can be read and written only with secure access.]
  PWR_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to PWR secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to PWR non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to PWR non-secure functions can be done by privileged access only.]
  PWR_SR:
    STOPF:
      B_0x0: [0, The device did not enter any Stop mode.]
      B_0x1: [1, The device entered a Stop mode.]
    SBF:
      B_0x0: [0, The device did not enter Standby mode.]
      B_0x1: [1, The device entered Standby mode.]
  PWR_SVMSR:
    REGS:
      B_0x0: [0, LDO selected]
      B_0x1: [1, SMPS selected]
    PVDO:
      B_0x0: [0, "VDD is equal or above the PVD threshold selected by PVDLS[2:0]."]
      B_0x1: [1, "VDD is below the PVD threshold selected by PVDLS[2:0]."]
    ACTVOSRDY:
      B_0x0: [0, "VCORE is above or below the current voltage scaling provided by ACTVOS[1:0]."]
      B_0x1: [1, "VCORE is equal to the current voltage scaling provided by ACTVOS[1:0]"]
    ACTVOS:
      B_0x0: [0, Range 4 (lowest power)]
      B_0x1: [1, Range 3]
      B_0x2: [2, Range 2]
      B_0x3: [3, Range 1 (highest frequency)]
    VDDUSBRDY:
      B_0x0: [0, VDDUSB is below the threshold of the VDDUSB voltage monitor.]
      B_0x1: [1, VDDUSB is equal or above the threshold of the VDDUSB voltage monitor.]
    VDDIO2RDY:
      B_0x0: [0, VDDIO2 is below the threshold of the VDDIO2 voltage monitor.]
      B_0x1: [1, VDDIO2 is equal or above the threshold of the VDDIO2 voltage monitor.]
    VDDA1RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 1 (around 1.6 V).]
    VDDA2RDY:
      B_0x0: [0, VDDA is below the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
      B_0x1: [1, VDDA is equal or above the threshold of the VDDA voltage monitor 2 (around 1.8 V).]
  PWR_BDSR:
    VBATH:
      B_0x0: [0, Backup domain voltage level < high threshold]
      B_0x1: [1, Backup domain voltage level  high threshold]
    TEMPL:
      B_0x0: [0, Temperature > low threshold]
      B_0x1: [1, Temperature  low threshold]
    TEMPH:
      B_0x0: [0, Temperature < high threshold]
      B_0x1: [1, Temperature  high threshold]
RAMCFG:
  M6ISR:
    SEDC:
      B_0x0: [0, No single error]
      B_0x1: [1, Single error detected and corrected]
    DED:
      B_0x0: [0, No double error]
      B_0x1: [1, Double error detected]
    SRAMBUSY:
      B_0x0: [0, No erase operation on going]
      B_0x1: [1, Erase operation on going]
RCC:
  RCC_CR:
    MSISON:
      B_0x0: [0, MSIS (MSI system) oscillator off]
      B_0x1: [1, MSIS (MSI system) oscillator on]
    MSIKERON:
      B_0x0: [0, No effect on MSI oscillator]
      B_0x1: [1, MSI oscillator forced ON even in Stop mode]
    MSISRDY:
      B_0x0: [0, MSIS (MSI system) oscillator not ready]
      B_0x1: [1, MSIS (MSI system) oscillator ready]
    MSIPLLEN:
      B_0x0: [0, MSI PLL-mode OFF]
      B_0x1: [1, MSI PLL-mode ON]
    MSIKON:
      B_0x0: [0, MSIK (MSI kernel) oscillator disabled]
      B_0x1: [1, MSIK (MSI kernel) oscillator enabled]
    MSIKRDY:
      B_0x0: [0, MSIK (MSI kernel) oscillator not ready]
      B_0x1: [1, MSIK (MSI kernel) oscillator ready]
    MSIPLLSEL:
      B_0x0: [0, PLL mode applied to MSIK (MSI kernel) clock output]
      B_0x1: [1, PLL mode applied to MSIS (MSI system) clock output]
    MSIPLLFAST:
      B_0x0: [0, MSI PLL normal start-up]
      B_0x1: [1, MSI PLL fast start-up]
    HSION:
      B_0x0: [0, HSI16 oscillator off]
      B_0x1: [1, HSI16 oscillator on]
    HSIKERON:
      B_0x0: [0, No effect on HSI16 oscillator]
      B_0x1: [1, HSI16 oscillator forced on even in Stop mode]
    HSIRDY:
      B_0x0: [0, HSI16 oscillator not ready]
      B_0x1: [1, HSI16 oscillator ready]
    HSI48ON:
      B_0x0: [0, HSI48 oscillator off]
      B_0x1: [1, HSI48 oscillator on]
    HSI48RDY:
      B_0x0: [0, HSI48 oscillator not ready]
      B_0x1: [1, HSI48 oscillator ready]
    SHSION:
      B_0x0: [0, SHSI oscillator off]
      B_0x1: [1, SHSI oscillator on]
    SHSIRDY:
      B_0x0: [0, SHSI oscillator not ready]
      B_0x1: [1, SHSI oscillator ready]
    HSEON:
      B_0x0: [0, HSE oscillator off]
      B_0x1: [1, HSE oscillator on]
    HSERDY:
      B_0x0: [0, HSE oscillator not ready]
      B_0x1: [1, HSE oscillator ready]
    HSEBYP:
      B_0x0: [0, HSE crystal oscillator not bypassed]
      B_0x1: [1, HSE crystal oscillator bypassed with external clock]
    CSSON:
      B_0x0: [0, clock security system OFF (clock detector OFF)]
      B_0x1: [1, "clock security system ON (clock detector ON if the HSE oscillator is stable, OFF if not)."]
    HSEEXT:
      B_0x0: [0, external HSE clock analog mode]
      B_0x1: [1, external HSE clock digital mode (through I/O Schmitt trigger)]
    PLL1ON:
      B_0x0: [0, PLL1 OFF]
      B_0x1: [1, PLL1 ON]
    PLL1RDY:
      B_0x0: [0, PLL1 unlocked]
      B_0x1: [1, PLL1 locked]
    PLL2ON:
      B_0x0: [0, PLL2 OFF]
      B_0x1: [1, PLL2 ON]
    PLL2RDY:
      B_0x0: [0, PLL2 unlocked]
      B_0x1: [1, PLL2 locked]
    PLL3ON:
      B_0x0: [0, PLL3 OFF]
      B_0x1: [1, PLL3 ON]
    PLL3RDY:
      B_0x0: [0, PLL3 unlocked]
      B_0x1: [1, PLL3 locked]
  RCC_ICSCR1:
    MSIBIAS:
      B_0x0: [0, MSI bias continuous mode (clock accuracy fast settling time)]
      B_0x1: [1, "MSI bias sampling mode when the regulator is in range 4, or when the device is inStop1or Stop 2 (ultra-low-power mode)"]
    MSIRGSEL:
      B_0x0: [0, "MSIS/MSIK ranges provided by MSISSRANGE[3:0] and MSIKSRANGE[3:0] in RCC_CSR"]
      B_0x1: [1, "MSIS/MSIK ranges provided by MSISRANGE[3:0] and MSIKRANGE[3:0] inRCC_ICSCR1"]
    MSIKRANGE:
      B_0x0: [0, range 0 around 48MHz]
      B_0x1: [1, range 1 around 24MHz]
      B_0x2: [2, range 2 around 16MHz]
      B_0x3: [3, range 3 around 12MHz]
      B_0x4: [4, range 4 around 4MHz (reset value)]
      B_0x5: [5, range 5 around 2MHz]
      B_0x6: [6, range 6 around 1.33MHz]
      B_0x7: [7, range 7 around 1MHz]
      B_0x8: [8, range 8 around 3.072MHz]
      B_0x9: [9, range 9 around 1.536MHz]
      B_0xA: [10, range 10 around 1.024MHz]
      B_0xB: [11, range 11 around 768kHz]
      B_0xC: [12, range 12 around 400kHz]
      B_0xD: [13, range 13 around 200kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100kHz]
    MSISRANGE:
      B_0x0: [0, range 0 around 48MHz]
      B_0x1: [1, range 1 around 24MHz]
      B_0x2: [2, range 2 around 16MHz]
      B_0x3: [3, range 3 around 12MHz]
      B_0x4: [4, range 4 around 4MHz (reset value)]
      B_0x5: [5, range 5 around 2MHz]
      B_0x6: [6, range 6 around 1.33MHz]
      B_0x7: [7, range 7 around 1MHz]
      B_0x8: [8, range 8 around 3.072MHz]
      B_0x9: [9, range 9 around 1.536MHz]
      B_0xA: [10, range 10 around 1.024MHz]
      B_0xB: [11, range 11 around 768kHz]
      B_0xC: [12, range 12 around 400kHz]
      B_0xD: [13, range 13 around 200kHz]
      B_0xE: [14, range 14 around 133 kHz]
      B_0xF: [15, range 15 around 100kHz]
  RCC_CFGR1:
    SW:
      B_0x0: [0, MSIS selected as system clock]
      B_0x1: [1, HSI16 selected as system clock]
      B_0x2: [2, HSE selected as system clock]
      B_0x3: [3, PLL pll1_r_ck selected as system clock]
    SWS:
      B_0x0: [0, MSIS oscillator used as system clock]
      B_0x1: [1, HSI16 oscillator used as system clock]
      B_0x2: [2, HSE used as system clock]
      B_0x3: [3, PLL pll1_r_ck used as system clock]
    STOPWUCK:
      B_0x0: [0, MSIS oscillator selected as wake-up from stop clock and CSS backup clock]
      B_0x1: [1, HSI16 oscillator selected as wake-up from stop clock and CSS backup clock]
    STOPKERWUCK:
      B_0x0: [0, MSIK oscillator automatically enabled when exiting Stop mode]
      B_0x1: [1, HSI16 oscillator automatically enabled when exiting Stop mode]
    MCOSEL:
      B_0x0: [0, "MCO output disabled, no clock on MCO"]
      B_0x1: [1, SYSCLK system clock selected]
      B_0x2: [2, MSIS clock selected]
      B_0x3: [3, HSI16 clock selected]
      B_0x4: [4, HSE clock selected]
      B_0x5: [5, Main PLL clock pll1_r_ck selected]
      B_0x6: [6, LSI clock selected]
      B_0x7: [7, LSE clock selected]
      B_0x8: [8, Internal HSI48 clock selected]
      B_0x9: [9, MSIK clock selected]
    MCOPRE:
      B_0x0: [0, MCO divided by 1]
      B_0x1: [1, MCO divided by 2]
      B_0x2: [2, MCO divided by 4]
      B_0x3: [3, MCO divided by 8]
      B_0x4: [4, MCO divided by 16]
  RCC_CFGR2:
    HPRE:
      B_0x8: [8, SYSCLK divided by 2]
      B_0x9: [9, SYSCLK divided by 4]
      B_0xA: [10, SYSCLK divided by 8]
      B_0xB: [11, SYSCLK divided by 16]
      B_0xC: [12, SYSCLK divided by 64]
      B_0xD: [13, SYSCLK divided by 128]
      B_0xE: [14, SYSCLK divided by 256]
      B_0xF: [15, SYSCLK divided by 512]
    PPRE1:
      B_0x4: [4, PCLK1 divided by 2]
      B_0x5: [5, PCLK1 divided by 4]
      B_0x6: [6, PCLK1 divided by 8]
      B_0x7: [7, PCLK1 divided by 16]
    PPRE2:
      B_0x4: [4, PCLK2 divided by 2]
      B_0x5: [5, PCLK2 divided by 4]
      B_0x6: [6, PCLK2 divided by 8]
      B_0x7: [7, PCLK2 divided by 16]
    DPRE:
      B_0x4: [4, DCLK divided by 2]
      B_0x5: [5, DCLK divided by 4]
      B_0x6: [6, DCLK divided by 8]
      B_0x7: [7, DCLK divided by 16]
    AHB1DIS:
      B_0x0: [0, "AHB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB1 clock disabled]
    AHB2DIS1:
      B_0x0: [0, "AHB2_1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_1 clock disabled]
    AHB2DIS2:
      B_0x0: [0, "AHB2_2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB2_2 clock disabled]
    APB1DIS:
      B_0x0: [0, "APB1 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB1 clock disabled]
    APB2DIS:
      B_0x0: [0, "APB2 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB2 clock disabled]
  RCC_CFGR3:
    PPRE3:
      B_0x4: [4, HCLK divided by 2]
      B_0x5: [5, HCLK divided by 4]
      B_0x6: [6, HCLK divided by 8]
      B_0x7: [7, HCLK divided by 16]
    AHB3DIS:
      B_0x0: [0, "AHB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, AHB3 clock disabled]
    APB3DIS:
      B_0x0: [0, "APB3 clock enabled, distributed to peripherals according to their dedicated clock enable control bits"]
      B_0x1: [1, APB3 clock disabled]
  RCC_PLL1CFGR:
    PLL1SRC:
      B_0x0: [0, No clock sent to PLL1]
      B_0x1: [1, MSIS clock selected as PLL1 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL1 clock entry]
      B_0x3: [3, HSE clock selected as PLL1 clock entry]
    PLL1RGE:
      B_0x3: [3, PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz]
    PLL1M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL1MBOOST:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 4]
      B_0x3: [3, division by 6]
      B_0x4: [4, division by 8]
      B_0x5: [5, division by 10]
      B_0x6: [6, division by 12]
      B_0x7: [7, division by 14]
      B_0x8: [8, division by 16]
    PLL1PEN:
      B_0x0: [0, pll1_p_ck output disabled]
      B_0x1: [1, pll1_p_ck output enabled]
    PLL1QEN:
      B_0x0: [0, pll1_q_ck output disabled]
      B_0x1: [1, pll1_q_ck output enabled]
    PLL1REN:
      B_0x0: [0, pll1_r_ck output disabled]
      B_0x1: [1, pll1_r_ck output enabled]
  RCC_PLL2CFGR:
    PLL2SRC:
      B_0x0: [0, No clock sent to PLL2]
      B_0x1: [1, MSIS clock selected as PLL2 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL2 clock entry]
      B_0x3: [3, HSE clock selected as PLL2 clock entry]
    PLL2RGE:
      B_0x3: [3, PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz]
    PLL2M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL2PEN:
      B_0x0: [0, pll2_p_ck output disabled]
      B_0x1: [1, pll2_p_ck output enabled]
    PLL2QEN:
      B_0x0: [0, pll2_q_ck output disabled]
      B_0x1: [1, pll2_q_ck output enabled]
    PLL2REN:
      B_0x0: [0, pll2_r_ck output disabled]
      B_0x1: [1, pll2_r_ck output enabled]
  RCC_PLL3CFGR:
    PLL3SRC:
      B_0x0: [0, No clock sent to PLL3]
      B_0x1: [1, MSIS clock selected as PLL3 clock entry]
      B_0x2: [2, HSI16 clock selected as PLL3 clock entry]
      B_0x3: [3, HSE clock selected as PLL3 clock entry]
    PLL3RGE:
      B_0x3: [3, PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz]
    PLL3M:
      B_0x0: [0, division by 1 (bypass)]
      B_0x1: [1, division by 2]
      B_0x2: [2, division by 3]
      B_0xF: [15, division by 16]
    PLL3PEN:
      B_0x0: [0, pll3_p_ck output disabled]
      B_0x1: [1, pll3_p_ck output enabled]
    PLL3QEN:
      B_0x0: [0, pll3_q_ck output disabled]
      B_0x1: [1, pll3_q_ck output enabled]
    PLL3REN:
      B_0x0: [0, pll3_r_ck output disabled]
      B_0x1: [1, pll3_r_ck output enabled]
  RCC_PLL1DIVR:
    PLL1N:
      B_0x003: [3, PLL1N = 4]
      B_0x004: [4, PLL1N = 5]
      B_0x005: [5, PLL1N = 6]
      B_0x080: [128, PLL1N = 129 (default after reset)]
      B_0x1FF: [511, PLL1N = 512]
    PLL1P:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_p_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_p_ck = vco1_ck]
      B_0x3: [3, pll1_p_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_p_ck = vco1_ck / 128]
    PLL1Q:
      B_0x0: [0, pll1_q_ck = vco1_ck]
      B_0x1: [1, pll1_q_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_q_ck = vco1_ck / 3]
      B_0x3: [3, pll1_q_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_q_ck = vco1_ck / 128]
    PLL1R:
      B_0x0: [0, Not allowed]
      B_0x1: [1, pll1_r_ck = vco1_ck / 2 (default after reset)]
      B_0x2: [2, pll1_r_ck = vco1_ck / 3]
      B_0x3: [3, pll1_r_ck = vco1_ck / 4]
      B_0x7F: [127, pll1_r_ck = vco1_ck / 128]
  RCC_PLL2DIVR:
    PLL2N:
      B_0x003: [3, PLL2N = 4]
      B_0x004: [4, PLL2N = 5]
      B_0x005: [5, PLL2N = 6]
      B_0x080: [128, PLL2N = 129 (default after reset)]
      B_0x1FF: [511, PLL2N = 512]
    PLL2P:
      B_0x0: [0, pll2_p_ck = vco2_ck]
      B_0x1: [1, pll2_p_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_p_ck = vco2_ck / 3]
      B_0x3: [3, pll2_p_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_p_ck = vco2_ck / 128]
    PLL2Q:
      B_0x0: [0, pll2_q_ck = vco2_ck]
      B_0x1: [1, pll2_q_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_q_ck = vco2_ck / 3]
      B_0x3: [3, pll2_q_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_q_ck = vco2_ck / 128]
    PLL2R:
      B_0x0: [0, pll2_r_ck = vco2_ck]
      B_0x1: [1, pll2_r_ck = vco2_ck / 2 (default after reset)]
      B_0x2: [2, pll2_r_ck = vco2_ck / 3]
      B_0x3: [3, pll2_r_ck = vco2_ck / 4]
      B_0x7F: [127, pll2_r_ck = vco2_ck / 128]
  RCC_PLL3DIVR:
    PLL3N:
      B_0x003: [3, PLL3N = 4]
      B_0x004: [4, PLL3N = 5]
      B_0x005: [5, PLL3N = 6]
      B_0x080: [128, PLL3N = 129 (default after reset)]
      B_0x1FF: [511, PLL3N = 512]
    PLL3P:
      B_0x0: [0, pll3_p_ck = vco3_ck]
      B_0x1: [1, pll3_p_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_p_ck = vco3_ck / 3]
      B_0x3: [3, pll3_p_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_p_ck = vco3_ck / 128]
    PLL3Q:
      B_0x0: [0, pll3_q_ck = vco3_ck]
      B_0x1: [1, pll3_q_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_q_ck = vco3_ck / 3]
      B_0x3: [3, pll3_q_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_q_ck = vco3_ck / 128]
    PLL3R:
      B_0x0: [0, pll3_r_ck = vco3_ck]
      B_0x1: [1, pll3_r_ck = vco3_ck / 2 (default after reset)]
      B_0x2: [2, pll3_r_ck = vco3_ck / 3]
      B_0x3: [3, pll3_r_ck = vco3_ck / 4]
      B_0x7F: [127, pll3_r_ck = vco3_ck / 128]
  RCC_CIER:
    LSIRDYIE:
      B_0x0: [0, LSI ready interrupt disabled]
      B_0x1: [1, LSI ready interrupt enabled]
    LSERDYIE:
      B_0x0: [0, LSE ready interrupt disabled]
      B_0x1: [1, LSE ready interrupt enabled]
    MSISRDYIE:
      B_0x0: [0, MSIS ready interrupt disabled]
      B_0x1: [1, MSIS ready interrupt enabled]
    HSIRDYIE:
      B_0x0: [0, HSI16 ready interrupt disabled]
      B_0x1: [1, HSI16 ready interrupt enabled]
    HSERDYIE:
      B_0x0: [0, HSE ready interrupt disabled]
      B_0x1: [1, HSE ready interrupt enabled]
    HSI48RDYIE:
      B_0x0: [0, HSI48 ready interrupt disabled]
      B_0x1: [1, HSI48 ready interrupt enabled]
    PLL1RDYIE:
      B_0x0: [0, PLL1 lock interrupt disabled]
      B_0x1: [1, PLL1 lock interrupt enabled]
    PLL2RDYIE:
      B_0x0: [0, PLL2 lock interrupt disabled]
      B_0x1: [1, PLL2 lock interrupt enabled]
    PLL3RDYIE:
      B_0x0: [0, PLL3 lock interrupt disabled]
      B_0x1: [1, PLL3 lock interrupt enabled]
    MSIKRDYIE:
      B_0x0: [0, MSIK ready interrupt disabled]
      B_0x1: [1, MSIK ready interrupt enabled]
    SHSIRDYIE:
      B_0x0: [0, SHSI ready interrupt disabled]
      B_0x1: [1, SHSI ready interrupt enabled]
  RCC_CIFR:
    LSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSI oscillator]
    LSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the LSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the LSE oscillator]
    MSISRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIS oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIS oscillator]
    HSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI16 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI16 oscillator]
    HSERDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSE oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSE oscillator]
    HSI48RDYF:
      B_0x0: [0, No clock ready interrupt caused by the HSI48 oscillator]
      B_0x1: [1, Clock ready interrupt caused by the HSI48 oscillator]
    PLL1RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL1 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL1 lock]
    PLL2RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL2 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL2 lock]
    PLL3RDYF:
      B_0x0: [0, No clock ready interrupt caused by PLL3 lock]
      B_0x1: [1, Clock ready interrupt caused by PLL3 lock]
    CSSF:
      B_0x0: [0, No clock security interrupt caused by HSE clock failure]
      B_0x1: [1, Clock security interrupt caused by HSE clock failure]
    MSIKRDYF:
      B_0x0: [0, No clock ready interrupt caused by the MSIK oscillator]
      B_0x1: [1, Clock ready interrupt caused by the MSIK oscillator]
    SHSIRDYF:
      B_0x0: [0, No clock ready interrupt caused by the SHSI oscillator]
      B_0x1: [1, Clock ready interrupt caused by the SHSI oscillator]
  RCC_AHB1RSTR:
    GPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPDMA1.]
    CORDICRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CORDIC.]
    FMACRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FMAC.]
    MDF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the MDF1.]
    CRCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRC.]
    JPEGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the JPEG.]
    TSCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TSC.]
    RAMCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RAMCFG.]
    DMA2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DMA2D.]
    GFXMMURST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXMMU.]
    GPU2DRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GPU2D.]
  RCC_AHB2RSTR1:
    GPIOARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port A.]
    GPIOBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port B.]
    GPIOCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port C.]
    GPIODRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port D.]
    GPIOERST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port E.]
    GPIOFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset I/O port F]
    GPIOGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port G.]
    GPIOHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port H.]
    GPIOIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port .I]
    GPIOJRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I/O port J.]
    ADC12RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC1 and ADC2.]
    DCMI_PSSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DCMI and PSSI.]
    OTGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTG_FS or OTG_HS.]
    AESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the AES.]
    HASHRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HASH.]
    RNGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the RNG.]
    PKARST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the PKA.]
    SAESRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAES.]
    OCTOSPIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPIM.]
    OTFDEC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC1.]
    OTFDEC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OTFDEC2.]
    SDMMC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC1.]
    SDMMC2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SDMMC2.]
  RCC_AHB2RSTR2:
    FSMCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FSMC]
    OCTOSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI1.]
    OCTOSPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OCTOSPI2.]
    HSPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the HSPI1.]
  RCC_AHB3RSTR:
    LPGPIO1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPGPIO1.]
    ADC4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADC4 interface.]
    DAC1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DAC1.]
    LPDMA1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPDMA1.]
    ADF1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the ADF1.]
  RCC_APB1RSTR1:
    TIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM2.]
    TIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM3.]
    TIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM4.]
    TIM5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM5.]
    TIM6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM6.]
    TIM7RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM7.]
    SPI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI2.]
    USART2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART2]
    USART3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART3.]
    UART4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART4.]
    UART5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UART5.]
    I2C1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C1.]
    I2C2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C2.]
    CRSRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the CRS.]
    USART6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART6.]
  RCC_APB1RSTR2:
    I2C4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C4.]
    LPTIM2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM2.]
    I2C5RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C5.]
    I2C6RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C6.]
    FDCAN1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the FDCAN1.]
    UCPD1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the UCPD1.]
  RCC_APB2RSTR:
    TIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM1.]
    SPI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI1.]
    TIM8RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM8.]
    USART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USART1.]
    TIM15RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM15.]
    TIM16RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM16.]
    TIM17RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the TIM17.]
    SAI1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI1.]
    SAI2RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SAI2.]
    USBRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the USB.]
    GFXTIMRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the GFXTIM.]
    LTDCRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LTDC.]
    DSIRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the DSI.]
  RCC_APB3RSTR:
    SYSCFGRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SYSCFG.]
    SPI3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the SPI3.]
    LPUART1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPUART1.]
    I2C3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the I2C3.]
    LPTIM1RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM1.]
    LPTIM3RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM3.]
    LPTIM4RST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the LPTIM4.]
    OPAMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the OPAMP.]
    COMPRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the COMP.]
    VREFRST:
      B_0x0: [0, No effect]
      B_0x1: [1, Reset the VREFBUF.]
  RCC_AHB1ENR:
    GPDMA1EN:
      B_0x0: [0, GPDMA1 clock disabled]
      B_0x1: [1, GPDMA1 clock enabled]
    CORDICEN:
      B_0x0: [0, CORDIC clock disabled]
      B_0x1: [1, CORDIC clock enabled]
    FMACEN:
      B_0x0: [0, FMAC clock disabled]
      B_0x1: [1, FMAC clock enabled]
    MDF1EN:
      B_0x0: [0, MDF1 clock disabled]
      B_0x1: [1, MDF1 clock enabled]
    FLASHEN:
      B_0x0: [0, FLASH clock disabled]
      B_0x1: [1, FLASH clock enabled]
    CRCEN:
      B_0x0: [0, CRC clock disabled]
      B_0x1: [1, CRC clock enabled]
    JPEGEN:
      B_0x0: [0, JPEG clock disabled]
      B_0x1: [1, JPEG clock enabled]
    TSCEN:
      B_0x0: [0, TSC clock disabled]
      B_0x1: [1, TSC clock enabled]
    RAMCFGEN:
      B_0x0: [0, RAMCFG clock disabled]
      B_0x1: [1, RAMCFG clock enabled]
    DMA2DEN:
      B_0x0: [0, DMA2D clock disabled]
      B_0x1: [1, DMA2D clock enabled]
    GFXMMUEN:
      B_0x0: [0, GFXMMU clock disabled]
      B_0x1: [1, GFXMMU clock enabled]
    GPU2DEN:
      B_0x0: [0, GPU2D clock disabled]
      B_0x1: [1, GPU2D clock enabled]
    DCACHE2EN:
      B_0x0: [0, DCACHE2 clock disabled]
      B_0x1: [1, DCACHE2 clock enabled]
    GTZC1EN:
      B_0x0: [0, GTZC1 clock disabled]
      B_0x1: [1, GTZC1 clock enabled]
    BKPSRAMEN:
      B_0x0: [0, BKPSRAM clock disabled]
      B_0x1: [1, BKPSRAM clock enabled]
    DCACHE1EN:
      B_0x0: [0, DCACHE1 clock disabled]
      B_0x1: [1, DCACHE1 clock enabled]
    SRAM1EN:
      B_0x0: [0, SRAM1 clock disabled]
      B_0x1: [1, SRAM1 clock enabled]
  RCC_AHB2ENR1:
    GPIOAEN:
      B_0x0: [0, I/O port A clock disabled]
      B_0x1: [1, I/O port A clock enabled]
    GPIOBEN:
      B_0x0: [0, I/O port B clock disabled]
      B_0x1: [1, I/O port B clock enabled]
    GPIOCEN:
      B_0x0: [0, I/O port C clock disabled]
      B_0x1: [1, I/O port C clock enabled]
    GPIODEN:
      B_0x0: [0, I/O port D clock disabled]
      B_0x1: [1, I/O port D clock enabled]
    GPIOEEN:
      B_0x0: [0, I/O port E clock disabled]
      B_0x1: [1, I/O port E clock enabled]
    GPIOFEN:
      B_0x0: [0, I/O port F clock disabled]
      B_0x1: [1, I/O port F clock enabled]
    GPIOGEN:
      B_0x0: [0, I/O port G clock disabled]
      B_0x1: [1, I/O port G clock enabled]
    GPIOHEN:
      B_0x0: [0, I/O port H clock disabled]
      B_0x1: [1, I/O port H clock enabled]
    GPIOIEN:
      B_0x0: [0, I/O port I clock disabled]
      B_0x1: [1, I/O port I clock enabled]
    GPIOJEN:
      B_0x0: [0, I/O port J clock disabled]
      B_0x1: [1, I/O port J clock enabled]
    ADC12EN:
      B_0x0: [0, ADC1 and ADC2 clock disabled]
      B_0x1: [1, ADC1 and ADC2 clock enabled]
    DCMI_PSSIEN:
      B_0x0: [0, DCMI and PSSI clock disabled]
      B_0x1: [1, DCMI and PSSI clock enabled]
    OTGEN:
      B_0x0: [0, OTG_FS or OTG_HS clock disabled]
      B_0x1: [1, OTG_FS or OTG_HS clock enabled]
    OTGHSPHYEN:
      B_0x0: [0, OTG_HS PHY clock disabled]
      B_0x1: [1, OTG_HS PHY clock enabled]
    AESEN:
      B_0x0: [0, AES clock disabled]
      B_0x1: [1, AES clock enabled]
    HASHEN:
      B_0x0: [0, HASH clock disabled]
      B_0x1: [1, HASH clock enabled]
    RNGEN:
      B_0x0: [0, RNG clock disabled]
      B_0x1: [1, RNG clock enabled]
    PKAEN:
      B_0x0: [0, PKA clock disabled]
      B_0x1: [1, PKA clock enabled]
    SAESEN:
      B_0x0: [0, SAES clock disabled]
      B_0x1: [1, SAES clock enabled]
    OCTOSPIMEN:
      B_0x0: [0, OCTOSPIM clock disabled]
      B_0x1: [1, OCTOSPIM clock enabled]
    OTFDEC1EN:
      B_0x0: [0, OTFDEC1 clock disabled]
      B_0x1: [1, OTFDEC1 clock enabled]
    OTFDEC2EN:
      B_0x0: [0, OTFDEC2 clock disabled]
      B_0x1: [1, OTFDEC2 clock enabled]
    SDMMC1EN:
      B_0x0: [0, SDMMC1 clock disabled]
      B_0x1: [1, SDMMC1 clock enabled]
    SDMMC2EN:
      B_0x0: [0, SDMMC2 clock disabled]
      B_0x1: [1, SDMMC2 clock enabled]
    SRAM2EN:
      B_0x0: [0, SRAM2 clock disabled]
      B_0x1: [1, SRAM2 clock enabled]
    SRAM3EN:
      B_0x0: [0, SRAM3 clock disabled]
      B_0x1: [1, SRAM3 clock enabled]
  RCC_AHB2ENR2:
    FSMCEN:
      B_0x0: [0, FSMC clock disabled]
      B_0x1: [1, FSMC clock enabled]
    OCTOSPI1EN:
      B_0x0: [0, OCTOSPI1 clock disabled]
      B_0x1: [1, OCTOSPI1 clock enabled]
    OCTOSPI2EN:
      B_0x0: [0, OCTOSPI2 clock disabled]
      B_0x1: [1, OCTOSPI2 clock enabled]
    HSPI1EN:
      B_0x0: [0, HSPI1 clock disabled]
      B_0x1: [1, HSPI1 clock enabled]
    SRAM6EN:
      B_0x0: [0, SRAM6 clock disabled]
      B_0x1: [1, SRAM6 clock enabled]
    SRAM5EN:
      B_0x0: [0, SRAM5 clock disabled]
      B_0x1: [1, SRAM5 clock enabled]
  RCC_AHB3ENR:
    LPGPIO1EN:
      B_0x0: [0, LPGPIO1 clock disabled]
      B_0x1: [1, LPGPIO1 clock enabled]
    PWREN:
      B_0x0: [0, PWR clock disabled]
      B_0x1: [1, PWR clock enabled]
    ADC4EN:
      B_0x0: [0, ADC4 clock disabled]
      B_0x1: [1, ADC4 clock enabled]
    DAC1EN:
      B_0x0: [0, DAC1 clock disabled]
      B_0x1: [1, DAC1 clock enabled]
    LPDMA1EN:
      B_0x0: [0, LPDMA1 clock disabled]
      B_0x1: [1, LPDMA1 clock enabled]
    ADF1EN:
      B_0x0: [0, ADF1 clock disabled]
      B_0x1: [1, ADF1 clock enabled]
    GTZC2EN:
      B_0x0: [0, GTZC2 clock disabled]
      B_0x1: [1, GTZC2 clock enabled]
    SRAM4EN:
      B_0x0: [0, SRAM4 clock disabled]
      B_0x1: [1, SRAM4 clock enabled]
  RCC_APB1ENR1:
    TIM2EN:
      B_0x0: [0, TIM2 clock disabled]
      B_0x1: [1, TIM2 clock enabled]
    TIM3EN:
      B_0x0: [0, TIM3 clock disabled]
      B_0x1: [1, TIM3 clock enabled]
    TIM4EN:
      B_0x0: [0, TIM4 clock disabled]
      B_0x1: [1, TIM4 clock enabled]
    TIM5EN:
      B_0x0: [0, TIM5 clock disabled]
      B_0x1: [1, TIM5 clock enabled]
    TIM6EN:
      B_0x0: [0, TIM6 clock disabled]
      B_0x1: [1, TIM6 clock enabled]
    TIM7EN:
      B_0x0: [0, TIM7 clock disabled]
      B_0x1: [1, TIM7 clock enabled]
    WWDGEN:
      B_0x0: [0, WWDG clock disabled]
      B_0x1: [1, WWDG clock enabled]
    SPI2EN:
      B_0x0: [0, SPI2 clock disabled]
      B_0x1: [1, SPI2 clock enabled]
    USART2EN:
      B_0x0: [0, USART2 clock disabled]
      B_0x1: [1, USART2 clock enabled]
    USART3EN:
      B_0x0: [0, USART3 clock disabled]
      B_0x1: [1, USART3 clock enabled]
    UART4EN:
      B_0x0: [0, UART4 clock disabled]
      B_0x1: [1, UART4 clock enabled]
    UART5EN:
      B_0x0: [0, UART5 clock disabled]
      B_0x1: [1, UART5 clock enabled]
    I2C1EN:
      B_0x0: [0, I2C1 clock disabled]
      B_0x1: [1, I2C1 clock enabled]
    I2C2EN:
      B_0x0: [0, I2C2 clock disabled]
      B_0x1: [1, I2C2 clock enabled]
    CRSEN:
      B_0x0: [0, CRS clock disabled]
      B_0x1: [1, CRS clock enabled]
    USART6EN:
      B_0x0: [0, USART6 clock disabled]
      B_0x1: [1, USART6 clock enabled]
  RCC_APB1ENR2:
    I2C4EN:
      B_0x0: [0, I2C4 clock disabled]
      B_0x1: [1, I2C4 clock enabled]
    LPTIM2EN:
      B_0x0: [0, LPTIM2 clock disabled]
      B_0x1: [1, LPTIM2 clock enabled]
    I2C5EN:
      B_0x0: [0, I2C5 clock disabled]
      B_0x1: [1, I2C5 clock enabled]
    I2C6EN:
      B_0x0: [0, I2C6 clock disabled]
      B_0x1: [1, I2C6 clock enabled]
    FDCAN1EN:
      B_0x0: [0, FDCAN1 clock disabled]
      B_0x1: [1, FDCAN1 clock enabled]
    UCPD1EN:
      B_0x0: [0, UCPD1 clock disabled]
      B_0x1: [1, UCPD1 clock enabled]
  RCC_APB2ENR:
    TIM1EN:
      B_0x0: [0, TIM1 clock disabled]
      B_0x1: [1, TIM1 clock enabled]
    SPI1EN:
      B_0x0: [0, SPI1 clock disabled]
      B_0x1: [1, SPI1 clock enabled]
    TIM8EN:
      B_0x0: [0, TIM8 clock disabled]
      B_0x1: [1, TIM8 clock enabled]
    USART1EN:
      B_0x0: [0, USART1 clock disabled]
      B_0x1: [1, USART1 clock enabled]
    TIM15EN:
      B_0x0: [0, TIM15 clock disabled]
      B_0x1: [1, TIM15 clock enabled]
    TIM16EN:
      B_0x0: [0, TIM16 clock disabled]
      B_0x1: [1, TIM16 clock enabled]
    TIM17EN:
      B_0x0: [0, TIM17 clock disabled]
      B_0x1: [1, TIM17 clock enabled]
    SAI1EN:
      B_0x0: [0, SAI1 clock disabled]
      B_0x1: [1, SAI1 clock enabled]
    SAI2EN:
      B_0x0: [0, SAI2 clock disabled]
      B_0x1: [1, SAI2 clock enabled]
    USBEN:
      B_0x0: [0, USB clock disabled]
      B_0x1: [1, USB clock enabled]
    GFXTIMEN:
      B_0x0: [0, GFXTIM clock disabled]
      B_0x1: [1, GFXTIM clock enabled]
    LTDCEN:
      B_0x0: [0, LTDC clock disabled]
      B_0x1: [1, LTDC clock enabled]
    DSIEN:
      B_0x0: [0, DSI clock disabled]
      B_0x1: [1, DSI clock enabled]
  RCC_APB3ENR:
    SYSCFGEN:
      B_0x0: [0, SYSCFG clock disabled]
      B_0x1: [1, SYSCFG clock enabled]
    SPI3EN:
      B_0x0: [0, SPI3 clock disabled]
      B_0x1: [1, SPI3 clock enabled]
    LPUART1EN:
      B_0x0: [0, LPUART1 clock disabled]
      B_0x1: [1, LPUART1 clock enabled]
    I2C3EN:
      B_0x0: [0, I2C3 clock disabled]
      B_0x1: [1, I2C3 clock enabled]
    LPTIM1EN:
      B_0x0: [0, LPTIM1 clock disabled]
      B_0x1: [1, LPTIM1 clock enabled]
    LPTIM3EN:
      B_0x0: [0, LPTIM3 clock disabled]
      B_0x1: [1, LPTIM3 clock enabled]
    LPTIM4EN:
      B_0x0: [0, LPTIM4 clock disabled]
      B_0x1: [1, LPTIM4 clock enabled]
    OPAMPEN:
      B_0x0: [0, OPAMP clock disabled]
      B_0x1: [1, OPAMP clock enabled]
    COMPEN:
      B_0x0: [0, COMP clock disabled]
      B_0x1: [1, COMP clock enabled]
    VREFEN:
      B_0x0: [0, VREFBUF clock disabled]
      B_0x1: [1, VREFBUF clock enabled]
    RTCAPBEN:
      B_0x0: [0, RTC and TAMP APB clock disabled]
      B_0x1: [1, RTC and TAMP APB clock enabled]
  RCC_AHB1SMENR:
    GPDMA1SMEN:
      B_0x0: [0, GPDMA1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPDMA1 clocks enabled by the clock gating during Sleep and Stop modes]
    CORDICSMEN:
      B_0x0: [0, CORDIC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CORDIC clocks enabled by the clock gating during Sleep and Stop modes]
    FMACSMEN:
      B_0x0: [0, FMAC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FMAC clocks enabled by the clock gating during Sleep and Stop modes]
    MDF1SMEN:
      B_0x0: [0, MDF1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, MDF1 clocks enabled by the clock gating during Sleep and Stop modes]
    FLASHSMEN:
      B_0x0: [0, FLASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FLASH clocks enabled by the clock gating during Sleep and Stop modes]
    CRCSMEN:
      B_0x0: [0, CRC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRC clocks enabled by the clock gating during Sleep and Stop modes]
    JPEGSMEN:
      B_0x0: [0, JPEG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, JPEG clocks enabled by the clock gating during Sleep and Stop modes]
    TSCSMEN:
      B_0x0: [0, TSC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TSC clocks enabled by the clock gating during Sleep and Stop modes]
    RAMCFGSMEN:
      B_0x0: [0, RAMCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RAMCFG clocks enabled by the clock gating during Sleep and Stop modes]
    DMA2DSMEN:
      B_0x0: [0, DMA2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DMA2D clocks enabled by the clock gating during Sleep and Stop modes]
    GFXMMUSMEN:
      B_0x0: [0, GFXMMU clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXMMU clocks enabled by the clock gating during Sleep and Stop modes]
    GPU2DSMEN:
      B_0x0: [0, GPU2D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GPU2D clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE2SMEN:
      B_0x0: [0, DCACHE2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE2 clocks enabled by the clock gating during Sleep and Stop modes]
    GTZC1SMEN:
      B_0x0: [0, GTZC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC1 clocks enabled by the clock gating during Sleep and Stop modes]
    BKPSRAMSMEN:
      B_0x0: [0, BKPSRAM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, BKPSRAM clocks enabled by the clock gating during Sleep and Stop modes]
    ICACHESMEN:
      B_0x0: [0, ICACHE clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ICACHE clocks enabled by the clock gating during Sleep and Stop modes]
    DCACHE1SMEN:
      B_0x0: [0, DCACHE1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCACHE1 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM1SMEN:
      B_0x0: [0, SRAM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR1:
    GPIOASMEN:
      B_0x0: [0, I/O port A clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port A clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOBSMEN:
      B_0x0: [0, I/O port B clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port B clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOCSMEN:
      B_0x0: [0, I/O port C clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port C clocks enabled by the clock gating during Sleep and Stop modes]
    GPIODSMEN:
      B_0x0: [0, I/O port D clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port D clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOESMEN:
      B_0x0: [0, I/O port E clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port E clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOFSMEN:
      B_0x0: [0, I/O port F clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port F clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOGSMEN:
      B_0x0: [0, I/O port G clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port G clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOHSMEN:
      B_0x0: [0, I/O port H clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port H clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOISMEN:
      B_0x0: [0, I/O port I clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port I clocks enabled by the clock gating during Sleep and Stop modes]
    GPIOJSMEN:
      B_0x0: [0, I/O port J clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I/O port J clocks enabled by the clock gating during Sleep and Stop modes]
    ADC12SMEN:
      B_0x0: [0, ADC1 and ADC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC1 and ADC2 clocks enabled by the clock gating during Sleep and Stop modes]
    DCMI_PSSISMEN:
      B_0x0: [0, DCMI and PSSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DCMI and PSSI clocks enabled by the clock gating during Sleep and Stop modes]
    OTGSMEN:
      B_0x0: [0, OTG_FS and OTG_HS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_FS and OTG_HS clocks enabled by the clock gating during Sleep and Stop modes]
    OTGHSPHYSMEN:
      B_0x0: [0, OTG_HS PHY clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTG_HS PHY clocks enabled by the clock gating during Sleep and Stop modes]
    AESSMEN:
      B_0x0: [0, AES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, AES clocks enabled by the clock gating during Sleep and Stop modes]
    HASHSMEN:
      B_0x0: [0, HASH clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HASH clocks enabled by the clock gating during Sleep and Stop modes]
    RNGSMEN:
      B_0x0: [0, RNG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RNG clocks enabled by the clock gating during Sleep and Stop modes]
    PKASMEN:
      B_0x0: [0, PKA clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PKA clocks enabled by the clock gating during Sleep and Stop modes]
    SAESSMEN:
      B_0x0: [0, SAES clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAES clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPIMSMEN:
      B_0x0: [0, OCTOSPIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPIM clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC1SMEN:
      B_0x0: [0, OTFDEC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC1 clocks enabled by the clock gating during Sleep and Stop modes]
    OTFDEC2SMEN:
      B_0x0: [0, OTFDEC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OTFDEC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC1SMEN:
      B_0x0: [0, SDMMC1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC1 clocks enabled by the clock gating during Sleep and Stop modes]
    SDMMC2SMEN:
      B_0x0: [0, SDMMC2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SDMMC2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM2SMEN:
      B_0x0: [0, SRAM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM2 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM3SMEN:
      B_0x0: [0, SRAM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM3 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB2SMENR2:
    FSMCSMEN:
      B_0x0: [0, FSMC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FSMC clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI1SMEN:
      B_0x0: [0, OCTOSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    OCTOSPI2SMEN:
      B_0x0: [0, OCTOSPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OCTOSPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    HSPI1SMEN:
      B_0x0: [0, HSPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, HSP1I clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM6SMEN:
      B_0x0: [0, SRAM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM6 clocks enabled by the clock gating during Sleep and Stop modes]
    SRAM5SMEN:
      B_0x0: [0, SRAM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM5 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_AHB3SMENR:
    LPGPIO1SMEN:
      B_0x0: [0, LPGPIO1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPGPIO1 clock enabled by the clock gating during Sleep and Stop modes]
    PWRSMEN:
      B_0x0: [0, PWR clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, PWR clock enabled by the clock gating during Sleep and Stop modes]
    ADC4SMEN:
      B_0x0: [0, ADC4 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADC4 clock enabled by the clock gating during Sleep and Stop modes]
    DAC1SMEN:
      B_0x0: [0, DAC1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DAC1 clock enabled by the clock gating during Sleep and Stop modes]
    LPDMA1SMEN:
      B_0x0: [0, LPDMA1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPDMA1 clock enabled by the clock gating during Sleep and Stop modes]
    ADF1SMEN:
      B_0x0: [0, ADF1 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, ADF1 clock enabled by the clock gating during Sleep and Stop modes]
    GTZC2SMEN:
      B_0x0: [0, GTZC2 clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GTZC2 clock enabled by the clock gating during Sleep and Stop modes]
    SRAM4SMEN:
      B_0x0: [0, SRAM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SRAM4 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR1:
    TIM2SMEN:
      B_0x0: [0, TIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM3SMEN:
      B_0x0: [0, TIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM4SMEN:
      B_0x0: [0, TIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM5SMEN:
      B_0x0: [0, TIM5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM5 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM6SMEN:
      B_0x0: [0, TIM6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM6 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM7SMEN:
      B_0x0: [0, TIM7 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM7 clocks enabled by the clock gating during Sleep and Stop modes]
    WWDGSMEN:
      B_0x0: [0, Window watchdog clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, Window watchdog clocks enabled by the clock gating during Sleep and Stop modes]
    SPI2SMEN:
      B_0x0: [0, SPI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART2SMEN:
      B_0x0: [0, USART2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART2 clocks enabled by the clock gating during Sleep and Stop modes]
    USART3SMEN:
      B_0x0: [0, USART3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART3 clocks enabled by the clock gating during Sleep and Stop modes]
    UART4SMEN:
      B_0x0: [0, UART4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART4 clocks enabled by the clock gating during Sleep and Stop modes]
    UART5SMEN:
      B_0x0: [0, UART5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UART5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C1SMEN:
      B_0x0: [0, I2C1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C2SMEN:
      B_0x0: [0, I2C2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C2 clocks enabled by the clock gating during Sleep and Stop modes]
    CRSSMEN:
      B_0x0: [0, CRS clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, CRS clocks enabled by the clock gating during Sleep and Stop modes]
    USART6SMEN:
      B_0x0: [0, USART6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART6 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB1SMENR2:
    I2C4SMEN:
      B_0x0: [0, I2C4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C4 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM2SMEN:
      B_0x0: [0, LPTIM2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM2 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C5SMEN:
      B_0x0: [0, I2C5 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C5 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C6SMEN:
      B_0x0: [0, I2C6 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C6 clocks enabled by the clock gating during Sleep and Stop modes]
    FDCAN1SMEN:
      B_0x0: [0, FDCAN1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, FDCAN1 clocks enabled by the clock gating during Sleep and Stop modes]
    UCPD1SMEN:
      B_0x0: [0, UCPD1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, UCPD1 clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB2SMENR:
    TIM1SMEN:
      B_0x0: [0, TIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    SPI1SMEN:
      B_0x0: [0, SPI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI1 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM8SMEN:
      B_0x0: [0, TIM8 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM8 clocks enabled by the clock gating during Sleep and Stop modes]
    USART1SMEN:
      B_0x0: [0, USART1clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USART1clocks enabled by the clock gating during Sleep and Stop modes]
    TIM15SMEN:
      B_0x0: [0, TIM15 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM15 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM16SMEN:
      B_0x0: [0, TIM16 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM16 clocks enabled by the clock gating during Sleep and Stop modes]
    TIM17SMEN:
      B_0x0: [0, TIM17 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, TIM17 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI1SMEN:
      B_0x0: [0, SAI1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI1 clocks enabled by the clock gating during Sleep and Stop modes]
    SAI2SMEN:
      B_0x0: [0, SAI2 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SAI2 clocks enabled by the clock gating during Sleep and Stop modes]
    USBSMEN:
      B_0x0: [0, USB clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, USB clocks enabled by the clock gating during Sleep and Stop modes]
    GFXTIMSMEN:
      B_0x0: [0, GFXTIM clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, GFXTIM clocks enabled by the clock gating during Sleep and Stop modes]
    LTDCSMEN:
      B_0x0: [0, LTDC clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LTDC clocks enabled by the clock gating during Sleep and Stop modes]
    DSISMEN:
      B_0x0: [0, DSI clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, DSI clocks enabled by the clock gating during Sleep and Stop modes]
  RCC_APB3SMENR:
    SYSCFGSMEN:
      B_0x0: [0, SYSCFG clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SYSCFG clocks enabled by the clock gating during Sleep and Stop modes]
    SPI3SMEN:
      B_0x0: [0, SPI3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, SPI3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPUART1SMEN:
      B_0x0: [0, LPUART1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPUART1 clocks enabled by the clock gating during Sleep and Stop modes]
    I2C3SMEN:
      B_0x0: [0, I2C3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, I2C3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM1SMEN:
      B_0x0: [0, LPTIM1 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM1 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM3SMEN:
      B_0x0: [0, LPTIM3 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM3 clocks enabled by the clock gating during Sleep and Stop modes]
    LPTIM4SMEN:
      B_0x0: [0, LPTIM4 clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, LPTIM4 clocks enabled by the clock gating during Sleep and Stop modes]
    OPAMPSMEN:
      B_0x0: [0, OPAMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, OPAMP clocks enabled by the clock gating during Sleep and Stop modes]
    COMPSMEN:
      B_0x0: [0, COMP clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, COMP clocks enabled by the clock gating during Sleep and Stop modes]
    VREFSMEN:
      B_0x0: [0, VREFBUF clocks disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, VREFBUF clocks enabled by the clock gating during Sleep and Stop modes]
    RTCAPBSMEN:
      B_0x0: [0, RTC and TAMP APB clock disabled by the clock gating during Sleep and Stop modes]
      B_0x1: [1, RTC and TAMP APB clock enabled by the clock gating during Sleep and Stop modes]
  RCC_SRDAMR:
    SPI3AMEN:
      B_0x0: [0, SPI3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SPI3 autonomous mode enabled during Stop 0/1/2 mode]
    LPUART1AMEN:
      B_0x0: [0, LPUART1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPUART1 autonomous mode enabled during Stop 0/1/2 mode]
    I2C3AMEN:
      B_0x0: [0, I2C3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, I2C3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM1AMEN:
      B_0x0: [0, LPTIM1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM1 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM3AMEN:
      B_0x0: [0, LPTIM3 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM3 autonomous mode enabled during Stop 0/1/2 mode]
    LPTIM4AMEN:
      B_0x0: [0, LPTIM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPTIM4 autonomous mode enabled during Stop 0/1/2 mode]
    OPAMPAMEN:
      B_0x0: [0, OPAMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, OPAMP autonomous mode enabled during Stop 0/1/2 mode]
    COMPAMEN:
      B_0x0: [0, COMP autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, COMP autonomous mode enabled during Stop 0/1/2 mode]
    VREFAMEN:
      B_0x0: [0, VREFBUF autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, VREFBUF autonomous mode enabled during Stop 0/1/2 mode]
    RTCAPBAMEN:
      B_0x0: [0, RTC and TAMP autonomous mode disabled during Stop 0/1/2mode]
      B_0x1: [1, RTC and TAMP autonomous mode enabled during Stop 0/1/2 mode]
    ADC4AMEN:
      B_0x0: [0, ADC4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADC4 autonomous mode enabled during Stop 0/1/2 mode]
    LPGPIO1AMEN:
      B_0x0: [0, LPGPIO1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPGPIO1 autonomous mode enabled during Stop 0/1/2 mode]
    DAC1AMEN:
      B_0x0: [0, DAC1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, DAC1 autonomous mode enabled during Stop 0/1/2 mode]
    LPDMA1AMEN:
      B_0x0: [0, LPDMA1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, LPDMA1 autonomous mode enabled during Stop 0/1/2 mode]
    ADF1AMEN:
      B_0x0: [0, ADF1 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, ADF1 autonomous mode enabled during Stop 0/1/2 mode]
    SRAM4AMEN:
      B_0x0: [0, SRAM4 autonomous mode disabled during Stop 0/1/2 mode]
      B_0x1: [1, SRAM4 autonomous mode enabled during Stop 0/1/2 mode]
  RCC_CCIPR1:
    USART1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    USART3SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    UART5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    I2C1SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C4SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SPI2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM2SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    SPI1SEL:
      B_0x0: [0, PCLK2 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    SYSTICKSEL:
      B_0x0: [0, HCLK/8 selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, LSE selected]
      B_0x3: [3, reserved]
    FDCAN1SEL:
      B_0x0: [0, HSE clock selected]
      B_0x1: [1, PLL1Q (pll1_q_ck) selected]
      B_0x2: [2, PLL2 P (pll2_p_ck) selected]
      B_0x3: [3, reserved]
    ICLKSEL:
      B_0x0: [0, HSI48 clock selected]
      B_0x1: [1, PLL2 Q (pll2_q_ck) selected]
      B_0x2: [2, PLL1 Q (pll1_q_ck) selected]
      B_0x3: [3, MSIK clock selected]
    TIMICSEL:
      B_0x4: [4, "HSI/256, MSIS/1024 and MSIS/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x5: [5, "HSI/256, MSIS/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
      B_0x6: [6, "HSI/256, MSIK/1024 and MSIS/4 generated and can be selected by TIM16, TIM17 ,and LPTIM2 as internal input capture"]
      B_0x7: [7, "HSI/256, MSIK/1024 and MSIK/4 generated and can be selected by TIM16, TIM17, and LPTIM2 as internal input capture"]
  RCC_CCIPR2:
    MDF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 P (pll1_p_ck) selected]
      B_0x2: [2, PLL3 Q (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
    SAI1SEL:
      B_0x0: [0, PLL2 P (pll2_p_ck) selected]
      B_0x1: [1, PLL3 P (pll3_p_ck) selected]
      B_0x2: [2, PLL1 P (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAI2SEL:
      B_0x0: [0, PLL2 P (pll2_p_ck) selected]
      B_0x1: [1, PLL3 P (pll3_p_ck) selected]
      B_0x2: [2, PLL1 P (pll1_p_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, HSI16 clock selected]
    SAESSEL:
      B_0x0: [0, SHSI selected]
      B_0x1: [1, "SHSI / 2 selected, can be used in range 4"]
    RNGSEL:
      B_0x0: [0, HSI48 selected]
      B_0x1: [1, "HSI48 / 2 selected, can be used in range 4"]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, reserved]
    SDMMCSEL:
      B_0x0: [0, ICLK clock selected]
      B_0x1: [1, "PLL1 P (pll1_p_ck) selected, in case higher than 48MHz is needed (for SDR50 mode)"]
    DSISEL:
      B_0x0: [0, PLL3 P (pll3_p_ck) selected]
      B_0x1: [1, DSI PHY PLL output selected]
    USART6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    LTDCSEL:
      B_0x0: [0, PLL3 R (pll3_r_ck) selected]
      B_0x1: [1, PLL2 R (pll2_r_ck) selected]
    OCTOSPISEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, MSIK selected]
      B_0x2: [2, "PLL1 Q (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL2 Q (pll2_q_ck) selected, can be up to 200 MHz"]
    HSPI1SEL:
      B_0x0: [0, SYSCLK selected]
      B_0x1: [1, "PLL1 Q (pll1_q_ck) selected, can be up to 200 MHz"]
      B_0x2: [2, "PLL2 Q (pll2_q_ck) selected, can be up to 200 MHz"]
      B_0x3: [3, "PLL3 R (pll3_r_ck) selected, can be up to 200 MHz"]
    I2C5SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C6SEL:
      B_0x0: [0, PCLK1 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    OTGHSSEL:
      B_0x0: [0, HSE selected]
      B_0x1: [1, "PLL1 P (pll1_q_ck) selected,"]
      B_0x2: [2, HSE/2 selected]
      B_0x3: [3, PLL1 P divided by 2 (pll1_p_ck/2) selected]
  RCC_CCIPR3:
    LPUART1SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
      B_0x4: [4, MSIK selected]
    SPI3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    I2C3SEL:
      B_0x0: [0, PCLK3 selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, MSIK selected]
    LPTIM34SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI selected]
      B_0x3: [3, LSE selected]
    LPTIM1SEL:
      B_0x0: [0, MSIK clock selected]
      B_0x1: [1, LSI selected]
      B_0x2: [2, HSI16 selected]
      B_0x3: [3, LSE selected]
    ADCDACSEL:
      B_0x0: [0, HCLK clock selected]
      B_0x1: [1, SYSCLK selected]
      B_0x2: [2, PLL2 R (pll2_r_ck) selected]
      B_0x3: [3, HSE clock selected]
      B_0x4: [4, HSI16 clock selected]
      B_0x5: [5, MSIK clock selected]
    DAC1SEL:
      B_0x0: [0, LSE selected]
      B_0x1: [1, LSI selected]
    ADF1SEL:
      B_0x0: [0, HCLK selected]
      B_0x1: [1, PLL1 P (pll1_p_ck) selected]
      B_0x2: [2, PLL3 Q (pll3_q_ck) selected]
      B_0x3: [3, input pin AUDIOCLK selected]
      B_0x4: [4, MSIK clock selected]
  RCC_BDCR:
    LSEON:
      B_0x0: [0, LSE oscillator off]
      B_0x1: [1, LSE oscillator on]
    LSERDY:
      B_0x0: [0, LSE oscillator not ready]
      B_0x1: [1, LSE oscillator ready]
    LSEBYP:
      B_0x0: [0, LSE oscillator not bypassed]
      B_0x1: [1, LSE oscillator bypassed]
    LSEDRV:
      B_0x0: [0, Xtal mode lower driving capability]
      B_0x1: [1, Xtal mode medium-low driving capability]
      B_0x2: [2, Xtal mode medium-high driving capability]
      B_0x3: [3, Xtal mode higher driving capability]
    LSECSSON:
      B_0x0: [0, CSS on LSE OFF]
      B_0x1: [1, CSS on LSE ON]
    LSECSSD:
      B_0x0: [0, No failure detected on LSE]
      B_0x1: [1, Failure detected on LSE]
    LSESYSEN:
      B_0x0: [0, "LSE can be used only for RTC, TAMP, and CSS on LSE."]
      B_0x1: [1, LSE can be used by any other peripheral or function.]
    RTCSEL:
      B_0x0: [0, No clock selected]
      B_0x1: [1, LSE oscillator clock selected]
      B_0x2: [2, LSI oscillator clock selected]
      B_0x3: [3, HSE oscillator clock divided by 32 selected]
    LSESYSRDY:
      B_0x0: [0, LSESYS clock not ready]
      B_0x1: [1, LSESYS clock ready]
    LSEGFON:
      B_0x0: [0, LSE glitch filter disabled]
      B_0x1: [1, LSE glitch filter enabled]
    RTCEN:
      B_0x0: [0, RTC and TAMP clock disabled]
      B_0x1: [1, RTC and TAMP clock enabled]
    BDRST:
      B_0x0: [0, Reset not activated]
      B_0x1: [1, Reset the entire backup domain.]
    LSCOEN:
      B_0x0: [0, LSCO disabled]
      B_0x1: [1, LSCO enabled]
    LSCOSEL:
      B_0x0: [0, LSI clock selected]
      B_0x1: [1, LSE clock selected]
    LSION:
      B_0x0: [0, LSI oscillator OFF]
      B_0x1: [1, LSI oscillator ON]
    LSIRDY:
      B_0x0: [0, LSI oscillator not ready]
      B_0x1: [1, LSI oscillator ready]
    LSIPREDIV:
      B_0x0: [0, LSI not divided]
      B_0x1: [1, LSI divided by 128]
  RCC_CSR:
    MSIKSRANGE:
      B_0x4: [4, range 4 around 4MHz (reset value)]
      B_0x5: [5, range 5 around 2MHz]
      B_0x6: [6, range 6 around 1.33MHz]
      B_0x7: [7, range 7 around 1MHz]
      B_0x8: [8, range 8 around 3.072MHz]
    MSISSRANGE:
      B_0x4: [4, range 4 around 4MHz (reset value)]
      B_0x5: [5, range 5 around 2MHz]
      B_0x6: [6, range 6 around 1.33MHz]
      B_0x7: [7, range 7 around 1MHz]
      B_0x8: [8, range 8 around 3.072MHz]
    RMVF:
      B_0x0: [0, No effect]
      B_0x1: [1, Clear the reset flags.]
    OBLRSTF:
      B_0x0: [0, No reset from option-byte loading occurred]
      B_0x1: [1, Reset from option-byte loading occurred]
    PINRSTF:
      B_0x0: [0, No reset from NRST pin occurred]
      B_0x1: [1, Reset from NRST pin occurred]
    BORRSTF:
      B_0x0: [0, No BOR/exit from Shutdown mode reset occurred]
      B_0x1: [1, BOR/exit from Shutdown mode reset occurred]
    SFTRSTF:
      B_0x0: [0, No software reset occurred]
      B_0x1: [1, Software reset occurred]
    IWDGRSTF:
      B_0x0: [0, No independent watchdog reset occurred]
      B_0x1: [1, Independent watchdog reset occurred]
    WWDGRSTF:
      B_0x0: [0, No window watchdog reset occurred]
      B_0x1: [1, Window watchdog reset occurred]
    LPWRRSTF:
      B_0x0: [0, No illegal low-power mode reset occurred]
      B_0x1: [1, Illegal low-power mode reset occurred]
  RCC_SECCFGR:
    HSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    MSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSISEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    LSESEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    SYSCLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PRESCSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL1SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL2SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    PLL3SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    ICLKSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    HSI48SEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
    RMVFSEC:
      B_0x0: [0, non secure]
      B_0x1: [1, secure]
  RCC_PRIVCFGR:
    SPRIV:
      B_0x0: [0, Read and write to RCC secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC secure functions can be done by privileged access only.]
    NSPRIV:
      B_0x0: [0, Read and write to RCC non-secure functions can be done by privileged or unprivileged access.]
      B_0x1: [1, Read and write to RCC non-secure functions can be done by privileged access only.]