Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Aug  1 12:18:19 2020
| Host         : DESKTOP-0V46LPK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab_10_timing_summary_routed.rpt -pb Lab_10_timing_summary_routed.pb -rpx Lab_10_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_10
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_X_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: Driver_HDMI0/Set_Y_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Video_Generator0/kj1/cnt_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: Video_Generator0/stateCurrent_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 313 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.926        0.000                      0                  367        0.044        0.000                      0                  367       -0.809       -3.376                       9                   325  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_100MHz                {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0      {0.000 3.365}        6.731           148.571         
    CLKFBIN               {0.000 3.365}        6.731           148.571         
    PixelClkIO            {0.000 3.365}        6.731           148.571         
    SerialClkIO           {0.000 0.673}        1.346           742.857         
    rgb2dvi/U0/SerialClk  {0.000 0.673}        1.346           742.857         
  clkfbout_clk_wiz_0      {0.000 25.000}       50.000          20.000          
sys_clk_pin               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1    {0.000 3.365}        6.731           148.571         
    CLKFBIN_1             {0.000 3.365}        6.731           148.571         
    PixelClkIO_1          {0.000 3.365}        6.731           148.571         
    SerialClkIO_1         {0.000 0.673}        1.346           742.857         
  clkfbout_clk_wiz_0_1    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.008        0.000                      0                  325        0.160        0.000                      0                  325        1.365        0.000                       0                   299  
    CLKFBIN                                                                                                                                                               5.482        0.000                       0                     2  
    PixelClkIO                                                                                                                                                            4.576        0.000                       0                    10  
    SerialClkIO                                                                                                                                                          -0.809       -3.376                       9                    10  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.010        0.000                      0                  325        0.160        0.000                      0                  325        1.365        0.000                       0                   299  
    CLKFBIN_1                                                                                                                                                             5.482        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                          4.576        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                        -0.809       -3.376                       9                    10  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.008        0.000                      0                  325        0.044        0.000                      0                  325  
clk_out1_clk_wiz_0    PixelClkIO                  0.926        0.000                      0                   38        0.193        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO                  0.926        0.000                      0                   38        0.193        0.000                      0                   38  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.008        0.000                      0                  325        0.044        0.000                      0                  325  
clk_out1_clk_wiz_0    PixelClkIO_1                0.926        0.000                      0                   38        0.193        0.000                      0                   38  
clk_out1_clk_wiz_0_1  PixelClkIO_1                0.926        0.000                      0                   38        0.193        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          5.010        0.000                      0                    4        0.503        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.010        0.000                      0                    4        0.387        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.010        0.000                      0                    4        0.387        0.000                      0                    4  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        5.012        0.000                      0                    4        0.503        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.197ns (47.317%)  route 2.446ns (52.683%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.339 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.339    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_6
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.176ns (47.078%)  route 2.446ns (52.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.318 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.318    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_4
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.102ns (46.217%)  route 2.446ns (53.783%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.244 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_5
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.086ns (46.027%)  route 2.446ns (53.973%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.228 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_7
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.083ns (45.991%)  route 2.446ns (54.009%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.225 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.225    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_6
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.062ns (45.740%)  route 2.446ns (54.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.204 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_4
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.988ns (44.834%)  route 2.446ns (55.166%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.130 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.130    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_5
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.972ns (44.634%)  route 2.446ns (55.366%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.114 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_7
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.350ns (31.213%)  route 2.975ns (68.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 4.875 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.721 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.293    -0.428    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.152    -0.276 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10/O
                         net (fo=5, routed)           0.848     0.573    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.354     0.927 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4/O
                         net (fo=1, routed)           0.834     1.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.326     2.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     2.086    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.571     4.875    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.405     4.470    
                         clock uncertainty           -0.116     4.354    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077     4.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 Video_Generator0/kj2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/kj2/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.382ns (57.237%)  route 1.780ns (42.763%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 4.869 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.683    -2.243    Video_Generator0/kj2/CLK
    SLICE_X39Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.787 r  Video_Generator0/kj2/cnt_reg[0]/Q
                         net (fo=33, routed)          0.757    -1.030    Video_Generator0/kj2/cnt_reg_n_0_[0]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.435 r  Video_Generator0/kj2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.435    Video_Generator0/kj2/cnt0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.318 r  Video_Generator0/kj2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.318    Video_Generator0/kj2/cnt0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.201 r  Video_Generator0/kj2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.201    Video_Generator0/kj2/cnt0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.084 r  Video_Generator0/kj2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.084    Video_Generator0/kj2/cnt0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.033 r  Video_Generator0/kj2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.033    Video_Generator0/kj2/cnt0_carry__3_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.150 r  Video_Generator0/kj2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     0.159    Video_Generator0/kj2/cnt0_carry__4_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.276 r  Video_Generator0/kj2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.276    Video_Generator0/kj2/cnt0_carry__5_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.599 r  Video_Generator0/kj2/cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.597     1.196    Video_Generator0/kj2/cnt0_carry__6_n_6
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.306     1.502 r  Video_Generator0/kj2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.416     1.919    Video_Generator0/kj2/cnt[30]
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.565     4.869    Video_Generator0/kj2/CLK
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/C
                         clock pessimism             -0.403     4.466    
                         clock uncertainty           -0.116     4.350    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)       -0.024     4.326    Video_Generator0/kj2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.484    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.320 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.264    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.248    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.484    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.060    -0.424    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.239    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.853    -0.255    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.200    -0.455    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092    -0.363    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.386    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.482    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.208    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.862    -0.246    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.223    -0.469    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.070    -0.399    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.208    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.220    -0.477    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.356    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.217%)  route 0.145ns (43.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.145    -0.204    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.855    -0.253    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.221    -0.474    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120    -0.354    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.972%)  route 0.119ns (39.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.849    -0.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.480    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091    -0.389    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.136    -0.214    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X38Y27         FDSE (Hold_fdse_C_D)         0.059    -0.419    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.556    -0.518    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.227    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.823    -0.285    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.220    -0.505    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.435    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y7     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y7     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB18_X0Y10    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB18_X0Y10    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y3     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y3     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y1     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y1     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.731       45.902     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y19    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y19    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X30Y8     Driver_HDMI0/RGB_HSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.731       45.902     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.731       153.269    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.731       153.269    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.809ns,  Total Violation       -3.376ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.346       -0.809     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.346       0.097      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.346       158.654    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.010ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.197ns (47.317%)  route 2.446ns (52.683%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.339 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.339    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_6
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  2.010    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.176ns (47.078%)  route 2.446ns (52.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.318 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.318    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_4
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.102ns (46.217%)  route 2.446ns (53.783%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.244 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_5
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.121ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.086ns (46.027%)  route 2.446ns (53.973%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.228 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_7
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  2.121    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.083ns (45.991%)  route 2.446ns (54.009%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.225 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.225    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_6
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.062ns (45.740%)  route 2.446ns (54.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.204 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_4
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.219ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.988ns (44.834%)  route 2.446ns (55.166%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.130 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.130    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_5
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.219    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.972ns (44.634%)  route 2.446ns (55.366%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.114 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_7
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.114     4.287    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.349    Driver_HDMI0/HSync_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.349    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.350ns (31.213%)  route 2.975ns (68.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 4.875 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.721 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.293    -0.428    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.152    -0.276 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10/O
                         net (fo=5, routed)           0.848     0.573    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.354     0.927 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4/O
                         net (fo=1, routed)           0.834     1.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.326     2.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     2.086    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.571     4.875    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.405     4.470    
                         clock uncertainty           -0.114     4.356    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077     4.433    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.433    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.347    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 Video_Generator0/kj2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/kj2/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.382ns (57.237%)  route 1.780ns (42.763%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 4.869 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.683    -2.243    Video_Generator0/kj2/CLK
    SLICE_X39Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.787 r  Video_Generator0/kj2/cnt_reg[0]/Q
                         net (fo=33, routed)          0.757    -1.030    Video_Generator0/kj2/cnt_reg_n_0_[0]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.435 r  Video_Generator0/kj2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.435    Video_Generator0/kj2/cnt0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.318 r  Video_Generator0/kj2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.318    Video_Generator0/kj2/cnt0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.201 r  Video_Generator0/kj2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.201    Video_Generator0/kj2/cnt0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.084 r  Video_Generator0/kj2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.084    Video_Generator0/kj2/cnt0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.033 r  Video_Generator0/kj2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.033    Video_Generator0/kj2/cnt0_carry__3_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.150 r  Video_Generator0/kj2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     0.159    Video_Generator0/kj2/cnt0_carry__4_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.276 r  Video_Generator0/kj2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.276    Video_Generator0/kj2/cnt0_carry__5_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.599 r  Video_Generator0/kj2/cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.597     1.196    Video_Generator0/kj2/cnt0_carry__6_n_6
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.306     1.502 r  Video_Generator0/kj2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.416     1.919    Video_Generator0/kj2/cnt[30]
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.565     4.869    Video_Generator0/kj2/CLK
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/C
                         clock pessimism             -0.403     4.466    
                         clock uncertainty           -0.114     4.352    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)       -0.024     4.328    Video_Generator0/kj2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.328    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.484    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.320 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.264    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.248    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.484    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.060    -0.424    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.239    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.853    -0.255    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.200    -0.455    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092    -0.363    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.386    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.482    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.208    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.862    -0.246    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.223    -0.469    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.070    -0.399    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.208    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.220    -0.477    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.356    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.217%)  route 0.145ns (43.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.145    -0.204    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.855    -0.253    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.221    -0.474    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120    -0.354    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.972%)  route 0.119ns (39.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.849    -0.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.480    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091    -0.389    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.136    -0.214    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.221    -0.478    
    SLICE_X38Y27         FDSE (Hold_fdse_C_D)         0.059    -0.419    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.556    -0.518    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.227    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.823    -0.285    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.220    -0.505    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.435    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.412    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { clk_10/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y6     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y7     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y7     Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB18_X0Y10    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB18_X0Y10    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y3     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y3     Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y1     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.731       4.155      RAMB36_X0Y1     Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.731       45.902     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.731       153.269    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y20    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y19    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X32Y19    Video_Generator0/G_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[11]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.365       1.365      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X30Y8     Driver_HDMI0/RGB_HSync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X28Y31    Video_Generator0/kj1/cnt_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.365       2.865      SLICE_X39Y21    Video_Generator0/kj2/cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.482ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.731       45.902     PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.731       153.269    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.365 }
Period(ns):         6.731
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.731       4.576      BUFGCTRL_X0Y0   rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.731       5.064      OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.731       5.482      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.731       153.269    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.809ns,  Total Violation       -3.376ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.346
Sources:            { rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.346       -0.809     BUFGCTRL_X0Y1   rgb2dvi/U0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y26    rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y25    rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y32    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y31    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y30    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y29    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y28    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.346       -0.321     OLOGIC_X1Y27    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.346       0.097      PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.346       158.654    PLLE2_ADV_X0Y0  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_10/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3   clk_10/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  clk_10/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.197ns (47.317%)  route 2.446ns (52.683%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.339 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.339    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_6
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.176ns (47.078%)  route 2.446ns (52.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.318 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.318    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_4
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.102ns (46.217%)  route 2.446ns (53.783%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.244 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_5
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.086ns (46.027%)  route 2.446ns (53.973%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.228 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_7
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.083ns (45.991%)  route 2.446ns (54.009%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.225 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.225    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_6
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.062ns (45.740%)  route 2.446ns (54.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.204 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_4
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.988ns (44.834%)  route 2.446ns (55.166%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.130 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.130    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_5
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.972ns (44.634%)  route 2.446ns (55.366%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.114 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_7
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.350ns (31.213%)  route 2.975ns (68.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 4.875 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.721 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.293    -0.428    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.152    -0.276 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10/O
                         net (fo=5, routed)           0.848     0.573    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.354     0.927 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4/O
                         net (fo=1, routed)           0.834     1.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.326     2.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     2.086    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.571     4.875    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.405     4.470    
                         clock uncertainty           -0.116     4.354    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077     4.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 Video_Generator0/kj2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/kj2/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.382ns (57.237%)  route 1.780ns (42.763%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 4.869 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.683    -2.243    Video_Generator0/kj2/CLK
    SLICE_X39Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.787 r  Video_Generator0/kj2/cnt_reg[0]/Q
                         net (fo=33, routed)          0.757    -1.030    Video_Generator0/kj2/cnt_reg_n_0_[0]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.435 r  Video_Generator0/kj2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.435    Video_Generator0/kj2/cnt0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.318 r  Video_Generator0/kj2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.318    Video_Generator0/kj2/cnt0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.201 r  Video_Generator0/kj2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.201    Video_Generator0/kj2/cnt0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.084 r  Video_Generator0/kj2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.084    Video_Generator0/kj2/cnt0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.033 r  Video_Generator0/kj2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.033    Video_Generator0/kj2/cnt0_carry__3_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.150 r  Video_Generator0/kj2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     0.159    Video_Generator0/kj2/cnt0_carry__4_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.276 r  Video_Generator0/kj2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.276    Video_Generator0/kj2/cnt0_carry__5_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.599 r  Video_Generator0/kj2/cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.597     1.196    Video_Generator0/kj2/cnt0_carry__6_n_6
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.306     1.502 r  Video_Generator0/kj2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.416     1.919    Video_Generator0/kj2/cnt[30]
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.565     4.869    Video_Generator0/kj2/CLK
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/C
                         clock pessimism             -0.403     4.466    
                         clock uncertainty           -0.116     4.350    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)       -0.024     4.326    Video_Generator0/kj2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.484    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.320 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.264    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.248    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.484    
                         clock uncertainty            0.116    -0.368    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.060    -0.308    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.239    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.853    -0.255    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.200    -0.455    
                         clock uncertainty            0.116    -0.339    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092    -0.247    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.116    -0.362    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.270    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.482    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.208    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.862    -0.246    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.223    -0.469    
                         clock uncertainty            0.116    -0.353    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.070    -0.283    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.208    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.220    -0.477    
                         clock uncertainty            0.116    -0.361    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.240    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.217%)  route 0.145ns (43.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.145    -0.204    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.855    -0.253    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.221    -0.474    
                         clock uncertainty            0.116    -0.358    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120    -0.238    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.972%)  route 0.119ns (39.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.849    -0.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.480    
                         clock uncertainty            0.116    -0.364    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.136    -0.214    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.116    -0.362    
    SLICE_X38Y27         FDSE (Hold_fdse_C_D)         0.059    -0.303    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.556    -0.518    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.227    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.823    -0.285    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.220    -0.505    
                         clock uncertainty            0.116    -0.389    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.319    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.116    -0.387    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.296    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.478ns (6.435%)  route 6.950ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.950     5.199    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.145    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.125    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.478ns (6.559%)  route 6.809ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.809     5.058    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.145    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.125    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.478ns (6.698%)  route 6.658ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.658     4.908    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.478ns (6.726%)  route 6.629ns (93.274%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.629     4.878    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.478ns (6.823%)  route 6.527ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.527     4.777    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.152    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.132    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.478ns (6.843%)  route 6.508ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.508     4.757    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.478ns (6.862%)  route 6.488ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.488     4.737    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.478ns (6.860%)  route 6.490ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.490     4.740    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.152    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.132    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.456ns (7.661%)  route 5.496ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.786 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.496     3.710    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.522    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.518ns (8.934%)  route 5.280ns (91.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.518    -1.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.280     3.557    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.522    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.141ns (6.282%)  route 2.103ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.103     1.757    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.729%)  route 2.106ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.106     1.745    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.509    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.141ns (6.053%)  route 2.188ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y33         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.345 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.188     1.843    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.128ns (5.613%)  route 2.152ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.152     1.791    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.508    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.164ns (6.998%)  route 2.180ns (93.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.326 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.180     1.853    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.141ns (6.017%)  route 2.202ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.202     1.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.141ns (5.998%)  route 2.210ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.210     1.862    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.141ns (5.980%)  route 2.217ns (94.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.217     1.866    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.369     1.541    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.560    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.141ns (5.955%)  route 2.227ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.227     1.881    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.141ns (5.941%)  route 2.232ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.232     1.886    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.478ns (6.435%)  route 6.950ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.950     5.199    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.146    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.126    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.478ns (6.559%)  route 6.809ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.809     5.058    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.146    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.126    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.478ns (6.698%)  route 6.658ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.658     4.908    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.478ns (6.726%)  route 6.629ns (93.274%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.629     4.878    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.149    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.129    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.478ns (6.823%)  route 6.527ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.527     4.777    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.153    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.133    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.478ns (6.843%)  route 6.508ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.508     4.757    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.478ns (6.862%)  route 6.488ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.488     4.737    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.149    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.129    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.478ns (6.860%)  route 6.490ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.490     4.740    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.153    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.133    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.456ns (7.661%)  route 5.496ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.786 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.496     3.710    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.523    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.518ns (8.934%)  route 5.280ns (91.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.518    -1.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.280     3.557    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.523    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.141ns (6.282%)  route 2.103ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.103     1.757    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.729%)  route 2.106ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.106     1.745    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.509    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.141ns (6.053%)  route 2.188ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y33         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.345 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.188     1.843    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.128ns (5.613%)  route 2.152ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.152     1.791    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.508    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.164ns (6.998%)  route 2.180ns (93.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.326 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.180     1.853    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.141ns (6.017%)  route 2.202ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.202     1.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.141ns (5.998%)  route 2.210ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.210     1.862    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.141ns (5.980%)  route 2.217ns (94.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.217     1.866    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.369     1.541    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.560    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.141ns (5.955%)  route 2.227ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.227     1.881    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.141ns (5.941%)  route 2.232ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.232     1.886    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.008ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.008ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.197ns (47.317%)  route 2.446ns (52.683%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.339 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.339    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_6
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[9]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.339    
  -------------------------------------------------------------------
                         slack                                  2.008    

Slack (MET) :             2.029ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.622ns  (logic 2.176ns (47.078%)  route 2.446ns (52.922%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.318 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.318    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_4
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[11]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.318    
  -------------------------------------------------------------------
                         slack                                  2.029    

Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.102ns (46.217%)  route 2.446ns (53.783%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.244 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_5
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[10]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.244    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.119ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.532ns  (logic 2.086ns (46.027%)  route 2.446ns (53.973%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.005 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.005    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.228 r  Driver_HDMI0/HSync_Cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.228    Driver_HDMI0/HSync_Cnt_reg[8]_i_1_n_7
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y8          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[8]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y8          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                  2.119    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.083ns (45.991%)  route 2.446ns (54.009%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.225 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.225    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_6
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[5]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.225    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.143ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 2.062ns (45.740%)  route 2.446ns (54.260%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.204 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.204    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_4
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[7]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                  2.143    

Slack (MET) :             2.217ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 1.988ns (44.834%)  route 2.446ns (55.166%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.130 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.130    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_5
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[6]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.130    
  -------------------------------------------------------------------
                         slack                                  2.217    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 Driver_HDMI0/HSync_Cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Driver_HDMI0/HSync_Cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 1.972ns (44.634%)  route 2.446ns (55.366%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.926ns = ( 4.805 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.304ns
    Clock Pessimism Removal (CPR):    -0.404ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.622    -2.304    Driver_HDMI0/clk_out1
    SLICE_X23Y6          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y6          FDRE (Prop_fdre_C_Q)         0.456    -1.848 r  Driver_HDMI0/HSync_Cnt_reg[2]/Q
                         net (fo=7, routed)           1.324    -0.524    Driver_HDMI0/HSync_Cnt_reg[2]
    SLICE_X24Y8          LUT3 (Prop_lut3_I1_O)        0.124    -0.400 r  Driver_HDMI0/HSync_Cnt1_carry_i_4/O
                         net (fo=1, routed)           0.000    -0.400    Driver_HDMI0/HSync_Cnt1_carry_i_4_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     0.113 f  Driver_HDMI0/HSync_Cnt1_carry/CO[3]
                         net (fo=14, routed)          1.122     1.235    Driver_HDMI0/HSync_Cnt1
    SLICE_X23Y6          LUT2 (Prop_lut2_I1_O)        0.124     1.359 r  Driver_HDMI0/HSync_Cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     1.359    Driver_HDMI0/HSync_Cnt[0]_i_6_n_0
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.891 r  Driver_HDMI0/HSync_Cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    Driver_HDMI0/HSync_Cnt_reg[0]_i_1_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.114 r  Driver_HDMI0/HSync_Cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.114    Driver_HDMI0/HSync_Cnt_reg[4]_i_1_n_7
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.501     4.805    Driver_HDMI0/clk_out1
    SLICE_X23Y7          FDRE                                         r  Driver_HDMI0/HSync_Cnt_reg[4]/C
                         clock pessimism             -0.404     4.401    
                         clock uncertainty           -0.116     4.285    
    SLICE_X23Y7          FDRE (Setup_fdre_C_D)        0.062     4.347    Driver_HDMI0/HSync_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          4.347    
                         arrival time                          -2.114    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 1.350ns (31.213%)  route 2.975ns (68.787%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 4.875 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.239ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.687    -2.239    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518    -1.721 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg[2]/Q
                         net (fo=9, routed)           1.293    -0.428    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[2]
    SLICE_X33Y33         LUT4 (Prop_lut4_I3_O)        0.152    -0.276 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10/O
                         net (fo=5, routed)           0.848     0.573    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_10_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I1_O)        0.354     0.927 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4/O
                         net (fo=1, routed)           0.834     1.760    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_4_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.326     2.086 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2/O
                         net (fo=1, routed)           0.000     2.086    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.571     4.875    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X34Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism             -0.405     4.470    
                         clock uncertainty           -0.116     4.354    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.077     4.431    rgb2dvi/U0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                          4.431    
                         arrival time                          -2.086    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.407ns  (required time - arrival time)
  Source:                 Video_Generator0/kj2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/kj2/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.162ns  (logic 2.382ns (57.237%)  route 1.780ns (42.763%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 4.869 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.243ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.683    -2.243    Video_Generator0/kj2/CLK
    SLICE_X39Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456    -1.787 r  Video_Generator0/kj2/cnt_reg[0]/Q
                         net (fo=33, routed)          0.757    -1.030    Video_Generator0/kj2/cnt_reg_n_0_[0]
    SLICE_X38Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    -0.435 r  Video_Generator0/kj2/cnt0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.435    Video_Generator0/kj2/cnt0_carry_n_0
    SLICE_X38Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.318 r  Video_Generator0/kj2/cnt0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.318    Video_Generator0/kj2/cnt0_carry__0_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.201 r  Video_Generator0/kj2/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.201    Video_Generator0/kj2/cnt0_carry__1_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    -0.084 r  Video_Generator0/kj2/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.084    Video_Generator0/kj2/cnt0_carry__2_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.033 r  Video_Generator0/kj2/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.033    Video_Generator0/kj2/cnt0_carry__3_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.150 r  Video_Generator0/kj2/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.009     0.159    Video_Generator0/kj2/cnt0_carry__4_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.276 r  Video_Generator0/kj2/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.276    Video_Generator0/kj2/cnt0_carry__5_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     0.599 r  Video_Generator0/kj2/cnt0_carry__6/O[1]
                         net (fo=1, routed)           0.597     1.196    Video_Generator0/kj2/cnt0_carry__6_n_6
    SLICE_X38Y27         LUT5 (Prop_lut5_I4_O)        0.306     1.502 r  Video_Generator0/kj2/cnt[30]_i_1/O
                         net (fo=1, routed)           0.416     1.919    Video_Generator0/kj2/cnt[30]
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.565     4.869    Video_Generator0/kj2/CLK
    SLICE_X38Y26         FDRE                                         r  Video_Generator0/kj2/cnt_reg[30]/C
                         clock pessimism             -0.403     4.466    
                         clock uncertainty           -0.116     4.350    
    SLICE_X38Y26         FDRE (Setup_fdre_C_D)       -0.024     4.326    Video_Generator0/kj2/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                          4.326    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  2.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.590    -0.484    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.164    -0.320 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.264    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.860    -0.248    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.484    
                         clock uncertainty            0.116    -0.368    
    SLICE_X38Y37         FDPE (Hold_fdpe_C_D)         0.060    -0.308    rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.750%)  route 0.110ns (37.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.255ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X35Y29         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[2]/Q
                         net (fo=1, routed)           0.110    -0.239    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[2]
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.194    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[2]_i_1__0_n_0
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.853    -0.255    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism             -0.200    -0.455    
                         clock uncertainty            0.116    -0.339    
    SLICE_X39Y29         FDSE (Hold_fdse_C_D)         0.092    -0.247    rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.291%)  route 0.099ns (34.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X32Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[1]/Q
                         net (fo=2, routed)           0.099    -0.252    rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg_n_0_[1]
    SLICE_X33Y28         LUT6 (Prop_lut6_I4_O)        0.045    -0.207 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.207    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2[1]_i_1__0_n_0
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X33Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.116    -0.362    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.092    -0.270    rgb2dvi/U0/DataEncoders[0].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.592    -0.482    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X33Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.133    -0.208    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.862    -0.246    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X32Y8          FDRE                                         r  Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.223    -0.469    
                         clock uncertainty            0.116    -0.353    
    SLICE_X32Y8          FDRE (Hold_fdre_C_D)         0.070    -0.283    Video_Generator0/R_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.679%)  route 0.119ns (36.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.327 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[2]/Q
                         net (fo=2, routed)           0.119    -0.208    rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg_n_0_[2]
    SLICE_X34Y28         LUT6 (Prop_lut6_I1_O)        0.045    -0.163 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2[1]_i_1__1_n_0
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X34Y28         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.220    -0.477    
                         clock uncertainty            0.116    -0.361    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.121    -0.240    rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.217%)  route 0.145ns (43.783%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X37Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.145    -0.204    rgb2dvi/U0/DataEncoders[1].DataEncoder/p_0_in
    SLICE_X38Y31         LUT6 (Prop_lut6_I5_O)        0.045    -0.159 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.159    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_2[1]
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.855    -0.253    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y31         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]/C
                         clock pessimism             -0.221    -0.474    
                         clock uncertainty            0.116    -0.358    
    SLICE_X38Y31         FDRE (Hold_fdre_C_D)         0.120    -0.238    rgb2dvi/U0/DataEncoders[1].DataEncoder/cnt_t_3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.238    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.972%)  route 0.119ns (39.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.580    -0.494    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X36Y25         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.234    rgb2dvi/U0/DataEncoders[2].DataEncoder/n1d_1_reg_n_0_[3]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.189 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.189    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2[1]_i_1_n_0
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.849    -0.259    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y26         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]/C
                         clock pessimism             -0.221    -0.480    
                         clock uncertainty            0.116    -0.364    
    SLICE_X37Y26         FDRE (Hold_fdre_C_D)         0.091    -0.273    rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.848%)  route 0.136ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X37Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/q_m_2_reg[8]/Q
                         net (fo=9, routed)           0.136    -0.214    rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.851    -0.257    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                         clock pessimism             -0.221    -0.478    
                         clock uncertainty            0.116    -0.362    
    SLICE_X38Y27         FDSE (Hold_fdse_C_D)         0.059    -0.303    rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.285ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.556    -0.518    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.354 r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.128    -0.227    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.823    -0.285    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X31Y28         FDRE                                         r  Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.220    -0.505    
                         clock uncertainty            0.116    -0.389    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.070    -0.319    Video_Generator0/B_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.076    -0.299    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X0Y47          LUT3 (Prop_lut3_I1_O)        0.099    -0.200 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.200    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.235    -0.503    
                         clock uncertainty            0.116    -0.387    
    SLICE_X0Y47          FDPE (Hold_fdpe_C_D)         0.091    -0.296    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.478ns (6.435%)  route 6.950ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.950     5.199    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.145    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.125    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.478ns (6.559%)  route 6.809ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.809     5.058    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.145    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.125    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.125    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.478ns (6.698%)  route 6.658ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.658     4.908    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.478ns (6.726%)  route 6.629ns (93.274%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.629     4.878    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.478ns (6.823%)  route 6.527ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.527     4.777    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.152    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.132    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.478ns (6.843%)  route 6.508ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.508     4.757    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.127    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.127    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.478ns (6.862%)  route 6.488ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.488     4.737    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.478ns (6.860%)  route 6.490ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.490     4.740    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.152    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.132    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.132    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.456ns (7.661%)  route 5.496ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.786 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.496     3.710    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.522    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.518ns (8.934%)  route 5.280ns (91.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.518    -1.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.280     3.557    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.147    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.522    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.522    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.141ns (6.282%)  route 2.103ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.103     1.757    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.729%)  route 2.106ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.106     1.745    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.509    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.141ns (6.053%)  route 2.188ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y33         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.345 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.188     1.843    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.128ns (5.613%)  route 2.152ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.152     1.791    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.508    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.164ns (6.998%)  route 2.180ns (93.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.326 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.180     1.853    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.141ns (6.017%)  route 2.202ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.202     1.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.141ns (5.998%)  route 2.210ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.210     1.862    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.141ns (5.980%)  route 2.217ns (94.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.217     1.866    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.369     1.541    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.560    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.141ns (5.955%)  route 2.227ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.227     1.881    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.141ns (5.941%)  route 2.232ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.232     1.886    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        0.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.193ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 0.478ns (6.435%)  route 6.950ns (93.565%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.950     5.199    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y25         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.146    
    OLOGIC_X1Y25         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.126    rgb2dvi/U0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -5.199    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.287ns  (logic 0.478ns (6.559%)  route 6.809ns (93.441%))
  Logic Levels:           0  
  Clock Path Skew:        3.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.283ns = ( 8.014 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.809     5.058    rgb2dvi/U0/ClockSerializer/aRst
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.014    rgb2dvi/U0/ClockSerializer/PixelClk
    OLOGIC_X1Y26         OSERDESE2                                    r  rgb2dvi/U0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.515    
                         clock uncertainty           -0.369     7.146    
    OLOGIC_X1Y26         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.126    rgb2dvi/U0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.126    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.478ns (6.698%)  route 6.658ns (93.302%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.658     4.908    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.107ns  (logic 0.478ns (6.726%)  route 6.629ns (93.274%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.629     4.878    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.149    
    OLOGIC_X1Y29         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.129    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -4.878    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        7.005ns  (logic 0.478ns (6.823%)  route 6.527ns (93.177%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.527     4.777    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.153    
    OLOGIC_X1Y32         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.133    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -4.777    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 0.478ns (6.843%)  route 6.508ns (93.157%))
  Logic Levels:           0  
  Clock Path Skew:        3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.508     4.757    rgb2dvi/U0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.128    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.128    
                         arrival time                          -4.757    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.966ns  (logic 0.478ns (6.862%)  route 6.488ns (93.138%))
  Logic Levels:           0  
  Clock Path Skew:        3.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 8.017 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.488     4.737    rgb2dvi/U0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.549     8.017    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.518    
                         clock uncertainty           -0.369     7.149    
    OLOGIC_X1Y30         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.129    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.129    
                         arrival time                          -4.737    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 0.478ns (6.860%)  route 6.490ns (93.140%))
  Logic Levels:           0  
  Clock Path Skew:        3.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.021 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.229ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.697    -2.229    rgb2dvi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X38Y37         FDPE                                         r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDPE (Prop_fdpe_C_Q)         0.478    -1.751 r  rgb2dvi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.490     4.740    rgb2dvi/U0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.553     8.021    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.522    
                         clock uncertainty           -0.369     7.153    
    OLOGIC_X1Y31         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.020     6.133    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.133    
                         arrival time                          -4.740    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.952ns  (logic 0.456ns (7.661%)  route 5.496ns (92.339%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDRE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDRE (Prop_fdre_C_Q)         0.456    -1.786 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           5.496     3.710    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[3]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y28         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.625     6.523    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -3.710    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.731ns  (PixelClkIO_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.518ns (8.934%)  route 5.280ns (91.066%))
  Logic Levels:           0  
  Clock Path Skew:        3.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.285ns = ( 8.016 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.242ns
    Clock Pessimism Removal (CPR):    -0.499ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.684    -2.242    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X38Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDSE (Prop_fdse_C_Q)         0.518    -1.724 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           5.280     3.557    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[8]
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.452     4.756    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.839 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.538     6.377    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.468 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.548     8.016    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y27         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism             -0.499     7.517    
                         clock uncertainty           -0.369     7.148    
    OLOGIC_X1Y27         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     6.523    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          6.523    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  2.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.244ns  (logic 0.141ns (6.282%)  route 2.103ns (93.718%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=1, routed)           2.103     1.757    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D2
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 0.128ns (5.729%)  route 2.106ns (94.271%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/Q
                         net (fo=1, routed)           2.106     1.745    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[5]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D6
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D6)
                                                     -0.034     1.509    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.141ns (6.053%)  route 2.188ns (93.947%))
  Logic Levels:           0  
  Clock Path Skew:        1.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.588    -0.486    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y33         FDSE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDSE (Prop_fdse_C_Q)         0.141    -0.345 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.188     1.843    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[8]
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y31         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y31         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.128ns (5.613%)  route 2.152ns (94.387%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDRE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.128    -0.361 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.152     1.791    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[7]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                     -0.035     1.508    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.164ns (6.998%)  route 2.180ns (93.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.584    -0.490    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X38Y29         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDSE (Prop_fdse_C_Q)         0.164    -0.326 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[8]/Q
                         net (fo=1, routed)           2.180     1.853    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[8]
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y29         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y29         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.141ns (6.017%)  route 2.202ns (93.983%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X37Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[7]/Q
                         net (fo=1, routed)           2.202     1.856    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[7]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D8
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D8)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.141ns (5.998%)  route 2.210ns (94.002%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.585    -0.489    rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X39Y30         FDSE                                         r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDSE (Prop_fdse_C_Q)         0.141    -0.348 r  rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[4]/Q
                         net (fo=1, routed)           2.210     1.862    rgb2dvi/U0/DataEncoders[1].DataSerializer/pDataOut[4]
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.851     1.140    rgb2dvi/U0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X1Y30         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.174    
                         clock uncertainty            0.369     1.543    
    OLOGIC_X1Y30         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.562    rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.358ns  (logic 0.141ns (5.980%)  route 2.217ns (94.020%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.583    -0.491    rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X39Y27         FDSE                                         r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y27         FDSE (Prop_fdse_C_Q)         0.141    -0.350 r  rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=1, routed)           2.217     1.866    rgb2dvi/U0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.849     1.138    rgb2dvi/U0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X1Y28         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.172    
                         clock uncertainty            0.369     1.541    
    OLOGIC_X1Y28         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.560    rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.141ns (5.955%)  route 2.227ns (94.045%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[3]/Q
                         net (fo=1, routed)           2.227     1.881    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[3]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.141ns (5.941%)  route 2.232ns (94.059%))
  Logic Levels:           0  
  Clock Path Skew:        1.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.369ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.587    -0.487    rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X36Y32         FDRE                                         r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[0]/Q
                         net (fo=1, routed)           2.232     1.886    rgb2dvi/U0/DataEncoders[0].DataSerializer/pDataOut[0]
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/D1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.795    -0.313    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.260 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.521     0.260    rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.289 r  rgb2dvi/U0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     1.142    rgb2dvi/U0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X1Y32         OSERDESE2                                    r  rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.034     1.176    
                         clock uncertainty            0.369     1.545    
    OLOGIC_X1Y32         OSERDESE2 (Hold_oserdese2_CLKDIV_D1)
                                                      0.019     1.564    rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.322    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    

Slack (MET) :             5.010ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.116     4.307    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.773    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.773    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
                         clock uncertainty            0.116    -0.374    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.523    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.012ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.503ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.114     4.309    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.114     4.309    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.114     4.309    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.012    

Slack (MET) :             5.012ns  (required time - arrival time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.731ns  (clk_out1_clk_wiz_0_1 rise@6.731ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.960%)  route 0.630ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 4.824 - 6.731 ) 
    Source Clock Delay      (SCD):    -2.286ns
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.216ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.385    -5.701 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.678    -4.022    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.640    -2.286    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.419    -1.867 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.630    -1.237    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.731     6.731 r  
    H4                                                0.000     6.731 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     6.731    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361     8.092 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     9.273    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.660     1.612 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.600     3.212    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.303 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         1.520     4.824    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.401     4.423    
                         clock uncertainty           -0.114     4.309    
    SLICE_X0Y47          FDPE (Recov_fdpe_C_PRE)     -0.534     3.775    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  5.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Destination:            rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.365ns period=6.731ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.921%)  route 0.239ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.239    -1.600 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.500    -1.100    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.571    -0.503    rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]_0
    SLICE_X1Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDPE (Prop_fdpe_C_Q)         0.128    -0.375 f  rgb2dvi/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.239    -0.137    rgb2dvi/U0/ClockGenInternal.ClockGenX/pRst
    SLICE_X0Y47          FDPE                                         f  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_10/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_10/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    clk_10/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.549    -1.681 r  clk_10/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545    -1.137    clk_10/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  clk_10/inst/clkout1_buf/O
                         net (fo=298, routed)         0.840    -0.268    rgb2dvi/U0/ClockGenInternal.ClockGenX/oSyncStages_reg[1]
    SLICE_X0Y47          FDPE                                         r  rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism             -0.222    -0.490    
    SLICE_X0Y47          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.639    rgb2dvi/U0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.503    





