#Logbook for Xiong Yi Loh

## 15th Nov
    - Created PC and ALU testbenches, modified program counter.sv file

## 21st Nov
    -Created and fixed RegFile, PC and ALU testbenches

## REMEMBER
--lint-only                 Lint, but do not make output
Verilator command to allow SystemVerilog files to compile

## 26th Nov
Fixed R, I and S instructions for control unit.

## 27th Nov
Team meeting, distributing workload to finish single-cycle CPU and prepare pipelining. Committed control_tb, ALUControl not yet fixed.

## 27th Nov midnight
Finished making control.sv file, ResultSrc still a mystery but probs related to pipelining.