{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "f1c51d84",
   "metadata": {},
   "source": [
    "# DSP实验（三）使用CORDIC算法求角的sin值和cos值\n",
    "## 1.加载overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "id": "6807e0ca",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import Overlay"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "id": "e71b493e",
   "metadata": {},
   "outputs": [],
   "source": [
    "overlay = Overlay(\"./cordic.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "id": "7cc1ab59",
   "metadata": {},
   "outputs": [],
   "source": [
    "cordic = overlay.cordic_wrap_0"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "id": "ead97c40",
   "metadata": {},
   "outputs": [],
   "source": [
    "pi = 3.1415926535"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4780b21e",
   "metadata": {},
   "source": [
    "## 2.输入角度（角度制）"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "id": "b0ce6c20",
   "metadata": {},
   "outputs": [],
   "source": [
    "theta = 45"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fdccbe5",
   "metadata": {},
   "source": [
    "## 3.查看IP核地址"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "96601b7a",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "cordic_wrap_0/s_axi_CTRL": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf5a6778>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "cordic_wrap_0/s_axi_CTRL",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_CTRL",
        "memtype": "REGISTER",
        "parameters": {
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "false",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40010000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4001FFFF",
         "C_S_AXI_CTRL_ADDR_WIDTH": "5",
         "C_S_AXI_CTRL_BASEADDR": "0x40000000",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_CTRL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "design_1_cordic_wrap_0_12",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "42",
         "machine": "64"
        },
        "phys_addr": 1073741824,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "c_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of c",
          "fields": {
           "c": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of c"
           }
          },
          "size": 32
         },
         "c_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of c",
          "fields": {
           "c": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of c"
           }
          },
          "size": 32
         },
         "s_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of s",
          "fields": {
           "s": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of s"
           }
          },
          "size": 32
         },
         "s_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of s",
          "fields": {
           "s": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of s"
           }
          },
          "size": 32
         },
         "theta": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of theta",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 12,
            "bit_width": 20,
            "description": "Data signal of theta"
           },
           "theta": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 12,
            "description": "Data signal of theta"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:cordic_wrap:1.0"
       },
       "cordic_wrap_0/s_axi_control": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf5a6778>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "cordic_wrap_0/s_axi_control",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_control",
        "memtype": "REGISTER",
        "parameters": {
         "C_M_AXI_GMEM_ADDR_WIDTH": "64",
         "C_M_AXI_GMEM_ARUSER_WIDTH": "1",
         "C_M_AXI_GMEM_AWUSER_WIDTH": "1",
         "C_M_AXI_GMEM_BUSER_WIDTH": "1",
         "C_M_AXI_GMEM_CACHE_VALUE": "\"0011\"",
         "C_M_AXI_GMEM_DATA_WIDTH": "32",
         "C_M_AXI_GMEM_ENABLE_ID_PORTS": "false",
         "C_M_AXI_GMEM_ENABLE_USER_PORTS": "false",
         "C_M_AXI_GMEM_ID_WIDTH": "1",
         "C_M_AXI_GMEM_PROT_VALUE": "\"000\"",
         "C_M_AXI_GMEM_RUSER_WIDTH": "1",
         "C_M_AXI_GMEM_USER_VALUE": "0x00000000",
         "C_M_AXI_GMEM_WUSER_WIDTH": "1",
         "C_S_AXI_CONTROL_ADDR_WIDTH": "6",
         "C_S_AXI_CONTROL_BASEADDR": "0x40010000",
         "C_S_AXI_CONTROL_DATA_WIDTH": "32",
         "C_S_AXI_CONTROL_HIGHADDR": "0x4001FFFF",
         "C_S_AXI_CTRL_ADDR_WIDTH": "5",
         "C_S_AXI_CTRL_BASEADDR": "0x40000000",
         "C_S_AXI_CTRL_DATA_WIDTH": "32",
         "C_S_AXI_CTRL_HIGHADDR": "0x4000FFFF",
         "Component_Name": "design_1_cordic_wrap_0_12",
         "EDK_IPTYPE": "PERIPHERAL",
         "II": "x",
         "clk_period": "10",
         "combinational": "0",
         "latency": "42",
         "machine": "64"
        },
        "phys_addr": 1073807360,
        "registers": {
         "CTRL": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Control signals",
          "fields": {
           "AP_DONE": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_IDLE": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_READY": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AP_START": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Control signals"
           },
           "AUTO_RESTART": {
            "access": "read-write",
            "bit_offset": 7,
            "bit_width": 1,
            "description": "Control signals"
           },
           "INTERRUPT": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_1": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 3,
            "description": "Control signals"
           },
           "RESERVED_2": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "Control signals"
           },
           "RESERVED_3": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 22,
            "description": "Control signals"
           }
          },
          "size": 32
         },
         "GIER": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Global Interrupt Enable Register",
          "fields": {
           "Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Global Interrupt Enable Register"
           },
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 31,
            "description": "Global Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "IP Interrupt Enable Register",
          "fields": {
           "CHAN0_INT_EN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "CHAN1_INT_EN": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Enable Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Enable Register"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 12,
          "description": "IP Interrupt Status Register",
          "fields": {
           "CHAN0_INT_ST": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "CHAN1_INT_ST": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "IP Interrupt Status Register"
           },
           "RESERVED_0": {
            "access": "read-only",
            "bit_offset": 2,
            "bit_width": 30,
            "description": "IP Interrupt Status Register"
           }
          },
          "size": 32
         },
         "c_1": {
          "access": "write-only",
          "address_offset": 28,
          "description": "Data signal of c",
          "fields": {
           "c": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of c"
           }
          },
          "size": 32
         },
         "c_2": {
          "access": "write-only",
          "address_offset": 32,
          "description": "Data signal of c",
          "fields": {
           "c": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of c"
           }
          },
          "size": 32
         },
         "s_1": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of s",
          "fields": {
           "s": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of s"
           }
          },
          "size": 32
         },
         "s_2": {
          "access": "write-only",
          "address_offset": 20,
          "description": "Data signal of s",
          "fields": {
           "s": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Data signal of s"
           }
          },
          "size": 32
         },
         "theta": {
          "access": "write-only",
          "address_offset": 16,
          "description": "Data signal of theta",
          "fields": {
           "RESERVED": {
            "access": "read-only",
            "bit_offset": 12,
            "bit_width": 20,
            "description": "Data signal of theta"
           },
           "theta": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 12,
            "description": "Data signal of theta"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:hls:cordic_wrap:1.0"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xaf5a6778>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg484",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "0",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "design_1_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "50000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "8",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "DISABLED",
         "PCW_FTM_CTI_IN1": "DISABLED",
         "PCW_FTM_CTI_IN2": "DISABLED",
         "PCW_FTM_CTI_IN3": "DISABLED",
         "PCW_FTM_CTI_OUT0": "DISABLED",
         "PCW_FTM_CTI_OUT1": "DISABLED",
         "PCW_FTM_CTI_OUT2": "DISABLED",
         "PCW_FTM_CTI_OUT3": "DISABLED",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "50",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.063",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.062",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.065",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.083",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.007",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "-0.010",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.006",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.048",
         "PCW_PACKAGE_NAME": "clg484",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "50",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "61.0905",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "68.4725",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "71.086",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "66.794",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "108.7385",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "64.1705",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "63.686",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "68.46",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "105.4895",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "0",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'cordic_wrap_0/s_axi_CTRL': {'fullpath': 'cordic_wrap_0/s_axi_CTRL',\n",
       "  'type': 'xilinx.com:hls:cordic_wrap:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1073741824,\n",
       "  'mem_id': 's_axi_CTRL',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CTRL_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'false',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_cordic_wrap_0_12',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '42',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CTRL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CTRL_HIGHADDR': '0x4000FFFF',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40010000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4001FFFF'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'theta': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of theta',\n",
       "    'fields': {'theta': {'bit_offset': 0,\n",
       "      'bit_width': 12,\n",
       "      'description': 'Data signal of theta',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 12,\n",
       "      'bit_width': 20,\n",
       "      'description': 'Data signal of theta',\n",
       "      'access': 'read-only'}}},\n",
       "   's_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of s',\n",
       "    'fields': {'s': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of s',\n",
       "      'access': 'write-only'}}},\n",
       "   's_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of s',\n",
       "    'fields': {'s': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of s',\n",
       "      'access': 'write-only'}}},\n",
       "   'c_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c',\n",
       "    'fields': {'c': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of c',\n",
       "      'access': 'write-only'}}},\n",
       "   'c_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c',\n",
       "    'fields': {'c': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of c',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf5a6778>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'cordic_wrap_0/s_axi_control': {'fullpath': 'cordic_wrap_0/s_axi_control',\n",
       "  'type': 'xilinx.com:hls:cordic_wrap:1.0',\n",
       "  'bdtype': None,\n",
       "  'state': None,\n",
       "  'addr_range': 65536,\n",
       "  'phys_addr': 1073807360,\n",
       "  'mem_id': 's_axi_control',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_S_AXI_CTRL_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_CTRL_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CONTROL_ADDR_WIDTH': '6',\n",
       "   'C_S_AXI_CONTROL_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_ID_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ADDR_WIDTH': '64',\n",
       "   'C_M_AXI_GMEM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_GMEM_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_GMEM_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_GMEM_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_GMEM_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_GMEM_ENABLE_ID_PORTS': 'false',\n",
       "   'C_M_AXI_GMEM_ENABLE_USER_PORTS': 'false',\n",
       "   'Component_Name': 'design_1_cordic_wrap_0_12',\n",
       "   'clk_period': '10',\n",
       "   'machine': '64',\n",
       "   'combinational': '0',\n",
       "   'latency': '42',\n",
       "   'II': 'x',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_S_AXI_CTRL_BASEADDR': '0x40000000',\n",
       "   'C_S_AXI_CTRL_HIGHADDR': '0x4000FFFF',\n",
       "   'C_S_AXI_CONTROL_BASEADDR': '0x40010000',\n",
       "   'C_S_AXI_CONTROL_HIGHADDR': '0x4001FFFF'},\n",
       "  'registers': {'CTRL': {'address_offset': 0,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_START': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'AP_DONE': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_IDLE': {'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AP_READY': {'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_1': {'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'AUTO_RESTART': {'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_2': {'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'INTERRUPT': {'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_3': {'bit_offset': 10,\n",
       "      'bit_width': 22,\n",
       "      'description': 'Control signals',\n",
       "      'access': 'read-only'}}},\n",
       "   'GIER': {'address_offset': 4,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED': {'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_IER': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'CHAN1_INT_EN': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-write'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'IP_ISR': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'CHAN1_INT_ST': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'},\n",
       "     'RESERVED_0': {'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register',\n",
       "      'access': 'read-only'}}},\n",
       "   'theta': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of theta',\n",
       "    'fields': {'theta': {'bit_offset': 0,\n",
       "      'bit_width': 12,\n",
       "      'description': 'Data signal of theta',\n",
       "      'access': 'write-only'},\n",
       "     'RESERVED': {'bit_offset': 12,\n",
       "      'bit_width': 20,\n",
       "      'description': 'Data signal of theta',\n",
       "      'access': 'read-only'}}},\n",
       "   's_1': {'address_offset': 16,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of s',\n",
       "    'fields': {'s': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of s',\n",
       "      'access': 'write-only'}}},\n",
       "   's_2': {'address_offset': 20,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of s',\n",
       "    'fields': {'s': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of s',\n",
       "      'access': 'write-only'}}},\n",
       "   'c_1': {'address_offset': 28,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c',\n",
       "    'fields': {'c': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of c',\n",
       "      'access': 'write-only'}}},\n",
       "   'c_2': {'address_offset': 32,\n",
       "    'size': 32,\n",
       "    'access': 'write-only',\n",
       "    'description': 'Data signal of c',\n",
       "    'fields': {'c': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of c',\n",
       "      'access': 'write-only'}}}},\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf5a6778>,\n",
       "  'driver': pynq.overlay.DefaultIP},\n",
       " 'processing_system7_0': {'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_PACKAGE_NAME': 'clg484',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '68.4725',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '71.086',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '66.794',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '108.7385',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '64.1705',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '63.686',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '68.46',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '105.4895',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '61.0905',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.007',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '-0.010',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.006',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.048',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.063',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.062',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.065',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.083',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_CLK0_FREQ': '50000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '50',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_FTM_CTI_IN0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN3': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT3': 'DISABLED',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'preset': 'None',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_PACKAGE_NAME': 'clg484',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'Component_Name': 'design_1_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x00000000',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5',\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xaf5a6778>,\n",
       "  'driver': pynq.overlay.DefaultIP}}"
      ]
     },
     "execution_count": 25,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "overlay.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "73745c3c",
   "metadata": {},
   "source": [
    "## 4.分配内存供IP使用"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "id": "4336f1cf",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import allocate\n",
    "s_buffer = allocate(shape=(1,), dtype='i4')\n",
    "c_buffer = allocate(shape=(1,), dtype='i4')"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1d261b04",
   "metadata": {},
   "source": [
    "## 5.配置IP\n",
    "输入输出变量均定义为ap_fixed<12,2>类型，因此在写入IP核之前对角度乘以2的10次方，并对输出结果除以2的10次方。"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "id": "d501bf9f",
   "metadata": {},
   "outputs": [],
   "source": [
    "theta_buffer = int(theta/180*pi*1024)\n",
    "cordic.s_axi_CTRL.write(16,theta_buffer)\n",
    "cordic.s_axi_control.write(0x10,s_buffer.physical_address)\n",
    "cordic.s_axi_control.write(0x1c,c_buffer.physical_address)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "70137f45",
   "metadata": {},
   "source": [
    "## 6.启动IP"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "id": "2dfbb4a9",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "耗时：0.0008554458618164062s\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "\n",
    "cordic.s_axi_CTRL.write(0x00, 0x01)\n",
    "start_time = time.time()\n",
    "while True:\n",
    "    reg = cordic.s_axi_CTRL.read(0x00)\n",
    "    if reg != 1:\n",
    "        break\n",
    "end_time = time.time()\n",
    "\n",
    "print(\"耗时：{}s\".format(end_time - start_time))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c4f03fe4",
   "metadata": {},
   "source": [
    "## 7.输出CORDIC结果"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8056fa8",
   "metadata": {},
   "source": [
    "正弦值："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "id": "b8679995",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.7060546875"
      ]
     },
     "execution_count": 29,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "s_buffer[0]/1024"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37ea0642",
   "metadata": {},
   "source": [
    "余弦值："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "id": "551033f7",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.70703125"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "c_buffer[0]/1024"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f67c8873",
   "metadata": {},
   "source": [
    "## 8.计算相对误差\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "id": "1be2b343",
   "metadata": {},
   "outputs": [],
   "source": [
    "import math"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f879e8c5",
   "metadata": {},
   "source": [
    "正弦值误差："
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "id": "39cd7170",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.001487885137987689"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "abs((s_buffer[0]/1024-math.sin(theta/180*pi))/math.sin(theta/180*pi))"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2155b1a",
   "metadata": {},
   "source": [
    "余弦值误差:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "df8ebd95",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.00010681725084355169"
      ]
     },
     "execution_count": 33,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "abs((c_buffer[0]/1024-math.cos(theta/180*pi))/math.cos(theta/180*pi))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cb404fef",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
