

================================================================
== Vivado HLS Report for 'polyveck_use_hint'
================================================================
* Date:           Wed Mar 27 17:16:49 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6411|  6411|  6411|  6411|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  6410|  6410|      1282|          -|          -|     5|    no    |
        | + Loop 1.1  |  1280|  1280|         5|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_s)
	2  / (tmp_s)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (1.35ns)   --->   "br label %.loopexit" [polyvec.c:330]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_14, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:330]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.34ns)   --->   "%i_14 = add i3 %i, 1" [polyvec.c:330]   --->   Operation 12 'add' 'i_14' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %.preheader.preheader" [polyvec.c:330]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_56 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:330]   --->   Operation 14 'bitconcatenate' 'tmp_56' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_63_cast = zext i11 %tmp_56 to i12" [polyvec.c:331]   --->   Operation 15 'zext' 'tmp_63_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:331]   --->   Operation 16 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:333]   --->   Operation 17 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_6, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 18 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.34ns)   --->   "%tmp_s = icmp eq i9 %j, -256" [polyvec.c:331]   --->   Operation 19 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 20 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%j_6 = add i9 %j, 1" [polyvec.c:331]   --->   Operation 21 'add' 'j_6' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.loopexit.loopexit, label %_ifconv" [polyvec.c:331]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_34_cast = zext i9 %j to i12" [polyvec.c:332]   --->   Operation 23 'zext' 'tmp_34_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.76ns)   --->   "%tmp_57 = add i12 %tmp_34_cast, %tmp_63_cast" [polyvec.c:332]   --->   Operation 24 'add' 'tmp_57' <Predicate = (!tmp_s)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_64_cast = zext i12 %tmp_57 to i64" [polyvec.c:332]   --->   Operation 25 'zext' 'tmp_64_cast' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%u_vec_coeffs_addr = getelementptr [1280 x i32]* %u_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 26 'getelementptr' 'u_vec_coeffs_addr' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_3 : Operation 27 [2/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:332]   --->   Operation 27 'load' 'u_vec_coeffs_load' <Predicate = (!tmp_s)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 1280> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 28 'br' <Predicate = (tmp_s)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.73>
ST_4 : Operation 29 [1/2] (2.77ns)   --->   "%u_vec_coeffs_load = load i32* %u_vec_coeffs_addr, align 4" [polyvec.c:332]   --->   Operation 29 'load' 'u_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 1280> <RAM>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%t = trunc i32 %u_vec_coeffs_load to i19" [polyvec.c:332]   --->   Operation 30 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%t_cast = zext i19 %t to i24" [rounding.c:47->rounding.c:95->polyvec.c:332]   --->   Operation 31 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_58 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %u_vec_coeffs_load, i32 19, i32 31)" [polyvec.c:332]   --->   Operation 32 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_58, i9 0)" [rounding.c:48->rounding.c:95->polyvec.c:332]   --->   Operation 33 'bitconcatenate' 'tmp_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i22 %tmp_i_i to i23" [rounding.c:48->rounding.c:95->polyvec.c:332]   --->   Operation 34 'zext' 'tmp_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.96ns)   --->   "%tmp4 = add i23 -261889, %tmp_i_i_cast" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 35 'add' 'tmp4' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp4_cast = sext i23 %tmp4 to i24" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 36 'sext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.98ns)   --->   "%t_8 = add i24 %tmp4_cast, %t_cast" [rounding.c:49->rounding.c:95->polyvec.c:332]   --->   Operation 37 'add' 't_8' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_59 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_8, i32 23)" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 38 'bitselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node t_9)   --->   "%tmp_248_i_i_cast_cas = select i1 %tmp_59, i24 523776, i24 0" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 39 'select' 'tmp_248_i_i_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_9 = add i24 %tmp_248_i_i_cast_cas, %t_8" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 40 'add' 't_9' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.49>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%t_11_cast = sext i24 %t_9 to i32" [rounding.c:50->rounding.c:95->polyvec.c:332]   --->   Operation 41 'sext' 't_11_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i_i = add i32 261887, %u_vec_coeffs_load" [rounding.c:51->rounding.c:95->polyvec.c:332]   --->   Operation 42 'add' 't_1_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.75> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%a_assign_4 = sub i32 %t_1_i_i, %t_11_cast" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 43 'sub' 'a_assign_4' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.75> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "%u = add i32 -1, %a_assign_4" [rounding.c:55->rounding.c:95->polyvec.c:332]   --->   Operation 44 'add' 'u' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_60 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %a_assign_4, i32 19, i32 31)" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 45 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_249_i_i_cast = zext i13 %tmp_60 to i14" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 46 'zext' 'tmp_249_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)" [rounding.c:55->rounding.c:95->polyvec.c:332]   --->   Operation 47 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.80ns)   --->   "%tmp5 = xor i1 %tmp_61, true" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 48 'xor' 'tmp5' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp5_cast = zext i1 %tmp5 to i14" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 49 'zext' 'tmp5_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_29 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_4, i32 19, i32 22)" [rounding.c:52->rounding.c:95->polyvec.c:332]   --->   Operation 50 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30 = zext i1 %tmp5 to i4" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 51 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.79ns)   --->   "%a_assign_5 = add i14 %tmp5_cast, %tmp_249_i_i_cast" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 52 'add' 'a_assign_5' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (1.49ns)   --->   "%a1 = add i4 %tmp_29, %tmp_30" [rounding.c:58->rounding.c:95->polyvec.c:332]   --->   Operation 53 'add' 'a1' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_250_i_i = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %a_assign_5, i32 4, i32 13)" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 54 'partselect' 'tmp_250_i_i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.56>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%h_vec_coeffs_addr = getelementptr [1280 x i1]* %h_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 55 'getelementptr' 'h_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [2/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 56 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 1280> <RAM>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_250_i_i_cast = zext i10 %tmp_250_i_i to i24" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 57 'zext' 'tmp_250_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_251_i_i = add i24 8118530, %t_9" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 58 'add' 'tmp_251_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.75> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (3.51ns) (root node of TernaryAdder)   --->   "%a0 = sub i24 %tmp_251_i_i, %tmp_250_i_i_cast" [rounding.c:61->rounding.c:95->polyvec.c:332]   --->   Operation 59 'sub' 'a0' <Predicate = true> <Delay = 3.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.75> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 60 [1/1] (2.04ns)   --->   "%tmp_1_i = icmp ugt i24 %a0, 8380417" [rounding.c:98->polyvec.c:332]   --->   Operation 60 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 2.04> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.11>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%w_vec_coeffs_addr = getelementptr [1280 x i6]* %w_vec_coeffs, i64 0, i64 %tmp_64_cast" [polyvec.c:332]   --->   Operation 61 'getelementptr' 'w_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.77ns)   --->   "%h_vec_coeffs_load = load i1* %h_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 62 'load' 'h_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 1280> <RAM>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_0_i)   --->   "%a_assign_7_cast6 = zext i4 %a1 to i6" [rounding.c:62->rounding.c:95->polyvec.c:332]   --->   Operation 63 'zext' 'a_assign_7_cast6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%a_assign_7_cast = zext i4 %a1 to i5" [rounding.c:62->rounding.c:95->polyvec.c:332]   --->   Operation 64 'zext' 'a_assign_7_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (1.21ns)   --->   "%tmp_2_i = icmp eq i4 %a1, -1" [rounding.c:99->polyvec.c:332]   --->   Operation 65 'icmp' 'tmp_2_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (1.49ns)   --->   "%tmp_3_i = add i5 1, %a_assign_7_cast" [rounding.c:99->polyvec.c:332]   --->   Operation 66 'add' 'tmp_3_i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_4_i = select i1 %tmp_2_i, i5 0, i5 %tmp_3_i" [rounding.c:99->polyvec.c:332]   --->   Operation 67 'select' 'tmp_4_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_4_i_cast = zext i5 %tmp_4_i to i6" [rounding.c:99->polyvec.c:332]   --->   Operation 68 'zext' 'tmp_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.21ns)   --->   "%tmp_5_i = icmp eq i4 %a1, 0" [rounding.c:101->polyvec.c:332]   --->   Operation 69 'icmp' 'tmp_5_i' <Predicate = true> <Delay = 1.21> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (1.49ns)   --->   "%tmp_6_i = add i5 -1, %a_assign_7_cast" [rounding.c:101->polyvec.c:332]   --->   Operation 70 'add' 'tmp_6_i' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_7_i = select i1 %tmp_5_i, i5 15, i5 %tmp_6_i" [rounding.c:101->polyvec.c:332]   --->   Operation 71 'select' 'tmp_7_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%tmp_7_i_cast = sext i5 %tmp_7_i to i6" [rounding.c:101->polyvec.c:332]   --->   Operation 72 'sext' 'tmp_7_i_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp2)   --->   "%sel_tmp1 = and i1 %tmp_1_i, %h_vec_coeffs_load" [rounding.c:98->polyvec.c:332]   --->   Operation 73 'and' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.98ns) (out node of the LUT)   --->   "%sel_tmp2 = select i1 %sel_tmp1, i6 %tmp_4_i_cast, i6 %tmp_7_i_cast" [rounding.c:98->polyvec.c:332]   --->   Operation 74 'select' 'sel_tmp2' <Predicate = true> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.58ns) (out node of the LUT)   --->   "%p_0_i = select i1 %h_vec_coeffs_load, i6 %sel_tmp2, i6 %a_assign_7_cast6" [polyvec.c:332]   --->   Operation 75 'select' 'p_0_i' <Predicate = true> <Delay = 0.58> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (2.77ns)   --->   "store i6 %p_0_i, i6* %w_vec_coeffs_addr, align 1" [polyvec.c:332]   --->   Operation 76 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 1280> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:331]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:330) [6]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', polyvec.c:331) [16]  (1.35 ns)

 <State 3>: 4.54ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', polyvec.c:331) [16]  (0 ns)
	'add' operation ('tmp_57', polyvec.c:332) [23]  (1.76 ns)
	'getelementptr' operation ('u_vec_coeffs_addr', polyvec.c:332) [26]  (0 ns)
	'load' operation ('a', polyvec.c:332) on array 'u_vec_coeffs' [28]  (2.77 ns)

 <State 4>: 8.74ns
The critical path consists of the following:
	'load' operation ('a', polyvec.c:332) on array 'u_vec_coeffs' [28]  (2.77 ns)
	'add' operation ('tmp4', rounding.c:49->rounding.c:95->polyvec.c:332) [35]  (1.97 ns)
	'add' operation ('t', rounding.c:49->rounding.c:95->polyvec.c:332) [37]  (1.99 ns)
	'add' operation ('t', rounding.c:50->rounding.c:95->polyvec.c:332) [40]  (2.01 ns)

 <State 5>: 8.49ns
The critical path consists of the following:
	'sub' operation ('a', rounding.c:52->rounding.c:95->polyvec.c:332) [43]  (3.72 ns)
	'add' operation ('u', rounding.c:55->rounding.c:95->polyvec.c:332) [44]  (2.18 ns)
	'xor' operation ('tmp5', rounding.c:58->rounding.c:95->polyvec.c:332) [48]  (0.8 ns)
	'add' operation ('a', rounding.c:58->rounding.c:95->polyvec.c:332) [52]  (1.79 ns)

 <State 6>: 5.56ns
The critical path consists of the following:
	'sub' operation ('a0', rounding.c:61->rounding.c:95->polyvec.c:332) [57]  (3.52 ns)
	'icmp' operation ('tmp_1_i', rounding.c:98->polyvec.c:332) [60]  (2.04 ns)

 <State 7>: 7.12ns
The critical path consists of the following:
	'load' operation ('h_vec_coeffs_load', polyvec.c:332) on array 'h_vec_coeffs' [30]  (2.77 ns)
	'and' operation ('sel_tmp1', rounding.c:98->polyvec.c:332) [69]  (0 ns)
	'select' operation ('sel_tmp2', rounding.c:98->polyvec.c:332) [70]  (0.986 ns)
	'select' operation ('p_0_i', polyvec.c:332) [71]  (0.587 ns)
	'store' operation (polyvec.c:332) of variable 'p_0_i', polyvec.c:332 on array 'w_vec_coeffs' [72]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
