{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686834001889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686834001907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 21:00:01 2023 " "Processing started: Thu Jun 15 21:00:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686834001907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686834001907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3_2DECODE38 -c DECODE38 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3_2DECODE38 -c DECODE38" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686834001907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686834003565 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1686834003566 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "a decode38.v(6) " "Verilog HDL error at decode38.v(6): object a declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017551 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "b decode38.v(6) " "Verilog HDL error at decode38.v(6): object b declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "c decode38.v(6) " "Verilog HDL error at decode38.v(6): object c declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "d decode38.v(6) " "Verilog HDL error at decode38.v(6): object d declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "e decode38.v(6) " "Verilog HDL error at decode38.v(6): object e declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "f decode38.v(6) " "Verilog HDL error at decode38.v(6): object f declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "g decode38.v(6) " "Verilog HDL error at decode38.v(6): object g declared in a list of port declarations cannot be redeclared within the module body" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 6 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1686834017552 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decode38.v(19) " "Verilog HDL warning at decode38.v(19): extended using \"x\" or \"z\"" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1686834017553 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DECODE38 decode38.v(5) " "Ignored design unit \"DECODE38\" at decode38.v(5) due to previous errors" {  } { { "decode38.v" "" { Text "D:/Quartus/PROJECTS_ASIC/3_2DECODE38/decode38.v" 5 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1686834017554 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686834017612 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 15 21:00:17 2023 " "Processing ended: Thu Jun 15 21:00:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686834017612 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686834017612 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686834017612 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686834017612 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 1  " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686834018290 ""}
