$date
	Wed Sep 17 19:59:55 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2_1tb $end
$var wire 1 ! y $end
$var integer 32 " i [31:0] $end
$var reg 1 # i0 $end
$var reg 1 $ i1 $end
$var reg 1 % select $end
$scope module dut $end
$var wire 1 & i0 $end
$var wire 1 ' i1 $end
$var wire 1 ( select $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
b0 "
0!
$end
#10
1$
1'
b1 "
#20
1!
1#
1&
0$
0'
b10 "
#30
1$
1'
b11 "
#40
0!
1%
1(
0#
0&
0$
0'
b100 "
#50
1!
1$
1'
b101 "
#60
0!
1#
1&
0$
0'
b110 "
#70
1!
1$
1'
b111 "
#80
b1000 "
