// Seed: 97434554
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = id_7;
  supply0 id_12 = 1'd0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_7 = id_2[-1];
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_7,
      id_7,
      id_5,
      id_8,
      id_7,
      id_4,
      id_7,
      id_4
  );
  logic [7:0] id_9, id_10;
  assign id_9[1 : 1] = 1'd0;
  logic [7:0] id_11 = id_3;
endmodule
