@W: MT529 :"c:\users\claud\documents\digitaljs\residencia\engines\engines\arquivos\top.sv":146:2:146:7|Found inferred clock top|clk which controls 174 sequential elements including st[1]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
