verilog work "fullAdder.v"
verilog work "testBench.v"
