
WebcamFirmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000921c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040921c  0040921c  0001921c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  00409224  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018bb4  200009c0  00409be4  000209c0  2**2
                  ALLOC
  4 .stack        00003004  20019574  00422798  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   000171fe  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f90  00000000  00000000  00037c41  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006fa2  00000000  00000000  0003abd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c68  00000000  00000000  00041b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b90  00000000  00000000  000427db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00007c84  00000000  00000000  0004336b  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f324  00000000  00000000  0004afef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051f74  00000000  00000000  0005a313  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000040c4  00000000  00000000  000ac288  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	78 c5 01 20 41 2c 40 00 09 2d 40 00 09 2d 40 00     x.. A,@..-@..-@.
  400010:	09 2d 40 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .-@..-@..-@.....
	...
  40002c:	09 2d 40 00 09 2d 40 00 00 00 00 00 09 2d 40 00     .-@..-@......-@.
  40003c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40004c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40005c:	00 00 00 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .....-@..-@.....
  40006c:	49 0b 40 00 61 0b 40 00 00 00 00 00 89 25 40 00     I.@.a.@......%@.
  40007c:	09 2d 40 00 00 00 00 00 00 00 00 00 09 2d 40 00     .-@..........-@.
  40008c:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  40009c:	b5 23 40 00 09 2d 40 00 09 2d 40 00 00 00 00 00     .#@..-@..-@.....
	...
  4000b4:	09 2d 40 00 09 2d 40 00 09 2d 40 00 09 2d 40 00     .-@..-@..-@..-@.
  4000c4:	09 2d 40 00 09 2d 40 00                             .-@..-@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409224 	.word	0x00409224

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00409224 	.word	0x00409224
  40012c:	200009c4 	.word	0x200009c4
  400130:	00409224 	.word	0x00409224
  400134:	00000000 	.word	0x00000000

00400138 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400138:	b480      	push	{r7}
  40013a:	b087      	sub	sp, #28
  40013c:	af00      	add	r7, sp, #0
  40013e:	60f8      	str	r0, [r7, #12]
  400140:	60b9      	str	r1, [r7, #8]
  400142:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400144:	68fa      	ldr	r2, [r7, #12]
  400146:	68bb      	ldr	r3, [r7, #8]
  400148:	019b      	lsls	r3, r3, #6
  40014a:	4413      	add	r3, r2
  40014c:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40014e:	697b      	ldr	r3, [r7, #20]
  400150:	2202      	movs	r2, #2
  400152:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400154:	697b      	ldr	r3, [r7, #20]
  400156:	f04f 32ff 	mov.w	r2, #4294967295
  40015a:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  40015c:	697b      	ldr	r3, [r7, #20]
  40015e:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400160:	697b      	ldr	r3, [r7, #20]
  400162:	687a      	ldr	r2, [r7, #4]
  400164:	605a      	str	r2, [r3, #4]
}
  400166:	bf00      	nop
  400168:	371c      	adds	r7, #28
  40016a:	46bd      	mov	sp, r7
  40016c:	bc80      	pop	{r7}
  40016e:	4770      	bx	lr

00400170 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400170:	b480      	push	{r7}
  400172:	b083      	sub	sp, #12
  400174:	af00      	add	r7, sp, #0
  400176:	6078      	str	r0, [r7, #4]
  400178:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  40017a:	687a      	ldr	r2, [r7, #4]
  40017c:	683b      	ldr	r3, [r7, #0]
  40017e:	019b      	lsls	r3, r3, #6
  400180:	4413      	add	r3, r2
  400182:	2205      	movs	r2, #5
  400184:	601a      	str	r2, [r3, #0]
}
  400186:	bf00      	nop
  400188:	370c      	adds	r7, #12
  40018a:	46bd      	mov	sp, r7
  40018c:	bc80      	pop	{r7}
  40018e:	4770      	bx	lr

00400190 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400190:	b480      	push	{r7}
  400192:	b085      	sub	sp, #20
  400194:	af00      	add	r7, sp, #0
  400196:	60f8      	str	r0, [r7, #12]
  400198:	60b9      	str	r1, [r7, #8]
  40019a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  40019c:	68fa      	ldr	r2, [r7, #12]
  40019e:	68bb      	ldr	r3, [r7, #8]
  4001a0:	019b      	lsls	r3, r3, #6
  4001a2:	4413      	add	r3, r2
  4001a4:	331c      	adds	r3, #28
  4001a6:	687a      	ldr	r2, [r7, #4]
  4001a8:	601a      	str	r2, [r3, #0]
}
  4001aa:	bf00      	nop
  4001ac:	3714      	adds	r7, #20
  4001ae:	46bd      	mov	sp, r7
  4001b0:	bc80      	pop	{r7}
  4001b2:	4770      	bx	lr

004001b4 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4001b4:	b480      	push	{r7}
  4001b6:	b087      	sub	sp, #28
  4001b8:	af00      	add	r7, sp, #0
  4001ba:	60f8      	str	r0, [r7, #12]
  4001bc:	60b9      	str	r1, [r7, #8]
  4001be:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001c0:	68fa      	ldr	r2, [r7, #12]
  4001c2:	68bb      	ldr	r3, [r7, #8]
  4001c4:	019b      	lsls	r3, r3, #6
  4001c6:	4413      	add	r3, r2
  4001c8:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  4001ca:	697b      	ldr	r3, [r7, #20]
  4001cc:	687a      	ldr	r2, [r7, #4]
  4001ce:	625a      	str	r2, [r3, #36]	; 0x24
}
  4001d0:	bf00      	nop
  4001d2:	371c      	adds	r7, #28
  4001d4:	46bd      	mov	sp, r7
  4001d6:	bc80      	pop	{r7}
  4001d8:	4770      	bx	lr

004001da <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4001da:	b480      	push	{r7}
  4001dc:	b085      	sub	sp, #20
  4001de:	af00      	add	r7, sp, #0
  4001e0:	6078      	str	r0, [r7, #4]
  4001e2:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001e4:	687a      	ldr	r2, [r7, #4]
  4001e6:	683b      	ldr	r3, [r7, #0]
  4001e8:	019b      	lsls	r3, r3, #6
  4001ea:	4413      	add	r3, r2
  4001ec:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  4001ee:	68fb      	ldr	r3, [r7, #12]
  4001f0:	6a1b      	ldr	r3, [r3, #32]
}
  4001f2:	4618      	mov	r0, r3
  4001f4:	3714      	adds	r7, #20
  4001f6:	46bd      	mov	sp, r7
  4001f8:	bc80      	pop	{r7}
  4001fa:	4770      	bx	lr

004001fc <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b08d      	sub	sp, #52	; 0x34
  400200:	af00      	add	r7, sp, #0
  400202:	60f8      	str	r0, [r7, #12]
  400204:	60b9      	str	r1, [r7, #8]
  400206:	607a      	str	r2, [r7, #4]
  400208:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40020a:	2302      	movs	r3, #2
  40020c:	613b      	str	r3, [r7, #16]
  40020e:	2308      	movs	r3, #8
  400210:	617b      	str	r3, [r7, #20]
  400212:	2320      	movs	r3, #32
  400214:	61bb      	str	r3, [r7, #24]
  400216:	2380      	movs	r3, #128	; 0x80
  400218:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  40021a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40021c:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40021e:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400220:	2300      	movs	r3, #0
  400222:	62fb      	str	r3, [r7, #44]	; 0x2c
  400224:	e01a      	b.n	40025c <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400226:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400228:	009b      	lsls	r3, r3, #2
  40022a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40022e:	4413      	add	r3, r2
  400230:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400234:	68ba      	ldr	r2, [r7, #8]
  400236:	fbb2 f3f3 	udiv	r3, r2, r3
  40023a:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40023c:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40023e:	0c1b      	lsrs	r3, r3, #16
  400240:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400242:	68fa      	ldr	r2, [r7, #12]
  400244:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400246:	429a      	cmp	r2, r3
  400248:	d901      	bls.n	40024e <tc_find_mck_divisor+0x52>
			return 0;
  40024a:	2300      	movs	r3, #0
  40024c:	e023      	b.n	400296 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  40024e:	68fa      	ldr	r2, [r7, #12]
  400250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400252:	429a      	cmp	r2, r3
  400254:	d206      	bcs.n	400264 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400258:	3301      	adds	r3, #1
  40025a:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  40025c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40025e:	2b04      	cmp	r3, #4
  400260:	d9e1      	bls.n	400226 <tc_find_mck_divisor+0x2a>
  400262:	e000      	b.n	400266 <tc_find_mck_divisor+0x6a>
			break;
  400264:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400266:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400268:	2b04      	cmp	r3, #4
  40026a:	d901      	bls.n	400270 <tc_find_mck_divisor+0x74>
		return 0;
  40026c:	2300      	movs	r3, #0
  40026e:	e012      	b.n	400296 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400270:	687b      	ldr	r3, [r7, #4]
  400272:	2b00      	cmp	r3, #0
  400274:	d008      	beq.n	400288 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400276:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400278:	009b      	lsls	r3, r3, #2
  40027a:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40027e:	4413      	add	r3, r2
  400280:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400284:	687b      	ldr	r3, [r7, #4]
  400286:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400288:	683b      	ldr	r3, [r7, #0]
  40028a:	2b00      	cmp	r3, #0
  40028c:	d002      	beq.n	400294 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  40028e:	683b      	ldr	r3, [r7, #0]
  400290:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400292:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400294:	2301      	movs	r3, #1
}
  400296:	4618      	mov	r0, r3
  400298:	3734      	adds	r7, #52	; 0x34
  40029a:	46bd      	mov	sp, r7
  40029c:	bc80      	pop	{r7}
  40029e:	4770      	bx	lr

004002a0 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4002a0:	b480      	push	{r7}
  4002a2:	b083      	sub	sp, #12
  4002a4:	af00      	add	r7, sp, #0
  4002a6:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4002a8:	687b      	ldr	r3, [r7, #4]
  4002aa:	2208      	movs	r2, #8
  4002ac:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	2220      	movs	r2, #32
  4002b2:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  4002b4:	687b      	ldr	r3, [r7, #4]
  4002b6:	2204      	movs	r2, #4
  4002b8:	601a      	str	r2, [r3, #0]
}
  4002ba:	bf00      	nop
  4002bc:	370c      	adds	r7, #12
  4002be:	46bd      	mov	sp, r7
  4002c0:	bc80      	pop	{r7}
  4002c2:	4770      	bx	lr

004002c4 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  4002c4:	b580      	push	{r7, lr}
  4002c6:	b084      	sub	sp, #16
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	6078      	str	r0, [r7, #4]
  4002cc:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  4002ce:	2300      	movs	r3, #0
  4002d0:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  4002d2:	687b      	ldr	r3, [r7, #4]
  4002d4:	f04f 32ff 	mov.w	r2, #4294967295
  4002d8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  4002da:	687b      	ldr	r3, [r7, #4]
  4002dc:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  4002de:	6878      	ldr	r0, [r7, #4]
  4002e0:	4b0e      	ldr	r3, [pc, #56]	; (40031c <twi_master_init+0x58>)
  4002e2:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b0e      	ldr	r3, [pc, #56]	; (400320 <twi_master_init+0x5c>)
  4002e8:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  4002ea:	683b      	ldr	r3, [r7, #0]
  4002ec:	6859      	ldr	r1, [r3, #4]
  4002ee:	683b      	ldr	r3, [r7, #0]
  4002f0:	681b      	ldr	r3, [r3, #0]
  4002f2:	461a      	mov	r2, r3
  4002f4:	6878      	ldr	r0, [r7, #4]
  4002f6:	4b0b      	ldr	r3, [pc, #44]	; (400324 <twi_master_init+0x60>)
  4002f8:	4798      	blx	r3
  4002fa:	4603      	mov	r3, r0
  4002fc:	2b01      	cmp	r3, #1
  4002fe:	d101      	bne.n	400304 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400300:	2301      	movs	r3, #1
  400302:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400304:	683b      	ldr	r3, [r7, #0]
  400306:	7a5b      	ldrb	r3, [r3, #9]
  400308:	2b01      	cmp	r3, #1
  40030a:	d102      	bne.n	400312 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  40030c:	687b      	ldr	r3, [r7, #4]
  40030e:	2240      	movs	r2, #64	; 0x40
  400310:	601a      	str	r2, [r3, #0]
	}

	return status;
  400312:	68fb      	ldr	r3, [r7, #12]
}
  400314:	4618      	mov	r0, r3
  400316:	3710      	adds	r7, #16
  400318:	46bd      	mov	sp, r7
  40031a:	bd80      	pop	{r7, pc}
  40031c:	00400661 	.word	0x00400661
  400320:	004002a1 	.word	0x004002a1
  400324:	00400329 	.word	0x00400329

00400328 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400328:	b480      	push	{r7}
  40032a:	b089      	sub	sp, #36	; 0x24
  40032c:	af00      	add	r7, sp, #0
  40032e:	60f8      	str	r0, [r7, #12]
  400330:	60b9      	str	r1, [r7, #8]
  400332:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400334:	2300      	movs	r3, #0
  400336:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400338:	68bb      	ldr	r3, [r7, #8]
  40033a:	4a34      	ldr	r2, [pc, #208]	; (40040c <twi_set_speed+0xe4>)
  40033c:	4293      	cmp	r3, r2
  40033e:	d901      	bls.n	400344 <twi_set_speed+0x1c>
		return FAIL;
  400340:	2301      	movs	r3, #1
  400342:	e05d      	b.n	400400 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400344:	68bb      	ldr	r3, [r7, #8]
  400346:	4a32      	ldr	r2, [pc, #200]	; (400410 <twi_set_speed+0xe8>)
  400348:	4293      	cmp	r3, r2
  40034a:	d937      	bls.n	4003bc <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	4a31      	ldr	r2, [pc, #196]	; (400414 <twi_set_speed+0xec>)
  400350:	fba2 2303 	umull	r2, r3, r2, r3
  400354:	0b9b      	lsrs	r3, r3, #14
  400356:	3b04      	subs	r3, #4
  400358:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40035a:	68ba      	ldr	r2, [r7, #8]
  40035c:	4b2e      	ldr	r3, [pc, #184]	; (400418 <twi_set_speed+0xf0>)
  40035e:	4413      	add	r3, r2
  400360:	009b      	lsls	r3, r3, #2
  400362:	687a      	ldr	r2, [r7, #4]
  400364:	fbb2 f3f3 	udiv	r3, r2, r3
  400368:	3b04      	subs	r3, #4
  40036a:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40036c:	e005      	b.n	40037a <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  40036e:	69fb      	ldr	r3, [r7, #28]
  400370:	3301      	adds	r3, #1
  400372:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  400374:	697b      	ldr	r3, [r7, #20]
  400376:	085b      	lsrs	r3, r3, #1
  400378:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40037a:	697b      	ldr	r3, [r7, #20]
  40037c:	2bff      	cmp	r3, #255	; 0xff
  40037e:	d909      	bls.n	400394 <twi_set_speed+0x6c>
  400380:	69fb      	ldr	r3, [r7, #28]
  400382:	2b06      	cmp	r3, #6
  400384:	d9f3      	bls.n	40036e <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400386:	e005      	b.n	400394 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  400388:	69fb      	ldr	r3, [r7, #28]
  40038a:	3301      	adds	r3, #1
  40038c:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  40038e:	693b      	ldr	r3, [r7, #16]
  400390:	085b      	lsrs	r3, r3, #1
  400392:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400394:	693b      	ldr	r3, [r7, #16]
  400396:	2bff      	cmp	r3, #255	; 0xff
  400398:	d902      	bls.n	4003a0 <twi_set_speed+0x78>
  40039a:	69fb      	ldr	r3, [r7, #28]
  40039c:	2b06      	cmp	r3, #6
  40039e:	d9f3      	bls.n	400388 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003a0:	697b      	ldr	r3, [r7, #20]
  4003a2:	b2da      	uxtb	r2, r3
  4003a4:	693b      	ldr	r3, [r7, #16]
  4003a6:	021b      	lsls	r3, r3, #8
  4003a8:	b29b      	uxth	r3, r3
  4003aa:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  4003ac:	69fb      	ldr	r3, [r7, #28]
  4003ae:	041b      	lsls	r3, r3, #16
  4003b0:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4003b4:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  4003b6:	68fb      	ldr	r3, [r7, #12]
  4003b8:	611a      	str	r2, [r3, #16]
  4003ba:	e020      	b.n	4003fe <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4003bc:	68bb      	ldr	r3, [r7, #8]
  4003be:	005b      	lsls	r3, r3, #1
  4003c0:	687a      	ldr	r2, [r7, #4]
  4003c2:	fbb2 f3f3 	udiv	r3, r2, r3
  4003c6:	3b04      	subs	r3, #4
  4003c8:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003ca:	e005      	b.n	4003d8 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  4003cc:	69fb      	ldr	r3, [r7, #28]
  4003ce:	3301      	adds	r3, #1
  4003d0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  4003d2:	69bb      	ldr	r3, [r7, #24]
  4003d4:	085b      	lsrs	r3, r3, #1
  4003d6:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4003d8:	69bb      	ldr	r3, [r7, #24]
  4003da:	2bff      	cmp	r3, #255	; 0xff
  4003dc:	d902      	bls.n	4003e4 <twi_set_speed+0xbc>
  4003de:	69fb      	ldr	r3, [r7, #28]
  4003e0:	2b06      	cmp	r3, #6
  4003e2:	d9f3      	bls.n	4003cc <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003e4:	69bb      	ldr	r3, [r7, #24]
  4003e6:	b2da      	uxtb	r2, r3
  4003e8:	69bb      	ldr	r3, [r7, #24]
  4003ea:	021b      	lsls	r3, r3, #8
  4003ec:	b29b      	uxth	r3, r3
  4003ee:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  4003f0:	69fb      	ldr	r3, [r7, #28]
  4003f2:	041b      	lsls	r3, r3, #16
  4003f4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  4003f8:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  4003fa:	68fb      	ldr	r3, [r7, #12]
  4003fc:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  4003fe:	2300      	movs	r3, #0
}
  400400:	4618      	mov	r0, r3
  400402:	3724      	adds	r7, #36	; 0x24
  400404:	46bd      	mov	sp, r7
  400406:	bc80      	pop	{r7}
  400408:	4770      	bx	lr
  40040a:	bf00      	nop
  40040c:	00061a80 	.word	0x00061a80
  400410:	0005dc00 	.word	0x0005dc00
  400414:	057619f1 	.word	0x057619f1
  400418:	3ffd1200 	.word	0x3ffd1200

0040041c <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  40041c:	b480      	push	{r7}
  40041e:	b085      	sub	sp, #20
  400420:	af00      	add	r7, sp, #0
  400422:	6078      	str	r0, [r7, #4]
  400424:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  400426:	683b      	ldr	r3, [r7, #0]
  400428:	2b00      	cmp	r3, #0
  40042a:	d101      	bne.n	400430 <twi_mk_addr+0x14>
		return 0;
  40042c:	2300      	movs	r3, #0
  40042e:	e01d      	b.n	40046c <twi_mk_addr+0x50>

	val = addr[0];
  400430:	687b      	ldr	r3, [r7, #4]
  400432:	781b      	ldrb	r3, [r3, #0]
  400434:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  400436:	683b      	ldr	r3, [r7, #0]
  400438:	2b01      	cmp	r3, #1
  40043a:	dd09      	ble.n	400450 <twi_mk_addr+0x34>
		val <<= 8;
  40043c:	68fb      	ldr	r3, [r7, #12]
  40043e:	021b      	lsls	r3, r3, #8
  400440:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  400442:	687b      	ldr	r3, [r7, #4]
  400444:	3301      	adds	r3, #1
  400446:	781b      	ldrb	r3, [r3, #0]
  400448:	461a      	mov	r2, r3
  40044a:	68fb      	ldr	r3, [r7, #12]
  40044c:	4313      	orrs	r3, r2
  40044e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  400450:	683b      	ldr	r3, [r7, #0]
  400452:	2b02      	cmp	r3, #2
  400454:	dd09      	ble.n	40046a <twi_mk_addr+0x4e>
		val <<= 8;
  400456:	68fb      	ldr	r3, [r7, #12]
  400458:	021b      	lsls	r3, r3, #8
  40045a:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  40045c:	687b      	ldr	r3, [r7, #4]
  40045e:	3302      	adds	r3, #2
  400460:	781b      	ldrb	r3, [r3, #0]
  400462:	461a      	mov	r2, r3
  400464:	68fb      	ldr	r3, [r7, #12]
  400466:	4313      	orrs	r3, r2
  400468:	60fb      	str	r3, [r7, #12]
	}
	return val;
  40046a:	68fb      	ldr	r3, [r7, #12]
}
  40046c:	4618      	mov	r0, r3
  40046e:	3714      	adds	r7, #20
  400470:	46bd      	mov	sp, r7
  400472:	bc80      	pop	{r7}
  400474:	4770      	bx	lr
	...

00400478 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400478:	b580      	push	{r7, lr}
  40047a:	b088      	sub	sp, #32
  40047c:	af00      	add	r7, sp, #0
  40047e:	6078      	str	r0, [r7, #4]
  400480:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  400482:	683b      	ldr	r3, [r7, #0]
  400484:	68db      	ldr	r3, [r3, #12]
  400486:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  400488:	683b      	ldr	r3, [r7, #0]
  40048a:	689b      	ldr	r3, [r3, #8]
  40048c:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  40048e:	2300      	movs	r3, #0
  400490:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  400492:	f247 5330 	movw	r3, #30000	; 0x7530
  400496:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  400498:	69fb      	ldr	r3, [r7, #28]
  40049a:	2b00      	cmp	r3, #0
  40049c:	d101      	bne.n	4004a2 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  40049e:	2301      	movs	r3, #1
  4004a0:	e069      	b.n	400576 <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4004a2:	687b      	ldr	r3, [r7, #4]
  4004a4:	2200      	movs	r2, #0
  4004a6:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004a8:	683b      	ldr	r3, [r7, #0]
  4004aa:	7c1b      	ldrb	r3, [r3, #16]
  4004ac:	041b      	lsls	r3, r3, #16
  4004ae:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	685b      	ldr	r3, [r3, #4]
  4004b6:	021b      	lsls	r3, r3, #8
  4004b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  4004bc:	4313      	orrs	r3, r2
  4004be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  4004c2:	687b      	ldr	r3, [r7, #4]
  4004c4:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4004c6:	687b      	ldr	r3, [r7, #4]
  4004c8:	2200      	movs	r2, #0
  4004ca:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4004cc:	683a      	ldr	r2, [r7, #0]
  4004ce:	683b      	ldr	r3, [r7, #0]
  4004d0:	685b      	ldr	r3, [r3, #4]
  4004d2:	4619      	mov	r1, r3
  4004d4:	4610      	mov	r0, r2
  4004d6:	4b2a      	ldr	r3, [pc, #168]	; (400580 <twi_master_read+0x108>)
  4004d8:	4798      	blx	r3
  4004da:	4602      	mov	r2, r0
  4004dc:	687b      	ldr	r3, [r7, #4]
  4004de:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4004e0:	69fb      	ldr	r3, [r7, #28]
  4004e2:	2b01      	cmp	r3, #1
  4004e4:	d105      	bne.n	4004f2 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4004e6:	687b      	ldr	r3, [r7, #4]
  4004e8:	2203      	movs	r2, #3
  4004ea:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  4004ec:	2301      	movs	r3, #1
  4004ee:	75fb      	strb	r3, [r7, #23]
  4004f0:	e034      	b.n	40055c <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4004f2:	687b      	ldr	r3, [r7, #4]
  4004f4:	2201      	movs	r2, #1
  4004f6:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  4004f8:	2300      	movs	r3, #0
  4004fa:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  4004fc:	e02e      	b.n	40055c <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  4004fe:	687b      	ldr	r3, [r7, #4]
  400500:	6a1b      	ldr	r3, [r3, #32]
  400502:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400504:	68fb      	ldr	r3, [r7, #12]
  400506:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40050a:	2b00      	cmp	r3, #0
  40050c:	d001      	beq.n	400512 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  40050e:	2305      	movs	r3, #5
  400510:	e031      	b.n	400576 <twi_master_read+0xfe>
		}

		if (!timeout--) {
  400512:	693b      	ldr	r3, [r7, #16]
  400514:	1e5a      	subs	r2, r3, #1
  400516:	613a      	str	r2, [r7, #16]
  400518:	2b00      	cmp	r3, #0
  40051a:	d101      	bne.n	400520 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  40051c:	2309      	movs	r3, #9
  40051e:	e02a      	b.n	400576 <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  400520:	69fb      	ldr	r3, [r7, #28]
  400522:	2b01      	cmp	r3, #1
  400524:	d107      	bne.n	400536 <twi_master_read+0xbe>
  400526:	7dfb      	ldrb	r3, [r7, #23]
  400528:	2b00      	cmp	r3, #0
  40052a:	d104      	bne.n	400536 <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  40052c:	687b      	ldr	r3, [r7, #4]
  40052e:	2202      	movs	r2, #2
  400530:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  400532:	2301      	movs	r3, #1
  400534:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  400536:	68fb      	ldr	r3, [r7, #12]
  400538:	f003 0302 	and.w	r3, r3, #2
  40053c:	2b00      	cmp	r3, #0
  40053e:	d100      	bne.n	400542 <twi_master_read+0xca>
			continue;
  400540:	e00c      	b.n	40055c <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  400542:	69bb      	ldr	r3, [r7, #24]
  400544:	1c5a      	adds	r2, r3, #1
  400546:	61ba      	str	r2, [r7, #24]
  400548:	687a      	ldr	r2, [r7, #4]
  40054a:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40054c:	b2d2      	uxtb	r2, r2
  40054e:	701a      	strb	r2, [r3, #0]

		cnt--;
  400550:	69fb      	ldr	r3, [r7, #28]
  400552:	3b01      	subs	r3, #1
  400554:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  400556:	f247 5330 	movw	r3, #30000	; 0x7530
  40055a:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  40055c:	69fb      	ldr	r3, [r7, #28]
  40055e:	2b00      	cmp	r3, #0
  400560:	d1cd      	bne.n	4004fe <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400562:	bf00      	nop
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	6a1b      	ldr	r3, [r3, #32]
  400568:	f003 0301 	and.w	r3, r3, #1
  40056c:	2b00      	cmp	r3, #0
  40056e:	d0f9      	beq.n	400564 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  400570:	687b      	ldr	r3, [r7, #4]
  400572:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  400574:	2300      	movs	r3, #0
}
  400576:	4618      	mov	r0, r3
  400578:	3720      	adds	r7, #32
  40057a:	46bd      	mov	sp, r7
  40057c:	bd80      	pop	{r7, pc}
  40057e:	bf00      	nop
  400580:	0040041d 	.word	0x0040041d

00400584 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  400584:	b580      	push	{r7, lr}
  400586:	b086      	sub	sp, #24
  400588:	af00      	add	r7, sp, #0
  40058a:	6078      	str	r0, [r7, #4]
  40058c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40058e:	683b      	ldr	r3, [r7, #0]
  400590:	68db      	ldr	r3, [r3, #12]
  400592:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  400594:	683b      	ldr	r3, [r7, #0]
  400596:	689b      	ldr	r3, [r3, #8]
  400598:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  40059a:	697b      	ldr	r3, [r7, #20]
  40059c:	2b00      	cmp	r3, #0
  40059e:	d101      	bne.n	4005a4 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  4005a0:	2301      	movs	r3, #1
  4005a2:	e056      	b.n	400652 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4005a4:	687b      	ldr	r3, [r7, #4]
  4005a6:	2200      	movs	r2, #0
  4005a8:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005aa:	683b      	ldr	r3, [r7, #0]
  4005ac:	7c1b      	ldrb	r3, [r3, #16]
  4005ae:	041b      	lsls	r3, r3, #16
  4005b0:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4005b4:	683b      	ldr	r3, [r7, #0]
  4005b6:	685b      	ldr	r3, [r3, #4]
  4005b8:	021b      	lsls	r3, r3, #8
  4005ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005be:	431a      	orrs	r2, r3
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  4005c4:	687b      	ldr	r3, [r7, #4]
  4005c6:	2200      	movs	r2, #0
  4005c8:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4005ca:	683a      	ldr	r2, [r7, #0]
  4005cc:	683b      	ldr	r3, [r7, #0]
  4005ce:	685b      	ldr	r3, [r3, #4]
  4005d0:	4619      	mov	r1, r3
  4005d2:	4610      	mov	r0, r2
  4005d4:	4b21      	ldr	r3, [pc, #132]	; (40065c <twi_master_write+0xd8>)
  4005d6:	4798      	blx	r3
  4005d8:	4602      	mov	r2, r0
  4005da:	687b      	ldr	r3, [r7, #4]
  4005dc:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  4005de:	e019      	b.n	400614 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  4005e0:	687b      	ldr	r3, [r7, #4]
  4005e2:	6a1b      	ldr	r3, [r3, #32]
  4005e4:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  4005ec:	2b00      	cmp	r3, #0
  4005ee:	d001      	beq.n	4005f4 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  4005f0:	2305      	movs	r3, #5
  4005f2:	e02e      	b.n	400652 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	f003 0304 	and.w	r3, r3, #4
  4005fa:	2b00      	cmp	r3, #0
  4005fc:	d100      	bne.n	400600 <twi_master_write+0x7c>
			continue;
  4005fe:	e009      	b.n	400614 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  400600:	693b      	ldr	r3, [r7, #16]
  400602:	1c5a      	adds	r2, r3, #1
  400604:	613a      	str	r2, [r7, #16]
  400606:	781b      	ldrb	r3, [r3, #0]
  400608:	461a      	mov	r2, r3
  40060a:	687b      	ldr	r3, [r7, #4]
  40060c:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  40060e:	697b      	ldr	r3, [r7, #20]
  400610:	3b01      	subs	r3, #1
  400612:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  400614:	697b      	ldr	r3, [r7, #20]
  400616:	2b00      	cmp	r3, #0
  400618:	d1e2      	bne.n	4005e0 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40061a:	687b      	ldr	r3, [r7, #4]
  40061c:	6a1b      	ldr	r3, [r3, #32]
  40061e:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400620:	68fb      	ldr	r3, [r7, #12]
  400622:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400626:	2b00      	cmp	r3, #0
  400628:	d001      	beq.n	40062e <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40062a:	2305      	movs	r3, #5
  40062c:	e011      	b.n	400652 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	f003 0304 	and.w	r3, r3, #4
  400634:	2b00      	cmp	r3, #0
  400636:	d100      	bne.n	40063a <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  400638:	e7ef      	b.n	40061a <twi_master_write+0x96>
			break;
  40063a:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	2202      	movs	r2, #2
  400640:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400642:	bf00      	nop
  400644:	687b      	ldr	r3, [r7, #4]
  400646:	6a1b      	ldr	r3, [r3, #32]
  400648:	f003 0301 	and.w	r3, r3, #1
  40064c:	2b00      	cmp	r3, #0
  40064e:	d0f9      	beq.n	400644 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  400650:	2300      	movs	r3, #0
}
  400652:	4618      	mov	r0, r3
  400654:	3718      	adds	r7, #24
  400656:	46bd      	mov	sp, r7
  400658:	bd80      	pop	{r7, pc}
  40065a:	bf00      	nop
  40065c:	0040041d 	.word	0x0040041d

00400660 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  400660:	b480      	push	{r7}
  400662:	b083      	sub	sp, #12
  400664:	af00      	add	r7, sp, #0
  400666:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  400668:	687b      	ldr	r3, [r7, #4]
  40066a:	2280      	movs	r2, #128	; 0x80
  40066c:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  40066e:	687b      	ldr	r3, [r7, #4]
  400670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400672:	bf00      	nop
  400674:	370c      	adds	r7, #12
  400676:	46bd      	mov	sp, r7
  400678:	bc80      	pop	{r7}
  40067a:	4770      	bx	lr

0040067c <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  40067c:	b480      	push	{r7}
  40067e:	b089      	sub	sp, #36	; 0x24
  400680:	af00      	add	r7, sp, #0
  400682:	60f8      	str	r0, [r7, #12]
  400684:	60b9      	str	r1, [r7, #8]
  400686:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400688:	68bb      	ldr	r3, [r7, #8]
  40068a:	011a      	lsls	r2, r3, #4
  40068c:	687b      	ldr	r3, [r7, #4]
  40068e:	429a      	cmp	r2, r3
  400690:	d802      	bhi.n	400698 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400692:	2310      	movs	r3, #16
  400694:	61fb      	str	r3, [r7, #28]
  400696:	e001      	b.n	40069c <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400698:	2308      	movs	r3, #8
  40069a:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  40069c:	687b      	ldr	r3, [r7, #4]
  40069e:	00da      	lsls	r2, r3, #3
  4006a0:	69fb      	ldr	r3, [r7, #28]
  4006a2:	68b9      	ldr	r1, [r7, #8]
  4006a4:	fb01 f303 	mul.w	r3, r1, r3
  4006a8:	085b      	lsrs	r3, r3, #1
  4006aa:	441a      	add	r2, r3
  4006ac:	69fb      	ldr	r3, [r7, #28]
  4006ae:	68b9      	ldr	r1, [r7, #8]
  4006b0:	fb01 f303 	mul.w	r3, r1, r3
  4006b4:	fbb2 f3f3 	udiv	r3, r2, r3
  4006b8:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4006ba:	69bb      	ldr	r3, [r7, #24]
  4006bc:	08db      	lsrs	r3, r3, #3
  4006be:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  4006c0:	69bb      	ldr	r3, [r7, #24]
  4006c2:	f003 0307 	and.w	r3, r3, #7
  4006c6:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  4006c8:	697b      	ldr	r3, [r7, #20]
  4006ca:	2b00      	cmp	r3, #0
  4006cc:	d003      	beq.n	4006d6 <usart_set_async_baudrate+0x5a>
  4006ce:	697b      	ldr	r3, [r7, #20]
  4006d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4006d4:	d301      	bcc.n	4006da <usart_set_async_baudrate+0x5e>
		return 1;
  4006d6:	2301      	movs	r3, #1
  4006d8:	e00f      	b.n	4006fa <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  4006da:	69fb      	ldr	r3, [r7, #28]
  4006dc:	2b08      	cmp	r3, #8
  4006de:	d105      	bne.n	4006ec <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  4006e0:	68fb      	ldr	r3, [r7, #12]
  4006e2:	685b      	ldr	r3, [r3, #4]
  4006e4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4006ec:	693b      	ldr	r3, [r7, #16]
  4006ee:	041a      	lsls	r2, r3, #16
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	431a      	orrs	r2, r3
  4006f4:	68fb      	ldr	r3, [r7, #12]
  4006f6:	621a      	str	r2, [r3, #32]

	return 0;
  4006f8:	2300      	movs	r3, #0
}
  4006fa:	4618      	mov	r0, r3
  4006fc:	3724      	adds	r7, #36	; 0x24
  4006fe:	46bd      	mov	sp, r7
  400700:	bc80      	pop	{r7}
  400702:	4770      	bx	lr

00400704 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400704:	b580      	push	{r7, lr}
  400706:	b082      	sub	sp, #8
  400708:	af00      	add	r7, sp, #0
  40070a:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  40070c:	6878      	ldr	r0, [r7, #4]
  40070e:	4b0f      	ldr	r3, [pc, #60]	; (40074c <usart_reset+0x48>)
  400710:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400712:	687b      	ldr	r3, [r7, #4]
  400714:	2200      	movs	r2, #0
  400716:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400718:	687b      	ldr	r3, [r7, #4]
  40071a:	2200      	movs	r2, #0
  40071c:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	2200      	movs	r2, #0
  400722:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400724:	6878      	ldr	r0, [r7, #4]
  400726:	4b0a      	ldr	r3, [pc, #40]	; (400750 <usart_reset+0x4c>)
  400728:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40072a:	6878      	ldr	r0, [r7, #4]
  40072c:	4b09      	ldr	r3, [pc, #36]	; (400754 <usart_reset+0x50>)
  40072e:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400730:	6878      	ldr	r0, [r7, #4]
  400732:	4b09      	ldr	r3, [pc, #36]	; (400758 <usart_reset+0x54>)
  400734:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400736:	6878      	ldr	r0, [r7, #4]
  400738:	4b08      	ldr	r3, [pc, #32]	; (40075c <usart_reset+0x58>)
  40073a:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  40073c:	6878      	ldr	r0, [r7, #4]
  40073e:	4b08      	ldr	r3, [pc, #32]	; (400760 <usart_reset+0x5c>)
  400740:	4798      	blx	r3
#endif
}
  400742:	bf00      	nop
  400744:	3708      	adds	r7, #8
  400746:	46bd      	mov	sp, r7
  400748:	bd80      	pop	{r7, pc}
  40074a:	bf00      	nop
  40074c:	004009b5 	.word	0x004009b5
  400750:	00400841 	.word	0x00400841
  400754:	00400871 	.word	0x00400871
  400758:	004008d3 	.word	0x004008d3
  40075c:	00400907 	.word	0x00400907
  400760:	004008ed 	.word	0x004008ed

00400764 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400764:	b580      	push	{r7, lr}
  400766:	b084      	sub	sp, #16
  400768:	af00      	add	r7, sp, #0
  40076a:	60f8      	str	r0, [r7, #12]
  40076c:	60b9      	str	r1, [r7, #8]
  40076e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400770:	68f8      	ldr	r0, [r7, #12]
  400772:	4b1a      	ldr	r3, [pc, #104]	; (4007dc <usart_init_rs232+0x78>)
  400774:	4798      	blx	r3

	ul_reg_val = 0;
  400776:	4b1a      	ldr	r3, [pc, #104]	; (4007e0 <usart_init_rs232+0x7c>)
  400778:	2200      	movs	r2, #0
  40077a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40077c:	68bb      	ldr	r3, [r7, #8]
  40077e:	2b00      	cmp	r3, #0
  400780:	d009      	beq.n	400796 <usart_init_rs232+0x32>
  400782:	68bb      	ldr	r3, [r7, #8]
  400784:	681b      	ldr	r3, [r3, #0]
  400786:	687a      	ldr	r2, [r7, #4]
  400788:	4619      	mov	r1, r3
  40078a:	68f8      	ldr	r0, [r7, #12]
  40078c:	4b15      	ldr	r3, [pc, #84]	; (4007e4 <usart_init_rs232+0x80>)
  40078e:	4798      	blx	r3
  400790:	4603      	mov	r3, r0
  400792:	2b00      	cmp	r3, #0
  400794:	d001      	beq.n	40079a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400796:	2301      	movs	r3, #1
  400798:	e01b      	b.n	4007d2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40079a:	68bb      	ldr	r3, [r7, #8]
  40079c:	685a      	ldr	r2, [r3, #4]
  40079e:	68bb      	ldr	r3, [r7, #8]
  4007a0:	689b      	ldr	r3, [r3, #8]
  4007a2:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007a4:	68bb      	ldr	r3, [r7, #8]
  4007a6:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007a8:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007aa:	68bb      	ldr	r3, [r7, #8]
  4007ac:	68db      	ldr	r3, [r3, #12]
  4007ae:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007b0:	4b0b      	ldr	r3, [pc, #44]	; (4007e0 <usart_init_rs232+0x7c>)
  4007b2:	681b      	ldr	r3, [r3, #0]
  4007b4:	4313      	orrs	r3, r2
  4007b6:	4a0a      	ldr	r2, [pc, #40]	; (4007e0 <usart_init_rs232+0x7c>)
  4007b8:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4007ba:	4b09      	ldr	r3, [pc, #36]	; (4007e0 <usart_init_rs232+0x7c>)
  4007bc:	681b      	ldr	r3, [r3, #0]
  4007be:	4a08      	ldr	r2, [pc, #32]	; (4007e0 <usart_init_rs232+0x7c>)
  4007c0:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  4007c2:	68fb      	ldr	r3, [r7, #12]
  4007c4:	685a      	ldr	r2, [r3, #4]
  4007c6:	4b06      	ldr	r3, [pc, #24]	; (4007e0 <usart_init_rs232+0x7c>)
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	431a      	orrs	r2, r3
  4007cc:	68fb      	ldr	r3, [r7, #12]
  4007ce:	605a      	str	r2, [r3, #4]

	return 0;
  4007d0:	2300      	movs	r3, #0
}
  4007d2:	4618      	mov	r0, r3
  4007d4:	3710      	adds	r7, #16
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	00400705 	.word	0x00400705
  4007e0:	200009dc 	.word	0x200009dc
  4007e4:	0040067d 	.word	0x0040067d

004007e8 <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	b084      	sub	sp, #16
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	60f8      	str	r0, [r7, #12]
  4007f0:	60b9      	str	r1, [r7, #8]
  4007f2:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  4007f4:	687a      	ldr	r2, [r7, #4]
  4007f6:	68b9      	ldr	r1, [r7, #8]
  4007f8:	68f8      	ldr	r0, [r7, #12]
  4007fa:	4b0a      	ldr	r3, [pc, #40]	; (400824 <usart_init_hw_handshaking+0x3c>)
  4007fc:	4798      	blx	r3
  4007fe:	4603      	mov	r3, r0
  400800:	2b00      	cmp	r3, #0
  400802:	d001      	beq.n	400808 <usart_init_hw_handshaking+0x20>
		return 1;
  400804:	2301      	movs	r3, #1
  400806:	e008      	b.n	40081a <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  400808:	68fb      	ldr	r3, [r7, #12]
  40080a:	685b      	ldr	r3, [r3, #4]
  40080c:	f023 030f 	bic.w	r3, r3, #15
  400810:	f043 0202 	orr.w	r2, r3, #2
  400814:	68fb      	ldr	r3, [r7, #12]
  400816:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  400818:	2300      	movs	r3, #0
}
  40081a:	4618      	mov	r0, r3
  40081c:	3710      	adds	r7, #16
  40081e:	46bd      	mov	sp, r7
  400820:	bd80      	pop	{r7, pc}
  400822:	bf00      	nop
  400824:	00400765 	.word	0x00400765

00400828 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400828:	b480      	push	{r7}
  40082a:	b083      	sub	sp, #12
  40082c:	af00      	add	r7, sp, #0
  40082e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400830:	687b      	ldr	r3, [r7, #4]
  400832:	2240      	movs	r2, #64	; 0x40
  400834:	601a      	str	r2, [r3, #0]
}
  400836:	bf00      	nop
  400838:	370c      	adds	r7, #12
  40083a:	46bd      	mov	sp, r7
  40083c:	bc80      	pop	{r7}
  40083e:	4770      	bx	lr

00400840 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400848:	687b      	ldr	r3, [r7, #4]
  40084a:	2288      	movs	r2, #136	; 0x88
  40084c:	601a      	str	r2, [r3, #0]
}
  40084e:	bf00      	nop
  400850:	370c      	adds	r7, #12
  400852:	46bd      	mov	sp, r7
  400854:	bc80      	pop	{r7}
  400856:	4770      	bx	lr

00400858 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	2210      	movs	r2, #16
  400864:	601a      	str	r2, [r3, #0]
}
  400866:	bf00      	nop
  400868:	370c      	adds	r7, #12
  40086a:	46bd      	mov	sp, r7
  40086c:	bc80      	pop	{r7}
  40086e:	4770      	bx	lr

00400870 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400870:	b480      	push	{r7}
  400872:	b083      	sub	sp, #12
  400874:	af00      	add	r7, sp, #0
  400876:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400878:	687b      	ldr	r3, [r7, #4]
  40087a:	2224      	movs	r2, #36	; 0x24
  40087c:	601a      	str	r2, [r3, #0]
}
  40087e:	bf00      	nop
  400880:	370c      	adds	r7, #12
  400882:	46bd      	mov	sp, r7
  400884:	bc80      	pop	{r7}
  400886:	4770      	bx	lr

00400888 <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  400888:	b480      	push	{r7}
  40088a:	b083      	sub	sp, #12
  40088c:	af00      	add	r7, sp, #0
  40088e:	6078      	str	r0, [r7, #4]
  400890:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  400892:	687b      	ldr	r3, [r7, #4]
  400894:	683a      	ldr	r2, [r7, #0]
  400896:	609a      	str	r2, [r3, #8]
}
  400898:	bf00      	nop
  40089a:	370c      	adds	r7, #12
  40089c:	46bd      	mov	sp, r7
  40089e:	bc80      	pop	{r7}
  4008a0:	4770      	bx	lr

004008a2 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4008a2:	b480      	push	{r7}
  4008a4:	b083      	sub	sp, #12
  4008a6:	af00      	add	r7, sp, #0
  4008a8:	6078      	str	r0, [r7, #4]
  4008aa:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  4008ac:	687b      	ldr	r3, [r7, #4]
  4008ae:	683a      	ldr	r2, [r7, #0]
  4008b0:	60da      	str	r2, [r3, #12]
}
  4008b2:	bf00      	nop
  4008b4:	370c      	adds	r7, #12
  4008b6:	46bd      	mov	sp, r7
  4008b8:	bc80      	pop	{r7}
  4008ba:	4770      	bx	lr

004008bc <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  4008bc:	b480      	push	{r7}
  4008be:	b083      	sub	sp, #12
  4008c0:	af00      	add	r7, sp, #0
  4008c2:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  4008c4:	687b      	ldr	r3, [r7, #4]
  4008c6:	695b      	ldr	r3, [r3, #20]
}
  4008c8:	4618      	mov	r0, r3
  4008ca:	370c      	adds	r7, #12
  4008cc:	46bd      	mov	sp, r7
  4008ce:	bc80      	pop	{r7}
  4008d0:	4770      	bx	lr

004008d2 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4008d2:	b480      	push	{r7}
  4008d4:	b083      	sub	sp, #12
  4008d6:	af00      	add	r7, sp, #0
  4008d8:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4008da:	687b      	ldr	r3, [r7, #4]
  4008dc:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008e0:	601a      	str	r2, [r3, #0]
}
  4008e2:	bf00      	nop
  4008e4:	370c      	adds	r7, #12
  4008e6:	46bd      	mov	sp, r7
  4008e8:	bc80      	pop	{r7}
  4008ea:	4770      	bx	lr

004008ec <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4008ec:	b480      	push	{r7}
  4008ee:	b083      	sub	sp, #12
  4008f0:	af00      	add	r7, sp, #0
  4008f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4008f4:	687b      	ldr	r3, [r7, #4]
  4008f6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4008fa:	601a      	str	r2, [r3, #0]
}
  4008fc:	bf00      	nop
  4008fe:	370c      	adds	r7, #12
  400900:	46bd      	mov	sp, r7
  400902:	bc80      	pop	{r7}
  400904:	4770      	bx	lr

00400906 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400906:	b480      	push	{r7}
  400908:	b083      	sub	sp, #12
  40090a:	af00      	add	r7, sp, #0
  40090c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  40090e:	687b      	ldr	r3, [r7, #4]
  400910:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400914:	601a      	str	r2, [r3, #0]
}
  400916:	bf00      	nop
  400918:	370c      	adds	r7, #12
  40091a:	46bd      	mov	sp, r7
  40091c:	bc80      	pop	{r7}
  40091e:	4770      	bx	lr

00400920 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  400920:	b480      	push	{r7}
  400922:	b083      	sub	sp, #12
  400924:	af00      	add	r7, sp, #0
  400926:	6078      	str	r0, [r7, #4]
  400928:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40092a:	bf00      	nop
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	695b      	ldr	r3, [r3, #20]
  400930:	f003 0302 	and.w	r3, r3, #2
  400934:	2b00      	cmp	r3, #0
  400936:	d0f9      	beq.n	40092c <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400938:	683b      	ldr	r3, [r7, #0]
  40093a:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40093e:	687b      	ldr	r3, [r7, #4]
  400940:	61da      	str	r2, [r3, #28]

	return 0;
  400942:	2300      	movs	r3, #0
}
  400944:	4618      	mov	r0, r3
  400946:	370c      	adds	r7, #12
  400948:	46bd      	mov	sp, r7
  40094a:	bc80      	pop	{r7}
  40094c:	4770      	bx	lr
	...

00400950 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  400950:	b580      	push	{r7, lr}
  400952:	b082      	sub	sp, #8
  400954:	af00      	add	r7, sp, #0
  400956:	6078      	str	r0, [r7, #4]
  400958:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  40095a:	e007      	b.n	40096c <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  40095c:	683b      	ldr	r3, [r7, #0]
  40095e:	1c5a      	adds	r2, r3, #1
  400960:	603a      	str	r2, [r7, #0]
  400962:	781b      	ldrb	r3, [r3, #0]
  400964:	4619      	mov	r1, r3
  400966:	6878      	ldr	r0, [r7, #4]
  400968:	4b04      	ldr	r3, [pc, #16]	; (40097c <usart_write_line+0x2c>)
  40096a:	4798      	blx	r3
	while (*string != '\0') {
  40096c:	683b      	ldr	r3, [r7, #0]
  40096e:	781b      	ldrb	r3, [r3, #0]
  400970:	2b00      	cmp	r3, #0
  400972:	d1f3      	bne.n	40095c <usart_write_line+0xc>
	}
}
  400974:	bf00      	nop
  400976:	3708      	adds	r7, #8
  400978:	46bd      	mov	sp, r7
  40097a:	bd80      	pop	{r7, pc}
  40097c:	00400921 	.word	0x00400921

00400980 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400980:	b480      	push	{r7}
  400982:	b083      	sub	sp, #12
  400984:	af00      	add	r7, sp, #0
  400986:	6078      	str	r0, [r7, #4]
  400988:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  40098a:	687b      	ldr	r3, [r7, #4]
  40098c:	695b      	ldr	r3, [r3, #20]
  40098e:	f003 0301 	and.w	r3, r3, #1
  400992:	2b00      	cmp	r3, #0
  400994:	d101      	bne.n	40099a <usart_read+0x1a>
		return 1;
  400996:	2301      	movs	r3, #1
  400998:	e006      	b.n	4009a8 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  40099a:	687b      	ldr	r3, [r7, #4]
  40099c:	699b      	ldr	r3, [r3, #24]
  40099e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4009a2:	683b      	ldr	r3, [r7, #0]
  4009a4:	601a      	str	r2, [r3, #0]

	return 0;
  4009a6:	2300      	movs	r3, #0
}
  4009a8:	4618      	mov	r0, r3
  4009aa:	370c      	adds	r7, #12
  4009ac:	46bd      	mov	sp, r7
  4009ae:	bc80      	pop	{r7}
  4009b0:	4770      	bx	lr
	...

004009b4 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4009b4:	b480      	push	{r7}
  4009b6:	b083      	sub	sp, #12
  4009b8:	af00      	add	r7, sp, #0
  4009ba:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4009bc:	687b      	ldr	r3, [r7, #4]
  4009be:	4a04      	ldr	r2, [pc, #16]	; (4009d0 <usart_disable_writeprotect+0x1c>)
  4009c0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4009c4:	bf00      	nop
  4009c6:	370c      	adds	r7, #12
  4009c8:	46bd      	mov	sp, r7
  4009ca:	bc80      	pop	{r7}
  4009cc:	4770      	bx	lr
  4009ce:	bf00      	nop
  4009d0:	55534100 	.word	0x55534100

004009d4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b084      	sub	sp, #16
  4009d8:	af00      	add	r7, sp, #0
  4009da:	6078      	str	r0, [r7, #4]
  4009dc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009de:	6878      	ldr	r0, [r7, #4]
  4009e0:	4b2c      	ldr	r3, [pc, #176]	; (400a94 <pio_handler_process+0xc0>)
  4009e2:	4798      	blx	r3
  4009e4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4009e6:	6878      	ldr	r0, [r7, #4]
  4009e8:	4b2b      	ldr	r3, [pc, #172]	; (400a98 <pio_handler_process+0xc4>)
  4009ea:	4798      	blx	r3
  4009ec:	4602      	mov	r2, r0
  4009ee:	68fb      	ldr	r3, [r7, #12]
  4009f0:	4013      	ands	r3, r2
  4009f2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4009f4:	68fb      	ldr	r3, [r7, #12]
  4009f6:	2b00      	cmp	r3, #0
  4009f8:	d03c      	beq.n	400a74 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4009fa:	2300      	movs	r3, #0
  4009fc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4009fe:	e034      	b.n	400a6a <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a00:	4a26      	ldr	r2, [pc, #152]	; (400a9c <pio_handler_process+0xc8>)
  400a02:	68bb      	ldr	r3, [r7, #8]
  400a04:	011b      	lsls	r3, r3, #4
  400a06:	4413      	add	r3, r2
  400a08:	681a      	ldr	r2, [r3, #0]
  400a0a:	683b      	ldr	r3, [r7, #0]
  400a0c:	429a      	cmp	r2, r3
  400a0e:	d126      	bne.n	400a5e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a10:	4a22      	ldr	r2, [pc, #136]	; (400a9c <pio_handler_process+0xc8>)
  400a12:	68bb      	ldr	r3, [r7, #8]
  400a14:	011b      	lsls	r3, r3, #4
  400a16:	4413      	add	r3, r2
  400a18:	3304      	adds	r3, #4
  400a1a:	681a      	ldr	r2, [r3, #0]
  400a1c:	68fb      	ldr	r3, [r7, #12]
  400a1e:	4013      	ands	r3, r2
  400a20:	2b00      	cmp	r3, #0
  400a22:	d01c      	beq.n	400a5e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a24:	4a1d      	ldr	r2, [pc, #116]	; (400a9c <pio_handler_process+0xc8>)
  400a26:	68bb      	ldr	r3, [r7, #8]
  400a28:	011b      	lsls	r3, r3, #4
  400a2a:	4413      	add	r3, r2
  400a2c:	330c      	adds	r3, #12
  400a2e:	681b      	ldr	r3, [r3, #0]
  400a30:	491a      	ldr	r1, [pc, #104]	; (400a9c <pio_handler_process+0xc8>)
  400a32:	68ba      	ldr	r2, [r7, #8]
  400a34:	0112      	lsls	r2, r2, #4
  400a36:	440a      	add	r2, r1
  400a38:	6810      	ldr	r0, [r2, #0]
  400a3a:	4918      	ldr	r1, [pc, #96]	; (400a9c <pio_handler_process+0xc8>)
  400a3c:	68ba      	ldr	r2, [r7, #8]
  400a3e:	0112      	lsls	r2, r2, #4
  400a40:	440a      	add	r2, r1
  400a42:	3204      	adds	r2, #4
  400a44:	6812      	ldr	r2, [r2, #0]
  400a46:	4611      	mov	r1, r2
  400a48:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a4a:	4a14      	ldr	r2, [pc, #80]	; (400a9c <pio_handler_process+0xc8>)
  400a4c:	68bb      	ldr	r3, [r7, #8]
  400a4e:	011b      	lsls	r3, r3, #4
  400a50:	4413      	add	r3, r2
  400a52:	3304      	adds	r3, #4
  400a54:	681b      	ldr	r3, [r3, #0]
  400a56:	43db      	mvns	r3, r3
  400a58:	68fa      	ldr	r2, [r7, #12]
  400a5a:	4013      	ands	r3, r2
  400a5c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400a5e:	68bb      	ldr	r3, [r7, #8]
  400a60:	3301      	adds	r3, #1
  400a62:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a64:	68bb      	ldr	r3, [r7, #8]
  400a66:	2b06      	cmp	r3, #6
  400a68:	d803      	bhi.n	400a72 <pio_handler_process+0x9e>
		while (status != 0) {
  400a6a:	68fb      	ldr	r3, [r7, #12]
  400a6c:	2b00      	cmp	r3, #0
  400a6e:	d1c7      	bne.n	400a00 <pio_handler_process+0x2c>
  400a70:	e000      	b.n	400a74 <pio_handler_process+0xa0>
				break;
  400a72:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a74:	4b0a      	ldr	r3, [pc, #40]	; (400aa0 <pio_handler_process+0xcc>)
  400a76:	681b      	ldr	r3, [r3, #0]
  400a78:	2b00      	cmp	r3, #0
  400a7a:	d007      	beq.n	400a8c <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400a7c:	4b09      	ldr	r3, [pc, #36]	; (400aa4 <pio_handler_process+0xd0>)
  400a7e:	681b      	ldr	r3, [r3, #0]
  400a80:	2b00      	cmp	r3, #0
  400a82:	d003      	beq.n	400a8c <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400a84:	4b07      	ldr	r3, [pc, #28]	; (400aa4 <pio_handler_process+0xd0>)
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	6878      	ldr	r0, [r7, #4]
  400a8a:	4798      	blx	r3
		}
	}
#endif
}
  400a8c:	bf00      	nop
  400a8e:	3710      	adds	r7, #16
  400a90:	46bd      	mov	sp, r7
  400a92:	bd80      	pop	{r7, pc}
  400a94:	004011df 	.word	0x004011df
  400a98:	004011f5 	.word	0x004011f5
  400a9c:	200009e0 	.word	0x200009e0
  400aa0:	20000ab4 	.word	0x20000ab4
  400aa4:	20000a54 	.word	0x20000a54

00400aa8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400aa8:	b580      	push	{r7, lr}
  400aaa:	b086      	sub	sp, #24
  400aac:	af00      	add	r7, sp, #0
  400aae:	60f8      	str	r0, [r7, #12]
  400ab0:	60b9      	str	r1, [r7, #8]
  400ab2:	607a      	str	r2, [r7, #4]
  400ab4:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400ab6:	4b21      	ldr	r3, [pc, #132]	; (400b3c <pio_handler_set+0x94>)
  400ab8:	681b      	ldr	r3, [r3, #0]
  400aba:	2b06      	cmp	r3, #6
  400abc:	d901      	bls.n	400ac2 <pio_handler_set+0x1a>
		return 1;
  400abe:	2301      	movs	r3, #1
  400ac0:	e038      	b.n	400b34 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ac2:	2300      	movs	r3, #0
  400ac4:	75fb      	strb	r3, [r7, #23]
  400ac6:	e011      	b.n	400aec <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ac8:	7dfb      	ldrb	r3, [r7, #23]
  400aca:	011b      	lsls	r3, r3, #4
  400acc:	4a1c      	ldr	r2, [pc, #112]	; (400b40 <pio_handler_set+0x98>)
  400ace:	4413      	add	r3, r2
  400ad0:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ad2:	693b      	ldr	r3, [r7, #16]
  400ad4:	681a      	ldr	r2, [r3, #0]
  400ad6:	68bb      	ldr	r3, [r7, #8]
  400ad8:	429a      	cmp	r2, r3
  400ada:	d104      	bne.n	400ae6 <pio_handler_set+0x3e>
  400adc:	693b      	ldr	r3, [r7, #16]
  400ade:	685a      	ldr	r2, [r3, #4]
  400ae0:	687b      	ldr	r3, [r7, #4]
  400ae2:	429a      	cmp	r2, r3
  400ae4:	d008      	beq.n	400af8 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400ae6:	7dfb      	ldrb	r3, [r7, #23]
  400ae8:	3301      	adds	r3, #1
  400aea:	75fb      	strb	r3, [r7, #23]
  400aec:	7dfa      	ldrb	r2, [r7, #23]
  400aee:	4b13      	ldr	r3, [pc, #76]	; (400b3c <pio_handler_set+0x94>)
  400af0:	681b      	ldr	r3, [r3, #0]
  400af2:	429a      	cmp	r2, r3
  400af4:	d9e8      	bls.n	400ac8 <pio_handler_set+0x20>
  400af6:	e000      	b.n	400afa <pio_handler_set+0x52>
			break;
  400af8:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400afa:	693b      	ldr	r3, [r7, #16]
  400afc:	68ba      	ldr	r2, [r7, #8]
  400afe:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b00:	693b      	ldr	r3, [r7, #16]
  400b02:	687a      	ldr	r2, [r7, #4]
  400b04:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b06:	693b      	ldr	r3, [r7, #16]
  400b08:	683a      	ldr	r2, [r7, #0]
  400b0a:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b0c:	693b      	ldr	r3, [r7, #16]
  400b0e:	6a3a      	ldr	r2, [r7, #32]
  400b10:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b12:	7dfa      	ldrb	r2, [r7, #23]
  400b14:	4b09      	ldr	r3, [pc, #36]	; (400b3c <pio_handler_set+0x94>)
  400b16:	681b      	ldr	r3, [r3, #0]
  400b18:	3301      	adds	r3, #1
  400b1a:	429a      	cmp	r2, r3
  400b1c:	d104      	bne.n	400b28 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b1e:	4b07      	ldr	r3, [pc, #28]	; (400b3c <pio_handler_set+0x94>)
  400b20:	681b      	ldr	r3, [r3, #0]
  400b22:	3301      	adds	r3, #1
  400b24:	4a05      	ldr	r2, [pc, #20]	; (400b3c <pio_handler_set+0x94>)
  400b26:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b28:	683a      	ldr	r2, [r7, #0]
  400b2a:	6879      	ldr	r1, [r7, #4]
  400b2c:	68f8      	ldr	r0, [r7, #12]
  400b2e:	4b05      	ldr	r3, [pc, #20]	; (400b44 <pio_handler_set+0x9c>)
  400b30:	4798      	blx	r3

	return 0;
  400b32:	2300      	movs	r3, #0
}
  400b34:	4618      	mov	r0, r3
  400b36:	3718      	adds	r7, #24
  400b38:	46bd      	mov	sp, r7
  400b3a:	bd80      	pop	{r7, pc}
  400b3c:	20000a50 	.word	0x20000a50
  400b40:	200009e0 	.word	0x200009e0
  400b44:	00401141 	.word	0x00401141

00400b48 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b48:	b580      	push	{r7, lr}
  400b4a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b4c:	210b      	movs	r1, #11
  400b4e:	4802      	ldr	r0, [pc, #8]	; (400b58 <PIOA_Handler+0x10>)
  400b50:	4b02      	ldr	r3, [pc, #8]	; (400b5c <PIOA_Handler+0x14>)
  400b52:	4798      	blx	r3
}
  400b54:	bf00      	nop
  400b56:	bd80      	pop	{r7, pc}
  400b58:	400e0e00 	.word	0x400e0e00
  400b5c:	004009d5 	.word	0x004009d5

00400b60 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b60:	b580      	push	{r7, lr}
  400b62:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b64:	210c      	movs	r1, #12
  400b66:	4802      	ldr	r0, [pc, #8]	; (400b70 <PIOB_Handler+0x10>)
  400b68:	4b02      	ldr	r3, [pc, #8]	; (400b74 <PIOB_Handler+0x14>)
  400b6a:	4798      	blx	r3
}
  400b6c:	bf00      	nop
  400b6e:	bd80      	pop	{r7, pc}
  400b70:	400e1000 	.word	0x400e1000
  400b74:	004009d5 	.word	0x004009d5

00400b78 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  400b78:	b480      	push	{r7}
  400b7a:	b083      	sub	sp, #12
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  400b80:	687b      	ldr	r3, [r7, #4]
  400b82:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b86:	605a      	str	r2, [r3, #4]

}
  400b88:	bf00      	nop
  400b8a:	370c      	adds	r7, #12
  400b8c:	46bd      	mov	sp, r7
  400b8e:	bc80      	pop	{r7}
  400b90:	4770      	bx	lr
	...

00400b94 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400b94:	b580      	push	{r7, lr}
  400b96:	b082      	sub	sp, #8
  400b98:	af00      	add	r7, sp, #0
  400b9a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400b9c:	687b      	ldr	r3, [r7, #4]
  400b9e:	2b07      	cmp	r3, #7
  400ba0:	d831      	bhi.n	400c06 <osc_enable+0x72>
  400ba2:	a201      	add	r2, pc, #4	; (adr r2, 400ba8 <osc_enable+0x14>)
  400ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ba8:	00400c05 	.word	0x00400c05
  400bac:	00400bc9 	.word	0x00400bc9
  400bb0:	00400bd1 	.word	0x00400bd1
  400bb4:	00400bd9 	.word	0x00400bd9
  400bb8:	00400be1 	.word	0x00400be1
  400bbc:	00400be9 	.word	0x00400be9
  400bc0:	00400bf1 	.word	0x00400bf1
  400bc4:	00400bfb 	.word	0x00400bfb
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400bc8:	2000      	movs	r0, #0
  400bca:	4b11      	ldr	r3, [pc, #68]	; (400c10 <osc_enable+0x7c>)
  400bcc:	4798      	blx	r3
		break;
  400bce:	e01a      	b.n	400c06 <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400bd0:	2001      	movs	r0, #1
  400bd2:	4b0f      	ldr	r3, [pc, #60]	; (400c10 <osc_enable+0x7c>)
  400bd4:	4798      	blx	r3
		break;
  400bd6:	e016      	b.n	400c06 <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400bd8:	2000      	movs	r0, #0
  400bda:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <osc_enable+0x80>)
  400bdc:	4798      	blx	r3
		break;
  400bde:	e012      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400be0:	2010      	movs	r0, #16
  400be2:	4b0c      	ldr	r3, [pc, #48]	; (400c14 <osc_enable+0x80>)
  400be4:	4798      	blx	r3
		break;
  400be6:	e00e      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400be8:	2020      	movs	r0, #32
  400bea:	4b0a      	ldr	r3, [pc, #40]	; (400c14 <osc_enable+0x80>)
  400bec:	4798      	blx	r3
		break;
  400bee:	e00a      	b.n	400c06 <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400bf0:	213e      	movs	r1, #62	; 0x3e
  400bf2:	2000      	movs	r0, #0
  400bf4:	4b08      	ldr	r3, [pc, #32]	; (400c18 <osc_enable+0x84>)
  400bf6:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400bf8:	e005      	b.n	400c06 <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400bfa:	213e      	movs	r1, #62	; 0x3e
  400bfc:	2001      	movs	r0, #1
  400bfe:	4b06      	ldr	r3, [pc, #24]	; (400c18 <osc_enable+0x84>)
  400c00:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400c02:	e000      	b.n	400c06 <osc_enable+0x72>
		break;
  400c04:	bf00      	nop
	}
}
  400c06:	bf00      	nop
  400c08:	3708      	adds	r7, #8
  400c0a:	46bd      	mov	sp, r7
  400c0c:	bd80      	pop	{r7, pc}
  400c0e:	bf00      	nop
  400c10:	004014b9 	.word	0x004014b9
  400c14:	00401525 	.word	0x00401525
  400c18:	00401595 	.word	0x00401595

00400c1c <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400c1c:	b580      	push	{r7, lr}
  400c1e:	b082      	sub	sp, #8
  400c20:	af00      	add	r7, sp, #0
  400c22:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c24:	687b      	ldr	r3, [r7, #4]
  400c26:	2b07      	cmp	r3, #7
  400c28:	d826      	bhi.n	400c78 <osc_is_ready+0x5c>
  400c2a:	a201      	add	r2, pc, #4	; (adr r2, 400c30 <osc_is_ready+0x14>)
  400c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400c30:	00400c51 	.word	0x00400c51
  400c34:	00400c55 	.word	0x00400c55
  400c38:	00400c55 	.word	0x00400c55
  400c3c:	00400c67 	.word	0x00400c67
  400c40:	00400c67 	.word	0x00400c67
  400c44:	00400c67 	.word	0x00400c67
  400c48:	00400c67 	.word	0x00400c67
  400c4c:	00400c67 	.word	0x00400c67
	case OSC_SLCK_32K_RC:
		return 1;
  400c50:	2301      	movs	r3, #1
  400c52:	e012      	b.n	400c7a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  400c54:	4b0b      	ldr	r3, [pc, #44]	; (400c84 <osc_is_ready+0x68>)
  400c56:	4798      	blx	r3
  400c58:	4603      	mov	r3, r0
  400c5a:	2b00      	cmp	r3, #0
  400c5c:	bf14      	ite	ne
  400c5e:	2301      	movne	r3, #1
  400c60:	2300      	moveq	r3, #0
  400c62:	b2db      	uxtb	r3, r3
  400c64:	e009      	b.n	400c7a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c66:	4b08      	ldr	r3, [pc, #32]	; (400c88 <osc_is_ready+0x6c>)
  400c68:	4798      	blx	r3
  400c6a:	4603      	mov	r3, r0
  400c6c:	2b00      	cmp	r3, #0
  400c6e:	bf14      	ite	ne
  400c70:	2301      	movne	r3, #1
  400c72:	2300      	moveq	r3, #0
  400c74:	b2db      	uxtb	r3, r3
  400c76:	e000      	b.n	400c7a <osc_is_ready+0x5e>
	}

	return 0;
  400c78:	2300      	movs	r3, #0
}
  400c7a:	4618      	mov	r0, r3
  400c7c:	3708      	adds	r7, #8
  400c7e:	46bd      	mov	sp, r7
  400c80:	bd80      	pop	{r7, pc}
  400c82:	bf00      	nop
  400c84:	004014f1 	.word	0x004014f1
  400c88:	0040160d 	.word	0x0040160d

00400c8c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400c8c:	b480      	push	{r7}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
  400c92:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400c94:	687b      	ldr	r3, [r7, #4]
  400c96:	2b07      	cmp	r3, #7
  400c98:	d825      	bhi.n	400ce6 <osc_get_rate+0x5a>
  400c9a:	a201      	add	r2, pc, #4	; (adr r2, 400ca0 <osc_get_rate+0x14>)
  400c9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400ca0:	00400cc1 	.word	0x00400cc1
  400ca4:	00400cc7 	.word	0x00400cc7
  400ca8:	00400ccd 	.word	0x00400ccd
  400cac:	00400cd3 	.word	0x00400cd3
  400cb0:	00400cd7 	.word	0x00400cd7
  400cb4:	00400cdb 	.word	0x00400cdb
  400cb8:	00400cdf 	.word	0x00400cdf
  400cbc:	00400ce3 	.word	0x00400ce3
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400cc0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400cc4:	e010      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400cc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cca:	e00d      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400ccc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400cd0:	e00a      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400cd2:	4b08      	ldr	r3, [pc, #32]	; (400cf4 <osc_get_rate+0x68>)
  400cd4:	e008      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400cd6:	4b08      	ldr	r3, [pc, #32]	; (400cf8 <osc_get_rate+0x6c>)
  400cd8:	e006      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400cda:	4b08      	ldr	r3, [pc, #32]	; (400cfc <osc_get_rate+0x70>)
  400cdc:	e004      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400cde:	4b07      	ldr	r3, [pc, #28]	; (400cfc <osc_get_rate+0x70>)
  400ce0:	e002      	b.n	400ce8 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400ce2:	4b06      	ldr	r3, [pc, #24]	; (400cfc <osc_get_rate+0x70>)
  400ce4:	e000      	b.n	400ce8 <osc_get_rate+0x5c>
	}

	return 0;
  400ce6:	2300      	movs	r3, #0
}
  400ce8:	4618      	mov	r0, r3
  400cea:	370c      	adds	r7, #12
  400cec:	46bd      	mov	sp, r7
  400cee:	bc80      	pop	{r7}
  400cf0:	4770      	bx	lr
  400cf2:	bf00      	nop
  400cf4:	003d0900 	.word	0x003d0900
  400cf8:	007a1200 	.word	0x007a1200
  400cfc:	00b71b00 	.word	0x00b71b00

00400d00 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400d00:	b580      	push	{r7, lr}
  400d02:	b082      	sub	sp, #8
  400d04:	af00      	add	r7, sp, #0
  400d06:	4603      	mov	r3, r0
  400d08:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400d0a:	bf00      	nop
  400d0c:	79fb      	ldrb	r3, [r7, #7]
  400d0e:	4618      	mov	r0, r3
  400d10:	4b05      	ldr	r3, [pc, #20]	; (400d28 <osc_wait_ready+0x28>)
  400d12:	4798      	blx	r3
  400d14:	4603      	mov	r3, r0
  400d16:	f083 0301 	eor.w	r3, r3, #1
  400d1a:	b2db      	uxtb	r3, r3
  400d1c:	2b00      	cmp	r3, #0
  400d1e:	d1f5      	bne.n	400d0c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400d20:	bf00      	nop
  400d22:	3708      	adds	r7, #8
  400d24:	46bd      	mov	sp, r7
  400d26:	bd80      	pop	{r7, pc}
  400d28:	00400c1d 	.word	0x00400c1d

00400d2c <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400d2c:	b580      	push	{r7, lr}
  400d2e:	b086      	sub	sp, #24
  400d30:	af00      	add	r7, sp, #0
  400d32:	60f8      	str	r0, [r7, #12]
  400d34:	607a      	str	r2, [r7, #4]
  400d36:	603b      	str	r3, [r7, #0]
  400d38:	460b      	mov	r3, r1
  400d3a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400d3c:	7afb      	ldrb	r3, [r7, #11]
  400d3e:	4618      	mov	r0, r3
  400d40:	4b0d      	ldr	r3, [pc, #52]	; (400d78 <pll_config_init+0x4c>)
  400d42:	4798      	blx	r3
  400d44:	4602      	mov	r2, r0
  400d46:	687b      	ldr	r3, [r7, #4]
  400d48:	fbb2 f3f3 	udiv	r3, r2, r3
  400d4c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400d4e:	697b      	ldr	r3, [r7, #20]
  400d50:	683a      	ldr	r2, [r7, #0]
  400d52:	fb02 f303 	mul.w	r3, r2, r3
  400d56:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400d58:	683b      	ldr	r3, [r7, #0]
  400d5a:	3b01      	subs	r3, #1
  400d5c:	041a      	lsls	r2, r3, #16
  400d5e:	4b07      	ldr	r3, [pc, #28]	; (400d7c <pll_config_init+0x50>)
  400d60:	4013      	ands	r3, r2
  400d62:	687a      	ldr	r2, [r7, #4]
  400d64:	b2d2      	uxtb	r2, r2
  400d66:	4313      	orrs	r3, r2
  400d68:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400d6c:	68fb      	ldr	r3, [r7, #12]
  400d6e:	601a      	str	r2, [r3, #0]
}
  400d70:	bf00      	nop
  400d72:	3718      	adds	r7, #24
  400d74:	46bd      	mov	sp, r7
  400d76:	bd80      	pop	{r7, pc}
  400d78:	00400c8d 	.word	0x00400c8d
  400d7c:	07ff0000 	.word	0x07ff0000

00400d80 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400d80:	b580      	push	{r7, lr}
  400d82:	b082      	sub	sp, #8
  400d84:	af00      	add	r7, sp, #0
  400d86:	6078      	str	r0, [r7, #4]
  400d88:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400d8a:	683b      	ldr	r3, [r7, #0]
  400d8c:	2b00      	cmp	r3, #0
  400d8e:	d108      	bne.n	400da2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400d90:	4b09      	ldr	r3, [pc, #36]	; (400db8 <pll_enable+0x38>)
  400d92:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d94:	4a09      	ldr	r2, [pc, #36]	; (400dbc <pll_enable+0x3c>)
  400d96:	687b      	ldr	r3, [r7, #4]
  400d98:	681b      	ldr	r3, [r3, #0]
  400d9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400d9e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  400da0:	e005      	b.n	400dae <pll_enable+0x2e>
		pmc_disable_pllbck();
  400da2:	4b07      	ldr	r3, [pc, #28]	; (400dc0 <pll_enable+0x40>)
  400da4:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400da6:	4a05      	ldr	r2, [pc, #20]	; (400dbc <pll_enable+0x3c>)
  400da8:	687b      	ldr	r3, [r7, #4]
  400daa:	681b      	ldr	r3, [r3, #0]
  400dac:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  400dae:	bf00      	nop
  400db0:	3708      	adds	r7, #8
  400db2:	46bd      	mov	sp, r7
  400db4:	bd80      	pop	{r7, pc}
  400db6:	bf00      	nop
  400db8:	00401625 	.word	0x00401625
  400dbc:	400e0400 	.word	0x400e0400
  400dc0:	004016a5 	.word	0x004016a5

00400dc4 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400dc4:	b580      	push	{r7, lr}
  400dc6:	b082      	sub	sp, #8
  400dc8:	af00      	add	r7, sp, #0
  400dca:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400dcc:	687b      	ldr	r3, [r7, #4]
  400dce:	2b00      	cmp	r3, #0
  400dd0:	d103      	bne.n	400dda <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400dd2:	4b05      	ldr	r3, [pc, #20]	; (400de8 <pll_is_locked+0x24>)
  400dd4:	4798      	blx	r3
  400dd6:	4603      	mov	r3, r0
  400dd8:	e002      	b.n	400de0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400dda:	4b04      	ldr	r3, [pc, #16]	; (400dec <pll_is_locked+0x28>)
  400ddc:	4798      	blx	r3
  400dde:	4603      	mov	r3, r0
	}
}
  400de0:	4618      	mov	r0, r3
  400de2:	3708      	adds	r7, #8
  400de4:	46bd      	mov	sp, r7
  400de6:	bd80      	pop	{r7, pc}
  400de8:	0040163d 	.word	0x0040163d
  400dec:	004016bd 	.word	0x004016bd

00400df0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400df0:	b580      	push	{r7, lr}
  400df2:	b082      	sub	sp, #8
  400df4:	af00      	add	r7, sp, #0
  400df6:	4603      	mov	r3, r0
  400df8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400dfa:	79fb      	ldrb	r3, [r7, #7]
  400dfc:	3b03      	subs	r3, #3
  400dfe:	2b04      	cmp	r3, #4
  400e00:	d808      	bhi.n	400e14 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400e02:	79fb      	ldrb	r3, [r7, #7]
  400e04:	4618      	mov	r0, r3
  400e06:	4b06      	ldr	r3, [pc, #24]	; (400e20 <pll_enable_source+0x30>)
  400e08:	4798      	blx	r3
		osc_wait_ready(e_src);
  400e0a:	79fb      	ldrb	r3, [r7, #7]
  400e0c:	4618      	mov	r0, r3
  400e0e:	4b05      	ldr	r3, [pc, #20]	; (400e24 <pll_enable_source+0x34>)
  400e10:	4798      	blx	r3
		break;
  400e12:	e000      	b.n	400e16 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400e14:	bf00      	nop
	}
}
  400e16:	bf00      	nop
  400e18:	3708      	adds	r7, #8
  400e1a:	46bd      	mov	sp, r7
  400e1c:	bd80      	pop	{r7, pc}
  400e1e:	bf00      	nop
  400e20:	00400b95 	.word	0x00400b95
  400e24:	00400d01 	.word	0x00400d01

00400e28 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400e28:	b580      	push	{r7, lr}
  400e2a:	b082      	sub	sp, #8
  400e2c:	af00      	add	r7, sp, #0
  400e2e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400e30:	bf00      	nop
  400e32:	6878      	ldr	r0, [r7, #4]
  400e34:	4b04      	ldr	r3, [pc, #16]	; (400e48 <pll_wait_for_lock+0x20>)
  400e36:	4798      	blx	r3
  400e38:	4603      	mov	r3, r0
  400e3a:	2b00      	cmp	r3, #0
  400e3c:	d0f9      	beq.n	400e32 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400e3e:	2300      	movs	r3, #0
}
  400e40:	4618      	mov	r0, r3
  400e42:	3708      	adds	r7, #8
  400e44:	46bd      	mov	sp, r7
  400e46:	bd80      	pop	{r7, pc}
  400e48:	00400dc5 	.word	0x00400dc5

00400e4c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400e50:	2006      	movs	r0, #6
  400e52:	4b04      	ldr	r3, [pc, #16]	; (400e64 <sysclk_get_main_hz+0x18>)
  400e54:	4798      	blx	r3
  400e56:	4602      	mov	r2, r0
  400e58:	4613      	mov	r3, r2
  400e5a:	009b      	lsls	r3, r3, #2
  400e5c:	4413      	add	r3, r2
  400e5e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400e60:	4618      	mov	r0, r3
  400e62:	bd80      	pop	{r7, pc}
  400e64:	00400c8d 	.word	0x00400c8d

00400e68 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400e68:	b580      	push	{r7, lr}
  400e6a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400e6c:	4b02      	ldr	r3, [pc, #8]	; (400e78 <sysclk_get_cpu_hz+0x10>)
  400e6e:	4798      	blx	r3
  400e70:	4603      	mov	r3, r0
  400e72:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400e74:	4618      	mov	r0, r3
  400e76:	bd80      	pop	{r7, pc}
  400e78:	00400e4d 	.word	0x00400e4d

00400e7c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400e7c:	b590      	push	{r4, r7, lr}
  400e7e:	b083      	sub	sp, #12
  400e80:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400e82:	4811      	ldr	r0, [pc, #68]	; (400ec8 <sysclk_init+0x4c>)
  400e84:	4b11      	ldr	r3, [pc, #68]	; (400ecc <sysclk_init+0x50>)
  400e86:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400e88:	2006      	movs	r0, #6
  400e8a:	4b11      	ldr	r3, [pc, #68]	; (400ed0 <sysclk_init+0x54>)
  400e8c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400e8e:	1d38      	adds	r0, r7, #4
  400e90:	2314      	movs	r3, #20
  400e92:	2201      	movs	r2, #1
  400e94:	2106      	movs	r1, #6
  400e96:	4c0f      	ldr	r4, [pc, #60]	; (400ed4 <sysclk_init+0x58>)
  400e98:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400e9a:	1d3b      	adds	r3, r7, #4
  400e9c:	2100      	movs	r1, #0
  400e9e:	4618      	mov	r0, r3
  400ea0:	4b0d      	ldr	r3, [pc, #52]	; (400ed8 <sysclk_init+0x5c>)
  400ea2:	4798      	blx	r3
		pll_wait_for_lock(0);
  400ea4:	2000      	movs	r0, #0
  400ea6:	4b0d      	ldr	r3, [pc, #52]	; (400edc <sysclk_init+0x60>)
  400ea8:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400eaa:	2010      	movs	r0, #16
  400eac:	4b0c      	ldr	r3, [pc, #48]	; (400ee0 <sysclk_init+0x64>)
  400eae:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400eb0:	4b0c      	ldr	r3, [pc, #48]	; (400ee4 <sysclk_init+0x68>)
  400eb2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400eb4:	4b0c      	ldr	r3, [pc, #48]	; (400ee8 <sysclk_init+0x6c>)
  400eb6:	4798      	blx	r3
  400eb8:	4603      	mov	r3, r0
  400eba:	4618      	mov	r0, r3
  400ebc:	4b03      	ldr	r3, [pc, #12]	; (400ecc <sysclk_init+0x50>)
  400ebe:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400ec0:	bf00      	nop
  400ec2:	370c      	adds	r7, #12
  400ec4:	46bd      	mov	sp, r7
  400ec6:	bd90      	pop	{r4, r7, pc}
  400ec8:	07270e00 	.word	0x07270e00
  400ecc:	00402ea9 	.word	0x00402ea9
  400ed0:	00400df1 	.word	0x00400df1
  400ed4:	00400d2d 	.word	0x00400d2d
  400ed8:	00400d81 	.word	0x00400d81
  400edc:	00400e29 	.word	0x00400e29
  400ee0:	00401439 	.word	0x00401439
  400ee4:	00402d11 	.word	0x00402d11
  400ee8:	00400e69 	.word	0x00400e69

00400eec <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400eec:	b480      	push	{r7}
  400eee:	b085      	sub	sp, #20
  400ef0:	af00      	add	r7, sp, #0
  400ef2:	60f8      	str	r0, [r7, #12]
  400ef4:	60b9      	str	r1, [r7, #8]
  400ef6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	2b00      	cmp	r3, #0
  400efc:	d003      	beq.n	400f06 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400efe:	68fb      	ldr	r3, [r7, #12]
  400f00:	68ba      	ldr	r2, [r7, #8]
  400f02:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400f04:	e002      	b.n	400f0c <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400f06:	68fb      	ldr	r3, [r7, #12]
  400f08:	68ba      	ldr	r2, [r7, #8]
  400f0a:	661a      	str	r2, [r3, #96]	; 0x60
}
  400f0c:	bf00      	nop
  400f0e:	3714      	adds	r7, #20
  400f10:	46bd      	mov	sp, r7
  400f12:	bc80      	pop	{r7}
  400f14:	4770      	bx	lr

00400f16 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  400f16:	b480      	push	{r7}
  400f18:	b085      	sub	sp, #20
  400f1a:	af00      	add	r7, sp, #0
  400f1c:	60f8      	str	r0, [r7, #12]
  400f1e:	60b9      	str	r1, [r7, #8]
  400f20:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  400f22:	68fb      	ldr	r3, [r7, #12]
  400f24:	68ba      	ldr	r2, [r7, #8]
  400f26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  400f2a:	687b      	ldr	r3, [r7, #4]
  400f2c:	005b      	lsls	r3, r3, #1
  400f2e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400f32:	fbb2 f3f3 	udiv	r3, r2, r3
  400f36:	3b01      	subs	r3, #1
  400f38:	f3c3 020d 	ubfx	r2, r3, #0, #14
  400f3c:	68fb      	ldr	r3, [r7, #12]
  400f3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  400f42:	bf00      	nop
  400f44:	3714      	adds	r7, #20
  400f46:	46bd      	mov	sp, r7
  400f48:	bc80      	pop	{r7}
  400f4a:	4770      	bx	lr

00400f4c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  400f4c:	b480      	push	{r7}
  400f4e:	b087      	sub	sp, #28
  400f50:	af00      	add	r7, sp, #0
  400f52:	60f8      	str	r0, [r7, #12]
  400f54:	60b9      	str	r1, [r7, #8]
  400f56:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400f58:	68fb      	ldr	r3, [r7, #12]
  400f5a:	687a      	ldr	r2, [r7, #4]
  400f5c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400f5e:	68bb      	ldr	r3, [r7, #8]
  400f60:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f64:	d04a      	beq.n	400ffc <pio_set_peripheral+0xb0>
  400f66:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f6a:	d808      	bhi.n	400f7e <pio_set_peripheral+0x32>
  400f6c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f70:	d016      	beq.n	400fa0 <pio_set_peripheral+0x54>
  400f72:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f76:	d02c      	beq.n	400fd2 <pio_set_peripheral+0x86>
  400f78:	2b00      	cmp	r3, #0
  400f7a:	d069      	beq.n	401050 <pio_set_peripheral+0x104>
  400f7c:	e064      	b.n	401048 <pio_set_peripheral+0xfc>
  400f7e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f82:	d065      	beq.n	401050 <pio_set_peripheral+0x104>
  400f84:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f88:	d803      	bhi.n	400f92 <pio_set_peripheral+0x46>
  400f8a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f8e:	d04a      	beq.n	401026 <pio_set_peripheral+0xda>
  400f90:	e05a      	b.n	401048 <pio_set_peripheral+0xfc>
  400f92:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f96:	d05b      	beq.n	401050 <pio_set_peripheral+0x104>
  400f98:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f9c:	d058      	beq.n	401050 <pio_set_peripheral+0x104>
  400f9e:	e053      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fa0:	68fb      	ldr	r3, [r7, #12]
  400fa2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400fa4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400fa6:	68fb      	ldr	r3, [r7, #12]
  400fa8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400faa:	687b      	ldr	r3, [r7, #4]
  400fac:	43d9      	mvns	r1, r3
  400fae:	697b      	ldr	r3, [r7, #20]
  400fb0:	400b      	ands	r3, r1
  400fb2:	401a      	ands	r2, r3
  400fb4:	68fb      	ldr	r3, [r7, #12]
  400fb6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fb8:	68fb      	ldr	r3, [r7, #12]
  400fba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400fbc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400fc2:	687b      	ldr	r3, [r7, #4]
  400fc4:	43d9      	mvns	r1, r3
  400fc6:	697b      	ldr	r3, [r7, #20]
  400fc8:	400b      	ands	r3, r1
  400fca:	401a      	ands	r2, r3
  400fcc:	68fb      	ldr	r3, [r7, #12]
  400fce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400fd0:	e03a      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400fd6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400fd8:	687a      	ldr	r2, [r7, #4]
  400fda:	697b      	ldr	r3, [r7, #20]
  400fdc:	431a      	orrs	r2, r3
  400fde:	68fb      	ldr	r3, [r7, #12]
  400fe0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400fe2:	68fb      	ldr	r3, [r7, #12]
  400fe4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400fe6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400fe8:	68fb      	ldr	r3, [r7, #12]
  400fea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400fec:	687b      	ldr	r3, [r7, #4]
  400fee:	43d9      	mvns	r1, r3
  400ff0:	697b      	ldr	r3, [r7, #20]
  400ff2:	400b      	ands	r3, r1
  400ff4:	401a      	ands	r2, r3
  400ff6:	68fb      	ldr	r3, [r7, #12]
  400ff8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400ffa:	e025      	b.n	401048 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400ffc:	68fb      	ldr	r3, [r7, #12]
  400ffe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401000:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401002:	68fb      	ldr	r3, [r7, #12]
  401004:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401006:	687b      	ldr	r3, [r7, #4]
  401008:	43d9      	mvns	r1, r3
  40100a:	697b      	ldr	r3, [r7, #20]
  40100c:	400b      	ands	r3, r1
  40100e:	401a      	ands	r2, r3
  401010:	68fb      	ldr	r3, [r7, #12]
  401012:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401014:	68fb      	ldr	r3, [r7, #12]
  401016:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401018:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40101a:	687a      	ldr	r2, [r7, #4]
  40101c:	697b      	ldr	r3, [r7, #20]
  40101e:	431a      	orrs	r2, r3
  401020:	68fb      	ldr	r3, [r7, #12]
  401022:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401024:	e010      	b.n	401048 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401026:	68fb      	ldr	r3, [r7, #12]
  401028:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40102a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40102c:	687a      	ldr	r2, [r7, #4]
  40102e:	697b      	ldr	r3, [r7, #20]
  401030:	431a      	orrs	r2, r3
  401032:	68fb      	ldr	r3, [r7, #12]
  401034:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401036:	68fb      	ldr	r3, [r7, #12]
  401038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40103a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40103c:	687a      	ldr	r2, [r7, #4]
  40103e:	697b      	ldr	r3, [r7, #20]
  401040:	431a      	orrs	r2, r3
  401042:	68fb      	ldr	r3, [r7, #12]
  401044:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401046:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401048:	68fb      	ldr	r3, [r7, #12]
  40104a:	687a      	ldr	r2, [r7, #4]
  40104c:	605a      	str	r2, [r3, #4]
  40104e:	e000      	b.n	401052 <pio_set_peripheral+0x106>
		return;
  401050:	bf00      	nop
}
  401052:	371c      	adds	r7, #28
  401054:	46bd      	mov	sp, r7
  401056:	bc80      	pop	{r7}
  401058:	4770      	bx	lr
	...

0040105c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40105c:	b580      	push	{r7, lr}
  40105e:	b084      	sub	sp, #16
  401060:	af00      	add	r7, sp, #0
  401062:	60f8      	str	r0, [r7, #12]
  401064:	60b9      	str	r1, [r7, #8]
  401066:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401068:	68b9      	ldr	r1, [r7, #8]
  40106a:	68f8      	ldr	r0, [r7, #12]
  40106c:	4b19      	ldr	r3, [pc, #100]	; (4010d4 <pio_set_input+0x78>)
  40106e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	f003 0301 	and.w	r3, r3, #1
  401076:	461a      	mov	r2, r3
  401078:	68b9      	ldr	r1, [r7, #8]
  40107a:	68f8      	ldr	r0, [r7, #12]
  40107c:	4b16      	ldr	r3, [pc, #88]	; (4010d8 <pio_set_input+0x7c>)
  40107e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401080:	687b      	ldr	r3, [r7, #4]
  401082:	f003 030a 	and.w	r3, r3, #10
  401086:	2b00      	cmp	r3, #0
  401088:	d003      	beq.n	401092 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40108a:	68fb      	ldr	r3, [r7, #12]
  40108c:	68ba      	ldr	r2, [r7, #8]
  40108e:	621a      	str	r2, [r3, #32]
  401090:	e002      	b.n	401098 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	68ba      	ldr	r2, [r7, #8]
  401096:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401098:	687b      	ldr	r3, [r7, #4]
  40109a:	f003 0302 	and.w	r3, r3, #2
  40109e:	2b00      	cmp	r3, #0
  4010a0:	d004      	beq.n	4010ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4010a2:	68fb      	ldr	r3, [r7, #12]
  4010a4:	68ba      	ldr	r2, [r7, #8]
  4010a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4010aa:	e008      	b.n	4010be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	f003 0308 	and.w	r3, r3, #8
  4010b2:	2b00      	cmp	r3, #0
  4010b4:	d003      	beq.n	4010be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4010b6:	68fb      	ldr	r3, [r7, #12]
  4010b8:	68ba      	ldr	r2, [r7, #8]
  4010ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4010be:	68fb      	ldr	r3, [r7, #12]
  4010c0:	68ba      	ldr	r2, [r7, #8]
  4010c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4010c4:	68fb      	ldr	r3, [r7, #12]
  4010c6:	68ba      	ldr	r2, [r7, #8]
  4010c8:	601a      	str	r2, [r3, #0]
}
  4010ca:	bf00      	nop
  4010cc:	3710      	adds	r7, #16
  4010ce:	46bd      	mov	sp, r7
  4010d0:	bd80      	pop	{r7, pc}
  4010d2:	bf00      	nop
  4010d4:	004011c5 	.word	0x004011c5
  4010d8:	00400eed 	.word	0x00400eed

004010dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4010dc:	b580      	push	{r7, lr}
  4010de:	b084      	sub	sp, #16
  4010e0:	af00      	add	r7, sp, #0
  4010e2:	60f8      	str	r0, [r7, #12]
  4010e4:	60b9      	str	r1, [r7, #8]
  4010e6:	607a      	str	r2, [r7, #4]
  4010e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4010ea:	68b9      	ldr	r1, [r7, #8]
  4010ec:	68f8      	ldr	r0, [r7, #12]
  4010ee:	4b12      	ldr	r3, [pc, #72]	; (401138 <pio_set_output+0x5c>)
  4010f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4010f2:	69ba      	ldr	r2, [r7, #24]
  4010f4:	68b9      	ldr	r1, [r7, #8]
  4010f6:	68f8      	ldr	r0, [r7, #12]
  4010f8:	4b10      	ldr	r3, [pc, #64]	; (40113c <pio_set_output+0x60>)
  4010fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4010fc:	683b      	ldr	r3, [r7, #0]
  4010fe:	2b00      	cmp	r3, #0
  401100:	d003      	beq.n	40110a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  401102:	68fb      	ldr	r3, [r7, #12]
  401104:	68ba      	ldr	r2, [r7, #8]
  401106:	651a      	str	r2, [r3, #80]	; 0x50
  401108:	e002      	b.n	401110 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40110a:	68fb      	ldr	r3, [r7, #12]
  40110c:	68ba      	ldr	r2, [r7, #8]
  40110e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	2b00      	cmp	r3, #0
  401114:	d003      	beq.n	40111e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	68ba      	ldr	r2, [r7, #8]
  40111a:	631a      	str	r2, [r3, #48]	; 0x30
  40111c:	e002      	b.n	401124 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	68ba      	ldr	r2, [r7, #8]
  401122:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401124:	68fb      	ldr	r3, [r7, #12]
  401126:	68ba      	ldr	r2, [r7, #8]
  401128:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40112a:	68fb      	ldr	r3, [r7, #12]
  40112c:	68ba      	ldr	r2, [r7, #8]
  40112e:	601a      	str	r2, [r3, #0]
}
  401130:	bf00      	nop
  401132:	3710      	adds	r7, #16
  401134:	46bd      	mov	sp, r7
  401136:	bd80      	pop	{r7, pc}
  401138:	004011c5 	.word	0x004011c5
  40113c:	00400eed 	.word	0x00400eed

00401140 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401140:	b480      	push	{r7}
  401142:	b085      	sub	sp, #20
  401144:	af00      	add	r7, sp, #0
  401146:	60f8      	str	r0, [r7, #12]
  401148:	60b9      	str	r1, [r7, #8]
  40114a:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  40114c:	687b      	ldr	r3, [r7, #4]
  40114e:	f003 0310 	and.w	r3, r3, #16
  401152:	2b00      	cmp	r3, #0
  401154:	d020      	beq.n	401198 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  401156:	68fb      	ldr	r3, [r7, #12]
  401158:	68ba      	ldr	r2, [r7, #8]
  40115a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  40115e:	687b      	ldr	r3, [r7, #4]
  401160:	f003 0320 	and.w	r3, r3, #32
  401164:	2b00      	cmp	r3, #0
  401166:	d004      	beq.n	401172 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401168:	68fb      	ldr	r3, [r7, #12]
  40116a:	68ba      	ldr	r2, [r7, #8]
  40116c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  401170:	e003      	b.n	40117a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401172:	68fb      	ldr	r3, [r7, #12]
  401174:	68ba      	ldr	r2, [r7, #8]
  401176:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40117a:	687b      	ldr	r3, [r7, #4]
  40117c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  401180:	2b00      	cmp	r3, #0
  401182:	d004      	beq.n	40118e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401184:	68fb      	ldr	r3, [r7, #12]
  401186:	68ba      	ldr	r2, [r7, #8]
  401188:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  40118c:	e008      	b.n	4011a0 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  40118e:	68fb      	ldr	r3, [r7, #12]
  401190:	68ba      	ldr	r2, [r7, #8]
  401192:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  401196:	e003      	b.n	4011a0 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  401198:	68fb      	ldr	r3, [r7, #12]
  40119a:	68ba      	ldr	r2, [r7, #8]
  40119c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4011a0:	bf00      	nop
  4011a2:	3714      	adds	r7, #20
  4011a4:	46bd      	mov	sp, r7
  4011a6:	bc80      	pop	{r7}
  4011a8:	4770      	bx	lr

004011aa <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4011aa:	b480      	push	{r7}
  4011ac:	b083      	sub	sp, #12
  4011ae:	af00      	add	r7, sp, #0
  4011b0:	6078      	str	r0, [r7, #4]
  4011b2:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4011b4:	687b      	ldr	r3, [r7, #4]
  4011b6:	683a      	ldr	r2, [r7, #0]
  4011b8:	641a      	str	r2, [r3, #64]	; 0x40
}
  4011ba:	bf00      	nop
  4011bc:	370c      	adds	r7, #12
  4011be:	46bd      	mov	sp, r7
  4011c0:	bc80      	pop	{r7}
  4011c2:	4770      	bx	lr

004011c4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4011c4:	b480      	push	{r7}
  4011c6:	b083      	sub	sp, #12
  4011c8:	af00      	add	r7, sp, #0
  4011ca:	6078      	str	r0, [r7, #4]
  4011cc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4011ce:	687b      	ldr	r3, [r7, #4]
  4011d0:	683a      	ldr	r2, [r7, #0]
  4011d2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4011d4:	bf00      	nop
  4011d6:	370c      	adds	r7, #12
  4011d8:	46bd      	mov	sp, r7
  4011da:	bc80      	pop	{r7}
  4011dc:	4770      	bx	lr

004011de <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4011de:	b480      	push	{r7}
  4011e0:	b083      	sub	sp, #12
  4011e2:	af00      	add	r7, sp, #0
  4011e4:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4011e6:	687b      	ldr	r3, [r7, #4]
  4011e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4011ea:	4618      	mov	r0, r3
  4011ec:	370c      	adds	r7, #12
  4011ee:	46bd      	mov	sp, r7
  4011f0:	bc80      	pop	{r7}
  4011f2:	4770      	bx	lr

004011f4 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4011f4:	b480      	push	{r7}
  4011f6:	b083      	sub	sp, #12
  4011f8:	af00      	add	r7, sp, #0
  4011fa:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  401200:	4618      	mov	r0, r3
  401202:	370c      	adds	r7, #12
  401204:	46bd      	mov	sp, r7
  401206:	bc80      	pop	{r7}
  401208:	4770      	bx	lr
	...

0040120c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  40120c:	b590      	push	{r4, r7, lr}
  40120e:	b087      	sub	sp, #28
  401210:	af02      	add	r7, sp, #8
  401212:	6078      	str	r0, [r7, #4]
  401214:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  401216:	6878      	ldr	r0, [r7, #4]
  401218:	4b63      	ldr	r3, [pc, #396]	; (4013a8 <pio_configure_pin+0x19c>)
  40121a:	4798      	blx	r3
  40121c:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  40121e:	683b      	ldr	r3, [r7, #0]
  401220:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  401224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401228:	d067      	beq.n	4012fa <pio_configure_pin+0xee>
  40122a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40122e:	d809      	bhi.n	401244 <pio_configure_pin+0x38>
  401230:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401234:	d02b      	beq.n	40128e <pio_configure_pin+0x82>
  401236:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40123a:	d043      	beq.n	4012c4 <pio_configure_pin+0xb8>
  40123c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401240:	d00a      	beq.n	401258 <pio_configure_pin+0x4c>
  401242:	e0a9      	b.n	401398 <pio_configure_pin+0x18c>
  401244:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401248:	d07e      	beq.n	401348 <pio_configure_pin+0x13c>
  40124a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40124e:	d07b      	beq.n	401348 <pio_configure_pin+0x13c>
  401250:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401254:	d06c      	beq.n	401330 <pio_configure_pin+0x124>
  401256:	e09f      	b.n	401398 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401258:	687b      	ldr	r3, [r7, #4]
  40125a:	f003 031f 	and.w	r3, r3, #31
  40125e:	2201      	movs	r2, #1
  401260:	fa02 f303 	lsl.w	r3, r2, r3
  401264:	461a      	mov	r2, r3
  401266:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40126a:	68f8      	ldr	r0, [r7, #12]
  40126c:	4b4f      	ldr	r3, [pc, #316]	; (4013ac <pio_configure_pin+0x1a0>)
  40126e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401270:	687b      	ldr	r3, [r7, #4]
  401272:	f003 031f 	and.w	r3, r3, #31
  401276:	2201      	movs	r2, #1
  401278:	fa02 f303 	lsl.w	r3, r2, r3
  40127c:	4619      	mov	r1, r3
  40127e:	683b      	ldr	r3, [r7, #0]
  401280:	f003 0301 	and.w	r3, r3, #1
  401284:	461a      	mov	r2, r3
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b49      	ldr	r3, [pc, #292]	; (4013b0 <pio_configure_pin+0x1a4>)
  40128a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40128c:	e086      	b.n	40139c <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40128e:	687b      	ldr	r3, [r7, #4]
  401290:	f003 031f 	and.w	r3, r3, #31
  401294:	2201      	movs	r2, #1
  401296:	fa02 f303 	lsl.w	r3, r2, r3
  40129a:	461a      	mov	r2, r3
  40129c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012a0:	68f8      	ldr	r0, [r7, #12]
  4012a2:	4b42      	ldr	r3, [pc, #264]	; (4013ac <pio_configure_pin+0x1a0>)
  4012a4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4012a6:	687b      	ldr	r3, [r7, #4]
  4012a8:	f003 031f 	and.w	r3, r3, #31
  4012ac:	2201      	movs	r2, #1
  4012ae:	fa02 f303 	lsl.w	r3, r2, r3
  4012b2:	4619      	mov	r1, r3
  4012b4:	683b      	ldr	r3, [r7, #0]
  4012b6:	f003 0301 	and.w	r3, r3, #1
  4012ba:	461a      	mov	r2, r3
  4012bc:	68f8      	ldr	r0, [r7, #12]
  4012be:	4b3c      	ldr	r3, [pc, #240]	; (4013b0 <pio_configure_pin+0x1a4>)
  4012c0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4012c2:	e06b      	b.n	40139c <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4012c4:	687b      	ldr	r3, [r7, #4]
  4012c6:	f003 031f 	and.w	r3, r3, #31
  4012ca:	2201      	movs	r2, #1
  4012cc:	fa02 f303 	lsl.w	r3, r2, r3
  4012d0:	461a      	mov	r2, r3
  4012d2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012d6:	68f8      	ldr	r0, [r7, #12]
  4012d8:	4b34      	ldr	r3, [pc, #208]	; (4013ac <pio_configure_pin+0x1a0>)
  4012da:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4012dc:	687b      	ldr	r3, [r7, #4]
  4012de:	f003 031f 	and.w	r3, r3, #31
  4012e2:	2201      	movs	r2, #1
  4012e4:	fa02 f303 	lsl.w	r3, r2, r3
  4012e8:	4619      	mov	r1, r3
  4012ea:	683b      	ldr	r3, [r7, #0]
  4012ec:	f003 0301 	and.w	r3, r3, #1
  4012f0:	461a      	mov	r2, r3
  4012f2:	68f8      	ldr	r0, [r7, #12]
  4012f4:	4b2e      	ldr	r3, [pc, #184]	; (4013b0 <pio_configure_pin+0x1a4>)
  4012f6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4012f8:	e050      	b.n	40139c <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4012fa:	687b      	ldr	r3, [r7, #4]
  4012fc:	f003 031f 	and.w	r3, r3, #31
  401300:	2201      	movs	r2, #1
  401302:	fa02 f303 	lsl.w	r3, r2, r3
  401306:	461a      	mov	r2, r3
  401308:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40130c:	68f8      	ldr	r0, [r7, #12]
  40130e:	4b27      	ldr	r3, [pc, #156]	; (4013ac <pio_configure_pin+0x1a0>)
  401310:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401312:	687b      	ldr	r3, [r7, #4]
  401314:	f003 031f 	and.w	r3, r3, #31
  401318:	2201      	movs	r2, #1
  40131a:	fa02 f303 	lsl.w	r3, r2, r3
  40131e:	4619      	mov	r1, r3
  401320:	683b      	ldr	r3, [r7, #0]
  401322:	f003 0301 	and.w	r3, r3, #1
  401326:	461a      	mov	r2, r3
  401328:	68f8      	ldr	r0, [r7, #12]
  40132a:	4b21      	ldr	r3, [pc, #132]	; (4013b0 <pio_configure_pin+0x1a4>)
  40132c:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40132e:	e035      	b.n	40139c <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401330:	687b      	ldr	r3, [r7, #4]
  401332:	f003 031f 	and.w	r3, r3, #31
  401336:	2201      	movs	r2, #1
  401338:	fa02 f303 	lsl.w	r3, r2, r3
  40133c:	683a      	ldr	r2, [r7, #0]
  40133e:	4619      	mov	r1, r3
  401340:	68f8      	ldr	r0, [r7, #12]
  401342:	4b1c      	ldr	r3, [pc, #112]	; (4013b4 <pio_configure_pin+0x1a8>)
  401344:	4798      	blx	r3
		break;
  401346:	e029      	b.n	40139c <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401348:	687b      	ldr	r3, [r7, #4]
  40134a:	f003 031f 	and.w	r3, r3, #31
  40134e:	2201      	movs	r2, #1
  401350:	fa02 f303 	lsl.w	r3, r2, r3
  401354:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401356:	683b      	ldr	r3, [r7, #0]
  401358:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40135c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401360:	bf0c      	ite	eq
  401362:	2301      	moveq	r3, #1
  401364:	2300      	movne	r3, #0
  401366:	b2db      	uxtb	r3, r3
  401368:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40136a:	683b      	ldr	r3, [r7, #0]
  40136c:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401370:	2b00      	cmp	r3, #0
  401372:	bf14      	ite	ne
  401374:	2301      	movne	r3, #1
  401376:	2300      	moveq	r3, #0
  401378:	b2db      	uxtb	r3, r3
  40137a:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40137c:	683b      	ldr	r3, [r7, #0]
  40137e:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401382:	2b00      	cmp	r3, #0
  401384:	bf14      	ite	ne
  401386:	2301      	movne	r3, #1
  401388:	2300      	moveq	r3, #0
  40138a:	b2db      	uxtb	r3, r3
  40138c:	9300      	str	r3, [sp, #0]
  40138e:	4603      	mov	r3, r0
  401390:	68f8      	ldr	r0, [r7, #12]
  401392:	4c09      	ldr	r4, [pc, #36]	; (4013b8 <pio_configure_pin+0x1ac>)
  401394:	47a0      	blx	r4
		break;
  401396:	e001      	b.n	40139c <pio_configure_pin+0x190>

	default:
		return 0;
  401398:	2300      	movs	r3, #0
  40139a:	e000      	b.n	40139e <pio_configure_pin+0x192>
	}

	return 1;
  40139c:	2301      	movs	r3, #1
}
  40139e:	4618      	mov	r0, r3
  4013a0:	3714      	adds	r7, #20
  4013a2:	46bd      	mov	sp, r7
  4013a4:	bd90      	pop	{r4, r7, pc}
  4013a6:	bf00      	nop
  4013a8:	004013bd 	.word	0x004013bd
  4013ac:	00400f4d 	.word	0x00400f4d
  4013b0:	00400eed 	.word	0x00400eed
  4013b4:	0040105d 	.word	0x0040105d
  4013b8:	004010dd 	.word	0x004010dd

004013bc <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  4013bc:	b480      	push	{r7}
  4013be:	b085      	sub	sp, #20
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	095b      	lsrs	r3, r3, #5
  4013c8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4013cc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4013d0:	025b      	lsls	r3, r3, #9
  4013d2:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  4013d4:	68fb      	ldr	r3, [r7, #12]
}
  4013d6:	4618      	mov	r0, r3
  4013d8:	3714      	adds	r7, #20
  4013da:	46bd      	mov	sp, r7
  4013dc:	bc80      	pop	{r7}
  4013de:	4770      	bx	lr

004013e0 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b083      	sub	sp, #12
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  4013e8:	687b      	ldr	r3, [r7, #4]
  4013ea:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4013ee:	f043 0201 	orr.w	r2, r3, #1
  4013f2:	687b      	ldr	r3, [r7, #4]
  4013f4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  4013f8:	4b03      	ldr	r3, [pc, #12]	; (401408 <pio_capture_enable+0x28>)
  4013fa:	2201      	movs	r2, #1
  4013fc:	601a      	str	r2, [r3, #0]
}
  4013fe:	bf00      	nop
  401400:	370c      	adds	r7, #12
  401402:	46bd      	mov	sp, r7
  401404:	bc80      	pop	{r7}
  401406:	4770      	bx	lr
  401408:	20000ab4 	.word	0x20000ab4

0040140c <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  40140c:	b480      	push	{r7}
  40140e:	b083      	sub	sp, #12
  401410:	af00      	add	r7, sp, #0
  401412:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  401414:	687b      	ldr	r3, [r7, #4]
  401416:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  40141a:	f023 0201 	bic.w	r2, r3, #1
  40141e:	687b      	ldr	r3, [r7, #4]
  401420:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  401424:	4b03      	ldr	r3, [pc, #12]	; (401434 <pio_capture_disable+0x28>)
  401426:	2200      	movs	r2, #0
  401428:	601a      	str	r2, [r3, #0]
}
  40142a:	bf00      	nop
  40142c:	370c      	adds	r7, #12
  40142e:	46bd      	mov	sp, r7
  401430:	bc80      	pop	{r7}
  401432:	4770      	bx	lr
  401434:	20000ab4 	.word	0x20000ab4

00401438 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401438:	b480      	push	{r7}
  40143a:	b085      	sub	sp, #20
  40143c:	af00      	add	r7, sp, #0
  40143e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401440:	491c      	ldr	r1, [pc, #112]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401442:	4b1c      	ldr	r3, [pc, #112]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401446:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40144a:	687b      	ldr	r3, [r7, #4]
  40144c:	4313      	orrs	r3, r2
  40144e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401450:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401454:	60fb      	str	r3, [r7, #12]
  401456:	e007      	b.n	401468 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401458:	68fb      	ldr	r3, [r7, #12]
  40145a:	2b00      	cmp	r3, #0
  40145c:	d101      	bne.n	401462 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40145e:	2301      	movs	r3, #1
  401460:	e023      	b.n	4014aa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401462:	68fb      	ldr	r3, [r7, #12]
  401464:	3b01      	subs	r3, #1
  401466:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401468:	4b12      	ldr	r3, [pc, #72]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  40146a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40146c:	f003 0308 	and.w	r3, r3, #8
  401470:	2b00      	cmp	r3, #0
  401472:	d0f1      	beq.n	401458 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401474:	4a0f      	ldr	r2, [pc, #60]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401476:	4b0f      	ldr	r3, [pc, #60]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  401478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40147a:	f023 0303 	bic.w	r3, r3, #3
  40147e:	f043 0302 	orr.w	r3, r3, #2
  401482:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401484:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401488:	60fb      	str	r3, [r7, #12]
  40148a:	e007      	b.n	40149c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40148c:	68fb      	ldr	r3, [r7, #12]
  40148e:	2b00      	cmp	r3, #0
  401490:	d101      	bne.n	401496 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401492:	2301      	movs	r3, #1
  401494:	e009      	b.n	4014aa <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  401496:	68fb      	ldr	r3, [r7, #12]
  401498:	3b01      	subs	r3, #1
  40149a:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40149c:	4b05      	ldr	r3, [pc, #20]	; (4014b4 <pmc_switch_mck_to_pllack+0x7c>)
  40149e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4014a0:	f003 0308 	and.w	r3, r3, #8
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d0f1      	beq.n	40148c <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4014a8:	2300      	movs	r3, #0
}
  4014aa:	4618      	mov	r0, r3
  4014ac:	3714      	adds	r7, #20
  4014ae:	46bd      	mov	sp, r7
  4014b0:	bc80      	pop	{r7}
  4014b2:	4770      	bx	lr
  4014b4:	400e0400 	.word	0x400e0400

004014b8 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4014b8:	b480      	push	{r7}
  4014ba:	b083      	sub	sp, #12
  4014bc:	af00      	add	r7, sp, #0
  4014be:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4014c0:	687b      	ldr	r3, [r7, #4]
  4014c2:	2b01      	cmp	r3, #1
  4014c4:	d107      	bne.n	4014d6 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4014c6:	4a08      	ldr	r2, [pc, #32]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014c8:	4b07      	ldr	r3, [pc, #28]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014ca:	689b      	ldr	r3, [r3, #8]
  4014cc:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  4014d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4014d4:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  4014d6:	4b04      	ldr	r3, [pc, #16]	; (4014e8 <pmc_switch_sclk_to_32kxtal+0x30>)
  4014d8:	4a04      	ldr	r2, [pc, #16]	; (4014ec <pmc_switch_sclk_to_32kxtal+0x34>)
  4014da:	601a      	str	r2, [r3, #0]
}
  4014dc:	bf00      	nop
  4014de:	370c      	adds	r7, #12
  4014e0:	46bd      	mov	sp, r7
  4014e2:	bc80      	pop	{r7}
  4014e4:	4770      	bx	lr
  4014e6:	bf00      	nop
  4014e8:	400e1410 	.word	0x400e1410
  4014ec:	a5000008 	.word	0xa5000008

004014f0 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  4014f0:	b480      	push	{r7}
  4014f2:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  4014f4:	4b09      	ldr	r3, [pc, #36]	; (40151c <pmc_osc_is_ready_32kxtal+0x2c>)
  4014f6:	695b      	ldr	r3, [r3, #20]
  4014f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4014fc:	2b00      	cmp	r3, #0
  4014fe:	d007      	beq.n	401510 <pmc_osc_is_ready_32kxtal+0x20>
  401500:	4b07      	ldr	r3, [pc, #28]	; (401520 <pmc_osc_is_ready_32kxtal+0x30>)
  401502:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401504:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401508:	2b00      	cmp	r3, #0
  40150a:	d001      	beq.n	401510 <pmc_osc_is_ready_32kxtal+0x20>
  40150c:	2301      	movs	r3, #1
  40150e:	e000      	b.n	401512 <pmc_osc_is_ready_32kxtal+0x22>
  401510:	2300      	movs	r3, #0
}
  401512:	4618      	mov	r0, r3
  401514:	46bd      	mov	sp, r7
  401516:	bc80      	pop	{r7}
  401518:	4770      	bx	lr
  40151a:	bf00      	nop
  40151c:	400e1410 	.word	0x400e1410
  401520:	400e0400 	.word	0x400e0400

00401524 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401524:	b480      	push	{r7}
  401526:	b083      	sub	sp, #12
  401528:	af00      	add	r7, sp, #0
  40152a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  40152c:	4a18      	ldr	r2, [pc, #96]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40152e:	4b18      	ldr	r3, [pc, #96]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401530:	6a1b      	ldr	r3, [r3, #32]
  401532:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401536:	f043 0308 	orr.w	r3, r3, #8
  40153a:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40153c:	bf00      	nop
  40153e:	4b14      	ldr	r3, [pc, #80]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401540:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401546:	2b00      	cmp	r3, #0
  401548:	d0f9      	beq.n	40153e <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40154a:	4911      	ldr	r1, [pc, #68]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40154c:	4b10      	ldr	r3, [pc, #64]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  40154e:	6a1b      	ldr	r3, [r3, #32]
  401550:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401554:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401558:	687a      	ldr	r2, [r7, #4]
  40155a:	4313      	orrs	r3, r2
  40155c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401560:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401562:	bf00      	nop
  401564:	4b0a      	ldr	r3, [pc, #40]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401566:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401568:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40156c:	2b00      	cmp	r3, #0
  40156e:	d0f9      	beq.n	401564 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401570:	4a07      	ldr	r2, [pc, #28]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401572:	4b07      	ldr	r3, [pc, #28]	; (401590 <pmc_switch_mainck_to_fastrc+0x6c>)
  401574:	6a1b      	ldr	r3, [r3, #32]
  401576:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40157a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40157e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401582:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401584:	bf00      	nop
  401586:	370c      	adds	r7, #12
  401588:	46bd      	mov	sp, r7
  40158a:	bc80      	pop	{r7}
  40158c:	4770      	bx	lr
  40158e:	bf00      	nop
  401590:	400e0400 	.word	0x400e0400

00401594 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401594:	b480      	push	{r7}
  401596:	b083      	sub	sp, #12
  401598:	af00      	add	r7, sp, #0
  40159a:	6078      	str	r0, [r7, #4]
  40159c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40159e:	687b      	ldr	r3, [r7, #4]
  4015a0:	2b00      	cmp	r3, #0
  4015a2:	d008      	beq.n	4015b6 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015a4:	4916      	ldr	r1, [pc, #88]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015a6:	4b16      	ldr	r3, [pc, #88]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015a8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4015aa:	4a16      	ldr	r2, [pc, #88]	; (401604 <pmc_switch_mainck_to_xtal+0x70>)
  4015ac:	401a      	ands	r2, r3
  4015ae:	4b16      	ldr	r3, [pc, #88]	; (401608 <pmc_switch_mainck_to_xtal+0x74>)
  4015b0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015b2:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4015b4:	e01e      	b.n	4015f4 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015b6:	4912      	ldr	r1, [pc, #72]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015b8:	4b11      	ldr	r3, [pc, #68]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015ba:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015bc:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4015c0:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4015c4:	683a      	ldr	r2, [r7, #0]
  4015c6:	0212      	lsls	r2, r2, #8
  4015c8:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015ca:	4313      	orrs	r3, r2
  4015cc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015d0:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015d4:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4015d6:	bf00      	nop
  4015d8:	4b09      	ldr	r3, [pc, #36]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4015dc:	f003 0301 	and.w	r3, r3, #1
  4015e0:	2b00      	cmp	r3, #0
  4015e2:	d0f9      	beq.n	4015d8 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4015e4:	4a06      	ldr	r2, [pc, #24]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015e6:	4b06      	ldr	r3, [pc, #24]	; (401600 <pmc_switch_mainck_to_xtal+0x6c>)
  4015e8:	6a1b      	ldr	r3, [r3, #32]
  4015ea:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4015ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4015f2:	6213      	str	r3, [r2, #32]
}
  4015f4:	bf00      	nop
  4015f6:	370c      	adds	r7, #12
  4015f8:	46bd      	mov	sp, r7
  4015fa:	bc80      	pop	{r7}
  4015fc:	4770      	bx	lr
  4015fe:	bf00      	nop
  401600:	400e0400 	.word	0x400e0400
  401604:	fec8fffc 	.word	0xfec8fffc
  401608:	01370002 	.word	0x01370002

0040160c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  40160c:	b480      	push	{r7}
  40160e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401610:	4b03      	ldr	r3, [pc, #12]	; (401620 <pmc_osc_is_ready_mainck+0x14>)
  401612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401614:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401618:	4618      	mov	r0, r3
  40161a:	46bd      	mov	sp, r7
  40161c:	bc80      	pop	{r7}
  40161e:	4770      	bx	lr
  401620:	400e0400 	.word	0x400e0400

00401624 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401624:	b480      	push	{r7}
  401626:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401628:	4b03      	ldr	r3, [pc, #12]	; (401638 <pmc_disable_pllack+0x14>)
  40162a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40162e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401630:	bf00      	nop
  401632:	46bd      	mov	sp, r7
  401634:	bc80      	pop	{r7}
  401636:	4770      	bx	lr
  401638:	400e0400 	.word	0x400e0400

0040163c <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  40163c:	b480      	push	{r7}
  40163e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401640:	4b03      	ldr	r3, [pc, #12]	; (401650 <pmc_is_locked_pllack+0x14>)
  401642:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401644:	f003 0302 	and.w	r3, r3, #2
}
  401648:	4618      	mov	r0, r3
  40164a:	46bd      	mov	sp, r7
  40164c:	bc80      	pop	{r7}
  40164e:	4770      	bx	lr
  401650:	400e0400 	.word	0x400e0400

00401654 <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  401654:	b580      	push	{r7, lr}
  401656:	b084      	sub	sp, #16
  401658:	af00      	add	r7, sp, #0
  40165a:	60f8      	str	r0, [r7, #12]
  40165c:	60b9      	str	r1, [r7, #8]
  40165e:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  401660:	4b0d      	ldr	r3, [pc, #52]	; (401698 <pmc_enable_pllbck+0x44>)
  401662:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  401664:	480d      	ldr	r0, [pc, #52]	; (40169c <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  401666:	687b      	ldr	r3, [r7, #4]
  401668:	b2da      	uxtb	r2, r3
  40166a:	68bb      	ldr	r3, [r7, #8]
  40166c:	021b      	lsls	r3, r3, #8
  40166e:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  401672:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  401674:	68fb      	ldr	r3, [r7, #12]
  401676:	0419      	lsls	r1, r3, #16
  401678:	4b09      	ldr	r3, [pc, #36]	; (4016a0 <pmc_enable_pllbck+0x4c>)
  40167a:	400b      	ands	r3, r1
  40167c:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  40167e:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  401680:	bf00      	nop
  401682:	4b06      	ldr	r3, [pc, #24]	; (40169c <pmc_enable_pllbck+0x48>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401686:	f003 0304 	and.w	r3, r3, #4
  40168a:	2b00      	cmp	r3, #0
  40168c:	d0f9      	beq.n	401682 <pmc_enable_pllbck+0x2e>
}
  40168e:	bf00      	nop
  401690:	3710      	adds	r7, #16
  401692:	46bd      	mov	sp, r7
  401694:	bd80      	pop	{r7, pc}
  401696:	bf00      	nop
  401698:	004016a5 	.word	0x004016a5
  40169c:	400e0400 	.word	0x400e0400
  4016a0:	07ff0000 	.word	0x07ff0000

004016a4 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4016a4:	b480      	push	{r7}
  4016a6:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4016a8:	4b03      	ldr	r3, [pc, #12]	; (4016b8 <pmc_disable_pllbck+0x14>)
  4016aa:	2200      	movs	r2, #0
  4016ac:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4016ae:	bf00      	nop
  4016b0:	46bd      	mov	sp, r7
  4016b2:	bc80      	pop	{r7}
  4016b4:	4770      	bx	lr
  4016b6:	bf00      	nop
  4016b8:	400e0400 	.word	0x400e0400

004016bc <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4016bc:	b480      	push	{r7}
  4016be:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4016c0:	4b03      	ldr	r3, [pc, #12]	; (4016d0 <pmc_is_locked_pllbck+0x14>)
  4016c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016c4:	f003 0304 	and.w	r3, r3, #4
}
  4016c8:	4618      	mov	r0, r3
  4016ca:	46bd      	mov	sp, r7
  4016cc:	bc80      	pop	{r7}
  4016ce:	4770      	bx	lr
  4016d0:	400e0400 	.word	0x400e0400

004016d4 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4016d4:	b480      	push	{r7}
  4016d6:	b083      	sub	sp, #12
  4016d8:	af00      	add	r7, sp, #0
  4016da:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  4016dc:	687b      	ldr	r3, [r7, #4]
  4016de:	2b22      	cmp	r3, #34	; 0x22
  4016e0:	d901      	bls.n	4016e6 <pmc_enable_periph_clk+0x12>
		return 1;
  4016e2:	2301      	movs	r3, #1
  4016e4:	e02f      	b.n	401746 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4016e6:	687b      	ldr	r3, [r7, #4]
  4016e8:	2b1f      	cmp	r3, #31
  4016ea:	d813      	bhi.n	401714 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4016ec:	4b18      	ldr	r3, [pc, #96]	; (401750 <pmc_enable_periph_clk+0x7c>)
  4016ee:	699a      	ldr	r2, [r3, #24]
  4016f0:	2101      	movs	r1, #1
  4016f2:	687b      	ldr	r3, [r7, #4]
  4016f4:	fa01 f303 	lsl.w	r3, r1, r3
  4016f8:	401a      	ands	r2, r3
  4016fa:	2101      	movs	r1, #1
  4016fc:	687b      	ldr	r3, [r7, #4]
  4016fe:	fa01 f303 	lsl.w	r3, r1, r3
  401702:	429a      	cmp	r2, r3
  401704:	d01e      	beq.n	401744 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401706:	4a12      	ldr	r2, [pc, #72]	; (401750 <pmc_enable_periph_clk+0x7c>)
  401708:	2101      	movs	r1, #1
  40170a:	687b      	ldr	r3, [r7, #4]
  40170c:	fa01 f303 	lsl.w	r3, r1, r3
  401710:	6113      	str	r3, [r2, #16]
  401712:	e017      	b.n	401744 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401714:	687b      	ldr	r3, [r7, #4]
  401716:	3b20      	subs	r3, #32
  401718:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40171a:	4b0d      	ldr	r3, [pc, #52]	; (401750 <pmc_enable_periph_clk+0x7c>)
  40171c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401720:	2101      	movs	r1, #1
  401722:	687b      	ldr	r3, [r7, #4]
  401724:	fa01 f303 	lsl.w	r3, r1, r3
  401728:	401a      	ands	r2, r3
  40172a:	2101      	movs	r1, #1
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	fa01 f303 	lsl.w	r3, r1, r3
  401732:	429a      	cmp	r2, r3
  401734:	d006      	beq.n	401744 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401736:	4a06      	ldr	r2, [pc, #24]	; (401750 <pmc_enable_periph_clk+0x7c>)
  401738:	2101      	movs	r1, #1
  40173a:	687b      	ldr	r3, [r7, #4]
  40173c:	fa01 f303 	lsl.w	r3, r1, r3
  401740:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401744:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401746:	4618      	mov	r0, r3
  401748:	370c      	adds	r7, #12
  40174a:	46bd      	mov	sp, r7
  40174c:	bc80      	pop	{r7}
  40174e:	4770      	bx	lr
  401750:	400e0400 	.word	0x400e0400

00401754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401754:	b480      	push	{r7}
  401756:	b083      	sub	sp, #12
  401758:	af00      	add	r7, sp, #0
  40175a:	4603      	mov	r3, r0
  40175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401762:	2b00      	cmp	r3, #0
  401764:	db0b      	blt.n	40177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401766:	4908      	ldr	r1, [pc, #32]	; (401788 <__NVIC_EnableIRQ+0x34>)
  401768:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40176c:	095b      	lsrs	r3, r3, #5
  40176e:	79fa      	ldrb	r2, [r7, #7]
  401770:	f002 021f 	and.w	r2, r2, #31
  401774:	2001      	movs	r0, #1
  401776:	fa00 f202 	lsl.w	r2, r0, r2
  40177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  40177e:	bf00      	nop
  401780:	370c      	adds	r7, #12
  401782:	46bd      	mov	sp, r7
  401784:	bc80      	pop	{r7}
  401786:	4770      	bx	lr
  401788:	e000e100 	.word	0xe000e100

0040178c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	4603      	mov	r3, r0
  401794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401796:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40179a:	2b00      	cmp	r3, #0
  40179c:	db10      	blt.n	4017c0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40179e:	490b      	ldr	r1, [pc, #44]	; (4017cc <__NVIC_DisableIRQ+0x40>)
  4017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017a4:	095b      	lsrs	r3, r3, #5
  4017a6:	79fa      	ldrb	r2, [r7, #7]
  4017a8:	f002 021f 	and.w	r2, r2, #31
  4017ac:	2001      	movs	r0, #1
  4017ae:	fa00 f202 	lsl.w	r2, r0, r2
  4017b2:	3320      	adds	r3, #32
  4017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4017b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  4017c0:	bf00      	nop
  4017c2:	370c      	adds	r7, #12
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bc80      	pop	{r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	e000e100 	.word	0xe000e100

004017d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b083      	sub	sp, #12
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	4603      	mov	r3, r0
  4017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	db0c      	blt.n	4017fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017e2:	4909      	ldr	r1, [pc, #36]	; (401808 <__NVIC_ClearPendingIRQ+0x38>)
  4017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017e8:	095b      	lsrs	r3, r3, #5
  4017ea:	79fa      	ldrb	r2, [r7, #7]
  4017ec:	f002 021f 	and.w	r2, r2, #31
  4017f0:	2001      	movs	r0, #1
  4017f2:	fa00 f202 	lsl.w	r2, r0, r2
  4017f6:	3360      	adds	r3, #96	; 0x60
  4017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4017fc:	bf00      	nop
  4017fe:	370c      	adds	r7, #12
  401800:	46bd      	mov	sp, r7
  401802:	bc80      	pop	{r7}
  401804:	4770      	bx	lr
  401806:	bf00      	nop
  401808:	e000e100 	.word	0xe000e100

0040180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	4603      	mov	r3, r0
  401814:	6039      	str	r1, [r7, #0]
  401816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401818:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40181c:	2b00      	cmp	r3, #0
  40181e:	db0a      	blt.n	401836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401820:	490d      	ldr	r1, [pc, #52]	; (401858 <__NVIC_SetPriority+0x4c>)
  401822:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401826:	683a      	ldr	r2, [r7, #0]
  401828:	b2d2      	uxtb	r2, r2
  40182a:	0112      	lsls	r2, r2, #4
  40182c:	b2d2      	uxtb	r2, r2
  40182e:	440b      	add	r3, r1
  401830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  401834:	e00a      	b.n	40184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <__NVIC_SetPriority+0x50>)
  401838:	79fb      	ldrb	r3, [r7, #7]
  40183a:	f003 030f 	and.w	r3, r3, #15
  40183e:	3b04      	subs	r3, #4
  401840:	683a      	ldr	r2, [r7, #0]
  401842:	b2d2      	uxtb	r2, r2
  401844:	0112      	lsls	r2, r2, #4
  401846:	b2d2      	uxtb	r2, r2
  401848:	440b      	add	r3, r1
  40184a:	761a      	strb	r2, [r3, #24]
}
  40184c:	bf00      	nop
  40184e:	370c      	adds	r7, #12
  401850:	46bd      	mov	sp, r7
  401852:	bc80      	pop	{r7}
  401854:	4770      	bx	lr
  401856:	bf00      	nop
  401858:	e000e100 	.word	0xe000e100
  40185c:	e000ed00 	.word	0xe000ed00

00401860 <osc_get_rate>:
{
  401860:	b480      	push	{r7}
  401862:	b083      	sub	sp, #12
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401868:	687b      	ldr	r3, [r7, #4]
  40186a:	2b07      	cmp	r3, #7
  40186c:	d825      	bhi.n	4018ba <osc_get_rate+0x5a>
  40186e:	a201      	add	r2, pc, #4	; (adr r2, 401874 <osc_get_rate+0x14>)
  401870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401874:	00401895 	.word	0x00401895
  401878:	0040189b 	.word	0x0040189b
  40187c:	004018a1 	.word	0x004018a1
  401880:	004018a7 	.word	0x004018a7
  401884:	004018ab 	.word	0x004018ab
  401888:	004018af 	.word	0x004018af
  40188c:	004018b3 	.word	0x004018b3
  401890:	004018b7 	.word	0x004018b7
		return OSC_SLCK_32K_RC_HZ;
  401894:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401898:	e010      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40189a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40189e:	e00d      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4018a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018a4:	e00a      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4018a6:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <osc_get_rate+0x68>)
  4018a8:	e008      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4018aa:	4b08      	ldr	r3, [pc, #32]	; (4018cc <osc_get_rate+0x6c>)
  4018ac:	e006      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4018ae:	4b08      	ldr	r3, [pc, #32]	; (4018d0 <osc_get_rate+0x70>)
  4018b0:	e004      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4018b2:	4b07      	ldr	r3, [pc, #28]	; (4018d0 <osc_get_rate+0x70>)
  4018b4:	e002      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4018b6:	4b06      	ldr	r3, [pc, #24]	; (4018d0 <osc_get_rate+0x70>)
  4018b8:	e000      	b.n	4018bc <osc_get_rate+0x5c>
	return 0;
  4018ba:	2300      	movs	r3, #0
}
  4018bc:	4618      	mov	r0, r3
  4018be:	370c      	adds	r7, #12
  4018c0:	46bd      	mov	sp, r7
  4018c2:	bc80      	pop	{r7}
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	007a1200 	.word	0x007a1200
  4018d0:	00b71b00 	.word	0x00b71b00

004018d4 <sysclk_get_main_hz>:
{
  4018d4:	b580      	push	{r7, lr}
  4018d6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4018d8:	2006      	movs	r0, #6
  4018da:	4b04      	ldr	r3, [pc, #16]	; (4018ec <sysclk_get_main_hz+0x18>)
  4018dc:	4798      	blx	r3
  4018de:	4602      	mov	r2, r0
  4018e0:	4613      	mov	r3, r2
  4018e2:	009b      	lsls	r3, r3, #2
  4018e4:	4413      	add	r3, r2
  4018e6:	009b      	lsls	r3, r3, #2
}
  4018e8:	4618      	mov	r0, r3
  4018ea:	bd80      	pop	{r7, pc}
  4018ec:	00401861 	.word	0x00401861

004018f0 <sysclk_get_cpu_hz>:
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4018f4:	4b02      	ldr	r3, [pc, #8]	; (401900 <sysclk_get_cpu_hz+0x10>)
  4018f6:	4798      	blx	r3
  4018f8:	4603      	mov	r3, r0
  4018fa:	085b      	lsrs	r3, r3, #1
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	bd80      	pop	{r7, pc}
  401900:	004018d5 	.word	0x004018d5

00401904 <vsync_handler>:

volatile uint32_t vsync_flag = false;
int IMG_LENGTH = 0 ;

void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  401904:	b480      	push	{r7}
  401906:	b083      	sub	sp, #12
  401908:	af00      	add	r7, sp, #0
  40190a:	6078      	str	r0, [r7, #4]
  40190c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	vsync_flag = true;
  40190e:	4b04      	ldr	r3, [pc, #16]	; (401920 <vsync_handler+0x1c>)
  401910:	2201      	movs	r2, #1
  401912:	601a      	str	r2, [r3, #0]
}
  401914:	bf00      	nop
  401916:	370c      	adds	r7, #12
  401918:	46bd      	mov	sp, r7
  40191a:	bc80      	pop	{r7}
  40191c:	4770      	bx	lr
  40191e:	bf00      	nop
  401920:	20000a5c 	.word	0x20000a5c

00401924 <init_vsync_interrupts>:

void init_vsync_interrupts(void)
{
  401924:	b590      	push	{r4, r7, lr}
  401926:	b083      	sub	sp, #12
  401928:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(CAM_VSYNC_ID);
  40192a:	200b      	movs	r0, #11
  40192c:	4b0b      	ldr	r3, [pc, #44]	; (40195c <init_vsync_interrupts+0x38>)
  40192e:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(CAM_VSYNC_PIO, CAM_VSYNC_ID, CAM_VSYNC_MASK,
  401930:	4b0b      	ldr	r3, [pc, #44]	; (401960 <init_vsync_interrupts+0x3c>)
  401932:	9300      	str	r3, [sp, #0]
  401934:	2301      	movs	r3, #1
  401936:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40193a:	210b      	movs	r1, #11
  40193c:	4809      	ldr	r0, [pc, #36]	; (401964 <init_vsync_interrupts+0x40>)
  40193e:	4c0a      	ldr	r4, [pc, #40]	; (401968 <init_vsync_interrupts+0x44>)
  401940:	47a0      	blx	r4
			CAM_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)CAM_VSYNC_ID);
  401942:	200b      	movs	r0, #11
  401944:	4b09      	ldr	r3, [pc, #36]	; (40196c <init_vsync_interrupts+0x48>)
  401946:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401948:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  40194c:	4805      	ldr	r0, [pc, #20]	; (401964 <init_vsync_interrupts+0x40>)
  40194e:	4b08      	ldr	r3, [pc, #32]	; (401970 <init_vsync_interrupts+0x4c>)
  401950:	4798      	blx	r3
}
  401952:	bf00      	nop
  401954:	3704      	adds	r7, #4
  401956:	46bd      	mov	sp, r7
  401958:	bd90      	pop	{r4, r7, pc}
  40195a:	bf00      	nop
  40195c:	004016d5 	.word	0x004016d5
  401960:	00401905 	.word	0x00401905
  401964:	400e0e00 	.word	0x400e0e00
  401968:	00400aa9 	.word	0x00400aa9
  40196c:	00401755 	.word	0x00401755
  401970:	004011ab 	.word	0x004011ab

00401974 <pio_capture_init>:



void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
  401974:	b580      	push	{r7, lr}
  401976:	b082      	sub	sp, #8
  401978:	af00      	add	r7, sp, #0
  40197a:	6078      	str	r0, [r7, #4]
  40197c:	6039      	str	r1, [r7, #0]
	/* Enable periphral clock */
	pmc_enable_periph_clk(ul_id);
  40197e:	6838      	ldr	r0, [r7, #0]
  401980:	4b1a      	ldr	r3, [pc, #104]	; (4019ec <pio_capture_init+0x78>)
  401982:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  401984:	687b      	ldr	r3, [r7, #4]
  401986:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  40198a:	f023 0201 	bic.w	r2, r3, #1
  40198e:	687b      	ldr	r3, [r7, #4]
  401990:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401994:	687b      	ldr	r3, [r7, #4]
  401996:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  40199a:	f043 0208 	orr.w	r2, r3, #8
  40199e:	687b      	ldr	r3, [r7, #4]
  4019a0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  4019a4:	687b      	ldr	r3, [r7, #4]
  4019a6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  4019ae:	687b      	ldr	r3, [r7, #4]
  4019b0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  4019b4:	687b      	ldr	r3, [r7, #4]
  4019b6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019ba:	f043 0220 	orr.w	r2, r3, #32
  4019be:	687b      	ldr	r3, [r7, #4]
  4019c0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019ca:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  4019ce:	687b      	ldr	r3, [r7, #4]
  4019d0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  4019d4:	687b      	ldr	r3, [r7, #4]
  4019d6:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019da:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  4019de:	687b      	ldr	r3, [r7, #4]
  4019e0:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	//#if !defined(DEFAULT_MODE_COLORED)
	///* Samples only data with even index */
	//p_pio->PIO_PCMR |= PIO_PCMR_HALFS;
	//p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_FRSTS);
	//#endif
}
  4019e4:	bf00      	nop
  4019e6:	3708      	adds	r7, #8
  4019e8:	46bd      	mov	sp, r7
  4019ea:	bd80      	pop	{r7, pc}
  4019ec:	004016d5 	.word	0x004016d5

004019f0 <pio_capture_to_buffer>:

uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf,
uint32_t ul_size)
{
  4019f0:	b480      	push	{r7}
  4019f2:	b085      	sub	sp, #20
  4019f4:	af00      	add	r7, sp, #0
  4019f6:	60f8      	str	r0, [r7, #12]
  4019f8:	60b9      	str	r1, [r7, #8]
  4019fa:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4019fc:	68fb      	ldr	r3, [r7, #12]
  4019fe:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  401a02:	2b00      	cmp	r3, #0
  401a04:	d112      	bne.n	401a2c <pio_capture_to_buffer+0x3c>
  401a06:	68fb      	ldr	r3, [r7, #12]
  401a08:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a0c:	2b00      	cmp	r3, #0
  401a0e:	d10d      	bne.n	401a2c <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  401a10:	68ba      	ldr	r2, [r7, #8]
  401a12:	68fb      	ldr	r3, [r7, #12]
  401a14:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  401a18:	68fb      	ldr	r3, [r7, #12]
  401a1a:	687a      	ldr	r2, [r7, #4]
  401a1c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  401a20:	68fb      	ldr	r3, [r7, #12]
  401a22:	2201      	movs	r2, #1
  401a24:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  401a28:	2301      	movs	r3, #1
  401a2a:	e00f      	b.n	401a4c <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  401a2c:	68fb      	ldr	r3, [r7, #12]
  401a2e:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a32:	2b00      	cmp	r3, #0
  401a34:	d109      	bne.n	401a4a <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401a36:	68ba      	ldr	r2, [r7, #8]
  401a38:	68fb      	ldr	r3, [r7, #12]
  401a3a:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401a3e:	68fb      	ldr	r3, [r7, #12]
  401a40:	687a      	ldr	r2, [r7, #4]
  401a42:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  401a46:	2301      	movs	r3, #1
  401a48:	e000      	b.n	401a4c <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  401a4a:	2300      	movs	r3, #0
	}
}
  401a4c:	4618      	mov	r0, r3
  401a4e:	3714      	adds	r7, #20
  401a50:	46bd      	mov	sp, r7
  401a52:	bc80      	pop	{r7}
  401a54:	4770      	bx	lr
	...

00401a58 <init_camera>:

void init_camera(void)
{
  401a58:	b580      	push	{r7, lr}
  401a5a:	af00      	add	r7, sp, #0

	/* Init Vsync handler*/
	init_vsync_interrupts();
  401a5c:	4b24      	ldr	r3, [pc, #144]	; (401af0 <init_camera+0x98>)
  401a5e:	4798      	blx	r3

	/* Init PIO capture*/
	pio_capture_init(CAM_DATA_BUS_PIO, CAM_DATA_BUS_ID);
  401a60:	210b      	movs	r1, #11
  401a62:	4824      	ldr	r0, [pc, #144]	; (401af4 <init_camera+0x9c>)
  401a64:	4b24      	ldr	r3, [pc, #144]	; (401af8 <init_camera+0xa0>)
  401a66:	4798      	blx	r3

	/* Init PCK1 to work at 24 Mhz */
	/* 96/4= 24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  401a68:	4b24      	ldr	r3, [pc, #144]	; (401afc <init_camera+0xa4>)
  401a6a:	2223      	movs	r2, #35	; 0x23
  401a6c:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  401a6e:	4b23      	ldr	r3, [pc, #140]	; (401afc <init_camera+0xa4>)
  401a70:	f44f 7200 	mov.w	r2, #512	; 0x200
  401a74:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  401a76:	bf00      	nop
  401a78:	4b20      	ldr	r3, [pc, #128]	; (401afc <init_camera+0xa4>)
  401a7a:	689b      	ldr	r3, [r3, #8]
  401a7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401a80:	2b00      	cmp	r3, #0
  401a82:	d0f9      	beq.n	401a78 <init_camera+0x20>
	}
	
	// Enable & Configure PClock
	pmc_enable_pllbck(7,0x1,1); /* PLLA work at 96 Mhz */
  401a84:	2201      	movs	r2, #1
  401a86:	2101      	movs	r1, #1
  401a88:	2007      	movs	r0, #7
  401a8a:	4b1d      	ldr	r3, [pc, #116]	; (401b00 <init_camera+0xa8>)
  401a8c:	4798      	blx	r3
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  401a8e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401a92:	2011      	movs	r0, #17
  401a94:	4b1b      	ldr	r3, [pc, #108]	; (401b04 <init_camera+0xac>)
  401a96:	4798      	blx	r3
	
	/* Configure Image sensor pins */
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  401a98:	2171      	movs	r1, #113	; 0x71
  401a9a:	2010      	movs	r0, #16
  401a9c:	4b19      	ldr	r3, [pc, #100]	; (401b04 <init_camera+0xac>)
  401a9e:	4798      	blx	r3
	gpio_configure_pin(CAM_VSYNC_GPIO, CAM_VSYNC_FLAGS);
  401aa0:	2171      	movs	r1, #113	; 0x71
  401aa2:	200f      	movs	r0, #15
  401aa4:	4b17      	ldr	r3, [pc, #92]	; (401b04 <init_camera+0xac>)
  401aa6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D0, CAM_DATA_BUS_FLAGS);
  401aa8:	4917      	ldr	r1, [pc, #92]	; (401b08 <init_camera+0xb0>)
  401aaa:	2018      	movs	r0, #24
  401aac:	4b15      	ldr	r3, [pc, #84]	; (401b04 <init_camera+0xac>)
  401aae:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D1, CAM_DATA_BUS_FLAGS);
  401ab0:	4915      	ldr	r1, [pc, #84]	; (401b08 <init_camera+0xb0>)
  401ab2:	2019      	movs	r0, #25
  401ab4:	4b13      	ldr	r3, [pc, #76]	; (401b04 <init_camera+0xac>)
  401ab6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D2, CAM_DATA_BUS_FLAGS);
  401ab8:	4913      	ldr	r1, [pc, #76]	; (401b08 <init_camera+0xb0>)
  401aba:	201a      	movs	r0, #26
  401abc:	4b11      	ldr	r3, [pc, #68]	; (401b04 <init_camera+0xac>)
  401abe:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D3, CAM_DATA_BUS_FLAGS);
  401ac0:	4911      	ldr	r1, [pc, #68]	; (401b08 <init_camera+0xb0>)
  401ac2:	201b      	movs	r0, #27
  401ac4:	4b0f      	ldr	r3, [pc, #60]	; (401b04 <init_camera+0xac>)
  401ac6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D4, CAM_DATA_BUS_FLAGS);
  401ac8:	490f      	ldr	r1, [pc, #60]	; (401b08 <init_camera+0xb0>)
  401aca:	201c      	movs	r0, #28
  401acc:	4b0d      	ldr	r3, [pc, #52]	; (401b04 <init_camera+0xac>)
  401ace:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D5, CAM_DATA_BUS_FLAGS);
  401ad0:	490d      	ldr	r1, [pc, #52]	; (401b08 <init_camera+0xb0>)
  401ad2:	201d      	movs	r0, #29
  401ad4:	4b0b      	ldr	r3, [pc, #44]	; (401b04 <init_camera+0xac>)
  401ad6:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D6, CAM_DATA_BUS_FLAGS);
  401ad8:	490b      	ldr	r1, [pc, #44]	; (401b08 <init_camera+0xb0>)
  401ada:	201e      	movs	r0, #30
  401adc:	4b09      	ldr	r3, [pc, #36]	; (401b04 <init_camera+0xac>)
  401ade:	4798      	blx	r3
	gpio_configure_pin(CAM_DATA_BUS_D7, CAM_DATA_BUS_FLAGS);
  401ae0:	4909      	ldr	r1, [pc, #36]	; (401b08 <init_camera+0xb0>)
  401ae2:	201f      	movs	r0, #31
  401ae4:	4b07      	ldr	r3, [pc, #28]	; (401b04 <init_camera+0xac>)
  401ae6:	4798      	blx	r3

	configure_twi();
  401ae8:	4b08      	ldr	r3, [pc, #32]	; (401b0c <init_camera+0xb4>)
  401aea:	4798      	blx	r3

}
  401aec:	bf00      	nop
  401aee:	bd80      	pop	{r7, pc}
  401af0:	00401925 	.word	0x00401925
  401af4:	400e0e00 	.word	0x400e0e00
  401af8:	00401975 	.word	0x00401975
  401afc:	400e0400 	.word	0x400e0400
  401b00:	00401655 	.word	0x00401655
  401b04:	0040120d 	.word	0x0040120d
  401b08:	28000001 	.word	0x28000001
  401b0c:	00401b11 	.word	0x00401b11

00401b10 <configure_twi>:

void configure_twi(void){
  401b10:	b580      	push	{r7, lr}
  401b12:	b084      	sub	sp, #16
  401b14:	af00      	add	r7, sp, #0
	twi_options_t opt;
	
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  401b16:	2013      	movs	r0, #19
  401b18:	4b13      	ldr	r3, [pc, #76]	; (401b68 <configure_twi+0x58>)
  401b1a:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401b1c:	4b13      	ldr	r3, [pc, #76]	; (401b6c <configure_twi+0x5c>)
  401b1e:	4798      	blx	r3
  401b20:	4603      	mov	r3, r0
  401b22:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  401b24:	4b12      	ldr	r3, [pc, #72]	; (401b70 <configure_twi+0x60>)
  401b26:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  401b28:	1d3b      	adds	r3, r7, #4
  401b2a:	4619      	mov	r1, r3
  401b2c:	4811      	ldr	r0, [pc, #68]	; (401b74 <configure_twi+0x64>)
  401b2e:	4b12      	ldr	r3, [pc, #72]	; (401b78 <configure_twi+0x68>)
  401b30:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  401b32:	2013      	movs	r0, #19
  401b34:	4b11      	ldr	r3, [pc, #68]	; (401b7c <configure_twi+0x6c>)
  401b36:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  401b38:	2013      	movs	r0, #19
  401b3a:	4b11      	ldr	r3, [pc, #68]	; (401b80 <configure_twi+0x70>)
  401b3c:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  401b3e:	2100      	movs	r1, #0
  401b40:	2013      	movs	r0, #19
  401b42:	4b10      	ldr	r3, [pc, #64]	; (401b84 <configure_twi+0x74>)
  401b44:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  401b46:	2013      	movs	r0, #19
  401b48:	4b0f      	ldr	r3, [pc, #60]	; (401b88 <configure_twi+0x78>)
  401b4a:	4798      	blx	r3
		
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  401b4c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b50:	2003      	movs	r0, #3
  401b52:	4b0e      	ldr	r3, [pc, #56]	; (401b8c <configure_twi+0x7c>)
  401b54:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401b56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401b5a:	2004      	movs	r0, #4
  401b5c:	4b0b      	ldr	r3, [pc, #44]	; (401b8c <configure_twi+0x7c>)
  401b5e:	4798      	blx	r3
}
  401b60:	bf00      	nop
  401b62:	3710      	adds	r7, #16
  401b64:	46bd      	mov	sp, r7
  401b66:	bd80      	pop	{r7, pc}
  401b68:	004016d5 	.word	0x004016d5
  401b6c:	004018f1 	.word	0x004018f1
  401b70:	00061a80 	.word	0x00061a80
  401b74:	40018000 	.word	0x40018000
  401b78:	004002c5 	.word	0x004002c5
  401b7c:	0040178d 	.word	0x0040178d
  401b80:	004017d1 	.word	0x004017d1
  401b84:	0040180d 	.word	0x0040180d
  401b88:	00401755 	.word	0x00401755
  401b8c:	0040120d 	.word	0x0040120d

00401b90 <configure_camera>:

void configure_camera(void){
  401b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	af00      	add	r7, sp, #0
	/* ov2640 Initialization */
	while (ov_init(BOARD_TWI) == 1) {
  401b96:	bf00      	nop
  401b98:	482c      	ldr	r0, [pc, #176]	; (401c4c <configure_camera+0xbc>)
  401b9a:	4b2d      	ldr	r3, [pc, #180]	; (401c50 <configure_camera+0xc0>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b01      	cmp	r3, #1
  401ba2:	d0f9      	beq.n	401b98 <configure_camera+0x8>
	}

	/* ov2640 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  401ba4:	2100      	movs	r1, #0
  401ba6:	4829      	ldr	r0, [pc, #164]	; (401c4c <configure_camera+0xbc>)
  401ba8:	4b2a      	ldr	r3, [pc, #168]	; (401c54 <configure_camera+0xc4>)
  401baa:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);//QVGA_YUV422_20FPS);
  401bac:	2101      	movs	r1, #1
  401bae:	4827      	ldr	r0, [pc, #156]	; (401c4c <configure_camera+0xbc>)
  401bb0:	4b28      	ldr	r3, [pc, #160]	; (401c54 <configure_camera+0xc4>)
  401bb2:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  401bb4:	2102      	movs	r1, #2
  401bb6:	4825      	ldr	r0, [pc, #148]	; (401c4c <configure_camera+0xbc>)
  401bb8:	4b26      	ldr	r3, [pc, #152]	; (401c54 <configure_camera+0xc4>)
  401bba:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_320x240);
  401bbc:	2103      	movs	r1, #3
  401bbe:	4823      	ldr	r0, [pc, #140]	; (401c4c <configure_camera+0xbc>)
  401bc0:	4b24      	ldr	r3, [pc, #144]	; (401c54 <configure_camera+0xc4>)
  401bc2:	4798      	blx	r3

	/* Wait 3 seconds to let the image sensor to adapt to environment */
	delay_ms(3000);
  401bc4:	4b24      	ldr	r3, [pc, #144]	; (401c58 <configure_camera+0xc8>)
  401bc6:	4798      	blx	r3
  401bc8:	4603      	mov	r3, r0
  401bca:	4619      	mov	r1, r3
  401bcc:	f04f 0200 	mov.w	r2, #0
  401bd0:	460b      	mov	r3, r1
  401bd2:	4614      	mov	r4, r2
  401bd4:	18db      	adds	r3, r3, r3
  401bd6:	eb44 0404 	adc.w	r4, r4, r4
  401bda:	185b      	adds	r3, r3, r1
  401bdc:	eb44 0402 	adc.w	r4, r4, r2
  401be0:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  401be4:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  401be8:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401bec:	4653      	mov	r3, sl
  401bee:	465c      	mov	r4, fp
  401bf0:	1a5b      	subs	r3, r3, r1
  401bf2:	eb64 0402 	sbc.w	r4, r4, r2
  401bf6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401bfa:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401bfe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401c02:	4643      	mov	r3, r8
  401c04:	464c      	mov	r4, r9
  401c06:	1a5b      	subs	r3, r3, r1
  401c08:	eb64 0402 	sbc.w	r4, r4, r2
  401c0c:	00e6      	lsls	r6, r4, #3
  401c0e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401c12:	00dd      	lsls	r5, r3, #3
  401c14:	462b      	mov	r3, r5
  401c16:	4634      	mov	r4, r6
  401c18:	4619      	mov	r1, r3
  401c1a:	4622      	mov	r2, r4
  401c1c:	f243 63af 	movw	r3, #13999	; 0x36af
  401c20:	f04f 0400 	mov.w	r4, #0
  401c24:	18cd      	adds	r5, r1, r3
  401c26:	eb42 0604 	adc.w	r6, r2, r4
  401c2a:	4628      	mov	r0, r5
  401c2c:	4631      	mov	r1, r6
  401c2e:	4c0b      	ldr	r4, [pc, #44]	; (401c5c <configure_camera+0xcc>)
  401c30:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401c34:	f04f 0300 	mov.w	r3, #0
  401c38:	47a0      	blx	r4
  401c3a:	4603      	mov	r3, r0
  401c3c:	460c      	mov	r4, r1
  401c3e:	4618      	mov	r0, r3
  401c40:	4b07      	ldr	r3, [pc, #28]	; (401c60 <configure_camera+0xd0>)
  401c42:	4798      	blx	r3
}
  401c44:	bf00      	nop
  401c46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c4a:	bf00      	nop
  401c4c:	40018000 	.word	0x40018000
  401c50:	00402111 	.word	0x00402111
  401c54:	0040219d 	.word	0x0040219d
  401c58:	004018f1 	.word	0x004018f1
  401c5c:	00403371 	.word	0x00403371
  401c60:	20000001 	.word	0x20000001

00401c64 <start_capture>:


uint8_t start_capture(void)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	af00      	add	r7, sp, #0
	/* Enable vsync interrupt*/
	pio_enable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401c68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c6c:	4816      	ldr	r0, [pc, #88]	; (401cc8 <start_capture+0x64>)
  401c6e:	4b17      	ldr	r3, [pc, #92]	; (401ccc <start_capture+0x68>)
  401c70:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!vsync_flag) {
  401c72:	bf00      	nop
  401c74:	4b16      	ldr	r3, [pc, #88]	; (401cd0 <start_capture+0x6c>)
  401c76:	681b      	ldr	r3, [r3, #0]
  401c78:	2b00      	cmp	r3, #0
  401c7a:	d0fb      	beq.n	401c74 <start_capture+0x10>
	}

	/* Disable vsync interrupt*/
	pio_disable_interrupt(CAM_VSYNC_PIO, CAM_VSYNC_MASK);
  401c7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c80:	4811      	ldr	r0, [pc, #68]	; (401cc8 <start_capture+0x64>)
  401c82:	4b14      	ldr	r3, [pc, #80]	; (401cd4 <start_capture+0x70>)
  401c84:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(CAM_DATA_BUS_PIO);
  401c86:	4810      	ldr	r0, [pc, #64]	; (401cc8 <start_capture+0x64>)
  401c88:	4b13      	ldr	r3, [pc, #76]	; (401cd8 <start_capture+0x74>)
  401c8a:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(CAM_DATA_BUS_PIO, IMG_BUFFER,
  401c8c:	f246 12a8 	movw	r2, #25000	; 0x61a8
  401c90:	4912      	ldr	r1, [pc, #72]	; (401cdc <start_capture+0x78>)
  401c92:	480d      	ldr	r0, [pc, #52]	; (401cc8 <start_capture+0x64>)
  401c94:	4b12      	ldr	r3, [pc, #72]	; (401ce0 <start_capture+0x7c>)
  401c96:	4798      	blx	r3
			(IMG_PRED_SIZE)>>2);

	/* Wait end of capture*/
	while (!((CAM_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  401c98:	bf00      	nop
  401c9a:	4b0b      	ldr	r3, [pc, #44]	; (401cc8 <start_capture+0x64>)
  401c9c:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401ca0:	f003 0308 	and.w	r3, r3, #8
  401ca4:	2b08      	cmp	r3, #8
  401ca6:	d1f8      	bne.n	401c9a <start_capture+0x36>
			PIO_PCIMR_RXBUFF)) {
	}

	/* Disable pio capture*/
	pio_capture_disable(CAM_DATA_BUS_PIO);
  401ca8:	4807      	ldr	r0, [pc, #28]	; (401cc8 <start_capture+0x64>)
  401caa:	4b0e      	ldr	r3, [pc, #56]	; (401ce4 <start_capture+0x80>)
  401cac:	4798      	blx	r3

	/* Reset vsync flag*/
	vsync_flag = false;
  401cae:	4b08      	ldr	r3, [pc, #32]	; (401cd0 <start_capture+0x6c>)
  401cb0:	2200      	movs	r2, #0
  401cb2:	601a      	str	r2, [r3, #0]
	
	if(find_image_len()){
  401cb4:	4b0c      	ldr	r3, [pc, #48]	; (401ce8 <start_capture+0x84>)
  401cb6:	4798      	blx	r3
  401cb8:	4603      	mov	r3, r0
  401cba:	2b00      	cmp	r3, #0
  401cbc:	d001      	beq.n	401cc2 <start_capture+0x5e>
		return 1;
  401cbe:	2301      	movs	r3, #1
  401cc0:	e000      	b.n	401cc4 <start_capture+0x60>
	}
	else{
		return 0;
  401cc2:	2300      	movs	r3, #0
	}
	
}
  401cc4:	4618      	mov	r0, r3
  401cc6:	bd80      	pop	{r7, pc}
  401cc8:	400e0e00 	.word	0x400e0e00
  401ccc:	004011ab 	.word	0x004011ab
  401cd0:	20000a5c 	.word	0x20000a5c
  401cd4:	004011c5 	.word	0x004011c5
  401cd8:	004013e1 	.word	0x004013e1
  401cdc:	20000ab8 	.word	0x20000ab8
  401ce0:	004019f1 	.word	0x004019f1
  401ce4:	0040140d 	.word	0x0040140d
  401ce8:	00401ced 	.word	0x00401ced

00401cec <find_image_len>:

uint8_t find_image_len(void){ 
  401cec:	b480      	push	{r7}
  401cee:	af00      	add	r7, sp, #0
	IMG_START = 0;
  401cf0:	4b2b      	ldr	r3, [pc, #172]	; (401da0 <find_image_len+0xb4>)
  401cf2:	2200      	movs	r2, #0
  401cf4:	601a      	str	r2, [r3, #0]
	while (IMG_START<IMG_PRED_SIZE){
  401cf6:	e011      	b.n	401d1c <find_image_len+0x30>
		if ((IMG_BUFFER[IMG_START] == 0xFF) && (IMG_BUFFER[IMG_START+1] == 0xD8)){
  401cf8:	4b29      	ldr	r3, [pc, #164]	; (401da0 <find_image_len+0xb4>)
  401cfa:	681b      	ldr	r3, [r3, #0]
  401cfc:	4a29      	ldr	r2, [pc, #164]	; (401da4 <find_image_len+0xb8>)
  401cfe:	5cd3      	ldrb	r3, [r2, r3]
  401d00:	2bff      	cmp	r3, #255	; 0xff
  401d02:	d106      	bne.n	401d12 <find_image_len+0x26>
  401d04:	4b26      	ldr	r3, [pc, #152]	; (401da0 <find_image_len+0xb4>)
  401d06:	681b      	ldr	r3, [r3, #0]
  401d08:	3301      	adds	r3, #1
  401d0a:	4a26      	ldr	r2, [pc, #152]	; (401da4 <find_image_len+0xb8>)
  401d0c:	5cd3      	ldrb	r3, [r2, r3]
  401d0e:	2bd8      	cmp	r3, #216	; 0xd8
  401d10:	d00a      	beq.n	401d28 <find_image_len+0x3c>
			break;
		}
		IMG_START++; //Start recording how many bytes until the end of image
  401d12:	4b23      	ldr	r3, [pc, #140]	; (401da0 <find_image_len+0xb4>)
  401d14:	681b      	ldr	r3, [r3, #0]
  401d16:	3301      	adds	r3, #1
  401d18:	4a21      	ldr	r2, [pc, #132]	; (401da0 <find_image_len+0xb4>)
  401d1a:	6013      	str	r3, [r2, #0]
	while (IMG_START<IMG_PRED_SIZE){
  401d1c:	4b20      	ldr	r3, [pc, #128]	; (401da0 <find_image_len+0xb4>)
  401d1e:	681b      	ldr	r3, [r3, #0]
  401d20:	4a21      	ldr	r2, [pc, #132]	; (401da8 <find_image_len+0xbc>)
  401d22:	4293      	cmp	r3, r2
  401d24:	dde8      	ble.n	401cf8 <find_image_len+0xc>
  401d26:	e000      	b.n	401d2a <find_image_len+0x3e>
			break;
  401d28:	bf00      	nop
	}
	if (IMG_START==IMG_PRED_SIZE){
  401d2a:	4b1d      	ldr	r3, [pc, #116]	; (401da0 <find_image_len+0xb4>)
  401d2c:	681b      	ldr	r3, [r3, #0]
  401d2e:	4a1f      	ldr	r2, [pc, #124]	; (401dac <find_image_len+0xc0>)
  401d30:	4293      	cmp	r3, r2
  401d32:	d101      	bne.n	401d38 <find_image_len+0x4c>
		return 0;
  401d34:	2300      	movs	r3, #0
  401d36:	e02e      	b.n	401d96 <find_image_len+0xaa>
	}
	IMG_END = IMG_START+2;
  401d38:	4b19      	ldr	r3, [pc, #100]	; (401da0 <find_image_len+0xb4>)
  401d3a:	681b      	ldr	r3, [r3, #0]
  401d3c:	3302      	adds	r3, #2
  401d3e:	4a1c      	ldr	r2, [pc, #112]	; (401db0 <find_image_len+0xc4>)
  401d40:	6013      	str	r3, [r2, #0]
	while (IMG_END<IMG_PRED_SIZE){
  401d42:	e011      	b.n	401d68 <find_image_len+0x7c>
		if ((IMG_BUFFER[IMG_END] == 0xFF) && (IMG_BUFFER[IMG_END+1] == 0xD9)){
  401d44:	4b1a      	ldr	r3, [pc, #104]	; (401db0 <find_image_len+0xc4>)
  401d46:	681b      	ldr	r3, [r3, #0]
  401d48:	4a16      	ldr	r2, [pc, #88]	; (401da4 <find_image_len+0xb8>)
  401d4a:	5cd3      	ldrb	r3, [r2, r3]
  401d4c:	2bff      	cmp	r3, #255	; 0xff
  401d4e:	d106      	bne.n	401d5e <find_image_len+0x72>
  401d50:	4b17      	ldr	r3, [pc, #92]	; (401db0 <find_image_len+0xc4>)
  401d52:	681b      	ldr	r3, [r3, #0]
  401d54:	3301      	adds	r3, #1
  401d56:	4a13      	ldr	r2, [pc, #76]	; (401da4 <find_image_len+0xb8>)
  401d58:	5cd3      	ldrb	r3, [r2, r3]
  401d5a:	2bd9      	cmp	r3, #217	; 0xd9
  401d5c:	d00a      	beq.n	401d74 <find_image_len+0x88>
			break;
		}
		IMG_END++;
  401d5e:	4b14      	ldr	r3, [pc, #80]	; (401db0 <find_image_len+0xc4>)
  401d60:	681b      	ldr	r3, [r3, #0]
  401d62:	3301      	adds	r3, #1
  401d64:	4a12      	ldr	r2, [pc, #72]	; (401db0 <find_image_len+0xc4>)
  401d66:	6013      	str	r3, [r2, #0]
	while (IMG_END<IMG_PRED_SIZE){
  401d68:	4b11      	ldr	r3, [pc, #68]	; (401db0 <find_image_len+0xc4>)
  401d6a:	681b      	ldr	r3, [r3, #0]
  401d6c:	4a0e      	ldr	r2, [pc, #56]	; (401da8 <find_image_len+0xbc>)
  401d6e:	4293      	cmp	r3, r2
  401d70:	dde8      	ble.n	401d44 <find_image_len+0x58>
  401d72:	e000      	b.n	401d76 <find_image_len+0x8a>
			break;
  401d74:	bf00      	nop
	}
	if (IMG_END==IMG_PRED_SIZE){
  401d76:	4b0e      	ldr	r3, [pc, #56]	; (401db0 <find_image_len+0xc4>)
  401d78:	681b      	ldr	r3, [r3, #0]
  401d7a:	4a0c      	ldr	r2, [pc, #48]	; (401dac <find_image_len+0xc0>)
  401d7c:	4293      	cmp	r3, r2
  401d7e:	d101      	bne.n	401d84 <find_image_len+0x98>
		return 0;
  401d80:	2300      	movs	r3, #0
  401d82:	e008      	b.n	401d96 <find_image_len+0xaa>
	}
	IMG_LENGTH = IMG_END - IMG_START + 1;
  401d84:	4b0a      	ldr	r3, [pc, #40]	; (401db0 <find_image_len+0xc4>)
  401d86:	681a      	ldr	r2, [r3, #0]
  401d88:	4b05      	ldr	r3, [pc, #20]	; (401da0 <find_image_len+0xb4>)
  401d8a:	681b      	ldr	r3, [r3, #0]
  401d8c:	1ad3      	subs	r3, r2, r3
  401d8e:	3301      	adds	r3, #1
  401d90:	4a08      	ldr	r2, [pc, #32]	; (401db4 <find_image_len+0xc8>)
  401d92:	6013      	str	r3, [r2, #0]
	return 1;
  401d94:	2301      	movs	r3, #1
  401d96:	4618      	mov	r0, r3
  401d98:	46bd      	mov	sp, r7
  401d9a:	bc80      	pop	{r7}
  401d9c:	4770      	bx	lr
  401d9e:	bf00      	nop
  401da0:	20019158 	.word	0x20019158
  401da4:	20000ab8 	.word	0x20000ab8
  401da8:	0001869f 	.word	0x0001869f
  401dac:	000186a0 	.word	0x000186a0
  401db0:	2001915c 	.word	0x2001915c
  401db4:	20000a58 	.word	0x20000a58

00401db8 <osc_get_rate>:
{
  401db8:	b480      	push	{r7}
  401dba:	b083      	sub	sp, #12
  401dbc:	af00      	add	r7, sp, #0
  401dbe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401dc0:	687b      	ldr	r3, [r7, #4]
  401dc2:	2b07      	cmp	r3, #7
  401dc4:	d825      	bhi.n	401e12 <osc_get_rate+0x5a>
  401dc6:	a201      	add	r2, pc, #4	; (adr r2, 401dcc <osc_get_rate+0x14>)
  401dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401dcc:	00401ded 	.word	0x00401ded
  401dd0:	00401df3 	.word	0x00401df3
  401dd4:	00401df9 	.word	0x00401df9
  401dd8:	00401dff 	.word	0x00401dff
  401ddc:	00401e03 	.word	0x00401e03
  401de0:	00401e07 	.word	0x00401e07
  401de4:	00401e0b 	.word	0x00401e0b
  401de8:	00401e0f 	.word	0x00401e0f
		return OSC_SLCK_32K_RC_HZ;
  401dec:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401df0:	e010      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401df6:	e00d      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401df8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401dfc:	e00a      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401dfe:	4b08      	ldr	r3, [pc, #32]	; (401e20 <osc_get_rate+0x68>)
  401e00:	e008      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401e02:	4b08      	ldr	r3, [pc, #32]	; (401e24 <osc_get_rate+0x6c>)
  401e04:	e006      	b.n	401e14 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401e06:	4b08      	ldr	r3, [pc, #32]	; (401e28 <osc_get_rate+0x70>)
  401e08:	e004      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401e0a:	4b07      	ldr	r3, [pc, #28]	; (401e28 <osc_get_rate+0x70>)
  401e0c:	e002      	b.n	401e14 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401e0e:	4b06      	ldr	r3, [pc, #24]	; (401e28 <osc_get_rate+0x70>)
  401e10:	e000      	b.n	401e14 <osc_get_rate+0x5c>
	return 0;
  401e12:	2300      	movs	r3, #0
}
  401e14:	4618      	mov	r0, r3
  401e16:	370c      	adds	r7, #12
  401e18:	46bd      	mov	sp, r7
  401e1a:	bc80      	pop	{r7}
  401e1c:	4770      	bx	lr
  401e1e:	bf00      	nop
  401e20:	003d0900 	.word	0x003d0900
  401e24:	007a1200 	.word	0x007a1200
  401e28:	00b71b00 	.word	0x00b71b00

00401e2c <sysclk_get_main_hz>:
{
  401e2c:	b580      	push	{r7, lr}
  401e2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401e30:	2006      	movs	r0, #6
  401e32:	4b04      	ldr	r3, [pc, #16]	; (401e44 <sysclk_get_main_hz+0x18>)
  401e34:	4798      	blx	r3
  401e36:	4602      	mov	r2, r0
  401e38:	4613      	mov	r3, r2
  401e3a:	009b      	lsls	r3, r3, #2
  401e3c:	4413      	add	r3, r2
  401e3e:	009b      	lsls	r3, r3, #2
}
  401e40:	4618      	mov	r0, r3
  401e42:	bd80      	pop	{r7, pc}
  401e44:	00401db9 	.word	0x00401db9

00401e48 <sysclk_get_cpu_hz>:
{
  401e48:	b580      	push	{r7, lr}
  401e4a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e4c:	4b02      	ldr	r3, [pc, #8]	; (401e58 <sysclk_get_cpu_hz+0x10>)
  401e4e:	4798      	blx	r3
  401e50:	4603      	mov	r3, r0
  401e52:	085b      	lsrs	r3, r3, #1
}
  401e54:	4618      	mov	r0, r3
  401e56:	bd80      	pop	{r7, pc}
  401e58:	00401e2d 	.word	0x00401e2d

00401e5c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  401e5c:	b580      	push	{r7, lr}
  401e5e:	b08e      	sub	sp, #56	; 0x38
  401e60:	af00      	add	r7, sp, #0
  401e62:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401e64:	2300      	movs	r3, #0
  401e66:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401e68:	2300      	movs	r3, #0
  401e6a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  401e6c:	2330      	movs	r3, #48	; 0x30
  401e6e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401e72:	230a      	movs	r3, #10
  401e74:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401e78:	2301      	movs	r3, #1
  401e7a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  401e7c:	f107 030c 	add.w	r3, r7, #12
  401e80:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401e82:	2301      	movs	r3, #1
  401e84:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401e86:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e8a:	4619      	mov	r1, r3
  401e8c:	6878      	ldr	r0, [r7, #4]
  401e8e:	4b0e      	ldr	r3, [pc, #56]	; (401ec8 <ov_id+0x6c>)
  401e90:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401e92:	2330      	movs	r3, #48	; 0x30
  401e94:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401e98:	230b      	movs	r3, #11
  401e9a:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  401e9c:	2301      	movs	r3, #1
  401e9e:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  401ea0:	f107 0308 	add.w	r3, r7, #8
  401ea4:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  401ea6:	2301      	movs	r3, #1
  401ea8:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  401eaa:	f107 0310 	add.w	r3, r7, #16
  401eae:	4619      	mov	r1, r3
  401eb0:	6878      	ldr	r0, [r7, #4]
  401eb2:	4b05      	ldr	r3, [pc, #20]	; (401ec8 <ov_id+0x6c>)
  401eb4:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  401eb6:	68fb      	ldr	r3, [r7, #12]
  401eb8:	021a      	lsls	r2, r3, #8
  401eba:	68bb      	ldr	r3, [r7, #8]
  401ebc:	4313      	orrs	r3, r2
}
  401ebe:	4618      	mov	r0, r3
  401ec0:	3738      	adds	r7, #56	; 0x38
  401ec2:	46bd      	mov	sp, r7
  401ec4:	bd80      	pop	{r7, pc}
  401ec6:	bf00      	nop
  401ec8:	00401ff5 	.word	0x00401ff5

00401ecc <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401ecc:	b580      	push	{r7, lr}
  401ece:	b08a      	sub	sp, #40	; 0x28
  401ed0:	af00      	add	r7, sp, #0
  401ed2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401ed4:	2300      	movs	r3, #0
  401ed6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  401ed8:	2300      	movs	r3, #0
  401eda:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401edc:	231c      	movs	r3, #28
  401ede:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ee0:	2301      	movs	r3, #1
  401ee2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ee4:	2330      	movs	r3, #48	; 0x30
  401ee6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  401eea:	f107 0310 	add.w	r3, r7, #16
  401eee:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ef0:	2301      	movs	r3, #1
  401ef2:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ef4:	f107 0314 	add.w	r3, r7, #20
  401ef8:	4619      	mov	r1, r3
  401efa:	6878      	ldr	r0, [r7, #4]
  401efc:	4b10      	ldr	r3, [pc, #64]	; (401f40 <ov_manufacturer+0x74>)
  401efe:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401f00:	231d      	movs	r3, #29
  401f02:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f04:	2301      	movs	r3, #1
  401f06:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f08:	2330      	movs	r3, #48	; 0x30
  401f0a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401f0e:	f107 030c 	add.w	r3, r7, #12
  401f12:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401f14:	2301      	movs	r3, #1
  401f16:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401f18:	f107 0314 	add.w	r3, r7, #20
  401f1c:	4619      	mov	r1, r3
  401f1e:	6878      	ldr	r0, [r7, #4]
  401f20:	4b07      	ldr	r3, [pc, #28]	; (401f40 <ov_manufacturer+0x74>)
  401f22:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401f24:	693b      	ldr	r3, [r7, #16]
  401f26:	2b7f      	cmp	r3, #127	; 0x7f
  401f28:	d104      	bne.n	401f34 <ov_manufacturer+0x68>
  401f2a:	68fb      	ldr	r3, [r7, #12]
  401f2c:	2ba2      	cmp	r3, #162	; 0xa2
  401f2e:	d101      	bne.n	401f34 <ov_manufacturer+0x68>
		return 0;
  401f30:	2300      	movs	r3, #0
  401f32:	e000      	b.n	401f36 <ov_manufacturer+0x6a>
	}

	return 1;
  401f34:	2301      	movs	r3, #1
}
  401f36:	4618      	mov	r0, r3
  401f38:	3728      	adds	r7, #40	; 0x28
  401f3a:	46bd      	mov	sp, r7
  401f3c:	bd80      	pop	{r7, pc}
  401f3e:	bf00      	nop
  401f40:	00401ff5 	.word	0x00401ff5

00401f44 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401f44:	b580      	push	{r7, lr}
  401f46:	b08a      	sub	sp, #40	; 0x28
  401f48:	af00      	add	r7, sp, #0
  401f4a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  401f4c:	2300      	movs	r3, #0
  401f4e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401f50:	2300      	movs	r3, #0
  401f52:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401f54:	2300      	movs	r3, #0
  401f56:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401f58:	2301      	movs	r3, #1
  401f5a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f5c:	2301      	movs	r3, #1
  401f5e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f60:	2330      	movs	r3, #48	; 0x30
  401f62:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401f66:	2301      	movs	r3, #1
  401f68:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  401f6a:	f107 030c 	add.w	r3, r7, #12
  401f6e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f70:	f107 0314 	add.w	r3, r7, #20
  401f74:	4619      	mov	r1, r3
  401f76:	6878      	ldr	r0, [r7, #4]
  401f78:	4b1c      	ldr	r3, [pc, #112]	; (401fec <ov_test_write+0xa8>)
  401f7a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  401f7c:	23ad      	movs	r3, #173	; 0xad
  401f7e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401f80:	f107 0308 	add.w	r3, r7, #8
  401f84:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f86:	f107 0314 	add.w	r3, r7, #20
  401f8a:	4619      	mov	r1, r3
  401f8c:	6878      	ldr	r0, [r7, #4]
  401f8e:	4b18      	ldr	r3, [pc, #96]	; (401ff0 <ov_test_write+0xac>)
  401f90:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f92:	f107 0310 	add.w	r3, r7, #16
  401f96:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f98:	f107 0314 	add.w	r3, r7, #20
  401f9c:	4619      	mov	r1, r3
  401f9e:	6878      	ldr	r0, [r7, #4]
  401fa0:	4b12      	ldr	r3, [pc, #72]	; (401fec <ov_test_write+0xa8>)
  401fa2:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  401fa4:	693a      	ldr	r2, [r7, #16]
  401fa6:	68bb      	ldr	r3, [r7, #8]
  401fa8:	429a      	cmp	r2, r3
  401faa:	d001      	beq.n	401fb0 <ov_test_write+0x6c>
		return 1;
  401fac:	2301      	movs	r3, #1
  401fae:	e018      	b.n	401fe2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401fb0:	f107 030c 	add.w	r3, r7, #12
  401fb4:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401fb6:	f107 0314 	add.w	r3, r7, #20
  401fba:	4619      	mov	r1, r3
  401fbc:	6878      	ldr	r0, [r7, #4]
  401fbe:	4b0c      	ldr	r3, [pc, #48]	; (401ff0 <ov_test_write+0xac>)
  401fc0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401fc2:	f107 0310 	add.w	r3, r7, #16
  401fc6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401fc8:	f107 0314 	add.w	r3, r7, #20
  401fcc:	4619      	mov	r1, r3
  401fce:	6878      	ldr	r0, [r7, #4]
  401fd0:	4b06      	ldr	r3, [pc, #24]	; (401fec <ov_test_write+0xa8>)
  401fd2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401fd4:	693a      	ldr	r2, [r7, #16]
  401fd6:	68fb      	ldr	r3, [r7, #12]
  401fd8:	429a      	cmp	r2, r3
  401fda:	d001      	beq.n	401fe0 <ov_test_write+0x9c>
		return 1;
  401fdc:	2301      	movs	r3, #1
  401fde:	e000      	b.n	401fe2 <ov_test_write+0x9e>
	}

	return 0;
  401fe0:	2300      	movs	r3, #0
}
  401fe2:	4618      	mov	r0, r3
  401fe4:	3728      	adds	r7, #40	; 0x28
  401fe6:	46bd      	mov	sp, r7
  401fe8:	bd80      	pop	{r7, pc}
  401fea:	bf00      	nop
  401fec:	00401ff5 	.word	0x00401ff5
  401ff0:	00402019 	.word	0x00402019

00401ff4 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b084      	sub	sp, #16
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	6078      	str	r0, [r7, #4]
  401ffc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401ffe:	6839      	ldr	r1, [r7, #0]
  402000:	6878      	ldr	r0, [r7, #4]
  402002:	4b04      	ldr	r3, [pc, #16]	; (402014 <ov_read_reg+0x20>)
  402004:	4798      	blx	r3
  402006:	60f8      	str	r0, [r7, #12]

	return ul_status;
  402008:	68fb      	ldr	r3, [r7, #12]
}
  40200a:	4618      	mov	r0, r3
  40200c:	3710      	adds	r7, #16
  40200e:	46bd      	mov	sp, r7
  402010:	bd80      	pop	{r7, pc}
  402012:	bf00      	nop
  402014:	00400479 	.word	0x00400479

00402018 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  402018:	b580      	push	{r7, lr}
  40201a:	b084      	sub	sp, #16
  40201c:	af00      	add	r7, sp, #0
  40201e:	6078      	str	r0, [r7, #4]
  402020:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  402022:	6839      	ldr	r1, [r7, #0]
  402024:	6878      	ldr	r0, [r7, #4]
  402026:	4b04      	ldr	r3, [pc, #16]	; (402038 <ov_write_reg+0x20>)
  402028:	4798      	blx	r3
  40202a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40202c:	68fb      	ldr	r3, [r7, #12]
}
  40202e:	4618      	mov	r0, r3
  402030:	3710      	adds	r7, #16
  402032:	46bd      	mov	sp, r7
  402034:	bd80      	pop	{r7, pc}
  402036:	bf00      	nop
  402038:	00400585 	.word	0x00400585

0040203c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40203c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402040:	b08a      	sub	sp, #40	; 0x28
  402042:	af00      	add	r7, sp, #0
  402044:	6078      	str	r0, [r7, #4]
  402046:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  402048:	2300      	movs	r3, #0
  40204a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40204c:	683b      	ldr	r3, [r7, #0]
  40204e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  402050:	e048      	b.n	4020e4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  402052:	6a3b      	ldr	r3, [r7, #32]
  402054:	781b      	ldrb	r3, [r3, #0]
  402056:	2bfe      	cmp	r3, #254	; 0xfe
  402058:	d126      	bne.n	4020a8 <ov_write_regs+0x6c>
			delay_ms(5);
  40205a:	4b29      	ldr	r3, [pc, #164]	; (402100 <ov_write_regs+0xc4>)
  40205c:	4798      	blx	r3
  40205e:	4603      	mov	r3, r0
  402060:	4619      	mov	r1, r3
  402062:	f04f 0200 	mov.w	r2, #0
  402066:	460b      	mov	r3, r1
  402068:	4614      	mov	r4, r2
  40206a:	00a6      	lsls	r6, r4, #2
  40206c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402070:	009d      	lsls	r5, r3, #2
  402072:	462b      	mov	r3, r5
  402074:	4634      	mov	r4, r6
  402076:	185b      	adds	r3, r3, r1
  402078:	eb44 0402 	adc.w	r4, r4, r2
  40207c:	f243 61af 	movw	r1, #13999	; 0x36af
  402080:	f04f 0200 	mov.w	r2, #0
  402084:	eb13 0b01 	adds.w	fp, r3, r1
  402088:	eb44 0c02 	adc.w	ip, r4, r2
  40208c:	4658      	mov	r0, fp
  40208e:	4661      	mov	r1, ip
  402090:	4c1c      	ldr	r4, [pc, #112]	; (402104 <ov_write_regs+0xc8>)
  402092:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402096:	f04f 0300 	mov.w	r3, #0
  40209a:	47a0      	blx	r4
  40209c:	4603      	mov	r3, r0
  40209e:	460c      	mov	r4, r1
  4020a0:	4618      	mov	r0, r3
  4020a2:	4b19      	ldr	r3, [pc, #100]	; (402108 <ov_write_regs+0xcc>)
  4020a4:	4798      	blx	r3
  4020a6:	e01a      	b.n	4020de <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4020a8:	6a3b      	ldr	r3, [r7, #32]
  4020aa:	781b      	ldrb	r3, [r3, #0]
  4020ac:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  4020ae:	2301      	movs	r3, #1
  4020b0:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  4020b2:	2330      	movs	r3, #48	; 0x30
  4020b4:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  4020b6:	2301      	movs	r3, #1
  4020b8:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  4020ba:	6a3b      	ldr	r3, [r7, #32]
  4020bc:	3301      	adds	r3, #1
  4020be:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4020c0:	f107 0308 	add.w	r3, r7, #8
  4020c4:	4619      	mov	r1, r3
  4020c6:	6878      	ldr	r0, [r7, #4]
  4020c8:	4b10      	ldr	r3, [pc, #64]	; (40210c <ov_write_regs+0xd0>)
  4020ca:	4798      	blx	r3
  4020cc:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4020d0:	3301      	adds	r3, #1
  4020d2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4020d4:	69fb      	ldr	r3, [r7, #28]
  4020d6:	2b08      	cmp	r3, #8
  4020d8:	d101      	bne.n	4020de <ov_write_regs+0xa2>
				return ul_err;
  4020da:	69fb      	ldr	r3, [r7, #28]
  4020dc:	e00b      	b.n	4020f6 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4020de:	6a3b      	ldr	r3, [r7, #32]
  4020e0:	3302      	adds	r3, #2
  4020e2:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020e4:	6a3b      	ldr	r3, [r7, #32]
  4020e6:	781b      	ldrb	r3, [r3, #0]
  4020e8:	2bff      	cmp	r3, #255	; 0xff
  4020ea:	d1b2      	bne.n	402052 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4020ec:	6a3b      	ldr	r3, [r7, #32]
  4020ee:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020f0:	2bff      	cmp	r3, #255	; 0xff
  4020f2:	d1ae      	bne.n	402052 <ov_write_regs+0x16>
	}
	return 0;
  4020f4:	2300      	movs	r3, #0
}
  4020f6:	4618      	mov	r0, r3
  4020f8:	3728      	adds	r7, #40	; 0x28
  4020fa:	46bd      	mov	sp, r7
  4020fc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  402100:	00401e49 	.word	0x00401e49
  402104:	00403371 	.word	0x00403371
  402108:	20000001 	.word	0x20000001
  40210c:	00402019 	.word	0x00402019

00402110 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  402110:	b580      	push	{r7, lr}
  402112:	b08a      	sub	sp, #40	; 0x28
  402114:	af00      	add	r7, sp, #0
  402116:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  402118:	2301      	movs	r3, #1
  40211a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  40211e:	f107 030c 	add.w	r3, r7, #12
  402122:	2200      	movs	r2, #0
  402124:	601a      	str	r2, [r3, #0]
  402126:	605a      	str	r2, [r3, #4]
  402128:	609a      	str	r2, [r3, #8]
  40212a:	60da      	str	r2, [r3, #12]
  40212c:	611a      	str	r2, [r3, #16]
  40212e:	23ff      	movs	r3, #255	; 0xff
  402130:	733b      	strb	r3, [r7, #12]
  402132:	2301      	movs	r3, #1
  402134:	613b      	str	r3, [r7, #16]
  402136:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40213a:	617b      	str	r3, [r7, #20]
  40213c:	2301      	movs	r3, #1
  40213e:	61bb      	str	r3, [r7, #24]
  402140:	2330      	movs	r3, #48	; 0x30
  402142:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  402144:	f107 030c 	add.w	r3, r7, #12
  402148:	4619      	mov	r1, r3
  40214a:	6878      	ldr	r0, [r7, #4]
  40214c:	4b0f      	ldr	r3, [pc, #60]	; (40218c <ov_init+0x7c>)
  40214e:	4798      	blx	r3
	
	
	uint32_t ul_id = 0;
  402150:	2300      	movs	r3, #0
  402152:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  402154:	6878      	ldr	r0, [r7, #4]
  402156:	4b0e      	ldr	r3, [pc, #56]	; (402190 <ov_init+0x80>)
  402158:	4798      	blx	r3
  40215a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40215c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40215e:	0a1b      	lsrs	r3, r3, #8
  402160:	b2db      	uxtb	r3, r3
  402162:	2b26      	cmp	r3, #38	; 0x26
  402164:	d10d      	bne.n	402182 <ov_init+0x72>
		if (ov_manufacturer( p_twi ) == 0) {
  402166:	6878      	ldr	r0, [r7, #4]
  402168:	4b0a      	ldr	r3, [pc, #40]	; (402194 <ov_init+0x84>)
  40216a:	4798      	blx	r3
  40216c:	4603      	mov	r3, r0
  40216e:	2b00      	cmp	r3, #0
  402170:	d107      	bne.n	402182 <ov_init+0x72>
			if (ov_test_write( p_twi ) == 0) {
  402172:	6878      	ldr	r0, [r7, #4]
  402174:	4b08      	ldr	r3, [pc, #32]	; (402198 <ov_init+0x88>)
  402176:	4798      	blx	r3
  402178:	4603      	mov	r3, r0
  40217a:	2b00      	cmp	r3, #0
  40217c:	d101      	bne.n	402182 <ov_init+0x72>
				return 0;
  40217e:	2300      	movs	r3, #0
  402180:	e000      	b.n	402184 <ov_init+0x74>
			}
		}
	}

	return 1;
  402182:	2301      	movs	r3, #1
}
  402184:	4618      	mov	r0, r3
  402186:	3728      	adds	r7, #40	; 0x28
  402188:	46bd      	mov	sp, r7
  40218a:	bd80      	pop	{r7, pc}
  40218c:	00402019 	.word	0x00402019
  402190:	00401e5d 	.word	0x00401e5d
  402194:	00401ecd 	.word	0x00401ecd
  402198:	00401f45 	.word	0x00401f45

0040219c <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  40219c:	b580      	push	{r7, lr}
  40219e:	b084      	sub	sp, #16
  4021a0:	af00      	add	r7, sp, #0
  4021a2:	6078      	str	r0, [r7, #4]
  4021a4:	460b      	mov	r3, r1
  4021a6:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  4021a8:	2300      	movs	r3, #0
  4021aa:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  4021ac:	78fb      	ldrb	r3, [r7, #3]
  4021ae:	2b11      	cmp	r3, #17
  4021b0:	d85c      	bhi.n	40226c <ov_configure+0xd0>
  4021b2:	a201      	add	r2, pc, #4	; (adr r2, 4021b8 <ov_configure+0x1c>)
  4021b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021b8:	00402201 	.word	0x00402201
  4021bc:	00402207 	.word	0x00402207
  4021c0:	0040220d 	.word	0x0040220d
  4021c4:	00402213 	.word	0x00402213
  4021c8:	00402219 	.word	0x00402219
  4021cc:	0040221f 	.word	0x0040221f
  4021d0:	00402225 	.word	0x00402225
  4021d4:	0040222b 	.word	0x0040222b
  4021d8:	00402231 	.word	0x00402231
  4021dc:	00402237 	.word	0x00402237
  4021e0:	0040223d 	.word	0x0040223d
  4021e4:	00402243 	.word	0x00402243
  4021e8:	00402249 	.word	0x00402249
  4021ec:	0040224f 	.word	0x0040224f
  4021f0:	00402255 	.word	0x00402255
  4021f4:	0040225b 	.word	0x0040225b
  4021f8:	00402261 	.word	0x00402261
  4021fc:	00402267 	.word	0x00402267
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  402200:	4b22      	ldr	r3, [pc, #136]	; (40228c <ov_configure+0xf0>)
  402202:	60fb      	str	r3, [r7, #12]
		break;
  402204:	e033      	b.n	40226e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  402206:	4b22      	ldr	r3, [pc, #136]	; (402290 <ov_configure+0xf4>)
  402208:	60fb      	str	r3, [r7, #12]
		break;
  40220a:	e030      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  40220c:	4b21      	ldr	r3, [pc, #132]	; (402294 <ov_configure+0xf8>)
  40220e:	60fb      	str	r3, [r7, #12]
		break;
  402210:	e02d      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  402212:	4b21      	ldr	r3, [pc, #132]	; (402298 <ov_configure+0xfc>)
  402214:	60fb      	str	r3, [r7, #12]
		break;
  402216:	e02a      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  402218:	4b20      	ldr	r3, [pc, #128]	; (40229c <ov_configure+0x100>)
  40221a:	60fb      	str	r3, [r7, #12]
		break;
  40221c:	e027      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  40221e:	4b20      	ldr	r3, [pc, #128]	; (4022a0 <ov_configure+0x104>)
  402220:	60fb      	str	r3, [r7, #12]
		break;
  402222:	e024      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  402224:	4b1f      	ldr	r3, [pc, #124]	; (4022a4 <ov_configure+0x108>)
  402226:	60fb      	str	r3, [r7, #12]
		break;
  402228:	e021      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40222a:	4b1f      	ldr	r3, [pc, #124]	; (4022a8 <ov_configure+0x10c>)
  40222c:	60fb      	str	r3, [r7, #12]
		break;
  40222e:	e01e      	b.n	40226e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  402230:	4b1e      	ldr	r3, [pc, #120]	; (4022ac <ov_configure+0x110>)
  402232:	60fb      	str	r3, [r7, #12]
		break;
  402234:	e01b      	b.n	40226e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  402236:	4b1e      	ldr	r3, [pc, #120]	; (4022b0 <ov_configure+0x114>)
  402238:	60fb      	str	r3, [r7, #12]
		break;
  40223a:	e018      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40223c:	4b1d      	ldr	r3, [pc, #116]	; (4022b4 <ov_configure+0x118>)
  40223e:	60fb      	str	r3, [r7, #12]
		break;
  402240:	e015      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  402242:	4b1d      	ldr	r3, [pc, #116]	; (4022b8 <ov_configure+0x11c>)
  402244:	60fb      	str	r3, [r7, #12]
		break;
  402246:	e012      	b.n	40226e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  402248:	4b1c      	ldr	r3, [pc, #112]	; (4022bc <ov_configure+0x120>)
  40224a:	60fb      	str	r3, [r7, #12]
		break;
  40224c:	e00f      	b.n	40226e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40224e:	4b1c      	ldr	r3, [pc, #112]	; (4022c0 <ov_configure+0x124>)
  402250:	60fb      	str	r3, [r7, #12]
		break;
  402252:	e00c      	b.n	40226e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  402254:	4b1b      	ldr	r3, [pc, #108]	; (4022c4 <ov_configure+0x128>)
  402256:	60fb      	str	r3, [r7, #12]
		break;
  402258:	e009      	b.n	40226e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40225a:	4b1b      	ldr	r3, [pc, #108]	; (4022c8 <ov_configure+0x12c>)
  40225c:	60fb      	str	r3, [r7, #12]
		break;
  40225e:	e006      	b.n	40226e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  402260:	4b1a      	ldr	r3, [pc, #104]	; (4022cc <ov_configure+0x130>)
  402262:	60fb      	str	r3, [r7, #12]
		break;
  402264:	e003      	b.n	40226e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  402266:	4b1a      	ldr	r3, [pc, #104]	; (4022d0 <ov_configure+0x134>)
  402268:	60fb      	str	r3, [r7, #12]
		break;
  40226a:	e000      	b.n	40226e <ov_configure+0xd2>

	default:
		break;
  40226c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40226e:	68fb      	ldr	r3, [r7, #12]
  402270:	2b00      	cmp	r3, #0
  402272:	d005      	beq.n	402280 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  402274:	68f9      	ldr	r1, [r7, #12]
  402276:	6878      	ldr	r0, [r7, #4]
  402278:	4b16      	ldr	r3, [pc, #88]	; (4022d4 <ov_configure+0x138>)
  40227a:	4798      	blx	r3
		return 0;
  40227c:	2300      	movs	r3, #0
  40227e:	e000      	b.n	402282 <ov_configure+0xe6>
	}

	return 1;
  402280:	2301      	movs	r3, #1
}
  402282:	4618      	mov	r0, r3
  402284:	3710      	adds	r7, #16
  402286:	46bd      	mov	sp, r7
  402288:	bd80      	pop	{r7, pc}
  40228a:	bf00      	nop
  40228c:	004082a4 	.word	0x004082a4
  402290:	00408424 	.word	0x00408424
  402294:	00408438 	.word	0x00408438
  402298:	0040844c 	.word	0x0040844c
  40229c:	0040849c 	.word	0x0040849c
  4022a0:	004084f0 	.word	0x004084f0
  4022a4:	00408544 	.word	0x00408544
  4022a8:	00408594 	.word	0x00408594
  4022ac:	004085e8 	.word	0x004085e8
  4022b0:	0040863c 	.word	0x0040863c
  4022b4:	0040872c 	.word	0x0040872c
  4022b8:	0040881c 	.word	0x0040881c
  4022bc:	0040890c 	.word	0x0040890c
  4022c0:	004089fc 	.word	0x004089fc
  4022c4:	00408af0 	.word	0x00408af0
  4022c8:	00408be4 	.word	0x00408be4
  4022cc:	00408cd8 	.word	0x00408cd8
  4022d0:	00408dcc 	.word	0x00408dcc
  4022d4:	0040203d 	.word	0x0040203d

004022d8 <__NVIC_EnableIRQ>:
{
  4022d8:	b480      	push	{r7}
  4022da:	b083      	sub	sp, #12
  4022dc:	af00      	add	r7, sp, #0
  4022de:	4603      	mov	r3, r0
  4022e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4022e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022e6:	2b00      	cmp	r3, #0
  4022e8:	db0b      	blt.n	402302 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4022ea:	4908      	ldr	r1, [pc, #32]	; (40230c <__NVIC_EnableIRQ+0x34>)
  4022ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022f0:	095b      	lsrs	r3, r3, #5
  4022f2:	79fa      	ldrb	r2, [r7, #7]
  4022f4:	f002 021f 	and.w	r2, r2, #31
  4022f8:	2001      	movs	r0, #1
  4022fa:	fa00 f202 	lsl.w	r2, r0, r2
  4022fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402302:	bf00      	nop
  402304:	370c      	adds	r7, #12
  402306:	46bd      	mov	sp, r7
  402308:	bc80      	pop	{r7}
  40230a:	4770      	bx	lr
  40230c:	e000e100 	.word	0xe000e100

00402310 <osc_get_rate>:
{
  402310:	b480      	push	{r7}
  402312:	b083      	sub	sp, #12
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402318:	687b      	ldr	r3, [r7, #4]
  40231a:	2b07      	cmp	r3, #7
  40231c:	d825      	bhi.n	40236a <osc_get_rate+0x5a>
  40231e:	a201      	add	r2, pc, #4	; (adr r2, 402324 <osc_get_rate+0x14>)
  402320:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402324:	00402345 	.word	0x00402345
  402328:	0040234b 	.word	0x0040234b
  40232c:	00402351 	.word	0x00402351
  402330:	00402357 	.word	0x00402357
  402334:	0040235b 	.word	0x0040235b
  402338:	0040235f 	.word	0x0040235f
  40233c:	00402363 	.word	0x00402363
  402340:	00402367 	.word	0x00402367
		return OSC_SLCK_32K_RC_HZ;
  402344:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402348:	e010      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40234a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40234e:	e00d      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402350:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402354:	e00a      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402356:	4b08      	ldr	r3, [pc, #32]	; (402378 <osc_get_rate+0x68>)
  402358:	e008      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40235a:	4b08      	ldr	r3, [pc, #32]	; (40237c <osc_get_rate+0x6c>)
  40235c:	e006      	b.n	40236c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40235e:	4b08      	ldr	r3, [pc, #32]	; (402380 <osc_get_rate+0x70>)
  402360:	e004      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402362:	4b07      	ldr	r3, [pc, #28]	; (402380 <osc_get_rate+0x70>)
  402364:	e002      	b.n	40236c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402366:	4b06      	ldr	r3, [pc, #24]	; (402380 <osc_get_rate+0x70>)
  402368:	e000      	b.n	40236c <osc_get_rate+0x5c>
	return 0;
  40236a:	2300      	movs	r3, #0
}
  40236c:	4618      	mov	r0, r3
  40236e:	370c      	adds	r7, #12
  402370:	46bd      	mov	sp, r7
  402372:	bc80      	pop	{r7}
  402374:	4770      	bx	lr
  402376:	bf00      	nop
  402378:	003d0900 	.word	0x003d0900
  40237c:	007a1200 	.word	0x007a1200
  402380:	00b71b00 	.word	0x00b71b00

00402384 <sysclk_get_main_hz>:
{
  402384:	b580      	push	{r7, lr}
  402386:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402388:	2006      	movs	r0, #6
  40238a:	4b04      	ldr	r3, [pc, #16]	; (40239c <sysclk_get_main_hz+0x18>)
  40238c:	4798      	blx	r3
  40238e:	4602      	mov	r2, r0
  402390:	4613      	mov	r3, r2
  402392:	009b      	lsls	r3, r3, #2
  402394:	4413      	add	r3, r2
  402396:	009b      	lsls	r3, r3, #2
}
  402398:	4618      	mov	r0, r3
  40239a:	bd80      	pop	{r7, pc}
  40239c:	00402311 	.word	0x00402311

004023a0 <sysclk_get_cpu_hz>:
{
  4023a0:	b580      	push	{r7, lr}
  4023a2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4023a4:	4b02      	ldr	r3, [pc, #8]	; (4023b0 <sysclk_get_cpu_hz+0x10>)
  4023a6:	4798      	blx	r3
  4023a8:	4603      	mov	r3, r0
  4023aa:	085b      	lsrs	r3, r3, #1
}
  4023ac:	4618      	mov	r0, r3
  4023ae:	bd80      	pop	{r7, pc}
  4023b0:	00402385 	.word	0x00402385

004023b4 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  4023b4:	b580      	push	{r7, lr}
  4023b6:	b082      	sub	sp, #8
  4023b8:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  4023ba:	2100      	movs	r1, #0
  4023bc:	4809      	ldr	r0, [pc, #36]	; (4023e4 <TC0_Handler+0x30>)
  4023be:	4b0a      	ldr	r3, [pc, #40]	; (4023e8 <TC0_Handler+0x34>)
  4023c0:	4798      	blx	r3
  4023c2:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4023c4:	687b      	ldr	r3, [r7, #4]
  4023c6:	f003 0310 	and.w	r3, r3, #16
  4023ca:	2b00      	cmp	r3, #0
  4023cc:	d006      	beq.n	4023dc <TC0_Handler+0x28>
		counts++;
  4023ce:	4b07      	ldr	r3, [pc, #28]	; (4023ec <TC0_Handler+0x38>)
  4023d0:	781b      	ldrb	r3, [r3, #0]
  4023d2:	b2db      	uxtb	r3, r3
  4023d4:	3301      	adds	r3, #1
  4023d6:	b2da      	uxtb	r2, r3
  4023d8:	4b04      	ldr	r3, [pc, #16]	; (4023ec <TC0_Handler+0x38>)
  4023da:	701a      	strb	r2, [r3, #0]
	}
}
  4023dc:	bf00      	nop
  4023de:	3708      	adds	r7, #8
  4023e0:	46bd      	mov	sp, r7
  4023e2:	bd80      	pop	{r7, pc}
  4023e4:	40010000 	.word	0x40010000
  4023e8:	004001db 	.word	0x004001db
  4023ec:	20019160 	.word	0x20019160

004023f0 <configure_tc>:

void configure_tc(void)
{
  4023f0:	b590      	push	{r4, r7, lr}
  4023f2:	b087      	sub	sp, #28
  4023f4:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  4023f6:	4b18      	ldr	r3, [pc, #96]	; (402458 <configure_tc+0x68>)
  4023f8:	4798      	blx	r3
  4023fa:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4023fc:	2017      	movs	r0, #23
  4023fe:	4b17      	ldr	r3, [pc, #92]	; (40245c <configure_tc+0x6c>)
  402400:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402402:	1d39      	adds	r1, r7, #4
  402404:	f107 0208 	add.w	r2, r7, #8
  402408:	68fb      	ldr	r3, [r7, #12]
  40240a:	9300      	str	r3, [sp, #0]
  40240c:	460b      	mov	r3, r1
  40240e:	68f9      	ldr	r1, [r7, #12]
  402410:	2001      	movs	r0, #1
  402412:	4c13      	ldr	r4, [pc, #76]	; (402460 <configure_tc+0x70>)
  402414:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  402416:	687b      	ldr	r3, [r7, #4]
  402418:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  40241c:	461a      	mov	r2, r3
  40241e:	2100      	movs	r1, #0
  402420:	4810      	ldr	r0, [pc, #64]	; (402464 <configure_tc+0x74>)
  402422:	4b11      	ldr	r3, [pc, #68]	; (402468 <configure_tc+0x78>)
  402424:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  402426:	68bb      	ldr	r3, [r7, #8]
  402428:	68fa      	ldr	r2, [r7, #12]
  40242a:	fbb2 f3f3 	udiv	r3, r2, r3
  40242e:	461a      	mov	r2, r3
  402430:	2100      	movs	r1, #0
  402432:	480c      	ldr	r0, [pc, #48]	; (402464 <configure_tc+0x74>)
  402434:	4b0d      	ldr	r3, [pc, #52]	; (40246c <configure_tc+0x7c>)
  402436:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  402438:	2017      	movs	r0, #23
  40243a:	4b0d      	ldr	r3, [pc, #52]	; (402470 <configure_tc+0x80>)
  40243c:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40243e:	2210      	movs	r2, #16
  402440:	2100      	movs	r1, #0
  402442:	4808      	ldr	r0, [pc, #32]	; (402464 <configure_tc+0x74>)
  402444:	4b0b      	ldr	r3, [pc, #44]	; (402474 <configure_tc+0x84>)
  402446:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  402448:	2100      	movs	r1, #0
  40244a:	4806      	ldr	r0, [pc, #24]	; (402464 <configure_tc+0x74>)
  40244c:	4b0a      	ldr	r3, [pc, #40]	; (402478 <configure_tc+0x88>)
  40244e:	4798      	blx	r3
  402450:	bf00      	nop
  402452:	3714      	adds	r7, #20
  402454:	46bd      	mov	sp, r7
  402456:	bd90      	pop	{r4, r7, pc}
  402458:	004023a1 	.word	0x004023a1
  40245c:	004016d5 	.word	0x004016d5
  402460:	004001fd 	.word	0x004001fd
  402464:	40010000 	.word	0x40010000
  402468:	00400139 	.word	0x00400139
  40246c:	00400191 	.word	0x00400191
  402470:	004022d9 	.word	0x004022d9
  402474:	004001b5 	.word	0x004001b5
  402478:	00400171 	.word	0x00400171

0040247c <__NVIC_EnableIRQ>:
{
  40247c:	b480      	push	{r7}
  40247e:	b083      	sub	sp, #12
  402480:	af00      	add	r7, sp, #0
  402482:	4603      	mov	r3, r0
  402484:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402486:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40248a:	2b00      	cmp	r3, #0
  40248c:	db0b      	blt.n	4024a6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40248e:	4908      	ldr	r1, [pc, #32]	; (4024b0 <__NVIC_EnableIRQ+0x34>)
  402490:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402494:	095b      	lsrs	r3, r3, #5
  402496:	79fa      	ldrb	r2, [r7, #7]
  402498:	f002 021f 	and.w	r2, r2, #31
  40249c:	2001      	movs	r0, #1
  40249e:	fa00 f202 	lsl.w	r2, r0, r2
  4024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4024a6:	bf00      	nop
  4024a8:	370c      	adds	r7, #12
  4024aa:	46bd      	mov	sp, r7
  4024ac:	bc80      	pop	{r7}
  4024ae:	4770      	bx	lr
  4024b0:	e000e100 	.word	0xe000e100

004024b4 <osc_get_rate>:
{
  4024b4:	b480      	push	{r7}
  4024b6:	b083      	sub	sp, #12
  4024b8:	af00      	add	r7, sp, #0
  4024ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4024bc:	687b      	ldr	r3, [r7, #4]
  4024be:	2b07      	cmp	r3, #7
  4024c0:	d825      	bhi.n	40250e <osc_get_rate+0x5a>
  4024c2:	a201      	add	r2, pc, #4	; (adr r2, 4024c8 <osc_get_rate+0x14>)
  4024c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024c8:	004024e9 	.word	0x004024e9
  4024cc:	004024ef 	.word	0x004024ef
  4024d0:	004024f5 	.word	0x004024f5
  4024d4:	004024fb 	.word	0x004024fb
  4024d8:	004024ff 	.word	0x004024ff
  4024dc:	00402503 	.word	0x00402503
  4024e0:	00402507 	.word	0x00402507
  4024e4:	0040250b 	.word	0x0040250b
		return OSC_SLCK_32K_RC_HZ;
  4024e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024ec:	e010      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4024ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024f2:	e00d      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4024f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024f8:	e00a      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4024fa:	4b08      	ldr	r3, [pc, #32]	; (40251c <osc_get_rate+0x68>)
  4024fc:	e008      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4024fe:	4b08      	ldr	r3, [pc, #32]	; (402520 <osc_get_rate+0x6c>)
  402500:	e006      	b.n	402510 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402502:	4b08      	ldr	r3, [pc, #32]	; (402524 <osc_get_rate+0x70>)
  402504:	e004      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402506:	4b07      	ldr	r3, [pc, #28]	; (402524 <osc_get_rate+0x70>)
  402508:	e002      	b.n	402510 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40250a:	4b06      	ldr	r3, [pc, #24]	; (402524 <osc_get_rate+0x70>)
  40250c:	e000      	b.n	402510 <osc_get_rate+0x5c>
	return 0;
  40250e:	2300      	movs	r3, #0
}
  402510:	4618      	mov	r0, r3
  402512:	370c      	adds	r7, #12
  402514:	46bd      	mov	sp, r7
  402516:	bc80      	pop	{r7}
  402518:	4770      	bx	lr
  40251a:	bf00      	nop
  40251c:	003d0900 	.word	0x003d0900
  402520:	007a1200 	.word	0x007a1200
  402524:	00b71b00 	.word	0x00b71b00

00402528 <sysclk_get_main_hz>:
{
  402528:	b580      	push	{r7, lr}
  40252a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40252c:	2006      	movs	r0, #6
  40252e:	4b04      	ldr	r3, [pc, #16]	; (402540 <sysclk_get_main_hz+0x18>)
  402530:	4798      	blx	r3
  402532:	4602      	mov	r2, r0
  402534:	4613      	mov	r3, r2
  402536:	009b      	lsls	r3, r3, #2
  402538:	4413      	add	r3, r2
  40253a:	009b      	lsls	r3, r3, #2
}
  40253c:	4618      	mov	r0, r3
  40253e:	bd80      	pop	{r7, pc}
  402540:	004024b5 	.word	0x004024b5

00402544 <sysclk_get_cpu_hz>:
{
  402544:	b580      	push	{r7, lr}
  402546:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402548:	4b02      	ldr	r3, [pc, #8]	; (402554 <sysclk_get_cpu_hz+0x10>)
  40254a:	4798      	blx	r3
  40254c:	4603      	mov	r3, r0
  40254e:	085b      	lsrs	r3, r3, #1
}
  402550:	4618      	mov	r0, r3
  402552:	bd80      	pop	{r7, pc}
  402554:	00402529 	.word	0x00402529

00402558 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402558:	b580      	push	{r7, lr}
  40255a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40255c:	4b02      	ldr	r3, [pc, #8]	; (402568 <sysclk_get_peripheral_hz+0x10>)
  40255e:	4798      	blx	r3
  402560:	4603      	mov	r3, r0
  402562:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402564:	4618      	mov	r0, r3
  402566:	bd80      	pop	{r7, pc}
  402568:	00402529 	.word	0x00402529

0040256c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40256c:	b580      	push	{r7, lr}
  40256e:	b082      	sub	sp, #8
  402570:	af00      	add	r7, sp, #0
  402572:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402574:	6878      	ldr	r0, [r7, #4]
  402576:	4b03      	ldr	r3, [pc, #12]	; (402584 <sysclk_enable_peripheral_clock+0x18>)
  402578:	4798      	blx	r3
}
  40257a:	bf00      	nop
  40257c:	3708      	adds	r7, #8
  40257e:	46bd      	mov	sp, r7
  402580:	bd80      	pop	{r7, pc}
  402582:	bf00      	nop
  402584:	004016d5 	.word	0x004016d5

00402588 <USART0_Handler>:
volatile unsigned int input_pos_wifi = 0;
volatile uint32_t Ready2TransferFlag = 0;
volatile uint32_t StreamOpen = 0;

void wifi_usart_handler(void)
{
  402588:	b580      	push	{r7, lr}
  40258a:	b082      	sub	sp, #8
  40258c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read USART status. */
	ul_status = usart_get_status(WIFI_USART);
  40258e:	480b      	ldr	r0, [pc, #44]	; (4025bc <USART0_Handler+0x34>)
  402590:	4b0b      	ldr	r3, [pc, #44]	; (4025c0 <USART0_Handler+0x38>)
  402592:	4798      	blx	r3
  402594:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF){
  402596:	687b      	ldr	r3, [r7, #4]
  402598:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40259c:	2b00      	cmp	r3, #0
  40259e:	d009      	beq.n	4025b4 <USART0_Handler+0x2c>
		usart_read(WIFI_USART, &received_byte_wifi);
  4025a0:	4908      	ldr	r1, [pc, #32]	; (4025c4 <USART0_Handler+0x3c>)
  4025a2:	4806      	ldr	r0, [pc, #24]	; (4025bc <USART0_Handler+0x34>)
  4025a4:	4b08      	ldr	r3, [pc, #32]	; (4025c8 <USART0_Handler+0x40>)
  4025a6:	4798      	blx	r3
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  4025a8:	4b06      	ldr	r3, [pc, #24]	; (4025c4 <USART0_Handler+0x3c>)
  4025aa:	681b      	ldr	r3, [r3, #0]
  4025ac:	b2db      	uxtb	r3, r3
  4025ae:	4618      	mov	r0, r3
  4025b0:	4b06      	ldr	r3, [pc, #24]	; (4025cc <USART0_Handler+0x44>)
  4025b2:	4798      	blx	r3
	}
}
  4025b4:	bf00      	nop
  4025b6:	3708      	adds	r7, #8
  4025b8:	46bd      	mov	sp, r7
  4025ba:	bd80      	pop	{r7, pc}
  4025bc:	40024000 	.word	0x40024000
  4025c0:	004008bd 	.word	0x004008bd
  4025c4:	20000a60 	.word	0x20000a60
  4025c8:	00400981 	.word	0x00400981
  4025cc:	00402799 	.word	0x00402799

004025d0 <wifi_command_response_handler>:

void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask)
{
  4025d0:	b580      	push	{r7, lr}
  4025d2:	b084      	sub	sp, #16
  4025d4:	af00      	add	r7, sp, #0
  4025d6:	6078      	str	r0, [r7, #4]
  4025d8:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	wifi_comm_flag = true;
  4025da:	4b0d      	ldr	r3, [pc, #52]	; (402610 <wifi_command_response_handler+0x40>)
  4025dc:	2201      	movs	r2, #1
  4025de:	601a      	str	r2, [r3, #0]
	process_data_wifi();
  4025e0:	4b0c      	ldr	r3, [pc, #48]	; (402614 <wifi_command_response_handler+0x44>)
  4025e2:	4798      	blx	r3
	for(int jj=0; jj<1000; jj++) input_line_wifi[jj] = 0;
  4025e4:	2300      	movs	r3, #0
  4025e6:	60fb      	str	r3, [r7, #12]
  4025e8:	e007      	b.n	4025fa <wifi_command_response_handler+0x2a>
  4025ea:	4a0b      	ldr	r2, [pc, #44]	; (402618 <wifi_command_response_handler+0x48>)
  4025ec:	68fb      	ldr	r3, [r7, #12]
  4025ee:	4413      	add	r3, r2
  4025f0:	2200      	movs	r2, #0
  4025f2:	701a      	strb	r2, [r3, #0]
  4025f4:	68fb      	ldr	r3, [r7, #12]
  4025f6:	3301      	adds	r3, #1
  4025f8:	60fb      	str	r3, [r7, #12]
  4025fa:	68fb      	ldr	r3, [r7, #12]
  4025fc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  402600:	dbf3      	blt.n	4025ea <wifi_command_response_handler+0x1a>
	input_pos_wifi = 0;
  402602:	4b06      	ldr	r3, [pc, #24]	; (40261c <wifi_command_response_handler+0x4c>)
  402604:	2200      	movs	r2, #0
  402606:	601a      	str	r2, [r3, #0]
}
  402608:	bf00      	nop
  40260a:	3710      	adds	r7, #16
  40260c:	46bd      	mov	sp, r7
  40260e:	bd80      	pop	{r7, pc}
  402610:	20000a74 	.word	0x20000a74
  402614:	004027c5 	.word	0x004027c5
  402618:	20019164 	.word	0x20019164
  40261c:	20000a68 	.word	0x20000a68

00402620 <wifi_web_setup_handler>:

void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask)
{
  402620:	b480      	push	{r7}
  402622:	b083      	sub	sp, #12
  402624:	af00      	add	r7, sp, #0
  402626:	6078      	str	r0, [r7, #4]
  402628:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_web_setup_flag = true;
  40262a:	4b04      	ldr	r3, [pc, #16]	; (40263c <wifi_web_setup_handler+0x1c>)
  40262c:	2201      	movs	r2, #1
  40262e:	601a      	str	r2, [r3, #0]
}
  402630:	bf00      	nop
  402632:	370c      	adds	r7, #12
  402634:	46bd      	mov	sp, r7
  402636:	bc80      	pop	{r7}
  402638:	4770      	bx	lr
  40263a:	bf00      	nop
  40263c:	20000a64 	.word	0x20000a64

00402640 <configure_usart_wifi>:

void configure_usart_wifi(void)
{
  402640:	b5b0      	push	{r4, r5, r7, lr}
  402642:	b086      	sub	sp, #24
  402644:	af00      	add	r7, sp, #0
	
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  402646:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40264a:	2005      	movs	r0, #5
  40264c:	4b1c      	ldr	r3, [pc, #112]	; (4026c0 <configure_usart_wifi+0x80>)
  40264e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  402650:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402654:	2006      	movs	r0, #6
  402656:	4b1a      	ldr	r3, [pc, #104]	; (4026c0 <configure_usart_wifi+0x80>)
  402658:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  40265a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40265e:	2008      	movs	r0, #8
  402660:	4b17      	ldr	r3, [pc, #92]	; (4026c0 <configure_usart_wifi+0x80>)
  402662:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART0_RTS_IDX, PIN_USART0_RTS_FLAGS);
	
	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  402664:	4b17      	ldr	r3, [pc, #92]	; (4026c4 <configure_usart_wifi+0x84>)
  402666:	463c      	mov	r4, r7
  402668:	461d      	mov	r5, r3
  40266a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40266c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40266e:	e895 0003 	ldmia.w	r5, {r0, r1}
  402672:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  402676:	4b14      	ldr	r3, [pc, #80]	; (4026c8 <configure_usart_wifi+0x88>)
  402678:	4798      	blx	r3
  40267a:	4602      	mov	r2, r0
  40267c:	4b13      	ldr	r3, [pc, #76]	; (4026cc <configure_usart_wifi+0x8c>)
  40267e:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(WIFI_ID_USART);
  402680:	200e      	movs	r0, #14
  402682:	4b13      	ldr	r3, [pc, #76]	; (4026d0 <configure_usart_wifi+0x90>)
  402684:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(WIFI_USART, &usart_console_settings, ul_sysclk);
  402686:	4b11      	ldr	r3, [pc, #68]	; (4026cc <configure_usart_wifi+0x8c>)
  402688:	681a      	ldr	r2, [r3, #0]
  40268a:	463b      	mov	r3, r7
  40268c:	4619      	mov	r1, r3
  40268e:	4811      	ldr	r0, [pc, #68]	; (4026d4 <configure_usart_wifi+0x94>)
  402690:	4b11      	ldr	r3, [pc, #68]	; (4026d8 <configure_usart_wifi+0x98>)
  402692:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  402694:	f04f 31ff 	mov.w	r1, #4294967295
  402698:	480e      	ldr	r0, [pc, #56]	; (4026d4 <configure_usart_wifi+0x94>)
  40269a:	4b10      	ldr	r3, [pc, #64]	; (4026dc <configure_usart_wifi+0x9c>)
  40269c:	4798      	blx	r3
	
	/* Enable TX & RX function. */
	usart_enable_tx(WIFI_USART);
  40269e:	480d      	ldr	r0, [pc, #52]	; (4026d4 <configure_usart_wifi+0x94>)
  4026a0:	4b0f      	ldr	r3, [pc, #60]	; (4026e0 <configure_usart_wifi+0xa0>)
  4026a2:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  4026a4:	480b      	ldr	r0, [pc, #44]	; (4026d4 <configure_usart_wifi+0x94>)
  4026a6:	4b0f      	ldr	r3, [pc, #60]	; (4026e4 <configure_usart_wifi+0xa4>)
  4026a8:	4798      	blx	r3
	
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  4026aa:	2101      	movs	r1, #1
  4026ac:	4809      	ldr	r0, [pc, #36]	; (4026d4 <configure_usart_wifi+0x94>)
  4026ae:	4b0e      	ldr	r3, [pc, #56]	; (4026e8 <configure_usart_wifi+0xa8>)
  4026b0:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  4026b2:	200e      	movs	r0, #14
  4026b4:	4b0d      	ldr	r3, [pc, #52]	; (4026ec <configure_usart_wifi+0xac>)
  4026b6:	4798      	blx	r3
}
  4026b8:	bf00      	nop
  4026ba:	3718      	adds	r7, #24
  4026bc:	46bd      	mov	sp, r7
  4026be:	bdb0      	pop	{r4, r5, r7, pc}
  4026c0:	0040120d 	.word	0x0040120d
  4026c4:	00408ebc 	.word	0x00408ebc
  4026c8:	00402559 	.word	0x00402559
  4026cc:	20000a78 	.word	0x20000a78
  4026d0:	0040256d 	.word	0x0040256d
  4026d4:	40024000 	.word	0x40024000
  4026d8:	004007e9 	.word	0x004007e9
  4026dc:	004008a3 	.word	0x004008a3
  4026e0:	00400829 	.word	0x00400829
  4026e4:	00400859 	.word	0x00400859
  4026e8:	00400889 	.word	0x00400889
  4026ec:	0040247d 	.word	0x0040247d

004026f0 <configure_wifi_comm_pin>:

void configure_wifi_comm_pin(void)
{
  4026f0:	b590      	push	{r4, r7, lr}
  4026f2:	b083      	sub	sp, #12
  4026f4:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  4026f6:	200b      	movs	r0, #11
  4026f8:	4b0b      	ldr	r3, [pc, #44]	; (402728 <configure_wifi_comm_pin+0x38>)
  4026fa:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK,
  4026fc:	4b0b      	ldr	r3, [pc, #44]	; (40272c <configure_wifi_comm_pin+0x3c>)
  4026fe:	9300      	str	r3, [sp, #0]
  402700:	2370      	movs	r3, #112	; 0x70
  402702:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  402706:	210b      	movs	r1, #11
  402708:	4809      	ldr	r0, [pc, #36]	; (402730 <configure_wifi_comm_pin+0x40>)
  40270a:	4c0a      	ldr	r4, [pc, #40]	; (402734 <configure_wifi_comm_pin+0x44>)
  40270c:	47a0      	blx	r4
			WIFI_COMM_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  40270e:	200b      	movs	r0, #11
  402710:	4b09      	ldr	r3, [pc, #36]	; (402738 <configure_wifi_comm_pin+0x48>)
  402712:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  402714:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402718:	4805      	ldr	r0, [pc, #20]	; (402730 <configure_wifi_comm_pin+0x40>)
  40271a:	4b08      	ldr	r3, [pc, #32]	; (40273c <configure_wifi_comm_pin+0x4c>)
  40271c:	4798      	blx	r3
}
  40271e:	bf00      	nop
  402720:	3704      	adds	r7, #4
  402722:	46bd      	mov	sp, r7
  402724:	bd90      	pop	{r4, r7, pc}
  402726:	bf00      	nop
  402728:	004016d5 	.word	0x004016d5
  40272c:	004025d1 	.word	0x004025d1
  402730:	400e0e00 	.word	0x400e0e00
  402734:	00400aa9 	.word	0x00400aa9
  402738:	0040247d 	.word	0x0040247d
  40273c:	004011ab 	.word	0x004011ab

00402740 <configure_wifi_web_setup_pin>:

void configure_wifi_web_setup_pin(void)
{
  402740:	b590      	push	{r4, r7, lr}
  402742:	b083      	sub	sp, #12
  402744:	af02      	add	r7, sp, #8
		/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_ID);
  402746:	200b      	movs	r0, #11
  402748:	4b0c      	ldr	r3, [pc, #48]	; (40277c <configure_wifi_web_setup_pin+0x3c>)
  40274a:	4798      	blx	r3
	
	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_SETUP_PIO, WIFI_SETUP_PIN_MSK, 10);
  40274c:	220a      	movs	r2, #10
  40274e:	2104      	movs	r1, #4
  402750:	480b      	ldr	r0, [pc, #44]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402752:	4b0c      	ldr	r3, [pc, #48]	; (402784 <configure_wifi_web_setup_pin+0x44>)
  402754:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_SETUP_PIO, WIFI_SETUP_ID, WIFI_SETUP_PIN_MSK,
  402756:	4b0c      	ldr	r3, [pc, #48]	; (402788 <configure_wifi_web_setup_pin+0x48>)
  402758:	9300      	str	r3, [sp, #0]
  40275a:	2379      	movs	r3, #121	; 0x79
  40275c:	2204      	movs	r2, #4
  40275e:	210b      	movs	r1, #11
  402760:	4807      	ldr	r0, [pc, #28]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402762:	4c0a      	ldr	r4, [pc, #40]	; (40278c <configure_wifi_web_setup_pin+0x4c>)
  402764:	47a0      	blx	r4
			WIFI_SETUP_ATTR, wifi_web_setup_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_SETUP_ID);
  402766:	200b      	movs	r0, #11
  402768:	4b09      	ldr	r3, [pc, #36]	; (402790 <configure_wifi_web_setup_pin+0x50>)
  40276a:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_PIO, WIFI_SETUP_PIN_MSK);
  40276c:	2104      	movs	r1, #4
  40276e:	4804      	ldr	r0, [pc, #16]	; (402780 <configure_wifi_web_setup_pin+0x40>)
  402770:	4b08      	ldr	r3, [pc, #32]	; (402794 <configure_wifi_web_setup_pin+0x54>)
  402772:	4798      	blx	r3
	
}
  402774:	bf00      	nop
  402776:	3704      	adds	r7, #4
  402778:	46bd      	mov	sp, r7
  40277a:	bd90      	pop	{r4, r7, pc}
  40277c:	004016d5 	.word	0x004016d5
  402780:	400e0e00 	.word	0x400e0e00
  402784:	00400f17 	.word	0x00400f17
  402788:	00402621 	.word	0x00402621
  40278c:	00400aa9 	.word	0x00400aa9
  402790:	0040247d 	.word	0x0040247d
  402794:	004011ab 	.word	0x004011ab

00402798 <process_incoming_byte_wifi>:

void process_incoming_byte_wifi(uint8_t in_byte){
  402798:	b480      	push	{r7}
  40279a:	b083      	sub	sp, #12
  40279c:	af00      	add	r7, sp, #0
  40279e:	4603      	mov	r3, r0
  4027a0:	71fb      	strb	r3, [r7, #7]
	input_line_wifi[input_pos_wifi++] = in_byte;
  4027a2:	4b06      	ldr	r3, [pc, #24]	; (4027bc <process_incoming_byte_wifi+0x24>)
  4027a4:	681b      	ldr	r3, [r3, #0]
  4027a6:	1c5a      	adds	r2, r3, #1
  4027a8:	4904      	ldr	r1, [pc, #16]	; (4027bc <process_incoming_byte_wifi+0x24>)
  4027aa:	600a      	str	r2, [r1, #0]
  4027ac:	4904      	ldr	r1, [pc, #16]	; (4027c0 <process_incoming_byte_wifi+0x28>)
  4027ae:	79fa      	ldrb	r2, [r7, #7]
  4027b0:	54ca      	strb	r2, [r1, r3]
}
  4027b2:	bf00      	nop
  4027b4:	370c      	adds	r7, #12
  4027b6:	46bd      	mov	sp, r7
  4027b8:	bc80      	pop	{r7}
  4027ba:	4770      	bx	lr
  4027bc:	20000a68 	.word	0x20000a68
  4027c0:	20019164 	.word	0x20019164

004027c4 <process_data_wifi>:

void process_data_wifi(){
  4027c4:	b580      	push	{r7, lr}
  4027c6:	af00      	add	r7, sp, #0
	if (strstr(input_line_wifi, "Start transfer")){
  4027c8:	4913      	ldr	r1, [pc, #76]	; (402818 <process_data_wifi+0x54>)
  4027ca:	4814      	ldr	r0, [pc, #80]	; (40281c <process_data_wifi+0x58>)
  4027cc:	4b14      	ldr	r3, [pc, #80]	; (402820 <process_data_wifi+0x5c>)
  4027ce:	4798      	blx	r3
  4027d0:	4603      	mov	r3, r0
  4027d2:	2b00      	cmp	r3, #0
  4027d4:	d002      	beq.n	4027dc <process_data_wifi+0x18>
		Ready2TransferFlag = 1; // Wifi Chip is ready to receive data
  4027d6:	4b13      	ldr	r3, [pc, #76]	; (402824 <process_data_wifi+0x60>)
  4027d8:	2201      	movs	r2, #1
  4027da:	601a      	str	r2, [r3, #0]
	}
	if (strstr(input_line_wifi, "None") || (strstr(input_line_wifi, "Client not connected"))){
  4027dc:	4912      	ldr	r1, [pc, #72]	; (402828 <process_data_wifi+0x64>)
  4027de:	480f      	ldr	r0, [pc, #60]	; (40281c <process_data_wifi+0x58>)
  4027e0:	4b0f      	ldr	r3, [pc, #60]	; (402820 <process_data_wifi+0x5c>)
  4027e2:	4798      	blx	r3
  4027e4:	4603      	mov	r3, r0
  4027e6:	2b00      	cmp	r3, #0
  4027e8:	d106      	bne.n	4027f8 <process_data_wifi+0x34>
  4027ea:	4910      	ldr	r1, [pc, #64]	; (40282c <process_data_wifi+0x68>)
  4027ec:	480b      	ldr	r0, [pc, #44]	; (40281c <process_data_wifi+0x58>)
  4027ee:	4b0c      	ldr	r3, [pc, #48]	; (402820 <process_data_wifi+0x5c>)
  4027f0:	4798      	blx	r3
  4027f2:	4603      	mov	r3, r0
  4027f4:	2b00      	cmp	r3, #0
  4027f6:	d002      	beq.n	4027fe <process_data_wifi+0x3a>
		StreamOpen = 0; // A stream is not open 
  4027f8:	4b0d      	ldr	r3, [pc, #52]	; (402830 <process_data_wifi+0x6c>)
  4027fa:	2200      	movs	r2, #0
  4027fc:	601a      	str	r2, [r3, #0]
	}
	if (strstr(input_line_wifi, "Websocket connected")){
  4027fe:	490d      	ldr	r1, [pc, #52]	; (402834 <process_data_wifi+0x70>)
  402800:	4806      	ldr	r0, [pc, #24]	; (40281c <process_data_wifi+0x58>)
  402802:	4b07      	ldr	r3, [pc, #28]	; (402820 <process_data_wifi+0x5c>)
  402804:	4798      	blx	r3
  402806:	4603      	mov	r3, r0
  402808:	2b00      	cmp	r3, #0
  40280a:	d002      	beq.n	402812 <process_data_wifi+0x4e>
		StreamOpen = 1; // A stream is open
  40280c:	4b08      	ldr	r3, [pc, #32]	; (402830 <process_data_wifi+0x6c>)
  40280e:	2201      	movs	r2, #1
  402810:	601a      	str	r2, [r3, #0]
	}

}
  402812:	bf00      	nop
  402814:	bd80      	pop	{r7, pc}
  402816:	bf00      	nop
  402818:	00408ed4 	.word	0x00408ed4
  40281c:	20019164 	.word	0x20019164
  402820:	00403a69 	.word	0x00403a69
  402824:	20000a6c 	.word	0x20000a6c
  402828:	00408ee4 	.word	0x00408ee4
  40282c:	00408eec 	.word	0x00408eec
  402830:	20000a70 	.word	0x20000a70
  402834:	00408f04 	.word	0x00408f04

00402838 <write_wifi_command>:

void write_wifi_command(char* comm, uint8_t cnt){
  402838:	b580      	push	{r7, lr}
  40283a:	b082      	sub	sp, #8
  40283c:	af00      	add	r7, sp, #0
  40283e:	6078      	str	r0, [r7, #4]
  402840:	460b      	mov	r3, r1
  402842:	70fb      	strb	r3, [r7, #3]
	usart_write_line(WIFI_USART,comm);
  402844:	6879      	ldr	r1, [r7, #4]
  402846:	480f      	ldr	r0, [pc, #60]	; (402884 <write_wifi_command+0x4c>)
  402848:	4b0f      	ldr	r3, [pc, #60]	; (402888 <write_wifi_command+0x50>)
  40284a:	4798      	blx	r3
	while ((counts<cnt) & (wifi_comm_flag==0) ){;}
  40284c:	bf00      	nop
  40284e:	4b0f      	ldr	r3, [pc, #60]	; (40288c <write_wifi_command+0x54>)
  402850:	781b      	ldrb	r3, [r3, #0]
  402852:	b2db      	uxtb	r3, r3
  402854:	78fa      	ldrb	r2, [r7, #3]
  402856:	429a      	cmp	r2, r3
  402858:	bf8c      	ite	hi
  40285a:	2301      	movhi	r3, #1
  40285c:	2300      	movls	r3, #0
  40285e:	b2da      	uxtb	r2, r3
  402860:	4b0b      	ldr	r3, [pc, #44]	; (402890 <write_wifi_command+0x58>)
  402862:	681b      	ldr	r3, [r3, #0]
  402864:	2b00      	cmp	r3, #0
  402866:	bf0c      	ite	eq
  402868:	2301      	moveq	r3, #1
  40286a:	2300      	movne	r3, #0
  40286c:	b2db      	uxtb	r3, r3
  40286e:	4013      	ands	r3, r2
  402870:	b2db      	uxtb	r3, r3
  402872:	2b00      	cmp	r3, #0
  402874:	d1eb      	bne.n	40284e <write_wifi_command+0x16>
		wifi_comm_flag=0;
  402876:	4b06      	ldr	r3, [pc, #24]	; (402890 <write_wifi_command+0x58>)
  402878:	2200      	movs	r2, #0
  40287a:	601a      	str	r2, [r3, #0]
		return;
  40287c:	bf00      	nop
}
  40287e:	3708      	adds	r7, #8
  402880:	46bd      	mov	sp, r7
  402882:	bd80      	pop	{r7, pc}
  402884:	40024000 	.word	0x40024000
  402888:	00400951 	.word	0x00400951
  40288c:	20019160 	.word	0x20019160
  402890:	20000a74 	.word	0x20000a74

00402894 <write_image_to_file>:

void write_image_to_file(void){
  402894:	b5f0      	push	{r4, r5, r6, r7, lr}
  402896:	b09b      	sub	sp, #108	; 0x6c
  402898:	af00      	add	r7, sp, #0
	char image_command[100];
	sprintf(image_command,"image_transfer %d\r\n",IMG_LENGTH);
  40289a:	4b32      	ldr	r3, [pc, #200]	; (402964 <write_image_to_file+0xd0>)
  40289c:	681a      	ldr	r2, [r3, #0]
  40289e:	463b      	mov	r3, r7
  4028a0:	4931      	ldr	r1, [pc, #196]	; (402968 <write_image_to_file+0xd4>)
  4028a2:	4618      	mov	r0, r3
  4028a4:	4b31      	ldr	r3, [pc, #196]	; (40296c <write_image_to_file+0xd8>)
  4028a6:	4798      	blx	r3
	write_wifi_command(image_command,2);
  4028a8:	463b      	mov	r3, r7
  4028aa:	2102      	movs	r1, #2
  4028ac:	4618      	mov	r0, r3
  4028ae:	4b30      	ldr	r3, [pc, #192]	; (402970 <write_image_to_file+0xdc>)
  4028b0:	4798      	blx	r3
	counts=0;
  4028b2:	4b30      	ldr	r3, [pc, #192]	; (402974 <write_image_to_file+0xe0>)
  4028b4:	2200      	movs	r2, #0
  4028b6:	701a      	strb	r2, [r3, #0]
	while(!Ready2TransferFlag){
  4028b8:	e004      	b.n	4028c4 <write_image_to_file+0x30>
		if (counts>3){
  4028ba:	4b2e      	ldr	r3, [pc, #184]	; (402974 <write_image_to_file+0xe0>)
  4028bc:	781b      	ldrb	r3, [r3, #0]
  4028be:	b2db      	uxtb	r3, r3
  4028c0:	2b03      	cmp	r3, #3
  4028c2:	d84b      	bhi.n	40295c <write_image_to_file+0xc8>
	while(!Ready2TransferFlag){
  4028c4:	4b2c      	ldr	r3, [pc, #176]	; (402978 <write_image_to_file+0xe4>)
  4028c6:	681b      	ldr	r3, [r3, #0]
  4028c8:	2b00      	cmp	r3, #0
  4028ca:	d0f6      	beq.n	4028ba <write_image_to_file+0x26>
			return;
		}
			;}
	
	for(int i=IMG_START;i<=IMG_END;i++){
  4028cc:	4b2b      	ldr	r3, [pc, #172]	; (40297c <write_image_to_file+0xe8>)
  4028ce:	681b      	ldr	r3, [r3, #0]
  4028d0:	667b      	str	r3, [r7, #100]	; 0x64
  4028d2:	e00a      	b.n	4028ea <write_image_to_file+0x56>
		usart_putchar(WIFI_USART,IMG_BUFFER[i]);
  4028d4:	4a2a      	ldr	r2, [pc, #168]	; (402980 <write_image_to_file+0xec>)
  4028d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4028d8:	4413      	add	r3, r2
  4028da:	781b      	ldrb	r3, [r3, #0]
  4028dc:	4619      	mov	r1, r3
  4028de:	4829      	ldr	r0, [pc, #164]	; (402984 <write_image_to_file+0xf0>)
  4028e0:	4b29      	ldr	r3, [pc, #164]	; (402988 <write_image_to_file+0xf4>)
  4028e2:	4798      	blx	r3
	for(int i=IMG_START;i<=IMG_END;i++){
  4028e4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  4028e6:	3301      	adds	r3, #1
  4028e8:	667b      	str	r3, [r7, #100]	; 0x64
  4028ea:	4b28      	ldr	r3, [pc, #160]	; (40298c <write_image_to_file+0xf8>)
  4028ec:	681b      	ldr	r3, [r3, #0]
  4028ee:	6e7a      	ldr	r2, [r7, #100]	; 0x64
  4028f0:	429a      	cmp	r2, r3
  4028f2:	ddef      	ble.n	4028d4 <write_image_to_file+0x40>
	}
	
	Ready2TransferFlag = 0;
  4028f4:	4b20      	ldr	r3, [pc, #128]	; (402978 <write_image_to_file+0xe4>)
  4028f6:	2200      	movs	r2, #0
  4028f8:	601a      	str	r2, [r3, #0]
	delay_ms(50);
  4028fa:	4b25      	ldr	r3, [pc, #148]	; (402990 <write_image_to_file+0xfc>)
  4028fc:	4798      	blx	r3
  4028fe:	4603      	mov	r3, r0
  402900:	4619      	mov	r1, r3
  402902:	f04f 0200 	mov.w	r2, #0
  402906:	460b      	mov	r3, r1
  402908:	4614      	mov	r4, r2
  40290a:	18db      	adds	r3, r3, r3
  40290c:	eb44 0404 	adc.w	r4, r4, r4
  402910:	185b      	adds	r3, r3, r1
  402912:	eb44 0402 	adc.w	r4, r4, r2
  402916:	00e6      	lsls	r6, r4, #3
  402918:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  40291c:	00dd      	lsls	r5, r3, #3
  40291e:	462b      	mov	r3, r5
  402920:	4634      	mov	r4, r6
  402922:	185b      	adds	r3, r3, r1
  402924:	eb44 0402 	adc.w	r4, r4, r2
  402928:	18db      	adds	r3, r3, r3
  40292a:	eb44 0404 	adc.w	r4, r4, r4
  40292e:	4619      	mov	r1, r3
  402930:	4622      	mov	r2, r4
  402932:	f243 63af 	movw	r3, #13999	; 0x36af
  402936:	f04f 0400 	mov.w	r4, #0
  40293a:	18cd      	adds	r5, r1, r3
  40293c:	eb42 0604 	adc.w	r6, r2, r4
  402940:	4628      	mov	r0, r5
  402942:	4631      	mov	r1, r6
  402944:	4c13      	ldr	r4, [pc, #76]	; (402994 <write_image_to_file+0x100>)
  402946:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40294a:	f04f 0300 	mov.w	r3, #0
  40294e:	47a0      	blx	r4
  402950:	4603      	mov	r3, r0
  402952:	460c      	mov	r4, r1
  402954:	4618      	mov	r0, r3
  402956:	4b10      	ldr	r3, [pc, #64]	; (402998 <write_image_to_file+0x104>)
  402958:	4798      	blx	r3
  40295a:	e000      	b.n	40295e <write_image_to_file+0xca>
			return;
  40295c:	bf00      	nop
  40295e:	376c      	adds	r7, #108	; 0x6c
  402960:	46bd      	mov	sp, r7
  402962:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402964:	20000a58 	.word	0x20000a58
  402968:	00408f18 	.word	0x00408f18
  40296c:	0040376d 	.word	0x0040376d
  402970:	00402839 	.word	0x00402839
  402974:	20019160 	.word	0x20019160
  402978:	20000a6c 	.word	0x20000a6c
  40297c:	20019158 	.word	0x20019158
  402980:	20000ab8 	.word	0x20000ab8
  402984:	40024000 	.word	0x40024000
  402988:	00400921 	.word	0x00400921
  40298c:	2001915c 	.word	0x2001915c
  402990:	00402545 	.word	0x00402545
  402994:	00403371 	.word	0x00403371
  402998:	20000001 	.word	0x20000001

0040299c <sysclk_enable_peripheral_clock>:
{
  40299c:	b580      	push	{r7, lr}
  40299e:	b082      	sub	sp, #8
  4029a0:	af00      	add	r7, sp, #0
  4029a2:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4029a4:	6878      	ldr	r0, [r7, #4]
  4029a6:	4b03      	ldr	r3, [pc, #12]	; (4029b4 <sysclk_enable_peripheral_clock+0x18>)
  4029a8:	4798      	blx	r3
}
  4029aa:	bf00      	nop
  4029ac:	3708      	adds	r7, #8
  4029ae:	46bd      	mov	sp, r7
  4029b0:	bd80      	pop	{r7, pc}
  4029b2:	bf00      	nop
  4029b4:	004016d5 	.word	0x004016d5

004029b8 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  4029b8:	b580      	push	{r7, lr}
  4029ba:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  4029bc:	200b      	movs	r0, #11
  4029be:	4b03      	ldr	r3, [pc, #12]	; (4029cc <ioport_init+0x14>)
  4029c0:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  4029c2:	200c      	movs	r0, #12
  4029c4:	4b01      	ldr	r3, [pc, #4]	; (4029cc <ioport_init+0x14>)
  4029c6:	4798      	blx	r3
	arch_ioport_init();
}
  4029c8:	bf00      	nop
  4029ca:	bd80      	pop	{r7, pc}
  4029cc:	0040299d 	.word	0x0040299d

004029d0 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4029d0:	b480      	push	{r7}
  4029d2:	b08d      	sub	sp, #52	; 0x34
  4029d4:	af00      	add	r7, sp, #0
  4029d6:	6078      	str	r0, [r7, #4]
  4029d8:	6039      	str	r1, [r7, #0]
  4029da:	687b      	ldr	r3, [r7, #4]
  4029dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  4029de:	683b      	ldr	r3, [r7, #0]
  4029e0:	62bb      	str	r3, [r7, #40]	; 0x28
  4029e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4029e4:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4029e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4029e8:	095a      	lsrs	r2, r3, #5
  4029ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4029ec:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4029ee:	6a3b      	ldr	r3, [r7, #32]
  4029f0:	f003 031f 	and.w	r3, r3, #31
  4029f4:	2101      	movs	r1, #1
  4029f6:	fa01 f303 	lsl.w	r3, r1, r3
  4029fa:	61fa      	str	r2, [r7, #28]
  4029fc:	61bb      	str	r3, [r7, #24]
  4029fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
  402a00:	617b      	str	r3, [r7, #20]
  402a02:	69fb      	ldr	r3, [r7, #28]
  402a04:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a06:	693b      	ldr	r3, [r7, #16]
  402a08:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a0c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a10:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  402a12:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  402a14:	697b      	ldr	r3, [r7, #20]
  402a16:	f003 0308 	and.w	r3, r3, #8
  402a1a:	2b00      	cmp	r3, #0
  402a1c:	d003      	beq.n	402a26 <ioport_set_pin_mode+0x56>
		base->PIO_PUER = mask;
  402a1e:	68fb      	ldr	r3, [r7, #12]
  402a20:	69ba      	ldr	r2, [r7, #24]
  402a22:	665a      	str	r2, [r3, #100]	; 0x64
  402a24:	e002      	b.n	402a2c <ioport_set_pin_mode+0x5c>
	} else {
		base->PIO_PUDR = mask;
  402a26:	68fb      	ldr	r3, [r7, #12]
  402a28:	69ba      	ldr	r2, [r7, #24]
  402a2a:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  402a2c:	697b      	ldr	r3, [r7, #20]
  402a2e:	f003 0310 	and.w	r3, r3, #16
  402a32:	2b00      	cmp	r3, #0
  402a34:	d004      	beq.n	402a40 <ioport_set_pin_mode+0x70>
		base->PIO_PPDER = mask;
  402a36:	68fb      	ldr	r3, [r7, #12]
  402a38:	69ba      	ldr	r2, [r7, #24]
  402a3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  402a3e:	e003      	b.n	402a48 <ioport_set_pin_mode+0x78>
	} else {
		base->PIO_PPDDR = mask;
  402a40:	68fb      	ldr	r3, [r7, #12]
  402a42:	69ba      	ldr	r2, [r7, #24]
  402a44:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  402a48:	697b      	ldr	r3, [r7, #20]
  402a4a:	f003 0320 	and.w	r3, r3, #32
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d003      	beq.n	402a5a <ioport_set_pin_mode+0x8a>
		base->PIO_MDER = mask;
  402a52:	68fb      	ldr	r3, [r7, #12]
  402a54:	69ba      	ldr	r2, [r7, #24]
  402a56:	651a      	str	r2, [r3, #80]	; 0x50
  402a58:	e002      	b.n	402a60 <ioport_set_pin_mode+0x90>
	} else {
		base->PIO_MDDR = mask;
  402a5a:	68fb      	ldr	r3, [r7, #12]
  402a5c:	69ba      	ldr	r2, [r7, #24]
  402a5e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  402a60:	697b      	ldr	r3, [r7, #20]
  402a62:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  402a66:	2b00      	cmp	r3, #0
  402a68:	d003      	beq.n	402a72 <ioport_set_pin_mode+0xa2>
		base->PIO_IFER = mask;
  402a6a:	68fb      	ldr	r3, [r7, #12]
  402a6c:	69ba      	ldr	r2, [r7, #24]
  402a6e:	621a      	str	r2, [r3, #32]
  402a70:	e002      	b.n	402a78 <ioport_set_pin_mode+0xa8>
	} else {
		base->PIO_IFDR = mask;
  402a72:	68fb      	ldr	r3, [r7, #12]
  402a74:	69ba      	ldr	r2, [r7, #24]
  402a76:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  402a78:	697b      	ldr	r3, [r7, #20]
  402a7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a7e:	2b00      	cmp	r3, #0
  402a80:	d004      	beq.n	402a8c <ioport_set_pin_mode+0xbc>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  402a82:	68fb      	ldr	r3, [r7, #12]
  402a84:	69ba      	ldr	r2, [r7, #24]
  402a86:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  402a8a:	e003      	b.n	402a94 <ioport_set_pin_mode+0xc4>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  402a8c:	68fb      	ldr	r3, [r7, #12]
  402a8e:	69ba      	ldr	r2, [r7, #24]
  402a90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402a94:	697b      	ldr	r3, [r7, #20]
  402a96:	f003 0301 	and.w	r3, r3, #1
  402a9a:	2b00      	cmp	r3, #0
  402a9c:	d006      	beq.n	402aac <ioport_set_pin_mode+0xdc>
		base->PIO_ABCDSR[0] |= mask;
  402a9e:	68fb      	ldr	r3, [r7, #12]
  402aa0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402aa2:	69bb      	ldr	r3, [r7, #24]
  402aa4:	431a      	orrs	r2, r3
  402aa6:	68fb      	ldr	r3, [r7, #12]
  402aa8:	671a      	str	r2, [r3, #112]	; 0x70
  402aaa:	e006      	b.n	402aba <ioport_set_pin_mode+0xea>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  402aac:	68fb      	ldr	r3, [r7, #12]
  402aae:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402ab0:	69bb      	ldr	r3, [r7, #24]
  402ab2:	43db      	mvns	r3, r3
  402ab4:	401a      	ands	r2, r3
  402ab6:	68fb      	ldr	r3, [r7, #12]
  402ab8:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  402aba:	697b      	ldr	r3, [r7, #20]
  402abc:	f003 0302 	and.w	r3, r3, #2
  402ac0:	2b00      	cmp	r3, #0
  402ac2:	d006      	beq.n	402ad2 <ioport_set_pin_mode+0x102>
		base->PIO_ABCDSR[1] |= mask;
  402ac4:	68fb      	ldr	r3, [r7, #12]
  402ac6:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402ac8:	69bb      	ldr	r3, [r7, #24]
  402aca:	431a      	orrs	r2, r3
  402acc:	68fb      	ldr	r3, [r7, #12]
  402ace:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  402ad0:	e006      	b.n	402ae0 <ioport_set_pin_mode+0x110>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  402ad2:	68fb      	ldr	r3, [r7, #12]
  402ad4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402ad6:	69bb      	ldr	r3, [r7, #24]
  402ad8:	43db      	mvns	r3, r3
  402ada:	401a      	ands	r2, r3
  402adc:	68fb      	ldr	r3, [r7, #12]
  402ade:	675a      	str	r2, [r3, #116]	; 0x74
  402ae0:	bf00      	nop
  402ae2:	3734      	adds	r7, #52	; 0x34
  402ae4:	46bd      	mov	sp, r7
  402ae6:	bc80      	pop	{r7}
  402ae8:	4770      	bx	lr

00402aea <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402aea:	b480      	push	{r7}
  402aec:	b08d      	sub	sp, #52	; 0x34
  402aee:	af00      	add	r7, sp, #0
  402af0:	6078      	str	r0, [r7, #4]
  402af2:	460b      	mov	r3, r1
  402af4:	70fb      	strb	r3, [r7, #3]
  402af6:	687b      	ldr	r3, [r7, #4]
  402af8:	62fb      	str	r3, [r7, #44]	; 0x2c
  402afa:	78fb      	ldrb	r3, [r7, #3]
  402afc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b02:	627b      	str	r3, [r7, #36]	; 0x24
  402b04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b06:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402b08:	6a3b      	ldr	r3, [r7, #32]
  402b0a:	095b      	lsrs	r3, r3, #5
  402b0c:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b0e:	69fb      	ldr	r3, [r7, #28]
  402b10:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b14:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b18:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402b1a:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402b1c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402b20:	2b01      	cmp	r3, #1
  402b22:	d109      	bne.n	402b38 <ioport_set_pin_dir+0x4e>
  402b24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b26:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402b28:	697b      	ldr	r3, [r7, #20]
  402b2a:	f003 031f 	and.w	r3, r3, #31
  402b2e:	2201      	movs	r2, #1
  402b30:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402b32:	69bb      	ldr	r3, [r7, #24]
  402b34:	611a      	str	r2, [r3, #16]
  402b36:	e00c      	b.n	402b52 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402b38:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402b3c:	2b00      	cmp	r3, #0
  402b3e:	d108      	bne.n	402b52 <ioport_set_pin_dir+0x68>
  402b40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b42:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402b44:	693b      	ldr	r3, [r7, #16]
  402b46:	f003 031f 	and.w	r3, r3, #31
  402b4a:	2201      	movs	r2, #1
  402b4c:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402b4e:	69bb      	ldr	r3, [r7, #24]
  402b50:	615a      	str	r2, [r3, #20]
  402b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402b54:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402b56:	68fb      	ldr	r3, [r7, #12]
  402b58:	f003 031f 	and.w	r3, r3, #31
  402b5c:	2201      	movs	r2, #1
  402b5e:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402b60:	69bb      	ldr	r3, [r7, #24]
  402b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402b66:	bf00      	nop
  402b68:	3734      	adds	r7, #52	; 0x34
  402b6a:	46bd      	mov	sp, r7
  402b6c:	bc80      	pop	{r7}
  402b6e:	4770      	bx	lr

00402b70 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402b70:	b480      	push	{r7}
  402b72:	b08b      	sub	sp, #44	; 0x2c
  402b74:	af00      	add	r7, sp, #0
  402b76:	6078      	str	r0, [r7, #4]
  402b78:	460b      	mov	r3, r1
  402b7a:	70fb      	strb	r3, [r7, #3]
  402b7c:	687b      	ldr	r3, [r7, #4]
  402b7e:	627b      	str	r3, [r7, #36]	; 0x24
  402b80:	78fb      	ldrb	r3, [r7, #3]
  402b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b88:	61fb      	str	r3, [r7, #28]
  402b8a:	69fb      	ldr	r3, [r7, #28]
  402b8c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402b8e:	69bb      	ldr	r3, [r7, #24]
  402b90:	095b      	lsrs	r3, r3, #5
  402b92:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b94:	697b      	ldr	r3, [r7, #20]
  402b96:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b9a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b9e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402ba0:	613b      	str	r3, [r7, #16]

	if (level) {
  402ba2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402ba6:	2b00      	cmp	r3, #0
  402ba8:	d009      	beq.n	402bbe <ioport_set_pin_level+0x4e>
  402baa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bac:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402bae:	68fb      	ldr	r3, [r7, #12]
  402bb0:	f003 031f 	and.w	r3, r3, #31
  402bb4:	2201      	movs	r2, #1
  402bb6:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402bb8:	693b      	ldr	r3, [r7, #16]
  402bba:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402bbc:	e008      	b.n	402bd0 <ioport_set_pin_level+0x60>
  402bbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402bc0:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402bc2:	68bb      	ldr	r3, [r7, #8]
  402bc4:	f003 031f 	and.w	r3, r3, #31
  402bc8:	2201      	movs	r2, #1
  402bca:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402bcc:	693b      	ldr	r3, [r7, #16]
  402bce:	635a      	str	r2, [r3, #52]	; 0x34
  402bd0:	bf00      	nop
  402bd2:	372c      	adds	r7, #44	; 0x2c
  402bd4:	46bd      	mov	sp, r7
  402bd6:	bc80      	pop	{r7}
  402bd8:	4770      	bx	lr
	...

00402bdc <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  402bdc:	b580      	push	{r7, lr}
  402bde:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	ioport_init();
  402be0:	4b13      	ldr	r3, [pc, #76]	; (402c30 <board_init+0x54>)
  402be2:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_RESET_PIN, IOPORT_DIR_OUTPUT);
  402be4:	2101      	movs	r1, #1
  402be6:	2013      	movs	r0, #19
  402be8:	4b12      	ldr	r3, [pc, #72]	; (402c34 <board_init+0x58>)
  402bea:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  402bec:	2101      	movs	r1, #1
  402bee:	2013      	movs	r0, #19
  402bf0:	4b11      	ldr	r3, [pc, #68]	; (402c38 <board_init+0x5c>)
  402bf2:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_SETUP_BUTTON_PIN, IOPORT_DIR_INPUT);
  402bf4:	2100      	movs	r1, #0
  402bf6:	2002      	movs	r0, #2
  402bf8:	4b0e      	ldr	r3, [pc, #56]	; (402c34 <board_init+0x58>)
  402bfa:	4798      	blx	r3
	ioport_set_pin_mode(WIFI_SETUP_BUTTON_PIN, IOPORT_MODE_PULLUP);
  402bfc:	2108      	movs	r1, #8
  402bfe:	2002      	movs	r0, #2
  402c00:	4b0e      	ldr	r3, [pc, #56]	; (402c3c <board_init+0x60>)
  402c02:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_CTS_PIN, IOPORT_DIR_OUTPUT);
  402c04:	2101      	movs	r1, #1
  402c06:	2007      	movs	r0, #7
  402c08:	4b0a      	ldr	r3, [pc, #40]	; (402c34 <board_init+0x58>)
  402c0a:	4798      	blx	r3
	ioport_set_pin_level(WIFI_CTS_PIN, false);
  402c0c:	2100      	movs	r1, #0
  402c0e:	2007      	movs	r0, #7
  402c10:	4b09      	ldr	r3, [pc, #36]	; (402c38 <board_init+0x5c>)
  402c12:	4798      	blx	r3
	
	//Pull RST pin of Camera high
	ioport_set_pin_dir(CAM_RST_PIN, IOPORT_DIR_OUTPUT);
  402c14:	2101      	movs	r1, #1
  402c16:	2014      	movs	r0, #20
  402c18:	4b06      	ldr	r3, [pc, #24]	; (402c34 <board_init+0x58>)
  402c1a:	4798      	blx	r3
	ioport_set_pin_level(CAM_RST_PIN, true);
  402c1c:	2101      	movs	r1, #1
  402c1e:	2014      	movs	r0, #20
  402c20:	4b05      	ldr	r3, [pc, #20]	; (402c38 <board_init+0x5c>)
  402c22:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_NETWORK_STATUS_PIN, IOPORT_DIR_INPUT);
  402c24:	2100      	movs	r1, #0
  402c26:	200b      	movs	r0, #11
  402c28:	4b02      	ldr	r3, [pc, #8]	; (402c34 <board_init+0x58>)
  402c2a:	4798      	blx	r3

}
  402c2c:	bf00      	nop
  402c2e:	bd80      	pop	{r7, pc}
  402c30:	004029b9 	.word	0x004029b9
  402c34:	00402aeb 	.word	0x00402aeb
  402c38:	00402b71 	.word	0x00402b71
  402c3c:	004029d1 	.word	0x004029d1

00402c40 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402c40:	b580      	push	{r7, lr}
  402c42:	b084      	sub	sp, #16
  402c44:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402c46:	4b27      	ldr	r3, [pc, #156]	; (402ce4 <Reset_Handler+0xa4>)
  402c48:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402c4a:	4b27      	ldr	r3, [pc, #156]	; (402ce8 <Reset_Handler+0xa8>)
  402c4c:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402c4e:	68fa      	ldr	r2, [r7, #12]
  402c50:	68bb      	ldr	r3, [r7, #8]
  402c52:	429a      	cmp	r2, r3
  402c54:	d90d      	bls.n	402c72 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402c56:	e007      	b.n	402c68 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402c58:	68bb      	ldr	r3, [r7, #8]
  402c5a:	1d1a      	adds	r2, r3, #4
  402c5c:	60ba      	str	r2, [r7, #8]
  402c5e:	68fa      	ldr	r2, [r7, #12]
  402c60:	1d11      	adds	r1, r2, #4
  402c62:	60f9      	str	r1, [r7, #12]
  402c64:	6812      	ldr	r2, [r2, #0]
  402c66:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402c68:	68bb      	ldr	r3, [r7, #8]
  402c6a:	4a20      	ldr	r2, [pc, #128]	; (402cec <Reset_Handler+0xac>)
  402c6c:	4293      	cmp	r3, r2
  402c6e:	d3f3      	bcc.n	402c58 <Reset_Handler+0x18>
  402c70:	e020      	b.n	402cb4 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  402c72:	68fa      	ldr	r2, [r7, #12]
  402c74:	68bb      	ldr	r3, [r7, #8]
  402c76:	429a      	cmp	r2, r3
  402c78:	d21c      	bcs.n	402cb4 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402c7a:	4a1c      	ldr	r2, [pc, #112]	; (402cec <Reset_Handler+0xac>)
  402c7c:	4b1a      	ldr	r3, [pc, #104]	; (402ce8 <Reset_Handler+0xa8>)
  402c7e:	1ad3      	subs	r3, r2, r3
  402c80:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402c82:	68fa      	ldr	r2, [r7, #12]
  402c84:	687b      	ldr	r3, [r7, #4]
  402c86:	4413      	add	r3, r2
  402c88:	3b04      	subs	r3, #4
  402c8a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402c8c:	68ba      	ldr	r2, [r7, #8]
  402c8e:	687b      	ldr	r3, [r7, #4]
  402c90:	4413      	add	r3, r2
  402c92:	3b04      	subs	r3, #4
  402c94:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402c96:	e00a      	b.n	402cae <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402c98:	68bb      	ldr	r3, [r7, #8]
  402c9a:	1f1a      	subs	r2, r3, #4
  402c9c:	60ba      	str	r2, [r7, #8]
  402c9e:	68fa      	ldr	r2, [r7, #12]
  402ca0:	1f11      	subs	r1, r2, #4
  402ca2:	60f9      	str	r1, [r7, #12]
  402ca4:	6812      	ldr	r2, [r2, #0]
  402ca6:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402ca8:	687b      	ldr	r3, [r7, #4]
  402caa:	3b04      	subs	r3, #4
  402cac:	607b      	str	r3, [r7, #4]
  402cae:	687b      	ldr	r3, [r7, #4]
  402cb0:	2b00      	cmp	r3, #0
  402cb2:	d1f1      	bne.n	402c98 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402cb4:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402cb6:	4b0e      	ldr	r3, [pc, #56]	; (402cf0 <Reset_Handler+0xb0>)
  402cb8:	60bb      	str	r3, [r7, #8]
  402cba:	e004      	b.n	402cc6 <Reset_Handler+0x86>
		*pDest++ = 0;
  402cbc:	68bb      	ldr	r3, [r7, #8]
  402cbe:	1d1a      	adds	r2, r3, #4
  402cc0:	60ba      	str	r2, [r7, #8]
  402cc2:	2200      	movs	r2, #0
  402cc4:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402cc6:	68bb      	ldr	r3, [r7, #8]
  402cc8:	4a0a      	ldr	r2, [pc, #40]	; (402cf4 <Reset_Handler+0xb4>)
  402cca:	4293      	cmp	r3, r2
  402ccc:	d3f6      	bcc.n	402cbc <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402cce:	4b0a      	ldr	r3, [pc, #40]	; (402cf8 <Reset_Handler+0xb8>)
  402cd0:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402cd2:	4a0a      	ldr	r2, [pc, #40]	; (402cfc <Reset_Handler+0xbc>)
  402cd4:	68fb      	ldr	r3, [r7, #12]
  402cd6:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402cd8:	4b09      	ldr	r3, [pc, #36]	; (402d00 <Reset_Handler+0xc0>)
  402cda:	4798      	blx	r3

	/* Branch to main function */
	main();
  402cdc:	4b09      	ldr	r3, [pc, #36]	; (402d04 <Reset_Handler+0xc4>)
  402cde:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402ce0:	e7fe      	b.n	402ce0 <Reset_Handler+0xa0>
  402ce2:	bf00      	nop
  402ce4:	00409224 	.word	0x00409224
  402ce8:	20000000 	.word	0x20000000
  402cec:	200009c0 	.word	0x200009c0
  402cf0:	200009c0 	.word	0x200009c0
  402cf4:	20019574 	.word	0x20019574
  402cf8:	00400000 	.word	0x00400000
  402cfc:	e000ed00 	.word	0xe000ed00
  402d00:	00403681 	.word	0x00403681
  402d04:	004030f1 	.word	0x004030f1

00402d08 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402d08:	b480      	push	{r7}
  402d0a:	af00      	add	r7, sp, #0
	while (1) {
  402d0c:	e7fe      	b.n	402d0c <Dummy_Handler+0x4>
	...

00402d10 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402d10:	b480      	push	{r7}
  402d12:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402d14:	4b5d      	ldr	r3, [pc, #372]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d18:	f003 0303 	and.w	r3, r3, #3
  402d1c:	2b03      	cmp	r3, #3
  402d1e:	f200 8096 	bhi.w	402e4e <SystemCoreClockUpdate+0x13e>
  402d22:	a201      	add	r2, pc, #4	; (adr r2, 402d28 <SystemCoreClockUpdate+0x18>)
  402d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402d28:	00402d39 	.word	0x00402d39
  402d2c:	00402d59 	.word	0x00402d59
  402d30:	00402da3 	.word	0x00402da3
  402d34:	00402da3 	.word	0x00402da3
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402d38:	4b55      	ldr	r3, [pc, #340]	; (402e90 <SystemCoreClockUpdate+0x180>)
  402d3a:	695b      	ldr	r3, [r3, #20]
  402d3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402d40:	2b00      	cmp	r3, #0
  402d42:	d004      	beq.n	402d4e <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402d44:	4b53      	ldr	r3, [pc, #332]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d46:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402d4a:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402d4c:	e080      	b.n	402e50 <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402d4e:	4b51      	ldr	r3, [pc, #324]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d50:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402d54:	601a      	str	r2, [r3, #0]
		break;
  402d56:	e07b      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d58:	4b4c      	ldr	r3, [pc, #304]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d5a:	6a1b      	ldr	r3, [r3, #32]
  402d5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d60:	2b00      	cmp	r3, #0
  402d62:	d003      	beq.n	402d6c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402d64:	4b4b      	ldr	r3, [pc, #300]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d66:	4a4c      	ldr	r2, [pc, #304]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402d68:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402d6a:	e071      	b.n	402e50 <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d6c:	4b49      	ldr	r3, [pc, #292]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d6e:	4a4b      	ldr	r2, [pc, #300]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402d70:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d72:	4b46      	ldr	r3, [pc, #280]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402d74:	6a1b      	ldr	r3, [r3, #32]
  402d76:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d7a:	2b10      	cmp	r3, #16
  402d7c:	d008      	beq.n	402d90 <SystemCoreClockUpdate+0x80>
  402d7e:	2b20      	cmp	r3, #32
  402d80:	d00a      	beq.n	402d98 <SystemCoreClockUpdate+0x88>
  402d82:	2b00      	cmp	r3, #0
  402d84:	d000      	beq.n	402d88 <SystemCoreClockUpdate+0x78>
			break;
  402d86:	e00b      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d88:	4b42      	ldr	r3, [pc, #264]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d8a:	4a44      	ldr	r2, [pc, #272]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402d8c:	601a      	str	r2, [r3, #0]
			break;
  402d8e:	e007      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d90:	4b40      	ldr	r3, [pc, #256]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d92:	4a43      	ldr	r2, [pc, #268]	; (402ea0 <SystemCoreClockUpdate+0x190>)
  402d94:	601a      	str	r2, [r3, #0]
			break;
  402d96:	e003      	b.n	402da0 <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d98:	4b3e      	ldr	r3, [pc, #248]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402d9a:	4a3f      	ldr	r2, [pc, #252]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402d9c:	601a      	str	r2, [r3, #0]
			break;
  402d9e:	bf00      	nop
		break;
  402da0:	e056      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402da2:	4b3a      	ldr	r3, [pc, #232]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402da4:	6a1b      	ldr	r3, [r3, #32]
  402da6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402daa:	2b00      	cmp	r3, #0
  402dac:	d003      	beq.n	402db6 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402dae:	4b39      	ldr	r3, [pc, #228]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402db0:	4a39      	ldr	r2, [pc, #228]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402db2:	601a      	str	r2, [r3, #0]
  402db4:	e019      	b.n	402dea <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402db6:	4b37      	ldr	r3, [pc, #220]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402db8:	4a38      	ldr	r2, [pc, #224]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402dba:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402dbc:	4b33      	ldr	r3, [pc, #204]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402dbe:	6a1b      	ldr	r3, [r3, #32]
  402dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402dc4:	2b10      	cmp	r3, #16
  402dc6:	d008      	beq.n	402dda <SystemCoreClockUpdate+0xca>
  402dc8:	2b20      	cmp	r3, #32
  402dca:	d00a      	beq.n	402de2 <SystemCoreClockUpdate+0xd2>
  402dcc:	2b00      	cmp	r3, #0
  402dce:	d000      	beq.n	402dd2 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402dd0:	e00b      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402dd2:	4b30      	ldr	r3, [pc, #192]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402dd4:	4a31      	ldr	r2, [pc, #196]	; (402e9c <SystemCoreClockUpdate+0x18c>)
  402dd6:	601a      	str	r2, [r3, #0]
					break;
  402dd8:	e007      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402dda:	4b2e      	ldr	r3, [pc, #184]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402ddc:	4a30      	ldr	r2, [pc, #192]	; (402ea0 <SystemCoreClockUpdate+0x190>)
  402dde:	601a      	str	r2, [r3, #0]
					break;
  402de0:	e003      	b.n	402dea <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402de2:	4b2c      	ldr	r3, [pc, #176]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402de4:	4a2c      	ldr	r2, [pc, #176]	; (402e98 <SystemCoreClockUpdate+0x188>)
  402de6:	601a      	str	r2, [r3, #0]
					break;
  402de8:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402dea:	4b28      	ldr	r3, [pc, #160]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dee:	f003 0303 	and.w	r3, r3, #3
  402df2:	2b02      	cmp	r3, #2
  402df4:	d115      	bne.n	402e22 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402df6:	4b25      	ldr	r3, [pc, #148]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402dfa:	0c1b      	lsrs	r3, r3, #16
  402dfc:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e00:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402e02:	4a24      	ldr	r2, [pc, #144]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e04:	6812      	ldr	r2, [r2, #0]
  402e06:	fb02 f303 	mul.w	r3, r2, r3
  402e0a:	4a22      	ldr	r2, [pc, #136]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e0c:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402e0e:	4b1f      	ldr	r3, [pc, #124]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402e12:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402e14:	4a1f      	ldr	r2, [pc, #124]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e16:	6812      	ldr	r2, [r2, #0]
  402e18:	fbb2 f3f3 	udiv	r3, r2, r3
  402e1c:	4a1d      	ldr	r2, [pc, #116]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e1e:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402e20:	e016      	b.n	402e50 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402e22:	4b1a      	ldr	r3, [pc, #104]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402e26:	0c1b      	lsrs	r3, r3, #16
  402e28:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402e2c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402e2e:	4a19      	ldr	r2, [pc, #100]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e30:	6812      	ldr	r2, [r2, #0]
  402e32:	fb02 f303 	mul.w	r3, r2, r3
  402e36:	4a17      	ldr	r2, [pc, #92]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e38:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402e3a:	4b14      	ldr	r3, [pc, #80]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402e3e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402e40:	4a14      	ldr	r2, [pc, #80]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e42:	6812      	ldr	r2, [r2, #0]
  402e44:	fbb2 f3f3 	udiv	r3, r2, r3
  402e48:	4a12      	ldr	r2, [pc, #72]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e4a:	6013      	str	r3, [r2, #0]
		break;
  402e4c:	e000      	b.n	402e50 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402e4e:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402e50:	4b0e      	ldr	r3, [pc, #56]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e54:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e58:	2b70      	cmp	r3, #112	; 0x70
  402e5a:	d108      	bne.n	402e6e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402e5c:	4b0d      	ldr	r3, [pc, #52]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e5e:	681b      	ldr	r3, [r3, #0]
  402e60:	4a10      	ldr	r2, [pc, #64]	; (402ea4 <SystemCoreClockUpdate+0x194>)
  402e62:	fba2 2303 	umull	r2, r3, r2, r3
  402e66:	085b      	lsrs	r3, r3, #1
  402e68:	4a0a      	ldr	r2, [pc, #40]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e6a:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402e6c:	e00a      	b.n	402e84 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402e6e:	4b07      	ldr	r3, [pc, #28]	; (402e8c <SystemCoreClockUpdate+0x17c>)
  402e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402e72:	091b      	lsrs	r3, r3, #4
  402e74:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402e78:	4a06      	ldr	r2, [pc, #24]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e7a:	6812      	ldr	r2, [r2, #0]
  402e7c:	fa22 f303 	lsr.w	r3, r2, r3
  402e80:	4a04      	ldr	r2, [pc, #16]	; (402e94 <SystemCoreClockUpdate+0x184>)
  402e82:	6013      	str	r3, [r2, #0]
}
  402e84:	bf00      	nop
  402e86:	46bd      	mov	sp, r7
  402e88:	bc80      	pop	{r7}
  402e8a:	4770      	bx	lr
  402e8c:	400e0400 	.word	0x400e0400
  402e90:	400e1410 	.word	0x400e1410
  402e94:	2000000c 	.word	0x2000000c
  402e98:	00b71b00 	.word	0x00b71b00
  402e9c:	003d0900 	.word	0x003d0900
  402ea0:	007a1200 	.word	0x007a1200
  402ea4:	aaaaaaab 	.word	0xaaaaaaab

00402ea8 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402ea8:	b480      	push	{r7}
  402eaa:	b083      	sub	sp, #12
  402eac:	af00      	add	r7, sp, #0
  402eae:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402eb0:	687b      	ldr	r3, [r7, #4]
  402eb2:	4a18      	ldr	r2, [pc, #96]	; (402f14 <system_init_flash+0x6c>)
  402eb4:	4293      	cmp	r3, r2
  402eb6:	d804      	bhi.n	402ec2 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402eb8:	4b17      	ldr	r3, [pc, #92]	; (402f18 <system_init_flash+0x70>)
  402eba:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402ebe:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402ec0:	e023      	b.n	402f0a <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402ec2:	687b      	ldr	r3, [r7, #4]
  402ec4:	4a15      	ldr	r2, [pc, #84]	; (402f1c <system_init_flash+0x74>)
  402ec6:	4293      	cmp	r3, r2
  402ec8:	d803      	bhi.n	402ed2 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402eca:	4b13      	ldr	r3, [pc, #76]	; (402f18 <system_init_flash+0x70>)
  402ecc:	4a14      	ldr	r2, [pc, #80]	; (402f20 <system_init_flash+0x78>)
  402ece:	601a      	str	r2, [r3, #0]
}
  402ed0:	e01b      	b.n	402f0a <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402ed2:	687b      	ldr	r3, [r7, #4]
  402ed4:	4a13      	ldr	r2, [pc, #76]	; (402f24 <system_init_flash+0x7c>)
  402ed6:	4293      	cmp	r3, r2
  402ed8:	d803      	bhi.n	402ee2 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402eda:	4b0f      	ldr	r3, [pc, #60]	; (402f18 <system_init_flash+0x70>)
  402edc:	4a12      	ldr	r2, [pc, #72]	; (402f28 <system_init_flash+0x80>)
  402ede:	601a      	str	r2, [r3, #0]
}
  402ee0:	e013      	b.n	402f0a <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402ee2:	687b      	ldr	r3, [r7, #4]
  402ee4:	4a11      	ldr	r2, [pc, #68]	; (402f2c <system_init_flash+0x84>)
  402ee6:	4293      	cmp	r3, r2
  402ee8:	d803      	bhi.n	402ef2 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402eea:	4b0b      	ldr	r3, [pc, #44]	; (402f18 <system_init_flash+0x70>)
  402eec:	4a10      	ldr	r2, [pc, #64]	; (402f30 <system_init_flash+0x88>)
  402eee:	601a      	str	r2, [r3, #0]
}
  402ef0:	e00b      	b.n	402f0a <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402ef2:	687b      	ldr	r3, [r7, #4]
  402ef4:	4a0f      	ldr	r2, [pc, #60]	; (402f34 <system_init_flash+0x8c>)
  402ef6:	4293      	cmp	r3, r2
  402ef8:	d804      	bhi.n	402f04 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402efa:	4b07      	ldr	r3, [pc, #28]	; (402f18 <system_init_flash+0x70>)
  402efc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402f00:	601a      	str	r2, [r3, #0]
}
  402f02:	e002      	b.n	402f0a <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402f04:	4b04      	ldr	r3, [pc, #16]	; (402f18 <system_init_flash+0x70>)
  402f06:	4a0c      	ldr	r2, [pc, #48]	; (402f38 <system_init_flash+0x90>)
  402f08:	601a      	str	r2, [r3, #0]
}
  402f0a:	bf00      	nop
  402f0c:	370c      	adds	r7, #12
  402f0e:	46bd      	mov	sp, r7
  402f10:	bc80      	pop	{r7}
  402f12:	4770      	bx	lr
  402f14:	01312cff 	.word	0x01312cff
  402f18:	400e0a00 	.word	0x400e0a00
  402f1c:	026259ff 	.word	0x026259ff
  402f20:	04000100 	.word	0x04000100
  402f24:	039386ff 	.word	0x039386ff
  402f28:	04000200 	.word	0x04000200
  402f2c:	04c4b3ff 	.word	0x04c4b3ff
  402f30:	04000300 	.word	0x04000300
  402f34:	05f5e0ff 	.word	0x05f5e0ff
  402f38:	04000500 	.word	0x04000500

00402f3c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402f3c:	b480      	push	{r7}
  402f3e:	b085      	sub	sp, #20
  402f40:	af00      	add	r7, sp, #0
  402f42:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402f44:	4b10      	ldr	r3, [pc, #64]	; (402f88 <_sbrk+0x4c>)
  402f46:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402f48:	4b10      	ldr	r3, [pc, #64]	; (402f8c <_sbrk+0x50>)
  402f4a:	681b      	ldr	r3, [r3, #0]
  402f4c:	2b00      	cmp	r3, #0
  402f4e:	d102      	bne.n	402f56 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402f50:	4b0e      	ldr	r3, [pc, #56]	; (402f8c <_sbrk+0x50>)
  402f52:	4a0f      	ldr	r2, [pc, #60]	; (402f90 <_sbrk+0x54>)
  402f54:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402f56:	4b0d      	ldr	r3, [pc, #52]	; (402f8c <_sbrk+0x50>)
  402f58:	681b      	ldr	r3, [r3, #0]
  402f5a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402f5c:	68ba      	ldr	r2, [r7, #8]
  402f5e:	687b      	ldr	r3, [r7, #4]
  402f60:	441a      	add	r2, r3
  402f62:	68fb      	ldr	r3, [r7, #12]
  402f64:	429a      	cmp	r2, r3
  402f66:	dd02      	ble.n	402f6e <_sbrk+0x32>
		return (caddr_t) -1;	
  402f68:	f04f 33ff 	mov.w	r3, #4294967295
  402f6c:	e006      	b.n	402f7c <_sbrk+0x40>
	}

	heap += incr;
  402f6e:	4b07      	ldr	r3, [pc, #28]	; (402f8c <_sbrk+0x50>)
  402f70:	681a      	ldr	r2, [r3, #0]
  402f72:	687b      	ldr	r3, [r7, #4]
  402f74:	4413      	add	r3, r2
  402f76:	4a05      	ldr	r2, [pc, #20]	; (402f8c <_sbrk+0x50>)
  402f78:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402f7a:	68bb      	ldr	r3, [r7, #8]
}
  402f7c:	4618      	mov	r0, r3
  402f7e:	3714      	adds	r7, #20
  402f80:	46bd      	mov	sp, r7
  402f82:	bc80      	pop	{r7}
  402f84:	4770      	bx	lr
  402f86:	bf00      	nop
  402f88:	2001fffc 	.word	0x2001fffc
  402f8c:	20000a7c 	.word	0x20000a7c
  402f90:	2001c578 	.word	0x2001c578

00402f94 <osc_get_rate>:
{
  402f94:	b480      	push	{r7}
  402f96:	b083      	sub	sp, #12
  402f98:	af00      	add	r7, sp, #0
  402f9a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402f9c:	687b      	ldr	r3, [r7, #4]
  402f9e:	2b07      	cmp	r3, #7
  402fa0:	d825      	bhi.n	402fee <osc_get_rate+0x5a>
  402fa2:	a201      	add	r2, pc, #4	; (adr r2, 402fa8 <osc_get_rate+0x14>)
  402fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402fa8:	00402fc9 	.word	0x00402fc9
  402fac:	00402fcf 	.word	0x00402fcf
  402fb0:	00402fd5 	.word	0x00402fd5
  402fb4:	00402fdb 	.word	0x00402fdb
  402fb8:	00402fdf 	.word	0x00402fdf
  402fbc:	00402fe3 	.word	0x00402fe3
  402fc0:	00402fe7 	.word	0x00402fe7
  402fc4:	00402feb 	.word	0x00402feb
		return OSC_SLCK_32K_RC_HZ;
  402fc8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402fcc:	e010      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402fce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402fd2:	e00d      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402fd4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402fd8:	e00a      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402fda:	4b08      	ldr	r3, [pc, #32]	; (402ffc <osc_get_rate+0x68>)
  402fdc:	e008      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402fde:	4b08      	ldr	r3, [pc, #32]	; (403000 <osc_get_rate+0x6c>)
  402fe0:	e006      	b.n	402ff0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402fe2:	4b08      	ldr	r3, [pc, #32]	; (403004 <osc_get_rate+0x70>)
  402fe4:	e004      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402fe6:	4b07      	ldr	r3, [pc, #28]	; (403004 <osc_get_rate+0x70>)
  402fe8:	e002      	b.n	402ff0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402fea:	4b06      	ldr	r3, [pc, #24]	; (403004 <osc_get_rate+0x70>)
  402fec:	e000      	b.n	402ff0 <osc_get_rate+0x5c>
	return 0;
  402fee:	2300      	movs	r3, #0
}
  402ff0:	4618      	mov	r0, r3
  402ff2:	370c      	adds	r7, #12
  402ff4:	46bd      	mov	sp, r7
  402ff6:	bc80      	pop	{r7}
  402ff8:	4770      	bx	lr
  402ffa:	bf00      	nop
  402ffc:	003d0900 	.word	0x003d0900
  403000:	007a1200 	.word	0x007a1200
  403004:	00b71b00 	.word	0x00b71b00

00403008 <sysclk_get_main_hz>:
{
  403008:	b580      	push	{r7, lr}
  40300a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40300c:	2006      	movs	r0, #6
  40300e:	4b04      	ldr	r3, [pc, #16]	; (403020 <sysclk_get_main_hz+0x18>)
  403010:	4798      	blx	r3
  403012:	4602      	mov	r2, r0
  403014:	4613      	mov	r3, r2
  403016:	009b      	lsls	r3, r3, #2
  403018:	4413      	add	r3, r2
  40301a:	009b      	lsls	r3, r3, #2
}
  40301c:	4618      	mov	r0, r3
  40301e:	bd80      	pop	{r7, pc}
  403020:	00402f95 	.word	0x00402f95

00403024 <sysclk_get_cpu_hz>:
{
  403024:	b580      	push	{r7, lr}
  403026:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  403028:	4b02      	ldr	r3, [pc, #8]	; (403034 <sysclk_get_cpu_hz+0x10>)
  40302a:	4798      	blx	r3
  40302c:	4603      	mov	r3, r0
  40302e:	085b      	lsrs	r3, r3, #1
}
  403030:	4618      	mov	r0, r3
  403032:	bd80      	pop	{r7, pc}
  403034:	00403009 	.word	0x00403009

00403038 <ioport_set_pin_level>:
{
  403038:	b480      	push	{r7}
  40303a:	b08b      	sub	sp, #44	; 0x2c
  40303c:	af00      	add	r7, sp, #0
  40303e:	6078      	str	r0, [r7, #4]
  403040:	460b      	mov	r3, r1
  403042:	70fb      	strb	r3, [r7, #3]
  403044:	687b      	ldr	r3, [r7, #4]
  403046:	627b      	str	r3, [r7, #36]	; 0x24
  403048:	78fb      	ldrb	r3, [r7, #3]
  40304a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40304e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403050:	61fb      	str	r3, [r7, #28]
  403052:	69fb      	ldr	r3, [r7, #28]
  403054:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  403056:	69bb      	ldr	r3, [r7, #24]
  403058:	095b      	lsrs	r3, r3, #5
  40305a:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40305c:	697b      	ldr	r3, [r7, #20]
  40305e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  403062:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403066:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  403068:	613b      	str	r3, [r7, #16]
	if (level) {
  40306a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40306e:	2b00      	cmp	r3, #0
  403070:	d009      	beq.n	403086 <ioport_set_pin_level+0x4e>
  403072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403074:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  403076:	68fb      	ldr	r3, [r7, #12]
  403078:	f003 031f 	and.w	r3, r3, #31
  40307c:	2201      	movs	r2, #1
  40307e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  403080:	693b      	ldr	r3, [r7, #16]
  403082:	631a      	str	r2, [r3, #48]	; 0x30
}
  403084:	e008      	b.n	403098 <ioport_set_pin_level+0x60>
  403086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403088:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40308a:	68bb      	ldr	r3, [r7, #8]
  40308c:	f003 031f 	and.w	r3, r3, #31
  403090:	2201      	movs	r2, #1
  403092:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403094:	693b      	ldr	r3, [r7, #16]
  403096:	635a      	str	r2, [r3, #52]	; 0x34
  403098:	bf00      	nop
  40309a:	372c      	adds	r7, #44	; 0x2c
  40309c:	46bd      	mov	sp, r7
  40309e:	bc80      	pop	{r7}
  4030a0:	4770      	bx	lr

004030a2 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  4030a2:	b480      	push	{r7}
  4030a4:	b089      	sub	sp, #36	; 0x24
  4030a6:	af00      	add	r7, sp, #0
  4030a8:	6078      	str	r0, [r7, #4]
  4030aa:	687b      	ldr	r3, [r7, #4]
  4030ac:	61fb      	str	r3, [r7, #28]
  4030ae:	69fb      	ldr	r3, [r7, #28]
  4030b0:	61bb      	str	r3, [r7, #24]
  4030b2:	69bb      	ldr	r3, [r7, #24]
  4030b4:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  4030b6:	697b      	ldr	r3, [r7, #20]
  4030b8:	095b      	lsrs	r3, r3, #5
  4030ba:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4030bc:	693b      	ldr	r3, [r7, #16]
  4030be:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4030c2:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4030c6:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4030c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  4030ca:	69fb      	ldr	r3, [r7, #28]
  4030cc:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4030ce:	68fb      	ldr	r3, [r7, #12]
  4030d0:	f003 031f 	and.w	r3, r3, #31
  4030d4:	2101      	movs	r1, #1
  4030d6:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4030da:	4013      	ands	r3, r2
  4030dc:	2b00      	cmp	r3, #0
  4030de:	bf14      	ite	ne
  4030e0:	2301      	movne	r3, #1
  4030e2:	2300      	moveq	r3, #0
  4030e4:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  4030e6:	4618      	mov	r0, r3
  4030e8:	3724      	adds	r7, #36	; 0x24
  4030ea:	46bd      	mov	sp, r7
  4030ec:	bc80      	pop	{r7}
  4030ee:	4770      	bx	lr

004030f0 <main>:
#include "camera.h"
#include "wifi.h"
#include "timer_interface.h"

int main (void)
{
  4030f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030f4:	b085      	sub	sp, #20
  4030f6:	af00      	add	r7, sp, #0
	// Initialization
	sysclk_init();
  4030f8:	4b85      	ldr	r3, [pc, #532]	; (403310 <main+0x220>)
  4030fa:	4798      	blx	r3
	wdt_disable(WDT);
  4030fc:	4885      	ldr	r0, [pc, #532]	; (403314 <main+0x224>)
  4030fe:	4b86      	ldr	r3, [pc, #536]	; (403318 <main+0x228>)
  403100:	4798      	blx	r3
	board_init();
  403102:	4b86      	ldr	r3, [pc, #536]	; (40331c <main+0x22c>)
  403104:	4798      	blx	r3
	init_camera();
  403106:	4b86      	ldr	r3, [pc, #536]	; (403320 <main+0x230>)
  403108:	4798      	blx	r3
	
	// Configure peripheral pins, Initialize WiFi and camera modules
	configure_camera();
  40310a:	4b86      	ldr	r3, [pc, #536]	; (403324 <main+0x234>)
  40310c:	4798      	blx	r3
	configure_tc();
  40310e:	4b86      	ldr	r3, [pc, #536]	; (403328 <main+0x238>)
  403110:	4798      	blx	r3
	configure_usart_wifi();
  403112:	4b86      	ldr	r3, [pc, #536]	; (40332c <main+0x23c>)
  403114:	4798      	blx	r3
	configure_wifi_comm_pin();
  403116:	4b86      	ldr	r3, [pc, #536]	; (403330 <main+0x240>)
  403118:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  40311a:	4b86      	ldr	r3, [pc, #536]	; (403334 <main+0x244>)
  40311c:	4798      	blx	r3
	
	
	// Reset wifi module
	ioport_set_pin_level(WIFI_RESET_PIN, false);
  40311e:	2100      	movs	r1, #0
  403120:	2013      	movs	r0, #19
  403122:	4b85      	ldr	r3, [pc, #532]	; (403338 <main+0x248>)
  403124:	4798      	blx	r3
	delay_ms(100);
  403126:	4b85      	ldr	r3, [pc, #532]	; (40333c <main+0x24c>)
  403128:	4798      	blx	r3
  40312a:	4603      	mov	r3, r0
  40312c:	4619      	mov	r1, r3
  40312e:	f04f 0200 	mov.w	r2, #0
  403132:	460b      	mov	r3, r1
  403134:	4614      	mov	r4, r2
  403136:	18db      	adds	r3, r3, r3
  403138:	eb44 0404 	adc.w	r4, r4, r4
  40313c:	185b      	adds	r3, r3, r1
  40313e:	eb44 0402 	adc.w	r4, r4, r2
  403142:	0166      	lsls	r6, r4, #5
  403144:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  403148:	015d      	lsls	r5, r3, #5
  40314a:	195b      	adds	r3, r3, r5
  40314c:	eb44 0406 	adc.w	r4, r4, r6
  403150:	185b      	adds	r3, r3, r1
  403152:	eb44 0402 	adc.w	r4, r4, r2
  403156:	f243 61af 	movw	r1, #13999	; 0x36af
  40315a:	f04f 0200 	mov.w	r2, #0
  40315e:	185d      	adds	r5, r3, r1
  403160:	eb44 0602 	adc.w	r6, r4, r2
  403164:	4628      	mov	r0, r5
  403166:	4631      	mov	r1, r6
  403168:	4c75      	ldr	r4, [pc, #468]	; (403340 <main+0x250>)
  40316a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40316e:	f04f 0300 	mov.w	r3, #0
  403172:	47a0      	blx	r4
  403174:	4603      	mov	r3, r0
  403176:	460c      	mov	r4, r1
  403178:	4618      	mov	r0, r3
  40317a:	4b72      	ldr	r3, [pc, #456]	; (403344 <main+0x254>)
  40317c:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  40317e:	2101      	movs	r1, #1
  403180:	2013      	movs	r0, #19
  403182:	4b6d      	ldr	r3, [pc, #436]	; (403338 <main+0x248>)
  403184:	4798      	blx	r3
	
	// Tell the WiFi to turn off the command prompt and command  echo
	write_wifi_command("set sy c p off\r\n",2);
  403186:	2102      	movs	r1, #2
  403188:	486f      	ldr	r0, [pc, #444]	; (403348 <main+0x258>)
  40318a:	4b70      	ldr	r3, [pc, #448]	; (40334c <main+0x25c>)
  40318c:	4798      	blx	r3
	write_wifi_command("set sy c e off\r\n",2);
  40318e:	2102      	movs	r1, #2
  403190:	486f      	ldr	r0, [pc, #444]	; (403350 <main+0x260>)
  403192:	4b6e      	ldr	r3, [pc, #440]	; (40334c <main+0x25c>)
  403194:	4798      	blx	r3
	
	while(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  403196:	e00a      	b.n	4031ae <main+0xbe>
		if (wifi_web_setup_flag){
  403198:	4b6e      	ldr	r3, [pc, #440]	; (403354 <main+0x264>)
  40319a:	681b      	ldr	r3, [r3, #0]
  40319c:	2b00      	cmp	r3, #0
  40319e:	d006      	beq.n	4031ae <main+0xbe>
			wifi_web_setup_flag = 0;
  4031a0:	4b6c      	ldr	r3, [pc, #432]	; (403354 <main+0x264>)
  4031a2:	2200      	movs	r2, #0
  4031a4:	601a      	str	r2, [r3, #0]
			write_wifi_command("setup web\r\n",2);
  4031a6:	2102      	movs	r1, #2
  4031a8:	486b      	ldr	r0, [pc, #428]	; (403358 <main+0x268>)
  4031aa:	4b68      	ldr	r3, [pc, #416]	; (40334c <main+0x25c>)
  4031ac:	4798      	blx	r3
	while(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  4031ae:	200b      	movs	r0, #11
  4031b0:	4b6a      	ldr	r3, [pc, #424]	; (40335c <main+0x26c>)
  4031b2:	4798      	blx	r3
  4031b4:	4603      	mov	r3, r0
  4031b6:	f083 0301 	eor.w	r3, r3, #1
  4031ba:	b2db      	uxtb	r3, r3
  4031bc:	2b00      	cmp	r3, #0
  4031be:	d1eb      	bne.n	403198 <main+0xa8>
		}
	}

	while (1){
		if (wifi_web_setup_flag){
  4031c0:	4b64      	ldr	r3, [pc, #400]	; (403354 <main+0x264>)
  4031c2:	681b      	ldr	r3, [r3, #0]
  4031c4:	2b00      	cmp	r3, #0
  4031c6:	d011      	beq.n	4031ec <main+0xfc>
			wifi_web_setup_flag = 0;
  4031c8:	4b62      	ldr	r3, [pc, #392]	; (403354 <main+0x264>)
  4031ca:	2200      	movs	r2, #0
  4031cc:	601a      	str	r2, [r3, #0]
			write_wifi_command("setup web\r\n",2);
  4031ce:	2102      	movs	r1, #2
  4031d0:	4861      	ldr	r0, [pc, #388]	; (403358 <main+0x268>)
  4031d2:	4b5e      	ldr	r3, [pc, #376]	; (40334c <main+0x25c>)
  4031d4:	4798      	blx	r3
			while(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  4031d6:	bf00      	nop
  4031d8:	200b      	movs	r0, #11
  4031da:	4b60      	ldr	r3, [pc, #384]	; (40335c <main+0x26c>)
  4031dc:	4798      	blx	r3
  4031de:	4603      	mov	r3, r0
  4031e0:	f083 0301 	eor.w	r3, r3, #1
  4031e4:	b2db      	uxtb	r3, r3
  4031e6:	2b00      	cmp	r3, #0
  4031e8:	d1f6      	bne.n	4031d8 <main+0xe8>
  4031ea:	e7e9      	b.n	4031c0 <main+0xd0>
				// wait 10 seconds. If connected before 10 seconds, break.
				// Else, reset
			}
		}
		else{
			if(!ioport_get_pin_level(WIFI_NETWORK_STATUS_PIN)){
  4031ec:	200b      	movs	r0, #11
  4031ee:	4b5b      	ldr	r3, [pc, #364]	; (40335c <main+0x26c>)
  4031f0:	4798      	blx	r3
  4031f2:	4603      	mov	r3, r0
  4031f4:	f083 0301 	eor.w	r3, r3, #1
  4031f8:	b2db      	uxtb	r3, r3
  4031fa:	2b00      	cmp	r3, #0
  4031fc:	d037      	beq.n	40326e <main+0x17e>
				// Reset wifi module
				ioport_set_pin_level(WIFI_RESET_PIN, false);
  4031fe:	2100      	movs	r1, #0
  403200:	2013      	movs	r0, #19
  403202:	4b4d      	ldr	r3, [pc, #308]	; (403338 <main+0x248>)
  403204:	4798      	blx	r3
				delay_ms(100);
  403206:	4b4d      	ldr	r3, [pc, #308]	; (40333c <main+0x24c>)
  403208:	4798      	blx	r3
  40320a:	4603      	mov	r3, r0
  40320c:	4619      	mov	r1, r3
  40320e:	f04f 0200 	mov.w	r2, #0
  403212:	460b      	mov	r3, r1
  403214:	4614      	mov	r4, r2
  403216:	18db      	adds	r3, r3, r3
  403218:	eb44 0404 	adc.w	r4, r4, r4
  40321c:	185b      	adds	r3, r3, r1
  40321e:	eb44 0402 	adc.w	r4, r4, r2
  403222:	ea4f 1944 	mov.w	r9, r4, lsl #5
  403226:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  40322a:	ea4f 1843 	mov.w	r8, r3, lsl #5
  40322e:	eb13 0308 	adds.w	r3, r3, r8
  403232:	eb44 0409 	adc.w	r4, r4, r9
  403236:	185b      	adds	r3, r3, r1
  403238:	eb44 0402 	adc.w	r4, r4, r2
  40323c:	f243 61af 	movw	r1, #13999	; 0x36af
  403240:	f04f 0200 	mov.w	r2, #0
  403244:	185d      	adds	r5, r3, r1
  403246:	eb44 0602 	adc.w	r6, r4, r2
  40324a:	4628      	mov	r0, r5
  40324c:	4631      	mov	r1, r6
  40324e:	4c3c      	ldr	r4, [pc, #240]	; (403340 <main+0x250>)
  403250:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403254:	f04f 0300 	mov.w	r3, #0
  403258:	47a0      	blx	r4
  40325a:	4603      	mov	r3, r0
  40325c:	460c      	mov	r4, r1
  40325e:	4618      	mov	r0, r3
  403260:	4b38      	ldr	r3, [pc, #224]	; (403344 <main+0x254>)
  403262:	4798      	blx	r3
				ioport_set_pin_level(WIFI_RESET_PIN, true);
  403264:	2101      	movs	r1, #1
  403266:	2013      	movs	r0, #19
  403268:	4b33      	ldr	r3, [pc, #204]	; (403338 <main+0x248>)
  40326a:	4798      	blx	r3
  40326c:	e7a8      	b.n	4031c0 <main+0xd0>
			}
			else{
				write_wifi_command("poll all\r\n",2); // checking to see any open stream
  40326e:	2102      	movs	r1, #2
  403270:	483b      	ldr	r0, [pc, #236]	; (403360 <main+0x270>)
  403272:	4b36      	ldr	r3, [pc, #216]	; (40334c <main+0x25c>)
  403274:	4798      	blx	r3
				if(StreamOpen){
  403276:	4b3b      	ldr	r3, [pc, #236]	; (403364 <main+0x274>)
  403278:	681b      	ldr	r3, [r3, #0]
  40327a:	2b00      	cmp	r3, #0
  40327c:	d007      	beq.n	40328e <main+0x19e>
					if(start_capture()){
  40327e:	4b3a      	ldr	r3, [pc, #232]	; (403368 <main+0x278>)
  403280:	4798      	blx	r3
  403282:	4603      	mov	r3, r0
  403284:	2b00      	cmp	r3, #0
  403286:	d09b      	beq.n	4031c0 <main+0xd0>
						write_image_to_file();
  403288:	4b38      	ldr	r3, [pc, #224]	; (40336c <main+0x27c>)
  40328a:	4798      	blx	r3
  40328c:	e798      	b.n	4031c0 <main+0xd0>
					}
				}
				else{
					delay_ms(1000);
  40328e:	4b2b      	ldr	r3, [pc, #172]	; (40333c <main+0x24c>)
  403290:	4798      	blx	r3
  403292:	4603      	mov	r3, r0
  403294:	4619      	mov	r1, r3
  403296:	f04f 0200 	mov.w	r2, #0
  40329a:	460b      	mov	r3, r1
  40329c:	4614      	mov	r4, r2
  40329e:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  4032a2:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  4032a6:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  4032aa:	4653      	mov	r3, sl
  4032ac:	465c      	mov	r4, fp
  4032ae:	1a5b      	subs	r3, r3, r1
  4032b0:	eb64 0402 	sbc.w	r4, r4, r2
  4032b4:	00a0      	lsls	r0, r4, #2
  4032b6:	60f8      	str	r0, [r7, #12]
  4032b8:	68f8      	ldr	r0, [r7, #12]
  4032ba:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4032be:	60f8      	str	r0, [r7, #12]
  4032c0:	009b      	lsls	r3, r3, #2
  4032c2:	60bb      	str	r3, [r7, #8]
  4032c4:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4032c8:	185b      	adds	r3, r3, r1
  4032ca:	eb44 0402 	adc.w	r4, r4, r2
  4032ce:	00e2      	lsls	r2, r4, #3
  4032d0:	607a      	str	r2, [r7, #4]
  4032d2:	687a      	ldr	r2, [r7, #4]
  4032d4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4032d8:	607a      	str	r2, [r7, #4]
  4032da:	00db      	lsls	r3, r3, #3
  4032dc:	603b      	str	r3, [r7, #0]
  4032de:	e9d7 3400 	ldrd	r3, r4, [r7]
  4032e2:	4619      	mov	r1, r3
  4032e4:	4622      	mov	r2, r4
  4032e6:	f243 63af 	movw	r3, #13999	; 0x36af
  4032ea:	f04f 0400 	mov.w	r4, #0
  4032ee:	18cd      	adds	r5, r1, r3
  4032f0:	eb42 0604 	adc.w	r6, r2, r4
  4032f4:	4628      	mov	r0, r5
  4032f6:	4631      	mov	r1, r6
  4032f8:	4c11      	ldr	r4, [pc, #68]	; (403340 <main+0x250>)
  4032fa:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4032fe:	f04f 0300 	mov.w	r3, #0
  403302:	47a0      	blx	r4
  403304:	4603      	mov	r3, r0
  403306:	460c      	mov	r4, r1
  403308:	4618      	mov	r0, r3
  40330a:	4b0e      	ldr	r3, [pc, #56]	; (403344 <main+0x254>)
  40330c:	4798      	blx	r3
		if (wifi_web_setup_flag){
  40330e:	e757      	b.n	4031c0 <main+0xd0>
  403310:	00400e7d 	.word	0x00400e7d
  403314:	400e1450 	.word	0x400e1450
  403318:	00400b79 	.word	0x00400b79
  40331c:	00402bdd 	.word	0x00402bdd
  403320:	00401a59 	.word	0x00401a59
  403324:	00401b91 	.word	0x00401b91
  403328:	004023f1 	.word	0x004023f1
  40332c:	00402641 	.word	0x00402641
  403330:	004026f1 	.word	0x004026f1
  403334:	00402741 	.word	0x00402741
  403338:	00403039 	.word	0x00403039
  40333c:	00403025 	.word	0x00403025
  403340:	00403371 	.word	0x00403371
  403344:	20000001 	.word	0x20000001
  403348:	00408f2c 	.word	0x00408f2c
  40334c:	00402839 	.word	0x00402839
  403350:	00408f40 	.word	0x00408f40
  403354:	20000a64 	.word	0x20000a64
  403358:	00408f54 	.word	0x00408f54
  40335c:	004030a3 	.word	0x004030a3
  403360:	00408f60 	.word	0x00408f60
  403364:	20000a70 	.word	0x20000a70
  403368:	00401c65 	.word	0x00401c65
  40336c:	00402895 	.word	0x00402895

00403370 <__aeabi_uldivmod>:
  403370:	b953      	cbnz	r3, 403388 <__aeabi_uldivmod+0x18>
  403372:	b94a      	cbnz	r2, 403388 <__aeabi_uldivmod+0x18>
  403374:	2900      	cmp	r1, #0
  403376:	bf08      	it	eq
  403378:	2800      	cmpeq	r0, #0
  40337a:	bf1c      	itt	ne
  40337c:	f04f 31ff 	movne.w	r1, #4294967295
  403380:	f04f 30ff 	movne.w	r0, #4294967295
  403384:	f000 b97a 	b.w	40367c <__aeabi_idiv0>
  403388:	f1ad 0c08 	sub.w	ip, sp, #8
  40338c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403390:	f000 f806 	bl	4033a0 <__udivmoddi4>
  403394:	f8dd e004 	ldr.w	lr, [sp, #4]
  403398:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40339c:	b004      	add	sp, #16
  40339e:	4770      	bx	lr

004033a0 <__udivmoddi4>:
  4033a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4033a4:	468c      	mov	ip, r1
  4033a6:	460d      	mov	r5, r1
  4033a8:	4604      	mov	r4, r0
  4033aa:	9e08      	ldr	r6, [sp, #32]
  4033ac:	2b00      	cmp	r3, #0
  4033ae:	d151      	bne.n	403454 <__udivmoddi4+0xb4>
  4033b0:	428a      	cmp	r2, r1
  4033b2:	4617      	mov	r7, r2
  4033b4:	d96d      	bls.n	403492 <__udivmoddi4+0xf2>
  4033b6:	fab2 fe82 	clz	lr, r2
  4033ba:	f1be 0f00 	cmp.w	lr, #0
  4033be:	d00b      	beq.n	4033d8 <__udivmoddi4+0x38>
  4033c0:	f1ce 0c20 	rsb	ip, lr, #32
  4033c4:	fa01 f50e 	lsl.w	r5, r1, lr
  4033c8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4033cc:	fa02 f70e 	lsl.w	r7, r2, lr
  4033d0:	ea4c 0c05 	orr.w	ip, ip, r5
  4033d4:	fa00 f40e 	lsl.w	r4, r0, lr
  4033d8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4033dc:	0c25      	lsrs	r5, r4, #16
  4033de:	fbbc f8fa 	udiv	r8, ip, sl
  4033e2:	fa1f f987 	uxth.w	r9, r7
  4033e6:	fb0a cc18 	mls	ip, sl, r8, ip
  4033ea:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4033ee:	fb08 f309 	mul.w	r3, r8, r9
  4033f2:	42ab      	cmp	r3, r5
  4033f4:	d90a      	bls.n	40340c <__udivmoddi4+0x6c>
  4033f6:	19ed      	adds	r5, r5, r7
  4033f8:	f108 32ff 	add.w	r2, r8, #4294967295
  4033fc:	f080 8123 	bcs.w	403646 <__udivmoddi4+0x2a6>
  403400:	42ab      	cmp	r3, r5
  403402:	f240 8120 	bls.w	403646 <__udivmoddi4+0x2a6>
  403406:	f1a8 0802 	sub.w	r8, r8, #2
  40340a:	443d      	add	r5, r7
  40340c:	1aed      	subs	r5, r5, r3
  40340e:	b2a4      	uxth	r4, r4
  403410:	fbb5 f0fa 	udiv	r0, r5, sl
  403414:	fb0a 5510 	mls	r5, sl, r0, r5
  403418:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  40341c:	fb00 f909 	mul.w	r9, r0, r9
  403420:	45a1      	cmp	r9, r4
  403422:	d909      	bls.n	403438 <__udivmoddi4+0x98>
  403424:	19e4      	adds	r4, r4, r7
  403426:	f100 33ff 	add.w	r3, r0, #4294967295
  40342a:	f080 810a 	bcs.w	403642 <__udivmoddi4+0x2a2>
  40342e:	45a1      	cmp	r9, r4
  403430:	f240 8107 	bls.w	403642 <__udivmoddi4+0x2a2>
  403434:	3802      	subs	r0, #2
  403436:	443c      	add	r4, r7
  403438:	eba4 0409 	sub.w	r4, r4, r9
  40343c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403440:	2100      	movs	r1, #0
  403442:	2e00      	cmp	r6, #0
  403444:	d061      	beq.n	40350a <__udivmoddi4+0x16a>
  403446:	fa24 f40e 	lsr.w	r4, r4, lr
  40344a:	2300      	movs	r3, #0
  40344c:	6034      	str	r4, [r6, #0]
  40344e:	6073      	str	r3, [r6, #4]
  403450:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403454:	428b      	cmp	r3, r1
  403456:	d907      	bls.n	403468 <__udivmoddi4+0xc8>
  403458:	2e00      	cmp	r6, #0
  40345a:	d054      	beq.n	403506 <__udivmoddi4+0x166>
  40345c:	2100      	movs	r1, #0
  40345e:	e886 0021 	stmia.w	r6, {r0, r5}
  403462:	4608      	mov	r0, r1
  403464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403468:	fab3 f183 	clz	r1, r3
  40346c:	2900      	cmp	r1, #0
  40346e:	f040 808e 	bne.w	40358e <__udivmoddi4+0x1ee>
  403472:	42ab      	cmp	r3, r5
  403474:	d302      	bcc.n	40347c <__udivmoddi4+0xdc>
  403476:	4282      	cmp	r2, r0
  403478:	f200 80fa 	bhi.w	403670 <__udivmoddi4+0x2d0>
  40347c:	1a84      	subs	r4, r0, r2
  40347e:	eb65 0503 	sbc.w	r5, r5, r3
  403482:	2001      	movs	r0, #1
  403484:	46ac      	mov	ip, r5
  403486:	2e00      	cmp	r6, #0
  403488:	d03f      	beq.n	40350a <__udivmoddi4+0x16a>
  40348a:	e886 1010 	stmia.w	r6, {r4, ip}
  40348e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403492:	b912      	cbnz	r2, 40349a <__udivmoddi4+0xfa>
  403494:	2701      	movs	r7, #1
  403496:	fbb7 f7f2 	udiv	r7, r7, r2
  40349a:	fab7 fe87 	clz	lr, r7
  40349e:	f1be 0f00 	cmp.w	lr, #0
  4034a2:	d134      	bne.n	40350e <__udivmoddi4+0x16e>
  4034a4:	1beb      	subs	r3, r5, r7
  4034a6:	0c3a      	lsrs	r2, r7, #16
  4034a8:	fa1f fc87 	uxth.w	ip, r7
  4034ac:	2101      	movs	r1, #1
  4034ae:	fbb3 f8f2 	udiv	r8, r3, r2
  4034b2:	0c25      	lsrs	r5, r4, #16
  4034b4:	fb02 3318 	mls	r3, r2, r8, r3
  4034b8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4034bc:	fb0c f308 	mul.w	r3, ip, r8
  4034c0:	42ab      	cmp	r3, r5
  4034c2:	d907      	bls.n	4034d4 <__udivmoddi4+0x134>
  4034c4:	19ed      	adds	r5, r5, r7
  4034c6:	f108 30ff 	add.w	r0, r8, #4294967295
  4034ca:	d202      	bcs.n	4034d2 <__udivmoddi4+0x132>
  4034cc:	42ab      	cmp	r3, r5
  4034ce:	f200 80d1 	bhi.w	403674 <__udivmoddi4+0x2d4>
  4034d2:	4680      	mov	r8, r0
  4034d4:	1aed      	subs	r5, r5, r3
  4034d6:	b2a3      	uxth	r3, r4
  4034d8:	fbb5 f0f2 	udiv	r0, r5, r2
  4034dc:	fb02 5510 	mls	r5, r2, r0, r5
  4034e0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4034e4:	fb0c fc00 	mul.w	ip, ip, r0
  4034e8:	45a4      	cmp	ip, r4
  4034ea:	d907      	bls.n	4034fc <__udivmoddi4+0x15c>
  4034ec:	19e4      	adds	r4, r4, r7
  4034ee:	f100 33ff 	add.w	r3, r0, #4294967295
  4034f2:	d202      	bcs.n	4034fa <__udivmoddi4+0x15a>
  4034f4:	45a4      	cmp	ip, r4
  4034f6:	f200 80b8 	bhi.w	40366a <__udivmoddi4+0x2ca>
  4034fa:	4618      	mov	r0, r3
  4034fc:	eba4 040c 	sub.w	r4, r4, ip
  403500:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403504:	e79d      	b.n	403442 <__udivmoddi4+0xa2>
  403506:	4631      	mov	r1, r6
  403508:	4630      	mov	r0, r6
  40350a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40350e:	f1ce 0420 	rsb	r4, lr, #32
  403512:	fa05 f30e 	lsl.w	r3, r5, lr
  403516:	fa07 f70e 	lsl.w	r7, r7, lr
  40351a:	fa20 f804 	lsr.w	r8, r0, r4
  40351e:	0c3a      	lsrs	r2, r7, #16
  403520:	fa25 f404 	lsr.w	r4, r5, r4
  403524:	ea48 0803 	orr.w	r8, r8, r3
  403528:	fbb4 f1f2 	udiv	r1, r4, r2
  40352c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403530:	fb02 4411 	mls	r4, r2, r1, r4
  403534:	fa1f fc87 	uxth.w	ip, r7
  403538:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40353c:	fb01 f30c 	mul.w	r3, r1, ip
  403540:	42ab      	cmp	r3, r5
  403542:	fa00 f40e 	lsl.w	r4, r0, lr
  403546:	d909      	bls.n	40355c <__udivmoddi4+0x1bc>
  403548:	19ed      	adds	r5, r5, r7
  40354a:	f101 30ff 	add.w	r0, r1, #4294967295
  40354e:	f080 808a 	bcs.w	403666 <__udivmoddi4+0x2c6>
  403552:	42ab      	cmp	r3, r5
  403554:	f240 8087 	bls.w	403666 <__udivmoddi4+0x2c6>
  403558:	3902      	subs	r1, #2
  40355a:	443d      	add	r5, r7
  40355c:	1aeb      	subs	r3, r5, r3
  40355e:	fa1f f588 	uxth.w	r5, r8
  403562:	fbb3 f0f2 	udiv	r0, r3, r2
  403566:	fb02 3310 	mls	r3, r2, r0, r3
  40356a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40356e:	fb00 f30c 	mul.w	r3, r0, ip
  403572:	42ab      	cmp	r3, r5
  403574:	d907      	bls.n	403586 <__udivmoddi4+0x1e6>
  403576:	19ed      	adds	r5, r5, r7
  403578:	f100 38ff 	add.w	r8, r0, #4294967295
  40357c:	d26f      	bcs.n	40365e <__udivmoddi4+0x2be>
  40357e:	42ab      	cmp	r3, r5
  403580:	d96d      	bls.n	40365e <__udivmoddi4+0x2be>
  403582:	3802      	subs	r0, #2
  403584:	443d      	add	r5, r7
  403586:	1aeb      	subs	r3, r5, r3
  403588:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40358c:	e78f      	b.n	4034ae <__udivmoddi4+0x10e>
  40358e:	f1c1 0720 	rsb	r7, r1, #32
  403592:	fa22 f807 	lsr.w	r8, r2, r7
  403596:	408b      	lsls	r3, r1
  403598:	fa05 f401 	lsl.w	r4, r5, r1
  40359c:	ea48 0303 	orr.w	r3, r8, r3
  4035a0:	fa20 fe07 	lsr.w	lr, r0, r7
  4035a4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4035a8:	40fd      	lsrs	r5, r7
  4035aa:	ea4e 0e04 	orr.w	lr, lr, r4
  4035ae:	fbb5 f9fc 	udiv	r9, r5, ip
  4035b2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4035b6:	fb0c 5519 	mls	r5, ip, r9, r5
  4035ba:	fa1f f883 	uxth.w	r8, r3
  4035be:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4035c2:	fb09 f408 	mul.w	r4, r9, r8
  4035c6:	42ac      	cmp	r4, r5
  4035c8:	fa02 f201 	lsl.w	r2, r2, r1
  4035cc:	fa00 fa01 	lsl.w	sl, r0, r1
  4035d0:	d908      	bls.n	4035e4 <__udivmoddi4+0x244>
  4035d2:	18ed      	adds	r5, r5, r3
  4035d4:	f109 30ff 	add.w	r0, r9, #4294967295
  4035d8:	d243      	bcs.n	403662 <__udivmoddi4+0x2c2>
  4035da:	42ac      	cmp	r4, r5
  4035dc:	d941      	bls.n	403662 <__udivmoddi4+0x2c2>
  4035de:	f1a9 0902 	sub.w	r9, r9, #2
  4035e2:	441d      	add	r5, r3
  4035e4:	1b2d      	subs	r5, r5, r4
  4035e6:	fa1f fe8e 	uxth.w	lr, lr
  4035ea:	fbb5 f0fc 	udiv	r0, r5, ip
  4035ee:	fb0c 5510 	mls	r5, ip, r0, r5
  4035f2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4035f6:	fb00 f808 	mul.w	r8, r0, r8
  4035fa:	45a0      	cmp	r8, r4
  4035fc:	d907      	bls.n	40360e <__udivmoddi4+0x26e>
  4035fe:	18e4      	adds	r4, r4, r3
  403600:	f100 35ff 	add.w	r5, r0, #4294967295
  403604:	d229      	bcs.n	40365a <__udivmoddi4+0x2ba>
  403606:	45a0      	cmp	r8, r4
  403608:	d927      	bls.n	40365a <__udivmoddi4+0x2ba>
  40360a:	3802      	subs	r0, #2
  40360c:	441c      	add	r4, r3
  40360e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403612:	eba4 0408 	sub.w	r4, r4, r8
  403616:	fba0 8902 	umull	r8, r9, r0, r2
  40361a:	454c      	cmp	r4, r9
  40361c:	46c6      	mov	lr, r8
  40361e:	464d      	mov	r5, r9
  403620:	d315      	bcc.n	40364e <__udivmoddi4+0x2ae>
  403622:	d012      	beq.n	40364a <__udivmoddi4+0x2aa>
  403624:	b156      	cbz	r6, 40363c <__udivmoddi4+0x29c>
  403626:	ebba 030e 	subs.w	r3, sl, lr
  40362a:	eb64 0405 	sbc.w	r4, r4, r5
  40362e:	fa04 f707 	lsl.w	r7, r4, r7
  403632:	40cb      	lsrs	r3, r1
  403634:	431f      	orrs	r7, r3
  403636:	40cc      	lsrs	r4, r1
  403638:	6037      	str	r7, [r6, #0]
  40363a:	6074      	str	r4, [r6, #4]
  40363c:	2100      	movs	r1, #0
  40363e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403642:	4618      	mov	r0, r3
  403644:	e6f8      	b.n	403438 <__udivmoddi4+0x98>
  403646:	4690      	mov	r8, r2
  403648:	e6e0      	b.n	40340c <__udivmoddi4+0x6c>
  40364a:	45c2      	cmp	sl, r8
  40364c:	d2ea      	bcs.n	403624 <__udivmoddi4+0x284>
  40364e:	ebb8 0e02 	subs.w	lr, r8, r2
  403652:	eb69 0503 	sbc.w	r5, r9, r3
  403656:	3801      	subs	r0, #1
  403658:	e7e4      	b.n	403624 <__udivmoddi4+0x284>
  40365a:	4628      	mov	r0, r5
  40365c:	e7d7      	b.n	40360e <__udivmoddi4+0x26e>
  40365e:	4640      	mov	r0, r8
  403660:	e791      	b.n	403586 <__udivmoddi4+0x1e6>
  403662:	4681      	mov	r9, r0
  403664:	e7be      	b.n	4035e4 <__udivmoddi4+0x244>
  403666:	4601      	mov	r1, r0
  403668:	e778      	b.n	40355c <__udivmoddi4+0x1bc>
  40366a:	3802      	subs	r0, #2
  40366c:	443c      	add	r4, r7
  40366e:	e745      	b.n	4034fc <__udivmoddi4+0x15c>
  403670:	4608      	mov	r0, r1
  403672:	e708      	b.n	403486 <__udivmoddi4+0xe6>
  403674:	f1a8 0802 	sub.w	r8, r8, #2
  403678:	443d      	add	r5, r7
  40367a:	e72b      	b.n	4034d4 <__udivmoddi4+0x134>

0040367c <__aeabi_idiv0>:
  40367c:	4770      	bx	lr
  40367e:	bf00      	nop

00403680 <__libc_init_array>:
  403680:	b570      	push	{r4, r5, r6, lr}
  403682:	4e0f      	ldr	r6, [pc, #60]	; (4036c0 <__libc_init_array+0x40>)
  403684:	4d0f      	ldr	r5, [pc, #60]	; (4036c4 <__libc_init_array+0x44>)
  403686:	1b76      	subs	r6, r6, r5
  403688:	10b6      	asrs	r6, r6, #2
  40368a:	bf18      	it	ne
  40368c:	2400      	movne	r4, #0
  40368e:	d005      	beq.n	40369c <__libc_init_array+0x1c>
  403690:	3401      	adds	r4, #1
  403692:	f855 3b04 	ldr.w	r3, [r5], #4
  403696:	4798      	blx	r3
  403698:	42a6      	cmp	r6, r4
  40369a:	d1f9      	bne.n	403690 <__libc_init_array+0x10>
  40369c:	4e0a      	ldr	r6, [pc, #40]	; (4036c8 <__libc_init_array+0x48>)
  40369e:	4d0b      	ldr	r5, [pc, #44]	; (4036cc <__libc_init_array+0x4c>)
  4036a0:	1b76      	subs	r6, r6, r5
  4036a2:	f005 fda9 	bl	4091f8 <_init>
  4036a6:	10b6      	asrs	r6, r6, #2
  4036a8:	bf18      	it	ne
  4036aa:	2400      	movne	r4, #0
  4036ac:	d006      	beq.n	4036bc <__libc_init_array+0x3c>
  4036ae:	3401      	adds	r4, #1
  4036b0:	f855 3b04 	ldr.w	r3, [r5], #4
  4036b4:	4798      	blx	r3
  4036b6:	42a6      	cmp	r6, r4
  4036b8:	d1f9      	bne.n	4036ae <__libc_init_array+0x2e>
  4036ba:	bd70      	pop	{r4, r5, r6, pc}
  4036bc:	bd70      	pop	{r4, r5, r6, pc}
  4036be:	bf00      	nop
  4036c0:	00409204 	.word	0x00409204
  4036c4:	00409204 	.word	0x00409204
  4036c8:	0040920c 	.word	0x0040920c
  4036cc:	00409204 	.word	0x00409204

004036d0 <memset>:
  4036d0:	b470      	push	{r4, r5, r6}
  4036d2:	0786      	lsls	r6, r0, #30
  4036d4:	d046      	beq.n	403764 <memset+0x94>
  4036d6:	1e54      	subs	r4, r2, #1
  4036d8:	2a00      	cmp	r2, #0
  4036da:	d041      	beq.n	403760 <memset+0x90>
  4036dc:	b2ca      	uxtb	r2, r1
  4036de:	4603      	mov	r3, r0
  4036e0:	e002      	b.n	4036e8 <memset+0x18>
  4036e2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4036e6:	d33b      	bcc.n	403760 <memset+0x90>
  4036e8:	f803 2b01 	strb.w	r2, [r3], #1
  4036ec:	079d      	lsls	r5, r3, #30
  4036ee:	d1f8      	bne.n	4036e2 <memset+0x12>
  4036f0:	2c03      	cmp	r4, #3
  4036f2:	d92e      	bls.n	403752 <memset+0x82>
  4036f4:	b2cd      	uxtb	r5, r1
  4036f6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4036fa:	2c0f      	cmp	r4, #15
  4036fc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403700:	d919      	bls.n	403736 <memset+0x66>
  403702:	f103 0210 	add.w	r2, r3, #16
  403706:	4626      	mov	r6, r4
  403708:	3e10      	subs	r6, #16
  40370a:	2e0f      	cmp	r6, #15
  40370c:	f842 5c10 	str.w	r5, [r2, #-16]
  403710:	f842 5c0c 	str.w	r5, [r2, #-12]
  403714:	f842 5c08 	str.w	r5, [r2, #-8]
  403718:	f842 5c04 	str.w	r5, [r2, #-4]
  40371c:	f102 0210 	add.w	r2, r2, #16
  403720:	d8f2      	bhi.n	403708 <memset+0x38>
  403722:	f1a4 0210 	sub.w	r2, r4, #16
  403726:	f022 020f 	bic.w	r2, r2, #15
  40372a:	f004 040f 	and.w	r4, r4, #15
  40372e:	3210      	adds	r2, #16
  403730:	2c03      	cmp	r4, #3
  403732:	4413      	add	r3, r2
  403734:	d90d      	bls.n	403752 <memset+0x82>
  403736:	461e      	mov	r6, r3
  403738:	4622      	mov	r2, r4
  40373a:	3a04      	subs	r2, #4
  40373c:	2a03      	cmp	r2, #3
  40373e:	f846 5b04 	str.w	r5, [r6], #4
  403742:	d8fa      	bhi.n	40373a <memset+0x6a>
  403744:	1f22      	subs	r2, r4, #4
  403746:	f022 0203 	bic.w	r2, r2, #3
  40374a:	3204      	adds	r2, #4
  40374c:	4413      	add	r3, r2
  40374e:	f004 0403 	and.w	r4, r4, #3
  403752:	b12c      	cbz	r4, 403760 <memset+0x90>
  403754:	b2c9      	uxtb	r1, r1
  403756:	441c      	add	r4, r3
  403758:	f803 1b01 	strb.w	r1, [r3], #1
  40375c:	429c      	cmp	r4, r3
  40375e:	d1fb      	bne.n	403758 <memset+0x88>
  403760:	bc70      	pop	{r4, r5, r6}
  403762:	4770      	bx	lr
  403764:	4614      	mov	r4, r2
  403766:	4603      	mov	r3, r0
  403768:	e7c2      	b.n	4036f0 <memset+0x20>
  40376a:	bf00      	nop

0040376c <sprintf>:
  40376c:	b40e      	push	{r1, r2, r3}
  40376e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403770:	b09c      	sub	sp, #112	; 0x70
  403772:	ab21      	add	r3, sp, #132	; 0x84
  403774:	490f      	ldr	r1, [pc, #60]	; (4037b4 <sprintf+0x48>)
  403776:	f853 2b04 	ldr.w	r2, [r3], #4
  40377a:	9301      	str	r3, [sp, #4]
  40377c:	4605      	mov	r5, r0
  40377e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403782:	6808      	ldr	r0, [r1, #0]
  403784:	9502      	str	r5, [sp, #8]
  403786:	f44f 7702 	mov.w	r7, #520	; 0x208
  40378a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40378e:	a902      	add	r1, sp, #8
  403790:	9506      	str	r5, [sp, #24]
  403792:	f8ad 7014 	strh.w	r7, [sp, #20]
  403796:	9404      	str	r4, [sp, #16]
  403798:	9407      	str	r4, [sp, #28]
  40379a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40379e:	f000 fa6f 	bl	403c80 <_svfprintf_r>
  4037a2:	9b02      	ldr	r3, [sp, #8]
  4037a4:	2200      	movs	r2, #0
  4037a6:	701a      	strb	r2, [r3, #0]
  4037a8:	b01c      	add	sp, #112	; 0x70
  4037aa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4037ae:	b003      	add	sp, #12
  4037b0:	4770      	bx	lr
  4037b2:	bf00      	nop
  4037b4:	20000010 	.word	0x20000010

004037b8 <critical_factorization>:
  4037b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037bc:	f04f 0e01 	mov.w	lr, #1
  4037c0:	4674      	mov	r4, lr
  4037c2:	2500      	movs	r5, #0
  4037c4:	f04f 36ff 	mov.w	r6, #4294967295
  4037c8:	192b      	adds	r3, r5, r4
  4037ca:	428b      	cmp	r3, r1
  4037cc:	eb00 0706 	add.w	r7, r0, r6
  4037d0:	d20d      	bcs.n	4037ee <critical_factorization+0x36>
  4037d2:	5d3f      	ldrb	r7, [r7, r4]
  4037d4:	f810 c003 	ldrb.w	ip, [r0, r3]
  4037d8:	45bc      	cmp	ip, r7
  4037da:	d22d      	bcs.n	403838 <critical_factorization+0x80>
  4037dc:	461d      	mov	r5, r3
  4037de:	2401      	movs	r4, #1
  4037e0:	eba3 0e06 	sub.w	lr, r3, r6
  4037e4:	192b      	adds	r3, r5, r4
  4037e6:	428b      	cmp	r3, r1
  4037e8:	eb00 0706 	add.w	r7, r0, r6
  4037ec:	d3f1      	bcc.n	4037d2 <critical_factorization+0x1a>
  4037ee:	f04f 0801 	mov.w	r8, #1
  4037f2:	f8c2 e000 	str.w	lr, [r2]
  4037f6:	4644      	mov	r4, r8
  4037f8:	2500      	movs	r5, #0
  4037fa:	f04f 37ff 	mov.w	r7, #4294967295
  4037fe:	192b      	adds	r3, r5, r4
  403800:	4299      	cmp	r1, r3
  403802:	eb00 0e07 	add.w	lr, r0, r7
  403806:	d90e      	bls.n	403826 <critical_factorization+0x6e>
  403808:	f81e e004 	ldrb.w	lr, [lr, r4]
  40380c:	f810 c003 	ldrb.w	ip, [r0, r3]
  403810:	45f4      	cmp	ip, lr
  403812:	d918      	bls.n	403846 <critical_factorization+0x8e>
  403814:	461d      	mov	r5, r3
  403816:	2401      	movs	r4, #1
  403818:	eba3 0807 	sub.w	r8, r3, r7
  40381c:	192b      	adds	r3, r5, r4
  40381e:	4299      	cmp	r1, r3
  403820:	eb00 0e07 	add.w	lr, r0, r7
  403824:	d8f0      	bhi.n	403808 <critical_factorization+0x50>
  403826:	3701      	adds	r7, #1
  403828:	1c70      	adds	r0, r6, #1
  40382a:	4287      	cmp	r7, r0
  40382c:	bf24      	itt	cs
  40382e:	f8c2 8000 	strcs.w	r8, [r2]
  403832:	4638      	movcs	r0, r7
  403834:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403838:	d00c      	beq.n	403854 <critical_factorization+0x9c>
  40383a:	f04f 0e01 	mov.w	lr, #1
  40383e:	462e      	mov	r6, r5
  403840:	4674      	mov	r4, lr
  403842:	4475      	add	r5, lr
  403844:	e7c0      	b.n	4037c8 <critical_factorization+0x10>
  403846:	d00b      	beq.n	403860 <critical_factorization+0xa8>
  403848:	f04f 0801 	mov.w	r8, #1
  40384c:	462f      	mov	r7, r5
  40384e:	4644      	mov	r4, r8
  403850:	4445      	add	r5, r8
  403852:	e7d4      	b.n	4037fe <critical_factorization+0x46>
  403854:	4574      	cmp	r4, lr
  403856:	bf12      	itee	ne
  403858:	3401      	addne	r4, #1
  40385a:	461d      	moveq	r5, r3
  40385c:	2401      	moveq	r4, #1
  40385e:	e7b3      	b.n	4037c8 <critical_factorization+0x10>
  403860:	4544      	cmp	r4, r8
  403862:	bf12      	itee	ne
  403864:	3401      	addne	r4, #1
  403866:	461d      	moveq	r5, r3
  403868:	2401      	moveq	r4, #1
  40386a:	e7c8      	b.n	4037fe <critical_factorization+0x46>

0040386c <two_way_long_needle>:
  40386c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403870:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403874:	4616      	mov	r6, r2
  403876:	4605      	mov	r5, r0
  403878:	468b      	mov	fp, r1
  40387a:	4610      	mov	r0, r2
  40387c:	4619      	mov	r1, r3
  40387e:	aa03      	add	r2, sp, #12
  403880:	461c      	mov	r4, r3
  403882:	f7ff ff99 	bl	4037b8 <critical_factorization>
  403886:	ab03      	add	r3, sp, #12
  403888:	4681      	mov	r9, r0
  40388a:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40388e:	f843 4f04 	str.w	r4, [r3, #4]!
  403892:	4293      	cmp	r3, r2
  403894:	d1fb      	bne.n	40388e <two_way_long_needle+0x22>
  403896:	b14c      	cbz	r4, 4038ac <two_way_long_needle+0x40>
  403898:	1e63      	subs	r3, r4, #1
  40389a:	1e72      	subs	r2, r6, #1
  40389c:	a804      	add	r0, sp, #16
  40389e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4038a2:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  4038a6:	f113 33ff 	adds.w	r3, r3, #4294967295
  4038aa:	d2f8      	bcs.n	40389e <two_way_long_needle+0x32>
  4038ac:	9903      	ldr	r1, [sp, #12]
  4038ae:	464a      	mov	r2, r9
  4038b0:	4431      	add	r1, r6
  4038b2:	4630      	mov	r0, r6
  4038b4:	f002 ff14 	bl	4066e0 <memcmp>
  4038b8:	2800      	cmp	r0, #0
  4038ba:	d16f      	bne.n	40399c <two_way_long_needle+0x130>
  4038bc:	f109 33ff 	add.w	r3, r9, #4294967295
  4038c0:	9300      	str	r3, [sp, #0]
  4038c2:	18f3      	adds	r3, r6, r3
  4038c4:	4682      	mov	sl, r0
  4038c6:	9301      	str	r3, [sp, #4]
  4038c8:	4623      	mov	r3, r4
  4038ca:	4680      	mov	r8, r0
  4038cc:	4654      	mov	r4, sl
  4038ce:	4658      	mov	r0, fp
  4038d0:	469a      	mov	sl, r3
  4038d2:	eb08 070a 	add.w	r7, r8, sl
  4038d6:	1a3a      	subs	r2, r7, r0
  4038d8:	2100      	movs	r1, #0
  4038da:	4428      	add	r0, r5
  4038dc:	f002 feb0 	bl	406640 <memchr>
  4038e0:	2800      	cmp	r0, #0
  4038e2:	d156      	bne.n	403992 <two_way_long_needle+0x126>
  4038e4:	2f00      	cmp	r7, #0
  4038e6:	d054      	beq.n	403992 <two_way_long_needle+0x126>
  4038e8:	19eb      	adds	r3, r5, r7
  4038ea:	aa04      	add	r2, sp, #16
  4038ec:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4038f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4038f4:	b14b      	cbz	r3, 40390a <two_way_long_needle+0x9e>
  4038f6:	b124      	cbz	r4, 403902 <two_way_long_needle+0x96>
  4038f8:	9a03      	ldr	r2, [sp, #12]
  4038fa:	4293      	cmp	r3, r2
  4038fc:	d201      	bcs.n	403902 <two_way_long_needle+0x96>
  4038fe:	ebaa 0302 	sub.w	r3, sl, r2
  403902:	4498      	add	r8, r3
  403904:	2400      	movs	r4, #0
  403906:	4638      	mov	r0, r7
  403908:	e7e3      	b.n	4038d2 <two_way_long_needle+0x66>
  40390a:	454c      	cmp	r4, r9
  40390c:	4623      	mov	r3, r4
  40390e:	f10a 3eff 	add.w	lr, sl, #4294967295
  403912:	bf38      	it	cc
  403914:	464b      	movcc	r3, r9
  403916:	4573      	cmp	r3, lr
  403918:	d213      	bcs.n	403942 <two_way_long_needle+0xd6>
  40391a:	eb08 0203 	add.w	r2, r8, r3
  40391e:	f816 c003 	ldrb.w	ip, [r6, r3]
  403922:	5ca8      	ldrb	r0, [r5, r2]
  403924:	4584      	cmp	ip, r0
  403926:	442a      	add	r2, r5
  403928:	eb06 0103 	add.w	r1, r6, r3
  40392c:	d006      	beq.n	40393c <two_way_long_needle+0xd0>
  40392e:	e02c      	b.n	40398a <two_way_long_needle+0x11e>
  403930:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403934:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403938:	4584      	cmp	ip, r0
  40393a:	d126      	bne.n	40398a <two_way_long_needle+0x11e>
  40393c:	3301      	adds	r3, #1
  40393e:	4573      	cmp	r3, lr
  403940:	d3f6      	bcc.n	403930 <two_way_long_needle+0xc4>
  403942:	454c      	cmp	r4, r9
  403944:	9900      	ldr	r1, [sp, #0]
  403946:	f080 8089 	bcs.w	403a5c <two_way_long_needle+0x1f0>
  40394a:	9b00      	ldr	r3, [sp, #0]
  40394c:	eb08 0203 	add.w	r2, r8, r3
  403950:	9b01      	ldr	r3, [sp, #4]
  403952:	5ca8      	ldrb	r0, [r5, r2]
  403954:	781b      	ldrb	r3, [r3, #0]
  403956:	4298      	cmp	r0, r3
  403958:	442a      	add	r2, r5
  40395a:	d17f      	bne.n	403a5c <two_way_long_needle+0x1f0>
  40395c:	9801      	ldr	r0, [sp, #4]
  40395e:	f104 3bff 	add.w	fp, r4, #4294967295
  403962:	e006      	b.n	403972 <two_way_long_needle+0x106>
  403964:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403968:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40396c:	45f4      	cmp	ip, lr
  40396e:	d103      	bne.n	403978 <two_way_long_needle+0x10c>
  403970:	4619      	mov	r1, r3
  403972:	1e4b      	subs	r3, r1, #1
  403974:	459b      	cmp	fp, r3
  403976:	d1f5      	bne.n	403964 <two_way_long_needle+0xf8>
  403978:	3401      	adds	r4, #1
  40397a:	428c      	cmp	r4, r1
  40397c:	d870      	bhi.n	403a60 <two_way_long_needle+0x1f4>
  40397e:	9c03      	ldr	r4, [sp, #12]
  403980:	4638      	mov	r0, r7
  403982:	44a0      	add	r8, r4
  403984:	ebaa 0404 	sub.w	r4, sl, r4
  403988:	e7a3      	b.n	4038d2 <two_way_long_needle+0x66>
  40398a:	f1c9 0201 	rsb	r2, r9, #1
  40398e:	4490      	add	r8, r2
  403990:	e7b7      	b.n	403902 <two_way_long_needle+0x96>
  403992:	2000      	movs	r0, #0
  403994:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403998:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40399c:	eba4 0309 	sub.w	r3, r4, r9
  4039a0:	454b      	cmp	r3, r9
  4039a2:	bf38      	it	cc
  4039a4:	464b      	movcc	r3, r9
  4039a6:	3301      	adds	r3, #1
  4039a8:	f109 38ff 	add.w	r8, r9, #4294967295
  4039ac:	9303      	str	r3, [sp, #12]
  4039ae:	eb06 0308 	add.w	r3, r6, r8
  4039b2:	4658      	mov	r0, fp
  4039b4:	f04f 0a00 	mov.w	sl, #0
  4039b8:	46cb      	mov	fp, r9
  4039ba:	4699      	mov	r9, r3
  4039bc:	eb0a 0704 	add.w	r7, sl, r4
  4039c0:	1a3a      	subs	r2, r7, r0
  4039c2:	2100      	movs	r1, #0
  4039c4:	4428      	add	r0, r5
  4039c6:	f002 fe3b 	bl	406640 <memchr>
  4039ca:	2800      	cmp	r0, #0
  4039cc:	d1e1      	bne.n	403992 <two_way_long_needle+0x126>
  4039ce:	2f00      	cmp	r7, #0
  4039d0:	d0df      	beq.n	403992 <two_way_long_needle+0x126>
  4039d2:	19eb      	adds	r3, r5, r7
  4039d4:	aa04      	add	r2, sp, #16
  4039d6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4039da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4039de:	bba3      	cbnz	r3, 403a4a <two_way_long_needle+0x1de>
  4039e0:	1e61      	subs	r1, r4, #1
  4039e2:	458b      	cmp	fp, r1
  4039e4:	d215      	bcs.n	403a12 <two_way_long_needle+0x1a6>
  4039e6:	eb0a 020b 	add.w	r2, sl, fp
  4039ea:	f816 300b 	ldrb.w	r3, [r6, fp]
  4039ee:	f815 e002 	ldrb.w	lr, [r5, r2]
  4039f2:	459e      	cmp	lr, r3
  4039f4:	442a      	add	r2, r5
  4039f6:	eb06 000b 	add.w	r0, r6, fp
  4039fa:	465b      	mov	r3, fp
  4039fc:	d006      	beq.n	403a0c <two_way_long_needle+0x1a0>
  4039fe:	e027      	b.n	403a50 <two_way_long_needle+0x1e4>
  403a00:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403a04:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403a08:	45f4      	cmp	ip, lr
  403a0a:	d121      	bne.n	403a50 <two_way_long_needle+0x1e4>
  403a0c:	3301      	adds	r3, #1
  403a0e:	428b      	cmp	r3, r1
  403a10:	d3f6      	bcc.n	403a00 <two_way_long_needle+0x194>
  403a12:	f1b8 3fff 	cmp.w	r8, #4294967295
  403a16:	d011      	beq.n	403a3c <two_way_long_needle+0x1d0>
  403a18:	eb0a 0208 	add.w	r2, sl, r8
  403a1c:	f899 1000 	ldrb.w	r1, [r9]
  403a20:	5cab      	ldrb	r3, [r5, r2]
  403a22:	4299      	cmp	r1, r3
  403a24:	442a      	add	r2, r5
  403a26:	d10f      	bne.n	403a48 <two_way_long_needle+0x1dc>
  403a28:	464b      	mov	r3, r9
  403a2a:	e005      	b.n	403a38 <two_way_long_needle+0x1cc>
  403a2c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403a30:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403a34:	4288      	cmp	r0, r1
  403a36:	d107      	bne.n	403a48 <two_way_long_needle+0x1dc>
  403a38:	42b3      	cmp	r3, r6
  403a3a:	d1f7      	bne.n	403a2c <two_way_long_needle+0x1c0>
  403a3c:	eb05 000a 	add.w	r0, r5, sl
  403a40:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403a44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a48:	9b03      	ldr	r3, [sp, #12]
  403a4a:	449a      	add	sl, r3
  403a4c:	4638      	mov	r0, r7
  403a4e:	e7b5      	b.n	4039bc <two_way_long_needle+0x150>
  403a50:	f1cb 0201 	rsb	r2, fp, #1
  403a54:	4492      	add	sl, r2
  403a56:	449a      	add	sl, r3
  403a58:	4638      	mov	r0, r7
  403a5a:	e7af      	b.n	4039bc <two_way_long_needle+0x150>
  403a5c:	4649      	mov	r1, r9
  403a5e:	e78b      	b.n	403978 <two_way_long_needle+0x10c>
  403a60:	eb05 0008 	add.w	r0, r5, r8
  403a64:	e796      	b.n	403994 <two_way_long_needle+0x128>
  403a66:	bf00      	nop

00403a68 <strstr>:
  403a68:	7802      	ldrb	r2, [r0, #0]
  403a6a:	2a00      	cmp	r2, #0
  403a6c:	f000 8101 	beq.w	403c72 <strstr+0x20a>
  403a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a74:	f891 8000 	ldrb.w	r8, [r1]
  403a78:	b085      	sub	sp, #20
  403a7a:	4644      	mov	r4, r8
  403a7c:	f1b8 0f00 	cmp.w	r8, #0
  403a80:	d016      	beq.n	403ab0 <strstr+0x48>
  403a82:	4686      	mov	lr, r0
  403a84:	f101 0c01 	add.w	ip, r1, #1
  403a88:	2701      	movs	r7, #1
  403a8a:	e003      	b.n	403a94 <strstr+0x2c>
  403a8c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403a90:	b16c      	cbz	r4, 403aae <strstr+0x46>
  403a92:	469c      	mov	ip, r3
  403a94:	42a2      	cmp	r2, r4
  403a96:	bf14      	ite	ne
  403a98:	2700      	movne	r7, #0
  403a9a:	f007 0701 	andeq.w	r7, r7, #1
  403a9e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403aa2:	4663      	mov	r3, ip
  403aa4:	2a00      	cmp	r2, #0
  403aa6:	d1f1      	bne.n	403a8c <strstr+0x24>
  403aa8:	f89c 3000 	ldrb.w	r3, [ip]
  403aac:	b9fb      	cbnz	r3, 403aee <strstr+0x86>
  403aae:	b117      	cbz	r7, 403ab6 <strstr+0x4e>
  403ab0:	b005      	add	sp, #20
  403ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ab6:	460e      	mov	r6, r1
  403ab8:	4605      	mov	r5, r0
  403aba:	4641      	mov	r1, r8
  403abc:	3001      	adds	r0, #1
  403abe:	ebac 0406 	sub.w	r4, ip, r6
  403ac2:	f003 f9ef 	bl	406ea4 <strchr>
  403ac6:	4607      	mov	r7, r0
  403ac8:	b188      	cbz	r0, 403aee <strstr+0x86>
  403aca:	2c01      	cmp	r4, #1
  403acc:	d0f0      	beq.n	403ab0 <strstr+0x48>
  403ace:	1928      	adds	r0, r5, r4
  403ad0:	4287      	cmp	r7, r0
  403ad2:	bf94      	ite	ls
  403ad4:	1bc1      	subls	r1, r0, r7
  403ad6:	2101      	movhi	r1, #1
  403ad8:	2c1f      	cmp	r4, #31
  403ada:	468b      	mov	fp, r1
  403adc:	d90b      	bls.n	403af6 <strstr+0x8e>
  403ade:	4623      	mov	r3, r4
  403ae0:	4632      	mov	r2, r6
  403ae2:	4638      	mov	r0, r7
  403ae4:	f7ff fec2 	bl	40386c <two_way_long_needle>
  403ae8:	b005      	add	sp, #20
  403aea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403aee:	2000      	movs	r0, #0
  403af0:	b005      	add	sp, #20
  403af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403af6:	aa03      	add	r2, sp, #12
  403af8:	4621      	mov	r1, r4
  403afa:	4630      	mov	r0, r6
  403afc:	f7ff fe5c 	bl	4037b8 <critical_factorization>
  403b00:	9903      	ldr	r1, [sp, #12]
  403b02:	4680      	mov	r8, r0
  403b04:	4602      	mov	r2, r0
  403b06:	4431      	add	r1, r6
  403b08:	4630      	mov	r0, r6
  403b0a:	f002 fde9 	bl	4066e0 <memcmp>
  403b0e:	2800      	cmp	r0, #0
  403b10:	d157      	bne.n	403bc2 <strstr+0x15a>
  403b12:	f108 33ff 	add.w	r3, r8, #4294967295
  403b16:	9300      	str	r3, [sp, #0]
  403b18:	18f3      	adds	r3, r6, r3
  403b1a:	4681      	mov	r9, r0
  403b1c:	4605      	mov	r5, r0
  403b1e:	9301      	str	r3, [sp, #4]
  403b20:	4658      	mov	r0, fp
  403b22:	46b2      	mov	sl, r6
  403b24:	1966      	adds	r6, r4, r5
  403b26:	1a32      	subs	r2, r6, r0
  403b28:	2100      	movs	r1, #0
  403b2a:	4438      	add	r0, r7
  403b2c:	f002 fd88 	bl	406640 <memchr>
  403b30:	2800      	cmp	r0, #0
  403b32:	d1dc      	bne.n	403aee <strstr+0x86>
  403b34:	2e00      	cmp	r6, #0
  403b36:	d0da      	beq.n	403aee <strstr+0x86>
  403b38:	45c8      	cmp	r8, r9
  403b3a:	4643      	mov	r3, r8
  403b3c:	bf38      	it	cc
  403b3e:	464b      	movcc	r3, r9
  403b40:	429c      	cmp	r4, r3
  403b42:	d912      	bls.n	403b6a <strstr+0x102>
  403b44:	195a      	adds	r2, r3, r5
  403b46:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403b4a:	5cb8      	ldrb	r0, [r7, r2]
  403b4c:	4281      	cmp	r1, r0
  403b4e:	443a      	add	r2, r7
  403b50:	eb0a 0e03 	add.w	lr, sl, r3
  403b54:	d006      	beq.n	403b64 <strstr+0xfc>
  403b56:	e02c      	b.n	403bb2 <strstr+0x14a>
  403b58:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403b5c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403b60:	4288      	cmp	r0, r1
  403b62:	d126      	bne.n	403bb2 <strstr+0x14a>
  403b64:	3301      	adds	r3, #1
  403b66:	429c      	cmp	r4, r3
  403b68:	d1f6      	bne.n	403b58 <strstr+0xf0>
  403b6a:	45c8      	cmp	r8, r9
  403b6c:	9900      	ldr	r1, [sp, #0]
  403b6e:	f240 8083 	bls.w	403c78 <strstr+0x210>
  403b72:	9b00      	ldr	r3, [sp, #0]
  403b74:	18ea      	adds	r2, r5, r3
  403b76:	9b01      	ldr	r3, [sp, #4]
  403b78:	5cb8      	ldrb	r0, [r7, r2]
  403b7a:	781b      	ldrb	r3, [r3, #0]
  403b7c:	4298      	cmp	r0, r3
  403b7e:	443a      	add	r2, r7
  403b80:	d17a      	bne.n	403c78 <strstr+0x210>
  403b82:	9801      	ldr	r0, [sp, #4]
  403b84:	f109 3bff 	add.w	fp, r9, #4294967295
  403b88:	e006      	b.n	403b98 <strstr+0x130>
  403b8a:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403b8e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403b92:	45f4      	cmp	ip, lr
  403b94:	d103      	bne.n	403b9e <strstr+0x136>
  403b96:	4619      	mov	r1, r3
  403b98:	1e4b      	subs	r3, r1, #1
  403b9a:	455b      	cmp	r3, fp
  403b9c:	d1f5      	bne.n	403b8a <strstr+0x122>
  403b9e:	f109 0901 	add.w	r9, r9, #1
  403ba2:	4589      	cmp	r9, r1
  403ba4:	d857      	bhi.n	403c56 <strstr+0x1ee>
  403ba6:	9b03      	ldr	r3, [sp, #12]
  403ba8:	4630      	mov	r0, r6
  403baa:	441d      	add	r5, r3
  403bac:	eba4 0903 	sub.w	r9, r4, r3
  403bb0:	e7b8      	b.n	403b24 <strstr+0xbc>
  403bb2:	f1c8 0201 	rsb	r2, r8, #1
  403bb6:	4415      	add	r5, r2
  403bb8:	441d      	add	r5, r3
  403bba:	f04f 0900 	mov.w	r9, #0
  403bbe:	4630      	mov	r0, r6
  403bc0:	e7b0      	b.n	403b24 <strstr+0xbc>
  403bc2:	eba4 0308 	sub.w	r3, r4, r8
  403bc6:	4543      	cmp	r3, r8
  403bc8:	bf38      	it	cc
  403bca:	4643      	movcc	r3, r8
  403bcc:	3301      	adds	r3, #1
  403bce:	f108 39ff 	add.w	r9, r8, #4294967295
  403bd2:	9303      	str	r3, [sp, #12]
  403bd4:	eb06 0309 	add.w	r3, r6, r9
  403bd8:	4658      	mov	r0, fp
  403bda:	2500      	movs	r5, #0
  403bdc:	46bb      	mov	fp, r7
  403bde:	469a      	mov	sl, r3
  403be0:	1967      	adds	r7, r4, r5
  403be2:	1a3a      	subs	r2, r7, r0
  403be4:	2100      	movs	r1, #0
  403be6:	4458      	add	r0, fp
  403be8:	f002 fd2a 	bl	406640 <memchr>
  403bec:	2800      	cmp	r0, #0
  403bee:	f47f af7e 	bne.w	403aee <strstr+0x86>
  403bf2:	2f00      	cmp	r7, #0
  403bf4:	f43f af7b 	beq.w	403aee <strstr+0x86>
  403bf8:	4544      	cmp	r4, r8
  403bfa:	d915      	bls.n	403c28 <strstr+0x1c0>
  403bfc:	eb08 0205 	add.w	r2, r8, r5
  403c00:	f816 3008 	ldrb.w	r3, [r6, r8]
  403c04:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403c08:	4298      	cmp	r0, r3
  403c0a:	445a      	add	r2, fp
  403c0c:	eb06 0108 	add.w	r1, r6, r8
  403c10:	4643      	mov	r3, r8
  403c12:	d006      	beq.n	403c22 <strstr+0x1ba>
  403c14:	e023      	b.n	403c5e <strstr+0x1f6>
  403c16:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403c1a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403c1e:	4586      	cmp	lr, r0
  403c20:	d11d      	bne.n	403c5e <strstr+0x1f6>
  403c22:	3301      	adds	r3, #1
  403c24:	429c      	cmp	r4, r3
  403c26:	d1f6      	bne.n	403c16 <strstr+0x1ae>
  403c28:	f1b9 3fff 	cmp.w	r9, #4294967295
  403c2c:	d012      	beq.n	403c54 <strstr+0x1ec>
  403c2e:	eb05 0209 	add.w	r2, r5, r9
  403c32:	f89a 3000 	ldrb.w	r3, [sl]
  403c36:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403c3a:	4299      	cmp	r1, r3
  403c3c:	445a      	add	r2, fp
  403c3e:	d114      	bne.n	403c6a <strstr+0x202>
  403c40:	4653      	mov	r3, sl
  403c42:	e005      	b.n	403c50 <strstr+0x1e8>
  403c44:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403c48:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403c4c:	4288      	cmp	r0, r1
  403c4e:	d10c      	bne.n	403c6a <strstr+0x202>
  403c50:	42b3      	cmp	r3, r6
  403c52:	d1f7      	bne.n	403c44 <strstr+0x1dc>
  403c54:	465f      	mov	r7, fp
  403c56:	1978      	adds	r0, r7, r5
  403c58:	b005      	add	sp, #20
  403c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c5e:	f1c8 0201 	rsb	r2, r8, #1
  403c62:	4415      	add	r5, r2
  403c64:	441d      	add	r5, r3
  403c66:	4638      	mov	r0, r7
  403c68:	e7ba      	b.n	403be0 <strstr+0x178>
  403c6a:	9b03      	ldr	r3, [sp, #12]
  403c6c:	4638      	mov	r0, r7
  403c6e:	441d      	add	r5, r3
  403c70:	e7b6      	b.n	403be0 <strstr+0x178>
  403c72:	780b      	ldrb	r3, [r1, #0]
  403c74:	b913      	cbnz	r3, 403c7c <strstr+0x214>
  403c76:	4770      	bx	lr
  403c78:	4641      	mov	r1, r8
  403c7a:	e790      	b.n	403b9e <strstr+0x136>
  403c7c:	2000      	movs	r0, #0
  403c7e:	4770      	bx	lr

00403c80 <_svfprintf_r>:
  403c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c84:	b0c3      	sub	sp, #268	; 0x10c
  403c86:	460c      	mov	r4, r1
  403c88:	910b      	str	r1, [sp, #44]	; 0x2c
  403c8a:	4692      	mov	sl, r2
  403c8c:	930f      	str	r3, [sp, #60]	; 0x3c
  403c8e:	900c      	str	r0, [sp, #48]	; 0x30
  403c90:	f002 fa0e 	bl	4060b0 <_localeconv_r>
  403c94:	6803      	ldr	r3, [r0, #0]
  403c96:	931a      	str	r3, [sp, #104]	; 0x68
  403c98:	4618      	mov	r0, r3
  403c9a:	f003 f991 	bl	406fc0 <strlen>
  403c9e:	89a3      	ldrh	r3, [r4, #12]
  403ca0:	9019      	str	r0, [sp, #100]	; 0x64
  403ca2:	0619      	lsls	r1, r3, #24
  403ca4:	d503      	bpl.n	403cae <_svfprintf_r+0x2e>
  403ca6:	6923      	ldr	r3, [r4, #16]
  403ca8:	2b00      	cmp	r3, #0
  403caa:	f001 8003 	beq.w	404cb4 <_svfprintf_r+0x1034>
  403cae:	2300      	movs	r3, #0
  403cb0:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403cb4:	9313      	str	r3, [sp, #76]	; 0x4c
  403cb6:	9315      	str	r3, [sp, #84]	; 0x54
  403cb8:	9314      	str	r3, [sp, #80]	; 0x50
  403cba:	9327      	str	r3, [sp, #156]	; 0x9c
  403cbc:	9326      	str	r3, [sp, #152]	; 0x98
  403cbe:	9318      	str	r3, [sp, #96]	; 0x60
  403cc0:	931b      	str	r3, [sp, #108]	; 0x6c
  403cc2:	9309      	str	r3, [sp, #36]	; 0x24
  403cc4:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403cc8:	46c8      	mov	r8, r9
  403cca:	9316      	str	r3, [sp, #88]	; 0x58
  403ccc:	9317      	str	r3, [sp, #92]	; 0x5c
  403cce:	f89a 3000 	ldrb.w	r3, [sl]
  403cd2:	4654      	mov	r4, sl
  403cd4:	b1e3      	cbz	r3, 403d10 <_svfprintf_r+0x90>
  403cd6:	2b25      	cmp	r3, #37	; 0x25
  403cd8:	d102      	bne.n	403ce0 <_svfprintf_r+0x60>
  403cda:	e019      	b.n	403d10 <_svfprintf_r+0x90>
  403cdc:	2b25      	cmp	r3, #37	; 0x25
  403cde:	d003      	beq.n	403ce8 <_svfprintf_r+0x68>
  403ce0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403ce4:	2b00      	cmp	r3, #0
  403ce6:	d1f9      	bne.n	403cdc <_svfprintf_r+0x5c>
  403ce8:	eba4 050a 	sub.w	r5, r4, sl
  403cec:	b185      	cbz	r5, 403d10 <_svfprintf_r+0x90>
  403cee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cf0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403cf2:	f8c8 a000 	str.w	sl, [r8]
  403cf6:	3301      	adds	r3, #1
  403cf8:	442a      	add	r2, r5
  403cfa:	2b07      	cmp	r3, #7
  403cfc:	f8c8 5004 	str.w	r5, [r8, #4]
  403d00:	9227      	str	r2, [sp, #156]	; 0x9c
  403d02:	9326      	str	r3, [sp, #152]	; 0x98
  403d04:	dc7f      	bgt.n	403e06 <_svfprintf_r+0x186>
  403d06:	f108 0808 	add.w	r8, r8, #8
  403d0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d0c:	442b      	add	r3, r5
  403d0e:	9309      	str	r3, [sp, #36]	; 0x24
  403d10:	7823      	ldrb	r3, [r4, #0]
  403d12:	2b00      	cmp	r3, #0
  403d14:	d07f      	beq.n	403e16 <_svfprintf_r+0x196>
  403d16:	2300      	movs	r3, #0
  403d18:	461a      	mov	r2, r3
  403d1a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403d1e:	4619      	mov	r1, r3
  403d20:	930d      	str	r3, [sp, #52]	; 0x34
  403d22:	469b      	mov	fp, r3
  403d24:	f04f 30ff 	mov.w	r0, #4294967295
  403d28:	7863      	ldrb	r3, [r4, #1]
  403d2a:	900a      	str	r0, [sp, #40]	; 0x28
  403d2c:	f104 0a01 	add.w	sl, r4, #1
  403d30:	f10a 0a01 	add.w	sl, sl, #1
  403d34:	f1a3 0020 	sub.w	r0, r3, #32
  403d38:	2858      	cmp	r0, #88	; 0x58
  403d3a:	f200 83c1 	bhi.w	4044c0 <_svfprintf_r+0x840>
  403d3e:	e8df f010 	tbh	[pc, r0, lsl #1]
  403d42:	0238      	.short	0x0238
  403d44:	03bf03bf 	.word	0x03bf03bf
  403d48:	03bf0240 	.word	0x03bf0240
  403d4c:	03bf03bf 	.word	0x03bf03bf
  403d50:	03bf03bf 	.word	0x03bf03bf
  403d54:	024503bf 	.word	0x024503bf
  403d58:	03bf0203 	.word	0x03bf0203
  403d5c:	026b005d 	.word	0x026b005d
  403d60:	028603bf 	.word	0x028603bf
  403d64:	039d039d 	.word	0x039d039d
  403d68:	039d039d 	.word	0x039d039d
  403d6c:	039d039d 	.word	0x039d039d
  403d70:	039d039d 	.word	0x039d039d
  403d74:	03bf039d 	.word	0x03bf039d
  403d78:	03bf03bf 	.word	0x03bf03bf
  403d7c:	03bf03bf 	.word	0x03bf03bf
  403d80:	03bf03bf 	.word	0x03bf03bf
  403d84:	03bf03bf 	.word	0x03bf03bf
  403d88:	033703bf 	.word	0x033703bf
  403d8c:	03bf0357 	.word	0x03bf0357
  403d90:	03bf0357 	.word	0x03bf0357
  403d94:	03bf03bf 	.word	0x03bf03bf
  403d98:	039803bf 	.word	0x039803bf
  403d9c:	03bf03bf 	.word	0x03bf03bf
  403da0:	03bf03ad 	.word	0x03bf03ad
  403da4:	03bf03bf 	.word	0x03bf03bf
  403da8:	03bf03bf 	.word	0x03bf03bf
  403dac:	03bf0259 	.word	0x03bf0259
  403db0:	031e03bf 	.word	0x031e03bf
  403db4:	03bf03bf 	.word	0x03bf03bf
  403db8:	03bf03bf 	.word	0x03bf03bf
  403dbc:	03bf03bf 	.word	0x03bf03bf
  403dc0:	03bf03bf 	.word	0x03bf03bf
  403dc4:	03bf03bf 	.word	0x03bf03bf
  403dc8:	02db02c6 	.word	0x02db02c6
  403dcc:	03570357 	.word	0x03570357
  403dd0:	028b0357 	.word	0x028b0357
  403dd4:	03bf02db 	.word	0x03bf02db
  403dd8:	029003bf 	.word	0x029003bf
  403ddc:	029d03bf 	.word	0x029d03bf
  403de0:	02b401cc 	.word	0x02b401cc
  403de4:	03bf0208 	.word	0x03bf0208
  403de8:	03bf01e1 	.word	0x03bf01e1
  403dec:	03bf007e 	.word	0x03bf007e
  403df0:	020d03bf 	.word	0x020d03bf
  403df4:	980d      	ldr	r0, [sp, #52]	; 0x34
  403df6:	930f      	str	r3, [sp, #60]	; 0x3c
  403df8:	4240      	negs	r0, r0
  403dfa:	900d      	str	r0, [sp, #52]	; 0x34
  403dfc:	f04b 0b04 	orr.w	fp, fp, #4
  403e00:	f89a 3000 	ldrb.w	r3, [sl]
  403e04:	e794      	b.n	403d30 <_svfprintf_r+0xb0>
  403e06:	aa25      	add	r2, sp, #148	; 0x94
  403e08:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e0a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e0c:	f003 f946 	bl	40709c <__ssprint_r>
  403e10:	b940      	cbnz	r0, 403e24 <_svfprintf_r+0x1a4>
  403e12:	46c8      	mov	r8, r9
  403e14:	e779      	b.n	403d0a <_svfprintf_r+0x8a>
  403e16:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e18:	b123      	cbz	r3, 403e24 <_svfprintf_r+0x1a4>
  403e1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e1e:	aa25      	add	r2, sp, #148	; 0x94
  403e20:	f003 f93c 	bl	40709c <__ssprint_r>
  403e24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e26:	899b      	ldrh	r3, [r3, #12]
  403e28:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e2e:	bf18      	it	ne
  403e30:	f04f 33ff 	movne.w	r3, #4294967295
  403e34:	9309      	str	r3, [sp, #36]	; 0x24
  403e36:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e38:	b043      	add	sp, #268	; 0x10c
  403e3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e3e:	f01b 0f20 	tst.w	fp, #32
  403e42:	9311      	str	r3, [sp, #68]	; 0x44
  403e44:	f040 81dd 	bne.w	404202 <_svfprintf_r+0x582>
  403e48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e4a:	f01b 0f10 	tst.w	fp, #16
  403e4e:	4613      	mov	r3, r2
  403e50:	f040 856e 	bne.w	404930 <_svfprintf_r+0xcb0>
  403e54:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403e58:	f000 856a 	beq.w	404930 <_svfprintf_r+0xcb0>
  403e5c:	8814      	ldrh	r4, [r2, #0]
  403e5e:	3204      	adds	r2, #4
  403e60:	2500      	movs	r5, #0
  403e62:	2301      	movs	r3, #1
  403e64:	920f      	str	r2, [sp, #60]	; 0x3c
  403e66:	2700      	movs	r7, #0
  403e68:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403e6c:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e6e:	1c4a      	adds	r2, r1, #1
  403e70:	f000 8265 	beq.w	40433e <_svfprintf_r+0x6be>
  403e74:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403e78:	9207      	str	r2, [sp, #28]
  403e7a:	ea54 0205 	orrs.w	r2, r4, r5
  403e7e:	f040 8264 	bne.w	40434a <_svfprintf_r+0x6ca>
  403e82:	2900      	cmp	r1, #0
  403e84:	f040 843c 	bne.w	404700 <_svfprintf_r+0xa80>
  403e88:	2b00      	cmp	r3, #0
  403e8a:	f040 84d7 	bne.w	40483c <_svfprintf_r+0xbbc>
  403e8e:	f01b 0301 	ands.w	r3, fp, #1
  403e92:	930e      	str	r3, [sp, #56]	; 0x38
  403e94:	f000 8604 	beq.w	404aa0 <_svfprintf_r+0xe20>
  403e98:	ae42      	add	r6, sp, #264	; 0x108
  403e9a:	2330      	movs	r3, #48	; 0x30
  403e9c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403ea2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ea4:	4293      	cmp	r3, r2
  403ea6:	bfb8      	it	lt
  403ea8:	4613      	movlt	r3, r2
  403eaa:	9308      	str	r3, [sp, #32]
  403eac:	2300      	movs	r3, #0
  403eae:	9312      	str	r3, [sp, #72]	; 0x48
  403eb0:	b117      	cbz	r7, 403eb8 <_svfprintf_r+0x238>
  403eb2:	9b08      	ldr	r3, [sp, #32]
  403eb4:	3301      	adds	r3, #1
  403eb6:	9308      	str	r3, [sp, #32]
  403eb8:	9b07      	ldr	r3, [sp, #28]
  403eba:	f013 0302 	ands.w	r3, r3, #2
  403ebe:	9310      	str	r3, [sp, #64]	; 0x40
  403ec0:	d002      	beq.n	403ec8 <_svfprintf_r+0x248>
  403ec2:	9b08      	ldr	r3, [sp, #32]
  403ec4:	3302      	adds	r3, #2
  403ec6:	9308      	str	r3, [sp, #32]
  403ec8:	9b07      	ldr	r3, [sp, #28]
  403eca:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403ece:	f040 830e 	bne.w	4044ee <_svfprintf_r+0x86e>
  403ed2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403ed4:	9a08      	ldr	r2, [sp, #32]
  403ed6:	eba3 0b02 	sub.w	fp, r3, r2
  403eda:	f1bb 0f00 	cmp.w	fp, #0
  403ede:	f340 8306 	ble.w	4044ee <_svfprintf_r+0x86e>
  403ee2:	f1bb 0f10 	cmp.w	fp, #16
  403ee6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ee8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403eea:	dd29      	ble.n	403f40 <_svfprintf_r+0x2c0>
  403eec:	4643      	mov	r3, r8
  403eee:	4621      	mov	r1, r4
  403ef0:	46a8      	mov	r8, r5
  403ef2:	2710      	movs	r7, #16
  403ef4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ef6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403ef8:	e006      	b.n	403f08 <_svfprintf_r+0x288>
  403efa:	f1ab 0b10 	sub.w	fp, fp, #16
  403efe:	f1bb 0f10 	cmp.w	fp, #16
  403f02:	f103 0308 	add.w	r3, r3, #8
  403f06:	dd18      	ble.n	403f3a <_svfprintf_r+0x2ba>
  403f08:	3201      	adds	r2, #1
  403f0a:	48b7      	ldr	r0, [pc, #732]	; (4041e8 <_svfprintf_r+0x568>)
  403f0c:	9226      	str	r2, [sp, #152]	; 0x98
  403f0e:	3110      	adds	r1, #16
  403f10:	2a07      	cmp	r2, #7
  403f12:	9127      	str	r1, [sp, #156]	; 0x9c
  403f14:	e883 0081 	stmia.w	r3, {r0, r7}
  403f18:	ddef      	ble.n	403efa <_svfprintf_r+0x27a>
  403f1a:	aa25      	add	r2, sp, #148	; 0x94
  403f1c:	4629      	mov	r1, r5
  403f1e:	4620      	mov	r0, r4
  403f20:	f003 f8bc 	bl	40709c <__ssprint_r>
  403f24:	2800      	cmp	r0, #0
  403f26:	f47f af7d 	bne.w	403e24 <_svfprintf_r+0x1a4>
  403f2a:	f1ab 0b10 	sub.w	fp, fp, #16
  403f2e:	f1bb 0f10 	cmp.w	fp, #16
  403f32:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f34:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f36:	464b      	mov	r3, r9
  403f38:	dce6      	bgt.n	403f08 <_svfprintf_r+0x288>
  403f3a:	4645      	mov	r5, r8
  403f3c:	460c      	mov	r4, r1
  403f3e:	4698      	mov	r8, r3
  403f40:	3201      	adds	r2, #1
  403f42:	4ba9      	ldr	r3, [pc, #676]	; (4041e8 <_svfprintf_r+0x568>)
  403f44:	9226      	str	r2, [sp, #152]	; 0x98
  403f46:	445c      	add	r4, fp
  403f48:	2a07      	cmp	r2, #7
  403f4a:	9427      	str	r4, [sp, #156]	; 0x9c
  403f4c:	e888 0808 	stmia.w	r8, {r3, fp}
  403f50:	f300 8498 	bgt.w	404884 <_svfprintf_r+0xc04>
  403f54:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403f58:	f108 0808 	add.w	r8, r8, #8
  403f5c:	b177      	cbz	r7, 403f7c <_svfprintf_r+0x2fc>
  403f5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f60:	3301      	adds	r3, #1
  403f62:	3401      	adds	r4, #1
  403f64:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403f68:	2201      	movs	r2, #1
  403f6a:	2b07      	cmp	r3, #7
  403f6c:	9427      	str	r4, [sp, #156]	; 0x9c
  403f6e:	9326      	str	r3, [sp, #152]	; 0x98
  403f70:	e888 0006 	stmia.w	r8, {r1, r2}
  403f74:	f300 83db 	bgt.w	40472e <_svfprintf_r+0xaae>
  403f78:	f108 0808 	add.w	r8, r8, #8
  403f7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f7e:	b16b      	cbz	r3, 403f9c <_svfprintf_r+0x31c>
  403f80:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f82:	3301      	adds	r3, #1
  403f84:	3402      	adds	r4, #2
  403f86:	a91e      	add	r1, sp, #120	; 0x78
  403f88:	2202      	movs	r2, #2
  403f8a:	2b07      	cmp	r3, #7
  403f8c:	9427      	str	r4, [sp, #156]	; 0x9c
  403f8e:	9326      	str	r3, [sp, #152]	; 0x98
  403f90:	e888 0006 	stmia.w	r8, {r1, r2}
  403f94:	f300 83d6 	bgt.w	404744 <_svfprintf_r+0xac4>
  403f98:	f108 0808 	add.w	r8, r8, #8
  403f9c:	2d80      	cmp	r5, #128	; 0x80
  403f9e:	f000 8315 	beq.w	4045cc <_svfprintf_r+0x94c>
  403fa2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fa4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fa6:	1a9f      	subs	r7, r3, r2
  403fa8:	2f00      	cmp	r7, #0
  403faa:	dd36      	ble.n	40401a <_svfprintf_r+0x39a>
  403fac:	2f10      	cmp	r7, #16
  403fae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fb0:	4d8e      	ldr	r5, [pc, #568]	; (4041ec <_svfprintf_r+0x56c>)
  403fb2:	dd27      	ble.n	404004 <_svfprintf_r+0x384>
  403fb4:	4642      	mov	r2, r8
  403fb6:	4621      	mov	r1, r4
  403fb8:	46b0      	mov	r8, r6
  403fba:	f04f 0b10 	mov.w	fp, #16
  403fbe:	462e      	mov	r6, r5
  403fc0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fc2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403fc4:	e004      	b.n	403fd0 <_svfprintf_r+0x350>
  403fc6:	3f10      	subs	r7, #16
  403fc8:	2f10      	cmp	r7, #16
  403fca:	f102 0208 	add.w	r2, r2, #8
  403fce:	dd15      	ble.n	403ffc <_svfprintf_r+0x37c>
  403fd0:	3301      	adds	r3, #1
  403fd2:	3110      	adds	r1, #16
  403fd4:	2b07      	cmp	r3, #7
  403fd6:	9127      	str	r1, [sp, #156]	; 0x9c
  403fd8:	9326      	str	r3, [sp, #152]	; 0x98
  403fda:	e882 0840 	stmia.w	r2, {r6, fp}
  403fde:	ddf2      	ble.n	403fc6 <_svfprintf_r+0x346>
  403fe0:	aa25      	add	r2, sp, #148	; 0x94
  403fe2:	4629      	mov	r1, r5
  403fe4:	4620      	mov	r0, r4
  403fe6:	f003 f859 	bl	40709c <__ssprint_r>
  403fea:	2800      	cmp	r0, #0
  403fec:	f47f af1a 	bne.w	403e24 <_svfprintf_r+0x1a4>
  403ff0:	3f10      	subs	r7, #16
  403ff2:	2f10      	cmp	r7, #16
  403ff4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403ff6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ff8:	464a      	mov	r2, r9
  403ffa:	dce9      	bgt.n	403fd0 <_svfprintf_r+0x350>
  403ffc:	4635      	mov	r5, r6
  403ffe:	460c      	mov	r4, r1
  404000:	4646      	mov	r6, r8
  404002:	4690      	mov	r8, r2
  404004:	3301      	adds	r3, #1
  404006:	443c      	add	r4, r7
  404008:	2b07      	cmp	r3, #7
  40400a:	9427      	str	r4, [sp, #156]	; 0x9c
  40400c:	9326      	str	r3, [sp, #152]	; 0x98
  40400e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404012:	f300 8381 	bgt.w	404718 <_svfprintf_r+0xa98>
  404016:	f108 0808 	add.w	r8, r8, #8
  40401a:	9b07      	ldr	r3, [sp, #28]
  40401c:	05df      	lsls	r7, r3, #23
  40401e:	f100 8268 	bmi.w	4044f2 <_svfprintf_r+0x872>
  404022:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404024:	990e      	ldr	r1, [sp, #56]	; 0x38
  404026:	f8c8 6000 	str.w	r6, [r8]
  40402a:	3301      	adds	r3, #1
  40402c:	440c      	add	r4, r1
  40402e:	2b07      	cmp	r3, #7
  404030:	9427      	str	r4, [sp, #156]	; 0x9c
  404032:	f8c8 1004 	str.w	r1, [r8, #4]
  404036:	9326      	str	r3, [sp, #152]	; 0x98
  404038:	f300 834d 	bgt.w	4046d6 <_svfprintf_r+0xa56>
  40403c:	f108 0808 	add.w	r8, r8, #8
  404040:	9b07      	ldr	r3, [sp, #28]
  404042:	075b      	lsls	r3, r3, #29
  404044:	d53a      	bpl.n	4040bc <_svfprintf_r+0x43c>
  404046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404048:	9a08      	ldr	r2, [sp, #32]
  40404a:	1a9d      	subs	r5, r3, r2
  40404c:	2d00      	cmp	r5, #0
  40404e:	dd35      	ble.n	4040bc <_svfprintf_r+0x43c>
  404050:	2d10      	cmp	r5, #16
  404052:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404054:	dd20      	ble.n	404098 <_svfprintf_r+0x418>
  404056:	2610      	movs	r6, #16
  404058:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40405a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40405e:	e004      	b.n	40406a <_svfprintf_r+0x3ea>
  404060:	3d10      	subs	r5, #16
  404062:	2d10      	cmp	r5, #16
  404064:	f108 0808 	add.w	r8, r8, #8
  404068:	dd16      	ble.n	404098 <_svfprintf_r+0x418>
  40406a:	3301      	adds	r3, #1
  40406c:	4a5e      	ldr	r2, [pc, #376]	; (4041e8 <_svfprintf_r+0x568>)
  40406e:	9326      	str	r3, [sp, #152]	; 0x98
  404070:	3410      	adds	r4, #16
  404072:	2b07      	cmp	r3, #7
  404074:	9427      	str	r4, [sp, #156]	; 0x9c
  404076:	e888 0044 	stmia.w	r8, {r2, r6}
  40407a:	ddf1      	ble.n	404060 <_svfprintf_r+0x3e0>
  40407c:	aa25      	add	r2, sp, #148	; 0x94
  40407e:	4659      	mov	r1, fp
  404080:	4638      	mov	r0, r7
  404082:	f003 f80b 	bl	40709c <__ssprint_r>
  404086:	2800      	cmp	r0, #0
  404088:	f47f aecc 	bne.w	403e24 <_svfprintf_r+0x1a4>
  40408c:	3d10      	subs	r5, #16
  40408e:	2d10      	cmp	r5, #16
  404090:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404092:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404094:	46c8      	mov	r8, r9
  404096:	dce8      	bgt.n	40406a <_svfprintf_r+0x3ea>
  404098:	3301      	adds	r3, #1
  40409a:	4a53      	ldr	r2, [pc, #332]	; (4041e8 <_svfprintf_r+0x568>)
  40409c:	9326      	str	r3, [sp, #152]	; 0x98
  40409e:	442c      	add	r4, r5
  4040a0:	2b07      	cmp	r3, #7
  4040a2:	9427      	str	r4, [sp, #156]	; 0x9c
  4040a4:	e888 0024 	stmia.w	r8, {r2, r5}
  4040a8:	dd08      	ble.n	4040bc <_svfprintf_r+0x43c>
  4040aa:	aa25      	add	r2, sp, #148	; 0x94
  4040ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040b0:	f002 fff4 	bl	40709c <__ssprint_r>
  4040b4:	2800      	cmp	r0, #0
  4040b6:	f47f aeb5 	bne.w	403e24 <_svfprintf_r+0x1a4>
  4040ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4040be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4040c0:	9908      	ldr	r1, [sp, #32]
  4040c2:	428a      	cmp	r2, r1
  4040c4:	bfac      	ite	ge
  4040c6:	189b      	addge	r3, r3, r2
  4040c8:	185b      	addlt	r3, r3, r1
  4040ca:	9309      	str	r3, [sp, #36]	; 0x24
  4040cc:	2c00      	cmp	r4, #0
  4040ce:	f040 830d 	bne.w	4046ec <_svfprintf_r+0xa6c>
  4040d2:	2300      	movs	r3, #0
  4040d4:	9326      	str	r3, [sp, #152]	; 0x98
  4040d6:	46c8      	mov	r8, r9
  4040d8:	e5f9      	b.n	403cce <_svfprintf_r+0x4e>
  4040da:	9311      	str	r3, [sp, #68]	; 0x44
  4040dc:	f01b 0320 	ands.w	r3, fp, #32
  4040e0:	f040 81e3 	bne.w	4044aa <_svfprintf_r+0x82a>
  4040e4:	f01b 0210 	ands.w	r2, fp, #16
  4040e8:	f040 842e 	bne.w	404948 <_svfprintf_r+0xcc8>
  4040ec:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4040f0:	f000 842a 	beq.w	404948 <_svfprintf_r+0xcc8>
  4040f4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040f6:	4613      	mov	r3, r2
  4040f8:	460a      	mov	r2, r1
  4040fa:	3204      	adds	r2, #4
  4040fc:	880c      	ldrh	r4, [r1, #0]
  4040fe:	920f      	str	r2, [sp, #60]	; 0x3c
  404100:	2500      	movs	r5, #0
  404102:	e6b0      	b.n	403e66 <_svfprintf_r+0x1e6>
  404104:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404106:	9311      	str	r3, [sp, #68]	; 0x44
  404108:	6816      	ldr	r6, [r2, #0]
  40410a:	2400      	movs	r4, #0
  40410c:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404110:	1d15      	adds	r5, r2, #4
  404112:	2e00      	cmp	r6, #0
  404114:	f000 86a7 	beq.w	404e66 <_svfprintf_r+0x11e6>
  404118:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40411a:	1c53      	adds	r3, r2, #1
  40411c:	f000 8609 	beq.w	404d32 <_svfprintf_r+0x10b2>
  404120:	4621      	mov	r1, r4
  404122:	4630      	mov	r0, r6
  404124:	f002 fa8c 	bl	406640 <memchr>
  404128:	2800      	cmp	r0, #0
  40412a:	f000 86e1 	beq.w	404ef0 <_svfprintf_r+0x1270>
  40412e:	1b83      	subs	r3, r0, r6
  404130:	930e      	str	r3, [sp, #56]	; 0x38
  404132:	940a      	str	r4, [sp, #40]	; 0x28
  404134:	950f      	str	r5, [sp, #60]	; 0x3c
  404136:	f8cd b01c 	str.w	fp, [sp, #28]
  40413a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40413e:	9308      	str	r3, [sp, #32]
  404140:	9412      	str	r4, [sp, #72]	; 0x48
  404142:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404146:	e6b3      	b.n	403eb0 <_svfprintf_r+0x230>
  404148:	f89a 3000 	ldrb.w	r3, [sl]
  40414c:	2201      	movs	r2, #1
  40414e:	212b      	movs	r1, #43	; 0x2b
  404150:	e5ee      	b.n	403d30 <_svfprintf_r+0xb0>
  404152:	f04b 0b20 	orr.w	fp, fp, #32
  404156:	f89a 3000 	ldrb.w	r3, [sl]
  40415a:	e5e9      	b.n	403d30 <_svfprintf_r+0xb0>
  40415c:	9311      	str	r3, [sp, #68]	; 0x44
  40415e:	2a00      	cmp	r2, #0
  404160:	f040 8795 	bne.w	40508e <_svfprintf_r+0x140e>
  404164:	4b22      	ldr	r3, [pc, #136]	; (4041f0 <_svfprintf_r+0x570>)
  404166:	9318      	str	r3, [sp, #96]	; 0x60
  404168:	f01b 0f20 	tst.w	fp, #32
  40416c:	f040 8111 	bne.w	404392 <_svfprintf_r+0x712>
  404170:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404172:	f01b 0f10 	tst.w	fp, #16
  404176:	4613      	mov	r3, r2
  404178:	f040 83e1 	bne.w	40493e <_svfprintf_r+0xcbe>
  40417c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404180:	f000 83dd 	beq.w	40493e <_svfprintf_r+0xcbe>
  404184:	3304      	adds	r3, #4
  404186:	8814      	ldrh	r4, [r2, #0]
  404188:	930f      	str	r3, [sp, #60]	; 0x3c
  40418a:	2500      	movs	r5, #0
  40418c:	f01b 0f01 	tst.w	fp, #1
  404190:	f000 810c 	beq.w	4043ac <_svfprintf_r+0x72c>
  404194:	ea54 0305 	orrs.w	r3, r4, r5
  404198:	f000 8108 	beq.w	4043ac <_svfprintf_r+0x72c>
  40419c:	2330      	movs	r3, #48	; 0x30
  40419e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4041a2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4041a6:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4041aa:	f04b 0b02 	orr.w	fp, fp, #2
  4041ae:	2302      	movs	r3, #2
  4041b0:	e659      	b.n	403e66 <_svfprintf_r+0x1e6>
  4041b2:	f89a 3000 	ldrb.w	r3, [sl]
  4041b6:	2900      	cmp	r1, #0
  4041b8:	f47f adba 	bne.w	403d30 <_svfprintf_r+0xb0>
  4041bc:	2201      	movs	r2, #1
  4041be:	2120      	movs	r1, #32
  4041c0:	e5b6      	b.n	403d30 <_svfprintf_r+0xb0>
  4041c2:	f04b 0b01 	orr.w	fp, fp, #1
  4041c6:	f89a 3000 	ldrb.w	r3, [sl]
  4041ca:	e5b1      	b.n	403d30 <_svfprintf_r+0xb0>
  4041cc:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4041ce:	6823      	ldr	r3, [r4, #0]
  4041d0:	930d      	str	r3, [sp, #52]	; 0x34
  4041d2:	4618      	mov	r0, r3
  4041d4:	2800      	cmp	r0, #0
  4041d6:	4623      	mov	r3, r4
  4041d8:	f103 0304 	add.w	r3, r3, #4
  4041dc:	f6ff ae0a 	blt.w	403df4 <_svfprintf_r+0x174>
  4041e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4041e2:	f89a 3000 	ldrb.w	r3, [sl]
  4041e6:	e5a3      	b.n	403d30 <_svfprintf_r+0xb0>
  4041e8:	00408fb4 	.word	0x00408fb4
  4041ec:	00408fc4 	.word	0x00408fc4
  4041f0:	00408f94 	.word	0x00408f94
  4041f4:	f04b 0b10 	orr.w	fp, fp, #16
  4041f8:	f01b 0f20 	tst.w	fp, #32
  4041fc:	9311      	str	r3, [sp, #68]	; 0x44
  4041fe:	f43f ae23 	beq.w	403e48 <_svfprintf_r+0x1c8>
  404202:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404204:	3507      	adds	r5, #7
  404206:	f025 0307 	bic.w	r3, r5, #7
  40420a:	f103 0208 	add.w	r2, r3, #8
  40420e:	e9d3 4500 	ldrd	r4, r5, [r3]
  404212:	920f      	str	r2, [sp, #60]	; 0x3c
  404214:	2301      	movs	r3, #1
  404216:	e626      	b.n	403e66 <_svfprintf_r+0x1e6>
  404218:	f89a 3000 	ldrb.w	r3, [sl]
  40421c:	2b2a      	cmp	r3, #42	; 0x2a
  40421e:	f10a 0401 	add.w	r4, sl, #1
  404222:	f000 8727 	beq.w	405074 <_svfprintf_r+0x13f4>
  404226:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40422a:	2809      	cmp	r0, #9
  40422c:	46a2      	mov	sl, r4
  40422e:	f200 86ad 	bhi.w	404f8c <_svfprintf_r+0x130c>
  404232:	2300      	movs	r3, #0
  404234:	461c      	mov	r4, r3
  404236:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40423a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40423e:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404242:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404246:	2809      	cmp	r0, #9
  404248:	d9f5      	bls.n	404236 <_svfprintf_r+0x5b6>
  40424a:	940a      	str	r4, [sp, #40]	; 0x28
  40424c:	e572      	b.n	403d34 <_svfprintf_r+0xb4>
  40424e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404252:	f89a 3000 	ldrb.w	r3, [sl]
  404256:	e56b      	b.n	403d30 <_svfprintf_r+0xb0>
  404258:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40425c:	f89a 3000 	ldrb.w	r3, [sl]
  404260:	e566      	b.n	403d30 <_svfprintf_r+0xb0>
  404262:	f89a 3000 	ldrb.w	r3, [sl]
  404266:	2b6c      	cmp	r3, #108	; 0x6c
  404268:	bf03      	ittte	eq
  40426a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40426e:	f04b 0b20 	orreq.w	fp, fp, #32
  404272:	f10a 0a01 	addeq.w	sl, sl, #1
  404276:	f04b 0b10 	orrne.w	fp, fp, #16
  40427a:	e559      	b.n	403d30 <_svfprintf_r+0xb0>
  40427c:	2a00      	cmp	r2, #0
  40427e:	f040 8711 	bne.w	4050a4 <_svfprintf_r+0x1424>
  404282:	f01b 0f20 	tst.w	fp, #32
  404286:	f040 84f9 	bne.w	404c7c <_svfprintf_r+0xffc>
  40428a:	f01b 0f10 	tst.w	fp, #16
  40428e:	f040 84ac 	bne.w	404bea <_svfprintf_r+0xf6a>
  404292:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404296:	f000 84a8 	beq.w	404bea <_svfprintf_r+0xf6a>
  40429a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40429c:	6813      	ldr	r3, [r2, #0]
  40429e:	3204      	adds	r2, #4
  4042a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4042a2:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4042a6:	801a      	strh	r2, [r3, #0]
  4042a8:	e511      	b.n	403cce <_svfprintf_r+0x4e>
  4042aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042ac:	4bb3      	ldr	r3, [pc, #716]	; (40457c <_svfprintf_r+0x8fc>)
  4042ae:	680c      	ldr	r4, [r1, #0]
  4042b0:	9318      	str	r3, [sp, #96]	; 0x60
  4042b2:	2230      	movs	r2, #48	; 0x30
  4042b4:	2378      	movs	r3, #120	; 0x78
  4042b6:	3104      	adds	r1, #4
  4042b8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4042bc:	9311      	str	r3, [sp, #68]	; 0x44
  4042be:	f04b 0b02 	orr.w	fp, fp, #2
  4042c2:	910f      	str	r1, [sp, #60]	; 0x3c
  4042c4:	2500      	movs	r5, #0
  4042c6:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4042ca:	2302      	movs	r3, #2
  4042cc:	e5cb      	b.n	403e66 <_svfprintf_r+0x1e6>
  4042ce:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042d0:	9311      	str	r3, [sp, #68]	; 0x44
  4042d2:	680a      	ldr	r2, [r1, #0]
  4042d4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4042d8:	2300      	movs	r3, #0
  4042da:	460a      	mov	r2, r1
  4042dc:	461f      	mov	r7, r3
  4042de:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4042e2:	3204      	adds	r2, #4
  4042e4:	2301      	movs	r3, #1
  4042e6:	9308      	str	r3, [sp, #32]
  4042e8:	f8cd b01c 	str.w	fp, [sp, #28]
  4042ec:	970a      	str	r7, [sp, #40]	; 0x28
  4042ee:	9712      	str	r7, [sp, #72]	; 0x48
  4042f0:	920f      	str	r2, [sp, #60]	; 0x3c
  4042f2:	930e      	str	r3, [sp, #56]	; 0x38
  4042f4:	ae28      	add	r6, sp, #160	; 0xa0
  4042f6:	e5df      	b.n	403eb8 <_svfprintf_r+0x238>
  4042f8:	9311      	str	r3, [sp, #68]	; 0x44
  4042fa:	2a00      	cmp	r2, #0
  4042fc:	f040 86ea 	bne.w	4050d4 <_svfprintf_r+0x1454>
  404300:	f01b 0f20 	tst.w	fp, #32
  404304:	d15d      	bne.n	4043c2 <_svfprintf_r+0x742>
  404306:	f01b 0f10 	tst.w	fp, #16
  40430a:	f040 8308 	bne.w	40491e <_svfprintf_r+0xc9e>
  40430e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404312:	f000 8304 	beq.w	40491e <_svfprintf_r+0xc9e>
  404316:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404318:	f9b1 4000 	ldrsh.w	r4, [r1]
  40431c:	3104      	adds	r1, #4
  40431e:	17e5      	asrs	r5, r4, #31
  404320:	4622      	mov	r2, r4
  404322:	462b      	mov	r3, r5
  404324:	910f      	str	r1, [sp, #60]	; 0x3c
  404326:	2a00      	cmp	r2, #0
  404328:	f173 0300 	sbcs.w	r3, r3, #0
  40432c:	db58      	blt.n	4043e0 <_svfprintf_r+0x760>
  40432e:	990a      	ldr	r1, [sp, #40]	; 0x28
  404330:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404334:	1c4a      	adds	r2, r1, #1
  404336:	f04f 0301 	mov.w	r3, #1
  40433a:	f47f ad9b 	bne.w	403e74 <_svfprintf_r+0x1f4>
  40433e:	ea54 0205 	orrs.w	r2, r4, r5
  404342:	f000 81df 	beq.w	404704 <_svfprintf_r+0xa84>
  404346:	f8cd b01c 	str.w	fp, [sp, #28]
  40434a:	2b01      	cmp	r3, #1
  40434c:	f000 827b 	beq.w	404846 <_svfprintf_r+0xbc6>
  404350:	2b02      	cmp	r3, #2
  404352:	f040 8206 	bne.w	404762 <_svfprintf_r+0xae2>
  404356:	9818      	ldr	r0, [sp, #96]	; 0x60
  404358:	464e      	mov	r6, r9
  40435a:	0923      	lsrs	r3, r4, #4
  40435c:	f004 010f 	and.w	r1, r4, #15
  404360:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404364:	092a      	lsrs	r2, r5, #4
  404366:	461c      	mov	r4, r3
  404368:	4615      	mov	r5, r2
  40436a:	5c43      	ldrb	r3, [r0, r1]
  40436c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404370:	ea54 0305 	orrs.w	r3, r4, r5
  404374:	d1f1      	bne.n	40435a <_svfprintf_r+0x6da>
  404376:	eba9 0306 	sub.w	r3, r9, r6
  40437a:	930e      	str	r3, [sp, #56]	; 0x38
  40437c:	e590      	b.n	403ea0 <_svfprintf_r+0x220>
  40437e:	9311      	str	r3, [sp, #68]	; 0x44
  404380:	2a00      	cmp	r2, #0
  404382:	f040 86a3 	bne.w	4050cc <_svfprintf_r+0x144c>
  404386:	4b7e      	ldr	r3, [pc, #504]	; (404580 <_svfprintf_r+0x900>)
  404388:	9318      	str	r3, [sp, #96]	; 0x60
  40438a:	f01b 0f20 	tst.w	fp, #32
  40438e:	f43f aeef 	beq.w	404170 <_svfprintf_r+0x4f0>
  404392:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404394:	3507      	adds	r5, #7
  404396:	f025 0307 	bic.w	r3, r5, #7
  40439a:	f103 0208 	add.w	r2, r3, #8
  40439e:	f01b 0f01 	tst.w	fp, #1
  4043a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4043a4:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043a8:	f47f aef4 	bne.w	404194 <_svfprintf_r+0x514>
  4043ac:	2302      	movs	r3, #2
  4043ae:	e55a      	b.n	403e66 <_svfprintf_r+0x1e6>
  4043b0:	9311      	str	r3, [sp, #68]	; 0x44
  4043b2:	2a00      	cmp	r2, #0
  4043b4:	f040 8686 	bne.w	4050c4 <_svfprintf_r+0x1444>
  4043b8:	f04b 0b10 	orr.w	fp, fp, #16
  4043bc:	f01b 0f20 	tst.w	fp, #32
  4043c0:	d0a1      	beq.n	404306 <_svfprintf_r+0x686>
  4043c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043c4:	3507      	adds	r5, #7
  4043c6:	f025 0507 	bic.w	r5, r5, #7
  4043ca:	e9d5 2300 	ldrd	r2, r3, [r5]
  4043ce:	2a00      	cmp	r2, #0
  4043d0:	f105 0108 	add.w	r1, r5, #8
  4043d4:	461d      	mov	r5, r3
  4043d6:	f173 0300 	sbcs.w	r3, r3, #0
  4043da:	910f      	str	r1, [sp, #60]	; 0x3c
  4043dc:	4614      	mov	r4, r2
  4043de:	daa6      	bge.n	40432e <_svfprintf_r+0x6ae>
  4043e0:	272d      	movs	r7, #45	; 0x2d
  4043e2:	4264      	negs	r4, r4
  4043e4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4043e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4043ec:	2301      	movs	r3, #1
  4043ee:	e53d      	b.n	403e6c <_svfprintf_r+0x1ec>
  4043f0:	9311      	str	r3, [sp, #68]	; 0x44
  4043f2:	2a00      	cmp	r2, #0
  4043f4:	f040 8662 	bne.w	4050bc <_svfprintf_r+0x143c>
  4043f8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043fa:	3507      	adds	r5, #7
  4043fc:	f025 0307 	bic.w	r3, r5, #7
  404400:	f103 0208 	add.w	r2, r3, #8
  404404:	920f      	str	r2, [sp, #60]	; 0x3c
  404406:	681a      	ldr	r2, [r3, #0]
  404408:	9215      	str	r2, [sp, #84]	; 0x54
  40440a:	685b      	ldr	r3, [r3, #4]
  40440c:	9314      	str	r3, [sp, #80]	; 0x50
  40440e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404410:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404412:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  404416:	4628      	mov	r0, r5
  404418:	4621      	mov	r1, r4
  40441a:	f04f 32ff 	mov.w	r2, #4294967295
  40441e:	4b59      	ldr	r3, [pc, #356]	; (404584 <_svfprintf_r+0x904>)
  404420:	f003 ff02 	bl	408228 <__aeabi_dcmpun>
  404424:	2800      	cmp	r0, #0
  404426:	f040 834a 	bne.w	404abe <_svfprintf_r+0xe3e>
  40442a:	4628      	mov	r0, r5
  40442c:	4621      	mov	r1, r4
  40442e:	f04f 32ff 	mov.w	r2, #4294967295
  404432:	4b54      	ldr	r3, [pc, #336]	; (404584 <_svfprintf_r+0x904>)
  404434:	f003 feda 	bl	4081ec <__aeabi_dcmple>
  404438:	2800      	cmp	r0, #0
  40443a:	f040 8340 	bne.w	404abe <_svfprintf_r+0xe3e>
  40443e:	a815      	add	r0, sp, #84	; 0x54
  404440:	c80d      	ldmia	r0, {r0, r2, r3}
  404442:	9914      	ldr	r1, [sp, #80]	; 0x50
  404444:	f003 fec8 	bl	4081d8 <__aeabi_dcmplt>
  404448:	2800      	cmp	r0, #0
  40444a:	f040 8530 	bne.w	404eae <_svfprintf_r+0x122e>
  40444e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404452:	4e4d      	ldr	r6, [pc, #308]	; (404588 <_svfprintf_r+0x908>)
  404454:	4b4d      	ldr	r3, [pc, #308]	; (40458c <_svfprintf_r+0x90c>)
  404456:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40445a:	9007      	str	r0, [sp, #28]
  40445c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40445e:	2203      	movs	r2, #3
  404460:	2100      	movs	r1, #0
  404462:	9208      	str	r2, [sp, #32]
  404464:	910a      	str	r1, [sp, #40]	; 0x28
  404466:	2847      	cmp	r0, #71	; 0x47
  404468:	bfd8      	it	le
  40446a:	461e      	movle	r6, r3
  40446c:	920e      	str	r2, [sp, #56]	; 0x38
  40446e:	9112      	str	r1, [sp, #72]	; 0x48
  404470:	e51e      	b.n	403eb0 <_svfprintf_r+0x230>
  404472:	f04b 0b08 	orr.w	fp, fp, #8
  404476:	f89a 3000 	ldrb.w	r3, [sl]
  40447a:	e459      	b.n	403d30 <_svfprintf_r+0xb0>
  40447c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404480:	2300      	movs	r3, #0
  404482:	461c      	mov	r4, r3
  404484:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404488:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40448c:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404490:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404494:	2809      	cmp	r0, #9
  404496:	d9f5      	bls.n	404484 <_svfprintf_r+0x804>
  404498:	940d      	str	r4, [sp, #52]	; 0x34
  40449a:	e44b      	b.n	403d34 <_svfprintf_r+0xb4>
  40449c:	f04b 0b10 	orr.w	fp, fp, #16
  4044a0:	9311      	str	r3, [sp, #68]	; 0x44
  4044a2:	f01b 0320 	ands.w	r3, fp, #32
  4044a6:	f43f ae1d 	beq.w	4040e4 <_svfprintf_r+0x464>
  4044aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4044ac:	3507      	adds	r5, #7
  4044ae:	f025 0307 	bic.w	r3, r5, #7
  4044b2:	f103 0208 	add.w	r2, r3, #8
  4044b6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044ba:	920f      	str	r2, [sp, #60]	; 0x3c
  4044bc:	2300      	movs	r3, #0
  4044be:	e4d2      	b.n	403e66 <_svfprintf_r+0x1e6>
  4044c0:	9311      	str	r3, [sp, #68]	; 0x44
  4044c2:	2a00      	cmp	r2, #0
  4044c4:	f040 85e7 	bne.w	405096 <_svfprintf_r+0x1416>
  4044c8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044ca:	2a00      	cmp	r2, #0
  4044cc:	f43f aca3 	beq.w	403e16 <_svfprintf_r+0x196>
  4044d0:	2300      	movs	r3, #0
  4044d2:	2101      	movs	r1, #1
  4044d4:	461f      	mov	r7, r3
  4044d6:	9108      	str	r1, [sp, #32]
  4044d8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4044dc:	f8cd b01c 	str.w	fp, [sp, #28]
  4044e0:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4044e4:	930a      	str	r3, [sp, #40]	; 0x28
  4044e6:	9312      	str	r3, [sp, #72]	; 0x48
  4044e8:	910e      	str	r1, [sp, #56]	; 0x38
  4044ea:	ae28      	add	r6, sp, #160	; 0xa0
  4044ec:	e4e4      	b.n	403eb8 <_svfprintf_r+0x238>
  4044ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044f0:	e534      	b.n	403f5c <_svfprintf_r+0x2dc>
  4044f2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044f4:	2b65      	cmp	r3, #101	; 0x65
  4044f6:	f340 80a7 	ble.w	404648 <_svfprintf_r+0x9c8>
  4044fa:	a815      	add	r0, sp, #84	; 0x54
  4044fc:	c80d      	ldmia	r0, {r0, r2, r3}
  4044fe:	9914      	ldr	r1, [sp, #80]	; 0x50
  404500:	f003 fe60 	bl	4081c4 <__aeabi_dcmpeq>
  404504:	2800      	cmp	r0, #0
  404506:	f000 8150 	beq.w	4047aa <_svfprintf_r+0xb2a>
  40450a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40450c:	4a20      	ldr	r2, [pc, #128]	; (404590 <_svfprintf_r+0x910>)
  40450e:	f8c8 2000 	str.w	r2, [r8]
  404512:	3301      	adds	r3, #1
  404514:	3401      	adds	r4, #1
  404516:	2201      	movs	r2, #1
  404518:	2b07      	cmp	r3, #7
  40451a:	9427      	str	r4, [sp, #156]	; 0x9c
  40451c:	9326      	str	r3, [sp, #152]	; 0x98
  40451e:	f8c8 2004 	str.w	r2, [r8, #4]
  404522:	f300 836a 	bgt.w	404bfa <_svfprintf_r+0xf7a>
  404526:	f108 0808 	add.w	r8, r8, #8
  40452a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40452c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40452e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404530:	4293      	cmp	r3, r2
  404532:	db03      	blt.n	40453c <_svfprintf_r+0x8bc>
  404534:	9b07      	ldr	r3, [sp, #28]
  404536:	07dd      	lsls	r5, r3, #31
  404538:	f57f ad82 	bpl.w	404040 <_svfprintf_r+0x3c0>
  40453c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40453e:	9919      	ldr	r1, [sp, #100]	; 0x64
  404540:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404542:	f8c8 2000 	str.w	r2, [r8]
  404546:	3301      	adds	r3, #1
  404548:	440c      	add	r4, r1
  40454a:	2b07      	cmp	r3, #7
  40454c:	f8c8 1004 	str.w	r1, [r8, #4]
  404550:	9427      	str	r4, [sp, #156]	; 0x9c
  404552:	9326      	str	r3, [sp, #152]	; 0x98
  404554:	f300 839e 	bgt.w	404c94 <_svfprintf_r+0x1014>
  404558:	f108 0808 	add.w	r8, r8, #8
  40455c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40455e:	1e5e      	subs	r6, r3, #1
  404560:	2e00      	cmp	r6, #0
  404562:	f77f ad6d 	ble.w	404040 <_svfprintf_r+0x3c0>
  404566:	2e10      	cmp	r6, #16
  404568:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40456a:	4d0a      	ldr	r5, [pc, #40]	; (404594 <_svfprintf_r+0x914>)
  40456c:	f340 81f5 	ble.w	40495a <_svfprintf_r+0xcda>
  404570:	4622      	mov	r2, r4
  404572:	2710      	movs	r7, #16
  404574:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404578:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40457a:	e013      	b.n	4045a4 <_svfprintf_r+0x924>
  40457c:	00408f94 	.word	0x00408f94
  404580:	00408f80 	.word	0x00408f80
  404584:	7fefffff 	.word	0x7fefffff
  404588:	00408f74 	.word	0x00408f74
  40458c:	00408f70 	.word	0x00408f70
  404590:	00408fb0 	.word	0x00408fb0
  404594:	00408fc4 	.word	0x00408fc4
  404598:	f108 0808 	add.w	r8, r8, #8
  40459c:	3e10      	subs	r6, #16
  40459e:	2e10      	cmp	r6, #16
  4045a0:	f340 81da 	ble.w	404958 <_svfprintf_r+0xcd8>
  4045a4:	3301      	adds	r3, #1
  4045a6:	3210      	adds	r2, #16
  4045a8:	2b07      	cmp	r3, #7
  4045aa:	9227      	str	r2, [sp, #156]	; 0x9c
  4045ac:	9326      	str	r3, [sp, #152]	; 0x98
  4045ae:	e888 00a0 	stmia.w	r8, {r5, r7}
  4045b2:	ddf1      	ble.n	404598 <_svfprintf_r+0x918>
  4045b4:	aa25      	add	r2, sp, #148	; 0x94
  4045b6:	4621      	mov	r1, r4
  4045b8:	4658      	mov	r0, fp
  4045ba:	f002 fd6f 	bl	40709c <__ssprint_r>
  4045be:	2800      	cmp	r0, #0
  4045c0:	f47f ac30 	bne.w	403e24 <_svfprintf_r+0x1a4>
  4045c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4045c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045c8:	46c8      	mov	r8, r9
  4045ca:	e7e7      	b.n	40459c <_svfprintf_r+0x91c>
  4045cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4045ce:	9a08      	ldr	r2, [sp, #32]
  4045d0:	1a9f      	subs	r7, r3, r2
  4045d2:	2f00      	cmp	r7, #0
  4045d4:	f77f ace5 	ble.w	403fa2 <_svfprintf_r+0x322>
  4045d8:	2f10      	cmp	r7, #16
  4045da:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045dc:	4db6      	ldr	r5, [pc, #728]	; (4048b8 <_svfprintf_r+0xc38>)
  4045de:	dd27      	ble.n	404630 <_svfprintf_r+0x9b0>
  4045e0:	4642      	mov	r2, r8
  4045e2:	4621      	mov	r1, r4
  4045e4:	46b0      	mov	r8, r6
  4045e6:	f04f 0b10 	mov.w	fp, #16
  4045ea:	462e      	mov	r6, r5
  4045ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4045ee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045f0:	e004      	b.n	4045fc <_svfprintf_r+0x97c>
  4045f2:	3f10      	subs	r7, #16
  4045f4:	2f10      	cmp	r7, #16
  4045f6:	f102 0208 	add.w	r2, r2, #8
  4045fa:	dd15      	ble.n	404628 <_svfprintf_r+0x9a8>
  4045fc:	3301      	adds	r3, #1
  4045fe:	3110      	adds	r1, #16
  404600:	2b07      	cmp	r3, #7
  404602:	9127      	str	r1, [sp, #156]	; 0x9c
  404604:	9326      	str	r3, [sp, #152]	; 0x98
  404606:	e882 0840 	stmia.w	r2, {r6, fp}
  40460a:	ddf2      	ble.n	4045f2 <_svfprintf_r+0x972>
  40460c:	aa25      	add	r2, sp, #148	; 0x94
  40460e:	4629      	mov	r1, r5
  404610:	4620      	mov	r0, r4
  404612:	f002 fd43 	bl	40709c <__ssprint_r>
  404616:	2800      	cmp	r0, #0
  404618:	f47f ac04 	bne.w	403e24 <_svfprintf_r+0x1a4>
  40461c:	3f10      	subs	r7, #16
  40461e:	2f10      	cmp	r7, #16
  404620:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404622:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404624:	464a      	mov	r2, r9
  404626:	dce9      	bgt.n	4045fc <_svfprintf_r+0x97c>
  404628:	4635      	mov	r5, r6
  40462a:	460c      	mov	r4, r1
  40462c:	4646      	mov	r6, r8
  40462e:	4690      	mov	r8, r2
  404630:	3301      	adds	r3, #1
  404632:	443c      	add	r4, r7
  404634:	2b07      	cmp	r3, #7
  404636:	9427      	str	r4, [sp, #156]	; 0x9c
  404638:	9326      	str	r3, [sp, #152]	; 0x98
  40463a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40463e:	f300 8232 	bgt.w	404aa6 <_svfprintf_r+0xe26>
  404642:	f108 0808 	add.w	r8, r8, #8
  404646:	e4ac      	b.n	403fa2 <_svfprintf_r+0x322>
  404648:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40464a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40464c:	2b01      	cmp	r3, #1
  40464e:	f340 81fe 	ble.w	404a4e <_svfprintf_r+0xdce>
  404652:	3701      	adds	r7, #1
  404654:	3401      	adds	r4, #1
  404656:	2301      	movs	r3, #1
  404658:	2f07      	cmp	r7, #7
  40465a:	9427      	str	r4, [sp, #156]	; 0x9c
  40465c:	9726      	str	r7, [sp, #152]	; 0x98
  40465e:	f8c8 6000 	str.w	r6, [r8]
  404662:	f8c8 3004 	str.w	r3, [r8, #4]
  404666:	f300 8203 	bgt.w	404a70 <_svfprintf_r+0xdf0>
  40466a:	f108 0808 	add.w	r8, r8, #8
  40466e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404670:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404672:	f8c8 3000 	str.w	r3, [r8]
  404676:	3701      	adds	r7, #1
  404678:	4414      	add	r4, r2
  40467a:	2f07      	cmp	r7, #7
  40467c:	9427      	str	r4, [sp, #156]	; 0x9c
  40467e:	9726      	str	r7, [sp, #152]	; 0x98
  404680:	f8c8 2004 	str.w	r2, [r8, #4]
  404684:	f300 8200 	bgt.w	404a88 <_svfprintf_r+0xe08>
  404688:	f108 0808 	add.w	r8, r8, #8
  40468c:	a815      	add	r0, sp, #84	; 0x54
  40468e:	c80d      	ldmia	r0, {r0, r2, r3}
  404690:	9914      	ldr	r1, [sp, #80]	; 0x50
  404692:	f003 fd97 	bl	4081c4 <__aeabi_dcmpeq>
  404696:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404698:	2800      	cmp	r0, #0
  40469a:	f040 8101 	bne.w	4048a0 <_svfprintf_r+0xc20>
  40469e:	3b01      	subs	r3, #1
  4046a0:	3701      	adds	r7, #1
  4046a2:	3601      	adds	r6, #1
  4046a4:	441c      	add	r4, r3
  4046a6:	2f07      	cmp	r7, #7
  4046a8:	9726      	str	r7, [sp, #152]	; 0x98
  4046aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4046ac:	f8c8 6000 	str.w	r6, [r8]
  4046b0:	f8c8 3004 	str.w	r3, [r8, #4]
  4046b4:	f300 8127 	bgt.w	404906 <_svfprintf_r+0xc86>
  4046b8:	f108 0808 	add.w	r8, r8, #8
  4046bc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4046be:	f8c8 2004 	str.w	r2, [r8, #4]
  4046c2:	3701      	adds	r7, #1
  4046c4:	4414      	add	r4, r2
  4046c6:	ab21      	add	r3, sp, #132	; 0x84
  4046c8:	2f07      	cmp	r7, #7
  4046ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4046cc:	9726      	str	r7, [sp, #152]	; 0x98
  4046ce:	f8c8 3000 	str.w	r3, [r8]
  4046d2:	f77f acb3 	ble.w	40403c <_svfprintf_r+0x3bc>
  4046d6:	aa25      	add	r2, sp, #148	; 0x94
  4046d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046da:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046dc:	f002 fcde 	bl	40709c <__ssprint_r>
  4046e0:	2800      	cmp	r0, #0
  4046e2:	f47f ab9f 	bne.w	403e24 <_svfprintf_r+0x1a4>
  4046e6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046e8:	46c8      	mov	r8, r9
  4046ea:	e4a9      	b.n	404040 <_svfprintf_r+0x3c0>
  4046ec:	aa25      	add	r2, sp, #148	; 0x94
  4046ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046f2:	f002 fcd3 	bl	40709c <__ssprint_r>
  4046f6:	2800      	cmp	r0, #0
  4046f8:	f43f aceb 	beq.w	4040d2 <_svfprintf_r+0x452>
  4046fc:	f7ff bb92 	b.w	403e24 <_svfprintf_r+0x1a4>
  404700:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404704:	2b01      	cmp	r3, #1
  404706:	f000 8134 	beq.w	404972 <_svfprintf_r+0xcf2>
  40470a:	2b02      	cmp	r3, #2
  40470c:	d125      	bne.n	40475a <_svfprintf_r+0xada>
  40470e:	f8cd b01c 	str.w	fp, [sp, #28]
  404712:	2400      	movs	r4, #0
  404714:	2500      	movs	r5, #0
  404716:	e61e      	b.n	404356 <_svfprintf_r+0x6d6>
  404718:	aa25      	add	r2, sp, #148	; 0x94
  40471a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40471c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40471e:	f002 fcbd 	bl	40709c <__ssprint_r>
  404722:	2800      	cmp	r0, #0
  404724:	f47f ab7e 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404728:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40472a:	46c8      	mov	r8, r9
  40472c:	e475      	b.n	40401a <_svfprintf_r+0x39a>
  40472e:	aa25      	add	r2, sp, #148	; 0x94
  404730:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404732:	980c      	ldr	r0, [sp, #48]	; 0x30
  404734:	f002 fcb2 	bl	40709c <__ssprint_r>
  404738:	2800      	cmp	r0, #0
  40473a:	f47f ab73 	bne.w	403e24 <_svfprintf_r+0x1a4>
  40473e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404740:	46c8      	mov	r8, r9
  404742:	e41b      	b.n	403f7c <_svfprintf_r+0x2fc>
  404744:	aa25      	add	r2, sp, #148	; 0x94
  404746:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404748:	980c      	ldr	r0, [sp, #48]	; 0x30
  40474a:	f002 fca7 	bl	40709c <__ssprint_r>
  40474e:	2800      	cmp	r0, #0
  404750:	f47f ab68 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404754:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404756:	46c8      	mov	r8, r9
  404758:	e420      	b.n	403f9c <_svfprintf_r+0x31c>
  40475a:	f8cd b01c 	str.w	fp, [sp, #28]
  40475e:	2400      	movs	r4, #0
  404760:	2500      	movs	r5, #0
  404762:	4649      	mov	r1, r9
  404764:	e000      	b.n	404768 <_svfprintf_r+0xae8>
  404766:	4631      	mov	r1, r6
  404768:	08e2      	lsrs	r2, r4, #3
  40476a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40476e:	08e8      	lsrs	r0, r5, #3
  404770:	f004 0307 	and.w	r3, r4, #7
  404774:	4605      	mov	r5, r0
  404776:	4614      	mov	r4, r2
  404778:	3330      	adds	r3, #48	; 0x30
  40477a:	ea54 0205 	orrs.w	r2, r4, r5
  40477e:	f801 3c01 	strb.w	r3, [r1, #-1]
  404782:	f101 36ff 	add.w	r6, r1, #4294967295
  404786:	d1ee      	bne.n	404766 <_svfprintf_r+0xae6>
  404788:	9a07      	ldr	r2, [sp, #28]
  40478a:	07d2      	lsls	r2, r2, #31
  40478c:	f57f adf3 	bpl.w	404376 <_svfprintf_r+0x6f6>
  404790:	2b30      	cmp	r3, #48	; 0x30
  404792:	f43f adf0 	beq.w	404376 <_svfprintf_r+0x6f6>
  404796:	3902      	subs	r1, #2
  404798:	2330      	movs	r3, #48	; 0x30
  40479a:	f806 3c01 	strb.w	r3, [r6, #-1]
  40479e:	eba9 0301 	sub.w	r3, r9, r1
  4047a2:	930e      	str	r3, [sp, #56]	; 0x38
  4047a4:	460e      	mov	r6, r1
  4047a6:	f7ff bb7b 	b.w	403ea0 <_svfprintf_r+0x220>
  4047aa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4047ac:	2900      	cmp	r1, #0
  4047ae:	f340 822e 	ble.w	404c0e <_svfprintf_r+0xf8e>
  4047b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047b4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4047b6:	4293      	cmp	r3, r2
  4047b8:	bfa8      	it	ge
  4047ba:	4613      	movge	r3, r2
  4047bc:	2b00      	cmp	r3, #0
  4047be:	461f      	mov	r7, r3
  4047c0:	dd0d      	ble.n	4047de <_svfprintf_r+0xb5e>
  4047c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047c4:	f8c8 6000 	str.w	r6, [r8]
  4047c8:	3301      	adds	r3, #1
  4047ca:	443c      	add	r4, r7
  4047cc:	2b07      	cmp	r3, #7
  4047ce:	9427      	str	r4, [sp, #156]	; 0x9c
  4047d0:	f8c8 7004 	str.w	r7, [r8, #4]
  4047d4:	9326      	str	r3, [sp, #152]	; 0x98
  4047d6:	f300 831f 	bgt.w	404e18 <_svfprintf_r+0x1198>
  4047da:	f108 0808 	add.w	r8, r8, #8
  4047de:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047e0:	2f00      	cmp	r7, #0
  4047e2:	bfa8      	it	ge
  4047e4:	1bdb      	subge	r3, r3, r7
  4047e6:	2b00      	cmp	r3, #0
  4047e8:	461f      	mov	r7, r3
  4047ea:	f340 80d6 	ble.w	40499a <_svfprintf_r+0xd1a>
  4047ee:	2f10      	cmp	r7, #16
  4047f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047f2:	4d31      	ldr	r5, [pc, #196]	; (4048b8 <_svfprintf_r+0xc38>)
  4047f4:	f340 81ed 	ble.w	404bd2 <_svfprintf_r+0xf52>
  4047f8:	4642      	mov	r2, r8
  4047fa:	4621      	mov	r1, r4
  4047fc:	46b0      	mov	r8, r6
  4047fe:	f04f 0b10 	mov.w	fp, #16
  404802:	462e      	mov	r6, r5
  404804:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404806:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404808:	e004      	b.n	404814 <_svfprintf_r+0xb94>
  40480a:	3208      	adds	r2, #8
  40480c:	3f10      	subs	r7, #16
  40480e:	2f10      	cmp	r7, #16
  404810:	f340 81db 	ble.w	404bca <_svfprintf_r+0xf4a>
  404814:	3301      	adds	r3, #1
  404816:	3110      	adds	r1, #16
  404818:	2b07      	cmp	r3, #7
  40481a:	9127      	str	r1, [sp, #156]	; 0x9c
  40481c:	9326      	str	r3, [sp, #152]	; 0x98
  40481e:	e882 0840 	stmia.w	r2, {r6, fp}
  404822:	ddf2      	ble.n	40480a <_svfprintf_r+0xb8a>
  404824:	aa25      	add	r2, sp, #148	; 0x94
  404826:	4629      	mov	r1, r5
  404828:	4620      	mov	r0, r4
  40482a:	f002 fc37 	bl	40709c <__ssprint_r>
  40482e:	2800      	cmp	r0, #0
  404830:	f47f aaf8 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404834:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404836:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404838:	464a      	mov	r2, r9
  40483a:	e7e7      	b.n	40480c <_svfprintf_r+0xb8c>
  40483c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40483e:	930e      	str	r3, [sp, #56]	; 0x38
  404840:	464e      	mov	r6, r9
  404842:	f7ff bb2d 	b.w	403ea0 <_svfprintf_r+0x220>
  404846:	2d00      	cmp	r5, #0
  404848:	bf08      	it	eq
  40484a:	2c0a      	cmpeq	r4, #10
  40484c:	f0c0 808f 	bcc.w	40496e <_svfprintf_r+0xcee>
  404850:	464e      	mov	r6, r9
  404852:	4620      	mov	r0, r4
  404854:	4629      	mov	r1, r5
  404856:	220a      	movs	r2, #10
  404858:	2300      	movs	r3, #0
  40485a:	f7fe fd89 	bl	403370 <__aeabi_uldivmod>
  40485e:	3230      	adds	r2, #48	; 0x30
  404860:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404864:	4620      	mov	r0, r4
  404866:	4629      	mov	r1, r5
  404868:	2300      	movs	r3, #0
  40486a:	220a      	movs	r2, #10
  40486c:	f7fe fd80 	bl	403370 <__aeabi_uldivmod>
  404870:	4604      	mov	r4, r0
  404872:	460d      	mov	r5, r1
  404874:	ea54 0305 	orrs.w	r3, r4, r5
  404878:	d1eb      	bne.n	404852 <_svfprintf_r+0xbd2>
  40487a:	eba9 0306 	sub.w	r3, r9, r6
  40487e:	930e      	str	r3, [sp, #56]	; 0x38
  404880:	f7ff bb0e 	b.w	403ea0 <_svfprintf_r+0x220>
  404884:	aa25      	add	r2, sp, #148	; 0x94
  404886:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404888:	980c      	ldr	r0, [sp, #48]	; 0x30
  40488a:	f002 fc07 	bl	40709c <__ssprint_r>
  40488e:	2800      	cmp	r0, #0
  404890:	f47f aac8 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404894:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404898:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40489a:	46c8      	mov	r8, r9
  40489c:	f7ff bb5e 	b.w	403f5c <_svfprintf_r+0x2dc>
  4048a0:	1e5e      	subs	r6, r3, #1
  4048a2:	2e00      	cmp	r6, #0
  4048a4:	f77f af0a 	ble.w	4046bc <_svfprintf_r+0xa3c>
  4048a8:	2e10      	cmp	r6, #16
  4048aa:	4d03      	ldr	r5, [pc, #12]	; (4048b8 <_svfprintf_r+0xc38>)
  4048ac:	dd22      	ble.n	4048f4 <_svfprintf_r+0xc74>
  4048ae:	4622      	mov	r2, r4
  4048b0:	f04f 0b10 	mov.w	fp, #16
  4048b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048b6:	e006      	b.n	4048c6 <_svfprintf_r+0xc46>
  4048b8:	00408fc4 	.word	0x00408fc4
  4048bc:	3e10      	subs	r6, #16
  4048be:	2e10      	cmp	r6, #16
  4048c0:	f108 0808 	add.w	r8, r8, #8
  4048c4:	dd15      	ble.n	4048f2 <_svfprintf_r+0xc72>
  4048c6:	3701      	adds	r7, #1
  4048c8:	3210      	adds	r2, #16
  4048ca:	2f07      	cmp	r7, #7
  4048cc:	9227      	str	r2, [sp, #156]	; 0x9c
  4048ce:	9726      	str	r7, [sp, #152]	; 0x98
  4048d0:	e888 0820 	stmia.w	r8, {r5, fp}
  4048d4:	ddf2      	ble.n	4048bc <_svfprintf_r+0xc3c>
  4048d6:	aa25      	add	r2, sp, #148	; 0x94
  4048d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048da:	4620      	mov	r0, r4
  4048dc:	f002 fbde 	bl	40709c <__ssprint_r>
  4048e0:	2800      	cmp	r0, #0
  4048e2:	f47f aa9f 	bne.w	403e24 <_svfprintf_r+0x1a4>
  4048e6:	3e10      	subs	r6, #16
  4048e8:	2e10      	cmp	r6, #16
  4048ea:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4048ec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4048ee:	46c8      	mov	r8, r9
  4048f0:	dce9      	bgt.n	4048c6 <_svfprintf_r+0xc46>
  4048f2:	4614      	mov	r4, r2
  4048f4:	3701      	adds	r7, #1
  4048f6:	4434      	add	r4, r6
  4048f8:	2f07      	cmp	r7, #7
  4048fa:	9427      	str	r4, [sp, #156]	; 0x9c
  4048fc:	9726      	str	r7, [sp, #152]	; 0x98
  4048fe:	e888 0060 	stmia.w	r8, {r5, r6}
  404902:	f77f aed9 	ble.w	4046b8 <_svfprintf_r+0xa38>
  404906:	aa25      	add	r2, sp, #148	; 0x94
  404908:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40490a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40490c:	f002 fbc6 	bl	40709c <__ssprint_r>
  404910:	2800      	cmp	r0, #0
  404912:	f47f aa87 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404916:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404918:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40491a:	46c8      	mov	r8, r9
  40491c:	e6ce      	b.n	4046bc <_svfprintf_r+0xa3c>
  40491e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404920:	6814      	ldr	r4, [r2, #0]
  404922:	4613      	mov	r3, r2
  404924:	3304      	adds	r3, #4
  404926:	17e5      	asrs	r5, r4, #31
  404928:	930f      	str	r3, [sp, #60]	; 0x3c
  40492a:	4622      	mov	r2, r4
  40492c:	462b      	mov	r3, r5
  40492e:	e4fa      	b.n	404326 <_svfprintf_r+0x6a6>
  404930:	3204      	adds	r2, #4
  404932:	681c      	ldr	r4, [r3, #0]
  404934:	920f      	str	r2, [sp, #60]	; 0x3c
  404936:	2301      	movs	r3, #1
  404938:	2500      	movs	r5, #0
  40493a:	f7ff ba94 	b.w	403e66 <_svfprintf_r+0x1e6>
  40493e:	681c      	ldr	r4, [r3, #0]
  404940:	3304      	adds	r3, #4
  404942:	930f      	str	r3, [sp, #60]	; 0x3c
  404944:	2500      	movs	r5, #0
  404946:	e421      	b.n	40418c <_svfprintf_r+0x50c>
  404948:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40494a:	460a      	mov	r2, r1
  40494c:	3204      	adds	r2, #4
  40494e:	680c      	ldr	r4, [r1, #0]
  404950:	920f      	str	r2, [sp, #60]	; 0x3c
  404952:	2500      	movs	r5, #0
  404954:	f7ff ba87 	b.w	403e66 <_svfprintf_r+0x1e6>
  404958:	4614      	mov	r4, r2
  40495a:	3301      	adds	r3, #1
  40495c:	4434      	add	r4, r6
  40495e:	2b07      	cmp	r3, #7
  404960:	9427      	str	r4, [sp, #156]	; 0x9c
  404962:	9326      	str	r3, [sp, #152]	; 0x98
  404964:	e888 0060 	stmia.w	r8, {r5, r6}
  404968:	f77f ab68 	ble.w	40403c <_svfprintf_r+0x3bc>
  40496c:	e6b3      	b.n	4046d6 <_svfprintf_r+0xa56>
  40496e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404972:	f8cd b01c 	str.w	fp, [sp, #28]
  404976:	ae42      	add	r6, sp, #264	; 0x108
  404978:	3430      	adds	r4, #48	; 0x30
  40497a:	2301      	movs	r3, #1
  40497c:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404980:	930e      	str	r3, [sp, #56]	; 0x38
  404982:	f7ff ba8d 	b.w	403ea0 <_svfprintf_r+0x220>
  404986:	aa25      	add	r2, sp, #148	; 0x94
  404988:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40498a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40498c:	f002 fb86 	bl	40709c <__ssprint_r>
  404990:	2800      	cmp	r0, #0
  404992:	f47f aa47 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404996:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404998:	46c8      	mov	r8, r9
  40499a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40499c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40499e:	429a      	cmp	r2, r3
  4049a0:	db44      	blt.n	404a2c <_svfprintf_r+0xdac>
  4049a2:	9b07      	ldr	r3, [sp, #28]
  4049a4:	07d9      	lsls	r1, r3, #31
  4049a6:	d441      	bmi.n	404a2c <_svfprintf_r+0xdac>
  4049a8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049aa:	9812      	ldr	r0, [sp, #72]	; 0x48
  4049ac:	1a9a      	subs	r2, r3, r2
  4049ae:	1a1d      	subs	r5, r3, r0
  4049b0:	4295      	cmp	r5, r2
  4049b2:	bfa8      	it	ge
  4049b4:	4615      	movge	r5, r2
  4049b6:	2d00      	cmp	r5, #0
  4049b8:	dd0e      	ble.n	4049d8 <_svfprintf_r+0xd58>
  4049ba:	9926      	ldr	r1, [sp, #152]	; 0x98
  4049bc:	f8c8 5004 	str.w	r5, [r8, #4]
  4049c0:	3101      	adds	r1, #1
  4049c2:	4406      	add	r6, r0
  4049c4:	442c      	add	r4, r5
  4049c6:	2907      	cmp	r1, #7
  4049c8:	f8c8 6000 	str.w	r6, [r8]
  4049cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4049ce:	9126      	str	r1, [sp, #152]	; 0x98
  4049d0:	f300 823b 	bgt.w	404e4a <_svfprintf_r+0x11ca>
  4049d4:	f108 0808 	add.w	r8, r8, #8
  4049d8:	2d00      	cmp	r5, #0
  4049da:	bfac      	ite	ge
  4049dc:	1b56      	subge	r6, r2, r5
  4049de:	4616      	movlt	r6, r2
  4049e0:	2e00      	cmp	r6, #0
  4049e2:	f77f ab2d 	ble.w	404040 <_svfprintf_r+0x3c0>
  4049e6:	2e10      	cmp	r6, #16
  4049e8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049ea:	4db0      	ldr	r5, [pc, #704]	; (404cac <_svfprintf_r+0x102c>)
  4049ec:	ddb5      	ble.n	40495a <_svfprintf_r+0xcda>
  4049ee:	4622      	mov	r2, r4
  4049f0:	2710      	movs	r7, #16
  4049f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4049f6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4049f8:	e004      	b.n	404a04 <_svfprintf_r+0xd84>
  4049fa:	f108 0808 	add.w	r8, r8, #8
  4049fe:	3e10      	subs	r6, #16
  404a00:	2e10      	cmp	r6, #16
  404a02:	dda9      	ble.n	404958 <_svfprintf_r+0xcd8>
  404a04:	3301      	adds	r3, #1
  404a06:	3210      	adds	r2, #16
  404a08:	2b07      	cmp	r3, #7
  404a0a:	9227      	str	r2, [sp, #156]	; 0x9c
  404a0c:	9326      	str	r3, [sp, #152]	; 0x98
  404a0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a12:	ddf2      	ble.n	4049fa <_svfprintf_r+0xd7a>
  404a14:	aa25      	add	r2, sp, #148	; 0x94
  404a16:	4621      	mov	r1, r4
  404a18:	4658      	mov	r0, fp
  404a1a:	f002 fb3f 	bl	40709c <__ssprint_r>
  404a1e:	2800      	cmp	r0, #0
  404a20:	f47f aa00 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404a24:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404a26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a28:	46c8      	mov	r8, r9
  404a2a:	e7e8      	b.n	4049fe <_svfprintf_r+0xd7e>
  404a2c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a2e:	9819      	ldr	r0, [sp, #100]	; 0x64
  404a30:	991a      	ldr	r1, [sp, #104]	; 0x68
  404a32:	f8c8 1000 	str.w	r1, [r8]
  404a36:	3301      	adds	r3, #1
  404a38:	4404      	add	r4, r0
  404a3a:	2b07      	cmp	r3, #7
  404a3c:	9427      	str	r4, [sp, #156]	; 0x9c
  404a3e:	f8c8 0004 	str.w	r0, [r8, #4]
  404a42:	9326      	str	r3, [sp, #152]	; 0x98
  404a44:	f300 81f5 	bgt.w	404e32 <_svfprintf_r+0x11b2>
  404a48:	f108 0808 	add.w	r8, r8, #8
  404a4c:	e7ac      	b.n	4049a8 <_svfprintf_r+0xd28>
  404a4e:	9b07      	ldr	r3, [sp, #28]
  404a50:	07da      	lsls	r2, r3, #31
  404a52:	f53f adfe 	bmi.w	404652 <_svfprintf_r+0x9d2>
  404a56:	3701      	adds	r7, #1
  404a58:	3401      	adds	r4, #1
  404a5a:	2301      	movs	r3, #1
  404a5c:	2f07      	cmp	r7, #7
  404a5e:	9427      	str	r4, [sp, #156]	; 0x9c
  404a60:	9726      	str	r7, [sp, #152]	; 0x98
  404a62:	f8c8 6000 	str.w	r6, [r8]
  404a66:	f8c8 3004 	str.w	r3, [r8, #4]
  404a6a:	f77f ae25 	ble.w	4046b8 <_svfprintf_r+0xa38>
  404a6e:	e74a      	b.n	404906 <_svfprintf_r+0xc86>
  404a70:	aa25      	add	r2, sp, #148	; 0x94
  404a72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a74:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a76:	f002 fb11 	bl	40709c <__ssprint_r>
  404a7a:	2800      	cmp	r0, #0
  404a7c:	f47f a9d2 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404a80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a82:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a84:	46c8      	mov	r8, r9
  404a86:	e5f2      	b.n	40466e <_svfprintf_r+0x9ee>
  404a88:	aa25      	add	r2, sp, #148	; 0x94
  404a8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a8e:	f002 fb05 	bl	40709c <__ssprint_r>
  404a92:	2800      	cmp	r0, #0
  404a94:	f47f a9c6 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404a98:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a9a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a9c:	46c8      	mov	r8, r9
  404a9e:	e5f5      	b.n	40468c <_svfprintf_r+0xa0c>
  404aa0:	464e      	mov	r6, r9
  404aa2:	f7ff b9fd 	b.w	403ea0 <_svfprintf_r+0x220>
  404aa6:	aa25      	add	r2, sp, #148	; 0x94
  404aa8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404aaa:	980c      	ldr	r0, [sp, #48]	; 0x30
  404aac:	f002 faf6 	bl	40709c <__ssprint_r>
  404ab0:	2800      	cmp	r0, #0
  404ab2:	f47f a9b7 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404ab6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ab8:	46c8      	mov	r8, r9
  404aba:	f7ff ba72 	b.w	403fa2 <_svfprintf_r+0x322>
  404abe:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404ac0:	4622      	mov	r2, r4
  404ac2:	4620      	mov	r0, r4
  404ac4:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404ac6:	4623      	mov	r3, r4
  404ac8:	4621      	mov	r1, r4
  404aca:	f003 fbad 	bl	408228 <__aeabi_dcmpun>
  404ace:	2800      	cmp	r0, #0
  404ad0:	f040 8286 	bne.w	404fe0 <_svfprintf_r+0x1360>
  404ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ad6:	3301      	adds	r3, #1
  404ad8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ada:	f023 0320 	bic.w	r3, r3, #32
  404ade:	930e      	str	r3, [sp, #56]	; 0x38
  404ae0:	f000 81e2 	beq.w	404ea8 <_svfprintf_r+0x1228>
  404ae4:	2b47      	cmp	r3, #71	; 0x47
  404ae6:	f000 811e 	beq.w	404d26 <_svfprintf_r+0x10a6>
  404aea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404aee:	9307      	str	r3, [sp, #28]
  404af0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404af2:	1e1f      	subs	r7, r3, #0
  404af4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404af6:	9308      	str	r3, [sp, #32]
  404af8:	bfbb      	ittet	lt
  404afa:	463b      	movlt	r3, r7
  404afc:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404b00:	2300      	movge	r3, #0
  404b02:	232d      	movlt	r3, #45	; 0x2d
  404b04:	9310      	str	r3, [sp, #64]	; 0x40
  404b06:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b08:	2b66      	cmp	r3, #102	; 0x66
  404b0a:	f000 81bb 	beq.w	404e84 <_svfprintf_r+0x1204>
  404b0e:	2b46      	cmp	r3, #70	; 0x46
  404b10:	f000 80df 	beq.w	404cd2 <_svfprintf_r+0x1052>
  404b14:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b16:	9a08      	ldr	r2, [sp, #32]
  404b18:	2b45      	cmp	r3, #69	; 0x45
  404b1a:	bf0c      	ite	eq
  404b1c:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404b1e:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404b20:	a823      	add	r0, sp, #140	; 0x8c
  404b22:	a920      	add	r1, sp, #128	; 0x80
  404b24:	bf08      	it	eq
  404b26:	1c5d      	addeq	r5, r3, #1
  404b28:	9004      	str	r0, [sp, #16]
  404b2a:	9103      	str	r1, [sp, #12]
  404b2c:	a81f      	add	r0, sp, #124	; 0x7c
  404b2e:	2102      	movs	r1, #2
  404b30:	463b      	mov	r3, r7
  404b32:	9002      	str	r0, [sp, #8]
  404b34:	9501      	str	r5, [sp, #4]
  404b36:	9100      	str	r1, [sp, #0]
  404b38:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b3a:	f000 fb75 	bl	405228 <_dtoa_r>
  404b3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b40:	2b67      	cmp	r3, #103	; 0x67
  404b42:	4606      	mov	r6, r0
  404b44:	f040 81e0 	bne.w	404f08 <_svfprintf_r+0x1288>
  404b48:	f01b 0f01 	tst.w	fp, #1
  404b4c:	f000 8246 	beq.w	404fdc <_svfprintf_r+0x135c>
  404b50:	1974      	adds	r4, r6, r5
  404b52:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404b54:	9808      	ldr	r0, [sp, #32]
  404b56:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404b58:	4639      	mov	r1, r7
  404b5a:	f003 fb33 	bl	4081c4 <__aeabi_dcmpeq>
  404b5e:	2800      	cmp	r0, #0
  404b60:	f040 8165 	bne.w	404e2e <_svfprintf_r+0x11ae>
  404b64:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404b66:	42a3      	cmp	r3, r4
  404b68:	d206      	bcs.n	404b78 <_svfprintf_r+0xef8>
  404b6a:	2130      	movs	r1, #48	; 0x30
  404b6c:	1c5a      	adds	r2, r3, #1
  404b6e:	9223      	str	r2, [sp, #140]	; 0x8c
  404b70:	7019      	strb	r1, [r3, #0]
  404b72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404b74:	429c      	cmp	r4, r3
  404b76:	d8f9      	bhi.n	404b6c <_svfprintf_r+0xeec>
  404b78:	1b9b      	subs	r3, r3, r6
  404b7a:	9313      	str	r3, [sp, #76]	; 0x4c
  404b7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b7e:	2b47      	cmp	r3, #71	; 0x47
  404b80:	f000 80e9 	beq.w	404d56 <_svfprintf_r+0x10d6>
  404b84:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b86:	2b65      	cmp	r3, #101	; 0x65
  404b88:	f340 81cd 	ble.w	404f26 <_svfprintf_r+0x12a6>
  404b8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b8e:	2b66      	cmp	r3, #102	; 0x66
  404b90:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404b92:	9312      	str	r3, [sp, #72]	; 0x48
  404b94:	f000 819e 	beq.w	404ed4 <_svfprintf_r+0x1254>
  404b98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404b9c:	4619      	mov	r1, r3
  404b9e:	4291      	cmp	r1, r2
  404ba0:	f300 818a 	bgt.w	404eb8 <_svfprintf_r+0x1238>
  404ba4:	f01b 0f01 	tst.w	fp, #1
  404ba8:	f040 8213 	bne.w	404fd2 <_svfprintf_r+0x1352>
  404bac:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404bb0:	9308      	str	r3, [sp, #32]
  404bb2:	2367      	movs	r3, #103	; 0x67
  404bb4:	920e      	str	r2, [sp, #56]	; 0x38
  404bb6:	9311      	str	r3, [sp, #68]	; 0x44
  404bb8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bba:	2b00      	cmp	r3, #0
  404bbc:	f040 80c4 	bne.w	404d48 <_svfprintf_r+0x10c8>
  404bc0:	930a      	str	r3, [sp, #40]	; 0x28
  404bc2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bc6:	f7ff b973 	b.w	403eb0 <_svfprintf_r+0x230>
  404bca:	4635      	mov	r5, r6
  404bcc:	460c      	mov	r4, r1
  404bce:	4646      	mov	r6, r8
  404bd0:	4690      	mov	r8, r2
  404bd2:	3301      	adds	r3, #1
  404bd4:	443c      	add	r4, r7
  404bd6:	2b07      	cmp	r3, #7
  404bd8:	9427      	str	r4, [sp, #156]	; 0x9c
  404bda:	9326      	str	r3, [sp, #152]	; 0x98
  404bdc:	e888 00a0 	stmia.w	r8, {r5, r7}
  404be0:	f73f aed1 	bgt.w	404986 <_svfprintf_r+0xd06>
  404be4:	f108 0808 	add.w	r8, r8, #8
  404be8:	e6d7      	b.n	40499a <_svfprintf_r+0xd1a>
  404bea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404bec:	6813      	ldr	r3, [r2, #0]
  404bee:	3204      	adds	r2, #4
  404bf0:	920f      	str	r2, [sp, #60]	; 0x3c
  404bf2:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404bf4:	601a      	str	r2, [r3, #0]
  404bf6:	f7ff b86a 	b.w	403cce <_svfprintf_r+0x4e>
  404bfa:	aa25      	add	r2, sp, #148	; 0x94
  404bfc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bfe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c00:	f002 fa4c 	bl	40709c <__ssprint_r>
  404c04:	2800      	cmp	r0, #0
  404c06:	f47f a90d 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404c0a:	46c8      	mov	r8, r9
  404c0c:	e48d      	b.n	40452a <_svfprintf_r+0x8aa>
  404c0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c10:	4a27      	ldr	r2, [pc, #156]	; (404cb0 <_svfprintf_r+0x1030>)
  404c12:	f8c8 2000 	str.w	r2, [r8]
  404c16:	3301      	adds	r3, #1
  404c18:	3401      	adds	r4, #1
  404c1a:	2201      	movs	r2, #1
  404c1c:	2b07      	cmp	r3, #7
  404c1e:	9427      	str	r4, [sp, #156]	; 0x9c
  404c20:	9326      	str	r3, [sp, #152]	; 0x98
  404c22:	f8c8 2004 	str.w	r2, [r8, #4]
  404c26:	dc72      	bgt.n	404d0e <_svfprintf_r+0x108e>
  404c28:	f108 0808 	add.w	r8, r8, #8
  404c2c:	b929      	cbnz	r1, 404c3a <_svfprintf_r+0xfba>
  404c2e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c30:	b91b      	cbnz	r3, 404c3a <_svfprintf_r+0xfba>
  404c32:	9b07      	ldr	r3, [sp, #28]
  404c34:	07d8      	lsls	r0, r3, #31
  404c36:	f57f aa03 	bpl.w	404040 <_svfprintf_r+0x3c0>
  404c3a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c3c:	9819      	ldr	r0, [sp, #100]	; 0x64
  404c3e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404c40:	f8c8 2000 	str.w	r2, [r8]
  404c44:	3301      	adds	r3, #1
  404c46:	4602      	mov	r2, r0
  404c48:	4422      	add	r2, r4
  404c4a:	2b07      	cmp	r3, #7
  404c4c:	9227      	str	r2, [sp, #156]	; 0x9c
  404c4e:	f8c8 0004 	str.w	r0, [r8, #4]
  404c52:	9326      	str	r3, [sp, #152]	; 0x98
  404c54:	f300 818d 	bgt.w	404f72 <_svfprintf_r+0x12f2>
  404c58:	f108 0808 	add.w	r8, r8, #8
  404c5c:	2900      	cmp	r1, #0
  404c5e:	f2c0 8165 	blt.w	404f2c <_svfprintf_r+0x12ac>
  404c62:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404c64:	f8c8 6000 	str.w	r6, [r8]
  404c68:	3301      	adds	r3, #1
  404c6a:	188c      	adds	r4, r1, r2
  404c6c:	2b07      	cmp	r3, #7
  404c6e:	9427      	str	r4, [sp, #156]	; 0x9c
  404c70:	9326      	str	r3, [sp, #152]	; 0x98
  404c72:	f8c8 1004 	str.w	r1, [r8, #4]
  404c76:	f77f a9e1 	ble.w	40403c <_svfprintf_r+0x3bc>
  404c7a:	e52c      	b.n	4046d6 <_svfprintf_r+0xa56>
  404c7c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c7e:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c80:	6813      	ldr	r3, [r2, #0]
  404c82:	17cd      	asrs	r5, r1, #31
  404c84:	4608      	mov	r0, r1
  404c86:	3204      	adds	r2, #4
  404c88:	4629      	mov	r1, r5
  404c8a:	920f      	str	r2, [sp, #60]	; 0x3c
  404c8c:	e9c3 0100 	strd	r0, r1, [r3]
  404c90:	f7ff b81d 	b.w	403cce <_svfprintf_r+0x4e>
  404c94:	aa25      	add	r2, sp, #148	; 0x94
  404c96:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c98:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c9a:	f002 f9ff 	bl	40709c <__ssprint_r>
  404c9e:	2800      	cmp	r0, #0
  404ca0:	f47f a8c0 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404ca4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ca6:	46c8      	mov	r8, r9
  404ca8:	e458      	b.n	40455c <_svfprintf_r+0x8dc>
  404caa:	bf00      	nop
  404cac:	00408fc4 	.word	0x00408fc4
  404cb0:	00408fb0 	.word	0x00408fb0
  404cb4:	2140      	movs	r1, #64	; 0x40
  404cb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cb8:	f001 fa0c 	bl	4060d4 <_malloc_r>
  404cbc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404cbe:	6010      	str	r0, [r2, #0]
  404cc0:	6110      	str	r0, [r2, #16]
  404cc2:	2800      	cmp	r0, #0
  404cc4:	f000 81f2 	beq.w	4050ac <_svfprintf_r+0x142c>
  404cc8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404cca:	2340      	movs	r3, #64	; 0x40
  404ccc:	6153      	str	r3, [r2, #20]
  404cce:	f7fe bfee 	b.w	403cae <_svfprintf_r+0x2e>
  404cd2:	a823      	add	r0, sp, #140	; 0x8c
  404cd4:	a920      	add	r1, sp, #128	; 0x80
  404cd6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404cd8:	9004      	str	r0, [sp, #16]
  404cda:	9103      	str	r1, [sp, #12]
  404cdc:	a81f      	add	r0, sp, #124	; 0x7c
  404cde:	2103      	movs	r1, #3
  404ce0:	9002      	str	r0, [sp, #8]
  404ce2:	9a08      	ldr	r2, [sp, #32]
  404ce4:	9401      	str	r4, [sp, #4]
  404ce6:	463b      	mov	r3, r7
  404ce8:	9100      	str	r1, [sp, #0]
  404cea:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cec:	f000 fa9c 	bl	405228 <_dtoa_r>
  404cf0:	4625      	mov	r5, r4
  404cf2:	4606      	mov	r6, r0
  404cf4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cf6:	2b46      	cmp	r3, #70	; 0x46
  404cf8:	eb06 0405 	add.w	r4, r6, r5
  404cfc:	f47f af29 	bne.w	404b52 <_svfprintf_r+0xed2>
  404d00:	7833      	ldrb	r3, [r6, #0]
  404d02:	2b30      	cmp	r3, #48	; 0x30
  404d04:	f000 8178 	beq.w	404ff8 <_svfprintf_r+0x1378>
  404d08:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404d0a:	442c      	add	r4, r5
  404d0c:	e721      	b.n	404b52 <_svfprintf_r+0xed2>
  404d0e:	aa25      	add	r2, sp, #148	; 0x94
  404d10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d12:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d14:	f002 f9c2 	bl	40709c <__ssprint_r>
  404d18:	2800      	cmp	r0, #0
  404d1a:	f47f a883 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404d1e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404d20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d22:	46c8      	mov	r8, r9
  404d24:	e782      	b.n	404c2c <_svfprintf_r+0xfac>
  404d26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d28:	2b00      	cmp	r3, #0
  404d2a:	bf08      	it	eq
  404d2c:	2301      	moveq	r3, #1
  404d2e:	930a      	str	r3, [sp, #40]	; 0x28
  404d30:	e6db      	b.n	404aea <_svfprintf_r+0xe6a>
  404d32:	4630      	mov	r0, r6
  404d34:	940a      	str	r4, [sp, #40]	; 0x28
  404d36:	f002 f943 	bl	406fc0 <strlen>
  404d3a:	950f      	str	r5, [sp, #60]	; 0x3c
  404d3c:	900e      	str	r0, [sp, #56]	; 0x38
  404d3e:	f8cd b01c 	str.w	fp, [sp, #28]
  404d42:	4603      	mov	r3, r0
  404d44:	f7ff b9f9 	b.w	40413a <_svfprintf_r+0x4ba>
  404d48:	272d      	movs	r7, #45	; 0x2d
  404d4a:	2300      	movs	r3, #0
  404d4c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404d50:	930a      	str	r3, [sp, #40]	; 0x28
  404d52:	f7ff b8ae 	b.w	403eb2 <_svfprintf_r+0x232>
  404d56:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d58:	9312      	str	r3, [sp, #72]	; 0x48
  404d5a:	461a      	mov	r2, r3
  404d5c:	3303      	adds	r3, #3
  404d5e:	db04      	blt.n	404d6a <_svfprintf_r+0x10ea>
  404d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d62:	4619      	mov	r1, r3
  404d64:	4291      	cmp	r1, r2
  404d66:	f6bf af17 	bge.w	404b98 <_svfprintf_r+0xf18>
  404d6a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d6c:	3b02      	subs	r3, #2
  404d6e:	9311      	str	r3, [sp, #68]	; 0x44
  404d70:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404d74:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404d78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d7a:	3b01      	subs	r3, #1
  404d7c:	2b00      	cmp	r3, #0
  404d7e:	931f      	str	r3, [sp, #124]	; 0x7c
  404d80:	bfbd      	ittte	lt
  404d82:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404d84:	f1c3 0301 	rsblt	r3, r3, #1
  404d88:	222d      	movlt	r2, #45	; 0x2d
  404d8a:	222b      	movge	r2, #43	; 0x2b
  404d8c:	2b09      	cmp	r3, #9
  404d8e:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404d92:	f340 8116 	ble.w	404fc2 <_svfprintf_r+0x1342>
  404d96:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404d9a:	4620      	mov	r0, r4
  404d9c:	4dab      	ldr	r5, [pc, #684]	; (40504c <_svfprintf_r+0x13cc>)
  404d9e:	e000      	b.n	404da2 <_svfprintf_r+0x1122>
  404da0:	4610      	mov	r0, r2
  404da2:	fb85 1203 	smull	r1, r2, r5, r3
  404da6:	17d9      	asrs	r1, r3, #31
  404da8:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404dac:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404db0:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404db4:	3230      	adds	r2, #48	; 0x30
  404db6:	2909      	cmp	r1, #9
  404db8:	f800 2c01 	strb.w	r2, [r0, #-1]
  404dbc:	460b      	mov	r3, r1
  404dbe:	f100 32ff 	add.w	r2, r0, #4294967295
  404dc2:	dced      	bgt.n	404da0 <_svfprintf_r+0x1120>
  404dc4:	3330      	adds	r3, #48	; 0x30
  404dc6:	3802      	subs	r0, #2
  404dc8:	b2d9      	uxtb	r1, r3
  404dca:	4284      	cmp	r4, r0
  404dcc:	f802 1c01 	strb.w	r1, [r2, #-1]
  404dd0:	f240 8165 	bls.w	40509e <_svfprintf_r+0x141e>
  404dd4:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404dd8:	4613      	mov	r3, r2
  404dda:	e001      	b.n	404de0 <_svfprintf_r+0x1160>
  404ddc:	f813 1b01 	ldrb.w	r1, [r3], #1
  404de0:	f800 1b01 	strb.w	r1, [r0], #1
  404de4:	42a3      	cmp	r3, r4
  404de6:	d1f9      	bne.n	404ddc <_svfprintf_r+0x115c>
  404de8:	3301      	adds	r3, #1
  404dea:	1a9b      	subs	r3, r3, r2
  404dec:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404df0:	4413      	add	r3, r2
  404df2:	aa21      	add	r2, sp, #132	; 0x84
  404df4:	1a9b      	subs	r3, r3, r2
  404df6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404df8:	931b      	str	r3, [sp, #108]	; 0x6c
  404dfa:	2a01      	cmp	r2, #1
  404dfc:	4413      	add	r3, r2
  404dfe:	930e      	str	r3, [sp, #56]	; 0x38
  404e00:	f340 8119 	ble.w	405036 <_svfprintf_r+0x13b6>
  404e04:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e06:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404e08:	4413      	add	r3, r2
  404e0a:	930e      	str	r3, [sp, #56]	; 0x38
  404e0c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e10:	9308      	str	r3, [sp, #32]
  404e12:	2300      	movs	r3, #0
  404e14:	9312      	str	r3, [sp, #72]	; 0x48
  404e16:	e6cf      	b.n	404bb8 <_svfprintf_r+0xf38>
  404e18:	aa25      	add	r2, sp, #148	; 0x94
  404e1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e1e:	f002 f93d 	bl	40709c <__ssprint_r>
  404e22:	2800      	cmp	r0, #0
  404e24:	f47e affe 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404e28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e2a:	46c8      	mov	r8, r9
  404e2c:	e4d7      	b.n	4047de <_svfprintf_r+0xb5e>
  404e2e:	4623      	mov	r3, r4
  404e30:	e6a2      	b.n	404b78 <_svfprintf_r+0xef8>
  404e32:	aa25      	add	r2, sp, #148	; 0x94
  404e34:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e36:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e38:	f002 f930 	bl	40709c <__ssprint_r>
  404e3c:	2800      	cmp	r0, #0
  404e3e:	f47e aff1 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404e42:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e44:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e46:	46c8      	mov	r8, r9
  404e48:	e5ae      	b.n	4049a8 <_svfprintf_r+0xd28>
  404e4a:	aa25      	add	r2, sp, #148	; 0x94
  404e4c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e4e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e50:	f002 f924 	bl	40709c <__ssprint_r>
  404e54:	2800      	cmp	r0, #0
  404e56:	f47e afe5 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404e5a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e5e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e60:	1a9a      	subs	r2, r3, r2
  404e62:	46c8      	mov	r8, r9
  404e64:	e5b8      	b.n	4049d8 <_svfprintf_r+0xd58>
  404e66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e68:	9612      	str	r6, [sp, #72]	; 0x48
  404e6a:	2b06      	cmp	r3, #6
  404e6c:	bf28      	it	cs
  404e6e:	2306      	movcs	r3, #6
  404e70:	960a      	str	r6, [sp, #40]	; 0x28
  404e72:	4637      	mov	r7, r6
  404e74:	9308      	str	r3, [sp, #32]
  404e76:	950f      	str	r5, [sp, #60]	; 0x3c
  404e78:	f8cd b01c 	str.w	fp, [sp, #28]
  404e7c:	930e      	str	r3, [sp, #56]	; 0x38
  404e7e:	4e74      	ldr	r6, [pc, #464]	; (405050 <_svfprintf_r+0x13d0>)
  404e80:	f7ff b816 	b.w	403eb0 <_svfprintf_r+0x230>
  404e84:	a823      	add	r0, sp, #140	; 0x8c
  404e86:	a920      	add	r1, sp, #128	; 0x80
  404e88:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404e8a:	9004      	str	r0, [sp, #16]
  404e8c:	9103      	str	r1, [sp, #12]
  404e8e:	a81f      	add	r0, sp, #124	; 0x7c
  404e90:	2103      	movs	r1, #3
  404e92:	9002      	str	r0, [sp, #8]
  404e94:	9a08      	ldr	r2, [sp, #32]
  404e96:	9501      	str	r5, [sp, #4]
  404e98:	463b      	mov	r3, r7
  404e9a:	9100      	str	r1, [sp, #0]
  404e9c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e9e:	f000 f9c3 	bl	405228 <_dtoa_r>
  404ea2:	4606      	mov	r6, r0
  404ea4:	1944      	adds	r4, r0, r5
  404ea6:	e72b      	b.n	404d00 <_svfprintf_r+0x1080>
  404ea8:	2306      	movs	r3, #6
  404eaa:	930a      	str	r3, [sp, #40]	; 0x28
  404eac:	e61d      	b.n	404aea <_svfprintf_r+0xe6a>
  404eae:	272d      	movs	r7, #45	; 0x2d
  404eb0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404eb4:	f7ff bacd 	b.w	404452 <_svfprintf_r+0x7d2>
  404eb8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404eba:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ebc:	4413      	add	r3, r2
  404ebe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ec0:	930e      	str	r3, [sp, #56]	; 0x38
  404ec2:	2a00      	cmp	r2, #0
  404ec4:	f340 80b0 	ble.w	405028 <_svfprintf_r+0x13a8>
  404ec8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ecc:	9308      	str	r3, [sp, #32]
  404ece:	2367      	movs	r3, #103	; 0x67
  404ed0:	9311      	str	r3, [sp, #68]	; 0x44
  404ed2:	e671      	b.n	404bb8 <_svfprintf_r+0xf38>
  404ed4:	2b00      	cmp	r3, #0
  404ed6:	f340 80c3 	ble.w	405060 <_svfprintf_r+0x13e0>
  404eda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404edc:	2a00      	cmp	r2, #0
  404ede:	f040 8099 	bne.w	405014 <_svfprintf_r+0x1394>
  404ee2:	f01b 0f01 	tst.w	fp, #1
  404ee6:	f040 8095 	bne.w	405014 <_svfprintf_r+0x1394>
  404eea:	9308      	str	r3, [sp, #32]
  404eec:	930e      	str	r3, [sp, #56]	; 0x38
  404eee:	e663      	b.n	404bb8 <_svfprintf_r+0xf38>
  404ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ef2:	9308      	str	r3, [sp, #32]
  404ef4:	930e      	str	r3, [sp, #56]	; 0x38
  404ef6:	900a      	str	r0, [sp, #40]	; 0x28
  404ef8:	950f      	str	r5, [sp, #60]	; 0x3c
  404efa:	f8cd b01c 	str.w	fp, [sp, #28]
  404efe:	9012      	str	r0, [sp, #72]	; 0x48
  404f00:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404f04:	f7fe bfd4 	b.w	403eb0 <_svfprintf_r+0x230>
  404f08:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f0a:	2b47      	cmp	r3, #71	; 0x47
  404f0c:	f47f ae20 	bne.w	404b50 <_svfprintf_r+0xed0>
  404f10:	f01b 0f01 	tst.w	fp, #1
  404f14:	f47f aeee 	bne.w	404cf4 <_svfprintf_r+0x1074>
  404f18:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404f1a:	1b9b      	subs	r3, r3, r6
  404f1c:	9313      	str	r3, [sp, #76]	; 0x4c
  404f1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f20:	2b47      	cmp	r3, #71	; 0x47
  404f22:	f43f af18 	beq.w	404d56 <_svfprintf_r+0x10d6>
  404f26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f28:	9312      	str	r3, [sp, #72]	; 0x48
  404f2a:	e721      	b.n	404d70 <_svfprintf_r+0x10f0>
  404f2c:	424f      	negs	r7, r1
  404f2e:	3110      	adds	r1, #16
  404f30:	4d48      	ldr	r5, [pc, #288]	; (405054 <_svfprintf_r+0x13d4>)
  404f32:	da2f      	bge.n	404f94 <_svfprintf_r+0x1314>
  404f34:	2410      	movs	r4, #16
  404f36:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404f3a:	e004      	b.n	404f46 <_svfprintf_r+0x12c6>
  404f3c:	f108 0808 	add.w	r8, r8, #8
  404f40:	3f10      	subs	r7, #16
  404f42:	2f10      	cmp	r7, #16
  404f44:	dd26      	ble.n	404f94 <_svfprintf_r+0x1314>
  404f46:	3301      	adds	r3, #1
  404f48:	3210      	adds	r2, #16
  404f4a:	2b07      	cmp	r3, #7
  404f4c:	9227      	str	r2, [sp, #156]	; 0x9c
  404f4e:	9326      	str	r3, [sp, #152]	; 0x98
  404f50:	f8c8 5000 	str.w	r5, [r8]
  404f54:	f8c8 4004 	str.w	r4, [r8, #4]
  404f58:	ddf0      	ble.n	404f3c <_svfprintf_r+0x12bc>
  404f5a:	aa25      	add	r2, sp, #148	; 0x94
  404f5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f5e:	4658      	mov	r0, fp
  404f60:	f002 f89c 	bl	40709c <__ssprint_r>
  404f64:	2800      	cmp	r0, #0
  404f66:	f47e af5d 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404f6a:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404f6c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f6e:	46c8      	mov	r8, r9
  404f70:	e7e6      	b.n	404f40 <_svfprintf_r+0x12c0>
  404f72:	aa25      	add	r2, sp, #148	; 0x94
  404f74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f76:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f78:	f002 f890 	bl	40709c <__ssprint_r>
  404f7c:	2800      	cmp	r0, #0
  404f7e:	f47e af51 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404f82:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404f84:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404f86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f88:	46c8      	mov	r8, r9
  404f8a:	e667      	b.n	404c5c <_svfprintf_r+0xfdc>
  404f8c:	2000      	movs	r0, #0
  404f8e:	900a      	str	r0, [sp, #40]	; 0x28
  404f90:	f7fe bed0 	b.w	403d34 <_svfprintf_r+0xb4>
  404f94:	3301      	adds	r3, #1
  404f96:	443a      	add	r2, r7
  404f98:	2b07      	cmp	r3, #7
  404f9a:	e888 00a0 	stmia.w	r8, {r5, r7}
  404f9e:	9227      	str	r2, [sp, #156]	; 0x9c
  404fa0:	9326      	str	r3, [sp, #152]	; 0x98
  404fa2:	f108 0808 	add.w	r8, r8, #8
  404fa6:	f77f ae5c 	ble.w	404c62 <_svfprintf_r+0xfe2>
  404faa:	aa25      	add	r2, sp, #148	; 0x94
  404fac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fae:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fb0:	f002 f874 	bl	40709c <__ssprint_r>
  404fb4:	2800      	cmp	r0, #0
  404fb6:	f47e af35 	bne.w	403e24 <_svfprintf_r+0x1a4>
  404fba:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fbc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fbe:	46c8      	mov	r8, r9
  404fc0:	e64f      	b.n	404c62 <_svfprintf_r+0xfe2>
  404fc2:	3330      	adds	r3, #48	; 0x30
  404fc4:	2230      	movs	r2, #48	; 0x30
  404fc6:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404fca:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  404fce:	ab22      	add	r3, sp, #136	; 0x88
  404fd0:	e70f      	b.n	404df2 <_svfprintf_r+0x1172>
  404fd2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404fd4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404fd6:	4413      	add	r3, r2
  404fd8:	930e      	str	r3, [sp, #56]	; 0x38
  404fda:	e775      	b.n	404ec8 <_svfprintf_r+0x1248>
  404fdc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404fde:	e5cb      	b.n	404b78 <_svfprintf_r+0xef8>
  404fe0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404fe2:	4e1d      	ldr	r6, [pc, #116]	; (405058 <_svfprintf_r+0x13d8>)
  404fe4:	2b00      	cmp	r3, #0
  404fe6:	bfb6      	itet	lt
  404fe8:	272d      	movlt	r7, #45	; 0x2d
  404fea:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404fee:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  404ff2:	4b1a      	ldr	r3, [pc, #104]	; (40505c <_svfprintf_r+0x13dc>)
  404ff4:	f7ff ba2f 	b.w	404456 <_svfprintf_r+0x7d6>
  404ff8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404ffa:	9808      	ldr	r0, [sp, #32]
  404ffc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404ffe:	4639      	mov	r1, r7
  405000:	f003 f8e0 	bl	4081c4 <__aeabi_dcmpeq>
  405004:	2800      	cmp	r0, #0
  405006:	f47f ae7f 	bne.w	404d08 <_svfprintf_r+0x1088>
  40500a:	f1c5 0501 	rsb	r5, r5, #1
  40500e:	951f      	str	r5, [sp, #124]	; 0x7c
  405010:	442c      	add	r4, r5
  405012:	e59e      	b.n	404b52 <_svfprintf_r+0xed2>
  405014:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405016:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405018:	4413      	add	r3, r2
  40501a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40501c:	441a      	add	r2, r3
  40501e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405022:	920e      	str	r2, [sp, #56]	; 0x38
  405024:	9308      	str	r3, [sp, #32]
  405026:	e5c7      	b.n	404bb8 <_svfprintf_r+0xf38>
  405028:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40502a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40502c:	f1c3 0301 	rsb	r3, r3, #1
  405030:	441a      	add	r2, r3
  405032:	4613      	mov	r3, r2
  405034:	e7d0      	b.n	404fd8 <_svfprintf_r+0x1358>
  405036:	f01b 0301 	ands.w	r3, fp, #1
  40503a:	9312      	str	r3, [sp, #72]	; 0x48
  40503c:	f47f aee2 	bne.w	404e04 <_svfprintf_r+0x1184>
  405040:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405042:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405046:	9308      	str	r3, [sp, #32]
  405048:	e5b6      	b.n	404bb8 <_svfprintf_r+0xf38>
  40504a:	bf00      	nop
  40504c:	66666667 	.word	0x66666667
  405050:	00408fa8 	.word	0x00408fa8
  405054:	00408fc4 	.word	0x00408fc4
  405058:	00408f7c 	.word	0x00408f7c
  40505c:	00408f78 	.word	0x00408f78
  405060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405062:	b913      	cbnz	r3, 40506a <_svfprintf_r+0x13ea>
  405064:	f01b 0f01 	tst.w	fp, #1
  405068:	d002      	beq.n	405070 <_svfprintf_r+0x13f0>
  40506a:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40506c:	3301      	adds	r3, #1
  40506e:	e7d4      	b.n	40501a <_svfprintf_r+0x139a>
  405070:	2301      	movs	r3, #1
  405072:	e73a      	b.n	404eea <_svfprintf_r+0x126a>
  405074:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405076:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40507a:	6828      	ldr	r0, [r5, #0]
  40507c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405080:	900a      	str	r0, [sp, #40]	; 0x28
  405082:	4628      	mov	r0, r5
  405084:	3004      	adds	r0, #4
  405086:	46a2      	mov	sl, r4
  405088:	900f      	str	r0, [sp, #60]	; 0x3c
  40508a:	f7fe be51 	b.w	403d30 <_svfprintf_r+0xb0>
  40508e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405092:	f7ff b867 	b.w	404164 <_svfprintf_r+0x4e4>
  405096:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40509a:	f7ff ba15 	b.w	4044c8 <_svfprintf_r+0x848>
  40509e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4050a2:	e6a6      	b.n	404df2 <_svfprintf_r+0x1172>
  4050a4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050a8:	f7ff b8eb 	b.w	404282 <_svfprintf_r+0x602>
  4050ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4050ae:	230c      	movs	r3, #12
  4050b0:	6013      	str	r3, [r2, #0]
  4050b2:	f04f 33ff 	mov.w	r3, #4294967295
  4050b6:	9309      	str	r3, [sp, #36]	; 0x24
  4050b8:	f7fe bebd 	b.w	403e36 <_svfprintf_r+0x1b6>
  4050bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050c0:	f7ff b99a 	b.w	4043f8 <_svfprintf_r+0x778>
  4050c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050c8:	f7ff b976 	b.w	4043b8 <_svfprintf_r+0x738>
  4050cc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050d0:	f7ff b959 	b.w	404386 <_svfprintf_r+0x706>
  4050d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050d8:	f7ff b912 	b.w	404300 <_svfprintf_r+0x680>

004050dc <register_fini>:
  4050dc:	4b02      	ldr	r3, [pc, #8]	; (4050e8 <register_fini+0xc>)
  4050de:	b113      	cbz	r3, 4050e6 <register_fini+0xa>
  4050e0:	4802      	ldr	r0, [pc, #8]	; (4050ec <register_fini+0x10>)
  4050e2:	f000 b805 	b.w	4050f0 <atexit>
  4050e6:	4770      	bx	lr
  4050e8:	00000000 	.word	0x00000000
  4050ec:	0040607d 	.word	0x0040607d

004050f0 <atexit>:
  4050f0:	2300      	movs	r3, #0
  4050f2:	4601      	mov	r1, r0
  4050f4:	461a      	mov	r2, r3
  4050f6:	4618      	mov	r0, r3
  4050f8:	f002 b84e 	b.w	407198 <__register_exitproc>

004050fc <quorem>:
  4050fc:	6902      	ldr	r2, [r0, #16]
  4050fe:	690b      	ldr	r3, [r1, #16]
  405100:	4293      	cmp	r3, r2
  405102:	f300 808d 	bgt.w	405220 <quorem+0x124>
  405106:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40510a:	f103 38ff 	add.w	r8, r3, #4294967295
  40510e:	f101 0714 	add.w	r7, r1, #20
  405112:	f100 0b14 	add.w	fp, r0, #20
  405116:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40511a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40511e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  405122:	b083      	sub	sp, #12
  405124:	3201      	adds	r2, #1
  405126:	fbb3 f9f2 	udiv	r9, r3, r2
  40512a:	eb0b 0304 	add.w	r3, fp, r4
  40512e:	9400      	str	r4, [sp, #0]
  405130:	eb07 0a04 	add.w	sl, r7, r4
  405134:	9301      	str	r3, [sp, #4]
  405136:	f1b9 0f00 	cmp.w	r9, #0
  40513a:	d039      	beq.n	4051b0 <quorem+0xb4>
  40513c:	2500      	movs	r5, #0
  40513e:	462e      	mov	r6, r5
  405140:	46bc      	mov	ip, r7
  405142:	46de      	mov	lr, fp
  405144:	f85c 4b04 	ldr.w	r4, [ip], #4
  405148:	f8de 3000 	ldr.w	r3, [lr]
  40514c:	b2a2      	uxth	r2, r4
  40514e:	fb09 5502 	mla	r5, r9, r2, r5
  405152:	0c22      	lsrs	r2, r4, #16
  405154:	0c2c      	lsrs	r4, r5, #16
  405156:	fb09 4202 	mla	r2, r9, r2, r4
  40515a:	b2ad      	uxth	r5, r5
  40515c:	1b75      	subs	r5, r6, r5
  40515e:	b296      	uxth	r6, r2
  405160:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405164:	fa15 f383 	uxtah	r3, r5, r3
  405168:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40516c:	b29b      	uxth	r3, r3
  40516e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405172:	45e2      	cmp	sl, ip
  405174:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405178:	f84e 3b04 	str.w	r3, [lr], #4
  40517c:	ea4f 4626 	mov.w	r6, r6, asr #16
  405180:	d2e0      	bcs.n	405144 <quorem+0x48>
  405182:	9b00      	ldr	r3, [sp, #0]
  405184:	f85b 3003 	ldr.w	r3, [fp, r3]
  405188:	b993      	cbnz	r3, 4051b0 <quorem+0xb4>
  40518a:	9c01      	ldr	r4, [sp, #4]
  40518c:	1f23      	subs	r3, r4, #4
  40518e:	459b      	cmp	fp, r3
  405190:	d20c      	bcs.n	4051ac <quorem+0xb0>
  405192:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405196:	b94b      	cbnz	r3, 4051ac <quorem+0xb0>
  405198:	f1a4 0308 	sub.w	r3, r4, #8
  40519c:	e002      	b.n	4051a4 <quorem+0xa8>
  40519e:	681a      	ldr	r2, [r3, #0]
  4051a0:	3b04      	subs	r3, #4
  4051a2:	b91a      	cbnz	r2, 4051ac <quorem+0xb0>
  4051a4:	459b      	cmp	fp, r3
  4051a6:	f108 38ff 	add.w	r8, r8, #4294967295
  4051aa:	d3f8      	bcc.n	40519e <quorem+0xa2>
  4051ac:	f8c0 8010 	str.w	r8, [r0, #16]
  4051b0:	4604      	mov	r4, r0
  4051b2:	f001 fd69 	bl	406c88 <__mcmp>
  4051b6:	2800      	cmp	r0, #0
  4051b8:	db2e      	blt.n	405218 <quorem+0x11c>
  4051ba:	f109 0901 	add.w	r9, r9, #1
  4051be:	465d      	mov	r5, fp
  4051c0:	2300      	movs	r3, #0
  4051c2:	f857 1b04 	ldr.w	r1, [r7], #4
  4051c6:	6828      	ldr	r0, [r5, #0]
  4051c8:	b28a      	uxth	r2, r1
  4051ca:	1a9a      	subs	r2, r3, r2
  4051cc:	0c0b      	lsrs	r3, r1, #16
  4051ce:	fa12 f280 	uxtah	r2, r2, r0
  4051d2:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4051d6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051da:	b292      	uxth	r2, r2
  4051dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051e0:	45ba      	cmp	sl, r7
  4051e2:	f845 2b04 	str.w	r2, [r5], #4
  4051e6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051ea:	d2ea      	bcs.n	4051c2 <quorem+0xc6>
  4051ec:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4051f0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4051f4:	b982      	cbnz	r2, 405218 <quorem+0x11c>
  4051f6:	1f1a      	subs	r2, r3, #4
  4051f8:	4593      	cmp	fp, r2
  4051fa:	d20b      	bcs.n	405214 <quorem+0x118>
  4051fc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405200:	b942      	cbnz	r2, 405214 <quorem+0x118>
  405202:	3b08      	subs	r3, #8
  405204:	e002      	b.n	40520c <quorem+0x110>
  405206:	681a      	ldr	r2, [r3, #0]
  405208:	3b04      	subs	r3, #4
  40520a:	b91a      	cbnz	r2, 405214 <quorem+0x118>
  40520c:	459b      	cmp	fp, r3
  40520e:	f108 38ff 	add.w	r8, r8, #4294967295
  405212:	d3f8      	bcc.n	405206 <quorem+0x10a>
  405214:	f8c4 8010 	str.w	r8, [r4, #16]
  405218:	4648      	mov	r0, r9
  40521a:	b003      	add	sp, #12
  40521c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405220:	2000      	movs	r0, #0
  405222:	4770      	bx	lr
  405224:	0000      	movs	r0, r0
	...

00405228 <_dtoa_r>:
  405228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40522c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40522e:	b09b      	sub	sp, #108	; 0x6c
  405230:	4604      	mov	r4, r0
  405232:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405234:	4692      	mov	sl, r2
  405236:	469b      	mov	fp, r3
  405238:	b141      	cbz	r1, 40524c <_dtoa_r+0x24>
  40523a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40523c:	604a      	str	r2, [r1, #4]
  40523e:	2301      	movs	r3, #1
  405240:	4093      	lsls	r3, r2
  405242:	608b      	str	r3, [r1, #8]
  405244:	f001 fb48 	bl	4068d8 <_Bfree>
  405248:	2300      	movs	r3, #0
  40524a:	6423      	str	r3, [r4, #64]	; 0x40
  40524c:	f1bb 0f00 	cmp.w	fp, #0
  405250:	465d      	mov	r5, fp
  405252:	db35      	blt.n	4052c0 <_dtoa_r+0x98>
  405254:	2300      	movs	r3, #0
  405256:	6033      	str	r3, [r6, #0]
  405258:	4b9d      	ldr	r3, [pc, #628]	; (4054d0 <_dtoa_r+0x2a8>)
  40525a:	43ab      	bics	r3, r5
  40525c:	d015      	beq.n	40528a <_dtoa_r+0x62>
  40525e:	4650      	mov	r0, sl
  405260:	4659      	mov	r1, fp
  405262:	2200      	movs	r2, #0
  405264:	2300      	movs	r3, #0
  405266:	f002 ffad 	bl	4081c4 <__aeabi_dcmpeq>
  40526a:	4680      	mov	r8, r0
  40526c:	2800      	cmp	r0, #0
  40526e:	d02d      	beq.n	4052cc <_dtoa_r+0xa4>
  405270:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405272:	2301      	movs	r3, #1
  405274:	6013      	str	r3, [r2, #0]
  405276:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405278:	2b00      	cmp	r3, #0
  40527a:	f000 80bd 	beq.w	4053f8 <_dtoa_r+0x1d0>
  40527e:	4895      	ldr	r0, [pc, #596]	; (4054d4 <_dtoa_r+0x2ac>)
  405280:	6018      	str	r0, [r3, #0]
  405282:	3801      	subs	r0, #1
  405284:	b01b      	add	sp, #108	; 0x6c
  405286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40528a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40528c:	f242 730f 	movw	r3, #9999	; 0x270f
  405290:	6013      	str	r3, [r2, #0]
  405292:	f1ba 0f00 	cmp.w	sl, #0
  405296:	d10d      	bne.n	4052b4 <_dtoa_r+0x8c>
  405298:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40529c:	b955      	cbnz	r5, 4052b4 <_dtoa_r+0x8c>
  40529e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052a0:	488d      	ldr	r0, [pc, #564]	; (4054d8 <_dtoa_r+0x2b0>)
  4052a2:	2b00      	cmp	r3, #0
  4052a4:	d0ee      	beq.n	405284 <_dtoa_r+0x5c>
  4052a6:	f100 0308 	add.w	r3, r0, #8
  4052aa:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4052ac:	6013      	str	r3, [r2, #0]
  4052ae:	b01b      	add	sp, #108	; 0x6c
  4052b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052b4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052b6:	4889      	ldr	r0, [pc, #548]	; (4054dc <_dtoa_r+0x2b4>)
  4052b8:	2b00      	cmp	r3, #0
  4052ba:	d0e3      	beq.n	405284 <_dtoa_r+0x5c>
  4052bc:	1cc3      	adds	r3, r0, #3
  4052be:	e7f4      	b.n	4052aa <_dtoa_r+0x82>
  4052c0:	2301      	movs	r3, #1
  4052c2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4052c6:	6033      	str	r3, [r6, #0]
  4052c8:	46ab      	mov	fp, r5
  4052ca:	e7c5      	b.n	405258 <_dtoa_r+0x30>
  4052cc:	aa18      	add	r2, sp, #96	; 0x60
  4052ce:	ab19      	add	r3, sp, #100	; 0x64
  4052d0:	9201      	str	r2, [sp, #4]
  4052d2:	9300      	str	r3, [sp, #0]
  4052d4:	4652      	mov	r2, sl
  4052d6:	465b      	mov	r3, fp
  4052d8:	4620      	mov	r0, r4
  4052da:	f001 fd75 	bl	406dc8 <__d2b>
  4052de:	0d2b      	lsrs	r3, r5, #20
  4052e0:	4681      	mov	r9, r0
  4052e2:	d071      	beq.n	4053c8 <_dtoa_r+0x1a0>
  4052e4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4052e8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4052ec:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4052ee:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4052f2:	4650      	mov	r0, sl
  4052f4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4052f8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4052fc:	2200      	movs	r2, #0
  4052fe:	4b78      	ldr	r3, [pc, #480]	; (4054e0 <_dtoa_r+0x2b8>)
  405300:	f002 fb44 	bl	40798c <__aeabi_dsub>
  405304:	a36c      	add	r3, pc, #432	; (adr r3, 4054b8 <_dtoa_r+0x290>)
  405306:	e9d3 2300 	ldrd	r2, r3, [r3]
  40530a:	f002 fcf3 	bl	407cf4 <__aeabi_dmul>
  40530e:	a36c      	add	r3, pc, #432	; (adr r3, 4054c0 <_dtoa_r+0x298>)
  405310:	e9d3 2300 	ldrd	r2, r3, [r3]
  405314:	f002 fb3c 	bl	407990 <__adddf3>
  405318:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40531c:	4630      	mov	r0, r6
  40531e:	f002 fc83 	bl	407c28 <__aeabi_i2d>
  405322:	a369      	add	r3, pc, #420	; (adr r3, 4054c8 <_dtoa_r+0x2a0>)
  405324:	e9d3 2300 	ldrd	r2, r3, [r3]
  405328:	f002 fce4 	bl	407cf4 <__aeabi_dmul>
  40532c:	4602      	mov	r2, r0
  40532e:	460b      	mov	r3, r1
  405330:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405334:	f002 fb2c 	bl	407990 <__adddf3>
  405338:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40533c:	f002 ff8a 	bl	408254 <__aeabi_d2iz>
  405340:	2200      	movs	r2, #0
  405342:	9002      	str	r0, [sp, #8]
  405344:	2300      	movs	r3, #0
  405346:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40534a:	f002 ff45 	bl	4081d8 <__aeabi_dcmplt>
  40534e:	2800      	cmp	r0, #0
  405350:	f040 8173 	bne.w	40563a <_dtoa_r+0x412>
  405354:	9d02      	ldr	r5, [sp, #8]
  405356:	2d16      	cmp	r5, #22
  405358:	f200 815d 	bhi.w	405616 <_dtoa_r+0x3ee>
  40535c:	4b61      	ldr	r3, [pc, #388]	; (4054e4 <_dtoa_r+0x2bc>)
  40535e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405362:	e9d3 0100 	ldrd	r0, r1, [r3]
  405366:	4652      	mov	r2, sl
  405368:	465b      	mov	r3, fp
  40536a:	f002 ff53 	bl	408214 <__aeabi_dcmpgt>
  40536e:	2800      	cmp	r0, #0
  405370:	f000 81c5 	beq.w	4056fe <_dtoa_r+0x4d6>
  405374:	1e6b      	subs	r3, r5, #1
  405376:	9302      	str	r3, [sp, #8]
  405378:	2300      	movs	r3, #0
  40537a:	930e      	str	r3, [sp, #56]	; 0x38
  40537c:	1bbf      	subs	r7, r7, r6
  40537e:	1e7b      	subs	r3, r7, #1
  405380:	9306      	str	r3, [sp, #24]
  405382:	f100 8154 	bmi.w	40562e <_dtoa_r+0x406>
  405386:	2300      	movs	r3, #0
  405388:	9308      	str	r3, [sp, #32]
  40538a:	9b02      	ldr	r3, [sp, #8]
  40538c:	2b00      	cmp	r3, #0
  40538e:	f2c0 8145 	blt.w	40561c <_dtoa_r+0x3f4>
  405392:	9a06      	ldr	r2, [sp, #24]
  405394:	930d      	str	r3, [sp, #52]	; 0x34
  405396:	4611      	mov	r1, r2
  405398:	4419      	add	r1, r3
  40539a:	2300      	movs	r3, #0
  40539c:	9106      	str	r1, [sp, #24]
  40539e:	930c      	str	r3, [sp, #48]	; 0x30
  4053a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053a2:	2b09      	cmp	r3, #9
  4053a4:	d82a      	bhi.n	4053fc <_dtoa_r+0x1d4>
  4053a6:	2b05      	cmp	r3, #5
  4053a8:	f340 865b 	ble.w	406062 <_dtoa_r+0xe3a>
  4053ac:	3b04      	subs	r3, #4
  4053ae:	9324      	str	r3, [sp, #144]	; 0x90
  4053b0:	2500      	movs	r5, #0
  4053b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053b4:	3b02      	subs	r3, #2
  4053b6:	2b03      	cmp	r3, #3
  4053b8:	f200 8642 	bhi.w	406040 <_dtoa_r+0xe18>
  4053bc:	e8df f013 	tbh	[pc, r3, lsl #1]
  4053c0:	02c903d4 	.word	0x02c903d4
  4053c4:	046103df 	.word	0x046103df
  4053c8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4053ca:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4053cc:	443e      	add	r6, r7
  4053ce:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4053d2:	2b20      	cmp	r3, #32
  4053d4:	f340 818e 	ble.w	4056f4 <_dtoa_r+0x4cc>
  4053d8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4053dc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4053e0:	409d      	lsls	r5, r3
  4053e2:	fa2a f000 	lsr.w	r0, sl, r0
  4053e6:	4328      	orrs	r0, r5
  4053e8:	f002 fc0e 	bl	407c08 <__aeabi_ui2d>
  4053ec:	2301      	movs	r3, #1
  4053ee:	3e01      	subs	r6, #1
  4053f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4053f4:	9314      	str	r3, [sp, #80]	; 0x50
  4053f6:	e781      	b.n	4052fc <_dtoa_r+0xd4>
  4053f8:	483b      	ldr	r0, [pc, #236]	; (4054e8 <_dtoa_r+0x2c0>)
  4053fa:	e743      	b.n	405284 <_dtoa_r+0x5c>
  4053fc:	2100      	movs	r1, #0
  4053fe:	6461      	str	r1, [r4, #68]	; 0x44
  405400:	4620      	mov	r0, r4
  405402:	9125      	str	r1, [sp, #148]	; 0x94
  405404:	f001 fa42 	bl	40688c <_Balloc>
  405408:	f04f 33ff 	mov.w	r3, #4294967295
  40540c:	930a      	str	r3, [sp, #40]	; 0x28
  40540e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405410:	930f      	str	r3, [sp, #60]	; 0x3c
  405412:	2301      	movs	r3, #1
  405414:	9004      	str	r0, [sp, #16]
  405416:	6420      	str	r0, [r4, #64]	; 0x40
  405418:	9224      	str	r2, [sp, #144]	; 0x90
  40541a:	930b      	str	r3, [sp, #44]	; 0x2c
  40541c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40541e:	2b00      	cmp	r3, #0
  405420:	f2c0 80d9 	blt.w	4055d6 <_dtoa_r+0x3ae>
  405424:	9a02      	ldr	r2, [sp, #8]
  405426:	2a0e      	cmp	r2, #14
  405428:	f300 80d5 	bgt.w	4055d6 <_dtoa_r+0x3ae>
  40542c:	4b2d      	ldr	r3, [pc, #180]	; (4054e4 <_dtoa_r+0x2bc>)
  40542e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405432:	e9d3 2300 	ldrd	r2, r3, [r3]
  405436:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40543a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40543c:	2b00      	cmp	r3, #0
  40543e:	f2c0 83ba 	blt.w	405bb6 <_dtoa_r+0x98e>
  405442:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405446:	4650      	mov	r0, sl
  405448:	462a      	mov	r2, r5
  40544a:	4633      	mov	r3, r6
  40544c:	4659      	mov	r1, fp
  40544e:	f002 fd7b 	bl	407f48 <__aeabi_ddiv>
  405452:	f002 feff 	bl	408254 <__aeabi_d2iz>
  405456:	4680      	mov	r8, r0
  405458:	f002 fbe6 	bl	407c28 <__aeabi_i2d>
  40545c:	462a      	mov	r2, r5
  40545e:	4633      	mov	r3, r6
  405460:	f002 fc48 	bl	407cf4 <__aeabi_dmul>
  405464:	460b      	mov	r3, r1
  405466:	4602      	mov	r2, r0
  405468:	4659      	mov	r1, fp
  40546a:	4650      	mov	r0, sl
  40546c:	f002 fa8e 	bl	40798c <__aeabi_dsub>
  405470:	9d04      	ldr	r5, [sp, #16]
  405472:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405476:	702b      	strb	r3, [r5, #0]
  405478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40547a:	2b01      	cmp	r3, #1
  40547c:	4606      	mov	r6, r0
  40547e:	460f      	mov	r7, r1
  405480:	f105 0501 	add.w	r5, r5, #1
  405484:	d068      	beq.n	405558 <_dtoa_r+0x330>
  405486:	2200      	movs	r2, #0
  405488:	4b18      	ldr	r3, [pc, #96]	; (4054ec <_dtoa_r+0x2c4>)
  40548a:	f002 fc33 	bl	407cf4 <__aeabi_dmul>
  40548e:	2200      	movs	r2, #0
  405490:	2300      	movs	r3, #0
  405492:	4606      	mov	r6, r0
  405494:	460f      	mov	r7, r1
  405496:	f002 fe95 	bl	4081c4 <__aeabi_dcmpeq>
  40549a:	2800      	cmp	r0, #0
  40549c:	f040 8088 	bne.w	4055b0 <_dtoa_r+0x388>
  4054a0:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4054a4:	f04f 0a00 	mov.w	sl, #0
  4054a8:	f8df b040 	ldr.w	fp, [pc, #64]	; 4054ec <_dtoa_r+0x2c4>
  4054ac:	940c      	str	r4, [sp, #48]	; 0x30
  4054ae:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4054b2:	e028      	b.n	405506 <_dtoa_r+0x2de>
  4054b4:	f3af 8000 	nop.w
  4054b8:	636f4361 	.word	0x636f4361
  4054bc:	3fd287a7 	.word	0x3fd287a7
  4054c0:	8b60c8b3 	.word	0x8b60c8b3
  4054c4:	3fc68a28 	.word	0x3fc68a28
  4054c8:	509f79fb 	.word	0x509f79fb
  4054cc:	3fd34413 	.word	0x3fd34413
  4054d0:	7ff00000 	.word	0x7ff00000
  4054d4:	00408fb1 	.word	0x00408fb1
  4054d8:	00408fd4 	.word	0x00408fd4
  4054dc:	00408fe0 	.word	0x00408fe0
  4054e0:	3ff80000 	.word	0x3ff80000
  4054e4:	00409010 	.word	0x00409010
  4054e8:	00408fb0 	.word	0x00408fb0
  4054ec:	40240000 	.word	0x40240000
  4054f0:	f002 fc00 	bl	407cf4 <__aeabi_dmul>
  4054f4:	2200      	movs	r2, #0
  4054f6:	2300      	movs	r3, #0
  4054f8:	4606      	mov	r6, r0
  4054fa:	460f      	mov	r7, r1
  4054fc:	f002 fe62 	bl	4081c4 <__aeabi_dcmpeq>
  405500:	2800      	cmp	r0, #0
  405502:	f040 83c1 	bne.w	405c88 <_dtoa_r+0xa60>
  405506:	4642      	mov	r2, r8
  405508:	464b      	mov	r3, r9
  40550a:	4630      	mov	r0, r6
  40550c:	4639      	mov	r1, r7
  40550e:	f002 fd1b 	bl	407f48 <__aeabi_ddiv>
  405512:	f002 fe9f 	bl	408254 <__aeabi_d2iz>
  405516:	4604      	mov	r4, r0
  405518:	f002 fb86 	bl	407c28 <__aeabi_i2d>
  40551c:	4642      	mov	r2, r8
  40551e:	464b      	mov	r3, r9
  405520:	f002 fbe8 	bl	407cf4 <__aeabi_dmul>
  405524:	4602      	mov	r2, r0
  405526:	460b      	mov	r3, r1
  405528:	4630      	mov	r0, r6
  40552a:	4639      	mov	r1, r7
  40552c:	f002 fa2e 	bl	40798c <__aeabi_dsub>
  405530:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405534:	9e04      	ldr	r6, [sp, #16]
  405536:	f805 eb01 	strb.w	lr, [r5], #1
  40553a:	eba5 0e06 	sub.w	lr, r5, r6
  40553e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405540:	45b6      	cmp	lr, r6
  405542:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405546:	4652      	mov	r2, sl
  405548:	465b      	mov	r3, fp
  40554a:	d1d1      	bne.n	4054f0 <_dtoa_r+0x2c8>
  40554c:	46a0      	mov	r8, r4
  40554e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405552:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405554:	4606      	mov	r6, r0
  405556:	460f      	mov	r7, r1
  405558:	4632      	mov	r2, r6
  40555a:	463b      	mov	r3, r7
  40555c:	4630      	mov	r0, r6
  40555e:	4639      	mov	r1, r7
  405560:	f002 fa16 	bl	407990 <__adddf3>
  405564:	4606      	mov	r6, r0
  405566:	460f      	mov	r7, r1
  405568:	4602      	mov	r2, r0
  40556a:	460b      	mov	r3, r1
  40556c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405570:	f002 fe32 	bl	4081d8 <__aeabi_dcmplt>
  405574:	b948      	cbnz	r0, 40558a <_dtoa_r+0x362>
  405576:	4632      	mov	r2, r6
  405578:	463b      	mov	r3, r7
  40557a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40557e:	f002 fe21 	bl	4081c4 <__aeabi_dcmpeq>
  405582:	b1a8      	cbz	r0, 4055b0 <_dtoa_r+0x388>
  405584:	f018 0f01 	tst.w	r8, #1
  405588:	d012      	beq.n	4055b0 <_dtoa_r+0x388>
  40558a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40558e:	9a04      	ldr	r2, [sp, #16]
  405590:	1e6b      	subs	r3, r5, #1
  405592:	e004      	b.n	40559e <_dtoa_r+0x376>
  405594:	429a      	cmp	r2, r3
  405596:	f000 8401 	beq.w	405d9c <_dtoa_r+0xb74>
  40559a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40559e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4055a2:	f103 0501 	add.w	r5, r3, #1
  4055a6:	d0f5      	beq.n	405594 <_dtoa_r+0x36c>
  4055a8:	f108 0801 	add.w	r8, r8, #1
  4055ac:	f883 8000 	strb.w	r8, [r3]
  4055b0:	4649      	mov	r1, r9
  4055b2:	4620      	mov	r0, r4
  4055b4:	f001 f990 	bl	4068d8 <_Bfree>
  4055b8:	2200      	movs	r2, #0
  4055ba:	9b02      	ldr	r3, [sp, #8]
  4055bc:	702a      	strb	r2, [r5, #0]
  4055be:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4055c0:	3301      	adds	r3, #1
  4055c2:	6013      	str	r3, [r2, #0]
  4055c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4055c6:	2b00      	cmp	r3, #0
  4055c8:	f000 839e 	beq.w	405d08 <_dtoa_r+0xae0>
  4055cc:	9804      	ldr	r0, [sp, #16]
  4055ce:	601d      	str	r5, [r3, #0]
  4055d0:	b01b      	add	sp, #108	; 0x6c
  4055d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055d6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4055d8:	2a00      	cmp	r2, #0
  4055da:	d03e      	beq.n	40565a <_dtoa_r+0x432>
  4055dc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055de:	2a01      	cmp	r2, #1
  4055e0:	f340 8311 	ble.w	405c06 <_dtoa_r+0x9de>
  4055e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4055e8:	1e5f      	subs	r7, r3, #1
  4055ea:	42ba      	cmp	r2, r7
  4055ec:	f2c0 838f 	blt.w	405d0e <_dtoa_r+0xae6>
  4055f0:	1bd7      	subs	r7, r2, r7
  4055f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055f4:	2b00      	cmp	r3, #0
  4055f6:	f2c0 848b 	blt.w	405f10 <_dtoa_r+0xce8>
  4055fa:	9d08      	ldr	r5, [sp, #32]
  4055fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055fe:	9a08      	ldr	r2, [sp, #32]
  405600:	441a      	add	r2, r3
  405602:	9208      	str	r2, [sp, #32]
  405604:	9a06      	ldr	r2, [sp, #24]
  405606:	2101      	movs	r1, #1
  405608:	441a      	add	r2, r3
  40560a:	4620      	mov	r0, r4
  40560c:	9206      	str	r2, [sp, #24]
  40560e:	f001 f9fd 	bl	406a0c <__i2b>
  405612:	4606      	mov	r6, r0
  405614:	e024      	b.n	405660 <_dtoa_r+0x438>
  405616:	2301      	movs	r3, #1
  405618:	930e      	str	r3, [sp, #56]	; 0x38
  40561a:	e6af      	b.n	40537c <_dtoa_r+0x154>
  40561c:	9a08      	ldr	r2, [sp, #32]
  40561e:	9b02      	ldr	r3, [sp, #8]
  405620:	1ad2      	subs	r2, r2, r3
  405622:	425b      	negs	r3, r3
  405624:	930c      	str	r3, [sp, #48]	; 0x30
  405626:	2300      	movs	r3, #0
  405628:	9208      	str	r2, [sp, #32]
  40562a:	930d      	str	r3, [sp, #52]	; 0x34
  40562c:	e6b8      	b.n	4053a0 <_dtoa_r+0x178>
  40562e:	f1c7 0301 	rsb	r3, r7, #1
  405632:	9308      	str	r3, [sp, #32]
  405634:	2300      	movs	r3, #0
  405636:	9306      	str	r3, [sp, #24]
  405638:	e6a7      	b.n	40538a <_dtoa_r+0x162>
  40563a:	9d02      	ldr	r5, [sp, #8]
  40563c:	4628      	mov	r0, r5
  40563e:	f002 faf3 	bl	407c28 <__aeabi_i2d>
  405642:	4602      	mov	r2, r0
  405644:	460b      	mov	r3, r1
  405646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40564a:	f002 fdbb 	bl	4081c4 <__aeabi_dcmpeq>
  40564e:	2800      	cmp	r0, #0
  405650:	f47f ae80 	bne.w	405354 <_dtoa_r+0x12c>
  405654:	1e6b      	subs	r3, r5, #1
  405656:	9302      	str	r3, [sp, #8]
  405658:	e67c      	b.n	405354 <_dtoa_r+0x12c>
  40565a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40565c:	9d08      	ldr	r5, [sp, #32]
  40565e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405660:	2d00      	cmp	r5, #0
  405662:	dd0c      	ble.n	40567e <_dtoa_r+0x456>
  405664:	9906      	ldr	r1, [sp, #24]
  405666:	2900      	cmp	r1, #0
  405668:	460b      	mov	r3, r1
  40566a:	dd08      	ble.n	40567e <_dtoa_r+0x456>
  40566c:	42a9      	cmp	r1, r5
  40566e:	9a08      	ldr	r2, [sp, #32]
  405670:	bfa8      	it	ge
  405672:	462b      	movge	r3, r5
  405674:	1ad2      	subs	r2, r2, r3
  405676:	1aed      	subs	r5, r5, r3
  405678:	1acb      	subs	r3, r1, r3
  40567a:	9208      	str	r2, [sp, #32]
  40567c:	9306      	str	r3, [sp, #24]
  40567e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405680:	b1d3      	cbz	r3, 4056b8 <_dtoa_r+0x490>
  405682:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405684:	2b00      	cmp	r3, #0
  405686:	f000 82b7 	beq.w	405bf8 <_dtoa_r+0x9d0>
  40568a:	2f00      	cmp	r7, #0
  40568c:	dd10      	ble.n	4056b0 <_dtoa_r+0x488>
  40568e:	4631      	mov	r1, r6
  405690:	463a      	mov	r2, r7
  405692:	4620      	mov	r0, r4
  405694:	f001 fa56 	bl	406b44 <__pow5mult>
  405698:	464a      	mov	r2, r9
  40569a:	4601      	mov	r1, r0
  40569c:	4606      	mov	r6, r0
  40569e:	4620      	mov	r0, r4
  4056a0:	f001 f9be 	bl	406a20 <__multiply>
  4056a4:	4649      	mov	r1, r9
  4056a6:	4680      	mov	r8, r0
  4056a8:	4620      	mov	r0, r4
  4056aa:	f001 f915 	bl	4068d8 <_Bfree>
  4056ae:	46c1      	mov	r9, r8
  4056b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056b2:	1bda      	subs	r2, r3, r7
  4056b4:	f040 82a1 	bne.w	405bfa <_dtoa_r+0x9d2>
  4056b8:	2101      	movs	r1, #1
  4056ba:	4620      	mov	r0, r4
  4056bc:	f001 f9a6 	bl	406a0c <__i2b>
  4056c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056c2:	2b00      	cmp	r3, #0
  4056c4:	4680      	mov	r8, r0
  4056c6:	dd1c      	ble.n	405702 <_dtoa_r+0x4da>
  4056c8:	4601      	mov	r1, r0
  4056ca:	461a      	mov	r2, r3
  4056cc:	4620      	mov	r0, r4
  4056ce:	f001 fa39 	bl	406b44 <__pow5mult>
  4056d2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056d4:	2b01      	cmp	r3, #1
  4056d6:	4680      	mov	r8, r0
  4056d8:	f340 8254 	ble.w	405b84 <_dtoa_r+0x95c>
  4056dc:	2300      	movs	r3, #0
  4056de:	930c      	str	r3, [sp, #48]	; 0x30
  4056e0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4056e4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4056e8:	6918      	ldr	r0, [r3, #16]
  4056ea:	f001 f93f 	bl	40696c <__hi0bits>
  4056ee:	f1c0 0020 	rsb	r0, r0, #32
  4056f2:	e010      	b.n	405716 <_dtoa_r+0x4ee>
  4056f4:	f1c3 0520 	rsb	r5, r3, #32
  4056f8:	fa0a f005 	lsl.w	r0, sl, r5
  4056fc:	e674      	b.n	4053e8 <_dtoa_r+0x1c0>
  4056fe:	900e      	str	r0, [sp, #56]	; 0x38
  405700:	e63c      	b.n	40537c <_dtoa_r+0x154>
  405702:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405704:	2b01      	cmp	r3, #1
  405706:	f340 8287 	ble.w	405c18 <_dtoa_r+0x9f0>
  40570a:	2300      	movs	r3, #0
  40570c:	930c      	str	r3, [sp, #48]	; 0x30
  40570e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405710:	2001      	movs	r0, #1
  405712:	2b00      	cmp	r3, #0
  405714:	d1e4      	bne.n	4056e0 <_dtoa_r+0x4b8>
  405716:	9a06      	ldr	r2, [sp, #24]
  405718:	4410      	add	r0, r2
  40571a:	f010 001f 	ands.w	r0, r0, #31
  40571e:	f000 80a1 	beq.w	405864 <_dtoa_r+0x63c>
  405722:	f1c0 0320 	rsb	r3, r0, #32
  405726:	2b04      	cmp	r3, #4
  405728:	f340 849e 	ble.w	406068 <_dtoa_r+0xe40>
  40572c:	9b08      	ldr	r3, [sp, #32]
  40572e:	f1c0 001c 	rsb	r0, r0, #28
  405732:	4403      	add	r3, r0
  405734:	9308      	str	r3, [sp, #32]
  405736:	4613      	mov	r3, r2
  405738:	4403      	add	r3, r0
  40573a:	4405      	add	r5, r0
  40573c:	9306      	str	r3, [sp, #24]
  40573e:	9b08      	ldr	r3, [sp, #32]
  405740:	2b00      	cmp	r3, #0
  405742:	dd05      	ble.n	405750 <_dtoa_r+0x528>
  405744:	4649      	mov	r1, r9
  405746:	461a      	mov	r2, r3
  405748:	4620      	mov	r0, r4
  40574a:	f001 fa4b 	bl	406be4 <__lshift>
  40574e:	4681      	mov	r9, r0
  405750:	9b06      	ldr	r3, [sp, #24]
  405752:	2b00      	cmp	r3, #0
  405754:	dd05      	ble.n	405762 <_dtoa_r+0x53a>
  405756:	4641      	mov	r1, r8
  405758:	461a      	mov	r2, r3
  40575a:	4620      	mov	r0, r4
  40575c:	f001 fa42 	bl	406be4 <__lshift>
  405760:	4680      	mov	r8, r0
  405762:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405764:	2b00      	cmp	r3, #0
  405766:	f040 8086 	bne.w	405876 <_dtoa_r+0x64e>
  40576a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40576c:	2b00      	cmp	r3, #0
  40576e:	f340 8266 	ble.w	405c3e <_dtoa_r+0xa16>
  405772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405774:	2b00      	cmp	r3, #0
  405776:	f000 8098 	beq.w	4058aa <_dtoa_r+0x682>
  40577a:	2d00      	cmp	r5, #0
  40577c:	dd05      	ble.n	40578a <_dtoa_r+0x562>
  40577e:	4631      	mov	r1, r6
  405780:	462a      	mov	r2, r5
  405782:	4620      	mov	r0, r4
  405784:	f001 fa2e 	bl	406be4 <__lshift>
  405788:	4606      	mov	r6, r0
  40578a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40578c:	2b00      	cmp	r3, #0
  40578e:	f040 8337 	bne.w	405e00 <_dtoa_r+0xbd8>
  405792:	9606      	str	r6, [sp, #24]
  405794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405796:	9a04      	ldr	r2, [sp, #16]
  405798:	f8dd b018 	ldr.w	fp, [sp, #24]
  40579c:	3b01      	subs	r3, #1
  40579e:	18d3      	adds	r3, r2, r3
  4057a0:	930b      	str	r3, [sp, #44]	; 0x2c
  4057a2:	f00a 0301 	and.w	r3, sl, #1
  4057a6:	930c      	str	r3, [sp, #48]	; 0x30
  4057a8:	4617      	mov	r7, r2
  4057aa:	46c2      	mov	sl, r8
  4057ac:	4651      	mov	r1, sl
  4057ae:	4648      	mov	r0, r9
  4057b0:	f7ff fca4 	bl	4050fc <quorem>
  4057b4:	4631      	mov	r1, r6
  4057b6:	4605      	mov	r5, r0
  4057b8:	4648      	mov	r0, r9
  4057ba:	f001 fa65 	bl	406c88 <__mcmp>
  4057be:	465a      	mov	r2, fp
  4057c0:	900a      	str	r0, [sp, #40]	; 0x28
  4057c2:	4651      	mov	r1, sl
  4057c4:	4620      	mov	r0, r4
  4057c6:	f001 fa7b 	bl	406cc0 <__mdiff>
  4057ca:	68c2      	ldr	r2, [r0, #12]
  4057cc:	4680      	mov	r8, r0
  4057ce:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4057d2:	2a00      	cmp	r2, #0
  4057d4:	f040 822b 	bne.w	405c2e <_dtoa_r+0xa06>
  4057d8:	4601      	mov	r1, r0
  4057da:	4648      	mov	r0, r9
  4057dc:	9308      	str	r3, [sp, #32]
  4057de:	f001 fa53 	bl	406c88 <__mcmp>
  4057e2:	4641      	mov	r1, r8
  4057e4:	9006      	str	r0, [sp, #24]
  4057e6:	4620      	mov	r0, r4
  4057e8:	f001 f876 	bl	4068d8 <_Bfree>
  4057ec:	9a06      	ldr	r2, [sp, #24]
  4057ee:	9b08      	ldr	r3, [sp, #32]
  4057f0:	b932      	cbnz	r2, 405800 <_dtoa_r+0x5d8>
  4057f2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4057f4:	b921      	cbnz	r1, 405800 <_dtoa_r+0x5d8>
  4057f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4057f8:	2a00      	cmp	r2, #0
  4057fa:	f000 83ef 	beq.w	405fdc <_dtoa_r+0xdb4>
  4057fe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405800:	990a      	ldr	r1, [sp, #40]	; 0x28
  405802:	2900      	cmp	r1, #0
  405804:	f2c0 829f 	blt.w	405d46 <_dtoa_r+0xb1e>
  405808:	d105      	bne.n	405816 <_dtoa_r+0x5ee>
  40580a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40580c:	b919      	cbnz	r1, 405816 <_dtoa_r+0x5ee>
  40580e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405810:	2900      	cmp	r1, #0
  405812:	f000 8298 	beq.w	405d46 <_dtoa_r+0xb1e>
  405816:	2a00      	cmp	r2, #0
  405818:	f300 8306 	bgt.w	405e28 <_dtoa_r+0xc00>
  40581c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40581e:	703b      	strb	r3, [r7, #0]
  405820:	f107 0801 	add.w	r8, r7, #1
  405824:	4297      	cmp	r7, r2
  405826:	4645      	mov	r5, r8
  405828:	f000 830c 	beq.w	405e44 <_dtoa_r+0xc1c>
  40582c:	4649      	mov	r1, r9
  40582e:	2300      	movs	r3, #0
  405830:	220a      	movs	r2, #10
  405832:	4620      	mov	r0, r4
  405834:	f001 f85a 	bl	4068ec <__multadd>
  405838:	455e      	cmp	r6, fp
  40583a:	4681      	mov	r9, r0
  40583c:	4631      	mov	r1, r6
  40583e:	f04f 0300 	mov.w	r3, #0
  405842:	f04f 020a 	mov.w	r2, #10
  405846:	4620      	mov	r0, r4
  405848:	f000 81eb 	beq.w	405c22 <_dtoa_r+0x9fa>
  40584c:	f001 f84e 	bl	4068ec <__multadd>
  405850:	4659      	mov	r1, fp
  405852:	4606      	mov	r6, r0
  405854:	2300      	movs	r3, #0
  405856:	220a      	movs	r2, #10
  405858:	4620      	mov	r0, r4
  40585a:	f001 f847 	bl	4068ec <__multadd>
  40585e:	4647      	mov	r7, r8
  405860:	4683      	mov	fp, r0
  405862:	e7a3      	b.n	4057ac <_dtoa_r+0x584>
  405864:	201c      	movs	r0, #28
  405866:	9b08      	ldr	r3, [sp, #32]
  405868:	4403      	add	r3, r0
  40586a:	9308      	str	r3, [sp, #32]
  40586c:	9b06      	ldr	r3, [sp, #24]
  40586e:	4403      	add	r3, r0
  405870:	4405      	add	r5, r0
  405872:	9306      	str	r3, [sp, #24]
  405874:	e763      	b.n	40573e <_dtoa_r+0x516>
  405876:	4641      	mov	r1, r8
  405878:	4648      	mov	r0, r9
  40587a:	f001 fa05 	bl	406c88 <__mcmp>
  40587e:	2800      	cmp	r0, #0
  405880:	f6bf af73 	bge.w	40576a <_dtoa_r+0x542>
  405884:	9f02      	ldr	r7, [sp, #8]
  405886:	4649      	mov	r1, r9
  405888:	2300      	movs	r3, #0
  40588a:	220a      	movs	r2, #10
  40588c:	4620      	mov	r0, r4
  40588e:	3f01      	subs	r7, #1
  405890:	9702      	str	r7, [sp, #8]
  405892:	f001 f82b 	bl	4068ec <__multadd>
  405896:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405898:	4681      	mov	r9, r0
  40589a:	2b00      	cmp	r3, #0
  40589c:	f040 83b6 	bne.w	40600c <_dtoa_r+0xde4>
  4058a0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4058a2:	2b00      	cmp	r3, #0
  4058a4:	f340 83bf 	ble.w	406026 <_dtoa_r+0xdfe>
  4058a8:	930a      	str	r3, [sp, #40]	; 0x28
  4058aa:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058ae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058b0:	465d      	mov	r5, fp
  4058b2:	e002      	b.n	4058ba <_dtoa_r+0x692>
  4058b4:	f001 f81a 	bl	4068ec <__multadd>
  4058b8:	4681      	mov	r9, r0
  4058ba:	4641      	mov	r1, r8
  4058bc:	4648      	mov	r0, r9
  4058be:	f7ff fc1d 	bl	4050fc <quorem>
  4058c2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4058c6:	f805 ab01 	strb.w	sl, [r5], #1
  4058ca:	eba5 030b 	sub.w	r3, r5, fp
  4058ce:	42bb      	cmp	r3, r7
  4058d0:	f04f 020a 	mov.w	r2, #10
  4058d4:	f04f 0300 	mov.w	r3, #0
  4058d8:	4649      	mov	r1, r9
  4058da:	4620      	mov	r0, r4
  4058dc:	dbea      	blt.n	4058b4 <_dtoa_r+0x68c>
  4058de:	9b04      	ldr	r3, [sp, #16]
  4058e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4058e2:	2a01      	cmp	r2, #1
  4058e4:	bfac      	ite	ge
  4058e6:	189b      	addge	r3, r3, r2
  4058e8:	3301      	addlt	r3, #1
  4058ea:	461d      	mov	r5, r3
  4058ec:	f04f 0b00 	mov.w	fp, #0
  4058f0:	4649      	mov	r1, r9
  4058f2:	2201      	movs	r2, #1
  4058f4:	4620      	mov	r0, r4
  4058f6:	f001 f975 	bl	406be4 <__lshift>
  4058fa:	4641      	mov	r1, r8
  4058fc:	4681      	mov	r9, r0
  4058fe:	f001 f9c3 	bl	406c88 <__mcmp>
  405902:	2800      	cmp	r0, #0
  405904:	f340 823d 	ble.w	405d82 <_dtoa_r+0xb5a>
  405908:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40590c:	9904      	ldr	r1, [sp, #16]
  40590e:	1e6b      	subs	r3, r5, #1
  405910:	e004      	b.n	40591c <_dtoa_r+0x6f4>
  405912:	428b      	cmp	r3, r1
  405914:	f000 81ae 	beq.w	405c74 <_dtoa_r+0xa4c>
  405918:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40591c:	2a39      	cmp	r2, #57	; 0x39
  40591e:	f103 0501 	add.w	r5, r3, #1
  405922:	d0f6      	beq.n	405912 <_dtoa_r+0x6ea>
  405924:	3201      	adds	r2, #1
  405926:	701a      	strb	r2, [r3, #0]
  405928:	4641      	mov	r1, r8
  40592a:	4620      	mov	r0, r4
  40592c:	f000 ffd4 	bl	4068d8 <_Bfree>
  405930:	2e00      	cmp	r6, #0
  405932:	f43f ae3d 	beq.w	4055b0 <_dtoa_r+0x388>
  405936:	f1bb 0f00 	cmp.w	fp, #0
  40593a:	d005      	beq.n	405948 <_dtoa_r+0x720>
  40593c:	45b3      	cmp	fp, r6
  40593e:	d003      	beq.n	405948 <_dtoa_r+0x720>
  405940:	4659      	mov	r1, fp
  405942:	4620      	mov	r0, r4
  405944:	f000 ffc8 	bl	4068d8 <_Bfree>
  405948:	4631      	mov	r1, r6
  40594a:	4620      	mov	r0, r4
  40594c:	f000 ffc4 	bl	4068d8 <_Bfree>
  405950:	e62e      	b.n	4055b0 <_dtoa_r+0x388>
  405952:	2300      	movs	r3, #0
  405954:	930b      	str	r3, [sp, #44]	; 0x2c
  405956:	9b02      	ldr	r3, [sp, #8]
  405958:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40595a:	4413      	add	r3, r2
  40595c:	930f      	str	r3, [sp, #60]	; 0x3c
  40595e:	3301      	adds	r3, #1
  405960:	2b01      	cmp	r3, #1
  405962:	461f      	mov	r7, r3
  405964:	461e      	mov	r6, r3
  405966:	930a      	str	r3, [sp, #40]	; 0x28
  405968:	bfb8      	it	lt
  40596a:	2701      	movlt	r7, #1
  40596c:	2100      	movs	r1, #0
  40596e:	2f17      	cmp	r7, #23
  405970:	6461      	str	r1, [r4, #68]	; 0x44
  405972:	d90a      	bls.n	40598a <_dtoa_r+0x762>
  405974:	2201      	movs	r2, #1
  405976:	2304      	movs	r3, #4
  405978:	005b      	lsls	r3, r3, #1
  40597a:	f103 0014 	add.w	r0, r3, #20
  40597e:	4287      	cmp	r7, r0
  405980:	4611      	mov	r1, r2
  405982:	f102 0201 	add.w	r2, r2, #1
  405986:	d2f7      	bcs.n	405978 <_dtoa_r+0x750>
  405988:	6461      	str	r1, [r4, #68]	; 0x44
  40598a:	4620      	mov	r0, r4
  40598c:	f000 ff7e 	bl	40688c <_Balloc>
  405990:	2e0e      	cmp	r6, #14
  405992:	9004      	str	r0, [sp, #16]
  405994:	6420      	str	r0, [r4, #64]	; 0x40
  405996:	f63f ad41 	bhi.w	40541c <_dtoa_r+0x1f4>
  40599a:	2d00      	cmp	r5, #0
  40599c:	f43f ad3e 	beq.w	40541c <_dtoa_r+0x1f4>
  4059a0:	9902      	ldr	r1, [sp, #8]
  4059a2:	2900      	cmp	r1, #0
  4059a4:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4059a8:	f340 8202 	ble.w	405db0 <_dtoa_r+0xb88>
  4059ac:	4bb8      	ldr	r3, [pc, #736]	; (405c90 <_dtoa_r+0xa68>)
  4059ae:	f001 020f 	and.w	r2, r1, #15
  4059b2:	110d      	asrs	r5, r1, #4
  4059b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059b8:	06e9      	lsls	r1, r5, #27
  4059ba:	e9d3 6700 	ldrd	r6, r7, [r3]
  4059be:	f140 81ae 	bpl.w	405d1e <_dtoa_r+0xaf6>
  4059c2:	4bb4      	ldr	r3, [pc, #720]	; (405c94 <_dtoa_r+0xa6c>)
  4059c4:	4650      	mov	r0, sl
  4059c6:	4659      	mov	r1, fp
  4059c8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4059cc:	f002 fabc 	bl	407f48 <__aeabi_ddiv>
  4059d0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4059d4:	f005 050f 	and.w	r5, r5, #15
  4059d8:	f04f 0a03 	mov.w	sl, #3
  4059dc:	b18d      	cbz	r5, 405a02 <_dtoa_r+0x7da>
  4059de:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405c94 <_dtoa_r+0xa6c>
  4059e2:	07ea      	lsls	r2, r5, #31
  4059e4:	d509      	bpl.n	4059fa <_dtoa_r+0x7d2>
  4059e6:	4630      	mov	r0, r6
  4059e8:	4639      	mov	r1, r7
  4059ea:	e9d8 2300 	ldrd	r2, r3, [r8]
  4059ee:	f002 f981 	bl	407cf4 <__aeabi_dmul>
  4059f2:	f10a 0a01 	add.w	sl, sl, #1
  4059f6:	4606      	mov	r6, r0
  4059f8:	460f      	mov	r7, r1
  4059fa:	106d      	asrs	r5, r5, #1
  4059fc:	f108 0808 	add.w	r8, r8, #8
  405a00:	d1ef      	bne.n	4059e2 <_dtoa_r+0x7ba>
  405a02:	463b      	mov	r3, r7
  405a04:	4632      	mov	r2, r6
  405a06:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a0a:	f002 fa9d 	bl	407f48 <__aeabi_ddiv>
  405a0e:	4607      	mov	r7, r0
  405a10:	4688      	mov	r8, r1
  405a12:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a14:	b143      	cbz	r3, 405a28 <_dtoa_r+0x800>
  405a16:	2200      	movs	r2, #0
  405a18:	4b9f      	ldr	r3, [pc, #636]	; (405c98 <_dtoa_r+0xa70>)
  405a1a:	4638      	mov	r0, r7
  405a1c:	4641      	mov	r1, r8
  405a1e:	f002 fbdb 	bl	4081d8 <__aeabi_dcmplt>
  405a22:	2800      	cmp	r0, #0
  405a24:	f040 8286 	bne.w	405f34 <_dtoa_r+0xd0c>
  405a28:	4650      	mov	r0, sl
  405a2a:	f002 f8fd 	bl	407c28 <__aeabi_i2d>
  405a2e:	463a      	mov	r2, r7
  405a30:	4643      	mov	r3, r8
  405a32:	f002 f95f 	bl	407cf4 <__aeabi_dmul>
  405a36:	4b99      	ldr	r3, [pc, #612]	; (405c9c <_dtoa_r+0xa74>)
  405a38:	2200      	movs	r2, #0
  405a3a:	f001 ffa9 	bl	407990 <__adddf3>
  405a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a40:	4605      	mov	r5, r0
  405a42:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a46:	2b00      	cmp	r3, #0
  405a48:	f000 813e 	beq.w	405cc8 <_dtoa_r+0xaa0>
  405a4c:	9b02      	ldr	r3, [sp, #8]
  405a4e:	9315      	str	r3, [sp, #84]	; 0x54
  405a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a52:	9312      	str	r3, [sp, #72]	; 0x48
  405a54:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a56:	2b00      	cmp	r3, #0
  405a58:	f000 81fa 	beq.w	405e50 <_dtoa_r+0xc28>
  405a5c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a5e:	4b8c      	ldr	r3, [pc, #560]	; (405c90 <_dtoa_r+0xa68>)
  405a60:	498f      	ldr	r1, [pc, #572]	; (405ca0 <_dtoa_r+0xa78>)
  405a62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a66:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405a6a:	2000      	movs	r0, #0
  405a6c:	f002 fa6c 	bl	407f48 <__aeabi_ddiv>
  405a70:	462a      	mov	r2, r5
  405a72:	4633      	mov	r3, r6
  405a74:	f001 ff8a 	bl	40798c <__aeabi_dsub>
  405a78:	4682      	mov	sl, r0
  405a7a:	468b      	mov	fp, r1
  405a7c:	4638      	mov	r0, r7
  405a7e:	4641      	mov	r1, r8
  405a80:	f002 fbe8 	bl	408254 <__aeabi_d2iz>
  405a84:	4605      	mov	r5, r0
  405a86:	f002 f8cf 	bl	407c28 <__aeabi_i2d>
  405a8a:	4602      	mov	r2, r0
  405a8c:	460b      	mov	r3, r1
  405a8e:	4638      	mov	r0, r7
  405a90:	4641      	mov	r1, r8
  405a92:	f001 ff7b 	bl	40798c <__aeabi_dsub>
  405a96:	3530      	adds	r5, #48	; 0x30
  405a98:	fa5f f885 	uxtb.w	r8, r5
  405a9c:	9d04      	ldr	r5, [sp, #16]
  405a9e:	4606      	mov	r6, r0
  405aa0:	460f      	mov	r7, r1
  405aa2:	f885 8000 	strb.w	r8, [r5]
  405aa6:	4602      	mov	r2, r0
  405aa8:	460b      	mov	r3, r1
  405aaa:	4650      	mov	r0, sl
  405aac:	4659      	mov	r1, fp
  405aae:	3501      	adds	r5, #1
  405ab0:	f002 fbb0 	bl	408214 <__aeabi_dcmpgt>
  405ab4:	2800      	cmp	r0, #0
  405ab6:	d154      	bne.n	405b62 <_dtoa_r+0x93a>
  405ab8:	4632      	mov	r2, r6
  405aba:	463b      	mov	r3, r7
  405abc:	2000      	movs	r0, #0
  405abe:	4976      	ldr	r1, [pc, #472]	; (405c98 <_dtoa_r+0xa70>)
  405ac0:	f001 ff64 	bl	40798c <__aeabi_dsub>
  405ac4:	4602      	mov	r2, r0
  405ac6:	460b      	mov	r3, r1
  405ac8:	4650      	mov	r0, sl
  405aca:	4659      	mov	r1, fp
  405acc:	f002 fba2 	bl	408214 <__aeabi_dcmpgt>
  405ad0:	2800      	cmp	r0, #0
  405ad2:	f040 8270 	bne.w	405fb6 <_dtoa_r+0xd8e>
  405ad6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ad8:	2a01      	cmp	r2, #1
  405ada:	f000 8111 	beq.w	405d00 <_dtoa_r+0xad8>
  405ade:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ae0:	9a04      	ldr	r2, [sp, #16]
  405ae2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ae6:	4413      	add	r3, r2
  405ae8:	4699      	mov	r9, r3
  405aea:	e00d      	b.n	405b08 <_dtoa_r+0x8e0>
  405aec:	2000      	movs	r0, #0
  405aee:	496a      	ldr	r1, [pc, #424]	; (405c98 <_dtoa_r+0xa70>)
  405af0:	f001 ff4c 	bl	40798c <__aeabi_dsub>
  405af4:	4652      	mov	r2, sl
  405af6:	465b      	mov	r3, fp
  405af8:	f002 fb6e 	bl	4081d8 <__aeabi_dcmplt>
  405afc:	2800      	cmp	r0, #0
  405afe:	f040 8258 	bne.w	405fb2 <_dtoa_r+0xd8a>
  405b02:	454d      	cmp	r5, r9
  405b04:	f000 80fa 	beq.w	405cfc <_dtoa_r+0xad4>
  405b08:	4650      	mov	r0, sl
  405b0a:	4659      	mov	r1, fp
  405b0c:	2200      	movs	r2, #0
  405b0e:	4b65      	ldr	r3, [pc, #404]	; (405ca4 <_dtoa_r+0xa7c>)
  405b10:	f002 f8f0 	bl	407cf4 <__aeabi_dmul>
  405b14:	2200      	movs	r2, #0
  405b16:	4b63      	ldr	r3, [pc, #396]	; (405ca4 <_dtoa_r+0xa7c>)
  405b18:	4682      	mov	sl, r0
  405b1a:	468b      	mov	fp, r1
  405b1c:	4630      	mov	r0, r6
  405b1e:	4639      	mov	r1, r7
  405b20:	f002 f8e8 	bl	407cf4 <__aeabi_dmul>
  405b24:	460f      	mov	r7, r1
  405b26:	4606      	mov	r6, r0
  405b28:	f002 fb94 	bl	408254 <__aeabi_d2iz>
  405b2c:	4680      	mov	r8, r0
  405b2e:	f002 f87b 	bl	407c28 <__aeabi_i2d>
  405b32:	4602      	mov	r2, r0
  405b34:	460b      	mov	r3, r1
  405b36:	4630      	mov	r0, r6
  405b38:	4639      	mov	r1, r7
  405b3a:	f001 ff27 	bl	40798c <__aeabi_dsub>
  405b3e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b42:	fa5f f888 	uxtb.w	r8, r8
  405b46:	4652      	mov	r2, sl
  405b48:	465b      	mov	r3, fp
  405b4a:	f805 8b01 	strb.w	r8, [r5], #1
  405b4e:	4606      	mov	r6, r0
  405b50:	460f      	mov	r7, r1
  405b52:	f002 fb41 	bl	4081d8 <__aeabi_dcmplt>
  405b56:	4632      	mov	r2, r6
  405b58:	463b      	mov	r3, r7
  405b5a:	2800      	cmp	r0, #0
  405b5c:	d0c6      	beq.n	405aec <_dtoa_r+0x8c4>
  405b5e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b62:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b64:	9302      	str	r3, [sp, #8]
  405b66:	e523      	b.n	4055b0 <_dtoa_r+0x388>
  405b68:	2300      	movs	r3, #0
  405b6a:	930b      	str	r3, [sp, #44]	; 0x2c
  405b6c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b6e:	2b00      	cmp	r3, #0
  405b70:	f340 80dc 	ble.w	405d2c <_dtoa_r+0xb04>
  405b74:	461f      	mov	r7, r3
  405b76:	461e      	mov	r6, r3
  405b78:	930f      	str	r3, [sp, #60]	; 0x3c
  405b7a:	930a      	str	r3, [sp, #40]	; 0x28
  405b7c:	e6f6      	b.n	40596c <_dtoa_r+0x744>
  405b7e:	2301      	movs	r3, #1
  405b80:	930b      	str	r3, [sp, #44]	; 0x2c
  405b82:	e7f3      	b.n	405b6c <_dtoa_r+0x944>
  405b84:	f1ba 0f00 	cmp.w	sl, #0
  405b88:	f47f ada8 	bne.w	4056dc <_dtoa_r+0x4b4>
  405b8c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405b90:	2b00      	cmp	r3, #0
  405b92:	f47f adba 	bne.w	40570a <_dtoa_r+0x4e2>
  405b96:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405b9a:	0d3f      	lsrs	r7, r7, #20
  405b9c:	053f      	lsls	r7, r7, #20
  405b9e:	2f00      	cmp	r7, #0
  405ba0:	f000 820d 	beq.w	405fbe <_dtoa_r+0xd96>
  405ba4:	9b08      	ldr	r3, [sp, #32]
  405ba6:	3301      	adds	r3, #1
  405ba8:	9308      	str	r3, [sp, #32]
  405baa:	9b06      	ldr	r3, [sp, #24]
  405bac:	3301      	adds	r3, #1
  405bae:	9306      	str	r3, [sp, #24]
  405bb0:	2301      	movs	r3, #1
  405bb2:	930c      	str	r3, [sp, #48]	; 0x30
  405bb4:	e5ab      	b.n	40570e <_dtoa_r+0x4e6>
  405bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bb8:	2b00      	cmp	r3, #0
  405bba:	f73f ac42 	bgt.w	405442 <_dtoa_r+0x21a>
  405bbe:	f040 8221 	bne.w	406004 <_dtoa_r+0xddc>
  405bc2:	2200      	movs	r2, #0
  405bc4:	4b38      	ldr	r3, [pc, #224]	; (405ca8 <_dtoa_r+0xa80>)
  405bc6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405bca:	f002 f893 	bl	407cf4 <__aeabi_dmul>
  405bce:	4652      	mov	r2, sl
  405bd0:	465b      	mov	r3, fp
  405bd2:	f002 fb15 	bl	408200 <__aeabi_dcmpge>
  405bd6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405bda:	4646      	mov	r6, r8
  405bdc:	2800      	cmp	r0, #0
  405bde:	d041      	beq.n	405c64 <_dtoa_r+0xa3c>
  405be0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405be2:	9d04      	ldr	r5, [sp, #16]
  405be4:	43db      	mvns	r3, r3
  405be6:	9302      	str	r3, [sp, #8]
  405be8:	4641      	mov	r1, r8
  405bea:	4620      	mov	r0, r4
  405bec:	f000 fe74 	bl	4068d8 <_Bfree>
  405bf0:	2e00      	cmp	r6, #0
  405bf2:	f43f acdd 	beq.w	4055b0 <_dtoa_r+0x388>
  405bf6:	e6a7      	b.n	405948 <_dtoa_r+0x720>
  405bf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405bfa:	4649      	mov	r1, r9
  405bfc:	4620      	mov	r0, r4
  405bfe:	f000 ffa1 	bl	406b44 <__pow5mult>
  405c02:	4681      	mov	r9, r0
  405c04:	e558      	b.n	4056b8 <_dtoa_r+0x490>
  405c06:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c08:	2a00      	cmp	r2, #0
  405c0a:	f000 8187 	beq.w	405f1c <_dtoa_r+0xcf4>
  405c0e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405c12:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c14:	9d08      	ldr	r5, [sp, #32]
  405c16:	e4f2      	b.n	4055fe <_dtoa_r+0x3d6>
  405c18:	f1ba 0f00 	cmp.w	sl, #0
  405c1c:	f47f ad75 	bne.w	40570a <_dtoa_r+0x4e2>
  405c20:	e7b4      	b.n	405b8c <_dtoa_r+0x964>
  405c22:	f000 fe63 	bl	4068ec <__multadd>
  405c26:	4647      	mov	r7, r8
  405c28:	4606      	mov	r6, r0
  405c2a:	4683      	mov	fp, r0
  405c2c:	e5be      	b.n	4057ac <_dtoa_r+0x584>
  405c2e:	4601      	mov	r1, r0
  405c30:	4620      	mov	r0, r4
  405c32:	9306      	str	r3, [sp, #24]
  405c34:	f000 fe50 	bl	4068d8 <_Bfree>
  405c38:	2201      	movs	r2, #1
  405c3a:	9b06      	ldr	r3, [sp, #24]
  405c3c:	e5e0      	b.n	405800 <_dtoa_r+0x5d8>
  405c3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c40:	2b02      	cmp	r3, #2
  405c42:	f77f ad96 	ble.w	405772 <_dtoa_r+0x54a>
  405c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c48:	2b00      	cmp	r3, #0
  405c4a:	d1c9      	bne.n	405be0 <_dtoa_r+0x9b8>
  405c4c:	4641      	mov	r1, r8
  405c4e:	2205      	movs	r2, #5
  405c50:	4620      	mov	r0, r4
  405c52:	f000 fe4b 	bl	4068ec <__multadd>
  405c56:	4601      	mov	r1, r0
  405c58:	4680      	mov	r8, r0
  405c5a:	4648      	mov	r0, r9
  405c5c:	f001 f814 	bl	406c88 <__mcmp>
  405c60:	2800      	cmp	r0, #0
  405c62:	ddbd      	ble.n	405be0 <_dtoa_r+0x9b8>
  405c64:	9a02      	ldr	r2, [sp, #8]
  405c66:	9904      	ldr	r1, [sp, #16]
  405c68:	2331      	movs	r3, #49	; 0x31
  405c6a:	3201      	adds	r2, #1
  405c6c:	9202      	str	r2, [sp, #8]
  405c6e:	700b      	strb	r3, [r1, #0]
  405c70:	1c4d      	adds	r5, r1, #1
  405c72:	e7b9      	b.n	405be8 <_dtoa_r+0x9c0>
  405c74:	9a02      	ldr	r2, [sp, #8]
  405c76:	3201      	adds	r2, #1
  405c78:	9202      	str	r2, [sp, #8]
  405c7a:	9a04      	ldr	r2, [sp, #16]
  405c7c:	2331      	movs	r3, #49	; 0x31
  405c7e:	7013      	strb	r3, [r2, #0]
  405c80:	e652      	b.n	405928 <_dtoa_r+0x700>
  405c82:	2301      	movs	r3, #1
  405c84:	930b      	str	r3, [sp, #44]	; 0x2c
  405c86:	e666      	b.n	405956 <_dtoa_r+0x72e>
  405c88:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405c8c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405c8e:	e48f      	b.n	4055b0 <_dtoa_r+0x388>
  405c90:	00409010 	.word	0x00409010
  405c94:	00408fe8 	.word	0x00408fe8
  405c98:	3ff00000 	.word	0x3ff00000
  405c9c:	401c0000 	.word	0x401c0000
  405ca0:	3fe00000 	.word	0x3fe00000
  405ca4:	40240000 	.word	0x40240000
  405ca8:	40140000 	.word	0x40140000
  405cac:	4650      	mov	r0, sl
  405cae:	f001 ffbb 	bl	407c28 <__aeabi_i2d>
  405cb2:	463a      	mov	r2, r7
  405cb4:	4643      	mov	r3, r8
  405cb6:	f002 f81d 	bl	407cf4 <__aeabi_dmul>
  405cba:	2200      	movs	r2, #0
  405cbc:	4bc1      	ldr	r3, [pc, #772]	; (405fc4 <_dtoa_r+0xd9c>)
  405cbe:	f001 fe67 	bl	407990 <__adddf3>
  405cc2:	4605      	mov	r5, r0
  405cc4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405cc8:	4641      	mov	r1, r8
  405cca:	2200      	movs	r2, #0
  405ccc:	4bbe      	ldr	r3, [pc, #760]	; (405fc8 <_dtoa_r+0xda0>)
  405cce:	4638      	mov	r0, r7
  405cd0:	f001 fe5c 	bl	40798c <__aeabi_dsub>
  405cd4:	462a      	mov	r2, r5
  405cd6:	4633      	mov	r3, r6
  405cd8:	4682      	mov	sl, r0
  405cda:	468b      	mov	fp, r1
  405cdc:	f002 fa9a 	bl	408214 <__aeabi_dcmpgt>
  405ce0:	4680      	mov	r8, r0
  405ce2:	2800      	cmp	r0, #0
  405ce4:	f040 8110 	bne.w	405f08 <_dtoa_r+0xce0>
  405ce8:	462a      	mov	r2, r5
  405cea:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405cee:	4650      	mov	r0, sl
  405cf0:	4659      	mov	r1, fp
  405cf2:	f002 fa71 	bl	4081d8 <__aeabi_dcmplt>
  405cf6:	b118      	cbz	r0, 405d00 <_dtoa_r+0xad8>
  405cf8:	4646      	mov	r6, r8
  405cfa:	e771      	b.n	405be0 <_dtoa_r+0x9b8>
  405cfc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d00:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405d04:	f7ff bb8a 	b.w	40541c <_dtoa_r+0x1f4>
  405d08:	9804      	ldr	r0, [sp, #16]
  405d0a:	f7ff babb 	b.w	405284 <_dtoa_r+0x5c>
  405d0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d10:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d12:	970c      	str	r7, [sp, #48]	; 0x30
  405d14:	1afb      	subs	r3, r7, r3
  405d16:	441a      	add	r2, r3
  405d18:	920d      	str	r2, [sp, #52]	; 0x34
  405d1a:	2700      	movs	r7, #0
  405d1c:	e469      	b.n	4055f2 <_dtoa_r+0x3ca>
  405d1e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405d22:	f04f 0a02 	mov.w	sl, #2
  405d26:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405d2a:	e657      	b.n	4059dc <_dtoa_r+0x7b4>
  405d2c:	2100      	movs	r1, #0
  405d2e:	2301      	movs	r3, #1
  405d30:	6461      	str	r1, [r4, #68]	; 0x44
  405d32:	4620      	mov	r0, r4
  405d34:	9325      	str	r3, [sp, #148]	; 0x94
  405d36:	f000 fda9 	bl	40688c <_Balloc>
  405d3a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d3c:	9004      	str	r0, [sp, #16]
  405d3e:	6420      	str	r0, [r4, #64]	; 0x40
  405d40:	930a      	str	r3, [sp, #40]	; 0x28
  405d42:	930f      	str	r3, [sp, #60]	; 0x3c
  405d44:	e629      	b.n	40599a <_dtoa_r+0x772>
  405d46:	2a00      	cmp	r2, #0
  405d48:	46d0      	mov	r8, sl
  405d4a:	f8cd b018 	str.w	fp, [sp, #24]
  405d4e:	469a      	mov	sl, r3
  405d50:	dd11      	ble.n	405d76 <_dtoa_r+0xb4e>
  405d52:	4649      	mov	r1, r9
  405d54:	2201      	movs	r2, #1
  405d56:	4620      	mov	r0, r4
  405d58:	f000 ff44 	bl	406be4 <__lshift>
  405d5c:	4641      	mov	r1, r8
  405d5e:	4681      	mov	r9, r0
  405d60:	f000 ff92 	bl	406c88 <__mcmp>
  405d64:	2800      	cmp	r0, #0
  405d66:	f340 8146 	ble.w	405ff6 <_dtoa_r+0xdce>
  405d6a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405d6e:	f000 8106 	beq.w	405f7e <_dtoa_r+0xd56>
  405d72:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405d76:	46b3      	mov	fp, r6
  405d78:	f887 a000 	strb.w	sl, [r7]
  405d7c:	1c7d      	adds	r5, r7, #1
  405d7e:	9e06      	ldr	r6, [sp, #24]
  405d80:	e5d2      	b.n	405928 <_dtoa_r+0x700>
  405d82:	d104      	bne.n	405d8e <_dtoa_r+0xb66>
  405d84:	f01a 0f01 	tst.w	sl, #1
  405d88:	d001      	beq.n	405d8e <_dtoa_r+0xb66>
  405d8a:	e5bd      	b.n	405908 <_dtoa_r+0x6e0>
  405d8c:	4615      	mov	r5, r2
  405d8e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405d92:	2b30      	cmp	r3, #48	; 0x30
  405d94:	f105 32ff 	add.w	r2, r5, #4294967295
  405d98:	d0f8      	beq.n	405d8c <_dtoa_r+0xb64>
  405d9a:	e5c5      	b.n	405928 <_dtoa_r+0x700>
  405d9c:	9904      	ldr	r1, [sp, #16]
  405d9e:	2230      	movs	r2, #48	; 0x30
  405da0:	700a      	strb	r2, [r1, #0]
  405da2:	9a02      	ldr	r2, [sp, #8]
  405da4:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405da8:	3201      	adds	r2, #1
  405daa:	9202      	str	r2, [sp, #8]
  405dac:	f7ff bbfc 	b.w	4055a8 <_dtoa_r+0x380>
  405db0:	f000 80bb 	beq.w	405f2a <_dtoa_r+0xd02>
  405db4:	9b02      	ldr	r3, [sp, #8]
  405db6:	425d      	negs	r5, r3
  405db8:	4b84      	ldr	r3, [pc, #528]	; (405fcc <_dtoa_r+0xda4>)
  405dba:	f005 020f 	and.w	r2, r5, #15
  405dbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  405dc6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405dca:	f001 ff93 	bl	407cf4 <__aeabi_dmul>
  405dce:	112d      	asrs	r5, r5, #4
  405dd0:	4607      	mov	r7, r0
  405dd2:	4688      	mov	r8, r1
  405dd4:	f000 812c 	beq.w	406030 <_dtoa_r+0xe08>
  405dd8:	4e7d      	ldr	r6, [pc, #500]	; (405fd0 <_dtoa_r+0xda8>)
  405dda:	f04f 0a02 	mov.w	sl, #2
  405dde:	07eb      	lsls	r3, r5, #31
  405de0:	d509      	bpl.n	405df6 <_dtoa_r+0xbce>
  405de2:	4638      	mov	r0, r7
  405de4:	4641      	mov	r1, r8
  405de6:	e9d6 2300 	ldrd	r2, r3, [r6]
  405dea:	f001 ff83 	bl	407cf4 <__aeabi_dmul>
  405dee:	f10a 0a01 	add.w	sl, sl, #1
  405df2:	4607      	mov	r7, r0
  405df4:	4688      	mov	r8, r1
  405df6:	106d      	asrs	r5, r5, #1
  405df8:	f106 0608 	add.w	r6, r6, #8
  405dfc:	d1ef      	bne.n	405dde <_dtoa_r+0xbb6>
  405dfe:	e608      	b.n	405a12 <_dtoa_r+0x7ea>
  405e00:	6871      	ldr	r1, [r6, #4]
  405e02:	4620      	mov	r0, r4
  405e04:	f000 fd42 	bl	40688c <_Balloc>
  405e08:	6933      	ldr	r3, [r6, #16]
  405e0a:	3302      	adds	r3, #2
  405e0c:	009a      	lsls	r2, r3, #2
  405e0e:	4605      	mov	r5, r0
  405e10:	f106 010c 	add.w	r1, r6, #12
  405e14:	300c      	adds	r0, #12
  405e16:	f000 fc93 	bl	406740 <memcpy>
  405e1a:	4629      	mov	r1, r5
  405e1c:	2201      	movs	r2, #1
  405e1e:	4620      	mov	r0, r4
  405e20:	f000 fee0 	bl	406be4 <__lshift>
  405e24:	9006      	str	r0, [sp, #24]
  405e26:	e4b5      	b.n	405794 <_dtoa_r+0x56c>
  405e28:	2b39      	cmp	r3, #57	; 0x39
  405e2a:	f8cd b018 	str.w	fp, [sp, #24]
  405e2e:	46d0      	mov	r8, sl
  405e30:	f000 80a5 	beq.w	405f7e <_dtoa_r+0xd56>
  405e34:	f103 0a01 	add.w	sl, r3, #1
  405e38:	46b3      	mov	fp, r6
  405e3a:	f887 a000 	strb.w	sl, [r7]
  405e3e:	1c7d      	adds	r5, r7, #1
  405e40:	9e06      	ldr	r6, [sp, #24]
  405e42:	e571      	b.n	405928 <_dtoa_r+0x700>
  405e44:	465a      	mov	r2, fp
  405e46:	46d0      	mov	r8, sl
  405e48:	46b3      	mov	fp, r6
  405e4a:	469a      	mov	sl, r3
  405e4c:	4616      	mov	r6, r2
  405e4e:	e54f      	b.n	4058f0 <_dtoa_r+0x6c8>
  405e50:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e52:	495e      	ldr	r1, [pc, #376]	; (405fcc <_dtoa_r+0xda4>)
  405e54:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e58:	462a      	mov	r2, r5
  405e5a:	4633      	mov	r3, r6
  405e5c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405e60:	f001 ff48 	bl	407cf4 <__aeabi_dmul>
  405e64:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405e68:	4638      	mov	r0, r7
  405e6a:	4641      	mov	r1, r8
  405e6c:	f002 f9f2 	bl	408254 <__aeabi_d2iz>
  405e70:	4605      	mov	r5, r0
  405e72:	f001 fed9 	bl	407c28 <__aeabi_i2d>
  405e76:	460b      	mov	r3, r1
  405e78:	4602      	mov	r2, r0
  405e7a:	4641      	mov	r1, r8
  405e7c:	4638      	mov	r0, r7
  405e7e:	f001 fd85 	bl	40798c <__aeabi_dsub>
  405e82:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e84:	460f      	mov	r7, r1
  405e86:	9904      	ldr	r1, [sp, #16]
  405e88:	3530      	adds	r5, #48	; 0x30
  405e8a:	2b01      	cmp	r3, #1
  405e8c:	700d      	strb	r5, [r1, #0]
  405e8e:	4606      	mov	r6, r0
  405e90:	f101 0501 	add.w	r5, r1, #1
  405e94:	d026      	beq.n	405ee4 <_dtoa_r+0xcbc>
  405e96:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e98:	9a04      	ldr	r2, [sp, #16]
  405e9a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405fd8 <_dtoa_r+0xdb0>
  405e9e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405ea2:	4413      	add	r3, r2
  405ea4:	f04f 0a00 	mov.w	sl, #0
  405ea8:	4699      	mov	r9, r3
  405eaa:	4652      	mov	r2, sl
  405eac:	465b      	mov	r3, fp
  405eae:	4630      	mov	r0, r6
  405eb0:	4639      	mov	r1, r7
  405eb2:	f001 ff1f 	bl	407cf4 <__aeabi_dmul>
  405eb6:	460f      	mov	r7, r1
  405eb8:	4606      	mov	r6, r0
  405eba:	f002 f9cb 	bl	408254 <__aeabi_d2iz>
  405ebe:	4680      	mov	r8, r0
  405ec0:	f001 feb2 	bl	407c28 <__aeabi_i2d>
  405ec4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ec8:	4602      	mov	r2, r0
  405eca:	460b      	mov	r3, r1
  405ecc:	4630      	mov	r0, r6
  405ece:	4639      	mov	r1, r7
  405ed0:	f001 fd5c 	bl	40798c <__aeabi_dsub>
  405ed4:	f805 8b01 	strb.w	r8, [r5], #1
  405ed8:	454d      	cmp	r5, r9
  405eda:	4606      	mov	r6, r0
  405edc:	460f      	mov	r7, r1
  405ede:	d1e4      	bne.n	405eaa <_dtoa_r+0xc82>
  405ee0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ee4:	4b3b      	ldr	r3, [pc, #236]	; (405fd4 <_dtoa_r+0xdac>)
  405ee6:	2200      	movs	r2, #0
  405ee8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405eec:	f001 fd50 	bl	407990 <__adddf3>
  405ef0:	4632      	mov	r2, r6
  405ef2:	463b      	mov	r3, r7
  405ef4:	f002 f970 	bl	4081d8 <__aeabi_dcmplt>
  405ef8:	2800      	cmp	r0, #0
  405efa:	d046      	beq.n	405f8a <_dtoa_r+0xd62>
  405efc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405efe:	9302      	str	r3, [sp, #8]
  405f00:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f04:	f7ff bb43 	b.w	40558e <_dtoa_r+0x366>
  405f08:	f04f 0800 	mov.w	r8, #0
  405f0c:	4646      	mov	r6, r8
  405f0e:	e6a9      	b.n	405c64 <_dtoa_r+0xa3c>
  405f10:	9b08      	ldr	r3, [sp, #32]
  405f12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405f14:	1a9d      	subs	r5, r3, r2
  405f16:	2300      	movs	r3, #0
  405f18:	f7ff bb71 	b.w	4055fe <_dtoa_r+0x3d6>
  405f1c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405f1e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f20:	9d08      	ldr	r5, [sp, #32]
  405f22:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405f26:	f7ff bb6a 	b.w	4055fe <_dtoa_r+0x3d6>
  405f2a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405f2e:	f04f 0a02 	mov.w	sl, #2
  405f32:	e56e      	b.n	405a12 <_dtoa_r+0x7ea>
  405f34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f36:	2b00      	cmp	r3, #0
  405f38:	f43f aeb8 	beq.w	405cac <_dtoa_r+0xa84>
  405f3c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f3e:	2b00      	cmp	r3, #0
  405f40:	f77f aede 	ble.w	405d00 <_dtoa_r+0xad8>
  405f44:	2200      	movs	r2, #0
  405f46:	4b24      	ldr	r3, [pc, #144]	; (405fd8 <_dtoa_r+0xdb0>)
  405f48:	4638      	mov	r0, r7
  405f4a:	4641      	mov	r1, r8
  405f4c:	f001 fed2 	bl	407cf4 <__aeabi_dmul>
  405f50:	4607      	mov	r7, r0
  405f52:	4688      	mov	r8, r1
  405f54:	f10a 0001 	add.w	r0, sl, #1
  405f58:	f001 fe66 	bl	407c28 <__aeabi_i2d>
  405f5c:	463a      	mov	r2, r7
  405f5e:	4643      	mov	r3, r8
  405f60:	f001 fec8 	bl	407cf4 <__aeabi_dmul>
  405f64:	2200      	movs	r2, #0
  405f66:	4b17      	ldr	r3, [pc, #92]	; (405fc4 <_dtoa_r+0xd9c>)
  405f68:	f001 fd12 	bl	407990 <__adddf3>
  405f6c:	9a02      	ldr	r2, [sp, #8]
  405f6e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f70:	9312      	str	r3, [sp, #72]	; 0x48
  405f72:	3a01      	subs	r2, #1
  405f74:	4605      	mov	r5, r0
  405f76:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f7a:	9215      	str	r2, [sp, #84]	; 0x54
  405f7c:	e56a      	b.n	405a54 <_dtoa_r+0x82c>
  405f7e:	2239      	movs	r2, #57	; 0x39
  405f80:	46b3      	mov	fp, r6
  405f82:	703a      	strb	r2, [r7, #0]
  405f84:	9e06      	ldr	r6, [sp, #24]
  405f86:	1c7d      	adds	r5, r7, #1
  405f88:	e4c0      	b.n	40590c <_dtoa_r+0x6e4>
  405f8a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405f8e:	2000      	movs	r0, #0
  405f90:	4910      	ldr	r1, [pc, #64]	; (405fd4 <_dtoa_r+0xdac>)
  405f92:	f001 fcfb 	bl	40798c <__aeabi_dsub>
  405f96:	4632      	mov	r2, r6
  405f98:	463b      	mov	r3, r7
  405f9a:	f002 f93b 	bl	408214 <__aeabi_dcmpgt>
  405f9e:	b908      	cbnz	r0, 405fa4 <_dtoa_r+0xd7c>
  405fa0:	e6ae      	b.n	405d00 <_dtoa_r+0xad8>
  405fa2:	4615      	mov	r5, r2
  405fa4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405fa8:	2b30      	cmp	r3, #48	; 0x30
  405faa:	f105 32ff 	add.w	r2, r5, #4294967295
  405fae:	d0f8      	beq.n	405fa2 <_dtoa_r+0xd7a>
  405fb0:	e5d7      	b.n	405b62 <_dtoa_r+0x93a>
  405fb2:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405fb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405fb8:	9302      	str	r3, [sp, #8]
  405fba:	f7ff bae8 	b.w	40558e <_dtoa_r+0x366>
  405fbe:	970c      	str	r7, [sp, #48]	; 0x30
  405fc0:	f7ff bba5 	b.w	40570e <_dtoa_r+0x4e6>
  405fc4:	401c0000 	.word	0x401c0000
  405fc8:	40140000 	.word	0x40140000
  405fcc:	00409010 	.word	0x00409010
  405fd0:	00408fe8 	.word	0x00408fe8
  405fd4:	3fe00000 	.word	0x3fe00000
  405fd8:	40240000 	.word	0x40240000
  405fdc:	2b39      	cmp	r3, #57	; 0x39
  405fde:	f8cd b018 	str.w	fp, [sp, #24]
  405fe2:	46d0      	mov	r8, sl
  405fe4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405fe8:	469a      	mov	sl, r3
  405fea:	d0c8      	beq.n	405f7e <_dtoa_r+0xd56>
  405fec:	f1bb 0f00 	cmp.w	fp, #0
  405ff0:	f73f aebf 	bgt.w	405d72 <_dtoa_r+0xb4a>
  405ff4:	e6bf      	b.n	405d76 <_dtoa_r+0xb4e>
  405ff6:	f47f aebe 	bne.w	405d76 <_dtoa_r+0xb4e>
  405ffa:	f01a 0f01 	tst.w	sl, #1
  405ffe:	f43f aeba 	beq.w	405d76 <_dtoa_r+0xb4e>
  406002:	e6b2      	b.n	405d6a <_dtoa_r+0xb42>
  406004:	f04f 0800 	mov.w	r8, #0
  406008:	4646      	mov	r6, r8
  40600a:	e5e9      	b.n	405be0 <_dtoa_r+0x9b8>
  40600c:	4631      	mov	r1, r6
  40600e:	2300      	movs	r3, #0
  406010:	220a      	movs	r2, #10
  406012:	4620      	mov	r0, r4
  406014:	f000 fc6a 	bl	4068ec <__multadd>
  406018:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40601a:	2b00      	cmp	r3, #0
  40601c:	4606      	mov	r6, r0
  40601e:	dd0a      	ble.n	406036 <_dtoa_r+0xe0e>
  406020:	930a      	str	r3, [sp, #40]	; 0x28
  406022:	f7ff bbaa 	b.w	40577a <_dtoa_r+0x552>
  406026:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406028:	2b02      	cmp	r3, #2
  40602a:	dc23      	bgt.n	406074 <_dtoa_r+0xe4c>
  40602c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40602e:	e43b      	b.n	4058a8 <_dtoa_r+0x680>
  406030:	f04f 0a02 	mov.w	sl, #2
  406034:	e4ed      	b.n	405a12 <_dtoa_r+0x7ea>
  406036:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406038:	2b02      	cmp	r3, #2
  40603a:	dc1b      	bgt.n	406074 <_dtoa_r+0xe4c>
  40603c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40603e:	e7ef      	b.n	406020 <_dtoa_r+0xdf8>
  406040:	2500      	movs	r5, #0
  406042:	6465      	str	r5, [r4, #68]	; 0x44
  406044:	4629      	mov	r1, r5
  406046:	4620      	mov	r0, r4
  406048:	f000 fc20 	bl	40688c <_Balloc>
  40604c:	f04f 33ff 	mov.w	r3, #4294967295
  406050:	930a      	str	r3, [sp, #40]	; 0x28
  406052:	930f      	str	r3, [sp, #60]	; 0x3c
  406054:	2301      	movs	r3, #1
  406056:	9004      	str	r0, [sp, #16]
  406058:	9525      	str	r5, [sp, #148]	; 0x94
  40605a:	6420      	str	r0, [r4, #64]	; 0x40
  40605c:	930b      	str	r3, [sp, #44]	; 0x2c
  40605e:	f7ff b9dd 	b.w	40541c <_dtoa_r+0x1f4>
  406062:	2501      	movs	r5, #1
  406064:	f7ff b9a5 	b.w	4053b2 <_dtoa_r+0x18a>
  406068:	f43f ab69 	beq.w	40573e <_dtoa_r+0x516>
  40606c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406070:	f7ff bbf9 	b.w	405866 <_dtoa_r+0x63e>
  406074:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406076:	930a      	str	r3, [sp, #40]	; 0x28
  406078:	e5e5      	b.n	405c46 <_dtoa_r+0xa1e>
  40607a:	bf00      	nop

0040607c <__libc_fini_array>:
  40607c:	b538      	push	{r3, r4, r5, lr}
  40607e:	4c0a      	ldr	r4, [pc, #40]	; (4060a8 <__libc_fini_array+0x2c>)
  406080:	4d0a      	ldr	r5, [pc, #40]	; (4060ac <__libc_fini_array+0x30>)
  406082:	1b64      	subs	r4, r4, r5
  406084:	10a4      	asrs	r4, r4, #2
  406086:	d00a      	beq.n	40609e <__libc_fini_array+0x22>
  406088:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40608c:	3b01      	subs	r3, #1
  40608e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406092:	3c01      	subs	r4, #1
  406094:	f855 3904 	ldr.w	r3, [r5], #-4
  406098:	4798      	blx	r3
  40609a:	2c00      	cmp	r4, #0
  40609c:	d1f9      	bne.n	406092 <__libc_fini_array+0x16>
  40609e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060a2:	f003 b8b3 	b.w	40920c <_fini>
  4060a6:	bf00      	nop
  4060a8:	0040921c 	.word	0x0040921c
  4060ac:	00409218 	.word	0x00409218

004060b0 <_localeconv_r>:
  4060b0:	4a04      	ldr	r2, [pc, #16]	; (4060c4 <_localeconv_r+0x14>)
  4060b2:	4b05      	ldr	r3, [pc, #20]	; (4060c8 <_localeconv_r+0x18>)
  4060b4:	6812      	ldr	r2, [r2, #0]
  4060b6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4060b8:	2800      	cmp	r0, #0
  4060ba:	bf08      	it	eq
  4060bc:	4618      	moveq	r0, r3
  4060be:	30f0      	adds	r0, #240	; 0xf0
  4060c0:	4770      	bx	lr
  4060c2:	bf00      	nop
  4060c4:	20000010 	.word	0x20000010
  4060c8:	20000854 	.word	0x20000854

004060cc <__retarget_lock_acquire_recursive>:
  4060cc:	4770      	bx	lr
  4060ce:	bf00      	nop

004060d0 <__retarget_lock_release_recursive>:
  4060d0:	4770      	bx	lr
  4060d2:	bf00      	nop

004060d4 <_malloc_r>:
  4060d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4060d8:	f101 060b 	add.w	r6, r1, #11
  4060dc:	2e16      	cmp	r6, #22
  4060de:	b083      	sub	sp, #12
  4060e0:	4605      	mov	r5, r0
  4060e2:	f240 809e 	bls.w	406222 <_malloc_r+0x14e>
  4060e6:	f036 0607 	bics.w	r6, r6, #7
  4060ea:	f100 80bd 	bmi.w	406268 <_malloc_r+0x194>
  4060ee:	42b1      	cmp	r1, r6
  4060f0:	f200 80ba 	bhi.w	406268 <_malloc_r+0x194>
  4060f4:	f000 fbbe 	bl	406874 <__malloc_lock>
  4060f8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4060fc:	f0c0 8293 	bcc.w	406626 <_malloc_r+0x552>
  406100:	0a73      	lsrs	r3, r6, #9
  406102:	f000 80b8 	beq.w	406276 <_malloc_r+0x1a2>
  406106:	2b04      	cmp	r3, #4
  406108:	f200 8179 	bhi.w	4063fe <_malloc_r+0x32a>
  40610c:	09b3      	lsrs	r3, r6, #6
  40610e:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406112:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406116:	00c3      	lsls	r3, r0, #3
  406118:	4fbf      	ldr	r7, [pc, #764]	; (406418 <_malloc_r+0x344>)
  40611a:	443b      	add	r3, r7
  40611c:	f1a3 0108 	sub.w	r1, r3, #8
  406120:	685c      	ldr	r4, [r3, #4]
  406122:	42a1      	cmp	r1, r4
  406124:	d106      	bne.n	406134 <_malloc_r+0x60>
  406126:	e00c      	b.n	406142 <_malloc_r+0x6e>
  406128:	2a00      	cmp	r2, #0
  40612a:	f280 80aa 	bge.w	406282 <_malloc_r+0x1ae>
  40612e:	68e4      	ldr	r4, [r4, #12]
  406130:	42a1      	cmp	r1, r4
  406132:	d006      	beq.n	406142 <_malloc_r+0x6e>
  406134:	6863      	ldr	r3, [r4, #4]
  406136:	f023 0303 	bic.w	r3, r3, #3
  40613a:	1b9a      	subs	r2, r3, r6
  40613c:	2a0f      	cmp	r2, #15
  40613e:	ddf3      	ble.n	406128 <_malloc_r+0x54>
  406140:	4670      	mov	r0, lr
  406142:	693c      	ldr	r4, [r7, #16]
  406144:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40642c <_malloc_r+0x358>
  406148:	4574      	cmp	r4, lr
  40614a:	f000 81ab 	beq.w	4064a4 <_malloc_r+0x3d0>
  40614e:	6863      	ldr	r3, [r4, #4]
  406150:	f023 0303 	bic.w	r3, r3, #3
  406154:	1b9a      	subs	r2, r3, r6
  406156:	2a0f      	cmp	r2, #15
  406158:	f300 8190 	bgt.w	40647c <_malloc_r+0x3a8>
  40615c:	2a00      	cmp	r2, #0
  40615e:	f8c7 e014 	str.w	lr, [r7, #20]
  406162:	f8c7 e010 	str.w	lr, [r7, #16]
  406166:	f280 809d 	bge.w	4062a4 <_malloc_r+0x1d0>
  40616a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40616e:	f080 8161 	bcs.w	406434 <_malloc_r+0x360>
  406172:	08db      	lsrs	r3, r3, #3
  406174:	f103 0c01 	add.w	ip, r3, #1
  406178:	1099      	asrs	r1, r3, #2
  40617a:	687a      	ldr	r2, [r7, #4]
  40617c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406180:	f8c4 8008 	str.w	r8, [r4, #8]
  406184:	2301      	movs	r3, #1
  406186:	408b      	lsls	r3, r1
  406188:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40618c:	4313      	orrs	r3, r2
  40618e:	3908      	subs	r1, #8
  406190:	60e1      	str	r1, [r4, #12]
  406192:	607b      	str	r3, [r7, #4]
  406194:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406198:	f8c8 400c 	str.w	r4, [r8, #12]
  40619c:	1082      	asrs	r2, r0, #2
  40619e:	2401      	movs	r4, #1
  4061a0:	4094      	lsls	r4, r2
  4061a2:	429c      	cmp	r4, r3
  4061a4:	f200 808b 	bhi.w	4062be <_malloc_r+0x1ea>
  4061a8:	421c      	tst	r4, r3
  4061aa:	d106      	bne.n	4061ba <_malloc_r+0xe6>
  4061ac:	f020 0003 	bic.w	r0, r0, #3
  4061b0:	0064      	lsls	r4, r4, #1
  4061b2:	421c      	tst	r4, r3
  4061b4:	f100 0004 	add.w	r0, r0, #4
  4061b8:	d0fa      	beq.n	4061b0 <_malloc_r+0xdc>
  4061ba:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4061be:	46cc      	mov	ip, r9
  4061c0:	4680      	mov	r8, r0
  4061c2:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4061c6:	459c      	cmp	ip, r3
  4061c8:	d107      	bne.n	4061da <_malloc_r+0x106>
  4061ca:	e16d      	b.n	4064a8 <_malloc_r+0x3d4>
  4061cc:	2a00      	cmp	r2, #0
  4061ce:	f280 817b 	bge.w	4064c8 <_malloc_r+0x3f4>
  4061d2:	68db      	ldr	r3, [r3, #12]
  4061d4:	459c      	cmp	ip, r3
  4061d6:	f000 8167 	beq.w	4064a8 <_malloc_r+0x3d4>
  4061da:	6859      	ldr	r1, [r3, #4]
  4061dc:	f021 0103 	bic.w	r1, r1, #3
  4061e0:	1b8a      	subs	r2, r1, r6
  4061e2:	2a0f      	cmp	r2, #15
  4061e4:	ddf2      	ble.n	4061cc <_malloc_r+0xf8>
  4061e6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4061ea:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4061ee:	9300      	str	r3, [sp, #0]
  4061f0:	199c      	adds	r4, r3, r6
  4061f2:	4628      	mov	r0, r5
  4061f4:	f046 0601 	orr.w	r6, r6, #1
  4061f8:	f042 0501 	orr.w	r5, r2, #1
  4061fc:	605e      	str	r6, [r3, #4]
  4061fe:	f8c8 c00c 	str.w	ip, [r8, #12]
  406202:	f8cc 8008 	str.w	r8, [ip, #8]
  406206:	617c      	str	r4, [r7, #20]
  406208:	613c      	str	r4, [r7, #16]
  40620a:	f8c4 e00c 	str.w	lr, [r4, #12]
  40620e:	f8c4 e008 	str.w	lr, [r4, #8]
  406212:	6065      	str	r5, [r4, #4]
  406214:	505a      	str	r2, [r3, r1]
  406216:	f000 fb33 	bl	406880 <__malloc_unlock>
  40621a:	9b00      	ldr	r3, [sp, #0]
  40621c:	f103 0408 	add.w	r4, r3, #8
  406220:	e01e      	b.n	406260 <_malloc_r+0x18c>
  406222:	2910      	cmp	r1, #16
  406224:	d820      	bhi.n	406268 <_malloc_r+0x194>
  406226:	f000 fb25 	bl	406874 <__malloc_lock>
  40622a:	2610      	movs	r6, #16
  40622c:	2318      	movs	r3, #24
  40622e:	2002      	movs	r0, #2
  406230:	4f79      	ldr	r7, [pc, #484]	; (406418 <_malloc_r+0x344>)
  406232:	443b      	add	r3, r7
  406234:	f1a3 0208 	sub.w	r2, r3, #8
  406238:	685c      	ldr	r4, [r3, #4]
  40623a:	4294      	cmp	r4, r2
  40623c:	f000 813d 	beq.w	4064ba <_malloc_r+0x3e6>
  406240:	6863      	ldr	r3, [r4, #4]
  406242:	68e1      	ldr	r1, [r4, #12]
  406244:	68a6      	ldr	r6, [r4, #8]
  406246:	f023 0303 	bic.w	r3, r3, #3
  40624a:	4423      	add	r3, r4
  40624c:	4628      	mov	r0, r5
  40624e:	685a      	ldr	r2, [r3, #4]
  406250:	60f1      	str	r1, [r6, #12]
  406252:	f042 0201 	orr.w	r2, r2, #1
  406256:	608e      	str	r6, [r1, #8]
  406258:	605a      	str	r2, [r3, #4]
  40625a:	f000 fb11 	bl	406880 <__malloc_unlock>
  40625e:	3408      	adds	r4, #8
  406260:	4620      	mov	r0, r4
  406262:	b003      	add	sp, #12
  406264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406268:	2400      	movs	r4, #0
  40626a:	230c      	movs	r3, #12
  40626c:	4620      	mov	r0, r4
  40626e:	602b      	str	r3, [r5, #0]
  406270:	b003      	add	sp, #12
  406272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406276:	2040      	movs	r0, #64	; 0x40
  406278:	f44f 7300 	mov.w	r3, #512	; 0x200
  40627c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406280:	e74a      	b.n	406118 <_malloc_r+0x44>
  406282:	4423      	add	r3, r4
  406284:	68e1      	ldr	r1, [r4, #12]
  406286:	685a      	ldr	r2, [r3, #4]
  406288:	68a6      	ldr	r6, [r4, #8]
  40628a:	f042 0201 	orr.w	r2, r2, #1
  40628e:	60f1      	str	r1, [r6, #12]
  406290:	4628      	mov	r0, r5
  406292:	608e      	str	r6, [r1, #8]
  406294:	605a      	str	r2, [r3, #4]
  406296:	f000 faf3 	bl	406880 <__malloc_unlock>
  40629a:	3408      	adds	r4, #8
  40629c:	4620      	mov	r0, r4
  40629e:	b003      	add	sp, #12
  4062a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062a4:	4423      	add	r3, r4
  4062a6:	4628      	mov	r0, r5
  4062a8:	685a      	ldr	r2, [r3, #4]
  4062aa:	f042 0201 	orr.w	r2, r2, #1
  4062ae:	605a      	str	r2, [r3, #4]
  4062b0:	f000 fae6 	bl	406880 <__malloc_unlock>
  4062b4:	3408      	adds	r4, #8
  4062b6:	4620      	mov	r0, r4
  4062b8:	b003      	add	sp, #12
  4062ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062be:	68bc      	ldr	r4, [r7, #8]
  4062c0:	6863      	ldr	r3, [r4, #4]
  4062c2:	f023 0803 	bic.w	r8, r3, #3
  4062c6:	45b0      	cmp	r8, r6
  4062c8:	d304      	bcc.n	4062d4 <_malloc_r+0x200>
  4062ca:	eba8 0306 	sub.w	r3, r8, r6
  4062ce:	2b0f      	cmp	r3, #15
  4062d0:	f300 8085 	bgt.w	4063de <_malloc_r+0x30a>
  4062d4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406430 <_malloc_r+0x35c>
  4062d8:	4b50      	ldr	r3, [pc, #320]	; (40641c <_malloc_r+0x348>)
  4062da:	f8d9 2000 	ldr.w	r2, [r9]
  4062de:	681b      	ldr	r3, [r3, #0]
  4062e0:	3201      	adds	r2, #1
  4062e2:	4433      	add	r3, r6
  4062e4:	eb04 0a08 	add.w	sl, r4, r8
  4062e8:	f000 8155 	beq.w	406596 <_malloc_r+0x4c2>
  4062ec:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4062f0:	330f      	adds	r3, #15
  4062f2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4062f6:	f02b 0b0f 	bic.w	fp, fp, #15
  4062fa:	4659      	mov	r1, fp
  4062fc:	4628      	mov	r0, r5
  4062fe:	f000 fdbf 	bl	406e80 <_sbrk_r>
  406302:	1c41      	adds	r1, r0, #1
  406304:	4602      	mov	r2, r0
  406306:	f000 80fc 	beq.w	406502 <_malloc_r+0x42e>
  40630a:	4582      	cmp	sl, r0
  40630c:	f200 80f7 	bhi.w	4064fe <_malloc_r+0x42a>
  406310:	4b43      	ldr	r3, [pc, #268]	; (406420 <_malloc_r+0x34c>)
  406312:	6819      	ldr	r1, [r3, #0]
  406314:	4459      	add	r1, fp
  406316:	6019      	str	r1, [r3, #0]
  406318:	f000 814d 	beq.w	4065b6 <_malloc_r+0x4e2>
  40631c:	f8d9 0000 	ldr.w	r0, [r9]
  406320:	3001      	adds	r0, #1
  406322:	bf1b      	ittet	ne
  406324:	eba2 0a0a 	subne.w	sl, r2, sl
  406328:	4451      	addne	r1, sl
  40632a:	f8c9 2000 	streq.w	r2, [r9]
  40632e:	6019      	strne	r1, [r3, #0]
  406330:	f012 0107 	ands.w	r1, r2, #7
  406334:	f000 8115 	beq.w	406562 <_malloc_r+0x48e>
  406338:	f1c1 0008 	rsb	r0, r1, #8
  40633c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406340:	4402      	add	r2, r0
  406342:	3108      	adds	r1, #8
  406344:	eb02 090b 	add.w	r9, r2, fp
  406348:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40634c:	eba1 0909 	sub.w	r9, r1, r9
  406350:	4649      	mov	r1, r9
  406352:	4628      	mov	r0, r5
  406354:	9301      	str	r3, [sp, #4]
  406356:	9200      	str	r2, [sp, #0]
  406358:	f000 fd92 	bl	406e80 <_sbrk_r>
  40635c:	1c43      	adds	r3, r0, #1
  40635e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406362:	f000 8143 	beq.w	4065ec <_malloc_r+0x518>
  406366:	1a80      	subs	r0, r0, r2
  406368:	4448      	add	r0, r9
  40636a:	f040 0001 	orr.w	r0, r0, #1
  40636e:	6819      	ldr	r1, [r3, #0]
  406370:	60ba      	str	r2, [r7, #8]
  406372:	4449      	add	r1, r9
  406374:	42bc      	cmp	r4, r7
  406376:	6050      	str	r0, [r2, #4]
  406378:	6019      	str	r1, [r3, #0]
  40637a:	d017      	beq.n	4063ac <_malloc_r+0x2d8>
  40637c:	f1b8 0f0f 	cmp.w	r8, #15
  406380:	f240 80fb 	bls.w	40657a <_malloc_r+0x4a6>
  406384:	6860      	ldr	r0, [r4, #4]
  406386:	f1a8 020c 	sub.w	r2, r8, #12
  40638a:	f022 0207 	bic.w	r2, r2, #7
  40638e:	eb04 0e02 	add.w	lr, r4, r2
  406392:	f000 0001 	and.w	r0, r0, #1
  406396:	f04f 0c05 	mov.w	ip, #5
  40639a:	4310      	orrs	r0, r2
  40639c:	2a0f      	cmp	r2, #15
  40639e:	6060      	str	r0, [r4, #4]
  4063a0:	f8ce c004 	str.w	ip, [lr, #4]
  4063a4:	f8ce c008 	str.w	ip, [lr, #8]
  4063a8:	f200 8117 	bhi.w	4065da <_malloc_r+0x506>
  4063ac:	4b1d      	ldr	r3, [pc, #116]	; (406424 <_malloc_r+0x350>)
  4063ae:	68bc      	ldr	r4, [r7, #8]
  4063b0:	681a      	ldr	r2, [r3, #0]
  4063b2:	4291      	cmp	r1, r2
  4063b4:	bf88      	it	hi
  4063b6:	6019      	strhi	r1, [r3, #0]
  4063b8:	4b1b      	ldr	r3, [pc, #108]	; (406428 <_malloc_r+0x354>)
  4063ba:	681a      	ldr	r2, [r3, #0]
  4063bc:	4291      	cmp	r1, r2
  4063be:	6862      	ldr	r2, [r4, #4]
  4063c0:	bf88      	it	hi
  4063c2:	6019      	strhi	r1, [r3, #0]
  4063c4:	f022 0203 	bic.w	r2, r2, #3
  4063c8:	4296      	cmp	r6, r2
  4063ca:	eba2 0306 	sub.w	r3, r2, r6
  4063ce:	d801      	bhi.n	4063d4 <_malloc_r+0x300>
  4063d0:	2b0f      	cmp	r3, #15
  4063d2:	dc04      	bgt.n	4063de <_malloc_r+0x30a>
  4063d4:	4628      	mov	r0, r5
  4063d6:	f000 fa53 	bl	406880 <__malloc_unlock>
  4063da:	2400      	movs	r4, #0
  4063dc:	e740      	b.n	406260 <_malloc_r+0x18c>
  4063de:	19a2      	adds	r2, r4, r6
  4063e0:	f043 0301 	orr.w	r3, r3, #1
  4063e4:	f046 0601 	orr.w	r6, r6, #1
  4063e8:	6066      	str	r6, [r4, #4]
  4063ea:	4628      	mov	r0, r5
  4063ec:	60ba      	str	r2, [r7, #8]
  4063ee:	6053      	str	r3, [r2, #4]
  4063f0:	f000 fa46 	bl	406880 <__malloc_unlock>
  4063f4:	3408      	adds	r4, #8
  4063f6:	4620      	mov	r0, r4
  4063f8:	b003      	add	sp, #12
  4063fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063fe:	2b14      	cmp	r3, #20
  406400:	d971      	bls.n	4064e6 <_malloc_r+0x412>
  406402:	2b54      	cmp	r3, #84	; 0x54
  406404:	f200 80a3 	bhi.w	40654e <_malloc_r+0x47a>
  406408:	0b33      	lsrs	r3, r6, #12
  40640a:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40640e:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  406412:	00c3      	lsls	r3, r0, #3
  406414:	e680      	b.n	406118 <_malloc_r+0x44>
  406416:	bf00      	nop
  406418:	20000444 	.word	0x20000444
  40641c:	20000ab0 	.word	0x20000ab0
  406420:	20000a80 	.word	0x20000a80
  406424:	20000aa8 	.word	0x20000aa8
  406428:	20000aac 	.word	0x20000aac
  40642c:	2000044c 	.word	0x2000044c
  406430:	2000084c 	.word	0x2000084c
  406434:	0a5a      	lsrs	r2, r3, #9
  406436:	2a04      	cmp	r2, #4
  406438:	d95b      	bls.n	4064f2 <_malloc_r+0x41e>
  40643a:	2a14      	cmp	r2, #20
  40643c:	f200 80ae 	bhi.w	40659c <_malloc_r+0x4c8>
  406440:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406444:	00c9      	lsls	r1, r1, #3
  406446:	325b      	adds	r2, #91	; 0x5b
  406448:	eb07 0c01 	add.w	ip, r7, r1
  40644c:	5879      	ldr	r1, [r7, r1]
  40644e:	f1ac 0c08 	sub.w	ip, ip, #8
  406452:	458c      	cmp	ip, r1
  406454:	f000 8088 	beq.w	406568 <_malloc_r+0x494>
  406458:	684a      	ldr	r2, [r1, #4]
  40645a:	f022 0203 	bic.w	r2, r2, #3
  40645e:	4293      	cmp	r3, r2
  406460:	d273      	bcs.n	40654a <_malloc_r+0x476>
  406462:	6889      	ldr	r1, [r1, #8]
  406464:	458c      	cmp	ip, r1
  406466:	d1f7      	bne.n	406458 <_malloc_r+0x384>
  406468:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40646c:	687b      	ldr	r3, [r7, #4]
  40646e:	60e2      	str	r2, [r4, #12]
  406470:	f8c4 c008 	str.w	ip, [r4, #8]
  406474:	6094      	str	r4, [r2, #8]
  406476:	f8cc 400c 	str.w	r4, [ip, #12]
  40647a:	e68f      	b.n	40619c <_malloc_r+0xc8>
  40647c:	19a1      	adds	r1, r4, r6
  40647e:	f046 0c01 	orr.w	ip, r6, #1
  406482:	f042 0601 	orr.w	r6, r2, #1
  406486:	f8c4 c004 	str.w	ip, [r4, #4]
  40648a:	4628      	mov	r0, r5
  40648c:	6179      	str	r1, [r7, #20]
  40648e:	6139      	str	r1, [r7, #16]
  406490:	f8c1 e00c 	str.w	lr, [r1, #12]
  406494:	f8c1 e008 	str.w	lr, [r1, #8]
  406498:	604e      	str	r6, [r1, #4]
  40649a:	50e2      	str	r2, [r4, r3]
  40649c:	f000 f9f0 	bl	406880 <__malloc_unlock>
  4064a0:	3408      	adds	r4, #8
  4064a2:	e6dd      	b.n	406260 <_malloc_r+0x18c>
  4064a4:	687b      	ldr	r3, [r7, #4]
  4064a6:	e679      	b.n	40619c <_malloc_r+0xc8>
  4064a8:	f108 0801 	add.w	r8, r8, #1
  4064ac:	f018 0f03 	tst.w	r8, #3
  4064b0:	f10c 0c08 	add.w	ip, ip, #8
  4064b4:	f47f ae85 	bne.w	4061c2 <_malloc_r+0xee>
  4064b8:	e02d      	b.n	406516 <_malloc_r+0x442>
  4064ba:	68dc      	ldr	r4, [r3, #12]
  4064bc:	42a3      	cmp	r3, r4
  4064be:	bf08      	it	eq
  4064c0:	3002      	addeq	r0, #2
  4064c2:	f43f ae3e 	beq.w	406142 <_malloc_r+0x6e>
  4064c6:	e6bb      	b.n	406240 <_malloc_r+0x16c>
  4064c8:	4419      	add	r1, r3
  4064ca:	461c      	mov	r4, r3
  4064cc:	684a      	ldr	r2, [r1, #4]
  4064ce:	68db      	ldr	r3, [r3, #12]
  4064d0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4064d4:	f042 0201 	orr.w	r2, r2, #1
  4064d8:	604a      	str	r2, [r1, #4]
  4064da:	4628      	mov	r0, r5
  4064dc:	60f3      	str	r3, [r6, #12]
  4064de:	609e      	str	r6, [r3, #8]
  4064e0:	f000 f9ce 	bl	406880 <__malloc_unlock>
  4064e4:	e6bc      	b.n	406260 <_malloc_r+0x18c>
  4064e6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4064ea:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4064ee:	00c3      	lsls	r3, r0, #3
  4064f0:	e612      	b.n	406118 <_malloc_r+0x44>
  4064f2:	099a      	lsrs	r2, r3, #6
  4064f4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4064f8:	00c9      	lsls	r1, r1, #3
  4064fa:	3238      	adds	r2, #56	; 0x38
  4064fc:	e7a4      	b.n	406448 <_malloc_r+0x374>
  4064fe:	42bc      	cmp	r4, r7
  406500:	d054      	beq.n	4065ac <_malloc_r+0x4d8>
  406502:	68bc      	ldr	r4, [r7, #8]
  406504:	6862      	ldr	r2, [r4, #4]
  406506:	f022 0203 	bic.w	r2, r2, #3
  40650a:	e75d      	b.n	4063c8 <_malloc_r+0x2f4>
  40650c:	f859 3908 	ldr.w	r3, [r9], #-8
  406510:	4599      	cmp	r9, r3
  406512:	f040 8086 	bne.w	406622 <_malloc_r+0x54e>
  406516:	f010 0f03 	tst.w	r0, #3
  40651a:	f100 30ff 	add.w	r0, r0, #4294967295
  40651e:	d1f5      	bne.n	40650c <_malloc_r+0x438>
  406520:	687b      	ldr	r3, [r7, #4]
  406522:	ea23 0304 	bic.w	r3, r3, r4
  406526:	607b      	str	r3, [r7, #4]
  406528:	0064      	lsls	r4, r4, #1
  40652a:	429c      	cmp	r4, r3
  40652c:	f63f aec7 	bhi.w	4062be <_malloc_r+0x1ea>
  406530:	2c00      	cmp	r4, #0
  406532:	f43f aec4 	beq.w	4062be <_malloc_r+0x1ea>
  406536:	421c      	tst	r4, r3
  406538:	4640      	mov	r0, r8
  40653a:	f47f ae3e 	bne.w	4061ba <_malloc_r+0xe6>
  40653e:	0064      	lsls	r4, r4, #1
  406540:	421c      	tst	r4, r3
  406542:	f100 0004 	add.w	r0, r0, #4
  406546:	d0fa      	beq.n	40653e <_malloc_r+0x46a>
  406548:	e637      	b.n	4061ba <_malloc_r+0xe6>
  40654a:	468c      	mov	ip, r1
  40654c:	e78c      	b.n	406468 <_malloc_r+0x394>
  40654e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406552:	d815      	bhi.n	406580 <_malloc_r+0x4ac>
  406554:	0bf3      	lsrs	r3, r6, #15
  406556:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40655a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40655e:	00c3      	lsls	r3, r0, #3
  406560:	e5da      	b.n	406118 <_malloc_r+0x44>
  406562:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406566:	e6ed      	b.n	406344 <_malloc_r+0x270>
  406568:	687b      	ldr	r3, [r7, #4]
  40656a:	1092      	asrs	r2, r2, #2
  40656c:	2101      	movs	r1, #1
  40656e:	fa01 f202 	lsl.w	r2, r1, r2
  406572:	4313      	orrs	r3, r2
  406574:	607b      	str	r3, [r7, #4]
  406576:	4662      	mov	r2, ip
  406578:	e779      	b.n	40646e <_malloc_r+0x39a>
  40657a:	2301      	movs	r3, #1
  40657c:	6053      	str	r3, [r2, #4]
  40657e:	e729      	b.n	4063d4 <_malloc_r+0x300>
  406580:	f240 5254 	movw	r2, #1364	; 0x554
  406584:	4293      	cmp	r3, r2
  406586:	d822      	bhi.n	4065ce <_malloc_r+0x4fa>
  406588:	0cb3      	lsrs	r3, r6, #18
  40658a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40658e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406592:	00c3      	lsls	r3, r0, #3
  406594:	e5c0      	b.n	406118 <_malloc_r+0x44>
  406596:	f103 0b10 	add.w	fp, r3, #16
  40659a:	e6ae      	b.n	4062fa <_malloc_r+0x226>
  40659c:	2a54      	cmp	r2, #84	; 0x54
  40659e:	d829      	bhi.n	4065f4 <_malloc_r+0x520>
  4065a0:	0b1a      	lsrs	r2, r3, #12
  4065a2:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4065a6:	00c9      	lsls	r1, r1, #3
  4065a8:	326e      	adds	r2, #110	; 0x6e
  4065aa:	e74d      	b.n	406448 <_malloc_r+0x374>
  4065ac:	4b20      	ldr	r3, [pc, #128]	; (406630 <_malloc_r+0x55c>)
  4065ae:	6819      	ldr	r1, [r3, #0]
  4065b0:	4459      	add	r1, fp
  4065b2:	6019      	str	r1, [r3, #0]
  4065b4:	e6b2      	b.n	40631c <_malloc_r+0x248>
  4065b6:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4065ba:	2800      	cmp	r0, #0
  4065bc:	f47f aeae 	bne.w	40631c <_malloc_r+0x248>
  4065c0:	eb08 030b 	add.w	r3, r8, fp
  4065c4:	68ba      	ldr	r2, [r7, #8]
  4065c6:	f043 0301 	orr.w	r3, r3, #1
  4065ca:	6053      	str	r3, [r2, #4]
  4065cc:	e6ee      	b.n	4063ac <_malloc_r+0x2d8>
  4065ce:	207f      	movs	r0, #127	; 0x7f
  4065d0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4065d4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4065d8:	e59e      	b.n	406118 <_malloc_r+0x44>
  4065da:	f104 0108 	add.w	r1, r4, #8
  4065de:	4628      	mov	r0, r5
  4065e0:	9300      	str	r3, [sp, #0]
  4065e2:	f000 febb 	bl	40735c <_free_r>
  4065e6:	9b00      	ldr	r3, [sp, #0]
  4065e8:	6819      	ldr	r1, [r3, #0]
  4065ea:	e6df      	b.n	4063ac <_malloc_r+0x2d8>
  4065ec:	2001      	movs	r0, #1
  4065ee:	f04f 0900 	mov.w	r9, #0
  4065f2:	e6bc      	b.n	40636e <_malloc_r+0x29a>
  4065f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4065f8:	d805      	bhi.n	406606 <_malloc_r+0x532>
  4065fa:	0bda      	lsrs	r2, r3, #15
  4065fc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406600:	00c9      	lsls	r1, r1, #3
  406602:	3277      	adds	r2, #119	; 0x77
  406604:	e720      	b.n	406448 <_malloc_r+0x374>
  406606:	f240 5154 	movw	r1, #1364	; 0x554
  40660a:	428a      	cmp	r2, r1
  40660c:	d805      	bhi.n	40661a <_malloc_r+0x546>
  40660e:	0c9a      	lsrs	r2, r3, #18
  406610:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406614:	00c9      	lsls	r1, r1, #3
  406616:	327c      	adds	r2, #124	; 0x7c
  406618:	e716      	b.n	406448 <_malloc_r+0x374>
  40661a:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40661e:	227e      	movs	r2, #126	; 0x7e
  406620:	e712      	b.n	406448 <_malloc_r+0x374>
  406622:	687b      	ldr	r3, [r7, #4]
  406624:	e780      	b.n	406528 <_malloc_r+0x454>
  406626:	08f0      	lsrs	r0, r6, #3
  406628:	f106 0308 	add.w	r3, r6, #8
  40662c:	e600      	b.n	406230 <_malloc_r+0x15c>
  40662e:	bf00      	nop
  406630:	20000a80 	.word	0x20000a80
	...

00406640 <memchr>:
  406640:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406644:	2a10      	cmp	r2, #16
  406646:	db2b      	blt.n	4066a0 <memchr+0x60>
  406648:	f010 0f07 	tst.w	r0, #7
  40664c:	d008      	beq.n	406660 <memchr+0x20>
  40664e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406652:	3a01      	subs	r2, #1
  406654:	428b      	cmp	r3, r1
  406656:	d02d      	beq.n	4066b4 <memchr+0x74>
  406658:	f010 0f07 	tst.w	r0, #7
  40665c:	b342      	cbz	r2, 4066b0 <memchr+0x70>
  40665e:	d1f6      	bne.n	40664e <memchr+0xe>
  406660:	b4f0      	push	{r4, r5, r6, r7}
  406662:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406666:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40666a:	f022 0407 	bic.w	r4, r2, #7
  40666e:	f07f 0700 	mvns.w	r7, #0
  406672:	2300      	movs	r3, #0
  406674:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406678:	3c08      	subs	r4, #8
  40667a:	ea85 0501 	eor.w	r5, r5, r1
  40667e:	ea86 0601 	eor.w	r6, r6, r1
  406682:	fa85 f547 	uadd8	r5, r5, r7
  406686:	faa3 f587 	sel	r5, r3, r7
  40668a:	fa86 f647 	uadd8	r6, r6, r7
  40668e:	faa5 f687 	sel	r6, r5, r7
  406692:	b98e      	cbnz	r6, 4066b8 <memchr+0x78>
  406694:	d1ee      	bne.n	406674 <memchr+0x34>
  406696:	bcf0      	pop	{r4, r5, r6, r7}
  406698:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40669c:	f002 0207 	and.w	r2, r2, #7
  4066a0:	b132      	cbz	r2, 4066b0 <memchr+0x70>
  4066a2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4066a6:	3a01      	subs	r2, #1
  4066a8:	ea83 0301 	eor.w	r3, r3, r1
  4066ac:	b113      	cbz	r3, 4066b4 <memchr+0x74>
  4066ae:	d1f8      	bne.n	4066a2 <memchr+0x62>
  4066b0:	2000      	movs	r0, #0
  4066b2:	4770      	bx	lr
  4066b4:	3801      	subs	r0, #1
  4066b6:	4770      	bx	lr
  4066b8:	2d00      	cmp	r5, #0
  4066ba:	bf06      	itte	eq
  4066bc:	4635      	moveq	r5, r6
  4066be:	3803      	subeq	r0, #3
  4066c0:	3807      	subne	r0, #7
  4066c2:	f015 0f01 	tst.w	r5, #1
  4066c6:	d107      	bne.n	4066d8 <memchr+0x98>
  4066c8:	3001      	adds	r0, #1
  4066ca:	f415 7f80 	tst.w	r5, #256	; 0x100
  4066ce:	bf02      	ittt	eq
  4066d0:	3001      	addeq	r0, #1
  4066d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4066d6:	3001      	addeq	r0, #1
  4066d8:	bcf0      	pop	{r4, r5, r6, r7}
  4066da:	3801      	subs	r0, #1
  4066dc:	4770      	bx	lr
  4066de:	bf00      	nop

004066e0 <memcmp>:
  4066e0:	2a03      	cmp	r2, #3
  4066e2:	b470      	push	{r4, r5, r6}
  4066e4:	d922      	bls.n	40672c <memcmp+0x4c>
  4066e6:	ea40 0301 	orr.w	r3, r0, r1
  4066ea:	079b      	lsls	r3, r3, #30
  4066ec:	d011      	beq.n	406712 <memcmp+0x32>
  4066ee:	7803      	ldrb	r3, [r0, #0]
  4066f0:	780c      	ldrb	r4, [r1, #0]
  4066f2:	42a3      	cmp	r3, r4
  4066f4:	d11d      	bne.n	406732 <memcmp+0x52>
  4066f6:	440a      	add	r2, r1
  4066f8:	3101      	adds	r1, #1
  4066fa:	e005      	b.n	406708 <memcmp+0x28>
  4066fc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406700:	f811 4b01 	ldrb.w	r4, [r1], #1
  406704:	42a3      	cmp	r3, r4
  406706:	d114      	bne.n	406732 <memcmp+0x52>
  406708:	4291      	cmp	r1, r2
  40670a:	d1f7      	bne.n	4066fc <memcmp+0x1c>
  40670c:	2000      	movs	r0, #0
  40670e:	bc70      	pop	{r4, r5, r6}
  406710:	4770      	bx	lr
  406712:	680d      	ldr	r5, [r1, #0]
  406714:	6806      	ldr	r6, [r0, #0]
  406716:	42ae      	cmp	r6, r5
  406718:	460c      	mov	r4, r1
  40671a:	4603      	mov	r3, r0
  40671c:	f101 0104 	add.w	r1, r1, #4
  406720:	f100 0004 	add.w	r0, r0, #4
  406724:	d108      	bne.n	406738 <memcmp+0x58>
  406726:	3a04      	subs	r2, #4
  406728:	2a03      	cmp	r2, #3
  40672a:	d8f2      	bhi.n	406712 <memcmp+0x32>
  40672c:	2a00      	cmp	r2, #0
  40672e:	d1de      	bne.n	4066ee <memcmp+0xe>
  406730:	e7ec      	b.n	40670c <memcmp+0x2c>
  406732:	1b18      	subs	r0, r3, r4
  406734:	bc70      	pop	{r4, r5, r6}
  406736:	4770      	bx	lr
  406738:	4621      	mov	r1, r4
  40673a:	4618      	mov	r0, r3
  40673c:	e7d7      	b.n	4066ee <memcmp+0xe>
  40673e:	bf00      	nop

00406740 <memcpy>:
  406740:	4684      	mov	ip, r0
  406742:	ea41 0300 	orr.w	r3, r1, r0
  406746:	f013 0303 	ands.w	r3, r3, #3
  40674a:	d16d      	bne.n	406828 <memcpy+0xe8>
  40674c:	3a40      	subs	r2, #64	; 0x40
  40674e:	d341      	bcc.n	4067d4 <memcpy+0x94>
  406750:	f851 3b04 	ldr.w	r3, [r1], #4
  406754:	f840 3b04 	str.w	r3, [r0], #4
  406758:	f851 3b04 	ldr.w	r3, [r1], #4
  40675c:	f840 3b04 	str.w	r3, [r0], #4
  406760:	f851 3b04 	ldr.w	r3, [r1], #4
  406764:	f840 3b04 	str.w	r3, [r0], #4
  406768:	f851 3b04 	ldr.w	r3, [r1], #4
  40676c:	f840 3b04 	str.w	r3, [r0], #4
  406770:	f851 3b04 	ldr.w	r3, [r1], #4
  406774:	f840 3b04 	str.w	r3, [r0], #4
  406778:	f851 3b04 	ldr.w	r3, [r1], #4
  40677c:	f840 3b04 	str.w	r3, [r0], #4
  406780:	f851 3b04 	ldr.w	r3, [r1], #4
  406784:	f840 3b04 	str.w	r3, [r0], #4
  406788:	f851 3b04 	ldr.w	r3, [r1], #4
  40678c:	f840 3b04 	str.w	r3, [r0], #4
  406790:	f851 3b04 	ldr.w	r3, [r1], #4
  406794:	f840 3b04 	str.w	r3, [r0], #4
  406798:	f851 3b04 	ldr.w	r3, [r1], #4
  40679c:	f840 3b04 	str.w	r3, [r0], #4
  4067a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067a4:	f840 3b04 	str.w	r3, [r0], #4
  4067a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ac:	f840 3b04 	str.w	r3, [r0], #4
  4067b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067b4:	f840 3b04 	str.w	r3, [r0], #4
  4067b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067bc:	f840 3b04 	str.w	r3, [r0], #4
  4067c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067c4:	f840 3b04 	str.w	r3, [r0], #4
  4067c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067cc:	f840 3b04 	str.w	r3, [r0], #4
  4067d0:	3a40      	subs	r2, #64	; 0x40
  4067d2:	d2bd      	bcs.n	406750 <memcpy+0x10>
  4067d4:	3230      	adds	r2, #48	; 0x30
  4067d6:	d311      	bcc.n	4067fc <memcpy+0xbc>
  4067d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067dc:	f840 3b04 	str.w	r3, [r0], #4
  4067e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067e4:	f840 3b04 	str.w	r3, [r0], #4
  4067e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ec:	f840 3b04 	str.w	r3, [r0], #4
  4067f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067f4:	f840 3b04 	str.w	r3, [r0], #4
  4067f8:	3a10      	subs	r2, #16
  4067fa:	d2ed      	bcs.n	4067d8 <memcpy+0x98>
  4067fc:	320c      	adds	r2, #12
  4067fe:	d305      	bcc.n	40680c <memcpy+0xcc>
  406800:	f851 3b04 	ldr.w	r3, [r1], #4
  406804:	f840 3b04 	str.w	r3, [r0], #4
  406808:	3a04      	subs	r2, #4
  40680a:	d2f9      	bcs.n	406800 <memcpy+0xc0>
  40680c:	3204      	adds	r2, #4
  40680e:	d008      	beq.n	406822 <memcpy+0xe2>
  406810:	07d2      	lsls	r2, r2, #31
  406812:	bf1c      	itt	ne
  406814:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406818:	f800 3b01 	strbne.w	r3, [r0], #1
  40681c:	d301      	bcc.n	406822 <memcpy+0xe2>
  40681e:	880b      	ldrh	r3, [r1, #0]
  406820:	8003      	strh	r3, [r0, #0]
  406822:	4660      	mov	r0, ip
  406824:	4770      	bx	lr
  406826:	bf00      	nop
  406828:	2a08      	cmp	r2, #8
  40682a:	d313      	bcc.n	406854 <memcpy+0x114>
  40682c:	078b      	lsls	r3, r1, #30
  40682e:	d08d      	beq.n	40674c <memcpy+0xc>
  406830:	f010 0303 	ands.w	r3, r0, #3
  406834:	d08a      	beq.n	40674c <memcpy+0xc>
  406836:	f1c3 0304 	rsb	r3, r3, #4
  40683a:	1ad2      	subs	r2, r2, r3
  40683c:	07db      	lsls	r3, r3, #31
  40683e:	bf1c      	itt	ne
  406840:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406844:	f800 3b01 	strbne.w	r3, [r0], #1
  406848:	d380      	bcc.n	40674c <memcpy+0xc>
  40684a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40684e:	f820 3b02 	strh.w	r3, [r0], #2
  406852:	e77b      	b.n	40674c <memcpy+0xc>
  406854:	3a04      	subs	r2, #4
  406856:	d3d9      	bcc.n	40680c <memcpy+0xcc>
  406858:	3a01      	subs	r2, #1
  40685a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40685e:	f800 3b01 	strb.w	r3, [r0], #1
  406862:	d2f9      	bcs.n	406858 <memcpy+0x118>
  406864:	780b      	ldrb	r3, [r1, #0]
  406866:	7003      	strb	r3, [r0, #0]
  406868:	784b      	ldrb	r3, [r1, #1]
  40686a:	7043      	strb	r3, [r0, #1]
  40686c:	788b      	ldrb	r3, [r1, #2]
  40686e:	7083      	strb	r3, [r0, #2]
  406870:	4660      	mov	r0, ip
  406872:	4770      	bx	lr

00406874 <__malloc_lock>:
  406874:	4801      	ldr	r0, [pc, #4]	; (40687c <__malloc_lock+0x8>)
  406876:	f7ff bc29 	b.w	4060cc <__retarget_lock_acquire_recursive>
  40687a:	bf00      	nop
  40687c:	2001955c 	.word	0x2001955c

00406880 <__malloc_unlock>:
  406880:	4801      	ldr	r0, [pc, #4]	; (406888 <__malloc_unlock+0x8>)
  406882:	f7ff bc25 	b.w	4060d0 <__retarget_lock_release_recursive>
  406886:	bf00      	nop
  406888:	2001955c 	.word	0x2001955c

0040688c <_Balloc>:
  40688c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40688e:	b570      	push	{r4, r5, r6, lr}
  406890:	4605      	mov	r5, r0
  406892:	460c      	mov	r4, r1
  406894:	b14b      	cbz	r3, 4068aa <_Balloc+0x1e>
  406896:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40689a:	b180      	cbz	r0, 4068be <_Balloc+0x32>
  40689c:	6802      	ldr	r2, [r0, #0]
  40689e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4068a2:	2300      	movs	r3, #0
  4068a4:	6103      	str	r3, [r0, #16]
  4068a6:	60c3      	str	r3, [r0, #12]
  4068a8:	bd70      	pop	{r4, r5, r6, pc}
  4068aa:	2221      	movs	r2, #33	; 0x21
  4068ac:	2104      	movs	r1, #4
  4068ae:	f000 fcd5 	bl	40725c <_calloc_r>
  4068b2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4068b4:	4603      	mov	r3, r0
  4068b6:	2800      	cmp	r0, #0
  4068b8:	d1ed      	bne.n	406896 <_Balloc+0xa>
  4068ba:	2000      	movs	r0, #0
  4068bc:	bd70      	pop	{r4, r5, r6, pc}
  4068be:	2101      	movs	r1, #1
  4068c0:	fa01 f604 	lsl.w	r6, r1, r4
  4068c4:	1d72      	adds	r2, r6, #5
  4068c6:	4628      	mov	r0, r5
  4068c8:	0092      	lsls	r2, r2, #2
  4068ca:	f000 fcc7 	bl	40725c <_calloc_r>
  4068ce:	2800      	cmp	r0, #0
  4068d0:	d0f3      	beq.n	4068ba <_Balloc+0x2e>
  4068d2:	6044      	str	r4, [r0, #4]
  4068d4:	6086      	str	r6, [r0, #8]
  4068d6:	e7e4      	b.n	4068a2 <_Balloc+0x16>

004068d8 <_Bfree>:
  4068d8:	b131      	cbz	r1, 4068e8 <_Bfree+0x10>
  4068da:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4068dc:	684a      	ldr	r2, [r1, #4]
  4068de:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4068e2:	6008      	str	r0, [r1, #0]
  4068e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4068e8:	4770      	bx	lr
  4068ea:	bf00      	nop

004068ec <__multadd>:
  4068ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4068ee:	690c      	ldr	r4, [r1, #16]
  4068f0:	b083      	sub	sp, #12
  4068f2:	460d      	mov	r5, r1
  4068f4:	4606      	mov	r6, r0
  4068f6:	f101 0e14 	add.w	lr, r1, #20
  4068fa:	2700      	movs	r7, #0
  4068fc:	f8de 0000 	ldr.w	r0, [lr]
  406900:	b281      	uxth	r1, r0
  406902:	fb02 3301 	mla	r3, r2, r1, r3
  406906:	0c01      	lsrs	r1, r0, #16
  406908:	0c18      	lsrs	r0, r3, #16
  40690a:	fb02 0101 	mla	r1, r2, r1, r0
  40690e:	b29b      	uxth	r3, r3
  406910:	3701      	adds	r7, #1
  406912:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406916:	42bc      	cmp	r4, r7
  406918:	f84e 3b04 	str.w	r3, [lr], #4
  40691c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406920:	dcec      	bgt.n	4068fc <__multadd+0x10>
  406922:	b13b      	cbz	r3, 406934 <__multadd+0x48>
  406924:	68aa      	ldr	r2, [r5, #8]
  406926:	4294      	cmp	r4, r2
  406928:	da07      	bge.n	40693a <__multadd+0x4e>
  40692a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40692e:	3401      	adds	r4, #1
  406930:	6153      	str	r3, [r2, #20]
  406932:	612c      	str	r4, [r5, #16]
  406934:	4628      	mov	r0, r5
  406936:	b003      	add	sp, #12
  406938:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40693a:	6869      	ldr	r1, [r5, #4]
  40693c:	9301      	str	r3, [sp, #4]
  40693e:	3101      	adds	r1, #1
  406940:	4630      	mov	r0, r6
  406942:	f7ff ffa3 	bl	40688c <_Balloc>
  406946:	692a      	ldr	r2, [r5, #16]
  406948:	3202      	adds	r2, #2
  40694a:	f105 010c 	add.w	r1, r5, #12
  40694e:	4607      	mov	r7, r0
  406950:	0092      	lsls	r2, r2, #2
  406952:	300c      	adds	r0, #12
  406954:	f7ff fef4 	bl	406740 <memcpy>
  406958:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40695a:	6869      	ldr	r1, [r5, #4]
  40695c:	9b01      	ldr	r3, [sp, #4]
  40695e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406962:	6028      	str	r0, [r5, #0]
  406964:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406968:	463d      	mov	r5, r7
  40696a:	e7de      	b.n	40692a <__multadd+0x3e>

0040696c <__hi0bits>:
  40696c:	0c02      	lsrs	r2, r0, #16
  40696e:	0412      	lsls	r2, r2, #16
  406970:	4603      	mov	r3, r0
  406972:	b9b2      	cbnz	r2, 4069a2 <__hi0bits+0x36>
  406974:	0403      	lsls	r3, r0, #16
  406976:	2010      	movs	r0, #16
  406978:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40697c:	bf04      	itt	eq
  40697e:	021b      	lsleq	r3, r3, #8
  406980:	3008      	addeq	r0, #8
  406982:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406986:	bf04      	itt	eq
  406988:	011b      	lsleq	r3, r3, #4
  40698a:	3004      	addeq	r0, #4
  40698c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406990:	bf04      	itt	eq
  406992:	009b      	lsleq	r3, r3, #2
  406994:	3002      	addeq	r0, #2
  406996:	2b00      	cmp	r3, #0
  406998:	db02      	blt.n	4069a0 <__hi0bits+0x34>
  40699a:	005b      	lsls	r3, r3, #1
  40699c:	d403      	bmi.n	4069a6 <__hi0bits+0x3a>
  40699e:	2020      	movs	r0, #32
  4069a0:	4770      	bx	lr
  4069a2:	2000      	movs	r0, #0
  4069a4:	e7e8      	b.n	406978 <__hi0bits+0xc>
  4069a6:	3001      	adds	r0, #1
  4069a8:	4770      	bx	lr
  4069aa:	bf00      	nop

004069ac <__lo0bits>:
  4069ac:	6803      	ldr	r3, [r0, #0]
  4069ae:	f013 0207 	ands.w	r2, r3, #7
  4069b2:	4601      	mov	r1, r0
  4069b4:	d007      	beq.n	4069c6 <__lo0bits+0x1a>
  4069b6:	07da      	lsls	r2, r3, #31
  4069b8:	d421      	bmi.n	4069fe <__lo0bits+0x52>
  4069ba:	0798      	lsls	r0, r3, #30
  4069bc:	d421      	bmi.n	406a02 <__lo0bits+0x56>
  4069be:	089b      	lsrs	r3, r3, #2
  4069c0:	600b      	str	r3, [r1, #0]
  4069c2:	2002      	movs	r0, #2
  4069c4:	4770      	bx	lr
  4069c6:	b298      	uxth	r0, r3
  4069c8:	b198      	cbz	r0, 4069f2 <__lo0bits+0x46>
  4069ca:	4610      	mov	r0, r2
  4069cc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4069d0:	bf04      	itt	eq
  4069d2:	0a1b      	lsreq	r3, r3, #8
  4069d4:	3008      	addeq	r0, #8
  4069d6:	071a      	lsls	r2, r3, #28
  4069d8:	bf04      	itt	eq
  4069da:	091b      	lsreq	r3, r3, #4
  4069dc:	3004      	addeq	r0, #4
  4069de:	079a      	lsls	r2, r3, #30
  4069e0:	bf04      	itt	eq
  4069e2:	089b      	lsreq	r3, r3, #2
  4069e4:	3002      	addeq	r0, #2
  4069e6:	07da      	lsls	r2, r3, #31
  4069e8:	d407      	bmi.n	4069fa <__lo0bits+0x4e>
  4069ea:	085b      	lsrs	r3, r3, #1
  4069ec:	d104      	bne.n	4069f8 <__lo0bits+0x4c>
  4069ee:	2020      	movs	r0, #32
  4069f0:	4770      	bx	lr
  4069f2:	0c1b      	lsrs	r3, r3, #16
  4069f4:	2010      	movs	r0, #16
  4069f6:	e7e9      	b.n	4069cc <__lo0bits+0x20>
  4069f8:	3001      	adds	r0, #1
  4069fa:	600b      	str	r3, [r1, #0]
  4069fc:	4770      	bx	lr
  4069fe:	2000      	movs	r0, #0
  406a00:	4770      	bx	lr
  406a02:	085b      	lsrs	r3, r3, #1
  406a04:	600b      	str	r3, [r1, #0]
  406a06:	2001      	movs	r0, #1
  406a08:	4770      	bx	lr
  406a0a:	bf00      	nop

00406a0c <__i2b>:
  406a0c:	b510      	push	{r4, lr}
  406a0e:	460c      	mov	r4, r1
  406a10:	2101      	movs	r1, #1
  406a12:	f7ff ff3b 	bl	40688c <_Balloc>
  406a16:	2201      	movs	r2, #1
  406a18:	6144      	str	r4, [r0, #20]
  406a1a:	6102      	str	r2, [r0, #16]
  406a1c:	bd10      	pop	{r4, pc}
  406a1e:	bf00      	nop

00406a20 <__multiply>:
  406a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a24:	690c      	ldr	r4, [r1, #16]
  406a26:	6915      	ldr	r5, [r2, #16]
  406a28:	42ac      	cmp	r4, r5
  406a2a:	b083      	sub	sp, #12
  406a2c:	468b      	mov	fp, r1
  406a2e:	4616      	mov	r6, r2
  406a30:	da04      	bge.n	406a3c <__multiply+0x1c>
  406a32:	4622      	mov	r2, r4
  406a34:	46b3      	mov	fp, r6
  406a36:	462c      	mov	r4, r5
  406a38:	460e      	mov	r6, r1
  406a3a:	4615      	mov	r5, r2
  406a3c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406a40:	f8db 1004 	ldr.w	r1, [fp, #4]
  406a44:	eb04 0805 	add.w	r8, r4, r5
  406a48:	4598      	cmp	r8, r3
  406a4a:	bfc8      	it	gt
  406a4c:	3101      	addgt	r1, #1
  406a4e:	f7ff ff1d 	bl	40688c <_Balloc>
  406a52:	f100 0914 	add.w	r9, r0, #20
  406a56:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406a5a:	45d1      	cmp	r9, sl
  406a5c:	9000      	str	r0, [sp, #0]
  406a5e:	d205      	bcs.n	406a6c <__multiply+0x4c>
  406a60:	464b      	mov	r3, r9
  406a62:	2100      	movs	r1, #0
  406a64:	f843 1b04 	str.w	r1, [r3], #4
  406a68:	459a      	cmp	sl, r3
  406a6a:	d8fb      	bhi.n	406a64 <__multiply+0x44>
  406a6c:	f106 0c14 	add.w	ip, r6, #20
  406a70:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406a74:	f10b 0b14 	add.w	fp, fp, #20
  406a78:	459c      	cmp	ip, r3
  406a7a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406a7e:	d24c      	bcs.n	406b1a <__multiply+0xfa>
  406a80:	f8cd a004 	str.w	sl, [sp, #4]
  406a84:	469a      	mov	sl, r3
  406a86:	f8dc 5000 	ldr.w	r5, [ip]
  406a8a:	b2af      	uxth	r7, r5
  406a8c:	b1ef      	cbz	r7, 406aca <__multiply+0xaa>
  406a8e:	2100      	movs	r1, #0
  406a90:	464d      	mov	r5, r9
  406a92:	465e      	mov	r6, fp
  406a94:	460c      	mov	r4, r1
  406a96:	f856 2b04 	ldr.w	r2, [r6], #4
  406a9a:	6828      	ldr	r0, [r5, #0]
  406a9c:	b293      	uxth	r3, r2
  406a9e:	b281      	uxth	r1, r0
  406aa0:	fb07 1303 	mla	r3, r7, r3, r1
  406aa4:	0c12      	lsrs	r2, r2, #16
  406aa6:	0c01      	lsrs	r1, r0, #16
  406aa8:	4423      	add	r3, r4
  406aaa:	fb07 1102 	mla	r1, r7, r2, r1
  406aae:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406ab2:	b29b      	uxth	r3, r3
  406ab4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ab8:	45b6      	cmp	lr, r6
  406aba:	f845 3b04 	str.w	r3, [r5], #4
  406abe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406ac2:	d8e8      	bhi.n	406a96 <__multiply+0x76>
  406ac4:	602c      	str	r4, [r5, #0]
  406ac6:	f8dc 5000 	ldr.w	r5, [ip]
  406aca:	0c2d      	lsrs	r5, r5, #16
  406acc:	d01d      	beq.n	406b0a <__multiply+0xea>
  406ace:	f8d9 3000 	ldr.w	r3, [r9]
  406ad2:	4648      	mov	r0, r9
  406ad4:	461c      	mov	r4, r3
  406ad6:	4659      	mov	r1, fp
  406ad8:	2200      	movs	r2, #0
  406ada:	880e      	ldrh	r6, [r1, #0]
  406adc:	0c24      	lsrs	r4, r4, #16
  406ade:	fb05 4406 	mla	r4, r5, r6, r4
  406ae2:	4422      	add	r2, r4
  406ae4:	b29b      	uxth	r3, r3
  406ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406aea:	f840 3b04 	str.w	r3, [r0], #4
  406aee:	f851 3b04 	ldr.w	r3, [r1], #4
  406af2:	6804      	ldr	r4, [r0, #0]
  406af4:	0c1b      	lsrs	r3, r3, #16
  406af6:	b2a6      	uxth	r6, r4
  406af8:	fb05 6303 	mla	r3, r5, r3, r6
  406afc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406b00:	458e      	cmp	lr, r1
  406b02:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406b06:	d8e8      	bhi.n	406ada <__multiply+0xba>
  406b08:	6003      	str	r3, [r0, #0]
  406b0a:	f10c 0c04 	add.w	ip, ip, #4
  406b0e:	45e2      	cmp	sl, ip
  406b10:	f109 0904 	add.w	r9, r9, #4
  406b14:	d8b7      	bhi.n	406a86 <__multiply+0x66>
  406b16:	f8dd a004 	ldr.w	sl, [sp, #4]
  406b1a:	f1b8 0f00 	cmp.w	r8, #0
  406b1e:	dd0b      	ble.n	406b38 <__multiply+0x118>
  406b20:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406b24:	f1aa 0a04 	sub.w	sl, sl, #4
  406b28:	b11b      	cbz	r3, 406b32 <__multiply+0x112>
  406b2a:	e005      	b.n	406b38 <__multiply+0x118>
  406b2c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406b30:	b913      	cbnz	r3, 406b38 <__multiply+0x118>
  406b32:	f1b8 0801 	subs.w	r8, r8, #1
  406b36:	d1f9      	bne.n	406b2c <__multiply+0x10c>
  406b38:	9800      	ldr	r0, [sp, #0]
  406b3a:	f8c0 8010 	str.w	r8, [r0, #16]
  406b3e:	b003      	add	sp, #12
  406b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406b44 <__pow5mult>:
  406b44:	f012 0303 	ands.w	r3, r2, #3
  406b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b4c:	4614      	mov	r4, r2
  406b4e:	4607      	mov	r7, r0
  406b50:	d12e      	bne.n	406bb0 <__pow5mult+0x6c>
  406b52:	460d      	mov	r5, r1
  406b54:	10a4      	asrs	r4, r4, #2
  406b56:	d01c      	beq.n	406b92 <__pow5mult+0x4e>
  406b58:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406b5a:	b396      	cbz	r6, 406bc2 <__pow5mult+0x7e>
  406b5c:	07e3      	lsls	r3, r4, #31
  406b5e:	f04f 0800 	mov.w	r8, #0
  406b62:	d406      	bmi.n	406b72 <__pow5mult+0x2e>
  406b64:	1064      	asrs	r4, r4, #1
  406b66:	d014      	beq.n	406b92 <__pow5mult+0x4e>
  406b68:	6830      	ldr	r0, [r6, #0]
  406b6a:	b1a8      	cbz	r0, 406b98 <__pow5mult+0x54>
  406b6c:	4606      	mov	r6, r0
  406b6e:	07e3      	lsls	r3, r4, #31
  406b70:	d5f8      	bpl.n	406b64 <__pow5mult+0x20>
  406b72:	4632      	mov	r2, r6
  406b74:	4629      	mov	r1, r5
  406b76:	4638      	mov	r0, r7
  406b78:	f7ff ff52 	bl	406a20 <__multiply>
  406b7c:	b1b5      	cbz	r5, 406bac <__pow5mult+0x68>
  406b7e:	686a      	ldr	r2, [r5, #4]
  406b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406b82:	1064      	asrs	r4, r4, #1
  406b84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406b88:	6029      	str	r1, [r5, #0]
  406b8a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406b8e:	4605      	mov	r5, r0
  406b90:	d1ea      	bne.n	406b68 <__pow5mult+0x24>
  406b92:	4628      	mov	r0, r5
  406b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b98:	4632      	mov	r2, r6
  406b9a:	4631      	mov	r1, r6
  406b9c:	4638      	mov	r0, r7
  406b9e:	f7ff ff3f 	bl	406a20 <__multiply>
  406ba2:	6030      	str	r0, [r6, #0]
  406ba4:	f8c0 8000 	str.w	r8, [r0]
  406ba8:	4606      	mov	r6, r0
  406baa:	e7e0      	b.n	406b6e <__pow5mult+0x2a>
  406bac:	4605      	mov	r5, r0
  406bae:	e7d9      	b.n	406b64 <__pow5mult+0x20>
  406bb0:	1e5a      	subs	r2, r3, #1
  406bb2:	4d0b      	ldr	r5, [pc, #44]	; (406be0 <__pow5mult+0x9c>)
  406bb4:	2300      	movs	r3, #0
  406bb6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406bba:	f7ff fe97 	bl	4068ec <__multadd>
  406bbe:	4605      	mov	r5, r0
  406bc0:	e7c8      	b.n	406b54 <__pow5mult+0x10>
  406bc2:	2101      	movs	r1, #1
  406bc4:	4638      	mov	r0, r7
  406bc6:	f7ff fe61 	bl	40688c <_Balloc>
  406bca:	f240 2171 	movw	r1, #625	; 0x271
  406bce:	2201      	movs	r2, #1
  406bd0:	2300      	movs	r3, #0
  406bd2:	6141      	str	r1, [r0, #20]
  406bd4:	6102      	str	r2, [r0, #16]
  406bd6:	4606      	mov	r6, r0
  406bd8:	64b8      	str	r0, [r7, #72]	; 0x48
  406bda:	6003      	str	r3, [r0, #0]
  406bdc:	e7be      	b.n	406b5c <__pow5mult+0x18>
  406bde:	bf00      	nop
  406be0:	004090d8 	.word	0x004090d8

00406be4 <__lshift>:
  406be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406be8:	4691      	mov	r9, r2
  406bea:	690a      	ldr	r2, [r1, #16]
  406bec:	688b      	ldr	r3, [r1, #8]
  406bee:	ea4f 1469 	mov.w	r4, r9, asr #5
  406bf2:	eb04 0802 	add.w	r8, r4, r2
  406bf6:	f108 0501 	add.w	r5, r8, #1
  406bfa:	429d      	cmp	r5, r3
  406bfc:	460e      	mov	r6, r1
  406bfe:	4607      	mov	r7, r0
  406c00:	6849      	ldr	r1, [r1, #4]
  406c02:	dd04      	ble.n	406c0e <__lshift+0x2a>
  406c04:	005b      	lsls	r3, r3, #1
  406c06:	429d      	cmp	r5, r3
  406c08:	f101 0101 	add.w	r1, r1, #1
  406c0c:	dcfa      	bgt.n	406c04 <__lshift+0x20>
  406c0e:	4638      	mov	r0, r7
  406c10:	f7ff fe3c 	bl	40688c <_Balloc>
  406c14:	2c00      	cmp	r4, #0
  406c16:	f100 0314 	add.w	r3, r0, #20
  406c1a:	dd06      	ble.n	406c2a <__lshift+0x46>
  406c1c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406c20:	2100      	movs	r1, #0
  406c22:	f843 1b04 	str.w	r1, [r3], #4
  406c26:	429a      	cmp	r2, r3
  406c28:	d1fb      	bne.n	406c22 <__lshift+0x3e>
  406c2a:	6934      	ldr	r4, [r6, #16]
  406c2c:	f106 0114 	add.w	r1, r6, #20
  406c30:	f019 091f 	ands.w	r9, r9, #31
  406c34:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406c38:	d01d      	beq.n	406c76 <__lshift+0x92>
  406c3a:	f1c9 0c20 	rsb	ip, r9, #32
  406c3e:	2200      	movs	r2, #0
  406c40:	680c      	ldr	r4, [r1, #0]
  406c42:	fa04 f409 	lsl.w	r4, r4, r9
  406c46:	4314      	orrs	r4, r2
  406c48:	f843 4b04 	str.w	r4, [r3], #4
  406c4c:	f851 2b04 	ldr.w	r2, [r1], #4
  406c50:	458e      	cmp	lr, r1
  406c52:	fa22 f20c 	lsr.w	r2, r2, ip
  406c56:	d8f3      	bhi.n	406c40 <__lshift+0x5c>
  406c58:	601a      	str	r2, [r3, #0]
  406c5a:	b10a      	cbz	r2, 406c60 <__lshift+0x7c>
  406c5c:	f108 0502 	add.w	r5, r8, #2
  406c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406c62:	6872      	ldr	r2, [r6, #4]
  406c64:	3d01      	subs	r5, #1
  406c66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406c6a:	6105      	str	r5, [r0, #16]
  406c6c:	6031      	str	r1, [r6, #0]
  406c6e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406c76:	3b04      	subs	r3, #4
  406c78:	f851 2b04 	ldr.w	r2, [r1], #4
  406c7c:	f843 2f04 	str.w	r2, [r3, #4]!
  406c80:	458e      	cmp	lr, r1
  406c82:	d8f9      	bhi.n	406c78 <__lshift+0x94>
  406c84:	e7ec      	b.n	406c60 <__lshift+0x7c>
  406c86:	bf00      	nop

00406c88 <__mcmp>:
  406c88:	b430      	push	{r4, r5}
  406c8a:	690b      	ldr	r3, [r1, #16]
  406c8c:	4605      	mov	r5, r0
  406c8e:	6900      	ldr	r0, [r0, #16]
  406c90:	1ac0      	subs	r0, r0, r3
  406c92:	d10f      	bne.n	406cb4 <__mcmp+0x2c>
  406c94:	009b      	lsls	r3, r3, #2
  406c96:	3514      	adds	r5, #20
  406c98:	3114      	adds	r1, #20
  406c9a:	4419      	add	r1, r3
  406c9c:	442b      	add	r3, r5
  406c9e:	e001      	b.n	406ca4 <__mcmp+0x1c>
  406ca0:	429d      	cmp	r5, r3
  406ca2:	d207      	bcs.n	406cb4 <__mcmp+0x2c>
  406ca4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406ca8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406cac:	4294      	cmp	r4, r2
  406cae:	d0f7      	beq.n	406ca0 <__mcmp+0x18>
  406cb0:	d302      	bcc.n	406cb8 <__mcmp+0x30>
  406cb2:	2001      	movs	r0, #1
  406cb4:	bc30      	pop	{r4, r5}
  406cb6:	4770      	bx	lr
  406cb8:	f04f 30ff 	mov.w	r0, #4294967295
  406cbc:	e7fa      	b.n	406cb4 <__mcmp+0x2c>
  406cbe:	bf00      	nop

00406cc0 <__mdiff>:
  406cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cc4:	690f      	ldr	r7, [r1, #16]
  406cc6:	460e      	mov	r6, r1
  406cc8:	6911      	ldr	r1, [r2, #16]
  406cca:	1a7f      	subs	r7, r7, r1
  406ccc:	2f00      	cmp	r7, #0
  406cce:	4690      	mov	r8, r2
  406cd0:	d117      	bne.n	406d02 <__mdiff+0x42>
  406cd2:	0089      	lsls	r1, r1, #2
  406cd4:	f106 0514 	add.w	r5, r6, #20
  406cd8:	f102 0e14 	add.w	lr, r2, #20
  406cdc:	186b      	adds	r3, r5, r1
  406cde:	4471      	add	r1, lr
  406ce0:	e001      	b.n	406ce6 <__mdiff+0x26>
  406ce2:	429d      	cmp	r5, r3
  406ce4:	d25c      	bcs.n	406da0 <__mdiff+0xe0>
  406ce6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406cea:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406cee:	42a2      	cmp	r2, r4
  406cf0:	d0f7      	beq.n	406ce2 <__mdiff+0x22>
  406cf2:	d25e      	bcs.n	406db2 <__mdiff+0xf2>
  406cf4:	4633      	mov	r3, r6
  406cf6:	462c      	mov	r4, r5
  406cf8:	4646      	mov	r6, r8
  406cfa:	4675      	mov	r5, lr
  406cfc:	4698      	mov	r8, r3
  406cfe:	2701      	movs	r7, #1
  406d00:	e005      	b.n	406d0e <__mdiff+0x4e>
  406d02:	db58      	blt.n	406db6 <__mdiff+0xf6>
  406d04:	f106 0514 	add.w	r5, r6, #20
  406d08:	f108 0414 	add.w	r4, r8, #20
  406d0c:	2700      	movs	r7, #0
  406d0e:	6871      	ldr	r1, [r6, #4]
  406d10:	f7ff fdbc 	bl	40688c <_Balloc>
  406d14:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406d18:	6936      	ldr	r6, [r6, #16]
  406d1a:	60c7      	str	r7, [r0, #12]
  406d1c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406d20:	46a6      	mov	lr, r4
  406d22:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406d26:	f100 0414 	add.w	r4, r0, #20
  406d2a:	2300      	movs	r3, #0
  406d2c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406d30:	f855 8b04 	ldr.w	r8, [r5], #4
  406d34:	b28a      	uxth	r2, r1
  406d36:	fa13 f388 	uxtah	r3, r3, r8
  406d3a:	0c09      	lsrs	r1, r1, #16
  406d3c:	1a9a      	subs	r2, r3, r2
  406d3e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406d42:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406d46:	b292      	uxth	r2, r2
  406d48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406d4c:	45f4      	cmp	ip, lr
  406d4e:	f844 2b04 	str.w	r2, [r4], #4
  406d52:	ea4f 4323 	mov.w	r3, r3, asr #16
  406d56:	d8e9      	bhi.n	406d2c <__mdiff+0x6c>
  406d58:	42af      	cmp	r7, r5
  406d5a:	d917      	bls.n	406d8c <__mdiff+0xcc>
  406d5c:	46a4      	mov	ip, r4
  406d5e:	46ae      	mov	lr, r5
  406d60:	f85e 2b04 	ldr.w	r2, [lr], #4
  406d64:	fa13 f382 	uxtah	r3, r3, r2
  406d68:	1419      	asrs	r1, r3, #16
  406d6a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406d6e:	b29b      	uxth	r3, r3
  406d70:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406d74:	4577      	cmp	r7, lr
  406d76:	f84c 2b04 	str.w	r2, [ip], #4
  406d7a:	ea4f 4321 	mov.w	r3, r1, asr #16
  406d7e:	d8ef      	bhi.n	406d60 <__mdiff+0xa0>
  406d80:	43ed      	mvns	r5, r5
  406d82:	442f      	add	r7, r5
  406d84:	f027 0703 	bic.w	r7, r7, #3
  406d88:	3704      	adds	r7, #4
  406d8a:	443c      	add	r4, r7
  406d8c:	3c04      	subs	r4, #4
  406d8e:	b922      	cbnz	r2, 406d9a <__mdiff+0xda>
  406d90:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406d94:	3e01      	subs	r6, #1
  406d96:	2b00      	cmp	r3, #0
  406d98:	d0fa      	beq.n	406d90 <__mdiff+0xd0>
  406d9a:	6106      	str	r6, [r0, #16]
  406d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406da0:	2100      	movs	r1, #0
  406da2:	f7ff fd73 	bl	40688c <_Balloc>
  406da6:	2201      	movs	r2, #1
  406da8:	2300      	movs	r3, #0
  406daa:	6102      	str	r2, [r0, #16]
  406dac:	6143      	str	r3, [r0, #20]
  406dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406db2:	4674      	mov	r4, lr
  406db4:	e7ab      	b.n	406d0e <__mdiff+0x4e>
  406db6:	4633      	mov	r3, r6
  406db8:	f106 0414 	add.w	r4, r6, #20
  406dbc:	f102 0514 	add.w	r5, r2, #20
  406dc0:	4616      	mov	r6, r2
  406dc2:	2701      	movs	r7, #1
  406dc4:	4698      	mov	r8, r3
  406dc6:	e7a2      	b.n	406d0e <__mdiff+0x4e>

00406dc8 <__d2b>:
  406dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dcc:	b082      	sub	sp, #8
  406dce:	2101      	movs	r1, #1
  406dd0:	461c      	mov	r4, r3
  406dd2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406dd6:	4615      	mov	r5, r2
  406dd8:	9e08      	ldr	r6, [sp, #32]
  406dda:	f7ff fd57 	bl	40688c <_Balloc>
  406dde:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406de2:	4680      	mov	r8, r0
  406de4:	b10f      	cbz	r7, 406dea <__d2b+0x22>
  406de6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406dea:	9401      	str	r4, [sp, #4]
  406dec:	b31d      	cbz	r5, 406e36 <__d2b+0x6e>
  406dee:	a802      	add	r0, sp, #8
  406df0:	f840 5d08 	str.w	r5, [r0, #-8]!
  406df4:	f7ff fdda 	bl	4069ac <__lo0bits>
  406df8:	2800      	cmp	r0, #0
  406dfa:	d134      	bne.n	406e66 <__d2b+0x9e>
  406dfc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406e00:	f8c8 2014 	str.w	r2, [r8, #20]
  406e04:	2b00      	cmp	r3, #0
  406e06:	bf0c      	ite	eq
  406e08:	2101      	moveq	r1, #1
  406e0a:	2102      	movne	r1, #2
  406e0c:	f8c8 3018 	str.w	r3, [r8, #24]
  406e10:	f8c8 1010 	str.w	r1, [r8, #16]
  406e14:	b9df      	cbnz	r7, 406e4e <__d2b+0x86>
  406e16:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406e1a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406e1e:	6030      	str	r0, [r6, #0]
  406e20:	6918      	ldr	r0, [r3, #16]
  406e22:	f7ff fda3 	bl	40696c <__hi0bits>
  406e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e28:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406e2c:	6018      	str	r0, [r3, #0]
  406e2e:	4640      	mov	r0, r8
  406e30:	b002      	add	sp, #8
  406e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e36:	a801      	add	r0, sp, #4
  406e38:	f7ff fdb8 	bl	4069ac <__lo0bits>
  406e3c:	9b01      	ldr	r3, [sp, #4]
  406e3e:	f8c8 3014 	str.w	r3, [r8, #20]
  406e42:	2101      	movs	r1, #1
  406e44:	3020      	adds	r0, #32
  406e46:	f8c8 1010 	str.w	r1, [r8, #16]
  406e4a:	2f00      	cmp	r7, #0
  406e4c:	d0e3      	beq.n	406e16 <__d2b+0x4e>
  406e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e50:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406e54:	4407      	add	r7, r0
  406e56:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406e5a:	6037      	str	r7, [r6, #0]
  406e5c:	6018      	str	r0, [r3, #0]
  406e5e:	4640      	mov	r0, r8
  406e60:	b002      	add	sp, #8
  406e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e66:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406e6a:	f1c0 0220 	rsb	r2, r0, #32
  406e6e:	fa03 f202 	lsl.w	r2, r3, r2
  406e72:	430a      	orrs	r2, r1
  406e74:	40c3      	lsrs	r3, r0
  406e76:	9301      	str	r3, [sp, #4]
  406e78:	f8c8 2014 	str.w	r2, [r8, #20]
  406e7c:	e7c2      	b.n	406e04 <__d2b+0x3c>
  406e7e:	bf00      	nop

00406e80 <_sbrk_r>:
  406e80:	b538      	push	{r3, r4, r5, lr}
  406e82:	4c07      	ldr	r4, [pc, #28]	; (406ea0 <_sbrk_r+0x20>)
  406e84:	2300      	movs	r3, #0
  406e86:	4605      	mov	r5, r0
  406e88:	4608      	mov	r0, r1
  406e8a:	6023      	str	r3, [r4, #0]
  406e8c:	f7fc f856 	bl	402f3c <_sbrk>
  406e90:	1c43      	adds	r3, r0, #1
  406e92:	d000      	beq.n	406e96 <_sbrk_r+0x16>
  406e94:	bd38      	pop	{r3, r4, r5, pc}
  406e96:	6823      	ldr	r3, [r4, #0]
  406e98:	2b00      	cmp	r3, #0
  406e9a:	d0fb      	beq.n	406e94 <_sbrk_r+0x14>
  406e9c:	602b      	str	r3, [r5, #0]
  406e9e:	bd38      	pop	{r3, r4, r5, pc}
  406ea0:	20019570 	.word	0x20019570

00406ea4 <strchr>:
  406ea4:	b2c9      	uxtb	r1, r1
  406ea6:	2900      	cmp	r1, #0
  406ea8:	d041      	beq.n	406f2e <strchr+0x8a>
  406eaa:	0782      	lsls	r2, r0, #30
  406eac:	b4f0      	push	{r4, r5, r6, r7}
  406eae:	d067      	beq.n	406f80 <strchr+0xdc>
  406eb0:	7803      	ldrb	r3, [r0, #0]
  406eb2:	2b00      	cmp	r3, #0
  406eb4:	d068      	beq.n	406f88 <strchr+0xe4>
  406eb6:	4299      	cmp	r1, r3
  406eb8:	d037      	beq.n	406f2a <strchr+0x86>
  406eba:	1c43      	adds	r3, r0, #1
  406ebc:	e004      	b.n	406ec8 <strchr+0x24>
  406ebe:	f813 0b01 	ldrb.w	r0, [r3], #1
  406ec2:	b390      	cbz	r0, 406f2a <strchr+0x86>
  406ec4:	4281      	cmp	r1, r0
  406ec6:	d02f      	beq.n	406f28 <strchr+0x84>
  406ec8:	079a      	lsls	r2, r3, #30
  406eca:	461c      	mov	r4, r3
  406ecc:	d1f7      	bne.n	406ebe <strchr+0x1a>
  406ece:	6825      	ldr	r5, [r4, #0]
  406ed0:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  406ed4:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  406ed8:	ea83 0605 	eor.w	r6, r3, r5
  406edc:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  406ee0:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  406ee4:	ea20 0006 	bic.w	r0, r0, r6
  406ee8:	ea22 0205 	bic.w	r2, r2, r5
  406eec:	4302      	orrs	r2, r0
  406eee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406ef2:	d111      	bne.n	406f18 <strchr+0x74>
  406ef4:	4620      	mov	r0, r4
  406ef6:	f850 6f04 	ldr.w	r6, [r0, #4]!
  406efa:	ea83 0706 	eor.w	r7, r3, r6
  406efe:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  406f02:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  406f06:	ea25 0507 	bic.w	r5, r5, r7
  406f0a:	ea22 0206 	bic.w	r2, r2, r6
  406f0e:	432a      	orrs	r2, r5
  406f10:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f14:	d0ef      	beq.n	406ef6 <strchr+0x52>
  406f16:	4604      	mov	r4, r0
  406f18:	7820      	ldrb	r0, [r4, #0]
  406f1a:	b918      	cbnz	r0, 406f24 <strchr+0x80>
  406f1c:	e005      	b.n	406f2a <strchr+0x86>
  406f1e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  406f22:	b110      	cbz	r0, 406f2a <strchr+0x86>
  406f24:	4281      	cmp	r1, r0
  406f26:	d1fa      	bne.n	406f1e <strchr+0x7a>
  406f28:	4620      	mov	r0, r4
  406f2a:	bcf0      	pop	{r4, r5, r6, r7}
  406f2c:	4770      	bx	lr
  406f2e:	0783      	lsls	r3, r0, #30
  406f30:	d024      	beq.n	406f7c <strchr+0xd8>
  406f32:	7803      	ldrb	r3, [r0, #0]
  406f34:	2b00      	cmp	r3, #0
  406f36:	d0f9      	beq.n	406f2c <strchr+0x88>
  406f38:	1c43      	adds	r3, r0, #1
  406f3a:	e003      	b.n	406f44 <strchr+0xa0>
  406f3c:	7802      	ldrb	r2, [r0, #0]
  406f3e:	3301      	adds	r3, #1
  406f40:	2a00      	cmp	r2, #0
  406f42:	d0f3      	beq.n	406f2c <strchr+0x88>
  406f44:	0799      	lsls	r1, r3, #30
  406f46:	4618      	mov	r0, r3
  406f48:	d1f8      	bne.n	406f3c <strchr+0x98>
  406f4a:	6819      	ldr	r1, [r3, #0]
  406f4c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406f50:	ea22 0201 	bic.w	r2, r2, r1
  406f54:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f58:	d108      	bne.n	406f6c <strchr+0xc8>
  406f5a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  406f5e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406f62:	ea22 0201 	bic.w	r2, r2, r1
  406f66:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f6a:	d0f6      	beq.n	406f5a <strchr+0xb6>
  406f6c:	781a      	ldrb	r2, [r3, #0]
  406f6e:	4618      	mov	r0, r3
  406f70:	b142      	cbz	r2, 406f84 <strchr+0xe0>
  406f72:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406f76:	2b00      	cmp	r3, #0
  406f78:	d1fb      	bne.n	406f72 <strchr+0xce>
  406f7a:	4770      	bx	lr
  406f7c:	4603      	mov	r3, r0
  406f7e:	e7e4      	b.n	406f4a <strchr+0xa6>
  406f80:	4604      	mov	r4, r0
  406f82:	e7a4      	b.n	406ece <strchr+0x2a>
  406f84:	4618      	mov	r0, r3
  406f86:	4770      	bx	lr
  406f88:	4618      	mov	r0, r3
  406f8a:	e7ce      	b.n	406f2a <strchr+0x86>
	...

00406fc0 <strlen>:
  406fc0:	f890 f000 	pld	[r0]
  406fc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  406fc8:	f020 0107 	bic.w	r1, r0, #7
  406fcc:	f06f 0c00 	mvn.w	ip, #0
  406fd0:	f010 0407 	ands.w	r4, r0, #7
  406fd4:	f891 f020 	pld	[r1, #32]
  406fd8:	f040 8049 	bne.w	40706e <strlen+0xae>
  406fdc:	f04f 0400 	mov.w	r4, #0
  406fe0:	f06f 0007 	mvn.w	r0, #7
  406fe4:	e9d1 2300 	ldrd	r2, r3, [r1]
  406fe8:	f891 f040 	pld	[r1, #64]	; 0x40
  406fec:	f100 0008 	add.w	r0, r0, #8
  406ff0:	fa82 f24c 	uadd8	r2, r2, ip
  406ff4:	faa4 f28c 	sel	r2, r4, ip
  406ff8:	fa83 f34c 	uadd8	r3, r3, ip
  406ffc:	faa2 f38c 	sel	r3, r2, ip
  407000:	bb4b      	cbnz	r3, 407056 <strlen+0x96>
  407002:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407006:	fa82 f24c 	uadd8	r2, r2, ip
  40700a:	f100 0008 	add.w	r0, r0, #8
  40700e:	faa4 f28c 	sel	r2, r4, ip
  407012:	fa83 f34c 	uadd8	r3, r3, ip
  407016:	faa2 f38c 	sel	r3, r2, ip
  40701a:	b9e3      	cbnz	r3, 407056 <strlen+0x96>
  40701c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407020:	fa82 f24c 	uadd8	r2, r2, ip
  407024:	f100 0008 	add.w	r0, r0, #8
  407028:	faa4 f28c 	sel	r2, r4, ip
  40702c:	fa83 f34c 	uadd8	r3, r3, ip
  407030:	faa2 f38c 	sel	r3, r2, ip
  407034:	b97b      	cbnz	r3, 407056 <strlen+0x96>
  407036:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40703a:	f101 0120 	add.w	r1, r1, #32
  40703e:	fa82 f24c 	uadd8	r2, r2, ip
  407042:	f100 0008 	add.w	r0, r0, #8
  407046:	faa4 f28c 	sel	r2, r4, ip
  40704a:	fa83 f34c 	uadd8	r3, r3, ip
  40704e:	faa2 f38c 	sel	r3, r2, ip
  407052:	2b00      	cmp	r3, #0
  407054:	d0c6      	beq.n	406fe4 <strlen+0x24>
  407056:	2a00      	cmp	r2, #0
  407058:	bf04      	itt	eq
  40705a:	3004      	addeq	r0, #4
  40705c:	461a      	moveq	r2, r3
  40705e:	ba12      	rev	r2, r2
  407060:	fab2 f282 	clz	r2, r2
  407064:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  407068:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40706c:	4770      	bx	lr
  40706e:	e9d1 2300 	ldrd	r2, r3, [r1]
  407072:	f004 0503 	and.w	r5, r4, #3
  407076:	f1c4 0000 	rsb	r0, r4, #0
  40707a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40707e:	f014 0f04 	tst.w	r4, #4
  407082:	f891 f040 	pld	[r1, #64]	; 0x40
  407086:	fa0c f505 	lsl.w	r5, ip, r5
  40708a:	ea62 0205 	orn	r2, r2, r5
  40708e:	bf1c      	itt	ne
  407090:	ea63 0305 	ornne	r3, r3, r5
  407094:	4662      	movne	r2, ip
  407096:	f04f 0400 	mov.w	r4, #0
  40709a:	e7a9      	b.n	406ff0 <strlen+0x30>

0040709c <__ssprint_r>:
  40709c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4070a0:	6893      	ldr	r3, [r2, #8]
  4070a2:	b083      	sub	sp, #12
  4070a4:	4690      	mov	r8, r2
  4070a6:	2b00      	cmp	r3, #0
  4070a8:	d070      	beq.n	40718c <__ssprint_r+0xf0>
  4070aa:	4682      	mov	sl, r0
  4070ac:	460c      	mov	r4, r1
  4070ae:	6817      	ldr	r7, [r2, #0]
  4070b0:	688d      	ldr	r5, [r1, #8]
  4070b2:	6808      	ldr	r0, [r1, #0]
  4070b4:	e042      	b.n	40713c <__ssprint_r+0xa0>
  4070b6:	89a3      	ldrh	r3, [r4, #12]
  4070b8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4070bc:	d02e      	beq.n	40711c <__ssprint_r+0x80>
  4070be:	6965      	ldr	r5, [r4, #20]
  4070c0:	6921      	ldr	r1, [r4, #16]
  4070c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  4070c6:	eba0 0b01 	sub.w	fp, r0, r1
  4070ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  4070ce:	f10b 0001 	add.w	r0, fp, #1
  4070d2:	106d      	asrs	r5, r5, #1
  4070d4:	4430      	add	r0, r6
  4070d6:	42a8      	cmp	r0, r5
  4070d8:	462a      	mov	r2, r5
  4070da:	bf84      	itt	hi
  4070dc:	4605      	movhi	r5, r0
  4070de:	462a      	movhi	r2, r5
  4070e0:	055b      	lsls	r3, r3, #21
  4070e2:	d538      	bpl.n	407156 <__ssprint_r+0xba>
  4070e4:	4611      	mov	r1, r2
  4070e6:	4650      	mov	r0, sl
  4070e8:	f7fe fff4 	bl	4060d4 <_malloc_r>
  4070ec:	2800      	cmp	r0, #0
  4070ee:	d03c      	beq.n	40716a <__ssprint_r+0xce>
  4070f0:	465a      	mov	r2, fp
  4070f2:	6921      	ldr	r1, [r4, #16]
  4070f4:	9001      	str	r0, [sp, #4]
  4070f6:	f7ff fb23 	bl	406740 <memcpy>
  4070fa:	89a2      	ldrh	r2, [r4, #12]
  4070fc:	9b01      	ldr	r3, [sp, #4]
  4070fe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407102:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407106:	81a2      	strh	r2, [r4, #12]
  407108:	eba5 020b 	sub.w	r2, r5, fp
  40710c:	eb03 000b 	add.w	r0, r3, fp
  407110:	6165      	str	r5, [r4, #20]
  407112:	6123      	str	r3, [r4, #16]
  407114:	6020      	str	r0, [r4, #0]
  407116:	60a2      	str	r2, [r4, #8]
  407118:	4635      	mov	r5, r6
  40711a:	46b3      	mov	fp, r6
  40711c:	465a      	mov	r2, fp
  40711e:	4649      	mov	r1, r9
  407120:	f000 fa18 	bl	407554 <memmove>
  407124:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407128:	68a2      	ldr	r2, [r4, #8]
  40712a:	6820      	ldr	r0, [r4, #0]
  40712c:	1b55      	subs	r5, r2, r5
  40712e:	4458      	add	r0, fp
  407130:	1b9e      	subs	r6, r3, r6
  407132:	60a5      	str	r5, [r4, #8]
  407134:	6020      	str	r0, [r4, #0]
  407136:	f8c8 6008 	str.w	r6, [r8, #8]
  40713a:	b33e      	cbz	r6, 40718c <__ssprint_r+0xf0>
  40713c:	687e      	ldr	r6, [r7, #4]
  40713e:	463b      	mov	r3, r7
  407140:	3708      	adds	r7, #8
  407142:	2e00      	cmp	r6, #0
  407144:	d0fa      	beq.n	40713c <__ssprint_r+0xa0>
  407146:	42ae      	cmp	r6, r5
  407148:	f8d3 9000 	ldr.w	r9, [r3]
  40714c:	46ab      	mov	fp, r5
  40714e:	d2b2      	bcs.n	4070b6 <__ssprint_r+0x1a>
  407150:	4635      	mov	r5, r6
  407152:	46b3      	mov	fp, r6
  407154:	e7e2      	b.n	40711c <__ssprint_r+0x80>
  407156:	4650      	mov	r0, sl
  407158:	f000 fa60 	bl	40761c <_realloc_r>
  40715c:	4603      	mov	r3, r0
  40715e:	2800      	cmp	r0, #0
  407160:	d1d2      	bne.n	407108 <__ssprint_r+0x6c>
  407162:	6921      	ldr	r1, [r4, #16]
  407164:	4650      	mov	r0, sl
  407166:	f000 f8f9 	bl	40735c <_free_r>
  40716a:	230c      	movs	r3, #12
  40716c:	f8ca 3000 	str.w	r3, [sl]
  407170:	89a3      	ldrh	r3, [r4, #12]
  407172:	2200      	movs	r2, #0
  407174:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407178:	f04f 30ff 	mov.w	r0, #4294967295
  40717c:	81a3      	strh	r3, [r4, #12]
  40717e:	f8c8 2008 	str.w	r2, [r8, #8]
  407182:	f8c8 2004 	str.w	r2, [r8, #4]
  407186:	b003      	add	sp, #12
  407188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40718c:	2000      	movs	r0, #0
  40718e:	f8c8 0004 	str.w	r0, [r8, #4]
  407192:	b003      	add	sp, #12
  407194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407198 <__register_exitproc>:
  407198:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40719c:	4d2c      	ldr	r5, [pc, #176]	; (407250 <__register_exitproc+0xb8>)
  40719e:	4606      	mov	r6, r0
  4071a0:	6828      	ldr	r0, [r5, #0]
  4071a2:	4698      	mov	r8, r3
  4071a4:	460f      	mov	r7, r1
  4071a6:	4691      	mov	r9, r2
  4071a8:	f7fe ff90 	bl	4060cc <__retarget_lock_acquire_recursive>
  4071ac:	4b29      	ldr	r3, [pc, #164]	; (407254 <__register_exitproc+0xbc>)
  4071ae:	681c      	ldr	r4, [r3, #0]
  4071b0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4071b4:	2b00      	cmp	r3, #0
  4071b6:	d03e      	beq.n	407236 <__register_exitproc+0x9e>
  4071b8:	685a      	ldr	r2, [r3, #4]
  4071ba:	2a1f      	cmp	r2, #31
  4071bc:	dc1c      	bgt.n	4071f8 <__register_exitproc+0x60>
  4071be:	f102 0e01 	add.w	lr, r2, #1
  4071c2:	b176      	cbz	r6, 4071e2 <__register_exitproc+0x4a>
  4071c4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4071c8:	2401      	movs	r4, #1
  4071ca:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4071ce:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4071d2:	4094      	lsls	r4, r2
  4071d4:	4320      	orrs	r0, r4
  4071d6:	2e02      	cmp	r6, #2
  4071d8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4071dc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4071e0:	d023      	beq.n	40722a <__register_exitproc+0x92>
  4071e2:	3202      	adds	r2, #2
  4071e4:	f8c3 e004 	str.w	lr, [r3, #4]
  4071e8:	6828      	ldr	r0, [r5, #0]
  4071ea:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4071ee:	f7fe ff6f 	bl	4060d0 <__retarget_lock_release_recursive>
  4071f2:	2000      	movs	r0, #0
  4071f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071f8:	4b17      	ldr	r3, [pc, #92]	; (407258 <__register_exitproc+0xc0>)
  4071fa:	b30b      	cbz	r3, 407240 <__register_exitproc+0xa8>
  4071fc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407200:	f3af 8000 	nop.w
  407204:	4603      	mov	r3, r0
  407206:	b1d8      	cbz	r0, 407240 <__register_exitproc+0xa8>
  407208:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40720c:	6002      	str	r2, [r0, #0]
  40720e:	2100      	movs	r1, #0
  407210:	6041      	str	r1, [r0, #4]
  407212:	460a      	mov	r2, r1
  407214:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407218:	f04f 0e01 	mov.w	lr, #1
  40721c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407220:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407224:	2e00      	cmp	r6, #0
  407226:	d0dc      	beq.n	4071e2 <__register_exitproc+0x4a>
  407228:	e7cc      	b.n	4071c4 <__register_exitproc+0x2c>
  40722a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40722e:	430c      	orrs	r4, r1
  407230:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407234:	e7d5      	b.n	4071e2 <__register_exitproc+0x4a>
  407236:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40723a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40723e:	e7bb      	b.n	4071b8 <__register_exitproc+0x20>
  407240:	6828      	ldr	r0, [r5, #0]
  407242:	f7fe ff45 	bl	4060d0 <__retarget_lock_release_recursive>
  407246:	f04f 30ff 	mov.w	r0, #4294967295
  40724a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40724e:	bf00      	nop
  407250:	20000440 	.word	0x20000440
  407254:	00408f6c 	.word	0x00408f6c
  407258:	00000000 	.word	0x00000000

0040725c <_calloc_r>:
  40725c:	b510      	push	{r4, lr}
  40725e:	fb02 f101 	mul.w	r1, r2, r1
  407262:	f7fe ff37 	bl	4060d4 <_malloc_r>
  407266:	4604      	mov	r4, r0
  407268:	b1d8      	cbz	r0, 4072a2 <_calloc_r+0x46>
  40726a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40726e:	f022 0203 	bic.w	r2, r2, #3
  407272:	3a04      	subs	r2, #4
  407274:	2a24      	cmp	r2, #36	; 0x24
  407276:	d818      	bhi.n	4072aa <_calloc_r+0x4e>
  407278:	2a13      	cmp	r2, #19
  40727a:	d914      	bls.n	4072a6 <_calloc_r+0x4a>
  40727c:	2300      	movs	r3, #0
  40727e:	2a1b      	cmp	r2, #27
  407280:	6003      	str	r3, [r0, #0]
  407282:	6043      	str	r3, [r0, #4]
  407284:	d916      	bls.n	4072b4 <_calloc_r+0x58>
  407286:	2a24      	cmp	r2, #36	; 0x24
  407288:	6083      	str	r3, [r0, #8]
  40728a:	60c3      	str	r3, [r0, #12]
  40728c:	bf11      	iteee	ne
  40728e:	f100 0210 	addne.w	r2, r0, #16
  407292:	6103      	streq	r3, [r0, #16]
  407294:	6143      	streq	r3, [r0, #20]
  407296:	f100 0218 	addeq.w	r2, r0, #24
  40729a:	2300      	movs	r3, #0
  40729c:	6013      	str	r3, [r2, #0]
  40729e:	6053      	str	r3, [r2, #4]
  4072a0:	6093      	str	r3, [r2, #8]
  4072a2:	4620      	mov	r0, r4
  4072a4:	bd10      	pop	{r4, pc}
  4072a6:	4602      	mov	r2, r0
  4072a8:	e7f7      	b.n	40729a <_calloc_r+0x3e>
  4072aa:	2100      	movs	r1, #0
  4072ac:	f7fc fa10 	bl	4036d0 <memset>
  4072b0:	4620      	mov	r0, r4
  4072b2:	bd10      	pop	{r4, pc}
  4072b4:	f100 0208 	add.w	r2, r0, #8
  4072b8:	e7ef      	b.n	40729a <_calloc_r+0x3e>
  4072ba:	bf00      	nop

004072bc <_malloc_trim_r>:
  4072bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4072be:	4f24      	ldr	r7, [pc, #144]	; (407350 <_malloc_trim_r+0x94>)
  4072c0:	460c      	mov	r4, r1
  4072c2:	4606      	mov	r6, r0
  4072c4:	f7ff fad6 	bl	406874 <__malloc_lock>
  4072c8:	68bb      	ldr	r3, [r7, #8]
  4072ca:	685d      	ldr	r5, [r3, #4]
  4072cc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4072d0:	310f      	adds	r1, #15
  4072d2:	f025 0503 	bic.w	r5, r5, #3
  4072d6:	4429      	add	r1, r5
  4072d8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4072dc:	f021 010f 	bic.w	r1, r1, #15
  4072e0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4072e4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4072e8:	db07      	blt.n	4072fa <_malloc_trim_r+0x3e>
  4072ea:	2100      	movs	r1, #0
  4072ec:	4630      	mov	r0, r6
  4072ee:	f7ff fdc7 	bl	406e80 <_sbrk_r>
  4072f2:	68bb      	ldr	r3, [r7, #8]
  4072f4:	442b      	add	r3, r5
  4072f6:	4298      	cmp	r0, r3
  4072f8:	d004      	beq.n	407304 <_malloc_trim_r+0x48>
  4072fa:	4630      	mov	r0, r6
  4072fc:	f7ff fac0 	bl	406880 <__malloc_unlock>
  407300:	2000      	movs	r0, #0
  407302:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407304:	4261      	negs	r1, r4
  407306:	4630      	mov	r0, r6
  407308:	f7ff fdba 	bl	406e80 <_sbrk_r>
  40730c:	3001      	adds	r0, #1
  40730e:	d00d      	beq.n	40732c <_malloc_trim_r+0x70>
  407310:	4b10      	ldr	r3, [pc, #64]	; (407354 <_malloc_trim_r+0x98>)
  407312:	68ba      	ldr	r2, [r7, #8]
  407314:	6819      	ldr	r1, [r3, #0]
  407316:	1b2d      	subs	r5, r5, r4
  407318:	f045 0501 	orr.w	r5, r5, #1
  40731c:	4630      	mov	r0, r6
  40731e:	1b09      	subs	r1, r1, r4
  407320:	6055      	str	r5, [r2, #4]
  407322:	6019      	str	r1, [r3, #0]
  407324:	f7ff faac 	bl	406880 <__malloc_unlock>
  407328:	2001      	movs	r0, #1
  40732a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40732c:	2100      	movs	r1, #0
  40732e:	4630      	mov	r0, r6
  407330:	f7ff fda6 	bl	406e80 <_sbrk_r>
  407334:	68ba      	ldr	r2, [r7, #8]
  407336:	1a83      	subs	r3, r0, r2
  407338:	2b0f      	cmp	r3, #15
  40733a:	ddde      	ble.n	4072fa <_malloc_trim_r+0x3e>
  40733c:	4c06      	ldr	r4, [pc, #24]	; (407358 <_malloc_trim_r+0x9c>)
  40733e:	4905      	ldr	r1, [pc, #20]	; (407354 <_malloc_trim_r+0x98>)
  407340:	6824      	ldr	r4, [r4, #0]
  407342:	f043 0301 	orr.w	r3, r3, #1
  407346:	1b00      	subs	r0, r0, r4
  407348:	6053      	str	r3, [r2, #4]
  40734a:	6008      	str	r0, [r1, #0]
  40734c:	e7d5      	b.n	4072fa <_malloc_trim_r+0x3e>
  40734e:	bf00      	nop
  407350:	20000444 	.word	0x20000444
  407354:	20000a80 	.word	0x20000a80
  407358:	2000084c 	.word	0x2000084c

0040735c <_free_r>:
  40735c:	2900      	cmp	r1, #0
  40735e:	d044      	beq.n	4073ea <_free_r+0x8e>
  407360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407364:	460d      	mov	r5, r1
  407366:	4680      	mov	r8, r0
  407368:	f7ff fa84 	bl	406874 <__malloc_lock>
  40736c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407370:	4969      	ldr	r1, [pc, #420]	; (407518 <_free_r+0x1bc>)
  407372:	f027 0301 	bic.w	r3, r7, #1
  407376:	f1a5 0408 	sub.w	r4, r5, #8
  40737a:	18e2      	adds	r2, r4, r3
  40737c:	688e      	ldr	r6, [r1, #8]
  40737e:	6850      	ldr	r0, [r2, #4]
  407380:	42b2      	cmp	r2, r6
  407382:	f020 0003 	bic.w	r0, r0, #3
  407386:	d05e      	beq.n	407446 <_free_r+0xea>
  407388:	07fe      	lsls	r6, r7, #31
  40738a:	6050      	str	r0, [r2, #4]
  40738c:	d40b      	bmi.n	4073a6 <_free_r+0x4a>
  40738e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407392:	1be4      	subs	r4, r4, r7
  407394:	f101 0e08 	add.w	lr, r1, #8
  407398:	68a5      	ldr	r5, [r4, #8]
  40739a:	4575      	cmp	r5, lr
  40739c:	443b      	add	r3, r7
  40739e:	d06d      	beq.n	40747c <_free_r+0x120>
  4073a0:	68e7      	ldr	r7, [r4, #12]
  4073a2:	60ef      	str	r7, [r5, #12]
  4073a4:	60bd      	str	r5, [r7, #8]
  4073a6:	1815      	adds	r5, r2, r0
  4073a8:	686d      	ldr	r5, [r5, #4]
  4073aa:	07ed      	lsls	r5, r5, #31
  4073ac:	d53e      	bpl.n	40742c <_free_r+0xd0>
  4073ae:	f043 0201 	orr.w	r2, r3, #1
  4073b2:	6062      	str	r2, [r4, #4]
  4073b4:	50e3      	str	r3, [r4, r3]
  4073b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4073ba:	d217      	bcs.n	4073ec <_free_r+0x90>
  4073bc:	08db      	lsrs	r3, r3, #3
  4073be:	1c58      	adds	r0, r3, #1
  4073c0:	109a      	asrs	r2, r3, #2
  4073c2:	684d      	ldr	r5, [r1, #4]
  4073c4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4073c8:	60a7      	str	r7, [r4, #8]
  4073ca:	2301      	movs	r3, #1
  4073cc:	4093      	lsls	r3, r2
  4073ce:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4073d2:	432b      	orrs	r3, r5
  4073d4:	3a08      	subs	r2, #8
  4073d6:	60e2      	str	r2, [r4, #12]
  4073d8:	604b      	str	r3, [r1, #4]
  4073da:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4073de:	60fc      	str	r4, [r7, #12]
  4073e0:	4640      	mov	r0, r8
  4073e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4073e6:	f7ff ba4b 	b.w	406880 <__malloc_unlock>
  4073ea:	4770      	bx	lr
  4073ec:	0a5a      	lsrs	r2, r3, #9
  4073ee:	2a04      	cmp	r2, #4
  4073f0:	d852      	bhi.n	407498 <_free_r+0x13c>
  4073f2:	099a      	lsrs	r2, r3, #6
  4073f4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4073f8:	00ff      	lsls	r7, r7, #3
  4073fa:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4073fe:	19c8      	adds	r0, r1, r7
  407400:	59ca      	ldr	r2, [r1, r7]
  407402:	3808      	subs	r0, #8
  407404:	4290      	cmp	r0, r2
  407406:	d04f      	beq.n	4074a8 <_free_r+0x14c>
  407408:	6851      	ldr	r1, [r2, #4]
  40740a:	f021 0103 	bic.w	r1, r1, #3
  40740e:	428b      	cmp	r3, r1
  407410:	d232      	bcs.n	407478 <_free_r+0x11c>
  407412:	6892      	ldr	r2, [r2, #8]
  407414:	4290      	cmp	r0, r2
  407416:	d1f7      	bne.n	407408 <_free_r+0xac>
  407418:	68c3      	ldr	r3, [r0, #12]
  40741a:	60a0      	str	r0, [r4, #8]
  40741c:	60e3      	str	r3, [r4, #12]
  40741e:	609c      	str	r4, [r3, #8]
  407420:	60c4      	str	r4, [r0, #12]
  407422:	4640      	mov	r0, r8
  407424:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407428:	f7ff ba2a 	b.w	406880 <__malloc_unlock>
  40742c:	6895      	ldr	r5, [r2, #8]
  40742e:	4f3b      	ldr	r7, [pc, #236]	; (40751c <_free_r+0x1c0>)
  407430:	42bd      	cmp	r5, r7
  407432:	4403      	add	r3, r0
  407434:	d040      	beq.n	4074b8 <_free_r+0x15c>
  407436:	68d0      	ldr	r0, [r2, #12]
  407438:	60e8      	str	r0, [r5, #12]
  40743a:	f043 0201 	orr.w	r2, r3, #1
  40743e:	6085      	str	r5, [r0, #8]
  407440:	6062      	str	r2, [r4, #4]
  407442:	50e3      	str	r3, [r4, r3]
  407444:	e7b7      	b.n	4073b6 <_free_r+0x5a>
  407446:	07ff      	lsls	r7, r7, #31
  407448:	4403      	add	r3, r0
  40744a:	d407      	bmi.n	40745c <_free_r+0x100>
  40744c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407450:	1aa4      	subs	r4, r4, r2
  407452:	4413      	add	r3, r2
  407454:	68a0      	ldr	r0, [r4, #8]
  407456:	68e2      	ldr	r2, [r4, #12]
  407458:	60c2      	str	r2, [r0, #12]
  40745a:	6090      	str	r0, [r2, #8]
  40745c:	4a30      	ldr	r2, [pc, #192]	; (407520 <_free_r+0x1c4>)
  40745e:	6812      	ldr	r2, [r2, #0]
  407460:	f043 0001 	orr.w	r0, r3, #1
  407464:	4293      	cmp	r3, r2
  407466:	6060      	str	r0, [r4, #4]
  407468:	608c      	str	r4, [r1, #8]
  40746a:	d3b9      	bcc.n	4073e0 <_free_r+0x84>
  40746c:	4b2d      	ldr	r3, [pc, #180]	; (407524 <_free_r+0x1c8>)
  40746e:	4640      	mov	r0, r8
  407470:	6819      	ldr	r1, [r3, #0]
  407472:	f7ff ff23 	bl	4072bc <_malloc_trim_r>
  407476:	e7b3      	b.n	4073e0 <_free_r+0x84>
  407478:	4610      	mov	r0, r2
  40747a:	e7cd      	b.n	407418 <_free_r+0xbc>
  40747c:	1811      	adds	r1, r2, r0
  40747e:	6849      	ldr	r1, [r1, #4]
  407480:	07c9      	lsls	r1, r1, #31
  407482:	d444      	bmi.n	40750e <_free_r+0x1b2>
  407484:	6891      	ldr	r1, [r2, #8]
  407486:	68d2      	ldr	r2, [r2, #12]
  407488:	60ca      	str	r2, [r1, #12]
  40748a:	4403      	add	r3, r0
  40748c:	f043 0001 	orr.w	r0, r3, #1
  407490:	6091      	str	r1, [r2, #8]
  407492:	6060      	str	r0, [r4, #4]
  407494:	50e3      	str	r3, [r4, r3]
  407496:	e7a3      	b.n	4073e0 <_free_r+0x84>
  407498:	2a14      	cmp	r2, #20
  40749a:	d816      	bhi.n	4074ca <_free_r+0x16e>
  40749c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4074a0:	00ff      	lsls	r7, r7, #3
  4074a2:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4074a6:	e7aa      	b.n	4073fe <_free_r+0xa2>
  4074a8:	10aa      	asrs	r2, r5, #2
  4074aa:	2301      	movs	r3, #1
  4074ac:	684d      	ldr	r5, [r1, #4]
  4074ae:	4093      	lsls	r3, r2
  4074b0:	432b      	orrs	r3, r5
  4074b2:	604b      	str	r3, [r1, #4]
  4074b4:	4603      	mov	r3, r0
  4074b6:	e7b0      	b.n	40741a <_free_r+0xbe>
  4074b8:	f043 0201 	orr.w	r2, r3, #1
  4074bc:	614c      	str	r4, [r1, #20]
  4074be:	610c      	str	r4, [r1, #16]
  4074c0:	60e5      	str	r5, [r4, #12]
  4074c2:	60a5      	str	r5, [r4, #8]
  4074c4:	6062      	str	r2, [r4, #4]
  4074c6:	50e3      	str	r3, [r4, r3]
  4074c8:	e78a      	b.n	4073e0 <_free_r+0x84>
  4074ca:	2a54      	cmp	r2, #84	; 0x54
  4074cc:	d806      	bhi.n	4074dc <_free_r+0x180>
  4074ce:	0b1a      	lsrs	r2, r3, #12
  4074d0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4074d4:	00ff      	lsls	r7, r7, #3
  4074d6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4074da:	e790      	b.n	4073fe <_free_r+0xa2>
  4074dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4074e0:	d806      	bhi.n	4074f0 <_free_r+0x194>
  4074e2:	0bda      	lsrs	r2, r3, #15
  4074e4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4074e8:	00ff      	lsls	r7, r7, #3
  4074ea:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4074ee:	e786      	b.n	4073fe <_free_r+0xa2>
  4074f0:	f240 5054 	movw	r0, #1364	; 0x554
  4074f4:	4282      	cmp	r2, r0
  4074f6:	d806      	bhi.n	407506 <_free_r+0x1aa>
  4074f8:	0c9a      	lsrs	r2, r3, #18
  4074fa:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4074fe:	00ff      	lsls	r7, r7, #3
  407500:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407504:	e77b      	b.n	4073fe <_free_r+0xa2>
  407506:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40750a:	257e      	movs	r5, #126	; 0x7e
  40750c:	e777      	b.n	4073fe <_free_r+0xa2>
  40750e:	f043 0101 	orr.w	r1, r3, #1
  407512:	6061      	str	r1, [r4, #4]
  407514:	6013      	str	r3, [r2, #0]
  407516:	e763      	b.n	4073e0 <_free_r+0x84>
  407518:	20000444 	.word	0x20000444
  40751c:	2000044c 	.word	0x2000044c
  407520:	20000850 	.word	0x20000850
  407524:	20000ab0 	.word	0x20000ab0

00407528 <__ascii_mbtowc>:
  407528:	b082      	sub	sp, #8
  40752a:	b149      	cbz	r1, 407540 <__ascii_mbtowc+0x18>
  40752c:	b15a      	cbz	r2, 407546 <__ascii_mbtowc+0x1e>
  40752e:	b16b      	cbz	r3, 40754c <__ascii_mbtowc+0x24>
  407530:	7813      	ldrb	r3, [r2, #0]
  407532:	600b      	str	r3, [r1, #0]
  407534:	7812      	ldrb	r2, [r2, #0]
  407536:	1c10      	adds	r0, r2, #0
  407538:	bf18      	it	ne
  40753a:	2001      	movne	r0, #1
  40753c:	b002      	add	sp, #8
  40753e:	4770      	bx	lr
  407540:	a901      	add	r1, sp, #4
  407542:	2a00      	cmp	r2, #0
  407544:	d1f3      	bne.n	40752e <__ascii_mbtowc+0x6>
  407546:	4610      	mov	r0, r2
  407548:	b002      	add	sp, #8
  40754a:	4770      	bx	lr
  40754c:	f06f 0001 	mvn.w	r0, #1
  407550:	e7f4      	b.n	40753c <__ascii_mbtowc+0x14>
  407552:	bf00      	nop

00407554 <memmove>:
  407554:	4288      	cmp	r0, r1
  407556:	b5f0      	push	{r4, r5, r6, r7, lr}
  407558:	d90d      	bls.n	407576 <memmove+0x22>
  40755a:	188b      	adds	r3, r1, r2
  40755c:	4298      	cmp	r0, r3
  40755e:	d20a      	bcs.n	407576 <memmove+0x22>
  407560:	1884      	adds	r4, r0, r2
  407562:	2a00      	cmp	r2, #0
  407564:	d051      	beq.n	40760a <memmove+0xb6>
  407566:	4622      	mov	r2, r4
  407568:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40756c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407570:	4299      	cmp	r1, r3
  407572:	d1f9      	bne.n	407568 <memmove+0x14>
  407574:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407576:	2a0f      	cmp	r2, #15
  407578:	d948      	bls.n	40760c <memmove+0xb8>
  40757a:	ea41 0300 	orr.w	r3, r1, r0
  40757e:	079b      	lsls	r3, r3, #30
  407580:	d146      	bne.n	407610 <memmove+0xbc>
  407582:	f100 0410 	add.w	r4, r0, #16
  407586:	f101 0310 	add.w	r3, r1, #16
  40758a:	4615      	mov	r5, r2
  40758c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407590:	f844 6c10 	str.w	r6, [r4, #-16]
  407594:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407598:	f844 6c0c 	str.w	r6, [r4, #-12]
  40759c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4075a0:	f844 6c08 	str.w	r6, [r4, #-8]
  4075a4:	3d10      	subs	r5, #16
  4075a6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4075aa:	f844 6c04 	str.w	r6, [r4, #-4]
  4075ae:	2d0f      	cmp	r5, #15
  4075b0:	f103 0310 	add.w	r3, r3, #16
  4075b4:	f104 0410 	add.w	r4, r4, #16
  4075b8:	d8e8      	bhi.n	40758c <memmove+0x38>
  4075ba:	f1a2 0310 	sub.w	r3, r2, #16
  4075be:	f023 030f 	bic.w	r3, r3, #15
  4075c2:	f002 0e0f 	and.w	lr, r2, #15
  4075c6:	3310      	adds	r3, #16
  4075c8:	f1be 0f03 	cmp.w	lr, #3
  4075cc:	4419      	add	r1, r3
  4075ce:	4403      	add	r3, r0
  4075d0:	d921      	bls.n	407616 <memmove+0xc2>
  4075d2:	1f1e      	subs	r6, r3, #4
  4075d4:	460d      	mov	r5, r1
  4075d6:	4674      	mov	r4, lr
  4075d8:	3c04      	subs	r4, #4
  4075da:	f855 7b04 	ldr.w	r7, [r5], #4
  4075de:	f846 7f04 	str.w	r7, [r6, #4]!
  4075e2:	2c03      	cmp	r4, #3
  4075e4:	d8f8      	bhi.n	4075d8 <memmove+0x84>
  4075e6:	f1ae 0404 	sub.w	r4, lr, #4
  4075ea:	f024 0403 	bic.w	r4, r4, #3
  4075ee:	3404      	adds	r4, #4
  4075f0:	4421      	add	r1, r4
  4075f2:	4423      	add	r3, r4
  4075f4:	f002 0203 	and.w	r2, r2, #3
  4075f8:	b162      	cbz	r2, 407614 <memmove+0xc0>
  4075fa:	3b01      	subs	r3, #1
  4075fc:	440a      	add	r2, r1
  4075fe:	f811 4b01 	ldrb.w	r4, [r1], #1
  407602:	f803 4f01 	strb.w	r4, [r3, #1]!
  407606:	428a      	cmp	r2, r1
  407608:	d1f9      	bne.n	4075fe <memmove+0xaa>
  40760a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40760c:	4603      	mov	r3, r0
  40760e:	e7f3      	b.n	4075f8 <memmove+0xa4>
  407610:	4603      	mov	r3, r0
  407612:	e7f2      	b.n	4075fa <memmove+0xa6>
  407614:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407616:	4672      	mov	r2, lr
  407618:	e7ee      	b.n	4075f8 <memmove+0xa4>
  40761a:	bf00      	nop

0040761c <_realloc_r>:
  40761c:	2900      	cmp	r1, #0
  40761e:	f000 8095 	beq.w	40774c <_realloc_r+0x130>
  407622:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407626:	460d      	mov	r5, r1
  407628:	4616      	mov	r6, r2
  40762a:	b083      	sub	sp, #12
  40762c:	4680      	mov	r8, r0
  40762e:	f106 070b 	add.w	r7, r6, #11
  407632:	f7ff f91f 	bl	406874 <__malloc_lock>
  407636:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40763a:	2f16      	cmp	r7, #22
  40763c:	f02e 0403 	bic.w	r4, lr, #3
  407640:	f1a5 0908 	sub.w	r9, r5, #8
  407644:	d83c      	bhi.n	4076c0 <_realloc_r+0xa4>
  407646:	2210      	movs	r2, #16
  407648:	4617      	mov	r7, r2
  40764a:	42be      	cmp	r6, r7
  40764c:	d83d      	bhi.n	4076ca <_realloc_r+0xae>
  40764e:	4294      	cmp	r4, r2
  407650:	da43      	bge.n	4076da <_realloc_r+0xbe>
  407652:	4bc4      	ldr	r3, [pc, #784]	; (407964 <_realloc_r+0x348>)
  407654:	6899      	ldr	r1, [r3, #8]
  407656:	eb09 0004 	add.w	r0, r9, r4
  40765a:	4288      	cmp	r0, r1
  40765c:	f000 80b4 	beq.w	4077c8 <_realloc_r+0x1ac>
  407660:	6843      	ldr	r3, [r0, #4]
  407662:	f023 0101 	bic.w	r1, r3, #1
  407666:	4401      	add	r1, r0
  407668:	6849      	ldr	r1, [r1, #4]
  40766a:	07c9      	lsls	r1, r1, #31
  40766c:	d54c      	bpl.n	407708 <_realloc_r+0xec>
  40766e:	f01e 0f01 	tst.w	lr, #1
  407672:	f000 809b 	beq.w	4077ac <_realloc_r+0x190>
  407676:	4631      	mov	r1, r6
  407678:	4640      	mov	r0, r8
  40767a:	f7fe fd2b 	bl	4060d4 <_malloc_r>
  40767e:	4606      	mov	r6, r0
  407680:	2800      	cmp	r0, #0
  407682:	d03a      	beq.n	4076fa <_realloc_r+0xde>
  407684:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407688:	f023 0301 	bic.w	r3, r3, #1
  40768c:	444b      	add	r3, r9
  40768e:	f1a0 0208 	sub.w	r2, r0, #8
  407692:	429a      	cmp	r2, r3
  407694:	f000 8121 	beq.w	4078da <_realloc_r+0x2be>
  407698:	1f22      	subs	r2, r4, #4
  40769a:	2a24      	cmp	r2, #36	; 0x24
  40769c:	f200 8107 	bhi.w	4078ae <_realloc_r+0x292>
  4076a0:	2a13      	cmp	r2, #19
  4076a2:	f200 80db 	bhi.w	40785c <_realloc_r+0x240>
  4076a6:	4603      	mov	r3, r0
  4076a8:	462a      	mov	r2, r5
  4076aa:	6811      	ldr	r1, [r2, #0]
  4076ac:	6019      	str	r1, [r3, #0]
  4076ae:	6851      	ldr	r1, [r2, #4]
  4076b0:	6059      	str	r1, [r3, #4]
  4076b2:	6892      	ldr	r2, [r2, #8]
  4076b4:	609a      	str	r2, [r3, #8]
  4076b6:	4629      	mov	r1, r5
  4076b8:	4640      	mov	r0, r8
  4076ba:	f7ff fe4f 	bl	40735c <_free_r>
  4076be:	e01c      	b.n	4076fa <_realloc_r+0xde>
  4076c0:	f027 0707 	bic.w	r7, r7, #7
  4076c4:	2f00      	cmp	r7, #0
  4076c6:	463a      	mov	r2, r7
  4076c8:	dabf      	bge.n	40764a <_realloc_r+0x2e>
  4076ca:	2600      	movs	r6, #0
  4076cc:	230c      	movs	r3, #12
  4076ce:	4630      	mov	r0, r6
  4076d0:	f8c8 3000 	str.w	r3, [r8]
  4076d4:	b003      	add	sp, #12
  4076d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076da:	462e      	mov	r6, r5
  4076dc:	1be3      	subs	r3, r4, r7
  4076de:	2b0f      	cmp	r3, #15
  4076e0:	d81e      	bhi.n	407720 <_realloc_r+0x104>
  4076e2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4076e6:	f003 0301 	and.w	r3, r3, #1
  4076ea:	4323      	orrs	r3, r4
  4076ec:	444c      	add	r4, r9
  4076ee:	f8c9 3004 	str.w	r3, [r9, #4]
  4076f2:	6863      	ldr	r3, [r4, #4]
  4076f4:	f043 0301 	orr.w	r3, r3, #1
  4076f8:	6063      	str	r3, [r4, #4]
  4076fa:	4640      	mov	r0, r8
  4076fc:	f7ff f8c0 	bl	406880 <__malloc_unlock>
  407700:	4630      	mov	r0, r6
  407702:	b003      	add	sp, #12
  407704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407708:	f023 0303 	bic.w	r3, r3, #3
  40770c:	18e1      	adds	r1, r4, r3
  40770e:	4291      	cmp	r1, r2
  407710:	db1f      	blt.n	407752 <_realloc_r+0x136>
  407712:	68c3      	ldr	r3, [r0, #12]
  407714:	6882      	ldr	r2, [r0, #8]
  407716:	462e      	mov	r6, r5
  407718:	60d3      	str	r3, [r2, #12]
  40771a:	460c      	mov	r4, r1
  40771c:	609a      	str	r2, [r3, #8]
  40771e:	e7dd      	b.n	4076dc <_realloc_r+0xc0>
  407720:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407724:	eb09 0107 	add.w	r1, r9, r7
  407728:	f002 0201 	and.w	r2, r2, #1
  40772c:	444c      	add	r4, r9
  40772e:	f043 0301 	orr.w	r3, r3, #1
  407732:	4317      	orrs	r7, r2
  407734:	f8c9 7004 	str.w	r7, [r9, #4]
  407738:	604b      	str	r3, [r1, #4]
  40773a:	6863      	ldr	r3, [r4, #4]
  40773c:	f043 0301 	orr.w	r3, r3, #1
  407740:	3108      	adds	r1, #8
  407742:	6063      	str	r3, [r4, #4]
  407744:	4640      	mov	r0, r8
  407746:	f7ff fe09 	bl	40735c <_free_r>
  40774a:	e7d6      	b.n	4076fa <_realloc_r+0xde>
  40774c:	4611      	mov	r1, r2
  40774e:	f7fe bcc1 	b.w	4060d4 <_malloc_r>
  407752:	f01e 0f01 	tst.w	lr, #1
  407756:	d18e      	bne.n	407676 <_realloc_r+0x5a>
  407758:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40775c:	eba9 0a01 	sub.w	sl, r9, r1
  407760:	f8da 1004 	ldr.w	r1, [sl, #4]
  407764:	f021 0103 	bic.w	r1, r1, #3
  407768:	440b      	add	r3, r1
  40776a:	4423      	add	r3, r4
  40776c:	4293      	cmp	r3, r2
  40776e:	db25      	blt.n	4077bc <_realloc_r+0x1a0>
  407770:	68c2      	ldr	r2, [r0, #12]
  407772:	6881      	ldr	r1, [r0, #8]
  407774:	4656      	mov	r6, sl
  407776:	60ca      	str	r2, [r1, #12]
  407778:	6091      	str	r1, [r2, #8]
  40777a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40777e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407782:	1f22      	subs	r2, r4, #4
  407784:	2a24      	cmp	r2, #36	; 0x24
  407786:	60c1      	str	r1, [r0, #12]
  407788:	6088      	str	r0, [r1, #8]
  40778a:	f200 8094 	bhi.w	4078b6 <_realloc_r+0x29a>
  40778e:	2a13      	cmp	r2, #19
  407790:	d96f      	bls.n	407872 <_realloc_r+0x256>
  407792:	6829      	ldr	r1, [r5, #0]
  407794:	f8ca 1008 	str.w	r1, [sl, #8]
  407798:	6869      	ldr	r1, [r5, #4]
  40779a:	f8ca 100c 	str.w	r1, [sl, #12]
  40779e:	2a1b      	cmp	r2, #27
  4077a0:	f200 80a2 	bhi.w	4078e8 <_realloc_r+0x2cc>
  4077a4:	3508      	adds	r5, #8
  4077a6:	f10a 0210 	add.w	r2, sl, #16
  4077aa:	e063      	b.n	407874 <_realloc_r+0x258>
  4077ac:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4077b0:	eba9 0a03 	sub.w	sl, r9, r3
  4077b4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077b8:	f021 0103 	bic.w	r1, r1, #3
  4077bc:	1863      	adds	r3, r4, r1
  4077be:	4293      	cmp	r3, r2
  4077c0:	f6ff af59 	blt.w	407676 <_realloc_r+0x5a>
  4077c4:	4656      	mov	r6, sl
  4077c6:	e7d8      	b.n	40777a <_realloc_r+0x15e>
  4077c8:	6841      	ldr	r1, [r0, #4]
  4077ca:	f021 0b03 	bic.w	fp, r1, #3
  4077ce:	44a3      	add	fp, r4
  4077d0:	f107 0010 	add.w	r0, r7, #16
  4077d4:	4583      	cmp	fp, r0
  4077d6:	da56      	bge.n	407886 <_realloc_r+0x26a>
  4077d8:	f01e 0f01 	tst.w	lr, #1
  4077dc:	f47f af4b 	bne.w	407676 <_realloc_r+0x5a>
  4077e0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4077e4:	eba9 0a01 	sub.w	sl, r9, r1
  4077e8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4077ec:	f021 0103 	bic.w	r1, r1, #3
  4077f0:	448b      	add	fp, r1
  4077f2:	4558      	cmp	r0, fp
  4077f4:	dce2      	bgt.n	4077bc <_realloc_r+0x1a0>
  4077f6:	4656      	mov	r6, sl
  4077f8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4077fc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407800:	1f22      	subs	r2, r4, #4
  407802:	2a24      	cmp	r2, #36	; 0x24
  407804:	60c1      	str	r1, [r0, #12]
  407806:	6088      	str	r0, [r1, #8]
  407808:	f200 808f 	bhi.w	40792a <_realloc_r+0x30e>
  40780c:	2a13      	cmp	r2, #19
  40780e:	f240 808a 	bls.w	407926 <_realloc_r+0x30a>
  407812:	6829      	ldr	r1, [r5, #0]
  407814:	f8ca 1008 	str.w	r1, [sl, #8]
  407818:	6869      	ldr	r1, [r5, #4]
  40781a:	f8ca 100c 	str.w	r1, [sl, #12]
  40781e:	2a1b      	cmp	r2, #27
  407820:	f200 808a 	bhi.w	407938 <_realloc_r+0x31c>
  407824:	3508      	adds	r5, #8
  407826:	f10a 0210 	add.w	r2, sl, #16
  40782a:	6829      	ldr	r1, [r5, #0]
  40782c:	6011      	str	r1, [r2, #0]
  40782e:	6869      	ldr	r1, [r5, #4]
  407830:	6051      	str	r1, [r2, #4]
  407832:	68a9      	ldr	r1, [r5, #8]
  407834:	6091      	str	r1, [r2, #8]
  407836:	eb0a 0107 	add.w	r1, sl, r7
  40783a:	ebab 0207 	sub.w	r2, fp, r7
  40783e:	f042 0201 	orr.w	r2, r2, #1
  407842:	6099      	str	r1, [r3, #8]
  407844:	604a      	str	r2, [r1, #4]
  407846:	f8da 3004 	ldr.w	r3, [sl, #4]
  40784a:	f003 0301 	and.w	r3, r3, #1
  40784e:	431f      	orrs	r7, r3
  407850:	4640      	mov	r0, r8
  407852:	f8ca 7004 	str.w	r7, [sl, #4]
  407856:	f7ff f813 	bl	406880 <__malloc_unlock>
  40785a:	e751      	b.n	407700 <_realloc_r+0xe4>
  40785c:	682b      	ldr	r3, [r5, #0]
  40785e:	6003      	str	r3, [r0, #0]
  407860:	686b      	ldr	r3, [r5, #4]
  407862:	6043      	str	r3, [r0, #4]
  407864:	2a1b      	cmp	r2, #27
  407866:	d82d      	bhi.n	4078c4 <_realloc_r+0x2a8>
  407868:	f100 0308 	add.w	r3, r0, #8
  40786c:	f105 0208 	add.w	r2, r5, #8
  407870:	e71b      	b.n	4076aa <_realloc_r+0x8e>
  407872:	4632      	mov	r2, r6
  407874:	6829      	ldr	r1, [r5, #0]
  407876:	6011      	str	r1, [r2, #0]
  407878:	6869      	ldr	r1, [r5, #4]
  40787a:	6051      	str	r1, [r2, #4]
  40787c:	68a9      	ldr	r1, [r5, #8]
  40787e:	6091      	str	r1, [r2, #8]
  407880:	461c      	mov	r4, r3
  407882:	46d1      	mov	r9, sl
  407884:	e72a      	b.n	4076dc <_realloc_r+0xc0>
  407886:	eb09 0107 	add.w	r1, r9, r7
  40788a:	ebab 0b07 	sub.w	fp, fp, r7
  40788e:	f04b 0201 	orr.w	r2, fp, #1
  407892:	6099      	str	r1, [r3, #8]
  407894:	604a      	str	r2, [r1, #4]
  407896:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40789a:	f003 0301 	and.w	r3, r3, #1
  40789e:	431f      	orrs	r7, r3
  4078a0:	4640      	mov	r0, r8
  4078a2:	f845 7c04 	str.w	r7, [r5, #-4]
  4078a6:	f7fe ffeb 	bl	406880 <__malloc_unlock>
  4078aa:	462e      	mov	r6, r5
  4078ac:	e728      	b.n	407700 <_realloc_r+0xe4>
  4078ae:	4629      	mov	r1, r5
  4078b0:	f7ff fe50 	bl	407554 <memmove>
  4078b4:	e6ff      	b.n	4076b6 <_realloc_r+0x9a>
  4078b6:	4629      	mov	r1, r5
  4078b8:	4630      	mov	r0, r6
  4078ba:	461c      	mov	r4, r3
  4078bc:	46d1      	mov	r9, sl
  4078be:	f7ff fe49 	bl	407554 <memmove>
  4078c2:	e70b      	b.n	4076dc <_realloc_r+0xc0>
  4078c4:	68ab      	ldr	r3, [r5, #8]
  4078c6:	6083      	str	r3, [r0, #8]
  4078c8:	68eb      	ldr	r3, [r5, #12]
  4078ca:	60c3      	str	r3, [r0, #12]
  4078cc:	2a24      	cmp	r2, #36	; 0x24
  4078ce:	d017      	beq.n	407900 <_realloc_r+0x2e4>
  4078d0:	f100 0310 	add.w	r3, r0, #16
  4078d4:	f105 0210 	add.w	r2, r5, #16
  4078d8:	e6e7      	b.n	4076aa <_realloc_r+0x8e>
  4078da:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4078de:	f023 0303 	bic.w	r3, r3, #3
  4078e2:	441c      	add	r4, r3
  4078e4:	462e      	mov	r6, r5
  4078e6:	e6f9      	b.n	4076dc <_realloc_r+0xc0>
  4078e8:	68a9      	ldr	r1, [r5, #8]
  4078ea:	f8ca 1010 	str.w	r1, [sl, #16]
  4078ee:	68e9      	ldr	r1, [r5, #12]
  4078f0:	f8ca 1014 	str.w	r1, [sl, #20]
  4078f4:	2a24      	cmp	r2, #36	; 0x24
  4078f6:	d00c      	beq.n	407912 <_realloc_r+0x2f6>
  4078f8:	3510      	adds	r5, #16
  4078fa:	f10a 0218 	add.w	r2, sl, #24
  4078fe:	e7b9      	b.n	407874 <_realloc_r+0x258>
  407900:	692b      	ldr	r3, [r5, #16]
  407902:	6103      	str	r3, [r0, #16]
  407904:	696b      	ldr	r3, [r5, #20]
  407906:	6143      	str	r3, [r0, #20]
  407908:	f105 0218 	add.w	r2, r5, #24
  40790c:	f100 0318 	add.w	r3, r0, #24
  407910:	e6cb      	b.n	4076aa <_realloc_r+0x8e>
  407912:	692a      	ldr	r2, [r5, #16]
  407914:	f8ca 2018 	str.w	r2, [sl, #24]
  407918:	696a      	ldr	r2, [r5, #20]
  40791a:	f8ca 201c 	str.w	r2, [sl, #28]
  40791e:	3518      	adds	r5, #24
  407920:	f10a 0220 	add.w	r2, sl, #32
  407924:	e7a6      	b.n	407874 <_realloc_r+0x258>
  407926:	4632      	mov	r2, r6
  407928:	e77f      	b.n	40782a <_realloc_r+0x20e>
  40792a:	4629      	mov	r1, r5
  40792c:	4630      	mov	r0, r6
  40792e:	9301      	str	r3, [sp, #4]
  407930:	f7ff fe10 	bl	407554 <memmove>
  407934:	9b01      	ldr	r3, [sp, #4]
  407936:	e77e      	b.n	407836 <_realloc_r+0x21a>
  407938:	68a9      	ldr	r1, [r5, #8]
  40793a:	f8ca 1010 	str.w	r1, [sl, #16]
  40793e:	68e9      	ldr	r1, [r5, #12]
  407940:	f8ca 1014 	str.w	r1, [sl, #20]
  407944:	2a24      	cmp	r2, #36	; 0x24
  407946:	d003      	beq.n	407950 <_realloc_r+0x334>
  407948:	3510      	adds	r5, #16
  40794a:	f10a 0218 	add.w	r2, sl, #24
  40794e:	e76c      	b.n	40782a <_realloc_r+0x20e>
  407950:	692a      	ldr	r2, [r5, #16]
  407952:	f8ca 2018 	str.w	r2, [sl, #24]
  407956:	696a      	ldr	r2, [r5, #20]
  407958:	f8ca 201c 	str.w	r2, [sl, #28]
  40795c:	3518      	adds	r5, #24
  40795e:	f10a 0220 	add.w	r2, sl, #32
  407962:	e762      	b.n	40782a <_realloc_r+0x20e>
  407964:	20000444 	.word	0x20000444

00407968 <__ascii_wctomb>:
  407968:	b121      	cbz	r1, 407974 <__ascii_wctomb+0xc>
  40796a:	2aff      	cmp	r2, #255	; 0xff
  40796c:	d804      	bhi.n	407978 <__ascii_wctomb+0x10>
  40796e:	700a      	strb	r2, [r1, #0]
  407970:	2001      	movs	r0, #1
  407972:	4770      	bx	lr
  407974:	4608      	mov	r0, r1
  407976:	4770      	bx	lr
  407978:	238a      	movs	r3, #138	; 0x8a
  40797a:	6003      	str	r3, [r0, #0]
  40797c:	f04f 30ff 	mov.w	r0, #4294967295
  407980:	4770      	bx	lr
  407982:	bf00      	nop

00407984 <__aeabi_drsub>:
  407984:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407988:	e002      	b.n	407990 <__adddf3>
  40798a:	bf00      	nop

0040798c <__aeabi_dsub>:
  40798c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407990 <__adddf3>:
  407990:	b530      	push	{r4, r5, lr}
  407992:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407996:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40799a:	ea94 0f05 	teq	r4, r5
  40799e:	bf08      	it	eq
  4079a0:	ea90 0f02 	teqeq	r0, r2
  4079a4:	bf1f      	itttt	ne
  4079a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4079aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4079ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4079b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4079b6:	f000 80e2 	beq.w	407b7e <__adddf3+0x1ee>
  4079ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4079be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4079c2:	bfb8      	it	lt
  4079c4:	426d      	neglt	r5, r5
  4079c6:	dd0c      	ble.n	4079e2 <__adddf3+0x52>
  4079c8:	442c      	add	r4, r5
  4079ca:	ea80 0202 	eor.w	r2, r0, r2
  4079ce:	ea81 0303 	eor.w	r3, r1, r3
  4079d2:	ea82 0000 	eor.w	r0, r2, r0
  4079d6:	ea83 0101 	eor.w	r1, r3, r1
  4079da:	ea80 0202 	eor.w	r2, r0, r2
  4079de:	ea81 0303 	eor.w	r3, r1, r3
  4079e2:	2d36      	cmp	r5, #54	; 0x36
  4079e4:	bf88      	it	hi
  4079e6:	bd30      	pophi	{r4, r5, pc}
  4079e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4079ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4079f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4079f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4079f8:	d002      	beq.n	407a00 <__adddf3+0x70>
  4079fa:	4240      	negs	r0, r0
  4079fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407a00:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407a04:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407a08:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407a0c:	d002      	beq.n	407a14 <__adddf3+0x84>
  407a0e:	4252      	negs	r2, r2
  407a10:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407a14:	ea94 0f05 	teq	r4, r5
  407a18:	f000 80a7 	beq.w	407b6a <__adddf3+0x1da>
  407a1c:	f1a4 0401 	sub.w	r4, r4, #1
  407a20:	f1d5 0e20 	rsbs	lr, r5, #32
  407a24:	db0d      	blt.n	407a42 <__adddf3+0xb2>
  407a26:	fa02 fc0e 	lsl.w	ip, r2, lr
  407a2a:	fa22 f205 	lsr.w	r2, r2, r5
  407a2e:	1880      	adds	r0, r0, r2
  407a30:	f141 0100 	adc.w	r1, r1, #0
  407a34:	fa03 f20e 	lsl.w	r2, r3, lr
  407a38:	1880      	adds	r0, r0, r2
  407a3a:	fa43 f305 	asr.w	r3, r3, r5
  407a3e:	4159      	adcs	r1, r3
  407a40:	e00e      	b.n	407a60 <__adddf3+0xd0>
  407a42:	f1a5 0520 	sub.w	r5, r5, #32
  407a46:	f10e 0e20 	add.w	lr, lr, #32
  407a4a:	2a01      	cmp	r2, #1
  407a4c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407a50:	bf28      	it	cs
  407a52:	f04c 0c02 	orrcs.w	ip, ip, #2
  407a56:	fa43 f305 	asr.w	r3, r3, r5
  407a5a:	18c0      	adds	r0, r0, r3
  407a5c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407a60:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407a64:	d507      	bpl.n	407a76 <__adddf3+0xe6>
  407a66:	f04f 0e00 	mov.w	lr, #0
  407a6a:	f1dc 0c00 	rsbs	ip, ip, #0
  407a6e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407a72:	eb6e 0101 	sbc.w	r1, lr, r1
  407a76:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407a7a:	d31b      	bcc.n	407ab4 <__adddf3+0x124>
  407a7c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407a80:	d30c      	bcc.n	407a9c <__adddf3+0x10c>
  407a82:	0849      	lsrs	r1, r1, #1
  407a84:	ea5f 0030 	movs.w	r0, r0, rrx
  407a88:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407a8c:	f104 0401 	add.w	r4, r4, #1
  407a90:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407a94:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407a98:	f080 809a 	bcs.w	407bd0 <__adddf3+0x240>
  407a9c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407aa0:	bf08      	it	eq
  407aa2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407aa6:	f150 0000 	adcs.w	r0, r0, #0
  407aaa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407aae:	ea41 0105 	orr.w	r1, r1, r5
  407ab2:	bd30      	pop	{r4, r5, pc}
  407ab4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407ab8:	4140      	adcs	r0, r0
  407aba:	eb41 0101 	adc.w	r1, r1, r1
  407abe:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ac2:	f1a4 0401 	sub.w	r4, r4, #1
  407ac6:	d1e9      	bne.n	407a9c <__adddf3+0x10c>
  407ac8:	f091 0f00 	teq	r1, #0
  407acc:	bf04      	itt	eq
  407ace:	4601      	moveq	r1, r0
  407ad0:	2000      	moveq	r0, #0
  407ad2:	fab1 f381 	clz	r3, r1
  407ad6:	bf08      	it	eq
  407ad8:	3320      	addeq	r3, #32
  407ada:	f1a3 030b 	sub.w	r3, r3, #11
  407ade:	f1b3 0220 	subs.w	r2, r3, #32
  407ae2:	da0c      	bge.n	407afe <__adddf3+0x16e>
  407ae4:	320c      	adds	r2, #12
  407ae6:	dd08      	ble.n	407afa <__adddf3+0x16a>
  407ae8:	f102 0c14 	add.w	ip, r2, #20
  407aec:	f1c2 020c 	rsb	r2, r2, #12
  407af0:	fa01 f00c 	lsl.w	r0, r1, ip
  407af4:	fa21 f102 	lsr.w	r1, r1, r2
  407af8:	e00c      	b.n	407b14 <__adddf3+0x184>
  407afa:	f102 0214 	add.w	r2, r2, #20
  407afe:	bfd8      	it	le
  407b00:	f1c2 0c20 	rsble	ip, r2, #32
  407b04:	fa01 f102 	lsl.w	r1, r1, r2
  407b08:	fa20 fc0c 	lsr.w	ip, r0, ip
  407b0c:	bfdc      	itt	le
  407b0e:	ea41 010c 	orrle.w	r1, r1, ip
  407b12:	4090      	lslle	r0, r2
  407b14:	1ae4      	subs	r4, r4, r3
  407b16:	bfa2      	ittt	ge
  407b18:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407b1c:	4329      	orrge	r1, r5
  407b1e:	bd30      	popge	{r4, r5, pc}
  407b20:	ea6f 0404 	mvn.w	r4, r4
  407b24:	3c1f      	subs	r4, #31
  407b26:	da1c      	bge.n	407b62 <__adddf3+0x1d2>
  407b28:	340c      	adds	r4, #12
  407b2a:	dc0e      	bgt.n	407b4a <__adddf3+0x1ba>
  407b2c:	f104 0414 	add.w	r4, r4, #20
  407b30:	f1c4 0220 	rsb	r2, r4, #32
  407b34:	fa20 f004 	lsr.w	r0, r0, r4
  407b38:	fa01 f302 	lsl.w	r3, r1, r2
  407b3c:	ea40 0003 	orr.w	r0, r0, r3
  407b40:	fa21 f304 	lsr.w	r3, r1, r4
  407b44:	ea45 0103 	orr.w	r1, r5, r3
  407b48:	bd30      	pop	{r4, r5, pc}
  407b4a:	f1c4 040c 	rsb	r4, r4, #12
  407b4e:	f1c4 0220 	rsb	r2, r4, #32
  407b52:	fa20 f002 	lsr.w	r0, r0, r2
  407b56:	fa01 f304 	lsl.w	r3, r1, r4
  407b5a:	ea40 0003 	orr.w	r0, r0, r3
  407b5e:	4629      	mov	r1, r5
  407b60:	bd30      	pop	{r4, r5, pc}
  407b62:	fa21 f004 	lsr.w	r0, r1, r4
  407b66:	4629      	mov	r1, r5
  407b68:	bd30      	pop	{r4, r5, pc}
  407b6a:	f094 0f00 	teq	r4, #0
  407b6e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407b72:	bf06      	itte	eq
  407b74:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407b78:	3401      	addeq	r4, #1
  407b7a:	3d01      	subne	r5, #1
  407b7c:	e74e      	b.n	407a1c <__adddf3+0x8c>
  407b7e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407b82:	bf18      	it	ne
  407b84:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407b88:	d029      	beq.n	407bde <__adddf3+0x24e>
  407b8a:	ea94 0f05 	teq	r4, r5
  407b8e:	bf08      	it	eq
  407b90:	ea90 0f02 	teqeq	r0, r2
  407b94:	d005      	beq.n	407ba2 <__adddf3+0x212>
  407b96:	ea54 0c00 	orrs.w	ip, r4, r0
  407b9a:	bf04      	itt	eq
  407b9c:	4619      	moveq	r1, r3
  407b9e:	4610      	moveq	r0, r2
  407ba0:	bd30      	pop	{r4, r5, pc}
  407ba2:	ea91 0f03 	teq	r1, r3
  407ba6:	bf1e      	ittt	ne
  407ba8:	2100      	movne	r1, #0
  407baa:	2000      	movne	r0, #0
  407bac:	bd30      	popne	{r4, r5, pc}
  407bae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407bb2:	d105      	bne.n	407bc0 <__adddf3+0x230>
  407bb4:	0040      	lsls	r0, r0, #1
  407bb6:	4149      	adcs	r1, r1
  407bb8:	bf28      	it	cs
  407bba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407bbe:	bd30      	pop	{r4, r5, pc}
  407bc0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407bc4:	bf3c      	itt	cc
  407bc6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407bca:	bd30      	popcc	{r4, r5, pc}
  407bcc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407bd0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407bd4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407bd8:	f04f 0000 	mov.w	r0, #0
  407bdc:	bd30      	pop	{r4, r5, pc}
  407bde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407be2:	bf1a      	itte	ne
  407be4:	4619      	movne	r1, r3
  407be6:	4610      	movne	r0, r2
  407be8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407bec:	bf1c      	itt	ne
  407bee:	460b      	movne	r3, r1
  407bf0:	4602      	movne	r2, r0
  407bf2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407bf6:	bf06      	itte	eq
  407bf8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407bfc:	ea91 0f03 	teqeq	r1, r3
  407c00:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407c04:	bd30      	pop	{r4, r5, pc}
  407c06:	bf00      	nop

00407c08 <__aeabi_ui2d>:
  407c08:	f090 0f00 	teq	r0, #0
  407c0c:	bf04      	itt	eq
  407c0e:	2100      	moveq	r1, #0
  407c10:	4770      	bxeq	lr
  407c12:	b530      	push	{r4, r5, lr}
  407c14:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407c18:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407c1c:	f04f 0500 	mov.w	r5, #0
  407c20:	f04f 0100 	mov.w	r1, #0
  407c24:	e750      	b.n	407ac8 <__adddf3+0x138>
  407c26:	bf00      	nop

00407c28 <__aeabi_i2d>:
  407c28:	f090 0f00 	teq	r0, #0
  407c2c:	bf04      	itt	eq
  407c2e:	2100      	moveq	r1, #0
  407c30:	4770      	bxeq	lr
  407c32:	b530      	push	{r4, r5, lr}
  407c34:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407c38:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407c3c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407c40:	bf48      	it	mi
  407c42:	4240      	negmi	r0, r0
  407c44:	f04f 0100 	mov.w	r1, #0
  407c48:	e73e      	b.n	407ac8 <__adddf3+0x138>
  407c4a:	bf00      	nop

00407c4c <__aeabi_f2d>:
  407c4c:	0042      	lsls	r2, r0, #1
  407c4e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407c52:	ea4f 0131 	mov.w	r1, r1, rrx
  407c56:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407c5a:	bf1f      	itttt	ne
  407c5c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407c60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407c64:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407c68:	4770      	bxne	lr
  407c6a:	f092 0f00 	teq	r2, #0
  407c6e:	bf14      	ite	ne
  407c70:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407c74:	4770      	bxeq	lr
  407c76:	b530      	push	{r4, r5, lr}
  407c78:	f44f 7460 	mov.w	r4, #896	; 0x380
  407c7c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407c80:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407c84:	e720      	b.n	407ac8 <__adddf3+0x138>
  407c86:	bf00      	nop

00407c88 <__aeabi_ul2d>:
  407c88:	ea50 0201 	orrs.w	r2, r0, r1
  407c8c:	bf08      	it	eq
  407c8e:	4770      	bxeq	lr
  407c90:	b530      	push	{r4, r5, lr}
  407c92:	f04f 0500 	mov.w	r5, #0
  407c96:	e00a      	b.n	407cae <__aeabi_l2d+0x16>

00407c98 <__aeabi_l2d>:
  407c98:	ea50 0201 	orrs.w	r2, r0, r1
  407c9c:	bf08      	it	eq
  407c9e:	4770      	bxeq	lr
  407ca0:	b530      	push	{r4, r5, lr}
  407ca2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407ca6:	d502      	bpl.n	407cae <__aeabi_l2d+0x16>
  407ca8:	4240      	negs	r0, r0
  407caa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407cae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407cb2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407cb6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407cba:	f43f aedc 	beq.w	407a76 <__adddf3+0xe6>
  407cbe:	f04f 0203 	mov.w	r2, #3
  407cc2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407cc6:	bf18      	it	ne
  407cc8:	3203      	addne	r2, #3
  407cca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407cce:	bf18      	it	ne
  407cd0:	3203      	addne	r2, #3
  407cd2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407cd6:	f1c2 0320 	rsb	r3, r2, #32
  407cda:	fa00 fc03 	lsl.w	ip, r0, r3
  407cde:	fa20 f002 	lsr.w	r0, r0, r2
  407ce2:	fa01 fe03 	lsl.w	lr, r1, r3
  407ce6:	ea40 000e 	orr.w	r0, r0, lr
  407cea:	fa21 f102 	lsr.w	r1, r1, r2
  407cee:	4414      	add	r4, r2
  407cf0:	e6c1      	b.n	407a76 <__adddf3+0xe6>
  407cf2:	bf00      	nop

00407cf4 <__aeabi_dmul>:
  407cf4:	b570      	push	{r4, r5, r6, lr}
  407cf6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407cfa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407cfe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407d02:	bf1d      	ittte	ne
  407d04:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407d08:	ea94 0f0c 	teqne	r4, ip
  407d0c:	ea95 0f0c 	teqne	r5, ip
  407d10:	f000 f8de 	bleq	407ed0 <__aeabi_dmul+0x1dc>
  407d14:	442c      	add	r4, r5
  407d16:	ea81 0603 	eor.w	r6, r1, r3
  407d1a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407d1e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407d22:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407d26:	bf18      	it	ne
  407d28:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407d2c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407d30:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407d34:	d038      	beq.n	407da8 <__aeabi_dmul+0xb4>
  407d36:	fba0 ce02 	umull	ip, lr, r0, r2
  407d3a:	f04f 0500 	mov.w	r5, #0
  407d3e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407d42:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407d46:	fbe0 e503 	umlal	lr, r5, r0, r3
  407d4a:	f04f 0600 	mov.w	r6, #0
  407d4e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407d52:	f09c 0f00 	teq	ip, #0
  407d56:	bf18      	it	ne
  407d58:	f04e 0e01 	orrne.w	lr, lr, #1
  407d5c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407d60:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407d64:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407d68:	d204      	bcs.n	407d74 <__aeabi_dmul+0x80>
  407d6a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407d6e:	416d      	adcs	r5, r5
  407d70:	eb46 0606 	adc.w	r6, r6, r6
  407d74:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407d78:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407d7c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407d80:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407d84:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407d88:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407d8c:	bf88      	it	hi
  407d8e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407d92:	d81e      	bhi.n	407dd2 <__aeabi_dmul+0xde>
  407d94:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407d98:	bf08      	it	eq
  407d9a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407d9e:	f150 0000 	adcs.w	r0, r0, #0
  407da2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407da6:	bd70      	pop	{r4, r5, r6, pc}
  407da8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407dac:	ea46 0101 	orr.w	r1, r6, r1
  407db0:	ea40 0002 	orr.w	r0, r0, r2
  407db4:	ea81 0103 	eor.w	r1, r1, r3
  407db8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407dbc:	bfc2      	ittt	gt
  407dbe:	ebd4 050c 	rsbsgt	r5, r4, ip
  407dc2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407dc6:	bd70      	popgt	{r4, r5, r6, pc}
  407dc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407dcc:	f04f 0e00 	mov.w	lr, #0
  407dd0:	3c01      	subs	r4, #1
  407dd2:	f300 80ab 	bgt.w	407f2c <__aeabi_dmul+0x238>
  407dd6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407dda:	bfde      	ittt	le
  407ddc:	2000      	movle	r0, #0
  407dde:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407de2:	bd70      	pople	{r4, r5, r6, pc}
  407de4:	f1c4 0400 	rsb	r4, r4, #0
  407de8:	3c20      	subs	r4, #32
  407dea:	da35      	bge.n	407e58 <__aeabi_dmul+0x164>
  407dec:	340c      	adds	r4, #12
  407dee:	dc1b      	bgt.n	407e28 <__aeabi_dmul+0x134>
  407df0:	f104 0414 	add.w	r4, r4, #20
  407df4:	f1c4 0520 	rsb	r5, r4, #32
  407df8:	fa00 f305 	lsl.w	r3, r0, r5
  407dfc:	fa20 f004 	lsr.w	r0, r0, r4
  407e00:	fa01 f205 	lsl.w	r2, r1, r5
  407e04:	ea40 0002 	orr.w	r0, r0, r2
  407e08:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407e0c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407e10:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407e14:	fa21 f604 	lsr.w	r6, r1, r4
  407e18:	eb42 0106 	adc.w	r1, r2, r6
  407e1c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e20:	bf08      	it	eq
  407e22:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e26:	bd70      	pop	{r4, r5, r6, pc}
  407e28:	f1c4 040c 	rsb	r4, r4, #12
  407e2c:	f1c4 0520 	rsb	r5, r4, #32
  407e30:	fa00 f304 	lsl.w	r3, r0, r4
  407e34:	fa20 f005 	lsr.w	r0, r0, r5
  407e38:	fa01 f204 	lsl.w	r2, r1, r4
  407e3c:	ea40 0002 	orr.w	r0, r0, r2
  407e40:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407e44:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407e48:	f141 0100 	adc.w	r1, r1, #0
  407e4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e50:	bf08      	it	eq
  407e52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e56:	bd70      	pop	{r4, r5, r6, pc}
  407e58:	f1c4 0520 	rsb	r5, r4, #32
  407e5c:	fa00 f205 	lsl.w	r2, r0, r5
  407e60:	ea4e 0e02 	orr.w	lr, lr, r2
  407e64:	fa20 f304 	lsr.w	r3, r0, r4
  407e68:	fa01 f205 	lsl.w	r2, r1, r5
  407e6c:	ea43 0302 	orr.w	r3, r3, r2
  407e70:	fa21 f004 	lsr.w	r0, r1, r4
  407e74:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407e78:	fa21 f204 	lsr.w	r2, r1, r4
  407e7c:	ea20 0002 	bic.w	r0, r0, r2
  407e80:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407e84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407e88:	bf08      	it	eq
  407e8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407e8e:	bd70      	pop	{r4, r5, r6, pc}
  407e90:	f094 0f00 	teq	r4, #0
  407e94:	d10f      	bne.n	407eb6 <__aeabi_dmul+0x1c2>
  407e96:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407e9a:	0040      	lsls	r0, r0, #1
  407e9c:	eb41 0101 	adc.w	r1, r1, r1
  407ea0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407ea4:	bf08      	it	eq
  407ea6:	3c01      	subeq	r4, #1
  407ea8:	d0f7      	beq.n	407e9a <__aeabi_dmul+0x1a6>
  407eaa:	ea41 0106 	orr.w	r1, r1, r6
  407eae:	f095 0f00 	teq	r5, #0
  407eb2:	bf18      	it	ne
  407eb4:	4770      	bxne	lr
  407eb6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407eba:	0052      	lsls	r2, r2, #1
  407ebc:	eb43 0303 	adc.w	r3, r3, r3
  407ec0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407ec4:	bf08      	it	eq
  407ec6:	3d01      	subeq	r5, #1
  407ec8:	d0f7      	beq.n	407eba <__aeabi_dmul+0x1c6>
  407eca:	ea43 0306 	orr.w	r3, r3, r6
  407ece:	4770      	bx	lr
  407ed0:	ea94 0f0c 	teq	r4, ip
  407ed4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407ed8:	bf18      	it	ne
  407eda:	ea95 0f0c 	teqne	r5, ip
  407ede:	d00c      	beq.n	407efa <__aeabi_dmul+0x206>
  407ee0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407ee4:	bf18      	it	ne
  407ee6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407eea:	d1d1      	bne.n	407e90 <__aeabi_dmul+0x19c>
  407eec:	ea81 0103 	eor.w	r1, r1, r3
  407ef0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407ef4:	f04f 0000 	mov.w	r0, #0
  407ef8:	bd70      	pop	{r4, r5, r6, pc}
  407efa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407efe:	bf06      	itte	eq
  407f00:	4610      	moveq	r0, r2
  407f02:	4619      	moveq	r1, r3
  407f04:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407f08:	d019      	beq.n	407f3e <__aeabi_dmul+0x24a>
  407f0a:	ea94 0f0c 	teq	r4, ip
  407f0e:	d102      	bne.n	407f16 <__aeabi_dmul+0x222>
  407f10:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407f14:	d113      	bne.n	407f3e <__aeabi_dmul+0x24a>
  407f16:	ea95 0f0c 	teq	r5, ip
  407f1a:	d105      	bne.n	407f28 <__aeabi_dmul+0x234>
  407f1c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407f20:	bf1c      	itt	ne
  407f22:	4610      	movne	r0, r2
  407f24:	4619      	movne	r1, r3
  407f26:	d10a      	bne.n	407f3e <__aeabi_dmul+0x24a>
  407f28:	ea81 0103 	eor.w	r1, r1, r3
  407f2c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407f30:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407f34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407f38:	f04f 0000 	mov.w	r0, #0
  407f3c:	bd70      	pop	{r4, r5, r6, pc}
  407f3e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407f42:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407f46:	bd70      	pop	{r4, r5, r6, pc}

00407f48 <__aeabi_ddiv>:
  407f48:	b570      	push	{r4, r5, r6, lr}
  407f4a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407f4e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407f52:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407f56:	bf1d      	ittte	ne
  407f58:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407f5c:	ea94 0f0c 	teqne	r4, ip
  407f60:	ea95 0f0c 	teqne	r5, ip
  407f64:	f000 f8a7 	bleq	4080b6 <__aeabi_ddiv+0x16e>
  407f68:	eba4 0405 	sub.w	r4, r4, r5
  407f6c:	ea81 0e03 	eor.w	lr, r1, r3
  407f70:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407f74:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407f78:	f000 8088 	beq.w	40808c <__aeabi_ddiv+0x144>
  407f7c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407f80:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407f84:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407f88:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407f8c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407f90:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407f94:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407f98:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407f9c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407fa0:	429d      	cmp	r5, r3
  407fa2:	bf08      	it	eq
  407fa4:	4296      	cmpeq	r6, r2
  407fa6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407faa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407fae:	d202      	bcs.n	407fb6 <__aeabi_ddiv+0x6e>
  407fb0:	085b      	lsrs	r3, r3, #1
  407fb2:	ea4f 0232 	mov.w	r2, r2, rrx
  407fb6:	1ab6      	subs	r6, r6, r2
  407fb8:	eb65 0503 	sbc.w	r5, r5, r3
  407fbc:	085b      	lsrs	r3, r3, #1
  407fbe:	ea4f 0232 	mov.w	r2, r2, rrx
  407fc2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407fc6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407fca:	ebb6 0e02 	subs.w	lr, r6, r2
  407fce:	eb75 0e03 	sbcs.w	lr, r5, r3
  407fd2:	bf22      	ittt	cs
  407fd4:	1ab6      	subcs	r6, r6, r2
  407fd6:	4675      	movcs	r5, lr
  407fd8:	ea40 000c 	orrcs.w	r0, r0, ip
  407fdc:	085b      	lsrs	r3, r3, #1
  407fde:	ea4f 0232 	mov.w	r2, r2, rrx
  407fe2:	ebb6 0e02 	subs.w	lr, r6, r2
  407fe6:	eb75 0e03 	sbcs.w	lr, r5, r3
  407fea:	bf22      	ittt	cs
  407fec:	1ab6      	subcs	r6, r6, r2
  407fee:	4675      	movcs	r5, lr
  407ff0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407ff4:	085b      	lsrs	r3, r3, #1
  407ff6:	ea4f 0232 	mov.w	r2, r2, rrx
  407ffa:	ebb6 0e02 	subs.w	lr, r6, r2
  407ffe:	eb75 0e03 	sbcs.w	lr, r5, r3
  408002:	bf22      	ittt	cs
  408004:	1ab6      	subcs	r6, r6, r2
  408006:	4675      	movcs	r5, lr
  408008:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40800c:	085b      	lsrs	r3, r3, #1
  40800e:	ea4f 0232 	mov.w	r2, r2, rrx
  408012:	ebb6 0e02 	subs.w	lr, r6, r2
  408016:	eb75 0e03 	sbcs.w	lr, r5, r3
  40801a:	bf22      	ittt	cs
  40801c:	1ab6      	subcs	r6, r6, r2
  40801e:	4675      	movcs	r5, lr
  408020:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408024:	ea55 0e06 	orrs.w	lr, r5, r6
  408028:	d018      	beq.n	40805c <__aeabi_ddiv+0x114>
  40802a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40802e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408032:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408036:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40803a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40803e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408042:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408046:	d1c0      	bne.n	407fca <__aeabi_ddiv+0x82>
  408048:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40804c:	d10b      	bne.n	408066 <__aeabi_ddiv+0x11e>
  40804e:	ea41 0100 	orr.w	r1, r1, r0
  408052:	f04f 0000 	mov.w	r0, #0
  408056:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40805a:	e7b6      	b.n	407fca <__aeabi_ddiv+0x82>
  40805c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408060:	bf04      	itt	eq
  408062:	4301      	orreq	r1, r0
  408064:	2000      	moveq	r0, #0
  408066:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40806a:	bf88      	it	hi
  40806c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408070:	f63f aeaf 	bhi.w	407dd2 <__aeabi_dmul+0xde>
  408074:	ebb5 0c03 	subs.w	ip, r5, r3
  408078:	bf04      	itt	eq
  40807a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40807e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408082:	f150 0000 	adcs.w	r0, r0, #0
  408086:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40808a:	bd70      	pop	{r4, r5, r6, pc}
  40808c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408090:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408094:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408098:	bfc2      	ittt	gt
  40809a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40809e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4080a2:	bd70      	popgt	{r4, r5, r6, pc}
  4080a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080a8:	f04f 0e00 	mov.w	lr, #0
  4080ac:	3c01      	subs	r4, #1
  4080ae:	e690      	b.n	407dd2 <__aeabi_dmul+0xde>
  4080b0:	ea45 0e06 	orr.w	lr, r5, r6
  4080b4:	e68d      	b.n	407dd2 <__aeabi_dmul+0xde>
  4080b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4080ba:	ea94 0f0c 	teq	r4, ip
  4080be:	bf08      	it	eq
  4080c0:	ea95 0f0c 	teqeq	r5, ip
  4080c4:	f43f af3b 	beq.w	407f3e <__aeabi_dmul+0x24a>
  4080c8:	ea94 0f0c 	teq	r4, ip
  4080cc:	d10a      	bne.n	4080e4 <__aeabi_ddiv+0x19c>
  4080ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4080d2:	f47f af34 	bne.w	407f3e <__aeabi_dmul+0x24a>
  4080d6:	ea95 0f0c 	teq	r5, ip
  4080da:	f47f af25 	bne.w	407f28 <__aeabi_dmul+0x234>
  4080de:	4610      	mov	r0, r2
  4080e0:	4619      	mov	r1, r3
  4080e2:	e72c      	b.n	407f3e <__aeabi_dmul+0x24a>
  4080e4:	ea95 0f0c 	teq	r5, ip
  4080e8:	d106      	bne.n	4080f8 <__aeabi_ddiv+0x1b0>
  4080ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4080ee:	f43f aefd 	beq.w	407eec <__aeabi_dmul+0x1f8>
  4080f2:	4610      	mov	r0, r2
  4080f4:	4619      	mov	r1, r3
  4080f6:	e722      	b.n	407f3e <__aeabi_dmul+0x24a>
  4080f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4080fc:	bf18      	it	ne
  4080fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408102:	f47f aec5 	bne.w	407e90 <__aeabi_dmul+0x19c>
  408106:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40810a:	f47f af0d 	bne.w	407f28 <__aeabi_dmul+0x234>
  40810e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408112:	f47f aeeb 	bne.w	407eec <__aeabi_dmul+0x1f8>
  408116:	e712      	b.n	407f3e <__aeabi_dmul+0x24a>

00408118 <__gedf2>:
  408118:	f04f 3cff 	mov.w	ip, #4294967295
  40811c:	e006      	b.n	40812c <__cmpdf2+0x4>
  40811e:	bf00      	nop

00408120 <__ledf2>:
  408120:	f04f 0c01 	mov.w	ip, #1
  408124:	e002      	b.n	40812c <__cmpdf2+0x4>
  408126:	bf00      	nop

00408128 <__cmpdf2>:
  408128:	f04f 0c01 	mov.w	ip, #1
  40812c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408130:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408134:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408138:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40813c:	bf18      	it	ne
  40813e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408142:	d01b      	beq.n	40817c <__cmpdf2+0x54>
  408144:	b001      	add	sp, #4
  408146:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40814a:	bf0c      	ite	eq
  40814c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408150:	ea91 0f03 	teqne	r1, r3
  408154:	bf02      	ittt	eq
  408156:	ea90 0f02 	teqeq	r0, r2
  40815a:	2000      	moveq	r0, #0
  40815c:	4770      	bxeq	lr
  40815e:	f110 0f00 	cmn.w	r0, #0
  408162:	ea91 0f03 	teq	r1, r3
  408166:	bf58      	it	pl
  408168:	4299      	cmppl	r1, r3
  40816a:	bf08      	it	eq
  40816c:	4290      	cmpeq	r0, r2
  40816e:	bf2c      	ite	cs
  408170:	17d8      	asrcs	r0, r3, #31
  408172:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408176:	f040 0001 	orr.w	r0, r0, #1
  40817a:	4770      	bx	lr
  40817c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408180:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408184:	d102      	bne.n	40818c <__cmpdf2+0x64>
  408186:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40818a:	d107      	bne.n	40819c <__cmpdf2+0x74>
  40818c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408190:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408194:	d1d6      	bne.n	408144 <__cmpdf2+0x1c>
  408196:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40819a:	d0d3      	beq.n	408144 <__cmpdf2+0x1c>
  40819c:	f85d 0b04 	ldr.w	r0, [sp], #4
  4081a0:	4770      	bx	lr
  4081a2:	bf00      	nop

004081a4 <__aeabi_cdrcmple>:
  4081a4:	4684      	mov	ip, r0
  4081a6:	4610      	mov	r0, r2
  4081a8:	4662      	mov	r2, ip
  4081aa:	468c      	mov	ip, r1
  4081ac:	4619      	mov	r1, r3
  4081ae:	4663      	mov	r3, ip
  4081b0:	e000      	b.n	4081b4 <__aeabi_cdcmpeq>
  4081b2:	bf00      	nop

004081b4 <__aeabi_cdcmpeq>:
  4081b4:	b501      	push	{r0, lr}
  4081b6:	f7ff ffb7 	bl	408128 <__cmpdf2>
  4081ba:	2800      	cmp	r0, #0
  4081bc:	bf48      	it	mi
  4081be:	f110 0f00 	cmnmi.w	r0, #0
  4081c2:	bd01      	pop	{r0, pc}

004081c4 <__aeabi_dcmpeq>:
  4081c4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4081c8:	f7ff fff4 	bl	4081b4 <__aeabi_cdcmpeq>
  4081cc:	bf0c      	ite	eq
  4081ce:	2001      	moveq	r0, #1
  4081d0:	2000      	movne	r0, #0
  4081d2:	f85d fb08 	ldr.w	pc, [sp], #8
  4081d6:	bf00      	nop

004081d8 <__aeabi_dcmplt>:
  4081d8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4081dc:	f7ff ffea 	bl	4081b4 <__aeabi_cdcmpeq>
  4081e0:	bf34      	ite	cc
  4081e2:	2001      	movcc	r0, #1
  4081e4:	2000      	movcs	r0, #0
  4081e6:	f85d fb08 	ldr.w	pc, [sp], #8
  4081ea:	bf00      	nop

004081ec <__aeabi_dcmple>:
  4081ec:	f84d ed08 	str.w	lr, [sp, #-8]!
  4081f0:	f7ff ffe0 	bl	4081b4 <__aeabi_cdcmpeq>
  4081f4:	bf94      	ite	ls
  4081f6:	2001      	movls	r0, #1
  4081f8:	2000      	movhi	r0, #0
  4081fa:	f85d fb08 	ldr.w	pc, [sp], #8
  4081fe:	bf00      	nop

00408200 <__aeabi_dcmpge>:
  408200:	f84d ed08 	str.w	lr, [sp, #-8]!
  408204:	f7ff ffce 	bl	4081a4 <__aeabi_cdrcmple>
  408208:	bf94      	ite	ls
  40820a:	2001      	movls	r0, #1
  40820c:	2000      	movhi	r0, #0
  40820e:	f85d fb08 	ldr.w	pc, [sp], #8
  408212:	bf00      	nop

00408214 <__aeabi_dcmpgt>:
  408214:	f84d ed08 	str.w	lr, [sp, #-8]!
  408218:	f7ff ffc4 	bl	4081a4 <__aeabi_cdrcmple>
  40821c:	bf34      	ite	cc
  40821e:	2001      	movcc	r0, #1
  408220:	2000      	movcs	r0, #0
  408222:	f85d fb08 	ldr.w	pc, [sp], #8
  408226:	bf00      	nop

00408228 <__aeabi_dcmpun>:
  408228:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40822c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408230:	d102      	bne.n	408238 <__aeabi_dcmpun+0x10>
  408232:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408236:	d10a      	bne.n	40824e <__aeabi_dcmpun+0x26>
  408238:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40823c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408240:	d102      	bne.n	408248 <__aeabi_dcmpun+0x20>
  408242:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408246:	d102      	bne.n	40824e <__aeabi_dcmpun+0x26>
  408248:	f04f 0000 	mov.w	r0, #0
  40824c:	4770      	bx	lr
  40824e:	f04f 0001 	mov.w	r0, #1
  408252:	4770      	bx	lr

00408254 <__aeabi_d2iz>:
  408254:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408258:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40825c:	d215      	bcs.n	40828a <__aeabi_d2iz+0x36>
  40825e:	d511      	bpl.n	408284 <__aeabi_d2iz+0x30>
  408260:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408264:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408268:	d912      	bls.n	408290 <__aeabi_d2iz+0x3c>
  40826a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40826e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408272:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408276:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40827a:	fa23 f002 	lsr.w	r0, r3, r2
  40827e:	bf18      	it	ne
  408280:	4240      	negne	r0, r0
  408282:	4770      	bx	lr
  408284:	f04f 0000 	mov.w	r0, #0
  408288:	4770      	bx	lr
  40828a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40828e:	d105      	bne.n	40829c <__aeabi_d2iz+0x48>
  408290:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408294:	bf08      	it	eq
  408296:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40829a:	4770      	bx	lr
  40829c:	f04f 0000 	mov.w	r0, #0
  4082a0:	4770      	bx	lr
  4082a2:	bf00      	nop

004082a4 <OV2640_JPEG_INIT>:
  4082a4:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  4082b4:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  4082c4:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  4082d4:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  4082e4:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  4082f4:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408304:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408314:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408324:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408334:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  408344:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  408354:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  408364:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  408374:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  408384:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  408394:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  4083a4:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  4083b4:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  4083c4:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  4083d4:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  4083e4:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  4083f4:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408404:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408414:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408424 <OV2640_YUV422>:
  408424:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408434:	0000 ffff                                   ....

00408438 <OV2640_JPEG>:
  408438:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  408448:	ffff 0000                                   ....

0040844c <OV2640_JPEG_320x240>:
  40844c:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  40845c:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  40846c:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  40847c:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  40848c:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

0040849c <OV2640_JPEG_640x480>:
  40849c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4084ac:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4084bc:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4084cc:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  4084dc:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  4084ec:	ffff 0000                                   ....

004084f0 <OV2640_JPEG_800x600>:
  4084f0:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408500:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408510:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408520:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408530:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  408540:	ffff 0000                                   ....

00408544 <OV2640_JPEG_1024x768>:
  408544:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408554:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408564:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408574:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408584:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

00408594 <OV2640_JPEG_1280x1024>:
  408594:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4085a4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4085b4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4085c4:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4085d4:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  4085e4:	ffff 0000                                   ....

004085e8 <OV2640_JPEG_1600x1200>:
  4085e8:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4085f8:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408608:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408618:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408628:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  408638:	ffff 0000                                   ....

0040863c <OV2640_QVGA_YUV422_10FPS>:
  40863c:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  40864c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40865c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40866c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40867c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40868c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40869c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4086ac:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4086bc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4086cc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4086dc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4086ec:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4086fc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40870c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40871c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040872c <OV2640_QVGA_YUV422_15FPS>:
  40872c:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  40873c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40874c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40875c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40876c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40877c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40878c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40879c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4087ac:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4087bc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4087cc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4087dc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4087ec:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4087fc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40880c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040881c <OV2640_QVGA_YUV422_20FPS>:
  40881c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  40882c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40883c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40884c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40885c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40886c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40887c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40888c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40889c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  4088ac:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4088bc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4088cc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4088dc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4088ec:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  4088fc:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040890c <OV2640_QVGA_YUV422_30FPS>:
  40890c:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  40891c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40892c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  40893c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  40894c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  40895c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  40896c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40897c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40898c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40899c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  4089ac:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  4089bc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  4089cc:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4089dc:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  4089ec:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004089fc <OV2640_QVGA_RGB888>:
  4089fc:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408a0c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408a1c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408a2c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408a3c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408a4c:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408a5c:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408a6c:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408a7c:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408a8c:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408a9c:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408aac:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408abc:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408acc:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408adc:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408aec:	0228 ffff                                   (...

00408af0 <OV2640_QQVGA_YUV422>:
  408af0:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408b00:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408b10:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408b20:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408b30:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408b40:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408b50:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408b60:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408b70:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408b80:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408b90:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408ba0:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408bb0:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408bc0:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408bd0:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408be0:	00d9 ffff                                   ....

00408be4 <OV2640_QQVGA_RGB888>:
  408be4:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408bf4:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408c04:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408c14:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408c24:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408c34:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408c44:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408c54:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408c64:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408c74:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408c84:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408c94:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408ca4:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408cb4:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  408cc4:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408cd4:	0228 ffff                                   (...

00408cd8 <OV2640_TEST_PATTERN>:
  408cd8:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408ce8:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408cf8:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408d08:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408d18:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408d28:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408d38:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  408d48:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  408d58:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  408d68:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  408d78:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  408d88:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  408d98:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  408da8:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  408db8:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  408dc8:	0228 ffff                                   (...

00408dcc <OV2640_VGA_YUV422_20FPS>:
  408dcc:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408ddc:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408dec:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408dfc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408e0c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408e1c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408e2c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408e3c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408e4c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408e5c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408e6c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408e7c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408e8c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408e9c:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  408eac:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  408ebc:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...
  408ed4:	7453 7261 2074 7274 6e61 6673 7265 0000     Start transfer..
  408ee4:	6f4e 656e 0000 0000 6c43 6569 746e 6e20     None....Client n
  408ef4:	746f 6320 6e6f 656e 7463 6465 0000 0000     ot connected....
  408f04:	6557 7362 636f 656b 2074 6f63 6e6e 6365     Websocket connec
  408f14:	6574 0064 6d69 6761 5f65 7274 6e61 6673     ted.image_transf
  408f24:	7265 2520 0d64 000a 6573 2074 7973 6320     er %d...set sy c
  408f34:	7020 6f20 6666 0a0d 0000 0000 6573 2074      p off......set 
  408f44:	7973 6320 6520 6f20 6666 0a0d 0000 0000     sy c e off......
  408f54:	6573 7574 2070 6577 0d62 000a 6f70 6c6c     setup web...poll
  408f64:	6120 6c6c 0a0d 0000                          all....

00408f6c <_global_impure_ptr>:
  408f6c:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  408f7c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  408f8c:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  408f9c:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  408fac:	296c 0000 0030 0000                         l)..0...

00408fb4 <blanks.7223>:
  408fb4:	2020 2020 2020 2020 2020 2020 2020 2020                     

00408fc4 <zeroes.7224>:
  408fc4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408fd4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408fe4:	0000 0000                                   ....

00408fe8 <__mprec_bigtens>:
  408fe8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408ff8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409008:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409010 <__mprec_tens>:
  409010:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409020:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409030:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409040:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409050:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409060:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409070:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409080:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409090:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4090a0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4090b0:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4090c0:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4090d0:	9db4 79d9 7843 44ea                         ...yCx.D

004090d8 <p05.6055>:
  4090d8:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4090e8:	4f50 4953 0058 0000 002e 0000               POSIX.......

004090f4 <_ctype_>:
  4090f4:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409104:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409114:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409124:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409134:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409144:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409154:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  409164:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  409174:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004091f8 <_init>:
  4091f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4091fa:	bf00      	nop
  4091fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4091fe:	bc08      	pop	{r3}
  409200:	469e      	mov	lr, r3
  409202:	4770      	bx	lr

00409204 <__init_array_start>:
  409204:	004050dd 	.word	0x004050dd

00409208 <__frame_dummy_init_array_entry>:
  409208:	004000f1                                ..@.

0040920c <_fini>:
  40920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40920e:	bf00      	nop
  409210:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409212:	bc08      	pop	{r3}
  409214:	469e      	mov	lr, r3
  409216:	4770      	bx	lr

00409218 <__fini_array_start>:
  409218:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	954c 2001                                   L.. 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	7969 0040 7529 0040 0000 0000 90f4 0040     iy@.)u@.......@.
20000944:	90f0 0040 8f90 0040 8f90 0040 8f90 0040     ..@...@...@...@.
20000954:	8f90 0040 8f90 0040 8f90 0040 8f90 0040     ..@...@...@...@.
20000964:	8f90 0040 8f90 0040 ffff ffff ffff ffff     ..@...@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
