#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue May 10 21:53:01 2022
# Process ID: 5782
# Current directory: /home/arieli/ece520/ece520-finalproject
# Command line: vivado
# Log file: /home/arieli/ece520/ece520-finalproject/vivado.log
# Journal file: /home/arieli/ece520/ece520-finalproject/vivado.jou
# Running On: ariM, OS: Linux, CPU Frequency: 2900.000 MHz, CPU Physical cores: 2, Host memory: 8210 MB
#-----------------------------------------------------------
start_gui
create_project trafficgen /home/arieli/ece520/ece520-finalproject/HW/trafficgen -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
create_peripheral user.org user trafficgen 1.0 -dir /home/arieli/ece520/ece520-finalproject/HW/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core user.org:user:trafficgen:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core user.org:user:trafficgen:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core user.org:user:trafficgen:1.0]
write_peripheral [ipx::find_open_core user.org:user:trafficgen:1.0]
set_property  ip_repo_paths  /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0 [current_project]
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name edit_trafficgen_v1_0 -directory /home/arieli/ece520/ece520-finalproject/HW/ip_repo /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -copy_to /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0/src /home/arieli/ece520/ece520-finalproject/trafficgen/trafficgen_tb.v
update_compile_order -fileset sim_1
set_property library xil_defaultlib [get_files  /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0/hdl/trafficgen_v1_0_M00_AXIS.v]
update_compile_order -fileset sim_1
set_property library xil_defaultlib [get_files  /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0/hdl/trafficgen_v1_0.v]
set_property library xil_defaultlib [get_files  /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0/hdl/trafficgen_v1_0_S00_AXI.v]
ipx::merge_project_changes files [ipx::current_core]
launch_simulation
source trafficgen_tb.tcl
add_force {/trafficgen_tb/s00_axi_aclk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/trafficgen_tb/s00_axi_wdata} -radix hex {00000001 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
set_property core_revision 2 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /home/arieli/ece520/ece520-finalproject/HW/ip_repo/trafficgen_1.0
