design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/ssrv,ssrv_top,RUN_2025.10.18_10.35.43,flow completed,4h6m30s0ms,1h27m31s0ms,13260.246158929349,67.89315893610001,1326.024615892935,-1,24.0298,6356.91,83109,0,0,0,0,0,0,0,35,35,0,0,14797978,1052763,0.0,-13.74,0.0,0.0,-4.72,0.0,-313.3,0.0,0.0,-24.07,23024952383.0,0.0,29.73,31.04,11.78,16.2,-1,109049,133391,1529,25613,0,0,0,113873,697,3200,1771,4463,35309,3286,975,22360,5162,10090,61,249158,108902,141132,217925,90028,807145,16782786.944,0.314,0.474,0.000556,0.401,0.576,6.43e-05,0.519,0.692,7.82e-05,21.979999999999997,104.72,9.549274255156607,100,1,10,153.18,153.6,0.3,1,10,0.2,1,gf180mcu_fd_sc_mcu7t5v0,AREA 0
