使用單緣觸發數位振盪器之全數位式鎖相迴路
All Digital Phase Lock Loop Using Signal-Edge-Trigger DCO
在這篇論文中，快速鎖定、高解析度與不易受製程影響的全數位式鎖相迴路在此提出。使用新型的數位控制變容器在微調的延遲單元中，並提出單緣觸發之數位式振盪器之電路設計。因此，此電路架構可獲得高解析度、較低的jitter量與電路容易計設之優點。全數位式鎖相迴路使用單緣觸發之數位振盪器架構，其解析度可達1.6ps，而此振盪器的操作範圍可經由電路設計容易的增加。全數位式鎖相迴路晶片的製作是利用台積電0.18-um 1P6M之製程所製作，其操作頻率為140-MHz到470-MHz與鎖定時間在32個輸入週期內鎖定。整個晶片的面積為850 850 um2(中心電路：260 360 um2)，操作頻率400-MHz時，其功率消耗為54-mW。
An all-digital phase locked-loop (ADPLL) is presented to achieve fast lock, high resolution and process immunity. A novel digitally controlled varactor (DCV) is used in fine-tuning delay cell design. The proposed DCO architecture uses Single-Edge-Trigger DCO. Thus, it has the characteristics of, high resolution, flexible operating range, and easy design. The proposed ADPLL uses a novel digitally controlled oscillator (DCO) to achieve 1.6ps resolution and the proposed DCO can extend the controllable range easily. The ADPLL implemented in a 0.18um single-poly six-metal (1P6M) technology can operate from 150 to 450MHz and achieve worst case frequency acquisition in 32 reference clock cycles. The chip size was 850 850 um2 (core 260 360 um2), andthe power consumption was10mW at 400MHz.
