<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sun, 09 Mar 2025 19:01:50 GMT</pubDate>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,718</stars>
      <forks>819</forks>
      <addStars>12</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>chipsalliance/Cores-VeeR-EL2</title>
      <link>https://github.com/chipsalliance/Cores-VeeR-EL2</link>
      <description>VeeR EL2 Core</description>
      <guid>https://github.com/chipsalliance/Cores-VeeR-EL2</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>266</stars>
      <forks>79</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3785621?s=40&amp;v=4</avatar>
          <name>kgugala</name>
          <url>https://github.com/kgugala</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38781500?s=40&amp;v=4</avatar>
          <name>tmichalak</name>
          <url>https://github.com/tmichalak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/47315577?s=40&amp;v=4</avatar>
          <name>mkurc-ant</name>
          <url>https://github.com/mkurc-ant</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/48583927?s=40&amp;v=4</avatar>
          <name>wsipak</name>
          <url>https://github.com/wsipak</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/31916783?s=40&amp;v=4</avatar>
          <name>kiryk</name>
          <url>https://github.com/kiryk</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/iDMA</title>
      <link>https://github.com/pulp-platform/iDMA</link>
      <description>A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)</description>
      <guid>https://github.com/pulp-platform/iDMA</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>133</stars>
      <forks>29</forks>
      <addStars>10</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/65011851?s=40&amp;v=4</avatar>
          <name>thommythomaso</name>
          <url>https://github.com/thommythomaso</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6088584?s=40&amp;v=4</avatar>
          <name>micprog</name>
          <url>https://github.com/micprog</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/62642743?s=40&amp;v=4</avatar>
          <name>alex96295</name>
          <url>https://github.com/alex96295</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/28308035?s=40&amp;v=4</avatar>
          <name>TheMightyDuckOfDoom</name>
          <url>https://github.com/TheMightyDuckOfDoom</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33265412?s=40&amp;v=4</avatar>
          <name>Vyae</name>
          <url>https://github.com/Vyae</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>openhwgroup/cvw</title>
      <link>https://github.com/openhwgroup/cvw</link>
      <description>CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.</description>
      <guid>https://github.com/openhwgroup/cvw</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>320</stars>
      <forks>266</forks>
      <addStars>9</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/74973295?s=40&amp;v=4</avatar>
          <name>davidharrishmc</name>
          <url>https://github.com/davidharrishmc</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/568353?s=40&amp;v=4</avatar>
          <name>rosethompson</name>
          <url>https://github.com/rosethompson</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/25440394?s=40&amp;v=4</avatar>
          <name>jordancarlin</name>
          <url>https://github.com/jordancarlin</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/51968757?s=40&amp;v=4</avatar>
          <name>BBracker</name>
          <url>https://github.com/BBracker</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/76259960?s=40&amp;v=4</avatar>
          <name>kparry4</name>
          <url>https://github.com/kparry4</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>