ALIGN,FUNC_0
ASIC_IS_AVIVO,FUNC_1
CHIP_R600,VAR_0
ENOMEM,VAR_1
PAGE_SIZE,VAR_2
RADEON_GEM_DOMAIN_VRAM,VAR_3
RADEON_TILING_MACRO,VAR_4
RADEON_TILING_SURFACE,VAR_5
RADEON_TILING_SWAP_16BIT,VAR_6
RADEON_TILING_SWAP_32BIT,VAR_7
dev_err,FUNC_2
drm_get_format_info,FUNC_3
gem_to_radeon_bo,FUNC_4
pr_err,FUNC_5
radeon_align_pitch,FUNC_6
radeon_bo_check_tiling,FUNC_7
radeon_bo_kmap,FUNC_8
radeon_bo_pin_restricted,FUNC_9
radeon_bo_reserve,FUNC_10
radeon_bo_set_tiling_flags,FUNC_11
radeon_bo_unreserve,FUNC_12
radeon_gem_object_create,FUNC_13
radeonfb_destroy_pinned_object,FUNC_14
unlikely,FUNC_15
radeonfb_create_pinned_object,FUNC_16
rfbdev,VAR_8
mode_cmd,VAR_9
gobj_p,VAR_10
info,VAR_11
rdev,VAR_12
gobj,VAR_13
rbo,VAR_14
fb_tiled,VAR_15
tiling_flags,VAR_16
ret,VAR_17
aligned_size,VAR_18
size,VAR_19
height,VAR_20
cpp,VAR_21
