// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/15/2022 20:32:19"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module conv (
	rst,
	clk,
	conv_data,
	core_data,
	core_i,
	conv_i,
	stride,
	cnt_1,
	cnt_2,
	core_loc,
	cnt_loc,
	conv_out);
input 	rst;
input 	clk;
input 	[7:0] conv_data;
input 	[7:0] core_data;
input 	[7:0] core_i;
input 	[7:0] conv_i;
input 	[7:0] stride;
output 	[7:0] cnt_1;
output 	[7:0] cnt_2;
output 	[19:0] core_loc;
output 	[19:0] cnt_loc;
output 	[19:0] conv_out;

// Design Ports Information
// cnt_1[0]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[2]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[3]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[4]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_1[7]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[3]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[4]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[6]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_2[7]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[0]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[1]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[2]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[4]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[6]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[7]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[8]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[9]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[10]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[11]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[12]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[13]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[14]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[15]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[16]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[17]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[18]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_loc[19]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[1]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[4]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[6]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[7]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[8]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[9]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[10]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[11]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[12]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[13]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[14]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[15]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[16]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[17]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[18]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// cnt_loc[19]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[0]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[1]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[2]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[3]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[6]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[7]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[9]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[10]	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[11]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[12]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[13]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[14]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[15]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[16]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[17]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[18]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_out[19]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[5]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[0]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[1]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[2]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[3]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[4]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[6]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_i[7]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[0]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[3]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[5]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_i[7]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[2]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[3]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[4]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// stride[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[2]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[3]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[5]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// conv_data[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[1]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[2]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[3]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[5]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[6]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// core_data[7]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Mult5~24 ;
wire \Mult5~25 ;
wire \Mult5~26 ;
wire \Mult5~27 ;
wire \Mult5~28 ;
wire \Mult5~29 ;
wire \Mult5~30 ;
wire \Mult5~31 ;
wire \Mult5~32 ;
wire \Mult5~33 ;
wire \Mult5~34 ;
wire \Mult5~35 ;
wire \Mult5~36 ;
wire \Mult5~37 ;
wire \Mult5~38 ;
wire \Mult5~39 ;
wire \Mult5~40 ;
wire \Mult5~41 ;
wire \Mult5~42 ;
wire \Mult5~43 ;
wire \Mult5~44 ;
wire \Mult5~45 ;
wire \Mult5~46 ;
wire \Mult5~47 ;
wire \Mult5~48 ;
wire \Mult5~49 ;
wire \Mult5~50 ;
wire \Mult5~51 ;
wire \Mult5~52 ;
wire \Mult5~53 ;
wire \Mult5~54 ;
wire \Mult5~55 ;
wire \Mult5~56 ;
wire \Mult5~57 ;
wire \Mult5~58 ;
wire \Mult5~59 ;
wire \Mult5~60 ;
wire \Mult5~61 ;
wire \Mult5~62 ;
wire \Mult5~63 ;
wire \Mult5~64 ;
wire \Mult5~65 ;
wire \Mult5~66 ;
wire \Mult5~67 ;
wire \Mult5~68 ;
wire \Mult5~69 ;
wire \Mult5~70 ;
wire \Mult5~71 ;
wire \Mult0~25 ;
wire \Mult0~26 ;
wire \Mult0~27 ;
wire \Mult0~28 ;
wire \Mult0~29 ;
wire \Mult0~30 ;
wire \Mult0~31 ;
wire \Mult0~32 ;
wire \Mult0~33 ;
wire \Mult0~34 ;
wire \Mult0~35 ;
wire \Mult0~36 ;
wire \Mult0~37 ;
wire \Mult0~38 ;
wire \Mult0~39 ;
wire \Mult0~40 ;
wire \Mult0~41 ;
wire \Mult0~42 ;
wire \Mult0~43 ;
wire \Mult0~44 ;
wire \Mult0~45 ;
wire \Mult0~46 ;
wire \Mult0~47 ;
wire \Mult0~48 ;
wire \Mult0~49 ;
wire \Mult0~50 ;
wire \Mult0~51 ;
wire \Mult0~52 ;
wire \Mult0~53 ;
wire \Mult0~54 ;
wire \Mult0~55 ;
wire \Mult0~56 ;
wire \Mult0~57 ;
wire \Mult0~58 ;
wire \Mult0~59 ;
wire \Mult0~60 ;
wire \Mult0~61 ;
wire \Mult0~62 ;
wire \Mult0~63 ;
wire \Mult0~64 ;
wire \Mult0~65 ;
wire \Mult0~66 ;
wire \Mult0~67 ;
wire \Mult0~68 ;
wire \Mult0~69 ;
wire \Mult0~70 ;
wire \Mult0~71 ;
wire \Mult1~34 ;
wire \Mult1~35 ;
wire \Mult1~36 ;
wire \Mult1~37 ;
wire \Mult1~38 ;
wire \Mult1~39 ;
wire \Mult1~40 ;
wire \Mult1~41 ;
wire \Mult1~42 ;
wire \Mult1~43 ;
wire \Mult1~44 ;
wire \Mult1~45 ;
wire \Mult1~46 ;
wire \Mult1~47 ;
wire \Mult1~48 ;
wire \Mult1~49 ;
wire \Mult1~50 ;
wire \Mult1~51 ;
wire \Mult1~52 ;
wire \Mult1~53 ;
wire \Mult1~54 ;
wire \Mult1~55 ;
wire \Mult1~56 ;
wire \Mult1~57 ;
wire \Mult1~58 ;
wire \Mult1~59 ;
wire \Mult1~60 ;
wire \Mult1~61 ;
wire \Mult1~62 ;
wire \Mult1~63 ;
wire \Mult1~64 ;
wire \Mult1~65 ;
wire \Mult1~66 ;
wire \Mult1~67 ;
wire \Mult1~68 ;
wire \Mult1~69 ;
wire \Mult1~70 ;
wire \Mult1~71 ;
wire \Mult4~34 ;
wire \Mult4~35 ;
wire \Mult4~36 ;
wire \Mult4~37 ;
wire \Mult4~38 ;
wire \Mult4~39 ;
wire \Mult4~40 ;
wire \Mult4~41 ;
wire \Mult4~42 ;
wire \Mult4~43 ;
wire \Mult4~44 ;
wire \Mult4~45 ;
wire \Mult4~46 ;
wire \Mult4~47 ;
wire \Mult4~48 ;
wire \Mult4~49 ;
wire \Mult4~50 ;
wire \Mult4~51 ;
wire \Mult4~52 ;
wire \Mult4~53 ;
wire \Mult4~54 ;
wire \Mult4~55 ;
wire \Mult4~56 ;
wire \Mult4~57 ;
wire \Mult4~58 ;
wire \Mult4~59 ;
wire \Mult4~60 ;
wire \Mult4~61 ;
wire \Mult4~62 ;
wire \Mult4~63 ;
wire \Mult4~64 ;
wire \Mult4~65 ;
wire \Mult4~66 ;
wire \Mult4~67 ;
wire \Mult4~68 ;
wire \Mult4~69 ;
wire \Mult4~70 ;
wire \Mult4~71 ;
wire \Mult3~334 ;
wire \Mult3~335 ;
wire \Mult3~336 ;
wire \Mult3~337 ;
wire \Mult3~338 ;
wire \Mult3~339 ;
wire \Mult3~8 ;
wire \Mult3~9 ;
wire \Mult3~10 ;
wire \Mult3~11 ;
wire \Mult3~12 ;
wire \Mult3~13 ;
wire \Mult3~14 ;
wire \Mult3~15 ;
wire \Mult3~16 ;
wire \Mult3~17 ;
wire \Mult3~18 ;
wire \Mult3~19 ;
wire \Mult3~20 ;
wire \Mult3~21 ;
wire \Mult3~22 ;
wire \Mult3~23 ;
wire \Mult3~24 ;
wire \Mult3~25 ;
wire \Mult3~26 ;
wire \Mult3~27 ;
wire \Mult3~28 ;
wire \Mult3~29 ;
wire \Mult3~30 ;
wire \Mult3~31 ;
wire \Mult3~32 ;
wire \Mult3~33 ;
wire \Mult3~34 ;
wire \Mult3~35 ;
wire \Mult3~36 ;
wire \Mult3~37 ;
wire \Mult3~38 ;
wire \Mult3~39 ;
wire \Mult3~40 ;
wire \Mult3~41 ;
wire \Mult3~42 ;
wire \Mult3~43 ;
wire \Mult3~44 ;
wire \Mult3~45 ;
wire \Mult1~660 ;
wire \Mult1~661 ;
wire \Mult1~662 ;
wire \Mult1~663 ;
wire \Mult1~664 ;
wire \Mult1~665 ;
wire \Mult1~666 ;
wire \Mult1~667 ;
wire \Mult1~668 ;
wire \Mult1~669 ;
wire \Mult1~670 ;
wire \Mult1~671 ;
wire \Mult1~672 ;
wire \Mult1~673 ;
wire \Mult1~674 ;
wire \Mult1~675 ;
wire \Mult1~676 ;
wire \Mult1~677 ;
wire \Mult1~678 ;
wire \Mult1~679 ;
wire \Mult1~680 ;
wire \Mult1~349 ;
wire \Mult1~350 ;
wire \Mult1~351 ;
wire \Mult1~352 ;
wire \Mult1~353 ;
wire \Mult1~354 ;
wire \Mult1~355 ;
wire \Mult1~356 ;
wire \Mult1~357 ;
wire \Mult1~358 ;
wire \Mult1~359 ;
wire \Mult1~360 ;
wire \Mult1~361 ;
wire \Mult1~362 ;
wire \Mult1~363 ;
wire \Mult1~364 ;
wire \Mult1~365 ;
wire \Mult1~366 ;
wire \Mult1~367 ;
wire \Mult1~368 ;
wire \Mult1~369 ;
wire \Mult1~370 ;
wire \Mult1~371 ;
wire \Mult1~372 ;
wire \Mult1~373 ;
wire \Mult1~374 ;
wire \Mult1~375 ;
wire \Mult1~376 ;
wire \Mult1~377 ;
wire \Mult1~378 ;
wire \Mult1~379 ;
wire \Mult1~380 ;
wire \Mult1~381 ;
wire \Mult1~382 ;
wire \Mult1~383 ;
wire \Mult1~384 ;
wire \Mult1~385 ;
wire \Mult1~386 ;
wire \Mult1~387 ;
wire \Mult1~388 ;
wire \Mult1~389 ;
wire \Mult4~660 ;
wire \Mult4~661 ;
wire \Mult4~662 ;
wire \Mult4~663 ;
wire \Mult4~664 ;
wire \Mult4~665 ;
wire \Mult4~666 ;
wire \Mult4~667 ;
wire \Mult4~668 ;
wire \Mult4~669 ;
wire \Mult4~670 ;
wire \Mult4~671 ;
wire \Mult4~672 ;
wire \Mult4~673 ;
wire \Mult4~674 ;
wire \Mult4~675 ;
wire \Mult4~676 ;
wire \Mult4~677 ;
wire \Mult4~678 ;
wire \Mult4~679 ;
wire \Mult4~680 ;
wire \Mult4~349 ;
wire \Mult4~350 ;
wire \Mult4~351 ;
wire \Mult4~352 ;
wire \Mult4~353 ;
wire \Mult4~354 ;
wire \Mult4~355 ;
wire \Mult4~356 ;
wire \Mult4~357 ;
wire \Mult4~358 ;
wire \Mult4~359 ;
wire \Mult4~360 ;
wire \Mult4~361 ;
wire \Mult4~362 ;
wire \Mult4~363 ;
wire \Mult4~364 ;
wire \Mult4~365 ;
wire \Mult4~366 ;
wire \Mult4~367 ;
wire \Mult4~368 ;
wire \Mult4~369 ;
wire \Mult4~370 ;
wire \Mult4~371 ;
wire \Mult4~372 ;
wire \Mult4~373 ;
wire \Mult4~374 ;
wire \Mult4~375 ;
wire \Mult4~376 ;
wire \Mult4~377 ;
wire \Mult4~378 ;
wire \Mult4~379 ;
wire \Mult4~380 ;
wire \Mult4~381 ;
wire \Mult4~382 ;
wire \Mult4~383 ;
wire \Mult4~384 ;
wire \Mult4~385 ;
wire \Mult4~386 ;
wire \Mult4~387 ;
wire \Mult4~388 ;
wire \Mult4~389 ;
wire \Mult2~8 ;
wire \Mult2~9 ;
wire \Mult2~10 ;
wire \Mult2~11 ;
wire \Mult2~12 ;
wire \Mult2~13 ;
wire \Mult2~14 ;
wire \Mult2~15 ;
wire \Mult2~16 ;
wire \Mult2~17 ;
wire \Mult2~18 ;
wire \Mult2~19 ;
wire \Mult2~20 ;
wire \Mult2~21 ;
wire \Mult2~22 ;
wire \Mult2~23 ;
wire \Mult2~24 ;
wire \Mult2~25 ;
wire \Mult2~26 ;
wire \Mult2~27 ;
wire \Mult2~28 ;
wire \Mult2~29 ;
wire \Mult2~30 ;
wire \Mult2~31 ;
wire \Mult2~32 ;
wire \Mult2~33 ;
wire \Mult2~34 ;
wire \Mult2~35 ;
wire \Mult2~36 ;
wire \Mult2~37 ;
wire \Mult2~38 ;
wire \Mult2~39 ;
wire \Mult2~40 ;
wire \Mult2~41 ;
wire \Mult2~42 ;
wire \Mult2~43 ;
wire \Mult2~44 ;
wire \Mult2~45 ;
wire \Mult2~46 ;
wire \Mult2~47 ;
wire \Mult2~48 ;
wire \Mult2~49 ;
wire \Mult2~50 ;
wire \Mult2~51 ;
wire \Mult2~52 ;
wire \Mult2~53 ;
wire \Mult2~54 ;
wire \Mult6~24 ;
wire \Mult6~25 ;
wire \Mult6~26 ;
wire \Mult6~27 ;
wire \Mult6~28 ;
wire \Mult6~29 ;
wire \Mult6~30 ;
wire \Mult6~31 ;
wire \Mult6~32 ;
wire \Mult6~33 ;
wire \Mult6~34 ;
wire \Mult6~35 ;
wire \Mult6~36 ;
wire \Mult6~37 ;
wire \Mult6~38 ;
wire \Mult6~39 ;
wire \Mult6~40 ;
wire \Mult6~41 ;
wire \Mult6~42 ;
wire \Mult6~43 ;
wire \Mult6~44 ;
wire \Mult6~45 ;
wire \Mult6~46 ;
wire \Mult6~47 ;
wire \Mult6~48 ;
wire \Mult6~49 ;
wire \Mult6~50 ;
wire \Mult6~51 ;
wire \Mult6~52 ;
wire \Mult6~53 ;
wire \Mult6~54 ;
wire \Mult6~55 ;
wire \Mult6~56 ;
wire \Mult6~57 ;
wire \Mult6~58 ;
wire \Mult6~59 ;
wire \Mult6~60 ;
wire \Mult6~61 ;
wire \Mult6~62 ;
wire \Mult6~63 ;
wire \Mult6~64 ;
wire \Mult6~65 ;
wire \Mult6~66 ;
wire \Mult6~67 ;
wire \Mult6~68 ;
wire \Mult6~69 ;
wire \Mult6~70 ;
wire \Mult6~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Add0~1_sumout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \cnt_1[1]~reg0SCLR_LUT_combout ;
wire \rst~input_o ;
wire \rst~inputCLKENA0_outclk ;
wire \cnt_1[1]~reg0_Duplicate_1_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \cnt_1[2]~reg0SCLR_LUT_combout ;
wire \cnt_1[2]~reg0_Duplicate_1_q ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \cnt_1[3]~reg0SCLR_LUT_combout ;
wire \cnt_1[3]~reg0_Duplicate_1_q ;
wire \core_i[4]~input_o ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \cnt_1[4]~reg0SCLR_LUT_combout ;
wire \cnt_1[4]~reg0_Duplicate_1_q ;
wire \core_i[3]~input_o ;
wire \Equal0~1_combout ;
wire \core_i[7]~input_o ;
wire \core_i[6]~input_o ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \cnt_1[5]~reg0SCLR_LUT_combout ;
wire \cnt_1[5]~reg0_Duplicate_1_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \cnt_1[6]~reg0SCLR_LUT_combout ;
wire \cnt_1[6]~reg0_Duplicate_1_q ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \cnt_1[7]~reg0SCLR_LUT_combout ;
wire \cnt_1[7]~reg0_Duplicate_1_q ;
wire \Equal0~2_combout ;
wire \core_i[0]~input_o ;
wire \core_i[2]~input_o ;
wire \core_i[1]~input_o ;
wire \Equal0~0_combout ;
wire \core_i[5]~input_o ;
wire \Equal0~3_combout ;
wire \cnt_1[0]~reg0SCLR_LUT_combout ;
wire \cnt_1[0]~reg0_Duplicate_1_q ;
wire \Add2~2 ;
wire \Add2~5_sumout ;
wire \cnt_2[1]~reg0SCLR_LUT_combout ;
wire \flag_1~q ;
wire \cnt_2[1]~reg0_Duplicate_2_q ;
wire \Add2~6 ;
wire \Add2~9_sumout ;
wire \cnt_2[2]~reg0SCLR_LUT_combout ;
wire \cnt_2[2]~reg0_Duplicate_2_q ;
wire \Add2~10 ;
wire \Add2~13_sumout ;
wire \cnt_2[3]~reg0SCLR_LUT_combout ;
wire \cnt_2[3]~reg0_Duplicate_2_q ;
wire \Add2~14 ;
wire \Add2~17_sumout ;
wire \cnt_2[4]~reg0SCLR_LUT_combout ;
wire \cnt_2[4]~reg0_Duplicate_2_q ;
wire \Add2~18 ;
wire \Add2~21_sumout ;
wire \cnt_2[5]~reg0SCLR_LUT_combout ;
wire \cnt_2[5]~reg0_Duplicate_2_q ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Add2~22 ;
wire \Add2~25_sumout ;
wire \cnt_2[6]~reg0SCLR_LUT_combout ;
wire \cnt_2[6]~reg0_Duplicate_2_q ;
wire \Add2~26 ;
wire \Add2~29_sumout ;
wire \cnt_2[7]~reg0SCLR_LUT_combout ;
wire \cnt_2[7]~reg0_Duplicate_2_q ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \Add2~1_sumout ;
wire \cnt_2[0]~reg0SCLR_LUT_combout ;
wire \cnt_2[0]~reg0_Duplicate_2_q ;
wire \Mult5~8_resulta ;
wire \Add13~1_sumout ;
wire \core_loc[0]~1_combout ;
wire \LessThan2~0_combout ;
wire \LessThan2~1_combout ;
wire \LessThan2~2_combout ;
wire \core_loc[0]~0_combout ;
wire \core_loc[0]~reg0_q ;
wire \Mult5~9 ;
wire \Add13~2 ;
wire \Add13~5_sumout ;
wire \core_loc[1]~reg0_q ;
wire \Mult5~10 ;
wire \Add13~6 ;
wire \Add13~9_sumout ;
wire \core_loc[2]~reg0_q ;
wire \Mult5~11 ;
wire \Add13~10 ;
wire \Add13~13_sumout ;
wire \core_loc[3]~reg0_q ;
wire \Mult5~12 ;
wire \Add13~14 ;
wire \Add13~17_sumout ;
wire \core_loc[4]~reg0_q ;
wire \Mult5~13 ;
wire \Add13~18 ;
wire \Add13~21_sumout ;
wire \core_loc[5]~reg0_q ;
wire \Mult5~14 ;
wire \Add13~22 ;
wire \Add13~25_sumout ;
wire \core_loc[6]~reg0_q ;
wire \Mult5~15 ;
wire \Add13~26 ;
wire \Add13~29_sumout ;
wire \core_loc[7]~reg0_q ;
wire \Mult5~16 ;
wire \Add13~30 ;
wire \Add13~33_sumout ;
wire \core_loc[8]~reg0_q ;
wire \Mult5~17 ;
wire \Add13~34 ;
wire \Add13~37_sumout ;
wire \core_loc[9]~reg0_q ;
wire \Mult5~18 ;
wire \Add13~38 ;
wire \Add13~41_sumout ;
wire \core_loc[10]~reg0_q ;
wire \Mult5~19 ;
wire \Add13~42 ;
wire \Add13~45_sumout ;
wire \core_loc[11]~reg0_q ;
wire \Mult5~20 ;
wire \Add13~46 ;
wire \Add13~49_sumout ;
wire \core_loc[12]~reg0_q ;
wire \Mult5~21 ;
wire \Add13~50 ;
wire \Add13~53_sumout ;
wire \core_loc[13]~reg0_q ;
wire \Mult5~22 ;
wire \Add13~54 ;
wire \Add13~57_sumout ;
wire \core_loc[14]~reg0_q ;
wire \Mult5~23 ;
wire \Add13~58 ;
wire \Add13~61_sumout ;
wire \core_loc[15]~reg0_q ;
wire \Add13~62 ;
wire \Add13~65_sumout ;
wire \core_loc[16]~reg0_q ;
wire \stride[2]~input_o ;
wire \stride[1]~input_o ;
wire \conv_i[7]~input_o ;
wire \conv_i[6]~input_o ;
wire \conv_i[5]~input_o ;
wire \conv_i[4]~input_o ;
wire \conv_i[3]~input_o ;
wire \conv_i[2]~input_o ;
wire \conv_i[1]~input_o ;
wire \conv_i[0]~input_o ;
wire \Add15~30 ;
wire \Add15~31 ;
wire \Add15~26 ;
wire \Add15~27 ;
wire \Add15~22 ;
wire \Add15~23 ;
wire \Add15~18 ;
wire \Add15~19 ;
wire \Add15~14 ;
wire \Add15~15 ;
wire \Add15~10 ;
wire \Add15~11 ;
wire \Add15~6 ;
wire \Add15~7 ;
wire \Add15~1_sumout ;
wire \stride[0]~input_o ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ;
wire \stride[4]~input_o ;
wire \stride[7]~input_o ;
wire \stride[5]~input_o ;
wire \stride[6]~input_o ;
wire \stride[3]~input_o ;
wire \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ;
wire \Add15~5_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ;
wire \conv_size[6]~1_combout ;
wire \Add3~6 ;
wire \Add3~1_sumout ;
wire \cnt_4[1]~SCLR_LUT_combout ;
wire \Add1~9_sumout ;
wire \cnt_3[0]~SCLR_LUT_combout ;
wire \cnt_3[7]~0_combout ;
wire \cnt_3[0]~_Duplicate_4_q ;
wire \Add1~10 ;
wire \Add1~29_sumout ;
wire \cnt_3[1]~SCLR_LUT_combout ;
wire \cnt_3[1]~_Duplicate_4_q ;
wire \Add1~30 ;
wire \Add1~1_sumout ;
wire \cnt_3[2]~SCLR_LUT_combout ;
wire \cnt_3[2]~_Duplicate_4_q ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \cnt_3[3]~SCLR_LUT_combout ;
wire \cnt_3[3]~_Duplicate_4_q ;
wire \Add1~6 ;
wire \Add1~14 ;
wire \Add1~21_sumout ;
wire \cnt_3[5]~SCLR_LUT_combout ;
wire \cnt_3[5]~_Duplicate_4_q ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[0]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ;
wire \Add15~9_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ;
wire \conv_size[5]~2_combout ;
wire \LessThan0~0_combout ;
wire \conv_size[7]~0_combout ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \cnt_3[6]~SCLR_LUT_combout ;
wire \cnt_3[6]~_Duplicate_4_q ;
wire \Add1~26 ;
wire \Add1~17_sumout ;
wire \cnt_3[7]~SCLR_LUT_combout ;
wire \cnt_3[7]~_Duplicate_4_q ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~1_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[9]~2_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[8]~9_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ;
wire \Add15~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \Div0|auto_generated|divider|divider|op_4~18 ;
wire \Div0|auto_generated|divider|divider|op_4~14 ;
wire \Div0|auto_generated|divider|divider|op_4~10 ;
wire \Div0|auto_generated|divider|divider|op_4~6 ;
wire \Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~3_combout ;
wire \Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~10_combout ;
wire \Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \Add15~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~22 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~6 ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \conv_size[3]~4_combout ;
wire \Equal2~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~15_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~18_combout ;
wire \Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \Add15~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~30_cout ;
wire \Div0|auto_generated|divider|divider|op_6~26 ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~6 ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~12_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~16_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~21_combout ;
wire \Div0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Add15~25_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~34_cout ;
wire \Div0|auto_generated|divider|divider|op_7~30 ;
wire \Div0|auto_generated|divider|divider|op_7~26 ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~6 ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \conv_size[1]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[44]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~17_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~20_combout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~22_combout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~23_combout ;
wire \Div0|auto_generated|divider|divider|op_7~29_sumout ;
wire \Add15~29_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~38_cout ;
wire \Div0|auto_generated|divider|divider|op_8~34_cout ;
wire \Div0|auto_generated|divider|divider|op_8~30_cout ;
wire \Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \conv_size[0]~7_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \Add1~13_sumout ;
wire \cnt_3[4]~SCLR_LUT_combout ;
wire \cnt_3[4]~_Duplicate_4_q ;
wire \always2~1_combout ;
wire \always2~2_combout ;
wire \always2~0_combout ;
wire \always2~3_combout ;
wire \cnt_4[1]~_Duplicate_1_q ;
wire \Add3~2 ;
wire \Add3~29_sumout ;
wire \cnt_4[2]~SCLR_LUT_combout ;
wire \cnt_4[2]~_Duplicate_1_q ;
wire \Add3~30 ;
wire \Add3~25_sumout ;
wire \cnt_4[3]~SCLR_LUT_combout ;
wire \cnt_4[3]~_Duplicate_1_q ;
wire \Add3~26 ;
wire \Add3~21_sumout ;
wire \cnt_4[4]~SCLR_LUT_combout ;
wire \cnt_4[4]~_Duplicate_1_q ;
wire \Add3~22 ;
wire \Add3~17_sumout ;
wire \cnt_4[5]~SCLR_LUT_combout ;
wire \cnt_4[5]~_Duplicate_1_q ;
wire \Add3~18 ;
wire \Add3~13_sumout ;
wire \cnt_4[6]~SCLR_LUT_combout ;
wire \cnt_4[6]~_Duplicate_1_q ;
wire \LessThan1~2_combout ;
wire \LessThan1~1_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~0_combout ;
wire \Add3~14 ;
wire \Add3~9_sumout ;
wire \cnt_4[7]~SCLR_LUT_combout ;
wire \cnt_4[7]~_Duplicate_1_q ;
wire \LessThan1~4_combout ;
wire \Add3~5_sumout ;
wire \cnt_4[0]~SCLR_LUT_combout ;
wire \cnt_4[0]~_Duplicate_1_q ;
wire \Equal4~0_combout ;
wire \Equal4~1_combout ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \Add4~1_sumout ;
wire \Add4~2 ;
wire \Add4~5_sumout ;
wire \Add4~6 ;
wire \Add4~9_sumout ;
wire \Add4~10 ;
wire \Add4~13_sumout ;
wire \Add4~14 ;
wire \Add4~17_sumout ;
wire \Add4~18 ;
wire \Add4~21_sumout ;
wire \Add4~22 ;
wire \Add4~25_sumout ;
wire \Add4~26 ;
wire \Add4~29_sumout ;
wire \Add4~30 ;
wire \Add4~33_sumout ;
wire \Mult0~8_resulta ;
wire \Add5~1_sumout ;
wire \Add11~1_sumout ;
wire \Add11~2 ;
wire \Add11~5_sumout ;
wire \Add11~6 ;
wire \Add11~9_sumout ;
wire \Add11~10 ;
wire \Add11~13_sumout ;
wire \Add11~14 ;
wire \Add11~17_sumout ;
wire \Add11~18 ;
wire \Add11~21_sumout ;
wire \Add11~22 ;
wire \Add11~25_sumout ;
wire \Add11~26 ;
wire \Add11~29_sumout ;
wire \Add11~30 ;
wire \Add11~33_sumout ;
wire \Mult1~8_resulta ;
wire \Add7~1_sumout ;
wire \Mult4~8_resulta ;
wire \Mult2~mac_resulta ;
wire \Mult2~324 ;
wire \Mult2~325 ;
wire \Mult2~326 ;
wire \Mult2~327 ;
wire \Mult2~328 ;
wire \Mult2~329 ;
wire \Mult2~330 ;
wire \Mult2~331 ;
wire \Mult2~332 ;
wire \Mult2~333 ;
wire \Mult2~334 ;
wire \Mult2~335 ;
wire \Mult2~336 ;
wire \Mult2~337 ;
wire \Mult2~338 ;
wire \Mult2~339 ;
wire \Mult3~mac_resulta ;
wire \Add10~1_sumout ;
wire \cnt_loc~0_combout ;
wire \cnt_loc[0]~reg0_q ;
wire \Mult0~9 ;
wire \Add5~2 ;
wire \Add5~3 ;
wire \Add5~5_sumout ;
wire \Mult1~9 ;
wire \Add7~2 ;
wire \Add7~5_sumout ;
wire \Mult4~9 ;
wire \Mult3~315 ;
wire \Add10~2 ;
wire \Add10~3 ;
wire \Add10~5_sumout ;
wire \cnt_loc~1_combout ;
wire \cnt_loc[1]~reg0_q ;
wire \Mult0~10 ;
wire \Add5~6 ;
wire \Add5~7 ;
wire \Add5~9_sumout ;
wire \Mult4~10 ;
wire \Mult3~316 ;
wire \Add10~6 ;
wire \Add10~7 ;
wire \Add10~9_sumout ;
wire \Mult1~10 ;
wire \Add7~6 ;
wire \Add7~9_sumout ;
wire \cnt_loc~2_combout ;
wire \cnt_loc[2]~reg0_q ;
wire \Mult0~11 ;
wire \Add5~10 ;
wire \Add5~11 ;
wire \Add5~13_sumout ;
wire \Mult1~11 ;
wire \Add7~10 ;
wire \Add7~13_sumout ;
wire \Mult4~11 ;
wire \Mult3~317 ;
wire \Add10~10 ;
wire \Add10~11 ;
wire \Add10~13_sumout ;
wire \cnt_loc~3_combout ;
wire \cnt_loc[3]~reg0_q ;
wire \Mult0~12 ;
wire \Add5~14 ;
wire \Add5~15 ;
wire \Add5~17_sumout ;
wire \Mult3~318 ;
wire \Mult4~12 ;
wire \Add10~14 ;
wire \Add10~15 ;
wire \Add10~17_sumout ;
wire \Mult1~12 ;
wire \Add7~14 ;
wire \Add7~17_sumout ;
wire \cnt_loc~4_combout ;
wire \cnt_loc[4]~reg0_q ;
wire \Mult0~13 ;
wire \Add5~18 ;
wire \Add5~19 ;
wire \Add5~21_sumout ;
wire \Mult4~13 ;
wire \Mult3~319 ;
wire \Add10~18 ;
wire \Add10~19 ;
wire \Add10~21_sumout ;
wire \Mult1~13 ;
wire \Add7~18 ;
wire \Add7~21_sumout ;
wire \cnt_loc~5_combout ;
wire \cnt_loc[5]~reg0_q ;
wire \Mult0~14 ;
wire \Add5~22 ;
wire \Add5~23 ;
wire \Add5~25_sumout ;
wire \Mult4~14 ;
wire \Mult3~320 ;
wire \Add10~22 ;
wire \Add10~23 ;
wire \Add10~25_sumout ;
wire \Mult1~14 ;
wire \Add7~22 ;
wire \Add7~25_sumout ;
wire \cnt_loc~6_combout ;
wire \cnt_loc[6]~reg0_q ;
wire \Mult1~15 ;
wire \Mult0~15 ;
wire \Add5~26 ;
wire \Add5~27 ;
wire \Add5~29_sumout ;
wire \Add7~26 ;
wire \Add7~29_sumout ;
wire \Mult4~15 ;
wire \Mult3~321 ;
wire \Add10~26 ;
wire \Add10~27 ;
wire \Add10~29_sumout ;
wire \cnt_loc~7_combout ;
wire \cnt_loc[7]~reg0_q ;
wire \Mult0~16 ;
wire \Add5~30 ;
wire \Add5~31 ;
wire \Add5~33_sumout ;
wire \Mult3~322 ;
wire \Mult4~16 ;
wire \Add10~30 ;
wire \Add10~31 ;
wire \Add10~33_sumout ;
wire \Mult1~16 ;
wire \Add7~30 ;
wire \Add7~33_sumout ;
wire \cnt_loc~8_combout ;
wire \cnt_loc[8]~reg0_q ;
wire \Mult0~17 ;
wire \Add5~34 ;
wire \Add5~35 ;
wire \Add5~37_sumout ;
wire \Mult3~323 ;
wire \Mult4~17 ;
wire \Add10~34 ;
wire \Add10~35 ;
wire \Add10~37_sumout ;
wire \Mult1~17 ;
wire \Add7~34 ;
wire \Add7~37_sumout ;
wire \cnt_loc~9_combout ;
wire \cnt_loc[9]~reg0_q ;
wire \Mult0~18 ;
wire \Add5~38 ;
wire \Add5~39 ;
wire \Add5~41_sumout ;
wire \Mult4~18 ;
wire \Mult3~324 ;
wire \Add10~38 ;
wire \Add10~39 ;
wire \Add10~41_sumout ;
wire \Mult1~18 ;
wire \Add7~38 ;
wire \Add7~41_sumout ;
wire \cnt_loc~10_combout ;
wire \cnt_loc[10]~reg0_q ;
wire \Mult0~19 ;
wire \Add5~42 ;
wire \Add5~43 ;
wire \Add5~45_sumout ;
wire \Mult3~325 ;
wire \Mult4~19 ;
wire \Add10~42 ;
wire \Add10~43 ;
wire \Add10~45_sumout ;
wire \Mult1~19 ;
wire \Add7~42 ;
wire \Add7~45_sumout ;
wire \cnt_loc~11_combout ;
wire \cnt_loc[11]~reg0_q ;
wire \Mult0~20 ;
wire \Add5~46 ;
wire \Add5~47 ;
wire \Add5~49_sumout ;
wire \Mult1~20 ;
wire \Add7~46 ;
wire \Add7~49_sumout ;
wire \Mult3~326 ;
wire \Mult4~20 ;
wire \Add10~46 ;
wire \Add10~47 ;
wire \Add10~49_sumout ;
wire \cnt_loc~12_combout ;
wire \cnt_loc[12]~reg0_q ;
wire \Mult0~21 ;
wire \Add5~50 ;
wire \Add5~51 ;
wire \Add5~53_sumout ;
wire \Mult1~21 ;
wire \Add7~50 ;
wire \Add7~53_sumout ;
wire \Mult4~21 ;
wire \Mult3~327 ;
wire \Add10~50 ;
wire \Add10~51 ;
wire \Add10~53_sumout ;
wire \cnt_loc~13_combout ;
wire \cnt_loc[13]~reg0_q ;
wire \Mult1~22 ;
wire \Mult0~22 ;
wire \Add5~54 ;
wire \Add5~55 ;
wire \Add5~57_sumout ;
wire \Add7~54 ;
wire \Add7~57_sumout ;
wire \Mult4~22 ;
wire \Mult3~328 ;
wire \Add10~54 ;
wire \Add10~55 ;
wire \Add10~57_sumout ;
wire \cnt_loc~14_combout ;
wire \cnt_loc[14]~reg0_q ;
wire \Mult0~23 ;
wire \Add5~58 ;
wire \Add5~59 ;
wire \Add5~61_sumout ;
wire \Mult1~23 ;
wire \Add7~58 ;
wire \Add7~61_sumout ;
wire \Mult4~23 ;
wire \Mult3~329 ;
wire \Add10~58 ;
wire \Add10~59 ;
wire \Add10~61_sumout ;
wire \cnt_loc~15_combout ;
wire \cnt_loc[15]~reg0_q ;
wire \Mult0~24 ;
wire \Add5~62 ;
wire \Add5~63 ;
wire \Add5~65_sumout ;
wire \Mult1~24 ;
wire \Add7~62 ;
wire \Add7~65_sumout ;
wire \Mult4~24 ;
wire \Mult3~330 ;
wire \Add10~62 ;
wire \Add10~63 ;
wire \Add10~65_sumout ;
wire \cnt_loc~16_combout ;
wire \cnt_loc[16]~reg0_q ;
wire \Add5~66 ;
wire \Add5~67 ;
wire \Add5~69_sumout ;
wire \Mult1~25 ;
wire \Add7~66 ;
wire \Add7~69_sumout ;
wire \Mult3~331 ;
wire \Mult4~25 ;
wire \Add10~66 ;
wire \Add10~67 ;
wire \Add10~69_sumout ;
wire \cnt_loc~17_combout ;
wire \cnt_loc[17]~reg0_q ;
wire \Mult1~26 ;
wire \Mult1~27 ;
wire \Mult1~28 ;
wire \Mult1~29 ;
wire \Mult1~30 ;
wire \Mult1~31 ;
wire \Mult1~32 ;
wire \Mult1~33 ;
wire \Mult1~mult_hlmac_resulta ;
wire \Add7~70 ;
wire \Add7~73_sumout ;
wire \Mult3~332 ;
wire \Mult4~26 ;
wire \Mult4~27 ;
wire \Mult4~28 ;
wire \Mult4~29 ;
wire \Mult4~30 ;
wire \Mult4~31 ;
wire \Mult4~32 ;
wire \Mult4~33 ;
wire \Mult4~mult_hlmac_resulta ;
wire \Add10~70 ;
wire \Add10~71 ;
wire \Add10~73_sumout ;
wire \cnt_loc~18_combout ;
wire \cnt_loc[18]~reg0_q ;
wire \Mult1~659 ;
wire \Add7~74 ;
wire \Add7~77_sumout ;
wire \Mult4~659 ;
wire \Mult3~333 ;
wire \Add10~74 ;
wire \Add10~75 ;
wire \Add10~77_sumout ;
wire \cnt_loc~19_combout ;
wire \cnt_loc[19]~reg0_q ;
wire \Equal5~0_combout ;
wire \conv_add[15]~0_combout ;
wire \conv_add[15]~1_combout ;
wire \always3~0_combout ;
wire \conv_add[15]~2_combout ;
wire \conv_data[0]~input_o ;
wire \conv_data[1]~input_o ;
wire \conv_data[2]~input_o ;
wire \conv_data[3]~input_o ;
wire \conv_data[4]~input_o ;
wire \conv_data[5]~input_o ;
wire \conv_data[6]~input_o ;
wire \conv_data[7]~input_o ;
wire \core_data[0]~input_o ;
wire \core_data[1]~input_o ;
wire \core_data[2]~input_o ;
wire \core_data[3]~input_o ;
wire \core_data[4]~input_o ;
wire \core_data[5]~input_o ;
wire \core_data[6]~input_o ;
wire \core_data[7]~input_o ;
wire \Mult6~8_resulta ;
wire \Equal5~1_combout ;
wire \Add14~1_sumout ;
wire \conv_add[0]~DUPLICATE_q ;
wire \conv_out[0]~reg0feeder_combout ;
wire \always6~0_combout ;
wire \conv_out[0]~reg0_q ;
wire \Mult6~9 ;
wire \conv_mul[1]~feeder_combout ;
wire \Add14~2 ;
wire \Add14~5_sumout ;
wire \conv_out[1]~reg0feeder_combout ;
wire \conv_out[1]~reg0_q ;
wire \Mult6~10 ;
wire \Add14~6 ;
wire \Add14~9_sumout ;
wire \conv_out[2]~reg0feeder_combout ;
wire \conv_out[2]~reg0_q ;
wire \Mult6~11 ;
wire \conv_mul[3]~feeder_combout ;
wire \Add14~10 ;
wire \Add14~13_sumout ;
wire \conv_out[3]~reg0_q ;
wire \Mult6~12 ;
wire \Add14~14 ;
wire \Add14~17_sumout ;
wire \conv_out[4]~reg0feeder_combout ;
wire \conv_out[4]~reg0_q ;
wire \Mult6~13 ;
wire \Add14~18 ;
wire \Add14~21_sumout ;
wire \conv_out[5]~reg0_q ;
wire \Mult6~14 ;
wire \conv_mul[6]~feeder_combout ;
wire \Add14~22 ;
wire \Add14~25_sumout ;
wire \conv_out[6]~reg0_q ;
wire \Mult6~15 ;
wire \Add14~26 ;
wire \Add14~29_sumout ;
wire \conv_out[7]~reg0feeder_combout ;
wire \conv_out[7]~reg0_q ;
wire \Mult6~16 ;
wire \Add14~30 ;
wire \Add14~33_sumout ;
wire \conv_out[8]~reg0_q ;
wire \Mult6~17 ;
wire \Add14~34 ;
wire \Add14~37_sumout ;
wire \conv_out[9]~reg0feeder_combout ;
wire \conv_out[9]~reg0_q ;
wire \Mult6~18 ;
wire \conv_mul[10]~feeder_combout ;
wire \Add14~38 ;
wire \Add14~41_sumout ;
wire \conv_out[10]~reg0feeder_combout ;
wire \conv_out[10]~reg0_q ;
wire \conv_add[11]~DUPLICATE_q ;
wire \Mult6~19 ;
wire \conv_mul[11]~feeder_combout ;
wire \Add14~42 ;
wire \Add14~45_sumout ;
wire \conv_out[11]~reg0feeder_combout ;
wire \conv_out[11]~reg0_q ;
wire \Mult6~20 ;
wire \conv_mul[12]~feeder_combout ;
wire \Add14~46 ;
wire \Add14~49_sumout ;
wire \conv_out[12]~reg0feeder_combout ;
wire \conv_out[12]~reg0_q ;
wire \Mult6~21 ;
wire \conv_mul[13]~feeder_combout ;
wire \Add14~50 ;
wire \Add14~53_sumout ;
wire \conv_out[13]~reg0_q ;
wire \Mult6~22 ;
wire \conv_mul[14]~feeder_combout ;
wire \Add14~54 ;
wire \Add14~57_sumout ;
wire \conv_out[14]~reg0feeder_combout ;
wire \conv_out[14]~reg0_q ;
wire \Mult6~23 ;
wire \conv_mul[15]~feeder_combout ;
wire \Add14~58 ;
wire \Add14~61_sumout ;
wire \conv_out[15]~reg0feeder_combout ;
wire \conv_out[15]~reg0_q ;
wire \Add14~62 ;
wire \Add14~65_sumout ;
wire \conv_out[16]~reg0_q ;
wire \Add14~66 ;
wire \Add14~69_sumout ;
wire \conv_out[17]~reg0feeder_combout ;
wire \conv_out[17]~reg0_q ;
wire \Add14~70 ;
wire \Add14~73_sumout ;
wire \conv_out[18]~reg0feeder_combout ;
wire \conv_out[18]~reg0_q ;
wire \Add14~74 ;
wire \Add14~77_sumout ;
wire \conv_out[19]~reg0feeder_combout ;
wire \conv_out[19]~reg0_q ;
wire [71:0] \Div0|auto_generated|divider|divider|sel ;
wire [19:0] conv_add;
wire [71:0] \Div0|auto_generated|divider|divider|selnose ;
wire [19:0] conv_mul;
wire [7:0] conv_size;

wire [63:0] \Mult5~8_RESULTA_bus ;
wire [63:0] \Mult0~8_RESULTA_bus ;
wire [63:0] \Mult1~8_RESULTA_bus ;
wire [63:0] \Mult4~8_RESULTA_bus ;
wire [63:0] \Mult3~mac_RESULTA_bus ;
wire [63:0] \Mult1~mult_hlmac_RESULTA_bus ;
wire [63:0] \Mult4~mult_hlmac_RESULTA_bus ;
wire [63:0] \Mult2~mac_RESULTA_bus ;
wire [63:0] \Mult6~8_RESULTA_bus ;

assign \Mult5~8_resulta  = \Mult5~8_RESULTA_bus [0];
assign \Mult5~9  = \Mult5~8_RESULTA_bus [1];
assign \Mult5~10  = \Mult5~8_RESULTA_bus [2];
assign \Mult5~11  = \Mult5~8_RESULTA_bus [3];
assign \Mult5~12  = \Mult5~8_RESULTA_bus [4];
assign \Mult5~13  = \Mult5~8_RESULTA_bus [5];
assign \Mult5~14  = \Mult5~8_RESULTA_bus [6];
assign \Mult5~15  = \Mult5~8_RESULTA_bus [7];
assign \Mult5~16  = \Mult5~8_RESULTA_bus [8];
assign \Mult5~17  = \Mult5~8_RESULTA_bus [9];
assign \Mult5~18  = \Mult5~8_RESULTA_bus [10];
assign \Mult5~19  = \Mult5~8_RESULTA_bus [11];
assign \Mult5~20  = \Mult5~8_RESULTA_bus [12];
assign \Mult5~21  = \Mult5~8_RESULTA_bus [13];
assign \Mult5~22  = \Mult5~8_RESULTA_bus [14];
assign \Mult5~23  = \Mult5~8_RESULTA_bus [15];
assign \Mult5~24  = \Mult5~8_RESULTA_bus [16];
assign \Mult5~25  = \Mult5~8_RESULTA_bus [17];
assign \Mult5~26  = \Mult5~8_RESULTA_bus [18];
assign \Mult5~27  = \Mult5~8_RESULTA_bus [19];
assign \Mult5~28  = \Mult5~8_RESULTA_bus [20];
assign \Mult5~29  = \Mult5~8_RESULTA_bus [21];
assign \Mult5~30  = \Mult5~8_RESULTA_bus [22];
assign \Mult5~31  = \Mult5~8_RESULTA_bus [23];
assign \Mult5~32  = \Mult5~8_RESULTA_bus [24];
assign \Mult5~33  = \Mult5~8_RESULTA_bus [25];
assign \Mult5~34  = \Mult5~8_RESULTA_bus [26];
assign \Mult5~35  = \Mult5~8_RESULTA_bus [27];
assign \Mult5~36  = \Mult5~8_RESULTA_bus [28];
assign \Mult5~37  = \Mult5~8_RESULTA_bus [29];
assign \Mult5~38  = \Mult5~8_RESULTA_bus [30];
assign \Mult5~39  = \Mult5~8_RESULTA_bus [31];
assign \Mult5~40  = \Mult5~8_RESULTA_bus [32];
assign \Mult5~41  = \Mult5~8_RESULTA_bus [33];
assign \Mult5~42  = \Mult5~8_RESULTA_bus [34];
assign \Mult5~43  = \Mult5~8_RESULTA_bus [35];
assign \Mult5~44  = \Mult5~8_RESULTA_bus [36];
assign \Mult5~45  = \Mult5~8_RESULTA_bus [37];
assign \Mult5~46  = \Mult5~8_RESULTA_bus [38];
assign \Mult5~47  = \Mult5~8_RESULTA_bus [39];
assign \Mult5~48  = \Mult5~8_RESULTA_bus [40];
assign \Mult5~49  = \Mult5~8_RESULTA_bus [41];
assign \Mult5~50  = \Mult5~8_RESULTA_bus [42];
assign \Mult5~51  = \Mult5~8_RESULTA_bus [43];
assign \Mult5~52  = \Mult5~8_RESULTA_bus [44];
assign \Mult5~53  = \Mult5~8_RESULTA_bus [45];
assign \Mult5~54  = \Mult5~8_RESULTA_bus [46];
assign \Mult5~55  = \Mult5~8_RESULTA_bus [47];
assign \Mult5~56  = \Mult5~8_RESULTA_bus [48];
assign \Mult5~57  = \Mult5~8_RESULTA_bus [49];
assign \Mult5~58  = \Mult5~8_RESULTA_bus [50];
assign \Mult5~59  = \Mult5~8_RESULTA_bus [51];
assign \Mult5~60  = \Mult5~8_RESULTA_bus [52];
assign \Mult5~61  = \Mult5~8_RESULTA_bus [53];
assign \Mult5~62  = \Mult5~8_RESULTA_bus [54];
assign \Mult5~63  = \Mult5~8_RESULTA_bus [55];
assign \Mult5~64  = \Mult5~8_RESULTA_bus [56];
assign \Mult5~65  = \Mult5~8_RESULTA_bus [57];
assign \Mult5~66  = \Mult5~8_RESULTA_bus [58];
assign \Mult5~67  = \Mult5~8_RESULTA_bus [59];
assign \Mult5~68  = \Mult5~8_RESULTA_bus [60];
assign \Mult5~69  = \Mult5~8_RESULTA_bus [61];
assign \Mult5~70  = \Mult5~8_RESULTA_bus [62];
assign \Mult5~71  = \Mult5~8_RESULTA_bus [63];

assign \Mult0~8_resulta  = \Mult0~8_RESULTA_bus [0];
assign \Mult0~9  = \Mult0~8_RESULTA_bus [1];
assign \Mult0~10  = \Mult0~8_RESULTA_bus [2];
assign \Mult0~11  = \Mult0~8_RESULTA_bus [3];
assign \Mult0~12  = \Mult0~8_RESULTA_bus [4];
assign \Mult0~13  = \Mult0~8_RESULTA_bus [5];
assign \Mult0~14  = \Mult0~8_RESULTA_bus [6];
assign \Mult0~15  = \Mult0~8_RESULTA_bus [7];
assign \Mult0~16  = \Mult0~8_RESULTA_bus [8];
assign \Mult0~17  = \Mult0~8_RESULTA_bus [9];
assign \Mult0~18  = \Mult0~8_RESULTA_bus [10];
assign \Mult0~19  = \Mult0~8_RESULTA_bus [11];
assign \Mult0~20  = \Mult0~8_RESULTA_bus [12];
assign \Mult0~21  = \Mult0~8_RESULTA_bus [13];
assign \Mult0~22  = \Mult0~8_RESULTA_bus [14];
assign \Mult0~23  = \Mult0~8_RESULTA_bus [15];
assign \Mult0~24  = \Mult0~8_RESULTA_bus [16];
assign \Mult0~25  = \Mult0~8_RESULTA_bus [17];
assign \Mult0~26  = \Mult0~8_RESULTA_bus [18];
assign \Mult0~27  = \Mult0~8_RESULTA_bus [19];
assign \Mult0~28  = \Mult0~8_RESULTA_bus [20];
assign \Mult0~29  = \Mult0~8_RESULTA_bus [21];
assign \Mult0~30  = \Mult0~8_RESULTA_bus [22];
assign \Mult0~31  = \Mult0~8_RESULTA_bus [23];
assign \Mult0~32  = \Mult0~8_RESULTA_bus [24];
assign \Mult0~33  = \Mult0~8_RESULTA_bus [25];
assign \Mult0~34  = \Mult0~8_RESULTA_bus [26];
assign \Mult0~35  = \Mult0~8_RESULTA_bus [27];
assign \Mult0~36  = \Mult0~8_RESULTA_bus [28];
assign \Mult0~37  = \Mult0~8_RESULTA_bus [29];
assign \Mult0~38  = \Mult0~8_RESULTA_bus [30];
assign \Mult0~39  = \Mult0~8_RESULTA_bus [31];
assign \Mult0~40  = \Mult0~8_RESULTA_bus [32];
assign \Mult0~41  = \Mult0~8_RESULTA_bus [33];
assign \Mult0~42  = \Mult0~8_RESULTA_bus [34];
assign \Mult0~43  = \Mult0~8_RESULTA_bus [35];
assign \Mult0~44  = \Mult0~8_RESULTA_bus [36];
assign \Mult0~45  = \Mult0~8_RESULTA_bus [37];
assign \Mult0~46  = \Mult0~8_RESULTA_bus [38];
assign \Mult0~47  = \Mult0~8_RESULTA_bus [39];
assign \Mult0~48  = \Mult0~8_RESULTA_bus [40];
assign \Mult0~49  = \Mult0~8_RESULTA_bus [41];
assign \Mult0~50  = \Mult0~8_RESULTA_bus [42];
assign \Mult0~51  = \Mult0~8_RESULTA_bus [43];
assign \Mult0~52  = \Mult0~8_RESULTA_bus [44];
assign \Mult0~53  = \Mult0~8_RESULTA_bus [45];
assign \Mult0~54  = \Mult0~8_RESULTA_bus [46];
assign \Mult0~55  = \Mult0~8_RESULTA_bus [47];
assign \Mult0~56  = \Mult0~8_RESULTA_bus [48];
assign \Mult0~57  = \Mult0~8_RESULTA_bus [49];
assign \Mult0~58  = \Mult0~8_RESULTA_bus [50];
assign \Mult0~59  = \Mult0~8_RESULTA_bus [51];
assign \Mult0~60  = \Mult0~8_RESULTA_bus [52];
assign \Mult0~61  = \Mult0~8_RESULTA_bus [53];
assign \Mult0~62  = \Mult0~8_RESULTA_bus [54];
assign \Mult0~63  = \Mult0~8_RESULTA_bus [55];
assign \Mult0~64  = \Mult0~8_RESULTA_bus [56];
assign \Mult0~65  = \Mult0~8_RESULTA_bus [57];
assign \Mult0~66  = \Mult0~8_RESULTA_bus [58];
assign \Mult0~67  = \Mult0~8_RESULTA_bus [59];
assign \Mult0~68  = \Mult0~8_RESULTA_bus [60];
assign \Mult0~69  = \Mult0~8_RESULTA_bus [61];
assign \Mult0~70  = \Mult0~8_RESULTA_bus [62];
assign \Mult0~71  = \Mult0~8_RESULTA_bus [63];

assign \Mult1~8_resulta  = \Mult1~8_RESULTA_bus [0];
assign \Mult1~9  = \Mult1~8_RESULTA_bus [1];
assign \Mult1~10  = \Mult1~8_RESULTA_bus [2];
assign \Mult1~11  = \Mult1~8_RESULTA_bus [3];
assign \Mult1~12  = \Mult1~8_RESULTA_bus [4];
assign \Mult1~13  = \Mult1~8_RESULTA_bus [5];
assign \Mult1~14  = \Mult1~8_RESULTA_bus [6];
assign \Mult1~15  = \Mult1~8_RESULTA_bus [7];
assign \Mult1~16  = \Mult1~8_RESULTA_bus [8];
assign \Mult1~17  = \Mult1~8_RESULTA_bus [9];
assign \Mult1~18  = \Mult1~8_RESULTA_bus [10];
assign \Mult1~19  = \Mult1~8_RESULTA_bus [11];
assign \Mult1~20  = \Mult1~8_RESULTA_bus [12];
assign \Mult1~21  = \Mult1~8_RESULTA_bus [13];
assign \Mult1~22  = \Mult1~8_RESULTA_bus [14];
assign \Mult1~23  = \Mult1~8_RESULTA_bus [15];
assign \Mult1~24  = \Mult1~8_RESULTA_bus [16];
assign \Mult1~25  = \Mult1~8_RESULTA_bus [17];
assign \Mult1~26  = \Mult1~8_RESULTA_bus [18];
assign \Mult1~27  = \Mult1~8_RESULTA_bus [19];
assign \Mult1~28  = \Mult1~8_RESULTA_bus [20];
assign \Mult1~29  = \Mult1~8_RESULTA_bus [21];
assign \Mult1~30  = \Mult1~8_RESULTA_bus [22];
assign \Mult1~31  = \Mult1~8_RESULTA_bus [23];
assign \Mult1~32  = \Mult1~8_RESULTA_bus [24];
assign \Mult1~33  = \Mult1~8_RESULTA_bus [25];
assign \Mult1~34  = \Mult1~8_RESULTA_bus [26];
assign \Mult1~35  = \Mult1~8_RESULTA_bus [27];
assign \Mult1~36  = \Mult1~8_RESULTA_bus [28];
assign \Mult1~37  = \Mult1~8_RESULTA_bus [29];
assign \Mult1~38  = \Mult1~8_RESULTA_bus [30];
assign \Mult1~39  = \Mult1~8_RESULTA_bus [31];
assign \Mult1~40  = \Mult1~8_RESULTA_bus [32];
assign \Mult1~41  = \Mult1~8_RESULTA_bus [33];
assign \Mult1~42  = \Mult1~8_RESULTA_bus [34];
assign \Mult1~43  = \Mult1~8_RESULTA_bus [35];
assign \Mult1~44  = \Mult1~8_RESULTA_bus [36];
assign \Mult1~45  = \Mult1~8_RESULTA_bus [37];
assign \Mult1~46  = \Mult1~8_RESULTA_bus [38];
assign \Mult1~47  = \Mult1~8_RESULTA_bus [39];
assign \Mult1~48  = \Mult1~8_RESULTA_bus [40];
assign \Mult1~49  = \Mult1~8_RESULTA_bus [41];
assign \Mult1~50  = \Mult1~8_RESULTA_bus [42];
assign \Mult1~51  = \Mult1~8_RESULTA_bus [43];
assign \Mult1~52  = \Mult1~8_RESULTA_bus [44];
assign \Mult1~53  = \Mult1~8_RESULTA_bus [45];
assign \Mult1~54  = \Mult1~8_RESULTA_bus [46];
assign \Mult1~55  = \Mult1~8_RESULTA_bus [47];
assign \Mult1~56  = \Mult1~8_RESULTA_bus [48];
assign \Mult1~57  = \Mult1~8_RESULTA_bus [49];
assign \Mult1~58  = \Mult1~8_RESULTA_bus [50];
assign \Mult1~59  = \Mult1~8_RESULTA_bus [51];
assign \Mult1~60  = \Mult1~8_RESULTA_bus [52];
assign \Mult1~61  = \Mult1~8_RESULTA_bus [53];
assign \Mult1~62  = \Mult1~8_RESULTA_bus [54];
assign \Mult1~63  = \Mult1~8_RESULTA_bus [55];
assign \Mult1~64  = \Mult1~8_RESULTA_bus [56];
assign \Mult1~65  = \Mult1~8_RESULTA_bus [57];
assign \Mult1~66  = \Mult1~8_RESULTA_bus [58];
assign \Mult1~67  = \Mult1~8_RESULTA_bus [59];
assign \Mult1~68  = \Mult1~8_RESULTA_bus [60];
assign \Mult1~69  = \Mult1~8_RESULTA_bus [61];
assign \Mult1~70  = \Mult1~8_RESULTA_bus [62];
assign \Mult1~71  = \Mult1~8_RESULTA_bus [63];

assign \Mult4~8_resulta  = \Mult4~8_RESULTA_bus [0];
assign \Mult4~9  = \Mult4~8_RESULTA_bus [1];
assign \Mult4~10  = \Mult4~8_RESULTA_bus [2];
assign \Mult4~11  = \Mult4~8_RESULTA_bus [3];
assign \Mult4~12  = \Mult4~8_RESULTA_bus [4];
assign \Mult4~13  = \Mult4~8_RESULTA_bus [5];
assign \Mult4~14  = \Mult4~8_RESULTA_bus [6];
assign \Mult4~15  = \Mult4~8_RESULTA_bus [7];
assign \Mult4~16  = \Mult4~8_RESULTA_bus [8];
assign \Mult4~17  = \Mult4~8_RESULTA_bus [9];
assign \Mult4~18  = \Mult4~8_RESULTA_bus [10];
assign \Mult4~19  = \Mult4~8_RESULTA_bus [11];
assign \Mult4~20  = \Mult4~8_RESULTA_bus [12];
assign \Mult4~21  = \Mult4~8_RESULTA_bus [13];
assign \Mult4~22  = \Mult4~8_RESULTA_bus [14];
assign \Mult4~23  = \Mult4~8_RESULTA_bus [15];
assign \Mult4~24  = \Mult4~8_RESULTA_bus [16];
assign \Mult4~25  = \Mult4~8_RESULTA_bus [17];
assign \Mult4~26  = \Mult4~8_RESULTA_bus [18];
assign \Mult4~27  = \Mult4~8_RESULTA_bus [19];
assign \Mult4~28  = \Mult4~8_RESULTA_bus [20];
assign \Mult4~29  = \Mult4~8_RESULTA_bus [21];
assign \Mult4~30  = \Mult4~8_RESULTA_bus [22];
assign \Mult4~31  = \Mult4~8_RESULTA_bus [23];
assign \Mult4~32  = \Mult4~8_RESULTA_bus [24];
assign \Mult4~33  = \Mult4~8_RESULTA_bus [25];
assign \Mult4~34  = \Mult4~8_RESULTA_bus [26];
assign \Mult4~35  = \Mult4~8_RESULTA_bus [27];
assign \Mult4~36  = \Mult4~8_RESULTA_bus [28];
assign \Mult4~37  = \Mult4~8_RESULTA_bus [29];
assign \Mult4~38  = \Mult4~8_RESULTA_bus [30];
assign \Mult4~39  = \Mult4~8_RESULTA_bus [31];
assign \Mult4~40  = \Mult4~8_RESULTA_bus [32];
assign \Mult4~41  = \Mult4~8_RESULTA_bus [33];
assign \Mult4~42  = \Mult4~8_RESULTA_bus [34];
assign \Mult4~43  = \Mult4~8_RESULTA_bus [35];
assign \Mult4~44  = \Mult4~8_RESULTA_bus [36];
assign \Mult4~45  = \Mult4~8_RESULTA_bus [37];
assign \Mult4~46  = \Mult4~8_RESULTA_bus [38];
assign \Mult4~47  = \Mult4~8_RESULTA_bus [39];
assign \Mult4~48  = \Mult4~8_RESULTA_bus [40];
assign \Mult4~49  = \Mult4~8_RESULTA_bus [41];
assign \Mult4~50  = \Mult4~8_RESULTA_bus [42];
assign \Mult4~51  = \Mult4~8_RESULTA_bus [43];
assign \Mult4~52  = \Mult4~8_RESULTA_bus [44];
assign \Mult4~53  = \Mult4~8_RESULTA_bus [45];
assign \Mult4~54  = \Mult4~8_RESULTA_bus [46];
assign \Mult4~55  = \Mult4~8_RESULTA_bus [47];
assign \Mult4~56  = \Mult4~8_RESULTA_bus [48];
assign \Mult4~57  = \Mult4~8_RESULTA_bus [49];
assign \Mult4~58  = \Mult4~8_RESULTA_bus [50];
assign \Mult4~59  = \Mult4~8_RESULTA_bus [51];
assign \Mult4~60  = \Mult4~8_RESULTA_bus [52];
assign \Mult4~61  = \Mult4~8_RESULTA_bus [53];
assign \Mult4~62  = \Mult4~8_RESULTA_bus [54];
assign \Mult4~63  = \Mult4~8_RESULTA_bus [55];
assign \Mult4~64  = \Mult4~8_RESULTA_bus [56];
assign \Mult4~65  = \Mult4~8_RESULTA_bus [57];
assign \Mult4~66  = \Mult4~8_RESULTA_bus [58];
assign \Mult4~67  = \Mult4~8_RESULTA_bus [59];
assign \Mult4~68  = \Mult4~8_RESULTA_bus [60];
assign \Mult4~69  = \Mult4~8_RESULTA_bus [61];
assign \Mult4~70  = \Mult4~8_RESULTA_bus [62];
assign \Mult4~71  = \Mult4~8_RESULTA_bus [63];

assign \Mult3~mac_resulta  = \Mult3~mac_RESULTA_bus [0];
assign \Mult3~315  = \Mult3~mac_RESULTA_bus [1];
assign \Mult3~316  = \Mult3~mac_RESULTA_bus [2];
assign \Mult3~317  = \Mult3~mac_RESULTA_bus [3];
assign \Mult3~318  = \Mult3~mac_RESULTA_bus [4];
assign \Mult3~319  = \Mult3~mac_RESULTA_bus [5];
assign \Mult3~320  = \Mult3~mac_RESULTA_bus [6];
assign \Mult3~321  = \Mult3~mac_RESULTA_bus [7];
assign \Mult3~322  = \Mult3~mac_RESULTA_bus [8];
assign \Mult3~323  = \Mult3~mac_RESULTA_bus [9];
assign \Mult3~324  = \Mult3~mac_RESULTA_bus [10];
assign \Mult3~325  = \Mult3~mac_RESULTA_bus [11];
assign \Mult3~326  = \Mult3~mac_RESULTA_bus [12];
assign \Mult3~327  = \Mult3~mac_RESULTA_bus [13];
assign \Mult3~328  = \Mult3~mac_RESULTA_bus [14];
assign \Mult3~329  = \Mult3~mac_RESULTA_bus [15];
assign \Mult3~330  = \Mult3~mac_RESULTA_bus [16];
assign \Mult3~331  = \Mult3~mac_RESULTA_bus [17];
assign \Mult3~332  = \Mult3~mac_RESULTA_bus [18];
assign \Mult3~333  = \Mult3~mac_RESULTA_bus [19];
assign \Mult3~334  = \Mult3~mac_RESULTA_bus [20];
assign \Mult3~335  = \Mult3~mac_RESULTA_bus [21];
assign \Mult3~336  = \Mult3~mac_RESULTA_bus [22];
assign \Mult3~337  = \Mult3~mac_RESULTA_bus [23];
assign \Mult3~338  = \Mult3~mac_RESULTA_bus [24];
assign \Mult3~339  = \Mult3~mac_RESULTA_bus [25];
assign \Mult3~8  = \Mult3~mac_RESULTA_bus [26];
assign \Mult3~9  = \Mult3~mac_RESULTA_bus [27];
assign \Mult3~10  = \Mult3~mac_RESULTA_bus [28];
assign \Mult3~11  = \Mult3~mac_RESULTA_bus [29];
assign \Mult3~12  = \Mult3~mac_RESULTA_bus [30];
assign \Mult3~13  = \Mult3~mac_RESULTA_bus [31];
assign \Mult3~14  = \Mult3~mac_RESULTA_bus [32];
assign \Mult3~15  = \Mult3~mac_RESULTA_bus [33];
assign \Mult3~16  = \Mult3~mac_RESULTA_bus [34];
assign \Mult3~17  = \Mult3~mac_RESULTA_bus [35];
assign \Mult3~18  = \Mult3~mac_RESULTA_bus [36];
assign \Mult3~19  = \Mult3~mac_RESULTA_bus [37];
assign \Mult3~20  = \Mult3~mac_RESULTA_bus [38];
assign \Mult3~21  = \Mult3~mac_RESULTA_bus [39];
assign \Mult3~22  = \Mult3~mac_RESULTA_bus [40];
assign \Mult3~23  = \Mult3~mac_RESULTA_bus [41];
assign \Mult3~24  = \Mult3~mac_RESULTA_bus [42];
assign \Mult3~25  = \Mult3~mac_RESULTA_bus [43];
assign \Mult3~26  = \Mult3~mac_RESULTA_bus [44];
assign \Mult3~27  = \Mult3~mac_RESULTA_bus [45];
assign \Mult3~28  = \Mult3~mac_RESULTA_bus [46];
assign \Mult3~29  = \Mult3~mac_RESULTA_bus [47];
assign \Mult3~30  = \Mult3~mac_RESULTA_bus [48];
assign \Mult3~31  = \Mult3~mac_RESULTA_bus [49];
assign \Mult3~32  = \Mult3~mac_RESULTA_bus [50];
assign \Mult3~33  = \Mult3~mac_RESULTA_bus [51];
assign \Mult3~34  = \Mult3~mac_RESULTA_bus [52];
assign \Mult3~35  = \Mult3~mac_RESULTA_bus [53];
assign \Mult3~36  = \Mult3~mac_RESULTA_bus [54];
assign \Mult3~37  = \Mult3~mac_RESULTA_bus [55];
assign \Mult3~38  = \Mult3~mac_RESULTA_bus [56];
assign \Mult3~39  = \Mult3~mac_RESULTA_bus [57];
assign \Mult3~40  = \Mult3~mac_RESULTA_bus [58];
assign \Mult3~41  = \Mult3~mac_RESULTA_bus [59];
assign \Mult3~42  = \Mult3~mac_RESULTA_bus [60];
assign \Mult3~43  = \Mult3~mac_RESULTA_bus [61];
assign \Mult3~44  = \Mult3~mac_RESULTA_bus [62];
assign \Mult3~45  = \Mult3~mac_RESULTA_bus [63];

assign \Mult1~mult_hlmac_resulta  = \Mult1~mult_hlmac_RESULTA_bus [0];
assign \Mult1~659  = \Mult1~mult_hlmac_RESULTA_bus [1];
assign \Mult1~660  = \Mult1~mult_hlmac_RESULTA_bus [2];
assign \Mult1~661  = \Mult1~mult_hlmac_RESULTA_bus [3];
assign \Mult1~662  = \Mult1~mult_hlmac_RESULTA_bus [4];
assign \Mult1~663  = \Mult1~mult_hlmac_RESULTA_bus [5];
assign \Mult1~664  = \Mult1~mult_hlmac_RESULTA_bus [6];
assign \Mult1~665  = \Mult1~mult_hlmac_RESULTA_bus [7];
assign \Mult1~666  = \Mult1~mult_hlmac_RESULTA_bus [8];
assign \Mult1~667  = \Mult1~mult_hlmac_RESULTA_bus [9];
assign \Mult1~668  = \Mult1~mult_hlmac_RESULTA_bus [10];
assign \Mult1~669  = \Mult1~mult_hlmac_RESULTA_bus [11];
assign \Mult1~670  = \Mult1~mult_hlmac_RESULTA_bus [12];
assign \Mult1~671  = \Mult1~mult_hlmac_RESULTA_bus [13];
assign \Mult1~672  = \Mult1~mult_hlmac_RESULTA_bus [14];
assign \Mult1~673  = \Mult1~mult_hlmac_RESULTA_bus [15];
assign \Mult1~674  = \Mult1~mult_hlmac_RESULTA_bus [16];
assign \Mult1~675  = \Mult1~mult_hlmac_RESULTA_bus [17];
assign \Mult1~676  = \Mult1~mult_hlmac_RESULTA_bus [18];
assign \Mult1~677  = \Mult1~mult_hlmac_RESULTA_bus [19];
assign \Mult1~678  = \Mult1~mult_hlmac_RESULTA_bus [20];
assign \Mult1~679  = \Mult1~mult_hlmac_RESULTA_bus [21];
assign \Mult1~680  = \Mult1~mult_hlmac_RESULTA_bus [22];
assign \Mult1~349  = \Mult1~mult_hlmac_RESULTA_bus [23];
assign \Mult1~350  = \Mult1~mult_hlmac_RESULTA_bus [24];
assign \Mult1~351  = \Mult1~mult_hlmac_RESULTA_bus [25];
assign \Mult1~352  = \Mult1~mult_hlmac_RESULTA_bus [26];
assign \Mult1~353  = \Mult1~mult_hlmac_RESULTA_bus [27];
assign \Mult1~354  = \Mult1~mult_hlmac_RESULTA_bus [28];
assign \Mult1~355  = \Mult1~mult_hlmac_RESULTA_bus [29];
assign \Mult1~356  = \Mult1~mult_hlmac_RESULTA_bus [30];
assign \Mult1~357  = \Mult1~mult_hlmac_RESULTA_bus [31];
assign \Mult1~358  = \Mult1~mult_hlmac_RESULTA_bus [32];
assign \Mult1~359  = \Mult1~mult_hlmac_RESULTA_bus [33];
assign \Mult1~360  = \Mult1~mult_hlmac_RESULTA_bus [34];
assign \Mult1~361  = \Mult1~mult_hlmac_RESULTA_bus [35];
assign \Mult1~362  = \Mult1~mult_hlmac_RESULTA_bus [36];
assign \Mult1~363  = \Mult1~mult_hlmac_RESULTA_bus [37];
assign \Mult1~364  = \Mult1~mult_hlmac_RESULTA_bus [38];
assign \Mult1~365  = \Mult1~mult_hlmac_RESULTA_bus [39];
assign \Mult1~366  = \Mult1~mult_hlmac_RESULTA_bus [40];
assign \Mult1~367  = \Mult1~mult_hlmac_RESULTA_bus [41];
assign \Mult1~368  = \Mult1~mult_hlmac_RESULTA_bus [42];
assign \Mult1~369  = \Mult1~mult_hlmac_RESULTA_bus [43];
assign \Mult1~370  = \Mult1~mult_hlmac_RESULTA_bus [44];
assign \Mult1~371  = \Mult1~mult_hlmac_RESULTA_bus [45];
assign \Mult1~372  = \Mult1~mult_hlmac_RESULTA_bus [46];
assign \Mult1~373  = \Mult1~mult_hlmac_RESULTA_bus [47];
assign \Mult1~374  = \Mult1~mult_hlmac_RESULTA_bus [48];
assign \Mult1~375  = \Mult1~mult_hlmac_RESULTA_bus [49];
assign \Mult1~376  = \Mult1~mult_hlmac_RESULTA_bus [50];
assign \Mult1~377  = \Mult1~mult_hlmac_RESULTA_bus [51];
assign \Mult1~378  = \Mult1~mult_hlmac_RESULTA_bus [52];
assign \Mult1~379  = \Mult1~mult_hlmac_RESULTA_bus [53];
assign \Mult1~380  = \Mult1~mult_hlmac_RESULTA_bus [54];
assign \Mult1~381  = \Mult1~mult_hlmac_RESULTA_bus [55];
assign \Mult1~382  = \Mult1~mult_hlmac_RESULTA_bus [56];
assign \Mult1~383  = \Mult1~mult_hlmac_RESULTA_bus [57];
assign \Mult1~384  = \Mult1~mult_hlmac_RESULTA_bus [58];
assign \Mult1~385  = \Mult1~mult_hlmac_RESULTA_bus [59];
assign \Mult1~386  = \Mult1~mult_hlmac_RESULTA_bus [60];
assign \Mult1~387  = \Mult1~mult_hlmac_RESULTA_bus [61];
assign \Mult1~388  = \Mult1~mult_hlmac_RESULTA_bus [62];
assign \Mult1~389  = \Mult1~mult_hlmac_RESULTA_bus [63];

assign \Mult4~mult_hlmac_resulta  = \Mult4~mult_hlmac_RESULTA_bus [0];
assign \Mult4~659  = \Mult4~mult_hlmac_RESULTA_bus [1];
assign \Mult4~660  = \Mult4~mult_hlmac_RESULTA_bus [2];
assign \Mult4~661  = \Mult4~mult_hlmac_RESULTA_bus [3];
assign \Mult4~662  = \Mult4~mult_hlmac_RESULTA_bus [4];
assign \Mult4~663  = \Mult4~mult_hlmac_RESULTA_bus [5];
assign \Mult4~664  = \Mult4~mult_hlmac_RESULTA_bus [6];
assign \Mult4~665  = \Mult4~mult_hlmac_RESULTA_bus [7];
assign \Mult4~666  = \Mult4~mult_hlmac_RESULTA_bus [8];
assign \Mult4~667  = \Mult4~mult_hlmac_RESULTA_bus [9];
assign \Mult4~668  = \Mult4~mult_hlmac_RESULTA_bus [10];
assign \Mult4~669  = \Mult4~mult_hlmac_RESULTA_bus [11];
assign \Mult4~670  = \Mult4~mult_hlmac_RESULTA_bus [12];
assign \Mult4~671  = \Mult4~mult_hlmac_RESULTA_bus [13];
assign \Mult4~672  = \Mult4~mult_hlmac_RESULTA_bus [14];
assign \Mult4~673  = \Mult4~mult_hlmac_RESULTA_bus [15];
assign \Mult4~674  = \Mult4~mult_hlmac_RESULTA_bus [16];
assign \Mult4~675  = \Mult4~mult_hlmac_RESULTA_bus [17];
assign \Mult4~676  = \Mult4~mult_hlmac_RESULTA_bus [18];
assign \Mult4~677  = \Mult4~mult_hlmac_RESULTA_bus [19];
assign \Mult4~678  = \Mult4~mult_hlmac_RESULTA_bus [20];
assign \Mult4~679  = \Mult4~mult_hlmac_RESULTA_bus [21];
assign \Mult4~680  = \Mult4~mult_hlmac_RESULTA_bus [22];
assign \Mult4~349  = \Mult4~mult_hlmac_RESULTA_bus [23];
assign \Mult4~350  = \Mult4~mult_hlmac_RESULTA_bus [24];
assign \Mult4~351  = \Mult4~mult_hlmac_RESULTA_bus [25];
assign \Mult4~352  = \Mult4~mult_hlmac_RESULTA_bus [26];
assign \Mult4~353  = \Mult4~mult_hlmac_RESULTA_bus [27];
assign \Mult4~354  = \Mult4~mult_hlmac_RESULTA_bus [28];
assign \Mult4~355  = \Mult4~mult_hlmac_RESULTA_bus [29];
assign \Mult4~356  = \Mult4~mult_hlmac_RESULTA_bus [30];
assign \Mult4~357  = \Mult4~mult_hlmac_RESULTA_bus [31];
assign \Mult4~358  = \Mult4~mult_hlmac_RESULTA_bus [32];
assign \Mult4~359  = \Mult4~mult_hlmac_RESULTA_bus [33];
assign \Mult4~360  = \Mult4~mult_hlmac_RESULTA_bus [34];
assign \Mult4~361  = \Mult4~mult_hlmac_RESULTA_bus [35];
assign \Mult4~362  = \Mult4~mult_hlmac_RESULTA_bus [36];
assign \Mult4~363  = \Mult4~mult_hlmac_RESULTA_bus [37];
assign \Mult4~364  = \Mult4~mult_hlmac_RESULTA_bus [38];
assign \Mult4~365  = \Mult4~mult_hlmac_RESULTA_bus [39];
assign \Mult4~366  = \Mult4~mult_hlmac_RESULTA_bus [40];
assign \Mult4~367  = \Mult4~mult_hlmac_RESULTA_bus [41];
assign \Mult4~368  = \Mult4~mult_hlmac_RESULTA_bus [42];
assign \Mult4~369  = \Mult4~mult_hlmac_RESULTA_bus [43];
assign \Mult4~370  = \Mult4~mult_hlmac_RESULTA_bus [44];
assign \Mult4~371  = \Mult4~mult_hlmac_RESULTA_bus [45];
assign \Mult4~372  = \Mult4~mult_hlmac_RESULTA_bus [46];
assign \Mult4~373  = \Mult4~mult_hlmac_RESULTA_bus [47];
assign \Mult4~374  = \Mult4~mult_hlmac_RESULTA_bus [48];
assign \Mult4~375  = \Mult4~mult_hlmac_RESULTA_bus [49];
assign \Mult4~376  = \Mult4~mult_hlmac_RESULTA_bus [50];
assign \Mult4~377  = \Mult4~mult_hlmac_RESULTA_bus [51];
assign \Mult4~378  = \Mult4~mult_hlmac_RESULTA_bus [52];
assign \Mult4~379  = \Mult4~mult_hlmac_RESULTA_bus [53];
assign \Mult4~380  = \Mult4~mult_hlmac_RESULTA_bus [54];
assign \Mult4~381  = \Mult4~mult_hlmac_RESULTA_bus [55];
assign \Mult4~382  = \Mult4~mult_hlmac_RESULTA_bus [56];
assign \Mult4~383  = \Mult4~mult_hlmac_RESULTA_bus [57];
assign \Mult4~384  = \Mult4~mult_hlmac_RESULTA_bus [58];
assign \Mult4~385  = \Mult4~mult_hlmac_RESULTA_bus [59];
assign \Mult4~386  = \Mult4~mult_hlmac_RESULTA_bus [60];
assign \Mult4~387  = \Mult4~mult_hlmac_RESULTA_bus [61];
assign \Mult4~388  = \Mult4~mult_hlmac_RESULTA_bus [62];
assign \Mult4~389  = \Mult4~mult_hlmac_RESULTA_bus [63];

assign \Mult2~mac_resulta  = \Mult2~mac_RESULTA_bus [0];
assign \Mult2~324  = \Mult2~mac_RESULTA_bus [1];
assign \Mult2~325  = \Mult2~mac_RESULTA_bus [2];
assign \Mult2~326  = \Mult2~mac_RESULTA_bus [3];
assign \Mult2~327  = \Mult2~mac_RESULTA_bus [4];
assign \Mult2~328  = \Mult2~mac_RESULTA_bus [5];
assign \Mult2~329  = \Mult2~mac_RESULTA_bus [6];
assign \Mult2~330  = \Mult2~mac_RESULTA_bus [7];
assign \Mult2~331  = \Mult2~mac_RESULTA_bus [8];
assign \Mult2~332  = \Mult2~mac_RESULTA_bus [9];
assign \Mult2~333  = \Mult2~mac_RESULTA_bus [10];
assign \Mult2~334  = \Mult2~mac_RESULTA_bus [11];
assign \Mult2~335  = \Mult2~mac_RESULTA_bus [12];
assign \Mult2~336  = \Mult2~mac_RESULTA_bus [13];
assign \Mult2~337  = \Mult2~mac_RESULTA_bus [14];
assign \Mult2~338  = \Mult2~mac_RESULTA_bus [15];
assign \Mult2~339  = \Mult2~mac_RESULTA_bus [16];
assign \Mult2~8  = \Mult2~mac_RESULTA_bus [17];
assign \Mult2~9  = \Mult2~mac_RESULTA_bus [18];
assign \Mult2~10  = \Mult2~mac_RESULTA_bus [19];
assign \Mult2~11  = \Mult2~mac_RESULTA_bus [20];
assign \Mult2~12  = \Mult2~mac_RESULTA_bus [21];
assign \Mult2~13  = \Mult2~mac_RESULTA_bus [22];
assign \Mult2~14  = \Mult2~mac_RESULTA_bus [23];
assign \Mult2~15  = \Mult2~mac_RESULTA_bus [24];
assign \Mult2~16  = \Mult2~mac_RESULTA_bus [25];
assign \Mult2~17  = \Mult2~mac_RESULTA_bus [26];
assign \Mult2~18  = \Mult2~mac_RESULTA_bus [27];
assign \Mult2~19  = \Mult2~mac_RESULTA_bus [28];
assign \Mult2~20  = \Mult2~mac_RESULTA_bus [29];
assign \Mult2~21  = \Mult2~mac_RESULTA_bus [30];
assign \Mult2~22  = \Mult2~mac_RESULTA_bus [31];
assign \Mult2~23  = \Mult2~mac_RESULTA_bus [32];
assign \Mult2~24  = \Mult2~mac_RESULTA_bus [33];
assign \Mult2~25  = \Mult2~mac_RESULTA_bus [34];
assign \Mult2~26  = \Mult2~mac_RESULTA_bus [35];
assign \Mult2~27  = \Mult2~mac_RESULTA_bus [36];
assign \Mult2~28  = \Mult2~mac_RESULTA_bus [37];
assign \Mult2~29  = \Mult2~mac_RESULTA_bus [38];
assign \Mult2~30  = \Mult2~mac_RESULTA_bus [39];
assign \Mult2~31  = \Mult2~mac_RESULTA_bus [40];
assign \Mult2~32  = \Mult2~mac_RESULTA_bus [41];
assign \Mult2~33  = \Mult2~mac_RESULTA_bus [42];
assign \Mult2~34  = \Mult2~mac_RESULTA_bus [43];
assign \Mult2~35  = \Mult2~mac_RESULTA_bus [44];
assign \Mult2~36  = \Mult2~mac_RESULTA_bus [45];
assign \Mult2~37  = \Mult2~mac_RESULTA_bus [46];
assign \Mult2~38  = \Mult2~mac_RESULTA_bus [47];
assign \Mult2~39  = \Mult2~mac_RESULTA_bus [48];
assign \Mult2~40  = \Mult2~mac_RESULTA_bus [49];
assign \Mult2~41  = \Mult2~mac_RESULTA_bus [50];
assign \Mult2~42  = \Mult2~mac_RESULTA_bus [51];
assign \Mult2~43  = \Mult2~mac_RESULTA_bus [52];
assign \Mult2~44  = \Mult2~mac_RESULTA_bus [53];
assign \Mult2~45  = \Mult2~mac_RESULTA_bus [54];
assign \Mult2~46  = \Mult2~mac_RESULTA_bus [55];
assign \Mult2~47  = \Mult2~mac_RESULTA_bus [56];
assign \Mult2~48  = \Mult2~mac_RESULTA_bus [57];
assign \Mult2~49  = \Mult2~mac_RESULTA_bus [58];
assign \Mult2~50  = \Mult2~mac_RESULTA_bus [59];
assign \Mult2~51  = \Mult2~mac_RESULTA_bus [60];
assign \Mult2~52  = \Mult2~mac_RESULTA_bus [61];
assign \Mult2~53  = \Mult2~mac_RESULTA_bus [62];
assign \Mult2~54  = \Mult2~mac_RESULTA_bus [63];

assign \Mult6~8_resulta  = \Mult6~8_RESULTA_bus [0];
assign \Mult6~9  = \Mult6~8_RESULTA_bus [1];
assign \Mult6~10  = \Mult6~8_RESULTA_bus [2];
assign \Mult6~11  = \Mult6~8_RESULTA_bus [3];
assign \Mult6~12  = \Mult6~8_RESULTA_bus [4];
assign \Mult6~13  = \Mult6~8_RESULTA_bus [5];
assign \Mult6~14  = \Mult6~8_RESULTA_bus [6];
assign \Mult6~15  = \Mult6~8_RESULTA_bus [7];
assign \Mult6~16  = \Mult6~8_RESULTA_bus [8];
assign \Mult6~17  = \Mult6~8_RESULTA_bus [9];
assign \Mult6~18  = \Mult6~8_RESULTA_bus [10];
assign \Mult6~19  = \Mult6~8_RESULTA_bus [11];
assign \Mult6~20  = \Mult6~8_RESULTA_bus [12];
assign \Mult6~21  = \Mult6~8_RESULTA_bus [13];
assign \Mult6~22  = \Mult6~8_RESULTA_bus [14];
assign \Mult6~23  = \Mult6~8_RESULTA_bus [15];
assign \Mult6~24  = \Mult6~8_RESULTA_bus [16];
assign \Mult6~25  = \Mult6~8_RESULTA_bus [17];
assign \Mult6~26  = \Mult6~8_RESULTA_bus [18];
assign \Mult6~27  = \Mult6~8_RESULTA_bus [19];
assign \Mult6~28  = \Mult6~8_RESULTA_bus [20];
assign \Mult6~29  = \Mult6~8_RESULTA_bus [21];
assign \Mult6~30  = \Mult6~8_RESULTA_bus [22];
assign \Mult6~31  = \Mult6~8_RESULTA_bus [23];
assign \Mult6~32  = \Mult6~8_RESULTA_bus [24];
assign \Mult6~33  = \Mult6~8_RESULTA_bus [25];
assign \Mult6~34  = \Mult6~8_RESULTA_bus [26];
assign \Mult6~35  = \Mult6~8_RESULTA_bus [27];
assign \Mult6~36  = \Mult6~8_RESULTA_bus [28];
assign \Mult6~37  = \Mult6~8_RESULTA_bus [29];
assign \Mult6~38  = \Mult6~8_RESULTA_bus [30];
assign \Mult6~39  = \Mult6~8_RESULTA_bus [31];
assign \Mult6~40  = \Mult6~8_RESULTA_bus [32];
assign \Mult6~41  = \Mult6~8_RESULTA_bus [33];
assign \Mult6~42  = \Mult6~8_RESULTA_bus [34];
assign \Mult6~43  = \Mult6~8_RESULTA_bus [35];
assign \Mult6~44  = \Mult6~8_RESULTA_bus [36];
assign \Mult6~45  = \Mult6~8_RESULTA_bus [37];
assign \Mult6~46  = \Mult6~8_RESULTA_bus [38];
assign \Mult6~47  = \Mult6~8_RESULTA_bus [39];
assign \Mult6~48  = \Mult6~8_RESULTA_bus [40];
assign \Mult6~49  = \Mult6~8_RESULTA_bus [41];
assign \Mult6~50  = \Mult6~8_RESULTA_bus [42];
assign \Mult6~51  = \Mult6~8_RESULTA_bus [43];
assign \Mult6~52  = \Mult6~8_RESULTA_bus [44];
assign \Mult6~53  = \Mult6~8_RESULTA_bus [45];
assign \Mult6~54  = \Mult6~8_RESULTA_bus [46];
assign \Mult6~55  = \Mult6~8_RESULTA_bus [47];
assign \Mult6~56  = \Mult6~8_RESULTA_bus [48];
assign \Mult6~57  = \Mult6~8_RESULTA_bus [49];
assign \Mult6~58  = \Mult6~8_RESULTA_bus [50];
assign \Mult6~59  = \Mult6~8_RESULTA_bus [51];
assign \Mult6~60  = \Mult6~8_RESULTA_bus [52];
assign \Mult6~61  = \Mult6~8_RESULTA_bus [53];
assign \Mult6~62  = \Mult6~8_RESULTA_bus [54];
assign \Mult6~63  = \Mult6~8_RESULTA_bus [55];
assign \Mult6~64  = \Mult6~8_RESULTA_bus [56];
assign \Mult6~65  = \Mult6~8_RESULTA_bus [57];
assign \Mult6~66  = \Mult6~8_RESULTA_bus [58];
assign \Mult6~67  = \Mult6~8_RESULTA_bus [59];
assign \Mult6~68  = \Mult6~8_RESULTA_bus [60];
assign \Mult6~69  = \Mult6~8_RESULTA_bus [61];
assign \Mult6~70  = \Mult6~8_RESULTA_bus [62];
assign \Mult6~71  = \Mult6~8_RESULTA_bus [63];

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \cnt_1[0]~output (
	.i(\cnt_1[0]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[0]),
	.obar());
// synopsys translate_off
defparam \cnt_1[0]~output .bus_hold = "false";
defparam \cnt_1[0]~output .open_drain_output = "false";
defparam \cnt_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \cnt_1[1]~output (
	.i(\cnt_1[1]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[1]),
	.obar());
// synopsys translate_off
defparam \cnt_1[1]~output .bus_hold = "false";
defparam \cnt_1[1]~output .open_drain_output = "false";
defparam \cnt_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \cnt_1[2]~output (
	.i(\cnt_1[2]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[2]),
	.obar());
// synopsys translate_off
defparam \cnt_1[2]~output .bus_hold = "false";
defparam \cnt_1[2]~output .open_drain_output = "false";
defparam \cnt_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \cnt_1[3]~output (
	.i(\cnt_1[3]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[3]),
	.obar());
// synopsys translate_off
defparam \cnt_1[3]~output .bus_hold = "false";
defparam \cnt_1[3]~output .open_drain_output = "false";
defparam \cnt_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \cnt_1[4]~output (
	.i(\cnt_1[4]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[4]),
	.obar());
// synopsys translate_off
defparam \cnt_1[4]~output .bus_hold = "false";
defparam \cnt_1[4]~output .open_drain_output = "false";
defparam \cnt_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \cnt_1[5]~output (
	.i(\cnt_1[5]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[5]),
	.obar());
// synopsys translate_off
defparam \cnt_1[5]~output .bus_hold = "false";
defparam \cnt_1[5]~output .open_drain_output = "false";
defparam \cnt_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \cnt_1[6]~output (
	.i(\cnt_1[6]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[6]),
	.obar());
// synopsys translate_off
defparam \cnt_1[6]~output .bus_hold = "false";
defparam \cnt_1[6]~output .open_drain_output = "false";
defparam \cnt_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \cnt_1[7]~output (
	.i(\cnt_1[7]~reg0_Duplicate_1_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_1[7]),
	.obar());
// synopsys translate_off
defparam \cnt_1[7]~output .bus_hold = "false";
defparam \cnt_1[7]~output .open_drain_output = "false";
defparam \cnt_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \cnt_2[0]~output (
	.i(\cnt_2[0]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[0]),
	.obar());
// synopsys translate_off
defparam \cnt_2[0]~output .bus_hold = "false";
defparam \cnt_2[0]~output .open_drain_output = "false";
defparam \cnt_2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \cnt_2[1]~output (
	.i(\cnt_2[1]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[1]),
	.obar());
// synopsys translate_off
defparam \cnt_2[1]~output .bus_hold = "false";
defparam \cnt_2[1]~output .open_drain_output = "false";
defparam \cnt_2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \cnt_2[2]~output (
	.i(\cnt_2[2]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[2]),
	.obar());
// synopsys translate_off
defparam \cnt_2[2]~output .bus_hold = "false";
defparam \cnt_2[2]~output .open_drain_output = "false";
defparam \cnt_2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \cnt_2[3]~output (
	.i(\cnt_2[3]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[3]),
	.obar());
// synopsys translate_off
defparam \cnt_2[3]~output .bus_hold = "false";
defparam \cnt_2[3]~output .open_drain_output = "false";
defparam \cnt_2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \cnt_2[4]~output (
	.i(\cnt_2[4]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[4]),
	.obar());
// synopsys translate_off
defparam \cnt_2[4]~output .bus_hold = "false";
defparam \cnt_2[4]~output .open_drain_output = "false";
defparam \cnt_2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \cnt_2[5]~output (
	.i(\cnt_2[5]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[5]),
	.obar());
// synopsys translate_off
defparam \cnt_2[5]~output .bus_hold = "false";
defparam \cnt_2[5]~output .open_drain_output = "false";
defparam \cnt_2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \cnt_2[6]~output (
	.i(\cnt_2[6]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[6]),
	.obar());
// synopsys translate_off
defparam \cnt_2[6]~output .bus_hold = "false";
defparam \cnt_2[6]~output .open_drain_output = "false";
defparam \cnt_2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \cnt_2[7]~output (
	.i(\cnt_2[7]~reg0_Duplicate_2_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_2[7]),
	.obar());
// synopsys translate_off
defparam \cnt_2[7]~output .bus_hold = "false";
defparam \cnt_2[7]~output .open_drain_output = "false";
defparam \cnt_2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \core_loc[0]~output (
	.i(!\core_loc[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[0]),
	.obar());
// synopsys translate_off
defparam \core_loc[0]~output .bus_hold = "false";
defparam \core_loc[0]~output .open_drain_output = "false";
defparam \core_loc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \core_loc[1]~output (
	.i(\core_loc[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[1]),
	.obar());
// synopsys translate_off
defparam \core_loc[1]~output .bus_hold = "false";
defparam \core_loc[1]~output .open_drain_output = "false";
defparam \core_loc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \core_loc[2]~output (
	.i(\core_loc[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[2]),
	.obar());
// synopsys translate_off
defparam \core_loc[2]~output .bus_hold = "false";
defparam \core_loc[2]~output .open_drain_output = "false";
defparam \core_loc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \core_loc[3]~output (
	.i(\core_loc[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[3]),
	.obar());
// synopsys translate_off
defparam \core_loc[3]~output .bus_hold = "false";
defparam \core_loc[3]~output .open_drain_output = "false";
defparam \core_loc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \core_loc[4]~output (
	.i(\core_loc[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[4]),
	.obar());
// synopsys translate_off
defparam \core_loc[4]~output .bus_hold = "false";
defparam \core_loc[4]~output .open_drain_output = "false";
defparam \core_loc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \core_loc[5]~output (
	.i(\core_loc[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[5]),
	.obar());
// synopsys translate_off
defparam \core_loc[5]~output .bus_hold = "false";
defparam \core_loc[5]~output .open_drain_output = "false";
defparam \core_loc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \core_loc[6]~output (
	.i(\core_loc[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[6]),
	.obar());
// synopsys translate_off
defparam \core_loc[6]~output .bus_hold = "false";
defparam \core_loc[6]~output .open_drain_output = "false";
defparam \core_loc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \core_loc[7]~output (
	.i(\core_loc[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[7]),
	.obar());
// synopsys translate_off
defparam \core_loc[7]~output .bus_hold = "false";
defparam \core_loc[7]~output .open_drain_output = "false";
defparam \core_loc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \core_loc[8]~output (
	.i(\core_loc[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[8]),
	.obar());
// synopsys translate_off
defparam \core_loc[8]~output .bus_hold = "false";
defparam \core_loc[8]~output .open_drain_output = "false";
defparam \core_loc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \core_loc[9]~output (
	.i(\core_loc[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[9]),
	.obar());
// synopsys translate_off
defparam \core_loc[9]~output .bus_hold = "false";
defparam \core_loc[9]~output .open_drain_output = "false";
defparam \core_loc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \core_loc[10]~output (
	.i(\core_loc[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[10]),
	.obar());
// synopsys translate_off
defparam \core_loc[10]~output .bus_hold = "false";
defparam \core_loc[10]~output .open_drain_output = "false";
defparam \core_loc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \core_loc[11]~output (
	.i(\core_loc[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[11]),
	.obar());
// synopsys translate_off
defparam \core_loc[11]~output .bus_hold = "false";
defparam \core_loc[11]~output .open_drain_output = "false";
defparam \core_loc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \core_loc[12]~output (
	.i(\core_loc[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[12]),
	.obar());
// synopsys translate_off
defparam \core_loc[12]~output .bus_hold = "false";
defparam \core_loc[12]~output .open_drain_output = "false";
defparam \core_loc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \core_loc[13]~output (
	.i(\core_loc[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[13]),
	.obar());
// synopsys translate_off
defparam \core_loc[13]~output .bus_hold = "false";
defparam \core_loc[13]~output .open_drain_output = "false";
defparam \core_loc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \core_loc[14]~output (
	.i(\core_loc[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[14]),
	.obar());
// synopsys translate_off
defparam \core_loc[14]~output .bus_hold = "false";
defparam \core_loc[14]~output .open_drain_output = "false";
defparam \core_loc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \core_loc[15]~output (
	.i(\core_loc[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[15]),
	.obar());
// synopsys translate_off
defparam \core_loc[15]~output .bus_hold = "false";
defparam \core_loc[15]~output .open_drain_output = "false";
defparam \core_loc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \core_loc[16]~output (
	.i(\core_loc[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[16]),
	.obar());
// synopsys translate_off
defparam \core_loc[16]~output .bus_hold = "false";
defparam \core_loc[16]~output .open_drain_output = "false";
defparam \core_loc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \core_loc[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[17]),
	.obar());
// synopsys translate_off
defparam \core_loc[17]~output .bus_hold = "false";
defparam \core_loc[17]~output .open_drain_output = "false";
defparam \core_loc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y81_N2
cyclonev_io_obuf \core_loc[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[18]),
	.obar());
// synopsys translate_off
defparam \core_loc[18]~output .bus_hold = "false";
defparam \core_loc[18]~output .open_drain_output = "false";
defparam \core_loc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N19
cyclonev_io_obuf \core_loc[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(core_loc[19]),
	.obar());
// synopsys translate_off
defparam \core_loc[19]~output .bus_hold = "false";
defparam \core_loc[19]~output .open_drain_output = "false";
defparam \core_loc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \cnt_loc[0]~output (
	.i(!\cnt_loc[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[0]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[0]~output .bus_hold = "false";
defparam \cnt_loc[0]~output .open_drain_output = "false";
defparam \cnt_loc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \cnt_loc[1]~output (
	.i(\cnt_loc[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[1]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[1]~output .bus_hold = "false";
defparam \cnt_loc[1]~output .open_drain_output = "false";
defparam \cnt_loc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \cnt_loc[2]~output (
	.i(\cnt_loc[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[2]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[2]~output .bus_hold = "false";
defparam \cnt_loc[2]~output .open_drain_output = "false";
defparam \cnt_loc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \cnt_loc[3]~output (
	.i(\cnt_loc[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[3]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[3]~output .bus_hold = "false";
defparam \cnt_loc[3]~output .open_drain_output = "false";
defparam \cnt_loc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N53
cyclonev_io_obuf \cnt_loc[4]~output (
	.i(\cnt_loc[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[4]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[4]~output .bus_hold = "false";
defparam \cnt_loc[4]~output .open_drain_output = "false";
defparam \cnt_loc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \cnt_loc[5]~output (
	.i(\cnt_loc[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[5]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[5]~output .bus_hold = "false";
defparam \cnt_loc[5]~output .open_drain_output = "false";
defparam \cnt_loc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \cnt_loc[6]~output (
	.i(\cnt_loc[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[6]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[6]~output .bus_hold = "false";
defparam \cnt_loc[6]~output .open_drain_output = "false";
defparam \cnt_loc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \cnt_loc[7]~output (
	.i(\cnt_loc[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[7]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[7]~output .bus_hold = "false";
defparam \cnt_loc[7]~output .open_drain_output = "false";
defparam \cnt_loc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N2
cyclonev_io_obuf \cnt_loc[8]~output (
	.i(\cnt_loc[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[8]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[8]~output .bus_hold = "false";
defparam \cnt_loc[8]~output .open_drain_output = "false";
defparam \cnt_loc[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \cnt_loc[9]~output (
	.i(\cnt_loc[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[9]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[9]~output .bus_hold = "false";
defparam \cnt_loc[9]~output .open_drain_output = "false";
defparam \cnt_loc[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \cnt_loc[10]~output (
	.i(\cnt_loc[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[10]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[10]~output .bus_hold = "false";
defparam \cnt_loc[10]~output .open_drain_output = "false";
defparam \cnt_loc[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \cnt_loc[11]~output (
	.i(\cnt_loc[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[11]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[11]~output .bus_hold = "false";
defparam \cnt_loc[11]~output .open_drain_output = "false";
defparam \cnt_loc[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \cnt_loc[12]~output (
	.i(\cnt_loc[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[12]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[12]~output .bus_hold = "false";
defparam \cnt_loc[12]~output .open_drain_output = "false";
defparam \cnt_loc[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \cnt_loc[13]~output (
	.i(\cnt_loc[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[13]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[13]~output .bus_hold = "false";
defparam \cnt_loc[13]~output .open_drain_output = "false";
defparam \cnt_loc[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \cnt_loc[14]~output (
	.i(\cnt_loc[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[14]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[14]~output .bus_hold = "false";
defparam \cnt_loc[14]~output .open_drain_output = "false";
defparam \cnt_loc[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N59
cyclonev_io_obuf \cnt_loc[15]~output (
	.i(\cnt_loc[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[15]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[15]~output .bus_hold = "false";
defparam \cnt_loc[15]~output .open_drain_output = "false";
defparam \cnt_loc[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N53
cyclonev_io_obuf \cnt_loc[16]~output (
	.i(\cnt_loc[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[16]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[16]~output .bus_hold = "false";
defparam \cnt_loc[16]~output .open_drain_output = "false";
defparam \cnt_loc[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \cnt_loc[17]~output (
	.i(\cnt_loc[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[17]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[17]~output .bus_hold = "false";
defparam \cnt_loc[17]~output .open_drain_output = "false";
defparam \cnt_loc[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \cnt_loc[18]~output (
	.i(\cnt_loc[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[18]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[18]~output .bus_hold = "false";
defparam \cnt_loc[18]~output .open_drain_output = "false";
defparam \cnt_loc[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \cnt_loc[19]~output (
	.i(\cnt_loc[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(cnt_loc[19]),
	.obar());
// synopsys translate_off
defparam \cnt_loc[19]~output .bus_hold = "false";
defparam \cnt_loc[19]~output .open_drain_output = "false";
defparam \cnt_loc[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \conv_out[0]~output (
	.i(\conv_out[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[0]),
	.obar());
// synopsys translate_off
defparam \conv_out[0]~output .bus_hold = "false";
defparam \conv_out[0]~output .open_drain_output = "false";
defparam \conv_out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N53
cyclonev_io_obuf \conv_out[1]~output (
	.i(\conv_out[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[1]),
	.obar());
// synopsys translate_off
defparam \conv_out[1]~output .bus_hold = "false";
defparam \conv_out[1]~output .open_drain_output = "false";
defparam \conv_out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \conv_out[2]~output (
	.i(\conv_out[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[2]),
	.obar());
// synopsys translate_off
defparam \conv_out[2]~output .bus_hold = "false";
defparam \conv_out[2]~output .open_drain_output = "false";
defparam \conv_out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \conv_out[3]~output (
	.i(\conv_out[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[3]),
	.obar());
// synopsys translate_off
defparam \conv_out[3]~output .bus_hold = "false";
defparam \conv_out[3]~output .open_drain_output = "false";
defparam \conv_out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \conv_out[4]~output (
	.i(\conv_out[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[4]),
	.obar());
// synopsys translate_off
defparam \conv_out[4]~output .bus_hold = "false";
defparam \conv_out[4]~output .open_drain_output = "false";
defparam \conv_out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \conv_out[5]~output (
	.i(\conv_out[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[5]),
	.obar());
// synopsys translate_off
defparam \conv_out[5]~output .bus_hold = "false";
defparam \conv_out[5]~output .open_drain_output = "false";
defparam \conv_out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \conv_out[6]~output (
	.i(\conv_out[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[6]),
	.obar());
// synopsys translate_off
defparam \conv_out[6]~output .bus_hold = "false";
defparam \conv_out[6]~output .open_drain_output = "false";
defparam \conv_out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \conv_out[7]~output (
	.i(\conv_out[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[7]),
	.obar());
// synopsys translate_off
defparam \conv_out[7]~output .bus_hold = "false";
defparam \conv_out[7]~output .open_drain_output = "false";
defparam \conv_out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \conv_out[8]~output (
	.i(\conv_out[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[8]),
	.obar());
// synopsys translate_off
defparam \conv_out[8]~output .bus_hold = "false";
defparam \conv_out[8]~output .open_drain_output = "false";
defparam \conv_out[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \conv_out[9]~output (
	.i(\conv_out[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[9]),
	.obar());
// synopsys translate_off
defparam \conv_out[9]~output .bus_hold = "false";
defparam \conv_out[9]~output .open_drain_output = "false";
defparam \conv_out[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \conv_out[10]~output (
	.i(\conv_out[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[10]),
	.obar());
// synopsys translate_off
defparam \conv_out[10]~output .bus_hold = "false";
defparam \conv_out[10]~output .open_drain_output = "false";
defparam \conv_out[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \conv_out[11]~output (
	.i(\conv_out[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[11]),
	.obar());
// synopsys translate_off
defparam \conv_out[11]~output .bus_hold = "false";
defparam \conv_out[11]~output .open_drain_output = "false";
defparam \conv_out[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \conv_out[12]~output (
	.i(\conv_out[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[12]),
	.obar());
// synopsys translate_off
defparam \conv_out[12]~output .bus_hold = "false";
defparam \conv_out[12]~output .open_drain_output = "false";
defparam \conv_out[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N76
cyclonev_io_obuf \conv_out[13]~output (
	.i(\conv_out[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[13]),
	.obar());
// synopsys translate_off
defparam \conv_out[13]~output .bus_hold = "false";
defparam \conv_out[13]~output .open_drain_output = "false";
defparam \conv_out[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \conv_out[14]~output (
	.i(\conv_out[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[14]),
	.obar());
// synopsys translate_off
defparam \conv_out[14]~output .bus_hold = "false";
defparam \conv_out[14]~output .open_drain_output = "false";
defparam \conv_out[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \conv_out[15]~output (
	.i(\conv_out[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[15]),
	.obar());
// synopsys translate_off
defparam \conv_out[15]~output .bus_hold = "false";
defparam \conv_out[15]~output .open_drain_output = "false";
defparam \conv_out[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \conv_out[16]~output (
	.i(\conv_out[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[16]),
	.obar());
// synopsys translate_off
defparam \conv_out[16]~output .bus_hold = "false";
defparam \conv_out[16]~output .open_drain_output = "false";
defparam \conv_out[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N93
cyclonev_io_obuf \conv_out[17]~output (
	.i(\conv_out[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[17]),
	.obar());
// synopsys translate_off
defparam \conv_out[17]~output .bus_hold = "false";
defparam \conv_out[17]~output .open_drain_output = "false";
defparam \conv_out[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \conv_out[18]~output (
	.i(\conv_out[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[18]),
	.obar());
// synopsys translate_off
defparam \conv_out[18]~output .bus_hold = "false";
defparam \conv_out[18]~output .open_drain_output = "false";
defparam \conv_out[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \conv_out[19]~output (
	.i(\conv_out[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(conv_out[19]),
	.obar());
// synopsys translate_off
defparam \conv_out[19]~output .bus_hold = "false";
defparam \conv_out[19]~output .open_drain_output = "false";
defparam \conv_out[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( \cnt_1[0]~reg0_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \Add0~2  = CARRY(( \cnt_1[0]~reg0_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \cnt_1[1]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( \cnt_1[1]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \cnt_1[1]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[1]~reg0SCLR_LUT_combout  = ( \Add0~5_sumout  & ( !\Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add0~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[1]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[1]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[1]~reg0SCLR_LUT .lut_mask = 64'h0000CCCC0000CCCC;
defparam \cnt_1[1]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N44
cyclonev_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \rst~inputCLKENA0 (
	.inclk(\rst~input_o ),
	.ena(vcc),
	.outclk(\rst~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \rst~inputCLKENA0 .clock_type = "global clock";
defparam \rst~inputCLKENA0 .disable_mode = "low";
defparam \rst~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \rst~inputCLKENA0 .ena_register_power_up = "high";
defparam \rst~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X22_Y7_N14
dffeas \cnt_1[1]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_1[1]~reg0SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[1]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[1]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[1]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \cnt_1[2]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \cnt_1[2]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\cnt_1[2]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \cnt_1[2]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[2]~reg0SCLR_LUT_combout  = ( \Add0~9_sumout  & ( !\Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[2]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[2]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[2]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_1[2]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N44
dffeas \cnt_1[2]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[2]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[2]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[2]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[2]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( \cnt_1[3]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( \cnt_1[3]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~10  ))

	.dataa(!\cnt_1[3]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \cnt_1[3]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[3]~reg0SCLR_LUT_combout  = (!\Equal0~3_combout  & \Add0~13_sumout )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(!\Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[3]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[3]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[3]~reg0SCLR_LUT .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cnt_1[3]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \cnt_1[3]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[3]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[3]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[3]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[3]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \core_i[4]~input (
	.i(core_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[4]~input_o ));
// synopsys translate_off
defparam \core_i[4]~input .bus_hold = "false";
defparam \core_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( \cnt_1[4]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( \cnt_1[4]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[4]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \cnt_1[4]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[4]~reg0SCLR_LUT_combout  = ( \Add0~17_sumout  & ( !\Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[4]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[4]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[4]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_1[4]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N56
dffeas \cnt_1[4]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[4]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[4]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[4]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[4]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \core_i[3]~input (
	.i(core_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[3]~input_o ));
// synopsys translate_off
defparam \core_i[3]~input .bus_hold = "false";
defparam \core_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( \core_i[3]~input_o  & ( (\cnt_1[3]~reg0_Duplicate_1_q  & (!\core_i[4]~input_o  $ (\cnt_1[4]~reg0_Duplicate_1_q ))) ) ) # ( !\core_i[3]~input_o  & ( (!\cnt_1[3]~reg0_Duplicate_1_q  & (!\core_i[4]~input_o  $ 
// (\cnt_1[4]~reg0_Duplicate_1_q ))) ) )

	.dataa(!\cnt_1[3]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\core_i[4]~input_o ),
	.datad(!\cnt_1[4]~reg0_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\core_i[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \core_i[7]~input (
	.i(core_i[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[7]~input_o ));
// synopsys translate_off
defparam \core_i[7]~input .bus_hold = "false";
defparam \core_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \core_i[6]~input (
	.i(core_i[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[6]~input_o ));
// synopsys translate_off
defparam \core_i[6]~input .bus_hold = "false";
defparam \core_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( \cnt_1[5]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( \cnt_1[5]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[5]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N51
cyclonev_lcell_comb \cnt_1[5]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[5]~reg0SCLR_LUT_combout  = (\Add0~21_sumout  & !\Equal0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~21_sumout ),
	.datad(!\Equal0~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[5]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[5]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[5]~reg0SCLR_LUT .lut_mask = 64'h0F000F000F000F00;
defparam \cnt_1[5]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \cnt_1[5]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[5]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[5]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[5]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[5]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( \cnt_1[6]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( \cnt_1[6]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[6]~reg0_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \cnt_1[6]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[6]~reg0SCLR_LUT_combout  = ( \Add0~25_sumout  & ( !\Equal0~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[6]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[6]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[6]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_1[6]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N26
dffeas \cnt_1[6]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[6]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[6]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[6]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[6]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( \cnt_1[7]~reg0_Duplicate_1_q  ) + ( GND ) + ( \Add0~26  ))

	.dataa(!\cnt_1[7]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \cnt_1[7]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[7]~reg0SCLR_LUT_combout  = (\Add0~29_sumout  & !\Equal0~3_combout )

	.dataa(!\Add0~29_sumout ),
	.datab(!\Equal0~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[7]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[7]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[7]~reg0SCLR_LUT .lut_mask = 64'h4444444444444444;
defparam \cnt_1[7]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N50
dffeas \cnt_1[7]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[7]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[7]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[7]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[7]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N57
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( \cnt_1[7]~reg0_Duplicate_1_q  & ( \cnt_1[6]~reg0_Duplicate_1_q  & ( (\core_i[7]~input_o  & \core_i[6]~input_o ) ) ) ) # ( !\cnt_1[7]~reg0_Duplicate_1_q  & ( \cnt_1[6]~reg0_Duplicate_1_q  & ( (!\core_i[7]~input_o  & 
// \core_i[6]~input_o ) ) ) ) # ( \cnt_1[7]~reg0_Duplicate_1_q  & ( !\cnt_1[6]~reg0_Duplicate_1_q  & ( (\core_i[7]~input_o  & !\core_i[6]~input_o ) ) ) ) # ( !\cnt_1[7]~reg0_Duplicate_1_q  & ( !\cnt_1[6]~reg0_Duplicate_1_q  & ( (!\core_i[7]~input_o  & 
// !\core_i[6]~input_o ) ) ) )

	.dataa(!\core_i[7]~input_o ),
	.datab(!\core_i[6]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cnt_1[7]~reg0_Duplicate_1_q ),
	.dataf(!\cnt_1[6]~reg0_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8888444422221111;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \core_i[0]~input (
	.i(core_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[0]~input_o ));
// synopsys translate_off
defparam \core_i[0]~input .bus_hold = "false";
defparam \core_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \core_i[2]~input (
	.i(core_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[2]~input_o ));
// synopsys translate_off
defparam \core_i[2]~input .bus_hold = "false";
defparam \core_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \core_i[1]~input (
	.i(core_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[1]~input_o ));
// synopsys translate_off
defparam \core_i[1]~input .bus_hold = "false";
defparam \core_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( \cnt_1[0]~reg0_Duplicate_1_q  & ( \core_i[1]~input_o  & ( (\cnt_1[1]~reg0_Duplicate_1_q  & (\core_i[0]~input_o  & (!\cnt_1[2]~reg0_Duplicate_1_q  $ (\core_i[2]~input_o )))) ) ) ) # ( !\cnt_1[0]~reg0_Duplicate_1_q  & ( 
// \core_i[1]~input_o  & ( (\cnt_1[1]~reg0_Duplicate_1_q  & (!\core_i[0]~input_o  & (!\cnt_1[2]~reg0_Duplicate_1_q  $ (\core_i[2]~input_o )))) ) ) ) # ( \cnt_1[0]~reg0_Duplicate_1_q  & ( !\core_i[1]~input_o  & ( (!\cnt_1[1]~reg0_Duplicate_1_q  & 
// (\core_i[0]~input_o  & (!\cnt_1[2]~reg0_Duplicate_1_q  $ (\core_i[2]~input_o )))) ) ) ) # ( !\cnt_1[0]~reg0_Duplicate_1_q  & ( !\core_i[1]~input_o  & ( (!\cnt_1[1]~reg0_Duplicate_1_q  & (!\core_i[0]~input_o  & (!\cnt_1[2]~reg0_Duplicate_1_q  $ 
// (\core_i[2]~input_o )))) ) ) )

	.dataa(!\cnt_1[2]~reg0_Duplicate_1_q ),
	.datab(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datac(!\core_i[0]~input_o ),
	.datad(!\core_i[2]~input_o ),
	.datae(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.dataf(!\core_i[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8040080420100201;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \core_i[5]~input (
	.i(core_i[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_i[5]~input_o ));
// synopsys translate_off
defparam \core_i[5]~input .bus_hold = "false";
defparam \core_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( \cnt_1[5]~reg0_Duplicate_1_q  & ( (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~0_combout  & \core_i[5]~input_o ))) ) ) # ( !\cnt_1[5]~reg0_Duplicate_1_q  & ( (\Equal0~1_combout  & (\Equal0~2_combout  & (\Equal0~0_combout  & 
// !\core_i[5]~input_o ))) ) )

	.dataa(!\Equal0~1_combout ),
	.datab(!\Equal0~2_combout ),
	.datac(!\Equal0~0_combout ),
	.datad(!\core_i[5]~input_o ),
	.datae(gnd),
	.dataf(!\cnt_1[5]~reg0_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'h0100010000010001;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \cnt_1[0]~reg0SCLR_LUT (
// Equation(s):
// \cnt_1[0]~reg0SCLR_LUT_combout  = ( !\Equal0~3_combout  & ( \Add0~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_1[0]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_1[0]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_1[0]~reg0SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \cnt_1[0]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \cnt_1[0]~reg0_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_1[0]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_1[0]~reg0_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_1[0]~reg0_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_1[0]~reg0_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( \cnt_2[0]~reg0_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))
// \Add2~2  = CARRY(( \cnt_2[0]~reg0_Duplicate_2_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[0]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( \cnt_2[1]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( \cnt_2[1]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~2  ))

	.dataa(!\cnt_2[1]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \cnt_2[1]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[1]~reg0SCLR_LUT_combout  = (!\Equal1~3_combout  & \Add2~5_sumout )

	.dataa(gnd),
	.datab(!\Equal1~3_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[1]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[1]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[1]~reg0SCLR_LUT .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cnt_2[1]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y7_N17
dffeas flag_1(
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Equal0~3_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag_1.is_wysiwyg = "true";
defparam flag_1.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \cnt_2[1]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[1]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[1]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[1]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[1]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( \cnt_2[2]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( \cnt_2[2]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\cnt_2[2]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \cnt_2[2]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[2]~reg0SCLR_LUT_combout  = ( \Add2~9_sumout  & ( !\Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal1~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[2]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[2]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[2]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_2[2]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N8
dffeas \cnt_2[2]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[2]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[2]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[2]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[2]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( \cnt_2[3]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( \cnt_2[3]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~10  ))

	.dataa(!\cnt_2[3]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \cnt_2[3]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[3]~reg0SCLR_LUT_combout  = ( !\Equal1~3_combout  & ( \Add2~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[3]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[3]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[3]~reg0SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \cnt_2[3]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N38
dffeas \cnt_2[3]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[3]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[3]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[3]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[3]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( \cnt_2[4]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( \cnt_2[4]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[4]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \cnt_2[4]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[4]~reg0SCLR_LUT_combout  = ( \Add2~17_sumout  & ( !\Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add2~17_sumout ),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[4]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[4]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[4]~reg0SCLR_LUT .lut_mask = 64'h0000FFFF00000000;
defparam \cnt_2[4]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N29
dffeas \cnt_2[4]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[4]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[4]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[4]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[4]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( \cnt_2[5]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( \cnt_2[5]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[5]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \cnt_2[5]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[5]~reg0SCLR_LUT_combout  = ( !\Equal1~3_combout  & ( \Add2~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[5]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[5]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[5]~reg0SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \cnt_2[5]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N26
dffeas \cnt_2[5]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[5]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[5]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[5]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[5]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \cnt_2[3]~reg0_Duplicate_2_q  & ( \cnt_2[4]~reg0_Duplicate_2_q  & ( (\core_i[4]~input_o  & (\core_i[3]~input_o  & (!\core_i[5]~input_o  $ (\cnt_2[5]~reg0_Duplicate_2_q )))) ) ) ) # ( !\cnt_2[3]~reg0_Duplicate_2_q  & ( 
// \cnt_2[4]~reg0_Duplicate_2_q  & ( (\core_i[4]~input_o  & (!\core_i[3]~input_o  & (!\core_i[5]~input_o  $ (\cnt_2[5]~reg0_Duplicate_2_q )))) ) ) ) # ( \cnt_2[3]~reg0_Duplicate_2_q  & ( !\cnt_2[4]~reg0_Duplicate_2_q  & ( (!\core_i[4]~input_o  & 
// (\core_i[3]~input_o  & (!\core_i[5]~input_o  $ (\cnt_2[5]~reg0_Duplicate_2_q )))) ) ) ) # ( !\cnt_2[3]~reg0_Duplicate_2_q  & ( !\cnt_2[4]~reg0_Duplicate_2_q  & ( (!\core_i[4]~input_o  & (!\core_i[3]~input_o  & (!\core_i[5]~input_o  $ 
// (\cnt_2[5]~reg0_Duplicate_2_q )))) ) ) )

	.dataa(!\core_i[4]~input_o ),
	.datab(!\core_i[5]~input_o ),
	.datac(!\core_i[3]~input_o ),
	.datad(!\cnt_2[5]~reg0_Duplicate_2_q ),
	.datae(!\cnt_2[3]~reg0_Duplicate_2_q ),
	.dataf(!\cnt_2[4]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h8020080240100401;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \cnt_2[2]~reg0_Duplicate_2_q  & ( \cnt_2[1]~reg0_Duplicate_2_q  & ( (\core_i[1]~input_o  & (\core_i[2]~input_o  & (!\core_i[0]~input_o  $ (\cnt_2[0]~reg0_Duplicate_2_q )))) ) ) ) # ( !\cnt_2[2]~reg0_Duplicate_2_q  & ( 
// \cnt_2[1]~reg0_Duplicate_2_q  & ( (\core_i[1]~input_o  & (!\core_i[2]~input_o  & (!\core_i[0]~input_o  $ (\cnt_2[0]~reg0_Duplicate_2_q )))) ) ) ) # ( \cnt_2[2]~reg0_Duplicate_2_q  & ( !\cnt_2[1]~reg0_Duplicate_2_q  & ( (!\core_i[1]~input_o  & 
// (\core_i[2]~input_o  & (!\core_i[0]~input_o  $ (\cnt_2[0]~reg0_Duplicate_2_q )))) ) ) ) # ( !\cnt_2[2]~reg0_Duplicate_2_q  & ( !\cnt_2[1]~reg0_Duplicate_2_q  & ( (!\core_i[1]~input_o  & (!\core_i[2]~input_o  & (!\core_i[0]~input_o  $ 
// (\cnt_2[0]~reg0_Duplicate_2_q )))) ) ) )

	.dataa(!\core_i[1]~input_o ),
	.datab(!\core_i[2]~input_o ),
	.datac(!\core_i[0]~input_o ),
	.datad(!\cnt_2[0]~reg0_Duplicate_2_q ),
	.datae(!\cnt_2[2]~reg0_Duplicate_2_q ),
	.dataf(!\cnt_2[1]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h8008200240041001;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( \cnt_2[6]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~22  ))
// \Add2~26  = CARRY(( \cnt_2[6]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[6]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \cnt_2[6]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[6]~reg0SCLR_LUT_combout  = (\Add2~25_sumout  & !\Equal1~3_combout )

	.dataa(gnd),
	.datab(!\Add2~25_sumout ),
	.datac(!\Equal1~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[6]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[6]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[6]~reg0SCLR_LUT .lut_mask = 64'h3030303030303030;
defparam \cnt_2[6]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N44
dffeas \cnt_2[6]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[6]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[6]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[6]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[6]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( \cnt_2[7]~reg0_Duplicate_2_q  ) + ( GND ) + ( \Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[7]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \cnt_2[7]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[7]~reg0SCLR_LUT_combout  = ( \Add2~29_sumout  & ( !\Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal1~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[7]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[7]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[7]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_2[7]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N11
dffeas \cnt_2[7]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[7]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[7]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[7]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[7]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \cnt_2[6]~reg0_Duplicate_2_q  & ( (\core_i[6]~input_o  & (!\core_i[7]~input_o  $ (\cnt_2[7]~reg0_Duplicate_2_q ))) ) ) # ( !\cnt_2[6]~reg0_Duplicate_2_q  & ( (!\core_i[6]~input_o  & (!\core_i[7]~input_o  $ 
// (\cnt_2[7]~reg0_Duplicate_2_q ))) ) )

	.dataa(gnd),
	.datab(!\core_i[6]~input_o ),
	.datac(!\core_i[7]~input_o ),
	.datad(!\cnt_2[7]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\cnt_2[6]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (\Equal1~2_combout  & (\Equal1~1_combout  & \Equal1~0_combout ))

	.dataa(!\Equal1~2_combout ),
	.datab(!\Equal1~1_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'h0101010101010101;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \cnt_2[0]~reg0SCLR_LUT (
// Equation(s):
// \cnt_2[0]~reg0SCLR_LUT_combout  = ( \Add2~1_sumout  & ( !\Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(!\Equal1~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_2[0]~reg0SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_2[0]~reg0SCLR_LUT .extended_lut = "off";
defparam \cnt_2[0]~reg0SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_2[0]~reg0SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \cnt_2[0]~reg0_Duplicate_2 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_2[0]~reg0SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flag_1~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_2[0]~reg0_Duplicate_2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_2[0]~reg0_Duplicate_2 .is_wysiwyg = "true";
defparam \cnt_2[0]~reg0_Duplicate_2 .power_up = "low";
// synopsys translate_on

// Location: DSP_X32_Y4_N0
cyclonev_mac \Mult5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\core_i[7]~input_o ,\core_i[6]~input_o ,\core_i[5]~input_o ,\core_i[4]~input_o ,\core_i[3]~input_o ,\core_i[2]~input_o ,\core_i[1]~input_o ,\core_i[0]~input_o }),
	.ay({\cnt_2[7]~reg0SCLR_LUT_combout ,\cnt_2[6]~reg0SCLR_LUT_combout ,\cnt_2[5]~reg0SCLR_LUT_combout ,\cnt_2[4]~reg0SCLR_LUT_combout ,\cnt_2[3]~reg0SCLR_LUT_combout ,\cnt_2[2]~reg0SCLR_LUT_combout ,\cnt_2[1]~reg0SCLR_LUT_combout ,\cnt_2[0]~reg0SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\flag_1~q }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult5~8 .accumulate_clock = "none";
defparam \Mult5~8 .ax_clock = "none";
defparam \Mult5~8 .ax_width = 8;
defparam \Mult5~8 .ay_scan_in_clock = "0";
defparam \Mult5~8 .ay_scan_in_width = 8;
defparam \Mult5~8 .ay_use_scan_in = "false";
defparam \Mult5~8 .az_clock = "none";
defparam \Mult5~8 .bx_clock = "none";
defparam \Mult5~8 .by_clock = "none";
defparam \Mult5~8 .by_use_scan_in = "false";
defparam \Mult5~8 .bz_clock = "none";
defparam \Mult5~8 .coef_a_0 = 0;
defparam \Mult5~8 .coef_a_1 = 0;
defparam \Mult5~8 .coef_a_2 = 0;
defparam \Mult5~8 .coef_a_3 = 0;
defparam \Mult5~8 .coef_a_4 = 0;
defparam \Mult5~8 .coef_a_5 = 0;
defparam \Mult5~8 .coef_a_6 = 0;
defparam \Mult5~8 .coef_a_7 = 0;
defparam \Mult5~8 .coef_b_0 = 0;
defparam \Mult5~8 .coef_b_1 = 0;
defparam \Mult5~8 .coef_b_2 = 0;
defparam \Mult5~8 .coef_b_3 = 0;
defparam \Mult5~8 .coef_b_4 = 0;
defparam \Mult5~8 .coef_b_5 = 0;
defparam \Mult5~8 .coef_b_6 = 0;
defparam \Mult5~8 .coef_b_7 = 0;
defparam \Mult5~8 .coef_sel_a_clock = "none";
defparam \Mult5~8 .coef_sel_b_clock = "none";
defparam \Mult5~8 .delay_scan_out_ay = "false";
defparam \Mult5~8 .delay_scan_out_by = "false";
defparam \Mult5~8 .enable_double_accum = "false";
defparam \Mult5~8 .load_const_clock = "none";
defparam \Mult5~8 .load_const_value = 0;
defparam \Mult5~8 .mode_sub_location = 0;
defparam \Mult5~8 .negate_clock = "none";
defparam \Mult5~8 .operand_source_max = "input";
defparam \Mult5~8 .operand_source_may = "input";
defparam \Mult5~8 .operand_source_mbx = "input";
defparam \Mult5~8 .operand_source_mby = "input";
defparam \Mult5~8 .operation_mode = "m9x9";
defparam \Mult5~8 .output_clock = "none";
defparam \Mult5~8 .preadder_subtract_a = "false";
defparam \Mult5~8 .preadder_subtract_b = "false";
defparam \Mult5~8 .result_a_width = 64;
defparam \Mult5~8 .signed_max = "false";
defparam \Mult5~8 .signed_may = "false";
defparam \Mult5~8 .signed_mbx = "false";
defparam \Mult5~8 .signed_mby = "false";
defparam \Mult5~8 .sub_clock = "none";
defparam \Mult5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \Add13~1 (
// Equation(s):
// \Add13~1_sumout  = SUM(( \cnt_1[0]~reg0_Duplicate_1_q  ) + ( \Mult5~8_resulta  ) + ( !VCC ))
// \Add13~2  = CARRY(( \cnt_1[0]~reg0_Duplicate_1_q  ) + ( \Mult5~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datac(!\Mult5~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~1_sumout ),
	.cout(\Add13~2 ),
	.shareout());
// synopsys translate_off
defparam \Add13~1 .extended_lut = "off";
defparam \Add13~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N57
cyclonev_lcell_comb \core_loc[0]~1 (
// Equation(s):
// \core_loc[0]~1_combout  = ( !\Add13~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add13~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\core_loc[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \core_loc[0]~1 .extended_lut = "off";
defparam \core_loc[0]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \core_loc[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( \cnt_2[0]~reg0_Duplicate_2_q  & ( (\core_i[1]~input_o  & !\cnt_2[1]~reg0_Duplicate_2_q ) ) ) # ( !\cnt_2[0]~reg0_Duplicate_2_q  & ( (!\core_i[1]~input_o  & (!\cnt_2[1]~reg0_Duplicate_2_q  & \core_i[0]~input_o )) # 
// (\core_i[1]~input_o  & ((!\cnt_2[1]~reg0_Duplicate_2_q ) # (\core_i[0]~input_o ))) ) )

	.dataa(!\core_i[1]~input_o ),
	.datab(gnd),
	.datac(!\cnt_2[1]~reg0_Duplicate_2_q ),
	.datad(!\core_i[0]~input_o ),
	.datae(gnd),
	.dataf(!\cnt_2[0]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'h50F550F550505050;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \cnt_2[3]~reg0_Duplicate_2_q  & ( \LessThan2~0_combout  & ( (\core_i[3]~input_o  & ((!\cnt_2[2]~reg0_Duplicate_2_q ) # (\core_i[2]~input_o ))) ) ) ) # ( !\cnt_2[3]~reg0_Duplicate_2_q  & ( \LessThan2~0_combout  & ( 
// ((!\cnt_2[2]~reg0_Duplicate_2_q ) # (\core_i[2]~input_o )) # (\core_i[3]~input_o ) ) ) ) # ( \cnt_2[3]~reg0_Duplicate_2_q  & ( !\LessThan2~0_combout  & ( (\core_i[3]~input_o  & (\core_i[2]~input_o  & !\cnt_2[2]~reg0_Duplicate_2_q )) ) ) ) # ( 
// !\cnt_2[3]~reg0_Duplicate_2_q  & ( !\LessThan2~0_combout  & ( ((\core_i[2]~input_o  & !\cnt_2[2]~reg0_Duplicate_2_q )) # (\core_i[3]~input_o ) ) ) )

	.dataa(!\core_i[3]~input_o ),
	.datab(!\core_i[2]~input_o ),
	.datac(!\cnt_2[2]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(!\cnt_2[3]~reg0_Duplicate_2_q ),
	.dataf(!\LessThan2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'h75751010F7F75151;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = ( \cnt_2[4]~reg0_Duplicate_2_q  & ( (!\core_i[5]~input_o  & (\core_i[4]~input_o  & (\LessThan2~1_combout  & !\cnt_2[5]~reg0_Duplicate_2_q ))) # (\core_i[5]~input_o  & ((!\cnt_2[5]~reg0_Duplicate_2_q ) # ((\core_i[4]~input_o  & 
// \LessThan2~1_combout )))) ) ) # ( !\cnt_2[4]~reg0_Duplicate_2_q  & ( (!\core_i[5]~input_o  & (!\cnt_2[5]~reg0_Duplicate_2_q  & ((\LessThan2~1_combout ) # (\core_i[4]~input_o )))) # (\core_i[5]~input_o  & (((!\cnt_2[5]~reg0_Duplicate_2_q ) # 
// (\LessThan2~1_combout )) # (\core_i[4]~input_o ))) ) )

	.dataa(!\core_i[4]~input_o ),
	.datab(!\core_i[5]~input_o ),
	.datac(!\LessThan2~1_combout ),
	.datad(!\cnt_2[5]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\cnt_2[4]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~2 .extended_lut = "off";
defparam \LessThan2~2 .lut_mask = 64'h7F137F1337013701;
defparam \LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \core_loc[0]~0 (
// Equation(s):
// \core_loc[0]~0_combout  = ( \LessThan2~2_combout  & ( \cnt_2[6]~reg0_Duplicate_2_q  & ( (!\flag_1~q  & ((!\cnt_2[7]~reg0_Duplicate_2_q  & ((\core_i[7]~input_o ) # (\core_i[6]~input_o ))) # (\cnt_2[7]~reg0_Duplicate_2_q  & (\core_i[6]~input_o  & 
// \core_i[7]~input_o )))) ) ) ) # ( !\LessThan2~2_combout  & ( \cnt_2[6]~reg0_Duplicate_2_q  & ( (!\cnt_2[7]~reg0_Duplicate_2_q  & (!\flag_1~q  & \core_i[7]~input_o )) ) ) ) # ( \LessThan2~2_combout  & ( !\cnt_2[6]~reg0_Duplicate_2_q  & ( (!\flag_1~q  & 
// ((!\cnt_2[7]~reg0_Duplicate_2_q ) # (\core_i[7]~input_o ))) ) ) ) # ( !\LessThan2~2_combout  & ( !\cnt_2[6]~reg0_Duplicate_2_q  & ( (!\flag_1~q  & ((!\cnt_2[7]~reg0_Duplicate_2_q  & ((\core_i[7]~input_o ) # (\core_i[6]~input_o ))) # 
// (\cnt_2[7]~reg0_Duplicate_2_q  & (\core_i[6]~input_o  & \core_i[7]~input_o )))) ) ) )

	.dataa(!\cnt_2[7]~reg0_Duplicate_2_q ),
	.datab(!\core_i[6]~input_o ),
	.datac(!\flag_1~q ),
	.datad(!\core_i[7]~input_o ),
	.datae(!\LessThan2~2_combout ),
	.dataf(!\cnt_2[6]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\core_loc[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \core_loc[0]~0 .extended_lut = "off";
defparam \core_loc[0]~0 .lut_mask = 64'h20B0A0F000A020B0;
defparam \core_loc[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N58
dffeas \core_loc[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\core_loc[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[0]~reg0 .is_wysiwyg = "true";
defparam \core_loc[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N3
cyclonev_lcell_comb \Add13~5 (
// Equation(s):
// \Add13~5_sumout  = SUM(( \Mult5~9  ) + ( \cnt_1[1]~reg0_Duplicate_1_q  ) + ( \Add13~2  ))
// \Add13~6  = CARRY(( \Mult5~9  ) + ( \cnt_1[1]~reg0_Duplicate_1_q  ) + ( \Add13~2  ))

	.dataa(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult5~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~5_sumout ),
	.cout(\Add13~6 ),
	.shareout());
// synopsys translate_off
defparam \Add13~5 .extended_lut = "off";
defparam \Add13~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add13~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N4
dffeas \core_loc[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[1]~reg0 .is_wysiwyg = "true";
defparam \core_loc[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N6
cyclonev_lcell_comb \Add13~9 (
// Equation(s):
// \Add13~9_sumout  = SUM(( \Mult5~10  ) + ( \cnt_1[2]~reg0_Duplicate_1_q  ) + ( \Add13~6  ))
// \Add13~10  = CARRY(( \Mult5~10  ) + ( \cnt_1[2]~reg0_Duplicate_1_q  ) + ( \Add13~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[2]~reg0_Duplicate_1_q ),
	.datad(!\Mult5~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~9_sumout ),
	.cout(\Add13~10 ),
	.shareout());
// synopsys translate_off
defparam \Add13~9 .extended_lut = "off";
defparam \Add13~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add13~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N7
dffeas \core_loc[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[2]~reg0 .is_wysiwyg = "true";
defparam \core_loc[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N9
cyclonev_lcell_comb \Add13~13 (
// Equation(s):
// \Add13~13_sumout  = SUM(( \Mult5~11  ) + ( \cnt_1[3]~reg0_Duplicate_1_q  ) + ( \Add13~10  ))
// \Add13~14  = CARRY(( \Mult5~11  ) + ( \cnt_1[3]~reg0_Duplicate_1_q  ) + ( \Add13~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[3]~reg0_Duplicate_1_q ),
	.datad(!\Mult5~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~13_sumout ),
	.cout(\Add13~14 ),
	.shareout());
// synopsys translate_off
defparam \Add13~13 .extended_lut = "off";
defparam \Add13~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add13~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N10
dffeas \core_loc[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[3]~reg0 .is_wysiwyg = "true";
defparam \core_loc[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N12
cyclonev_lcell_comb \Add13~17 (
// Equation(s):
// \Add13~17_sumout  = SUM(( \Mult5~12  ) + ( \cnt_1[4]~reg0_Duplicate_1_q  ) + ( \Add13~14  ))
// \Add13~18  = CARRY(( \Mult5~12  ) + ( \cnt_1[4]~reg0_Duplicate_1_q  ) + ( \Add13~14  ))

	.dataa(gnd),
	.datab(!\cnt_1[4]~reg0_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\Mult5~12 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~17_sumout ),
	.cout(\Add13~18 ),
	.shareout());
// synopsys translate_off
defparam \Add13~17 .extended_lut = "off";
defparam \Add13~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add13~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N13
dffeas \core_loc[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[4]~reg0 .is_wysiwyg = "true";
defparam \core_loc[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N15
cyclonev_lcell_comb \Add13~21 (
// Equation(s):
// \Add13~21_sumout  = SUM(( \Mult5~13  ) + ( \cnt_1[5]~reg0_Duplicate_1_q  ) + ( \Add13~18  ))
// \Add13~22  = CARRY(( \Mult5~13  ) + ( \cnt_1[5]~reg0_Duplicate_1_q  ) + ( \Add13~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[5]~reg0_Duplicate_1_q ),
	.datad(!\Mult5~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~21_sumout ),
	.cout(\Add13~22 ),
	.shareout());
// synopsys translate_off
defparam \Add13~21 .extended_lut = "off";
defparam \Add13~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add13~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N16
dffeas \core_loc[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[5]~reg0 .is_wysiwyg = "true";
defparam \core_loc[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N18
cyclonev_lcell_comb \Add13~25 (
// Equation(s):
// \Add13~25_sumout  = SUM(( \cnt_1[6]~reg0_Duplicate_1_q  ) + ( \Mult5~14  ) + ( \Add13~22  ))
// \Add13~26  = CARRY(( \cnt_1[6]~reg0_Duplicate_1_q  ) + ( \Mult5~14  ) + ( \Add13~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~14 ),
	.datad(!\cnt_1[6]~reg0_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~25_sumout ),
	.cout(\Add13~26 ),
	.shareout());
// synopsys translate_off
defparam \Add13~25 .extended_lut = "off";
defparam \Add13~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add13~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N19
dffeas \core_loc[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[6]~reg0 .is_wysiwyg = "true";
defparam \core_loc[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N21
cyclonev_lcell_comb \Add13~29 (
// Equation(s):
// \Add13~29_sumout  = SUM(( \Mult5~15  ) + ( \cnt_1[7]~reg0_Duplicate_1_q  ) + ( \Add13~26  ))
// \Add13~30  = CARRY(( \Mult5~15  ) + ( \cnt_1[7]~reg0_Duplicate_1_q  ) + ( \Add13~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_1[7]~reg0_Duplicate_1_q ),
	.datad(!\Mult5~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~29_sumout ),
	.cout(\Add13~30 ),
	.shareout());
// synopsys translate_off
defparam \Add13~29 .extended_lut = "off";
defparam \Add13~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add13~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N22
dffeas \core_loc[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[7]~reg0 .is_wysiwyg = "true";
defparam \core_loc[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \Add13~33 (
// Equation(s):
// \Add13~33_sumout  = SUM(( GND ) + ( \Mult5~16  ) + ( \Add13~30  ))
// \Add13~34  = CARRY(( GND ) + ( \Mult5~16  ) + ( \Add13~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~33_sumout ),
	.cout(\Add13~34 ),
	.shareout());
// synopsys translate_off
defparam \Add13~33 .extended_lut = "off";
defparam \Add13~33 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N25
dffeas \core_loc[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[8]~reg0 .is_wysiwyg = "true";
defparam \core_loc[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N27
cyclonev_lcell_comb \Add13~37 (
// Equation(s):
// \Add13~37_sumout  = SUM(( GND ) + ( \Mult5~17  ) + ( \Add13~34  ))
// \Add13~38  = CARRY(( GND ) + ( \Mult5~17  ) + ( \Add13~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~37_sumout ),
	.cout(\Add13~38 ),
	.shareout());
// synopsys translate_off
defparam \Add13~37 .extended_lut = "off";
defparam \Add13~37 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N28
dffeas \core_loc[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[9]~reg0 .is_wysiwyg = "true";
defparam \core_loc[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N30
cyclonev_lcell_comb \Add13~41 (
// Equation(s):
// \Add13~41_sumout  = SUM(( GND ) + ( \Mult5~18  ) + ( \Add13~38  ))
// \Add13~42  = CARRY(( GND ) + ( \Mult5~18  ) + ( \Add13~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~18 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~41_sumout ),
	.cout(\Add13~42 ),
	.shareout());
// synopsys translate_off
defparam \Add13~41 .extended_lut = "off";
defparam \Add13~41 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N31
dffeas \core_loc[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[10]~reg0 .is_wysiwyg = "true";
defparam \core_loc[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N33
cyclonev_lcell_comb \Add13~45 (
// Equation(s):
// \Add13~45_sumout  = SUM(( GND ) + ( \Mult5~19  ) + ( \Add13~42  ))
// \Add13~46  = CARRY(( GND ) + ( \Mult5~19  ) + ( \Add13~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~45_sumout ),
	.cout(\Add13~46 ),
	.shareout());
// synopsys translate_off
defparam \Add13~45 .extended_lut = "off";
defparam \Add13~45 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N35
dffeas \core_loc[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[11]~reg0 .is_wysiwyg = "true";
defparam \core_loc[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N36
cyclonev_lcell_comb \Add13~49 (
// Equation(s):
// \Add13~49_sumout  = SUM(( GND ) + ( \Mult5~20  ) + ( \Add13~46  ))
// \Add13~50  = CARRY(( GND ) + ( \Mult5~20  ) + ( \Add13~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~49_sumout ),
	.cout(\Add13~50 ),
	.shareout());
// synopsys translate_off
defparam \Add13~49 .extended_lut = "off";
defparam \Add13~49 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N38
dffeas \core_loc[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[12]~reg0 .is_wysiwyg = "true";
defparam \core_loc[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \Add13~53 (
// Equation(s):
// \Add13~53_sumout  = SUM(( GND ) + ( \Mult5~21  ) + ( \Add13~50  ))
// \Add13~54  = CARRY(( GND ) + ( \Mult5~21  ) + ( \Add13~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~53_sumout ),
	.cout(\Add13~54 ),
	.shareout());
// synopsys translate_off
defparam \Add13~53 .extended_lut = "off";
defparam \Add13~53 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N40
dffeas \core_loc[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[13]~reg0 .is_wysiwyg = "true";
defparam \core_loc[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \Add13~57 (
// Equation(s):
// \Add13~57_sumout  = SUM(( GND ) + ( \Mult5~22  ) + ( \Add13~54  ))
// \Add13~58  = CARRY(( GND ) + ( \Mult5~22  ) + ( \Add13~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult5~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~57_sumout ),
	.cout(\Add13~58 ),
	.shareout());
// synopsys translate_off
defparam \Add13~57 .extended_lut = "off";
defparam \Add13~57 .lut_mask = 64'h0000F0F000000000;
defparam \Add13~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N43
dffeas \core_loc[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[14]~reg0 .is_wysiwyg = "true";
defparam \core_loc[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N45
cyclonev_lcell_comb \Add13~61 (
// Equation(s):
// \Add13~61_sumout  = SUM(( \Mult5~23  ) + ( GND ) + ( \Add13~58  ))
// \Add13~62  = CARRY(( \Mult5~23  ) + ( GND ) + ( \Add13~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult5~23 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~61_sumout ),
	.cout(\Add13~62 ),
	.shareout());
// synopsys translate_off
defparam \Add13~61 .extended_lut = "off";
defparam \Add13~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add13~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N46
dffeas \core_loc[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[15]~reg0 .is_wysiwyg = "true";
defparam \core_loc[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N48
cyclonev_lcell_comb \Add13~65 (
// Equation(s):
// \Add13~65_sumout  = SUM(( GND ) + ( GND ) + ( \Add13~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add13~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add13~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add13~65 .extended_lut = "off";
defparam \Add13~65 .lut_mask = 64'h0000FFFF00000000;
defparam \Add13~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N49
dffeas \core_loc[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Add13~65_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\core_loc[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \core_loc[16]~reg0 .is_wysiwyg = "true";
defparam \core_loc[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \stride[2]~input (
	.i(stride[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[2]~input_o ));
// synopsys translate_off
defparam \stride[2]~input .bus_hold = "false";
defparam \stride[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \stride[1]~input (
	.i(stride[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[1]~input_o ));
// synopsys translate_off
defparam \stride[1]~input .bus_hold = "false";
defparam \stride[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \conv_i[7]~input (
	.i(conv_i[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[7]~input_o ));
// synopsys translate_off
defparam \conv_i[7]~input .bus_hold = "false";
defparam \conv_i[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \conv_i[6]~input (
	.i(conv_i[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[6]~input_o ));
// synopsys translate_off
defparam \conv_i[6]~input .bus_hold = "false";
defparam \conv_i[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \conv_i[5]~input (
	.i(conv_i[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[5]~input_o ));
// synopsys translate_off
defparam \conv_i[5]~input .bus_hold = "false";
defparam \conv_i[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \conv_i[4]~input (
	.i(conv_i[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[4]~input_o ));
// synopsys translate_off
defparam \conv_i[4]~input .bus_hold = "false";
defparam \conv_i[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \conv_i[3]~input (
	.i(conv_i[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[3]~input_o ));
// synopsys translate_off
defparam \conv_i[3]~input .bus_hold = "false";
defparam \conv_i[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \conv_i[2]~input (
	.i(conv_i[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[2]~input_o ));
// synopsys translate_off
defparam \conv_i[2]~input .bus_hold = "false";
defparam \conv_i[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \conv_i[1]~input (
	.i(conv_i[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[1]~input_o ));
// synopsys translate_off
defparam \conv_i[1]~input .bus_hold = "false";
defparam \conv_i[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N21
cyclonev_io_ibuf \conv_i[0]~input (
	.i(conv_i[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_i[0]~input_o ));
// synopsys translate_off
defparam \conv_i[0]~input .bus_hold = "false";
defparam \conv_i[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N30
cyclonev_lcell_comb \Add15~29 (
// Equation(s):
// \Add15~29_sumout  = SUM(( !\conv_i[0]~input_o  $ (!\core_i[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add15~30  = CARRY(( !\conv_i[0]~input_o  $ (!\core_i[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Add15~31  = SHARE((!\core_i[0]~input_o ) # (\conv_i[0]~input_o ))

	.dataa(gnd),
	.datab(!\conv_i[0]~input_o ),
	.datac(!\core_i[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add15~29_sumout ),
	.cout(\Add15~30 ),
	.shareout(\Add15~31 ));
// synopsys translate_off
defparam \Add15~29 .extended_lut = "off";
defparam \Add15~29 .lut_mask = 64'h0000F3F300003C3C;
defparam \Add15~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N33
cyclonev_lcell_comb \Add15~25 (
// Equation(s):
// \Add15~25_sumout  = SUM(( !\conv_i[1]~input_o  $ (\core_i[1]~input_o ) ) + ( \Add15~31  ) + ( \Add15~30  ))
// \Add15~26  = CARRY(( !\conv_i[1]~input_o  $ (\core_i[1]~input_o ) ) + ( \Add15~31  ) + ( \Add15~30  ))
// \Add15~27  = SHARE((\conv_i[1]~input_o  & !\core_i[1]~input_o ))

	.dataa(!\conv_i[1]~input_o ),
	.datab(gnd),
	.datac(!\core_i[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~30 ),
	.sharein(\Add15~31 ),
	.combout(),
	.sumout(\Add15~25_sumout ),
	.cout(\Add15~26 ),
	.shareout(\Add15~27 ));
// synopsys translate_off
defparam \Add15~25 .extended_lut = "off";
defparam \Add15~25 .lut_mask = 64'h000050500000A5A5;
defparam \Add15~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N36
cyclonev_lcell_comb \Add15~21 (
// Equation(s):
// \Add15~21_sumout  = SUM(( !\conv_i[2]~input_o  $ (\core_i[2]~input_o ) ) + ( \Add15~27  ) + ( \Add15~26  ))
// \Add15~22  = CARRY(( !\conv_i[2]~input_o  $ (\core_i[2]~input_o ) ) + ( \Add15~27  ) + ( \Add15~26  ))
// \Add15~23  = SHARE((\conv_i[2]~input_o  & !\core_i[2]~input_o ))

	.dataa(gnd),
	.datab(!\conv_i[2]~input_o ),
	.datac(!\core_i[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~26 ),
	.sharein(\Add15~27 ),
	.combout(),
	.sumout(\Add15~21_sumout ),
	.cout(\Add15~22 ),
	.shareout(\Add15~23 ));
// synopsys translate_off
defparam \Add15~21 .extended_lut = "off";
defparam \Add15~21 .lut_mask = 64'h000030300000C3C3;
defparam \Add15~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N39
cyclonev_lcell_comb \Add15~17 (
// Equation(s):
// \Add15~17_sumout  = SUM(( !\conv_i[3]~input_o  $ (\core_i[3]~input_o ) ) + ( \Add15~23  ) + ( \Add15~22  ))
// \Add15~18  = CARRY(( !\conv_i[3]~input_o  $ (\core_i[3]~input_o ) ) + ( \Add15~23  ) + ( \Add15~22  ))
// \Add15~19  = SHARE((\conv_i[3]~input_o  & !\core_i[3]~input_o ))

	.dataa(!\conv_i[3]~input_o ),
	.datab(gnd),
	.datac(!\core_i[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~22 ),
	.sharein(\Add15~23 ),
	.combout(),
	.sumout(\Add15~17_sumout ),
	.cout(\Add15~18 ),
	.shareout(\Add15~19 ));
// synopsys translate_off
defparam \Add15~17 .extended_lut = "off";
defparam \Add15~17 .lut_mask = 64'h000050500000A5A5;
defparam \Add15~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N42
cyclonev_lcell_comb \Add15~13 (
// Equation(s):
// \Add15~13_sumout  = SUM(( !\core_i[4]~input_o  $ (\conv_i[4]~input_o ) ) + ( \Add15~19  ) + ( \Add15~18  ))
// \Add15~14  = CARRY(( !\core_i[4]~input_o  $ (\conv_i[4]~input_o ) ) + ( \Add15~19  ) + ( \Add15~18  ))
// \Add15~15  = SHARE((!\core_i[4]~input_o  & \conv_i[4]~input_o ))

	.dataa(gnd),
	.datab(!\core_i[4]~input_o ),
	.datac(!\conv_i[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~18 ),
	.sharein(\Add15~19 ),
	.combout(),
	.sumout(\Add15~13_sumout ),
	.cout(\Add15~14 ),
	.shareout(\Add15~15 ));
// synopsys translate_off
defparam \Add15~13 .extended_lut = "off";
defparam \Add15~13 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add15~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N45
cyclonev_lcell_comb \Add15~9 (
// Equation(s):
// \Add15~9_sumout  = SUM(( !\conv_i[5]~input_o  $ (\core_i[5]~input_o ) ) + ( \Add15~15  ) + ( \Add15~14  ))
// \Add15~10  = CARRY(( !\conv_i[5]~input_o  $ (\core_i[5]~input_o ) ) + ( \Add15~15  ) + ( \Add15~14  ))
// \Add15~11  = SHARE((\conv_i[5]~input_o  & !\core_i[5]~input_o ))

	.dataa(!\conv_i[5]~input_o ),
	.datab(gnd),
	.datac(!\core_i[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~14 ),
	.sharein(\Add15~15 ),
	.combout(),
	.sumout(\Add15~9_sumout ),
	.cout(\Add15~10 ),
	.shareout(\Add15~11 ));
// synopsys translate_off
defparam \Add15~9 .extended_lut = "off";
defparam \Add15~9 .lut_mask = 64'h000050500000A5A5;
defparam \Add15~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \Add15~5 (
// Equation(s):
// \Add15~5_sumout  = SUM(( !\conv_i[6]~input_o  $ (\core_i[6]~input_o ) ) + ( \Add15~11  ) + ( \Add15~10  ))
// \Add15~6  = CARRY(( !\conv_i[6]~input_o  $ (\core_i[6]~input_o ) ) + ( \Add15~11  ) + ( \Add15~10  ))
// \Add15~7  = SHARE((\conv_i[6]~input_o  & !\core_i[6]~input_o ))

	.dataa(gnd),
	.datab(!\conv_i[6]~input_o ),
	.datac(!\core_i[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~10 ),
	.sharein(\Add15~11 ),
	.combout(),
	.sumout(\Add15~5_sumout ),
	.cout(\Add15~6 ),
	.shareout(\Add15~7 ));
// synopsys translate_off
defparam \Add15~5 .extended_lut = "off";
defparam \Add15~5 .lut_mask = 64'h000030300000C3C3;
defparam \Add15~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N51
cyclonev_lcell_comb \Add15~1 (
// Equation(s):
// \Add15~1_sumout  = SUM(( !\core_i[7]~input_o  $ (\conv_i[7]~input_o ) ) + ( \Add15~7  ) + ( \Add15~6  ))

	.dataa(!\core_i[7]~input_o ),
	.datab(gnd),
	.datac(!\conv_i[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add15~6 ),
	.sharein(\Add15~7 ),
	.combout(),
	.sumout(\Add15~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add15~1 .extended_lut = "off";
defparam \Add15~1 .lut_mask = 64'h000000000000A5A5;
defparam \Add15~1 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \stride[0]~input (
	.i(stride[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[0]~input_o ));
// synopsys translate_off
defparam \stride[0]~input .bus_hold = "false";
defparam \stride[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  = SUM(( !\Add15~1_sumout  $ (!\stride[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  = CARRY(( !\Add15~1_sumout  $ (!\stride[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  = SHARE((!\stride[0]~input_o ) # (\Add15~1_sumout ))

	.dataa(gnd),
	.datab(!\Add15~1_sumout ),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .lut_mask = 64'h0000F3F300003C3C;
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \stride[4]~input (
	.i(stride[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[4]~input_o ));
// synopsys translate_off
defparam \stride[4]~input .bus_hold = "false";
defparam \stride[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \stride[7]~input (
	.i(stride[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[7]~input_o ));
// synopsys translate_off
defparam \stride[7]~input .bus_hold = "false";
defparam \stride[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \stride[5]~input (
	.i(stride[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[5]~input_o ));
// synopsys translate_off
defparam \stride[5]~input .bus_hold = "false";
defparam \stride[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \stride[6]~input (
	.i(stride[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[6]~input_o ));
// synopsys translate_off
defparam \stride[6]~input .bus_hold = "false";
defparam \stride[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \stride[3]~input (
	.i(stride[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\stride[3]~input_o ));
// synopsys translate_off
defparam \stride[3]~input .bus_hold = "false";
defparam \stride[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[2] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [2] = ( \stride[3]~input_o  ) # ( !\stride[3]~input_o  & ( (((\stride[6]~input_o ) # (\stride[5]~input_o )) # (\stride[7]~input_o )) # (\stride[4]~input_o ) ) )

	.dataa(!\stride[4]~input_o ),
	.datab(!\stride[7]~input_o ),
	.datac(!\stride[5]~input_o ),
	.datad(!\stride[6]~input_o ),
	.datae(gnd),
	.dataf(!\stride[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[2] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[2] .lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|sel[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [0] = (((\Div0|auto_generated|divider|divider|sel [2]) # (\stride[1]~input_o )) # (\stride[2]~input_o )) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datab(!\stride[2]~input_o ),
	.datac(!\stride[1]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|sel [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[0] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[0] .lut_mask = 64'h7FFF7FFF7FFF7FFF;
defparam \Div0|auto_generated|divider|divider|selnose[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout  = SUM(( !\Add15~5_sumout  $ (!\stride[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  = CARRY(( !\Add15~5_sumout  $ (!\stride[0]~input_o ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  = SHARE((!\stride[0]~input_o ) # (\Add15~5_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add15~5_sumout ),
	.datad(!\stride[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .lut_mask = 64'h0000FF0F00000FF0;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  = SUM(( !\stride[1]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [0] & ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & (\Add15~1_sumout )))) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  = CARRY(( !\stride[1]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [0] & ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & (\Add15~1_sumout )))) ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  = SHARE((!\stride[1]~input_o  & ((!\Div0|auto_generated|divider|divider|selnose [0] & ((\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [0] & (\Add15~1_sumout )))))

	.dataa(!\stride[1]~input_o ),
	.datab(!\Add15~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|selnose [0]),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .lut_mask = 64'h000002A20000A959;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[9] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [9] = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \Div0|auto_generated|divider|divider|sel [2] ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & 
// ( \Div0|auto_generated|divider|divider|sel [2] ) ) # ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( !\Div0|auto_generated|divider|divider|sel [2] ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  
// & ( !\Div0|auto_generated|divider|divider|sel [2] & ( \stride[2]~input_o  ) ) )

	.dataa(!\stride[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|sel [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [9]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[9] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[9] .lut_mask = 64'h5555FFFFFFFFFFFF;
defparam \Div0|auto_generated|divider|divider|selnose[9] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \conv_size[6]~1 (
// Equation(s):
// \conv_size[6]~1_combout  = !\Div0|auto_generated|divider|divider|selnose [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|selnose [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[6]~1 .extended_lut = "off";
defparam \conv_size[6]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \conv_size[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N26
dffeas \conv_size[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[6]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[6]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[6] .is_wysiwyg = "true";
defparam \conv_size[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \cnt_4[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))
// \Add3~6  = CARRY(( \cnt_4[0]~_Duplicate_1_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000000000000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \cnt_4[1]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~6  ))
// \Add3~2  = CARRY(( \cnt_4[1]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \cnt_4[1]~SCLR_LUT (
// Equation(s):
// \cnt_4[1]~SCLR_LUT_combout  = (!\LessThan1~4_combout  & \Add3~1_sumout )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(gnd),
	.datad(!\Add3~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[1]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[1]~SCLR_LUT .lut_mask = 64'h00CC00CC00CC00CC;
defparam \cnt_4[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \cnt_3[0]~_Duplicate_4_q  ) + ( VCC ) + ( !VCC ))
// \Add1~10  = CARRY(( \cnt_3[0]~_Duplicate_4_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cnt_3[0]~_Duplicate_4_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000000000003333;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \cnt_3[0]~SCLR_LUT (
// Equation(s):
// \cnt_3[0]~SCLR_LUT_combout  = ( !\LessThan0~3_combout  & ( \Add1~9_sumout  ) )

	.dataa(gnd),
	.datab(!\Add1~9_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[0]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[0]~SCLR_LUT .lut_mask = 64'h3333333300000000;
defparam \cnt_3[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \cnt_3[7]~0 (
// Equation(s):
// \cnt_3[7]~0_combout  = ( \flag_1~q  & ( (\Equal1~2_combout  & (\Equal1~1_combout  & \Equal1~0_combout )) ) )

	.dataa(!\Equal1~2_combout ),
	.datab(!\Equal1~1_combout ),
	.datac(gnd),
	.datad(!\Equal1~0_combout ),
	.datae(gnd),
	.dataf(!\flag_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[7]~0 .extended_lut = "off";
defparam \cnt_3[7]~0 .lut_mask = 64'h0000000000110011;
defparam \cnt_3[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \cnt_3[0]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[0]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[0]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[0]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[0]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \cnt_3[1]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~10  ))
// \Add1~30  = CARRY(( \cnt_3[1]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~10  ))

	.dataa(!\cnt_3[1]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \cnt_3[1]~SCLR_LUT (
// Equation(s):
// \cnt_3[1]~SCLR_LUT_combout  = (!\LessThan0~3_combout  & \Add1~29_sumout )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[1]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[1]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \cnt_3[1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N35
dffeas \cnt_3[1]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[1]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[1]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[1]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[1]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \cnt_3[2]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~30  ))
// \Add1~2  = CARRY(( \cnt_3[2]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_3[2]~_Duplicate_4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \cnt_3[2]~SCLR_LUT (
// Equation(s):
// \cnt_3[2]~SCLR_LUT_combout  = ( \Add1~1_sumout  & ( !\LessThan0~3_combout  ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[2]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[2]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \cnt_3[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \cnt_3[2]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[2]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[2]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[2]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[2]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \cnt_3[3]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \cnt_3[3]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_3[3]~_Duplicate_4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \cnt_3[3]~SCLR_LUT (
// Equation(s):
// \cnt_3[3]~SCLR_LUT_combout  = (!\LessThan0~3_combout  & \Add1~5_sumout )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(!\Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[3]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[3]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \cnt_3[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N47
dffeas \cnt_3[3]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[3]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[3]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[3]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[3]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \cnt_3[4]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~6  ))
// \Add1~14  = CARRY(( \cnt_3[4]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_3[4]~_Duplicate_4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \cnt_3[5]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~14  ))
// \Add1~22  = CARRY(( \cnt_3[5]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~14  ))

	.dataa(!\cnt_3[5]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \cnt_3[5]~SCLR_LUT (
// Equation(s):
// \cnt_3[5]~SCLR_LUT_combout  = ( \Add1~21_sumout  & ( !\LessThan0~3_combout  ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[5]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[5]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \cnt_3[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N50
dffeas \cnt_3[5]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_3[5]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[5]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[5]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[5]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[0]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[0]~0_combout  = ( \Div0|auto_generated|divider|divider|sel [2] & ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( \Add15~1_sumout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|sel [2] & ( \Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( ((!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout  & (!\stride[2]~input_o  & !\stride[1]~input_o ))) # 
// (\Add15~1_sumout ) ) ) ) # ( \Div0|auto_generated|divider|divider|sel [2] & ( !\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( \Add15~1_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|sel [2] & ( 
// !\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout  & ( (\Add15~1_sumout  & (((\stride[1]~input_o ) # (\stride[2]~input_o )) # (\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ))) ) ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1_sumout ),
	.datab(!\stride[2]~input_o ),
	.datac(!\stride[1]~input_o ),
	.datad(!\Add15~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|sel [2]),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[0]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[0]~0 .lut_mask = 64'h007F00FF80FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout  = SUM(( !\stride[0]~input_o  $ (!\Add15~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  = CARRY(( !\stride[0]~input_o  $ (!\Add15~9_sumout ) ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  = SHARE((!\stride[0]~input_o ) # (\Add15~9_sumout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[0]~input_o ),
	.datad(!\Add15~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .lut_mask = 64'h0000F0FF00000FF0;
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  = SUM(( !\stride[1]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & (\Add15~5_sumout )))) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  = CARRY(( !\stride[1]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & (\Add15~5_sumout )))) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15  ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  = SHARE((!\stride[1]~input_o  & ((!\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & (\Add15~5_sumout )))))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [9]),
	.datab(!\Add15~5_sumout ),
	.datac(!\stride[1]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .lut_mask = 64'h000010B00000E14B;
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout  = SUM(( !\stride[2]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ))))) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  = CARRY(( !\stride[2]~input_o  $ (((!\Div0|auto_generated|divider|divider|selnose [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ))))) ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  = SHARE((!\stride[2]~input_o  & ((!\Div0|auto_generated|divider|divider|selnose [9] & (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout )) # 
// (\Div0|auto_generated|divider|divider|selnose [9] & ((\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ))))))

	.dataa(!\stride[2]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|selnose [9]),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .lut_mask = 64'h0000202A00009A95;
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7  ) + ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [18] = (\Div0|auto_generated|divider|divider|sel [2]) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|sel [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [18]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[18] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[18] .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \Div0|auto_generated|divider|divider|selnose[18] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \conv_size[5]~2 (
// Equation(s):
// \conv_size[5]~2_combout  = ( !\Div0|auto_generated|divider|divider|selnose [18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[5]~2 .extended_lut = "off";
defparam \conv_size[5]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \conv_size[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \conv_size[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[5]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[5]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[5] .is_wysiwyg = "true";
defparam \conv_size[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( conv_size[5] & ( !\cnt_3[5]~_Duplicate_4_q  ) )

	.dataa(!\cnt_3[5]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!conv_size[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \conv_size[7]~0 (
// Equation(s):
// \conv_size[7]~0_combout  = ( !\Div0|auto_generated|divider|divider|selnose [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[7]~0 .extended_lut = "off";
defparam \conv_size[7]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \conv_size[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N53
dffeas \conv_size[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[7]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[7]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[7] .is_wysiwyg = "true";
defparam \conv_size[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \cnt_3[6]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \cnt_3[6]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_3[6]~_Duplicate_4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N39
cyclonev_lcell_comb \cnt_3[6]~SCLR_LUT (
// Equation(s):
// \cnt_3[6]~SCLR_LUT_combout  = ( \Add1~25_sumout  & ( !\LessThan0~3_combout  ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[6]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[6]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \cnt_3[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N26
dffeas \cnt_3[6]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[6]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[6]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[6]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[6]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \cnt_3[7]~_Duplicate_4_q  ) + ( GND ) + ( \Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_3[7]~_Duplicate_4_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \cnt_3[7]~SCLR_LUT (
// Equation(s):
// \cnt_3[7]~SCLR_LUT_combout  = ( \Add1~17_sumout  & ( !\LessThan0~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan0~3_combout ),
	.datad(gnd),
	.datae(!\Add1~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[7]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[7]~SCLR_LUT .lut_mask = 64'h0000F0F00000F0F0;
defparam \cnt_3[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N59
dffeas \cnt_3[7]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[7]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[7]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[7]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[7]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~1_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( (!\Div0|auto_generated|divider|divider|sel [2] & 
// (\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout  & !\stride[2]~input_o )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [2]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5_sumout ),
	.datac(!\stride[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .lut_mask = 64'h2020202000000000;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[9]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[9]~2_combout  = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[0]~0_combout  ) ) # ( 
// !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[0]~0_combout  & ( (\stride[2]~input_o ) # (\Div0|auto_generated|divider|divider|sel [2]) ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|sel [2]),
	.datac(!\stride[2]~input_o ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[9]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[9]~2 .lut_mask = 64'h000000003F3FFFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[8]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[8]~9_combout  = ( \Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( \Add15~5_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout  & ( 
// (!\Div0|auto_generated|divider|divider|sel [2] & ((!\stride[2]~input_o  & ((\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ))) # (\stride[2]~input_o  & (\Add15~5_sumout )))) # (\Div0|auto_generated|divider|divider|sel [2] & 
// (\Add15~5_sumout )) ) )

	.dataa(!\Add15~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [2]),
	.datac(!\stride[2]~input_o ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[8]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[8]~9 .lut_mask = 64'h15D515D555555555;
defparam \Div0|auto_generated|divider|divider|StageOut[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( \Add15~13_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \Div0|auto_generated|divider|divider|op_4~18  = CARRY(( \Add15~13_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(gnd),
	.datab(!\stride[0]~input_o ),
	.datac(!\Add15~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000333300000F0F;
defparam \Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\Add15~9_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & (((\Add15~9_sumout )))) ) + ( 
// !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))
// \Div0|auto_generated|divider|divider|op_4~14  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) 
// # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\Add15~9_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & (((\Add15~9_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [2]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\Add15~9_sumout ),
	.datae(gnd),
	.dataf(!\stride[1]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout 
// )) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & 
// (((\Div0|auto_generated|divider|divider|StageOut[8]~9_combout )))) ) + ( !\stride[2]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))
// \Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout )) 
// # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & (((\Div0|auto_generated|divider|divider|StageOut[8]~9_combout 
// )))) ) + ( !\stride[2]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [2]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ),
	.datae(gnd),
	.dataf(!\stride[2]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [18] & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [18] & 
// (((\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ) # (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout )))) ) + ( !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))
// \Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [18] & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [18] & 
// (((\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ) # (\Div0|auto_generated|divider|divider|StageOut[9]~1_combout )))) ) + ( !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [18]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ),
	.datae(gnd),
	.dataf(!\stride[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h000000FF00002777;
defparam \Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[5] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [5] = ( \stride[6]~input_o  ) # ( !\stride[6]~input_o  & ( \stride[7]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[7]~input_o ),
	.datad(gnd),
	.datae(!\stride[6]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[5] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[5] .lut_mask = 64'h0F0FFFFF0F0FFFFF;
defparam \Div0|auto_generated|divider|divider|sel[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[4] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [4] = (\stride[5]~input_o ) # (\Div0|auto_generated|divider|divider|sel [5])

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\stride[5]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[4] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[4] .lut_mask = 64'h55FF55FF55FF55FF;
defparam \Div0|auto_generated|divider|divider|sel[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|sel[3] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [3] = (\Div0|auto_generated|divider|divider|sel [4]) # (\stride[4]~input_o )

	.dataa(gnd),
	.datab(!\stride[4]~input_o ),
	.datac(!\Div0|auto_generated|divider|divider|sel [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|sel [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[3] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|sel[3] .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \Div0|auto_generated|divider|divider|sel[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[27] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [27] = (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & !\Div0|auto_generated|divider|divider|sel [3])

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [27]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[27] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[27] .lut_mask = 64'h8888888888888888;
defparam \Div0|auto_generated|divider|divider|selnose[27] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N17
dffeas \conv_size[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Div0|auto_generated|divider|divider|selnose [27]),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[4]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[4] .is_wysiwyg = "true";
defparam \conv_size[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~3_combout  = ( \Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & ( ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ) # 
// (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\Div0|auto_generated|divider|divider|sel [2]) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[9]~1_combout  & ( (!\Div0|auto_generated|divider|divider|sel [2] & 
// ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout )) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// ((\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & (((\Div0|auto_generated|divider|divider|StageOut[9]~2_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [2]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[9]~2_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[9]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~3 .lut_mask = 64'h087F087F7F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~10_combout  = ( \Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( ((!\Div0|auto_generated|divider|divider|sel [2] & 
// !\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout )) # (\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout  & ( 
// (\Div0|auto_generated|divider|divider|StageOut[8]~9_combout  & ((\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [2]))) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|sel [2]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[8]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~10 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~14_combout  = (!\Div0|auto_generated|divider|divider|sel [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & 
// (\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout )) # (\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout  & ((\Add15~9_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [2] & (((\Add15~9_sumout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [2]),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13_sumout ),
	.datad(!\Add15~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( \Add15~17_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \Div0|auto_generated|divider|divider|op_5~22  = CARRY(( \Add15~17_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\Add15~17_sumout ),
	.datab(gnd),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h00000F0F00005555;
defparam \Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [3] & ((\Add15~13_sumout ))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Add15~13_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|op_4~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [3] & ((\Add15~13_sumout ))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Add15~13_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\stride[1]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|StageOut[16]~14_combout ))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[16]~14_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_5~18  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|op_4~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|StageOut[16]~14_combout ))))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[16]~14_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(!\stride[2]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000F7800000FF00;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|StageOut[17]~10_combout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[17]~10_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|StageOut[17]~10_combout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[17]~10_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datae(gnd),
	.dataf(!\stride[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~3_combout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~3_combout )))) ) + ( 
// !\stride[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & ((!\Div0|auto_generated|divider|divider|sel [3] & ((\Div0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|sel [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~3_combout )))) # (\Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~3_combout )))) ) + ( 
// !\stride[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(!\stride[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[36] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [36] = (\Div0|auto_generated|divider|divider|op_5~1_sumout ) # (\Div0|auto_generated|divider|divider|sel [4])

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [36]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36] .lut_mask = 64'h7777777777777777;
defparam \Div0|auto_generated|divider|divider|selnose[36] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \conv_size[3]~4 (
// Equation(s):
// \conv_size[3]~4_combout  = ( !\Div0|auto_generated|divider|divider|selnose [36] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|selnose [36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[3]~4 .extended_lut = "off";
defparam \conv_size[3]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \conv_size[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N29
dffeas \conv_size[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[3]~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[3]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[3] .is_wysiwyg = "true";
defparam \conv_size[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( conv_size[5] & ( !\cnt_3[5]~_Duplicate_4_q  ) ) # ( !conv_size[5] & ( \cnt_3[5]~_Duplicate_4_q  ) )

	.dataa(!\cnt_3[5]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!conv_size[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~4_combout  = ( \Div0|auto_generated|divider|divider|op_4~5_sumout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & !\Div0|auto_generated|divider|divider|sel [3]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .lut_mask = 64'h0000000088888888;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~5_combout  = (\Div0|auto_generated|divider|divider|StageOut[18]~3_combout  & ((\Div0|auto_generated|divider|divider|sel [3]) # (\Div0|auto_generated|divider|divider|op_4~1_sumout )))

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~5 .lut_mask = 64'h0077007700770077;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~11_combout  = ( \Div0|auto_generated|divider|divider|StageOut[17]~10_combout  & ( ((\Div0|auto_generated|divider|divider|op_4~9_sumout ) # (\Div0|auto_generated|divider|divider|sel [3])) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[17]~10_combout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|sel [3] & 
// \Div0|auto_generated|divider|divider|op_4~9_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[17]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~11 .lut_mask = 64'h080808087F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~15_combout  = ( \Div0|auto_generated|divider|divider|StageOut[16]~14_combout  & ( ((\Div0|auto_generated|divider|divider|op_4~13_sumout ) # (\Div0|auto_generated|divider|divider|sel [3])) # 
// (\Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[16]~14_combout  & ( (!\Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\Div0|auto_generated|divider|divider|sel [3] & 
// \Div0|auto_generated|divider|divider|op_4~13_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(!\Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~15 .lut_mask = 64'h080808087F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[24]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~18_combout  = ( \Div0|auto_generated|divider|divider|op_4~17_sumout  & ( ((!\Div0|auto_generated|divider|divider|op_4~1_sumout  & !\Div0|auto_generated|divider|divider|sel [3])) # (\Add15~13_sumout ) ) ) # 
// ( !\Div0|auto_generated|divider|divider|op_4~17_sumout  & ( (\Add15~13_sumout  & ((\Div0|auto_generated|divider|divider|sel [3]) # (\Div0|auto_generated|divider|divider|op_4~1_sumout ))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|sel [3]),
	.datac(gnd),
	.datad(!\Add15~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .lut_mask = 64'h0077007788FF88FF;
defparam \Div0|auto_generated|divider|divider|StageOut[24]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~30_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~30 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( \Add15~21_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~30_cout  ))
// \Div0|auto_generated|divider|divider|op_6~26  = CARRY(( \Add15~21_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~30_cout  ))

	.dataa(gnd),
	.datab(!\Add15~21_sumout ),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h00000F0F00003333;
defparam \Div0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\stride[1]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~21_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Add15~17_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Add15~17_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\stride[1]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~21_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Add15~17_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Add15~17_sumout )))) ) + ( \Div0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(!\stride[1]~input_o ),
	.datae(gnd),
	.dataf(!\Add15~17_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000F7800000FF00;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[24]~18_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\stride[2]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000F7800000FF00;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[25]~15_combout )))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[25]~15_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[25]~15_combout )))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[25]~15_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\stride[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\stride[4]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[26]~11_combout )))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[26]~11_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( !\stride[4]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[26]~11_combout )))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[26]~11_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.datad(!\stride[4]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|selnose [36] & (((\Div0|auto_generated|divider|divider|op_5~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [36] & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~5_combout )) # (\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ))) ) + ( !\stride[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [36] & (((\Div0|auto_generated|divider|divider|op_5~5_sumout )))) # (\Div0|auto_generated|divider|divider|selnose [36] & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~5_combout )) # (\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ))) ) + ( !\stride[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|selnose [36]),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datae(gnd),
	.dataf(!\stride[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000FF00001B5F;
defparam \Div0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[36]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~6_combout  = ( \Div0|auto_generated|divider|divider|StageOut[27]~4_combout  & ( ((\Div0|auto_generated|divider|divider|op_5~5_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [4]) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[27]~4_combout  & ( (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|op_5~5_sumout )) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~5_combout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~5_combout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[27]~5_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~6 .lut_mask = 64'h087F087F7F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[36]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[35]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~12_combout  = ( \Div0|auto_generated|divider|divider|op_5~9_sumout  & ( ((!\Div0|auto_generated|divider|divider|sel [4] & !\Div0|auto_generated|divider|divider|op_5~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[26]~11_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[26]~11_combout  & ((\Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|sel [4]))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~12 .lut_mask = 64'h070707078F8F8F8F;
defparam \Div0|auto_generated|divider|divider|StageOut[35]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[34]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~16_combout  = (!\Div0|auto_generated|divider|divider|sel [4] & ((!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (\Div0|auto_generated|divider|divider|op_5~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[25]~15_combout ))))) # (\Div0|auto_generated|divider|divider|sel [4] & (((\Div0|auto_generated|divider|divider|StageOut[25]~15_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[25]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~16 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[34]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~19_combout  = ( \Div0|auto_generated|divider|divider|op_5~17_sumout  & ( ((!\Div0|auto_generated|divider|divider|sel [4] & !\Div0|auto_generated|divider|divider|op_5~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_5~17_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[24]~18_combout  & ((\Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|sel [4]))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[24]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .lut_mask = 64'h070707078F8F8F8F;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~21_combout  = ( \Add15~17_sumout  & ( ((\Div0|auto_generated|divider|divider|op_5~21_sumout ) # (\Div0|auto_generated|divider|divider|op_5~1_sumout )) # (\Div0|auto_generated|divider|divider|sel [4]) ) ) # 
// ( !\Add15~17_sumout  & ( (!\Div0|auto_generated|divider|divider|sel [4] & (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & \Div0|auto_generated|divider|divider|op_5~21_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [4]),
	.datab(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add15~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~21 .lut_mask = 64'h080808087F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~34_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~34 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~29_sumout  = SUM(( \Add15~25_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~34_cout  ))
// \Div0|auto_generated|divider|divider|op_7~30  = CARRY(( \Add15~25_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~34_cout  ))

	.dataa(gnd),
	.datab(!\Add15~25_sumout ),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~30 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~29 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~29 .lut_mask = 64'h00000F0F00003333;
defparam \Div0|auto_generated|divider|divider|op_7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Add15~21_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Add15~21_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))
// \Div0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Add15~21_sumout ))))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Add15~21_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~30  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Add15~21_sumout ),
	.datae(gnd),
	.dataf(!\stride[1]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~21_combout ))))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[32]~21_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~26  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\stride[2]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~21_combout ))))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[32]~21_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\stride[2]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[32]~21_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000F7800000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[33]~19_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[33]~19_combout )))) ) + ( 
// !\stride[3]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\stride[3]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[34]~16_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[34]~16_combout )))) ) + ( 
// !\stride[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[34]~16_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[34]~16_combout )))) ) + ( 
// !\stride[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[34]~16_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\stride[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( !\stride[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[35]~12_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[35]~12_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~14  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( !\stride[5]~input_o  ) + ( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[35]~12_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[35]~12_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[35]~12_combout ),
	.datad(!\stride[5]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[36]~6_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[36]~6_combout )))) ) + ( 
// !\stride[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[36]~6_combout )))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[36]~6_combout )))) ) + ( 
// !\stride[6]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\stride[6]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[54] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [54] = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  ) # ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \stride[7]~input_o  ) )

	.dataa(gnd),
	.datab(!\stride[7]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [54]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[54] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[54] .lut_mask = 64'h33333333FFFFFFFF;
defparam \Div0|auto_generated|divider|divider|selnose[54] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N9
cyclonev_lcell_comb \conv_size[1]~6 (
// Equation(s):
// \conv_size[1]~6_combout  = ( !\Div0|auto_generated|divider|divider|selnose [54] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|selnose [54]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[1]~6 .extended_lut = "off";
defparam \conv_size[1]~6 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \conv_size[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N11
dffeas \conv_size[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[1]~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[1]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[1] .is_wysiwyg = "true";
defparam \conv_size[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|op_6~5_sumout  & !\Div0|auto_generated|divider|divider|sel [5]) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_6~5_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|sel [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~7 .lut_mask = 64'h5050505000000000;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[45]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~8_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[36]~6_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// (\Div0|auto_generated|divider|divider|sel [5] & \Div0|auto_generated|divider|divider|StageOut[36]~6_combout ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|sel [5]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[36]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~8 .lut_mask = 64'h030303030F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[45]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[44]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[44]~13_combout  = (!\Div0|auto_generated|divider|divider|sel [5] & ((!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (\Div0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[35]~12_combout ))))) # (\Div0|auto_generated|divider|divider|sel [5] & (((\Div0|auto_generated|divider|divider|StageOut[35]~12_combout ))))

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[35]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[44]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[44]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~13 .lut_mask = 64'h087F087F087F087F;
defparam \Div0|auto_generated|divider|divider|StageOut[44]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[43]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~17_combout  = ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[34]~16_combout  ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_6~13_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[34]~16_combout  ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~13_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|sel [5]) # (\Div0|auto_generated|divider|divider|StageOut[34]~16_combout ) ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~13_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[34]~16_combout  & \Div0|auto_generated|divider|divider|sel [5]) ) ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[34]~16_combout ),
	.datac(!\Div0|auto_generated|divider|divider|sel [5]),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~17 .lut_mask = 64'h0303F3F333333333;
defparam \Div0|auto_generated|divider|divider|StageOut[43]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[42]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~20_combout  = ( \Div0|auto_generated|divider|divider|op_6~17_sumout  & ( ((!\Div0|auto_generated|divider|divider|sel [5] & !\Div0|auto_generated|divider|divider|op_6~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~17_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[33]~19_combout  & ((\Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (\Div0|auto_generated|divider|divider|sel [5]))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[33]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .lut_mask = 64'h070707078F8F8F8F;
defparam \Div0|auto_generated|divider|divider|StageOut[42]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[41]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~22_combout  = ( \Div0|auto_generated|divider|divider|StageOut[32]~21_combout  & ( ((\Div0|auto_generated|divider|divider|op_6~21_sumout ) # (\Div0|auto_generated|divider|divider|op_6~1_sumout )) # 
// (\Div0|auto_generated|divider|divider|sel [5]) ) ) # ( !\Div0|auto_generated|divider|divider|StageOut[32]~21_combout  & ( (!\Div0|auto_generated|divider|divider|sel [5] & (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \Div0|auto_generated|divider|divider|op_6~21_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[32]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~22 .lut_mask = 64'h080808087F7F7F7F;
defparam \Div0|auto_generated|divider|divider|StageOut[41]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[40]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~23_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Add15~21_sumout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( (!\Div0|auto_generated|divider|divider|sel [5] & 
// ((\Div0|auto_generated|divider|divider|op_6~25_sumout ))) # (\Div0|auto_generated|divider|divider|sel [5] & (\Add15~21_sumout )) ) )

	.dataa(!\Div0|auto_generated|divider|divider|sel [5]),
	.datab(gnd),
	.datac(!\Add15~21_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~23 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~23 .lut_mask = 64'h05AF05AF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[40]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~34_cout  = CARRY(( \Add15~29_sumout  ) + ( !\stride[0]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(!\Add15~29_sumout ),
	.datab(gnd),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~34 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~34 .lut_mask = 64'h00000F0F00005555;
defparam \Div0|auto_generated|divider|divider|op_8~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~30_cout  = CARRY(( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~29_sumout )) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\Add15~25_sumout ))))) # (\stride[7]~input_o  & (((\Add15~25_sumout )))) ) + ( !\stride[1]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~34_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~29_sumout ),
	.datad(!\Add15~25_sumout ),
	.datae(gnd),
	.dataf(!\stride[1]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~30 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~30 .lut_mask = 64'h000000FF0000087F;
defparam \Div0|auto_generated|divider|divider|op_8~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( !\stride[2]~input_o  ) + ( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|StageOut[40]~23_combout ))))) # (\stride[7]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[40]~23_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_8~30_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\stride[2]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[40]~23_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h0000F7800000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\stride[3]~input_o  ) + ( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[41]~22_combout )))) # (\stride[7]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[41]~22_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[41]~22_combout ),
	.datad(!\stride[3]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[42]~20_combout )))) # (\stride[7]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[42]~20_combout )))) ) + ( !\stride[4]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[42]~20_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(!\stride[4]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  
// & (\Div0|auto_generated|divider|divider|StageOut[43]~17_combout )))) # (\stride[7]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[43]~17_combout )))) ) + ( !\stride[5]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[43]~17_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(!\stride[5]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h000000FF0000078F;
defparam \Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( !\stride[6]~input_o  ) + ( (!\stride[7]~input_o  & ((!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\Div0|auto_generated|divider|divider|op_7~1_sumout  & (\Div0|auto_generated|divider|divider|StageOut[44]~13_combout )))) # (\stride[7]~input_o  & (((\Div0|auto_generated|divider|divider|StageOut[44]~13_combout )))) ) + ( 
// \Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\stride[7]~input_o ),
	.datab(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[44]~13_combout ),
	.datad(!\stride[6]~input_o ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000F8700000FF00;
defparam \Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|selnose [54] & (\Div0|auto_generated|divider|divider|op_7~5_sumout )) # (\Div0|auto_generated|divider|divider|selnose [54] & 
// (((\Div0|auto_generated|divider|divider|StageOut[45]~8_combout ) # (\Div0|auto_generated|divider|divider|StageOut[45]~7_combout )))) ) + ( !\stride[7]~input_o  ) + ( \Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|selnose [54]),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[45]~7_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[45]~8_combout ),
	.datae(gnd),
	.dataf(!\stride[7]~input_o ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h000000FF00004777;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N36
cyclonev_lcell_comb \conv_size[0]~7 (
// Equation(s):
// \conv_size[0]~7_combout  = ( !\Div0|auto_generated|divider|divider|op_8~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_size[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_size[0]~7 .extended_lut = "off";
defparam \conv_size[0]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \conv_size[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y8_N38
dffeas \conv_size[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\conv_size[0]~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[0]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[0] .is_wysiwyg = "true";
defparam \conv_size[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|selnose[45] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [45] = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Div0|auto_generated|divider|divider|sel [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|sel [5]),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|selnose [45]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[45] .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|selnose[45] .lut_mask = 64'hF0F00000F0F00000;
defparam \Div0|auto_generated|divider|divider|selnose[45] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \conv_size[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Div0|auto_generated|divider|divider|selnose [45]),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_size[2]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_size[2] .is_wysiwyg = "true";
defparam \conv_size[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( conv_size[2] & ( \cnt_3[1]~_Duplicate_4_q  & ( (!\cnt_3[2]~_Duplicate_4_q ) # ((!\cnt_3[0]~_Duplicate_4_q  & (conv_size[1] & conv_size[0]))) ) ) ) # ( !conv_size[2] & ( \cnt_3[1]~_Duplicate_4_q  & ( (!\cnt_3[0]~_Duplicate_4_q  & 
// (conv_size[1] & (conv_size[0] & !\cnt_3[2]~_Duplicate_4_q ))) ) ) ) # ( conv_size[2] & ( !\cnt_3[1]~_Duplicate_4_q  & ( ((!\cnt_3[2]~_Duplicate_4_q ) # ((!\cnt_3[0]~_Duplicate_4_q  & conv_size[0]))) # (conv_size[1]) ) ) ) # ( !conv_size[2] & ( 
// !\cnt_3[1]~_Duplicate_4_q  & ( (!\cnt_3[2]~_Duplicate_4_q  & (((!\cnt_3[0]~_Duplicate_4_q  & conv_size[0])) # (conv_size[1]))) ) ) )

	.dataa(!\cnt_3[0]~_Duplicate_4_q ),
	.datab(!conv_size[1]),
	.datac(!conv_size[0]),
	.datad(!\cnt_3[2]~_Duplicate_4_q ),
	.datae(!conv_size[2]),
	.dataf(!\cnt_3[1]~_Duplicate_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'h3B00FF3B0200FF02;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( !\Equal2~0_combout  & ( \LessThan0~1_combout  & ( (!\cnt_3[4]~_Duplicate_4_q  & ((!\cnt_3[3]~_Duplicate_4_q ) # ((conv_size[3]) # (conv_size[4])))) # (\cnt_3[4]~_Duplicate_4_q  & (conv_size[4] & ((!\cnt_3[3]~_Duplicate_4_q ) # 
// (conv_size[3])))) ) ) ) # ( !\Equal2~0_combout  & ( !\LessThan0~1_combout  & ( (!\cnt_3[4]~_Duplicate_4_q  & (((!\cnt_3[3]~_Duplicate_4_q  & conv_size[3])) # (conv_size[4]))) # (\cnt_3[4]~_Duplicate_4_q  & (!\cnt_3[3]~_Duplicate_4_q  & (conv_size[4] & 
// conv_size[3]))) ) ) )

	.dataa(!\cnt_3[4]~_Duplicate_4_q ),
	.datab(!\cnt_3[3]~_Duplicate_4_q ),
	.datac(!conv_size[4]),
	.datad(!conv_size[3]),
	.datae(!\Equal2~0_combout ),
	.dataf(!\LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'h0A8E00008EAF0000;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \cnt_3[6]~_Duplicate_4_q  & ( \LessThan0~2_combout  & ( (!conv_size[6] & ((!conv_size[7]) # (\cnt_3[7]~_Duplicate_4_q ))) # (conv_size[6] & (!conv_size[7] & \cnt_3[7]~_Duplicate_4_q )) ) ) ) # ( !\cnt_3[6]~_Duplicate_4_q  & ( 
// \LessThan0~2_combout  & ( (!conv_size[7] & \cnt_3[7]~_Duplicate_4_q ) ) ) ) # ( \cnt_3[6]~_Duplicate_4_q  & ( !\LessThan0~2_combout  & ( (!conv_size[7] & ((!conv_size[6]) # ((!\LessThan0~0_combout ) # (\cnt_3[7]~_Duplicate_4_q )))) # (conv_size[7] & 
// (\cnt_3[7]~_Duplicate_4_q  & ((!conv_size[6]) # (!\LessThan0~0_combout )))) ) ) ) # ( !\cnt_3[6]~_Duplicate_4_q  & ( !\LessThan0~2_combout  & ( (!conv_size[7] & (((!conv_size[6] & !\LessThan0~0_combout )) # (\cnt_3[7]~_Duplicate_4_q ))) # (conv_size[7] & 
// (!conv_size[6] & (!\LessThan0~0_combout  & \cnt_3[7]~_Duplicate_4_q ))) ) ) )

	.dataa(!conv_size[6]),
	.datab(!\LessThan0~0_combout ),
	.datac(!conv_size[7]),
	.datad(!\cnt_3[7]~_Duplicate_4_q ),
	.datae(!\cnt_3[6]~_Duplicate_4_q ),
	.dataf(!\LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h80F8E0FE00F0A0FA;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N57
cyclonev_lcell_comb \cnt_3[4]~SCLR_LUT (
// Equation(s):
// \cnt_3[4]~SCLR_LUT_combout  = ( \Add1~13_sumout  & ( !\LessThan0~3_combout  ) )

	.dataa(!\LessThan0~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_3[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_3[4]~SCLR_LUT .extended_lut = "off";
defparam \cnt_3[4]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \cnt_3[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N29
dffeas \cnt_3[4]~_Duplicate_4 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_3[4]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cnt_3[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_3[4]~_Duplicate_4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_3[4]~_Duplicate_4 .is_wysiwyg = "true";
defparam \cnt_3[4]~_Duplicate_4 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \always2~1 (
// Equation(s):
// \always2~1_combout  = ( \cnt_3[3]~_Duplicate_4_q  & ( (conv_size[3] & (!\cnt_3[4]~_Duplicate_4_q  $ (conv_size[4]))) ) ) # ( !\cnt_3[3]~_Duplicate_4_q  & ( (!conv_size[3] & (!\cnt_3[4]~_Duplicate_4_q  $ (conv_size[4]))) ) )

	.dataa(!\cnt_3[4]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(!conv_size[4]),
	.datad(!conv_size[3]),
	.datae(gnd),
	.dataf(!\cnt_3[3]~_Duplicate_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~1 .extended_lut = "off";
defparam \always2~1 .lut_mask = 64'hA500A50000A500A5;
defparam \always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \always2~2 (
// Equation(s):
// \always2~2_combout  = ( conv_size[6] & ( (\cnt_3[6]~_Duplicate_4_q  & (!\cnt_3[7]~_Duplicate_4_q  $ (conv_size[7]))) ) ) # ( !conv_size[6] & ( (!\cnt_3[6]~_Duplicate_4_q  & (!\cnt_3[7]~_Duplicate_4_q  $ (conv_size[7]))) ) )

	.dataa(gnd),
	.datab(!\cnt_3[7]~_Duplicate_4_q ),
	.datac(!conv_size[7]),
	.datad(!\cnt_3[6]~_Duplicate_4_q ),
	.datae(gnd),
	.dataf(!conv_size[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~2 .extended_lut = "off";
defparam \always2~2 .lut_mask = 64'hC300C30000C300C3;
defparam \always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N30
cyclonev_lcell_comb \always2~0 (
// Equation(s):
// \always2~0_combout  = ( conv_size[2] & ( \cnt_3[0]~_Duplicate_4_q  & ( (conv_size[0] & (\cnt_3[2]~_Duplicate_4_q  & (!\cnt_3[1]~_Duplicate_4_q  $ (conv_size[1])))) ) ) ) # ( !conv_size[2] & ( \cnt_3[0]~_Duplicate_4_q  & ( (conv_size[0] & 
// (!\cnt_3[2]~_Duplicate_4_q  & (!\cnt_3[1]~_Duplicate_4_q  $ (conv_size[1])))) ) ) ) # ( conv_size[2] & ( !\cnt_3[0]~_Duplicate_4_q  & ( (!conv_size[0] & (\cnt_3[2]~_Duplicate_4_q  & (!\cnt_3[1]~_Duplicate_4_q  $ (conv_size[1])))) ) ) ) # ( !conv_size[2] & 
// ( !\cnt_3[0]~_Duplicate_4_q  & ( (!conv_size[0] & (!\cnt_3[2]~_Duplicate_4_q  & (!\cnt_3[1]~_Duplicate_4_q  $ (conv_size[1])))) ) ) )

	.dataa(!\cnt_3[1]~_Duplicate_4_q ),
	.datab(!conv_size[1]),
	.datac(!conv_size[0]),
	.datad(!\cnt_3[2]~_Duplicate_4_q ),
	.datae(!conv_size[2]),
	.dataf(!\cnt_3[0]~_Duplicate_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~0 .extended_lut = "off";
defparam \always2~0 .lut_mask = 64'h9000009009000009;
defparam \always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \always2~3 (
// Equation(s):
// \always2~3_combout  = ( \always2~0_combout  & ( (\always2~1_combout  & (!\Equal2~0_combout  & (\always2~2_combout  & \cnt_3[7]~0_combout ))) ) )

	.dataa(!\always2~1_combout ),
	.datab(!\Equal2~0_combout ),
	.datac(!\always2~2_combout ),
	.datad(!\cnt_3[7]~0_combout ),
	.datae(gnd),
	.dataf(!\always2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always2~3 .extended_lut = "off";
defparam \always2~3 .lut_mask = 64'h0000000000040004;
defparam \always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \cnt_4[1]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[1]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \cnt_4[2]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~2  ))
// \Add3~30  = CARRY(( \cnt_4[2]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \cnt_4[2]~SCLR_LUT (
// Equation(s):
// \cnt_4[2]~SCLR_LUT_combout  = ( !\LessThan1~4_combout  & ( \Add3~29_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LessThan1~4_combout ),
	.dataf(!\Add3~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[2]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[2]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \cnt_4[2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \cnt_4[2]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[2]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \cnt_4[3]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~30  ))
// \Add3~26  = CARRY(( \cnt_4[3]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \cnt_4[3]~SCLR_LUT (
// Equation(s):
// \cnt_4[3]~SCLR_LUT_combout  = ( \Add3~25_sumout  & ( !\LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[3]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[3]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_4[3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N53
dffeas \cnt_4[3]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[3]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \cnt_4[4]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~26  ))
// \Add3~22  = CARRY(( \cnt_4[4]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[4]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \cnt_4[4]~SCLR_LUT (
// Equation(s):
// \cnt_4[4]~SCLR_LUT_combout  = ( \Add3~21_sumout  & ( !\LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[4]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[4]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_4[4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N59
dffeas \cnt_4[4]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[4]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \cnt_4[5]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( \cnt_4[5]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~22  ))

	.dataa(!\cnt_4[5]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \cnt_4[5]~SCLR_LUT (
// Equation(s):
// \cnt_4[5]~SCLR_LUT_combout  = ( \Add3~17_sumout  & ( !\LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[5]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[5]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[5]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_4[5]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \cnt_4[5]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[5]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \cnt_4[6]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( \cnt_4[6]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[6]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \cnt_4[6]~SCLR_LUT (
// Equation(s):
// \cnt_4[6]~SCLR_LUT_combout  = ( \Add3~13_sumout  & ( !\LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[6]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[6]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[6]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \cnt_4[6]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N23
dffeas \cnt_4[6]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[6]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \cnt_4[2]~_Duplicate_1_q  & ( conv_size[1] & ( (conv_size[2] & ((!\cnt_4[1]~_Duplicate_1_q ) # ((!\cnt_4[0]~_Duplicate_1_q  & conv_size[0])))) ) ) ) # ( !\cnt_4[2]~_Duplicate_1_q  & ( conv_size[1] & ( ((!\cnt_4[1]~_Duplicate_1_q 
// ) # ((!\cnt_4[0]~_Duplicate_1_q  & conv_size[0]))) # (conv_size[2]) ) ) ) # ( \cnt_4[2]~_Duplicate_1_q  & ( !conv_size[1] & ( (conv_size[2] & (!\cnt_4[1]~_Duplicate_1_q  & (!\cnt_4[0]~_Duplicate_1_q  & conv_size[0]))) ) ) ) # ( !\cnt_4[2]~_Duplicate_1_q  
// & ( !conv_size[1] & ( ((!\cnt_4[1]~_Duplicate_1_q  & (!\cnt_4[0]~_Duplicate_1_q  & conv_size[0]))) # (conv_size[2]) ) ) )

	.dataa(!conv_size[2]),
	.datab(!\cnt_4[1]~_Duplicate_1_q ),
	.datac(!\cnt_4[0]~_Duplicate_1_q ),
	.datad(!conv_size[0]),
	.datae(!\cnt_4[2]~_Duplicate_1_q ),
	.dataf(!conv_size[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h55D50040DDFD4454;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( conv_size[5] & ( !\cnt_4[5]~_Duplicate_1_q  ) ) # ( !conv_size[5] & ( \cnt_4[5]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\cnt_4[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!conv_size[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h33333333CCCCCCCC;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \cnt_4[4]~_Duplicate_1_q  & ( !\LessThan1~1_combout  & ( (conv_size[4] & ((!conv_size[3] & (\LessThan1~2_combout  & !\cnt_4[3]~_Duplicate_1_q )) # (conv_size[3] & ((!\cnt_4[3]~_Duplicate_1_q ) # (\LessThan1~2_combout ))))) ) ) ) 
// # ( !\cnt_4[4]~_Duplicate_1_q  & ( !\LessThan1~1_combout  & ( ((!conv_size[3] & (\LessThan1~2_combout  & !\cnt_4[3]~_Duplicate_1_q )) # (conv_size[3] & ((!\cnt_4[3]~_Duplicate_1_q ) # (\LessThan1~2_combout )))) # (conv_size[4]) ) ) )

	.dataa(!conv_size[3]),
	.datab(!\LessThan1~2_combout ),
	.datac(!conv_size[4]),
	.datad(!\cnt_4[3]~_Duplicate_1_q ),
	.datae(!\cnt_4[4]~_Duplicate_1_q ),
	.dataf(!\LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h7F1F070100000000;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( conv_size[5] & ( !\cnt_4[5]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\cnt_4[5]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!conv_size[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \cnt_4[7]~_Duplicate_1_q  ) + ( GND ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[7]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N33
cyclonev_lcell_comb \cnt_4[7]~SCLR_LUT (
// Equation(s):
// \cnt_4[7]~SCLR_LUT_combout  = ( \Add3~9_sumout  & ( !\LessThan1~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add3~9_sumout ),
	.dataf(!\LessThan1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[7]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[7]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[7]~SCLR_LUT .lut_mask = 64'h0000FFFF00000000;
defparam \cnt_4[7]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N20
dffeas \cnt_4[7]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[7]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \LessThan1~0_combout  & ( \cnt_4[7]~_Duplicate_1_q  & ( (!conv_size[7]) # ((!conv_size[6] & \cnt_4[6]~_Duplicate_1_q )) ) ) ) # ( !\LessThan1~0_combout  & ( \cnt_4[7]~_Duplicate_1_q  & ( (!conv_size[7]) # ((!conv_size[6] & 
// ((!\LessThan1~3_combout ) # (\cnt_4[6]~_Duplicate_1_q ))) # (conv_size[6] & (\cnt_4[6]~_Duplicate_1_q  & !\LessThan1~3_combout ))) ) ) ) # ( \LessThan1~0_combout  & ( !\cnt_4[7]~_Duplicate_1_q  & ( (!conv_size[6] & (\cnt_4[6]~_Duplicate_1_q  & 
// !conv_size[7])) ) ) ) # ( !\LessThan1~0_combout  & ( !\cnt_4[7]~_Duplicate_1_q  & ( (!conv_size[7] & ((!conv_size[6] & ((!\LessThan1~3_combout ) # (\cnt_4[6]~_Duplicate_1_q ))) # (conv_size[6] & (\cnt_4[6]~_Duplicate_1_q  & !\LessThan1~3_combout )))) ) ) 
// )

	.dataa(!conv_size[6]),
	.datab(!\cnt_4[6]~_Duplicate_1_q ),
	.datac(!conv_size[7]),
	.datad(!\LessThan1~3_combout ),
	.datae(!\LessThan1~0_combout ),
	.dataf(!\cnt_4[7]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'hB0202020FBF2F2F2;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \cnt_4[0]~SCLR_LUT (
// Equation(s):
// \cnt_4[0]~SCLR_LUT_combout  = (!\LessThan1~4_combout  & \Add3~5_sumout )

	.dataa(gnd),
	.datab(!\LessThan1~4_combout ),
	.datac(!\Add3~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_4[0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_4[0]~SCLR_LUT .extended_lut = "off";
defparam \cnt_4[0]~SCLR_LUT .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \cnt_4[0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \cnt_4[0]~_Duplicate_1 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cnt_4[0]~SCLR_LUT_combout ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_4[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_4[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \cnt_4[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !\cnt_4[3]~_Duplicate_1_q  & ( !\cnt_4[2]~_Duplicate_1_q  & ( (!\cnt_4[4]~_Duplicate_1_q  & (!\cnt_4[5]~_Duplicate_1_q  & (!\cnt_4[6]~_Duplicate_1_q  & !\cnt_4[7]~_Duplicate_1_q ))) ) ) )

	.dataa(!\cnt_4[4]~_Duplicate_1_q ),
	.datab(!\cnt_4[5]~_Duplicate_1_q ),
	.datac(!\cnt_4[6]~_Duplicate_1_q ),
	.datad(!\cnt_4[7]~_Duplicate_1_q ),
	.datae(!\cnt_4[3]~_Duplicate_1_q ),
	.dataf(!\cnt_4[2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'h8000000000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \Equal4~1 (
// Equation(s):
// \Equal4~1_combout  = ( \Equal4~0_combout  & ( (!\cnt_4[0]~_Duplicate_1_q  & !\cnt_4[1]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_4[0]~_Duplicate_1_q ),
	.datad(!\cnt_4[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~1 .extended_lut = "off";
defparam \Equal4~1 .lut_mask = 64'h00000000F000F000;
defparam \Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ( !\cnt_3[4]~_Duplicate_4_q  & ( !\cnt_3[1]~_Duplicate_4_q  & ( (!\cnt_3[5]~_Duplicate_4_q  & (!\cnt_3[7]~_Duplicate_4_q  & (!\cnt_3[0]~_Duplicate_4_q  & !\cnt_3[6]~_Duplicate_4_q ))) ) ) )

	.dataa(!\cnt_3[5]~_Duplicate_4_q ),
	.datab(!\cnt_3[7]~_Duplicate_4_q ),
	.datac(!\cnt_3[0]~_Duplicate_4_q ),
	.datad(!\cnt_3[6]~_Duplicate_4_q ),
	.datae(!\cnt_3[4]~_Duplicate_4_q ),
	.dataf(!\cnt_3[1]~_Duplicate_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~0 .extended_lut = "off";
defparam \Equal3~0 .lut_mask = 64'h8000000000000000;
defparam \Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y8_N27
cyclonev_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = ( !\cnt_3[2]~_Duplicate_4_q  & ( !\cnt_3[3]~_Duplicate_4_q  & ( \Equal3~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal3~0_combout ),
	.datad(gnd),
	.datae(!\cnt_3[2]~_Duplicate_4_q ),
	.dataf(!\cnt_3[3]~_Duplicate_4_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal3~1 .extended_lut = "off";
defparam \Equal3~1 .lut_mask = 64'h0F0F000000000000;
defparam \Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( \cnt_2[0]~reg0_Duplicate_2_q  ) + ( \cnt_4[0]~_Duplicate_1_q  ) + ( !VCC ))
// \Add4~2  = CARRY(( \cnt_2[0]~reg0_Duplicate_2_q  ) + ( \cnt_4[0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cnt_4[0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\cnt_2[0]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( \cnt_2[1]~reg0_Duplicate_2_q  ) + ( \cnt_4[1]~_Duplicate_1_q  ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( \cnt_2[1]~reg0_Duplicate_2_q  ) + ( \cnt_4[1]~_Duplicate_1_q  ) + ( \Add4~2  ))

	.dataa(!\cnt_4[1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cnt_2[1]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( \cnt_2[2]~reg0_Duplicate_2_q  ) + ( \cnt_4[2]~_Duplicate_1_q  ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( \cnt_2[2]~reg0_Duplicate_2_q  ) + ( \cnt_4[2]~_Duplicate_1_q  ) + ( \Add4~6  ))

	.dataa(gnd),
	.datab(!\cnt_4[2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\cnt_2[2]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N9
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( \cnt_2[3]~reg0_Duplicate_2_q  ) + ( \cnt_4[3]~_Duplicate_1_q  ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( \cnt_2[3]~reg0_Duplicate_2_q  ) + ( \cnt_4[3]~_Duplicate_1_q  ) + ( \Add4~10  ))

	.dataa(!\cnt_4[3]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cnt_2[3]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \cnt_4[4]~_Duplicate_1_q  ) + ( \cnt_2[4]~reg0_Duplicate_2_q  ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \cnt_4[4]~_Duplicate_1_q  ) + ( \cnt_2[4]~reg0_Duplicate_2_q  ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cnt_2[4]~reg0_Duplicate_2_q ),
	.datad(!\cnt_4[4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \cnt_4[5]~_Duplicate_1_q  ) + ( \cnt_2[5]~reg0_Duplicate_2_q  ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \cnt_4[5]~_Duplicate_1_q  ) + ( \cnt_2[5]~reg0_Duplicate_2_q  ) + ( \Add4~18  ))

	.dataa(!\cnt_2[5]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cnt_4[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \cnt_4[6]~_Duplicate_1_q  ) + ( \cnt_2[6]~reg0_Duplicate_2_q  ) + ( \Add4~22  ))
// \Add4~26  = CARRY(( \cnt_4[6]~_Duplicate_1_q  ) + ( \cnt_2[6]~reg0_Duplicate_2_q  ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(!\cnt_2[6]~reg0_Duplicate_2_q ),
	.datac(gnd),
	.datad(!\cnt_4[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( \cnt_2[7]~reg0_Duplicate_2_q  ) + ( \cnt_4[7]~_Duplicate_1_q  ) + ( \Add4~26  ))
// \Add4~30  = CARRY(( \cnt_2[7]~reg0_Duplicate_2_q  ) + ( \cnt_4[7]~_Duplicate_1_q  ) + ( \Add4~26  ))

	.dataa(!\cnt_4[7]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\cnt_2[7]~reg0_Duplicate_2_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( GND ) + ( GND ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000FFFF00000000;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y8_N0
cyclonev_mac \Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\Add4~33_sumout ,\Add4~29_sumout ,\Add4~25_sumout ,\Add4~21_sumout ,\Add4~17_sumout ,\Add4~13_sumout ,\Add4~9_sumout ,\Add4~5_sumout ,\Add4~1_sumout }),
	.ay({\conv_i[7]~input_o ,\conv_i[6]~input_o ,\conv_i[5]~input_o ,\conv_i[4]~input_o ,\conv_i[3]~input_o ,\conv_i[2]~input_o ,\conv_i[1]~input_o ,\conv_i[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult0~8 .accumulate_clock = "none";
defparam \Mult0~8 .ax_clock = "none";
defparam \Mult0~8 .ax_width = 9;
defparam \Mult0~8 .ay_scan_in_clock = "none";
defparam \Mult0~8 .ay_scan_in_width = 8;
defparam \Mult0~8 .ay_use_scan_in = "false";
defparam \Mult0~8 .az_clock = "none";
defparam \Mult0~8 .bx_clock = "none";
defparam \Mult0~8 .by_clock = "none";
defparam \Mult0~8 .by_use_scan_in = "false";
defparam \Mult0~8 .bz_clock = "none";
defparam \Mult0~8 .coef_a_0 = 0;
defparam \Mult0~8 .coef_a_1 = 0;
defparam \Mult0~8 .coef_a_2 = 0;
defparam \Mult0~8 .coef_a_3 = 0;
defparam \Mult0~8 .coef_a_4 = 0;
defparam \Mult0~8 .coef_a_5 = 0;
defparam \Mult0~8 .coef_a_6 = 0;
defparam \Mult0~8 .coef_a_7 = 0;
defparam \Mult0~8 .coef_b_0 = 0;
defparam \Mult0~8 .coef_b_1 = 0;
defparam \Mult0~8 .coef_b_2 = 0;
defparam \Mult0~8 .coef_b_3 = 0;
defparam \Mult0~8 .coef_b_4 = 0;
defparam \Mult0~8 .coef_b_5 = 0;
defparam \Mult0~8 .coef_b_6 = 0;
defparam \Mult0~8 .coef_b_7 = 0;
defparam \Mult0~8 .coef_sel_a_clock = "none";
defparam \Mult0~8 .coef_sel_b_clock = "none";
defparam \Mult0~8 .delay_scan_out_ay = "false";
defparam \Mult0~8 .delay_scan_out_by = "false";
defparam \Mult0~8 .enable_double_accum = "false";
defparam \Mult0~8 .load_const_clock = "none";
defparam \Mult0~8 .load_const_value = 0;
defparam \Mult0~8 .mode_sub_location = 0;
defparam \Mult0~8 .negate_clock = "none";
defparam \Mult0~8 .operand_source_max = "input";
defparam \Mult0~8 .operand_source_may = "input";
defparam \Mult0~8 .operand_source_mbx = "input";
defparam \Mult0~8 .operand_source_mby = "input";
defparam \Mult0~8 .operation_mode = "m9x9";
defparam \Mult0~8 .output_clock = "none";
defparam \Mult0~8 .preadder_subtract_a = "false";
defparam \Mult0~8 .preadder_subtract_b = "false";
defparam \Mult0~8 .result_a_width = 64;
defparam \Mult0~8 .signed_max = "false";
defparam \Mult0~8 .signed_may = "false";
defparam \Mult0~8 .signed_mbx = "false";
defparam \Mult0~8 .signed_mby = "false";
defparam \Mult0~8 .sub_clock = "none";
defparam \Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N0
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( !\cnt_1[0]~reg0_Duplicate_1_q  $ (!\cnt_3[0]~_Duplicate_4_q  $ (\Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \Add5~2  = CARRY(( !\cnt_1[0]~reg0_Duplicate_1_q  $ (!\cnt_3[0]~_Duplicate_4_q  $ (\Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \Add5~3  = SHARE((!\cnt_1[0]~reg0_Duplicate_1_q  & (\cnt_3[0]~_Duplicate_4_q  & \Mult0~8_resulta )) # (\cnt_1[0]~reg0_Duplicate_1_q  & ((\Mult0~8_resulta ) # (\cnt_3[0]~_Duplicate_4_q ))))

	.dataa(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\cnt_3[0]~_Duplicate_4_q ),
	.datad(!\Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout(\Add5~3 ));
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000055F00005AA5;
defparam \Add5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \Add11~1 (
// Equation(s):
// \Add11~1_sumout  = SUM(( \stride[0]~input_o  ) + ( VCC ) + ( !VCC ))
// \Add11~2  = CARRY(( \stride[0]~input_o  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~1_sumout ),
	.cout(\Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \Add11~1 .extended_lut = "off";
defparam \Add11~1 .lut_mask = 64'h0000000000000F0F;
defparam \Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N3
cyclonev_lcell_comb \Add11~5 (
// Equation(s):
// \Add11~5_sumout  = SUM(( \stride[1]~input_o  ) + ( VCC ) + ( \Add11~2  ))
// \Add11~6  = CARRY(( \stride[1]~input_o  ) + ( VCC ) + ( \Add11~2  ))

	.dataa(!\stride[1]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~5_sumout ),
	.cout(\Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \Add11~5 .extended_lut = "off";
defparam \Add11~5 .lut_mask = 64'h0000000000005555;
defparam \Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \Add11~9 (
// Equation(s):
// \Add11~9_sumout  = SUM(( \stride[2]~input_o  ) + ( VCC ) + ( \Add11~6  ))
// \Add11~10  = CARRY(( \stride[2]~input_o  ) + ( VCC ) + ( \Add11~6  ))

	.dataa(gnd),
	.datab(!\stride[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~9_sumout ),
	.cout(\Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \Add11~9 .extended_lut = "off";
defparam \Add11~9 .lut_mask = 64'h0000000000003333;
defparam \Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \Add11~13 (
// Equation(s):
// \Add11~13_sumout  = SUM(( \stride[3]~input_o  ) + ( VCC ) + ( \Add11~10  ))
// \Add11~14  = CARRY(( \stride[3]~input_o  ) + ( VCC ) + ( \Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~13_sumout ),
	.cout(\Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \Add11~13 .extended_lut = "off";
defparam \Add11~13 .lut_mask = 64'h0000000000000F0F;
defparam \Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \Add11~17 (
// Equation(s):
// \Add11~17_sumout  = SUM(( \stride[4]~input_o  ) + ( VCC ) + ( \Add11~14  ))
// \Add11~18  = CARRY(( \stride[4]~input_o  ) + ( VCC ) + ( \Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~17_sumout ),
	.cout(\Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \Add11~17 .extended_lut = "off";
defparam \Add11~17 .lut_mask = 64'h0000000000000F0F;
defparam \Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \Add11~21 (
// Equation(s):
// \Add11~21_sumout  = SUM(( \stride[5]~input_o  ) + ( VCC ) + ( \Add11~18  ))
// \Add11~22  = CARRY(( \stride[5]~input_o  ) + ( VCC ) + ( \Add11~18  ))

	.dataa(!\stride[5]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~21_sumout ),
	.cout(\Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \Add11~21 .extended_lut = "off";
defparam \Add11~21 .lut_mask = 64'h0000000000005555;
defparam \Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \Add11~25 (
// Equation(s):
// \Add11~25_sumout  = SUM(( \stride[6]~input_o  ) + ( VCC ) + ( \Add11~22  ))
// \Add11~26  = CARRY(( \stride[6]~input_o  ) + ( VCC ) + ( \Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~25_sumout ),
	.cout(\Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \Add11~25 .extended_lut = "off";
defparam \Add11~25 .lut_mask = 64'h0000000000000F0F;
defparam \Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N21
cyclonev_lcell_comb \Add11~29 (
// Equation(s):
// \Add11~29_sumout  = SUM(( \stride[7]~input_o  ) + ( VCC ) + ( \Add11~26  ))
// \Add11~30  = CARRY(( \stride[7]~input_o  ) + ( VCC ) + ( \Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\stride[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~29_sumout ),
	.cout(\Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \Add11~29 .extended_lut = "off";
defparam \Add11~29 .lut_mask = 64'h0000000000000F0F;
defparam \Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \Add11~33 (
// Equation(s):
// \Add11~33_sumout  = SUM(( VCC ) + ( GND ) + ( \Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add11~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add11~33 .extended_lut = "off";
defparam \Add11~33 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X20_Y10_N0
cyclonev_mac \Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cnt_3[7]~SCLR_LUT_combout ,\cnt_3[6]~SCLR_LUT_combout ,\cnt_3[5]~SCLR_LUT_combout ,\cnt_3[4]~SCLR_LUT_combout ,\cnt_3[3]~SCLR_LUT_combout ,\cnt_3[2]~SCLR_LUT_combout ,\cnt_3[1]~SCLR_LUT_combout ,\cnt_3[0]~SCLR_LUT_combout }),
	.ay({\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~29_sumout ,\Add11~25_sumout ,\Add11~21_sumout ,\Add11~17_sumout ,\Add11~13_sumout ,
\Add11~9_sumout ,\Add11~5_sumout ,\Add11~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\cnt_3[7]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~8 .accumulate_clock = "none";
defparam \Mult1~8 .ax_clock = "0";
defparam \Mult1~8 .ax_width = 8;
defparam \Mult1~8 .ay_scan_in_clock = "none";
defparam \Mult1~8 .ay_scan_in_width = 18;
defparam \Mult1~8 .ay_use_scan_in = "false";
defparam \Mult1~8 .az_clock = "none";
defparam \Mult1~8 .bx_clock = "none";
defparam \Mult1~8 .by_clock = "none";
defparam \Mult1~8 .by_use_scan_in = "false";
defparam \Mult1~8 .bz_clock = "none";
defparam \Mult1~8 .coef_a_0 = 0;
defparam \Mult1~8 .coef_a_1 = 0;
defparam \Mult1~8 .coef_a_2 = 0;
defparam \Mult1~8 .coef_a_3 = 0;
defparam \Mult1~8 .coef_a_4 = 0;
defparam \Mult1~8 .coef_a_5 = 0;
defparam \Mult1~8 .coef_a_6 = 0;
defparam \Mult1~8 .coef_a_7 = 0;
defparam \Mult1~8 .coef_b_0 = 0;
defparam \Mult1~8 .coef_b_1 = 0;
defparam \Mult1~8 .coef_b_2 = 0;
defparam \Mult1~8 .coef_b_3 = 0;
defparam \Mult1~8 .coef_b_4 = 0;
defparam \Mult1~8 .coef_b_5 = 0;
defparam \Mult1~8 .coef_b_6 = 0;
defparam \Mult1~8 .coef_b_7 = 0;
defparam \Mult1~8 .coef_sel_a_clock = "none";
defparam \Mult1~8 .coef_sel_b_clock = "none";
defparam \Mult1~8 .delay_scan_out_ay = "false";
defparam \Mult1~8 .delay_scan_out_by = "false";
defparam \Mult1~8 .enable_double_accum = "false";
defparam \Mult1~8 .load_const_clock = "none";
defparam \Mult1~8 .load_const_value = 0;
defparam \Mult1~8 .mode_sub_location = 0;
defparam \Mult1~8 .negate_clock = "none";
defparam \Mult1~8 .operand_source_max = "input";
defparam \Mult1~8 .operand_source_may = "input";
defparam \Mult1~8 .operand_source_mbx = "input";
defparam \Mult1~8 .operand_source_mby = "input";
defparam \Mult1~8 .operation_mode = "m18x18_full";
defparam \Mult1~8 .output_clock = "none";
defparam \Mult1~8 .preadder_subtract_a = "false";
defparam \Mult1~8 .preadder_subtract_b = "false";
defparam \Mult1~8 .result_a_width = 64;
defparam \Mult1~8 .signed_max = "false";
defparam \Mult1~8 .signed_may = "false";
defparam \Mult1~8 .signed_mbx = "false";
defparam \Mult1~8 .signed_mby = "false";
defparam \Mult1~8 .sub_clock = "none";
defparam \Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N0
cyclonev_lcell_comb \Add7~1 (
// Equation(s):
// \Add7~1_sumout  = SUM(( \Add5~1_sumout  ) + ( \Mult1~8_resulta  ) + ( !VCC ))
// \Add7~2  = CARRY(( \Add5~1_sumout  ) + ( \Mult1~8_resulta  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\Add5~1_sumout ),
	.datac(!\Mult1~8_resulta ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~1_sumout ),
	.cout(\Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \Add7~1 .extended_lut = "off";
defparam \Add7~1 .lut_mask = 64'h0000F0F000003333;
defparam \Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y10_N0
cyclonev_mac \Mult4~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cnt_3[7]~SCLR_LUT_combout ,\cnt_3[6]~SCLR_LUT_combout ,\cnt_3[5]~SCLR_LUT_combout ,\cnt_3[4]~SCLR_LUT_combout ,\cnt_3[3]~SCLR_LUT_combout ,\cnt_3[2]~SCLR_LUT_combout ,\cnt_3[1]~SCLR_LUT_combout ,\cnt_3[0]~SCLR_LUT_combout }),
	.ay({\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~29_sumout ,\Add11~25_sumout ,\Add11~21_sumout ,\Add11~17_sumout ,\Add11~13_sumout ,
\Add11~9_sumout ,\Add11~5_sumout ,\Add11~1_sumout }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\cnt_3[7]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~8 .accumulate_clock = "none";
defparam \Mult4~8 .ax_clock = "0";
defparam \Mult4~8 .ax_width = 8;
defparam \Mult4~8 .ay_scan_in_clock = "none";
defparam \Mult4~8 .ay_scan_in_width = 18;
defparam \Mult4~8 .ay_use_scan_in = "false";
defparam \Mult4~8 .az_clock = "none";
defparam \Mult4~8 .bx_clock = "none";
defparam \Mult4~8 .by_clock = "none";
defparam \Mult4~8 .by_use_scan_in = "false";
defparam \Mult4~8 .bz_clock = "none";
defparam \Mult4~8 .coef_a_0 = 0;
defparam \Mult4~8 .coef_a_1 = 0;
defparam \Mult4~8 .coef_a_2 = 0;
defparam \Mult4~8 .coef_a_3 = 0;
defparam \Mult4~8 .coef_a_4 = 0;
defparam \Mult4~8 .coef_a_5 = 0;
defparam \Mult4~8 .coef_a_6 = 0;
defparam \Mult4~8 .coef_a_7 = 0;
defparam \Mult4~8 .coef_b_0 = 0;
defparam \Mult4~8 .coef_b_1 = 0;
defparam \Mult4~8 .coef_b_2 = 0;
defparam \Mult4~8 .coef_b_3 = 0;
defparam \Mult4~8 .coef_b_4 = 0;
defparam \Mult4~8 .coef_b_5 = 0;
defparam \Mult4~8 .coef_b_6 = 0;
defparam \Mult4~8 .coef_b_7 = 0;
defparam \Mult4~8 .coef_sel_a_clock = "none";
defparam \Mult4~8 .coef_sel_b_clock = "none";
defparam \Mult4~8 .delay_scan_out_ay = "false";
defparam \Mult4~8 .delay_scan_out_by = "false";
defparam \Mult4~8 .enable_double_accum = "false";
defparam \Mult4~8 .load_const_clock = "none";
defparam \Mult4~8 .load_const_value = 0;
defparam \Mult4~8 .mode_sub_location = 0;
defparam \Mult4~8 .negate_clock = "none";
defparam \Mult4~8 .operand_source_max = "input";
defparam \Mult4~8 .operand_source_may = "input";
defparam \Mult4~8 .operand_source_mbx = "input";
defparam \Mult4~8 .operand_source_mby = "input";
defparam \Mult4~8 .operation_mode = "m18x18_full";
defparam \Mult4~8 .output_clock = "none";
defparam \Mult4~8 .preadder_subtract_a = "false";
defparam \Mult4~8 .preadder_subtract_b = "false";
defparam \Mult4~8 .result_a_width = 64;
defparam \Mult4~8 .signed_max = "false";
defparam \Mult4~8 .signed_may = "false";
defparam \Mult4~8 .signed_mbx = "false";
defparam \Mult4~8 .signed_mby = "false";
defparam \Mult4~8 .sub_clock = "none";
defparam \Mult4~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y6_N0
cyclonev_mac \Mult2~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\stride[7]~input_o ,\stride[6]~input_o ,\stride[5]~input_o ,\stride[4]~input_o ,\stride[3]~input_o ,\stride[2]~input_o ,\stride[1]~input_o ,\stride[0]~input_o }),
	.ay({\cnt_4[7]~SCLR_LUT_combout ,\cnt_4[6]~SCLR_LUT_combout ,\cnt_4[5]~SCLR_LUT_combout ,\cnt_4[4]~SCLR_LUT_combout ,\cnt_4[3]~SCLR_LUT_combout ,\cnt_4[2]~SCLR_LUT_combout ,\cnt_4[1]~SCLR_LUT_combout ,\cnt_4[0]~SCLR_LUT_combout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cnt_2[7]~reg0SCLR_LUT_combout ,\cnt_2[6]~reg0SCLR_LUT_combout ,\cnt_2[5]~reg0SCLR_LUT_combout ,\cnt_2[4]~reg0SCLR_LUT_combout ,\cnt_2[3]~reg0SCLR_LUT_combout ,\cnt_2[2]~reg0SCLR_LUT_combout ,\cnt_2[1]~reg0SCLR_LUT_combout ,
\cnt_2[0]~reg0SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,\clk~inputCLKENA0_outclk ,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,\flag_1~q ,\always2~3_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult2~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult2~mac .accumulate_clock = "none";
defparam \Mult2~mac .ax_clock = "none";
defparam \Mult2~mac .ax_width = 8;
defparam \Mult2~mac .ay_scan_in_clock = "0";
defparam \Mult2~mac .ay_scan_in_width = 8;
defparam \Mult2~mac .ay_use_scan_in = "false";
defparam \Mult2~mac .az_clock = "none";
defparam \Mult2~mac .bx_clock = "none";
defparam \Mult2~mac .bx_width = 1;
defparam \Mult2~mac .by_clock = "1";
defparam \Mult2~mac .by_use_scan_in = "false";
defparam \Mult2~mac .by_width = 18;
defparam \Mult2~mac .bz_clock = "none";
defparam \Mult2~mac .coef_a_0 = 0;
defparam \Mult2~mac .coef_a_1 = 0;
defparam \Mult2~mac .coef_a_2 = 0;
defparam \Mult2~mac .coef_a_3 = 0;
defparam \Mult2~mac .coef_a_4 = 0;
defparam \Mult2~mac .coef_a_5 = 0;
defparam \Mult2~mac .coef_a_6 = 0;
defparam \Mult2~mac .coef_a_7 = 0;
defparam \Mult2~mac .coef_b_0 = 0;
defparam \Mult2~mac .coef_b_1 = 0;
defparam \Mult2~mac .coef_b_2 = 0;
defparam \Mult2~mac .coef_b_3 = 0;
defparam \Mult2~mac .coef_b_4 = 0;
defparam \Mult2~mac .coef_b_5 = 0;
defparam \Mult2~mac .coef_b_6 = 0;
defparam \Mult2~mac .coef_b_7 = 0;
defparam \Mult2~mac .coef_sel_a_clock = "none";
defparam \Mult2~mac .coef_sel_b_clock = "none";
defparam \Mult2~mac .delay_scan_out_ay = "false";
defparam \Mult2~mac .delay_scan_out_by = "false";
defparam \Mult2~mac .enable_double_accum = "false";
defparam \Mult2~mac .load_const_clock = "none";
defparam \Mult2~mac .load_const_value = 0;
defparam \Mult2~mac .mode_sub_location = 0;
defparam \Mult2~mac .negate_clock = "none";
defparam \Mult2~mac .operand_source_max = "input";
defparam \Mult2~mac .operand_source_may = "input";
defparam \Mult2~mac .operand_source_mbx = "input";
defparam \Mult2~mac .operand_source_mby = "input";
defparam \Mult2~mac .operation_mode = "m18x18_plus36";
defparam \Mult2~mac .output_clock = "none";
defparam \Mult2~mac .preadder_subtract_a = "false";
defparam \Mult2~mac .preadder_subtract_b = "false";
defparam \Mult2~mac .result_a_width = 64;
defparam \Mult2~mac .signed_max = "false";
defparam \Mult2~mac .signed_may = "false";
defparam \Mult2~mac .signed_mbx = "false";
defparam \Mult2~mac .signed_mby = "false";
defparam \Mult2~mac .sub_clock = "none";
defparam \Mult2~mac .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X32_Y8_N0
cyclonev_mac \Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\conv_i[7]~input_o ,\conv_i[6]~input_o ,\conv_i[5]~input_o ,\conv_i[4]~input_o ,\conv_i[3]~input_o ,\conv_i[2]~input_o ,\conv_i[1]~input_o ,\conv_i[0]~input_o }),
	.ay({\Mult2~339 ,\Mult2~338 ,\Mult2~337 ,\Mult2~336 ,\Mult2~335 ,\Mult2~334 ,\Mult2~333 ,\Mult2~332 ,\Mult2~331 ,\Mult2~330 ,\Mult2~329 ,\Mult2~328 ,\Mult2~327 ,\Mult2~326 ,\Mult2~325 ,\Mult2~324 ,\Mult2~mac_resulta }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\cnt_1[7]~reg0SCLR_LUT_combout ,\cnt_1[6]~reg0SCLR_LUT_combout ,\cnt_1[5]~reg0SCLR_LUT_combout ,\cnt_1[4]~reg0SCLR_LUT_combout ,\cnt_1[3]~reg0SCLR_LUT_combout ,\cnt_1[2]~reg0SCLR_LUT_combout ,\cnt_1[1]~reg0SCLR_LUT_combout ,
\cnt_1[0]~reg0SCLR_LUT_combout }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult3~mac .accumulate_clock = "none";
defparam \Mult3~mac .ax_clock = "none";
defparam \Mult3~mac .ax_width = 8;
defparam \Mult3~mac .ay_scan_in_clock = "none";
defparam \Mult3~mac .ay_scan_in_width = 17;
defparam \Mult3~mac .ay_use_scan_in = "false";
defparam \Mult3~mac .az_clock = "none";
defparam \Mult3~mac .bx_clock = "none";
defparam \Mult3~mac .bx_width = 8;
defparam \Mult3~mac .by_clock = "0";
defparam \Mult3~mac .by_use_scan_in = "false";
defparam \Mult3~mac .by_width = 18;
defparam \Mult3~mac .bz_clock = "none";
defparam \Mult3~mac .coef_a_0 = 0;
defparam \Mult3~mac .coef_a_1 = 0;
defparam \Mult3~mac .coef_a_2 = 0;
defparam \Mult3~mac .coef_a_3 = 0;
defparam \Mult3~mac .coef_a_4 = 0;
defparam \Mult3~mac .coef_a_5 = 0;
defparam \Mult3~mac .coef_a_6 = 0;
defparam \Mult3~mac .coef_a_7 = 0;
defparam \Mult3~mac .coef_b_0 = 0;
defparam \Mult3~mac .coef_b_1 = 0;
defparam \Mult3~mac .coef_b_2 = 0;
defparam \Mult3~mac .coef_b_3 = 0;
defparam \Mult3~mac .coef_b_4 = 0;
defparam \Mult3~mac .coef_b_5 = 0;
defparam \Mult3~mac .coef_b_6 = 0;
defparam \Mult3~mac .coef_b_7 = 0;
defparam \Mult3~mac .coef_sel_a_clock = "none";
defparam \Mult3~mac .coef_sel_b_clock = "none";
defparam \Mult3~mac .delay_scan_out_ay = "false";
defparam \Mult3~mac .delay_scan_out_by = "false";
defparam \Mult3~mac .enable_double_accum = "false";
defparam \Mult3~mac .load_const_clock = "none";
defparam \Mult3~mac .load_const_value = 0;
defparam \Mult3~mac .mode_sub_location = 0;
defparam \Mult3~mac .negate_clock = "none";
defparam \Mult3~mac .operand_source_max = "input";
defparam \Mult3~mac .operand_source_may = "input";
defparam \Mult3~mac .operand_source_mbx = "input";
defparam \Mult3~mac .operand_source_mby = "input";
defparam \Mult3~mac .operation_mode = "m18x18_plus36";
defparam \Mult3~mac .output_clock = "none";
defparam \Mult3~mac .preadder_subtract_a = "false";
defparam \Mult3~mac .preadder_subtract_b = "false";
defparam \Mult3~mac .result_a_width = 64;
defparam \Mult3~mac .signed_max = "false";
defparam \Mult3~mac .signed_may = "false";
defparam \Mult3~mac .signed_mbx = "false";
defparam \Mult3~mac .signed_mby = "false";
defparam \Mult3~mac .sub_clock = "none";
defparam \Mult3~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N30
cyclonev_lcell_comb \Add10~1 (
// Equation(s):
// \Add10~1_sumout  = SUM(( !\cnt_3[0]~_Duplicate_4_q  $ (!\Mult4~8_resulta  $ (\Mult3~mac_resulta )) ) + ( !VCC ) + ( !VCC ))
// \Add10~2  = CARRY(( !\cnt_3[0]~_Duplicate_4_q  $ (!\Mult4~8_resulta  $ (\Mult3~mac_resulta )) ) + ( !VCC ) + ( !VCC ))
// \Add10~3  = SHARE((!\cnt_3[0]~_Duplicate_4_q  & (\Mult4~8_resulta  & \Mult3~mac_resulta )) # (\cnt_3[0]~_Duplicate_4_q  & ((\Mult3~mac_resulta ) # (\Mult4~8_resulta ))))

	.dataa(gnd),
	.datab(!\cnt_3[0]~_Duplicate_4_q ),
	.datac(!\Mult4~8_resulta ),
	.datad(!\Mult3~mac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add10~1_sumout ),
	.cout(\Add10~2 ),
	.shareout(\Add10~3 ));
// synopsys translate_off
defparam \Add10~1 .extended_lut = "off";
defparam \Add10~1 .lut_mask = 64'h0000033F00003CC3;
defparam \Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N27
cyclonev_lcell_comb \cnt_loc~0 (
// Equation(s):
// \cnt_loc~0_combout  = ( \Add10~1_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout  & (!\Add7~1_sumout )) # (\Equal3~1_combout  & ((!\Add5~1_sumout ))))) ) ) # ( !\Add10~1_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & (!\Add7~1_sumout 
// )) # (\Equal3~1_combout  & ((!\Add5~1_sumout )))) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add7~1_sumout ),
	.datad(!\Add5~1_sumout ),
	.datae(gnd),
	.dataf(!\Add10~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~0 .extended_lut = "off";
defparam \cnt_loc~0 .lut_mask = 64'hFBEAFBEA51405140;
defparam \cnt_loc~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N28
dffeas \cnt_loc[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[0]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N3
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( !\cnt_3[1]~_Duplicate_4_q  $ (!\cnt_1[1]~reg0_Duplicate_1_q  $ (\Mult0~9 )) ) + ( \Add5~3  ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( !\cnt_3[1]~_Duplicate_4_q  $ (!\cnt_1[1]~reg0_Duplicate_1_q  $ (\Mult0~9 )) ) + ( \Add5~3  ) + ( \Add5~2  ))
// \Add5~7  = SHARE((!\cnt_3[1]~_Duplicate_4_q  & (\cnt_1[1]~reg0_Duplicate_1_q  & \Mult0~9 )) # (\cnt_3[1]~_Duplicate_4_q  & ((\Mult0~9 ) # (\cnt_1[1]~reg0_Duplicate_1_q ))))

	.dataa(gnd),
	.datab(!\cnt_3[1]~_Duplicate_4_q ),
	.datac(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datad(!\Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(\Add5~3 ),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout(\Add5~7 ));
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000033F00003CC3;
defparam \Add5~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N3
cyclonev_lcell_comb \Add7~5 (
// Equation(s):
// \Add7~5_sumout  = SUM(( \Mult1~9  ) + ( \Add5~5_sumout  ) + ( \Add7~2  ))
// \Add7~6  = CARRY(( \Mult1~9  ) + ( \Add5~5_sumout  ) + ( \Add7~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~5_sumout ),
	.datad(!\Mult1~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~5_sumout ),
	.cout(\Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \Add7~5 .extended_lut = "off";
defparam \Add7~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N33
cyclonev_lcell_comb \Add10~5 (
// Equation(s):
// \Add10~5_sumout  = SUM(( !\cnt_3[1]~_Duplicate_4_q  $ (!\Mult4~9  $ (\Mult3~315 )) ) + ( \Add10~3  ) + ( \Add10~2  ))
// \Add10~6  = CARRY(( !\cnt_3[1]~_Duplicate_4_q  $ (!\Mult4~9  $ (\Mult3~315 )) ) + ( \Add10~3  ) + ( \Add10~2  ))
// \Add10~7  = SHARE((!\cnt_3[1]~_Duplicate_4_q  & (\Mult4~9  & \Mult3~315 )) # (\cnt_3[1]~_Duplicate_4_q  & ((\Mult3~315 ) # (\Mult4~9 ))))

	.dataa(!\cnt_3[1]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(!\Mult4~9 ),
	.datad(!\Mult3~315 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~2 ),
	.sharein(\Add10~3 ),
	.combout(),
	.sumout(\Add10~5_sumout ),
	.cout(\Add10~6 ),
	.shareout(\Add10~7 ));
// synopsys translate_off
defparam \Add10~5 .extended_lut = "off";
defparam \Add10~5 .lut_mask = 64'h0000055F00005AA5;
defparam \Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N18
cyclonev_lcell_comb \cnt_loc~1 (
// Equation(s):
// \cnt_loc~1_combout  = ( \Add7~5_sumout  & ( \Add10~5_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~5_sumout )) ) ) ) # ( !\Add7~5_sumout  & ( \Add10~5_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~5_sumout )) ) ) ) 
// # ( \Add7~5_sumout  & ( !\Add10~5_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~5_sumout ))) ) ) ) # ( !\Add7~5_sumout  & ( !\Add10~5_sumout  & ( (\Equal3~1_combout  & (\Equal4~1_combout  & \Add5~5_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal3~1_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Add5~5_sumout ),
	.datae(!\Add7~5_sumout ),
	.dataf(!\Add10~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~1 .extended_lut = "off";
defparam \cnt_loc~1 .lut_mask = 64'h00030C0FF0F3FCFF;
defparam \cnt_loc~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \cnt_loc[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[1]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N6
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( !\cnt_1[2]~reg0_Duplicate_1_q  $ (!\cnt_3[2]~_Duplicate_4_q  $ (\Mult0~10 )) ) + ( \Add5~7  ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( !\cnt_1[2]~reg0_Duplicate_1_q  $ (!\cnt_3[2]~_Duplicate_4_q  $ (\Mult0~10 )) ) + ( \Add5~7  ) + ( \Add5~6  ))
// \Add5~11  = SHARE((!\cnt_1[2]~reg0_Duplicate_1_q  & (\cnt_3[2]~_Duplicate_4_q  & \Mult0~10 )) # (\cnt_1[2]~reg0_Duplicate_1_q  & ((\Mult0~10 ) # (\cnt_3[2]~_Duplicate_4_q ))))

	.dataa(!\cnt_1[2]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\cnt_3[2]~_Duplicate_4_q ),
	.datad(!\Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(\Add5~7 ),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout(\Add5~11 ));
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000055F00005AA5;
defparam \Add5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N36
cyclonev_lcell_comb \Add10~9 (
// Equation(s):
// \Add10~9_sumout  = SUM(( !\cnt_3[2]~_Duplicate_4_q  $ (!\Mult4~10  $ (\Mult3~316 )) ) + ( \Add10~7  ) + ( \Add10~6  ))
// \Add10~10  = CARRY(( !\cnt_3[2]~_Duplicate_4_q  $ (!\Mult4~10  $ (\Mult3~316 )) ) + ( \Add10~7  ) + ( \Add10~6  ))
// \Add10~11  = SHARE((!\cnt_3[2]~_Duplicate_4_q  & (\Mult4~10  & \Mult3~316 )) # (\cnt_3[2]~_Duplicate_4_q  & ((\Mult3~316 ) # (\Mult4~10 ))))

	.dataa(gnd),
	.datab(!\cnt_3[2]~_Duplicate_4_q ),
	.datac(!\Mult4~10 ),
	.datad(!\Mult3~316 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~6 ),
	.sharein(\Add10~7 ),
	.combout(),
	.sumout(\Add10~9_sumout ),
	.cout(\Add10~10 ),
	.shareout(\Add10~11 ));
// synopsys translate_off
defparam \Add10~9 .extended_lut = "off";
defparam \Add10~9 .lut_mask = 64'h0000033F00003CC3;
defparam \Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N6
cyclonev_lcell_comb \Add7~9 (
// Equation(s):
// \Add7~9_sumout  = SUM(( \Add5~9_sumout  ) + ( \Mult1~10  ) + ( \Add7~6  ))
// \Add7~10  = CARRY(( \Add5~9_sumout  ) + ( \Mult1~10  ) + ( \Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~10 ),
	.datad(!\Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~9_sumout ),
	.cout(\Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \Add7~9 .extended_lut = "off";
defparam \Add7~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N48
cyclonev_lcell_comb \cnt_loc~2 (
// Equation(s):
// \cnt_loc~2_combout  = ( \Add10~9_sumout  & ( \Add7~9_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout ) # (\Add5~9_sumout )) ) ) ) # ( !\Add10~9_sumout  & ( \Add7~9_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~9_sumout ))) ) ) 
// ) # ( \Add10~9_sumout  & ( !\Add7~9_sumout  & ( (!\Equal4~1_combout ) # ((\Add5~9_sumout  & \Equal3~1_combout )) ) ) ) # ( !\Add10~9_sumout  & ( !\Add7~9_sumout  & ( (\Equal4~1_combout  & (\Add5~9_sumout  & \Equal3~1_combout )) ) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(gnd),
	.datac(!\Add5~9_sumout ),
	.datad(!\Equal3~1_combout ),
	.datae(!\Add10~9_sumout ),
	.dataf(!\Add7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~2 .extended_lut = "off";
defparam \cnt_loc~2 .lut_mask = 64'h0005AAAF5505FFAF;
defparam \cnt_loc~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N49
dffeas \cnt_loc[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[2]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N9
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( !\cnt_1[3]~reg0_Duplicate_1_q  $ (!\cnt_3[3]~_Duplicate_4_q  $ (\Mult0~11 )) ) + ( \Add5~11  ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( !\cnt_1[3]~reg0_Duplicate_1_q  $ (!\cnt_3[3]~_Duplicate_4_q  $ (\Mult0~11 )) ) + ( \Add5~11  ) + ( \Add5~10  ))
// \Add5~15  = SHARE((!\cnt_1[3]~reg0_Duplicate_1_q  & (\cnt_3[3]~_Duplicate_4_q  & \Mult0~11 )) # (\cnt_1[3]~reg0_Duplicate_1_q  & ((\Mult0~11 ) # (\cnt_3[3]~_Duplicate_4_q ))))

	.dataa(gnd),
	.datab(!\cnt_1[3]~reg0_Duplicate_1_q ),
	.datac(!\cnt_3[3]~_Duplicate_4_q ),
	.datad(!\Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(\Add5~11 ),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout(\Add5~15 ));
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000033F00003CC3;
defparam \Add5~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N9
cyclonev_lcell_comb \Add7~13 (
// Equation(s):
// \Add7~13_sumout  = SUM(( \Add5~13_sumout  ) + ( \Mult1~11  ) + ( \Add7~10  ))
// \Add7~14  = CARRY(( \Add5~13_sumout  ) + ( \Mult1~11  ) + ( \Add7~10  ))

	.dataa(gnd),
	.datab(!\Mult1~11 ),
	.datac(!\Add5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~13_sumout ),
	.cout(\Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \Add7~13 .extended_lut = "off";
defparam \Add7~13 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N39
cyclonev_lcell_comb \Add10~13 (
// Equation(s):
// \Add10~13_sumout  = SUM(( !\cnt_3[3]~_Duplicate_4_q  $ (!\Mult4~11  $ (\Mult3~317 )) ) + ( \Add10~11  ) + ( \Add10~10  ))
// \Add10~14  = CARRY(( !\cnt_3[3]~_Duplicate_4_q  $ (!\Mult4~11  $ (\Mult3~317 )) ) + ( \Add10~11  ) + ( \Add10~10  ))
// \Add10~15  = SHARE((!\cnt_3[3]~_Duplicate_4_q  & (\Mult4~11  & \Mult3~317 )) # (\cnt_3[3]~_Duplicate_4_q  & ((\Mult3~317 ) # (\Mult4~11 ))))

	.dataa(!\cnt_3[3]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(!\Mult4~11 ),
	.datad(!\Mult3~317 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~10 ),
	.sharein(\Add10~11 ),
	.combout(),
	.sumout(\Add10~13_sumout ),
	.cout(\Add10~14 ),
	.shareout(\Add10~15 ));
// synopsys translate_off
defparam \Add10~13 .extended_lut = "off";
defparam \Add10~13 .lut_mask = 64'h0000055F00005AA5;
defparam \Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N42
cyclonev_lcell_comb \cnt_loc~3 (
// Equation(s):
// \cnt_loc~3_combout  = ( \Add7~13_sumout  & ( \Add10~13_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~13_sumout )) ) ) ) # ( !\Add7~13_sumout  & ( \Add10~13_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~13_sumout )) 
// ) ) ) # ( \Add7~13_sumout  & ( !\Add10~13_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~13_sumout ))) ) ) ) # ( !\Add7~13_sumout  & ( !\Add10~13_sumout  & ( (\Equal3~1_combout  & (\Equal4~1_combout  & \Add5~13_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal3~1_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Add5~13_sumout ),
	.datae(!\Add7~13_sumout ),
	.dataf(!\Add10~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~3 .extended_lut = "off";
defparam \cnt_loc~3 .lut_mask = 64'h00030C0FF0F3FCFF;
defparam \cnt_loc~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N44
dffeas \cnt_loc[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~3_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[3]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N12
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( !\cnt_1[4]~reg0_Duplicate_1_q  $ (!\Mult0~12  $ (\cnt_3[4]~_Duplicate_4_q )) ) + ( \Add5~15  ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( !\cnt_1[4]~reg0_Duplicate_1_q  $ (!\Mult0~12  $ (\cnt_3[4]~_Duplicate_4_q )) ) + ( \Add5~15  ) + ( \Add5~14  ))
// \Add5~19  = SHARE((!\cnt_1[4]~reg0_Duplicate_1_q  & (\Mult0~12  & \cnt_3[4]~_Duplicate_4_q )) # (\cnt_1[4]~reg0_Duplicate_1_q  & ((\cnt_3[4]~_Duplicate_4_q ) # (\Mult0~12 ))))

	.dataa(gnd),
	.datab(!\cnt_1[4]~reg0_Duplicate_1_q ),
	.datac(!\Mult0~12 ),
	.datad(!\cnt_3[4]~_Duplicate_4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(\Add5~15 ),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout(\Add5~19 ));
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Add5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N42
cyclonev_lcell_comb \Add10~17 (
// Equation(s):
// \Add10~17_sumout  = SUM(( !\Mult3~318  $ (!\Mult4~12  $ (\cnt_3[4]~_Duplicate_4_q )) ) + ( \Add10~15  ) + ( \Add10~14  ))
// \Add10~18  = CARRY(( !\Mult3~318  $ (!\Mult4~12  $ (\cnt_3[4]~_Duplicate_4_q )) ) + ( \Add10~15  ) + ( \Add10~14  ))
// \Add10~19  = SHARE((!\Mult3~318  & (\Mult4~12  & \cnt_3[4]~_Duplicate_4_q )) # (\Mult3~318  & ((\cnt_3[4]~_Duplicate_4_q ) # (\Mult4~12 ))))

	.dataa(gnd),
	.datab(!\Mult3~318 ),
	.datac(!\Mult4~12 ),
	.datad(!\cnt_3[4]~_Duplicate_4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~14 ),
	.sharein(\Add10~15 ),
	.combout(),
	.sumout(\Add10~17_sumout ),
	.cout(\Add10~18 ),
	.shareout(\Add10~19 ));
// synopsys translate_off
defparam \Add10~17 .extended_lut = "off";
defparam \Add10~17 .lut_mask = 64'h0000033F00003CC3;
defparam \Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N12
cyclonev_lcell_comb \Add7~17 (
// Equation(s):
// \Add7~17_sumout  = SUM(( \Add5~17_sumout  ) + ( \Mult1~12  ) + ( \Add7~14  ))
// \Add7~18  = CARRY(( \Add5~17_sumout  ) + ( \Mult1~12  ) + ( \Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~12 ),
	.datad(!\Add5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~17_sumout ),
	.cout(\Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \Add7~17 .extended_lut = "off";
defparam \Add7~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N36
cyclonev_lcell_comb \cnt_loc~4 (
// Equation(s):
// \cnt_loc~4_combout  = ( \Add10~17_sumout  & ( \Add7~17_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~17_sumout )) ) ) ) # ( !\Add10~17_sumout  & ( \Add7~17_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~17_sumout 
// ))) ) ) ) # ( \Add10~17_sumout  & ( !\Add7~17_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~17_sumout )) ) ) ) # ( !\Add10~17_sumout  & ( !\Add7~17_sumout  & ( (\Equal3~1_combout  & (\Equal4~1_combout  & \Add5~17_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal3~1_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(!\Add5~17_sumout ),
	.datae(!\Add10~17_sumout ),
	.dataf(!\Add7~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~4 .extended_lut = "off";
defparam \cnt_loc~4 .lut_mask = 64'h0003F0F30C0FFCFF;
defparam \cnt_loc~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N37
dffeas \cnt_loc[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~4_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[4]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N15
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( !\cnt_1[5]~reg0_Duplicate_1_q  $ (!\cnt_3[5]~_Duplicate_4_q  $ (\Mult0~13 )) ) + ( \Add5~19  ) + ( \Add5~18  ))
// \Add5~22  = CARRY(( !\cnt_1[5]~reg0_Duplicate_1_q  $ (!\cnt_3[5]~_Duplicate_4_q  $ (\Mult0~13 )) ) + ( \Add5~19  ) + ( \Add5~18  ))
// \Add5~23  = SHARE((!\cnt_1[5]~reg0_Duplicate_1_q  & (\cnt_3[5]~_Duplicate_4_q  & \Mult0~13 )) # (\cnt_1[5]~reg0_Duplicate_1_q  & ((\Mult0~13 ) # (\cnt_3[5]~_Duplicate_4_q ))))

	.dataa(!\cnt_1[5]~reg0_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\cnt_3[5]~_Duplicate_4_q ),
	.datad(!\Mult0~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(\Add5~19 ),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout(\Add5~23 ));
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Add5~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N45
cyclonev_lcell_comb \Add10~21 (
// Equation(s):
// \Add10~21_sumout  = SUM(( !\cnt_3[5]~_Duplicate_4_q  $ (!\Mult4~13  $ (\Mult3~319 )) ) + ( \Add10~19  ) + ( \Add10~18  ))
// \Add10~22  = CARRY(( !\cnt_3[5]~_Duplicate_4_q  $ (!\Mult4~13  $ (\Mult3~319 )) ) + ( \Add10~19  ) + ( \Add10~18  ))
// \Add10~23  = SHARE((!\cnt_3[5]~_Duplicate_4_q  & (\Mult4~13  & \Mult3~319 )) # (\cnt_3[5]~_Duplicate_4_q  & ((\Mult3~319 ) # (\Mult4~13 ))))

	.dataa(!\cnt_3[5]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(!\Mult4~13 ),
	.datad(!\Mult3~319 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~18 ),
	.sharein(\Add10~19 ),
	.combout(),
	.sumout(\Add10~21_sumout ),
	.cout(\Add10~22 ),
	.shareout(\Add10~23 ));
// synopsys translate_off
defparam \Add10~21 .extended_lut = "off";
defparam \Add10~21 .lut_mask = 64'h0000055F00005AA5;
defparam \Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N15
cyclonev_lcell_comb \Add7~21 (
// Equation(s):
// \Add7~21_sumout  = SUM(( \Mult1~13  ) + ( \Add5~21_sumout  ) + ( \Add7~18  ))
// \Add7~22  = CARRY(( \Mult1~13  ) + ( \Add5~21_sumout  ) + ( \Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add5~21_sumout ),
	.datad(!\Mult1~13 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~21_sumout ),
	.cout(\Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \Add7~21 .extended_lut = "off";
defparam \Add7~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N27
cyclonev_lcell_comb \cnt_loc~5 (
// Equation(s):
// \cnt_loc~5_combout  = ( \Add7~21_sumout  & ( (!\Equal4~1_combout  & (((\Add10~21_sumout )))) # (\Equal4~1_combout  & ((!\Equal3~1_combout ) # ((\Add5~21_sumout )))) ) ) # ( !\Add7~21_sumout  & ( (!\Equal4~1_combout  & (((\Add10~21_sumout )))) # 
// (\Equal4~1_combout  & (\Equal3~1_combout  & (\Add5~21_sumout ))) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Add5~21_sumout ),
	.datad(!\Add10~21_sumout ),
	.datae(gnd),
	.dataf(!\Add7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~5 .extended_lut = "off";
defparam \cnt_loc~5 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \cnt_loc~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N28
dffeas \cnt_loc[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~5_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[5]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N18
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( !\cnt_3[6]~_Duplicate_4_q  $ (!\Mult0~14  $ (\cnt_1[6]~reg0_Duplicate_1_q )) ) + ( \Add5~23  ) + ( \Add5~22  ))
// \Add5~26  = CARRY(( !\cnt_3[6]~_Duplicate_4_q  $ (!\Mult0~14  $ (\cnt_1[6]~reg0_Duplicate_1_q )) ) + ( \Add5~23  ) + ( \Add5~22  ))
// \Add5~27  = SHARE((!\cnt_3[6]~_Duplicate_4_q  & (\Mult0~14  & \cnt_1[6]~reg0_Duplicate_1_q )) # (\cnt_3[6]~_Duplicate_4_q  & ((\cnt_1[6]~reg0_Duplicate_1_q ) # (\Mult0~14 ))))

	.dataa(!\cnt_3[6]~_Duplicate_4_q ),
	.datab(gnd),
	.datac(!\Mult0~14 ),
	.datad(!\cnt_1[6]~reg0_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(\Add5~23 ),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout(\Add5~27 ));
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000055F00005AA5;
defparam \Add5~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N48
cyclonev_lcell_comb \Add10~25 (
// Equation(s):
// \Add10~25_sumout  = SUM(( !\Mult4~14  $ (!\Mult3~320  $ (\cnt_3[6]~_Duplicate_4_q )) ) + ( \Add10~23  ) + ( \Add10~22  ))
// \Add10~26  = CARRY(( !\Mult4~14  $ (!\Mult3~320  $ (\cnt_3[6]~_Duplicate_4_q )) ) + ( \Add10~23  ) + ( \Add10~22  ))
// \Add10~27  = SHARE((!\Mult4~14  & (\Mult3~320  & \cnt_3[6]~_Duplicate_4_q )) # (\Mult4~14  & ((\cnt_3[6]~_Duplicate_4_q ) # (\Mult3~320 ))))

	.dataa(!\Mult4~14 ),
	.datab(gnd),
	.datac(!\Mult3~320 ),
	.datad(!\cnt_3[6]~_Duplicate_4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~22 ),
	.sharein(\Add10~23 ),
	.combout(),
	.sumout(\Add10~25_sumout ),
	.cout(\Add10~26 ),
	.shareout(\Add10~27 ));
// synopsys translate_off
defparam \Add10~25 .extended_lut = "off";
defparam \Add10~25 .lut_mask = 64'h0000055F00005AA5;
defparam \Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N18
cyclonev_lcell_comb \Add7~25 (
// Equation(s):
// \Add7~25_sumout  = SUM(( \Add5~25_sumout  ) + ( \Mult1~14  ) + ( \Add7~22  ))
// \Add7~26  = CARRY(( \Add5~25_sumout  ) + ( \Mult1~14  ) + ( \Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~14 ),
	.datad(!\Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~25_sumout ),
	.cout(\Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \Add7~25 .extended_lut = "off";
defparam \Add7~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N33
cyclonev_lcell_comb \cnt_loc~6 (
// Equation(s):
// \cnt_loc~6_combout  = ( \Add10~25_sumout  & ( \Add7~25_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout ) # (\Add5~25_sumout )) ) ) ) # ( !\Add10~25_sumout  & ( \Add7~25_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~25_sumout 
// ))) ) ) ) # ( \Add10~25_sumout  & ( !\Add7~25_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~25_sumout )) ) ) ) # ( !\Add10~25_sumout  & ( !\Add7~25_sumout  & ( (\Equal4~1_combout  & (\Equal3~1_combout  & \Add5~25_sumout )) ) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add5~25_sumout ),
	.datad(gnd),
	.datae(!\Add10~25_sumout ),
	.dataf(!\Add7~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~6 .extended_lut = "off";
defparam \cnt_loc~6 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \cnt_loc~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N35
dffeas \cnt_loc[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~6_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[6]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N21
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( !\cnt_1[7]~reg0_Duplicate_1_q  $ (!\Mult0~15  $ (\cnt_3[7]~_Duplicate_4_q )) ) + ( \Add5~27  ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( !\cnt_1[7]~reg0_Duplicate_1_q  $ (!\Mult0~15  $ (\cnt_3[7]~_Duplicate_4_q )) ) + ( \Add5~27  ) + ( \Add5~26  ))
// \Add5~31  = SHARE((!\cnt_1[7]~reg0_Duplicate_1_q  & (\Mult0~15  & \cnt_3[7]~_Duplicate_4_q )) # (\cnt_1[7]~reg0_Duplicate_1_q  & ((\cnt_3[7]~_Duplicate_4_q ) # (\Mult0~15 ))))

	.dataa(gnd),
	.datab(!\cnt_1[7]~reg0_Duplicate_1_q ),
	.datac(!\Mult0~15 ),
	.datad(!\cnt_3[7]~_Duplicate_4_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(\Add5~27 ),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout(\Add5~31 ));
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000033F00003CC3;
defparam \Add5~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N21
cyclonev_lcell_comb \Add7~29 (
// Equation(s):
// \Add7~29_sumout  = SUM(( \Add5~29_sumout  ) + ( \Mult1~15  ) + ( \Add7~26  ))
// \Add7~30  = CARRY(( \Add5~29_sumout  ) + ( \Mult1~15  ) + ( \Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~15 ),
	.datad(!\Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~29_sumout ),
	.cout(\Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \Add7~29 .extended_lut = "off";
defparam \Add7~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N51
cyclonev_lcell_comb \Add10~29 (
// Equation(s):
// \Add10~29_sumout  = SUM(( !\cnt_3[7]~_Duplicate_4_q  $ (!\Mult4~15  $ (\Mult3~321 )) ) + ( \Add10~27  ) + ( \Add10~26  ))
// \Add10~30  = CARRY(( !\cnt_3[7]~_Duplicate_4_q  $ (!\Mult4~15  $ (\Mult3~321 )) ) + ( \Add10~27  ) + ( \Add10~26  ))
// \Add10~31  = SHARE((!\cnt_3[7]~_Duplicate_4_q  & (\Mult4~15  & \Mult3~321 )) # (\cnt_3[7]~_Duplicate_4_q  & ((\Mult3~321 ) # (\Mult4~15 ))))

	.dataa(gnd),
	.datab(!\cnt_3[7]~_Duplicate_4_q ),
	.datac(!\Mult4~15 ),
	.datad(!\Mult3~321 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~26 ),
	.sharein(\Add10~27 ),
	.combout(),
	.sumout(\Add10~29_sumout ),
	.cout(\Add10~30 ),
	.shareout(\Add10~31 ));
// synopsys translate_off
defparam \Add10~29 .extended_lut = "off";
defparam \Add10~29 .lut_mask = 64'h0000033F00003CC3;
defparam \Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N24
cyclonev_lcell_comb \cnt_loc~7 (
// Equation(s):
// \cnt_loc~7_combout  = ( \Add10~29_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & (\Add7~29_sumout )) # (\Equal3~1_combout  & ((\Add5~29_sumout )))) ) ) # ( !\Add10~29_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout  & (\Add7~29_sumout 
// )) # (\Equal3~1_combout  & ((\Add5~29_sumout ))))) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Add7~29_sumout ),
	.datad(!\Add5~29_sumout ),
	.datae(gnd),
	.dataf(!\Add10~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~7 .extended_lut = "off";
defparam \cnt_loc~7 .lut_mask = 64'h02130213CEDFCEDF;
defparam \cnt_loc~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \cnt_loc[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~7_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[7]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N24
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( \Mult0~16  ) + ( \Add5~31  ) + ( \Add5~30  ))
// \Add5~34  = CARRY(( \Mult0~16  ) + ( \Add5~31  ) + ( \Add5~30  ))
// \Add5~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~16 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(\Add5~31 ),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout(\Add5~35 ));
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N54
cyclonev_lcell_comb \Add10~33 (
// Equation(s):
// \Add10~33_sumout  = SUM(( !\Mult3~322  $ (!\Mult4~16 ) ) + ( \Add10~31  ) + ( \Add10~30  ))
// \Add10~34  = CARRY(( !\Mult3~322  $ (!\Mult4~16 ) ) + ( \Add10~31  ) + ( \Add10~30  ))
// \Add10~35  = SHARE((\Mult3~322  & \Mult4~16 ))

	.dataa(gnd),
	.datab(!\Mult3~322 ),
	.datac(gnd),
	.datad(!\Mult4~16 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~30 ),
	.sharein(\Add10~31 ),
	.combout(),
	.sumout(\Add10~33_sumout ),
	.cout(\Add10~34 ),
	.shareout(\Add10~35 ));
// synopsys translate_off
defparam \Add10~33 .extended_lut = "off";
defparam \Add10~33 .lut_mask = 64'h00000033000033CC;
defparam \Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N24
cyclonev_lcell_comb \Add7~33 (
// Equation(s):
// \Add7~33_sumout  = SUM(( \Add5~33_sumout  ) + ( \Mult1~16  ) + ( \Add7~30  ))
// \Add7~34  = CARRY(( \Add5~33_sumout  ) + ( \Mult1~16  ) + ( \Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~16 ),
	.datad(!\Add5~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~33_sumout ),
	.cout(\Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \Add7~33 .extended_lut = "off";
defparam \Add7~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N15
cyclonev_lcell_comb \cnt_loc~8 (
// Equation(s):
// \cnt_loc~8_combout  = ( \Add10~33_sumout  & ( \Add7~33_sumout  & ( ((!\Equal3~1_combout ) # (!\Equal4~1_combout )) # (\Add5~33_sumout ) ) ) ) # ( !\Add10~33_sumout  & ( \Add7~33_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~33_sumout 
// ))) ) ) ) # ( \Add10~33_sumout  & ( !\Add7~33_sumout  & ( (!\Equal4~1_combout ) # ((\Add5~33_sumout  & \Equal3~1_combout )) ) ) ) # ( !\Add10~33_sumout  & ( !\Add7~33_sumout  & ( (\Add5~33_sumout  & (\Equal3~1_combout  & \Equal4~1_combout )) ) ) )

	.dataa(!\Add5~33_sumout ),
	.datab(gnd),
	.datac(!\Equal3~1_combout ),
	.datad(!\Equal4~1_combout ),
	.datae(!\Add10~33_sumout ),
	.dataf(!\Add7~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~8 .extended_lut = "off";
defparam \cnt_loc~8 .lut_mask = 64'h0005FF0500F5FFF5;
defparam \cnt_loc~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y9_N16
dffeas \cnt_loc[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[8]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N27
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( \Mult0~17  ) + ( \Add5~35  ) + ( \Add5~34  ))
// \Add5~38  = CARRY(( \Mult0~17  ) + ( \Add5~35  ) + ( \Add5~34  ))
// \Add5~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~17 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(\Add5~35 ),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout(\Add5~39 ));
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h00000000000000FF;
defparam \Add5~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N57
cyclonev_lcell_comb \Add10~37 (
// Equation(s):
// \Add10~37_sumout  = SUM(( !\Mult3~323  $ (!\Mult4~17 ) ) + ( \Add10~35  ) + ( \Add10~34  ))
// \Add10~38  = CARRY(( !\Mult3~323  $ (!\Mult4~17 ) ) + ( \Add10~35  ) + ( \Add10~34  ))
// \Add10~39  = SHARE((\Mult3~323  & \Mult4~17 ))

	.dataa(!\Mult3~323 ),
	.datab(gnd),
	.datac(!\Mult4~17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~34 ),
	.sharein(\Add10~35 ),
	.combout(),
	.sumout(\Add10~37_sumout ),
	.cout(\Add10~38 ),
	.shareout(\Add10~39 ));
// synopsys translate_off
defparam \Add10~37 .extended_lut = "off";
defparam \Add10~37 .lut_mask = 64'h0000050500005A5A;
defparam \Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N27
cyclonev_lcell_comb \Add7~37 (
// Equation(s):
// \Add7~37_sumout  = SUM(( \Add5~37_sumout  ) + ( \Mult1~17  ) + ( \Add7~34  ))
// \Add7~38  = CARRY(( \Add5~37_sumout  ) + ( \Mult1~17  ) + ( \Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~17 ),
	.datad(!\Add5~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~37_sumout ),
	.cout(\Add7~38 ),
	.shareout());
// synopsys translate_off
defparam \Add7~37 .extended_lut = "off";
defparam \Add7~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y9_N6
cyclonev_lcell_comb \cnt_loc~9 (
// Equation(s):
// \cnt_loc~9_combout  = ( \Add10~37_sumout  & ( \Add7~37_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~37_sumout )) ) ) ) # ( !\Add10~37_sumout  & ( \Add7~37_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~37_sumout 
// ))) ) ) ) # ( \Add10~37_sumout  & ( !\Add7~37_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~37_sumout )) ) ) ) # ( !\Add10~37_sumout  & ( !\Add7~37_sumout  & ( (\Equal3~1_combout  & (\Add5~37_sumout  & \Equal4~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add5~37_sumout ),
	.datad(!\Equal4~1_combout ),
	.datae(!\Add10~37_sumout ),
	.dataf(!\Add7~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~9 .extended_lut = "off";
defparam \cnt_loc~9 .lut_mask = 64'h0003FF0300CFFFCF;
defparam \cnt_loc~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y9_N7
dffeas \cnt_loc[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~9_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[9]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N30
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( \Mult0~18  ) + ( \Add5~39  ) + ( \Add5~38  ))
// \Add5~42  = CARRY(( \Mult0~18  ) + ( \Add5~39  ) + ( \Add5~38  ))
// \Add5~43  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~18 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(\Add5~39 ),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout(\Add5~43 ));
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h00000000000000FF;
defparam \Add5~41 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N0
cyclonev_lcell_comb \Add10~41 (
// Equation(s):
// \Add10~41_sumout  = SUM(( !\Mult4~18  $ (!\Mult3~324 ) ) + ( \Add10~39  ) + ( \Add10~38  ))
// \Add10~42  = CARRY(( !\Mult4~18  $ (!\Mult3~324 ) ) + ( \Add10~39  ) + ( \Add10~38  ))
// \Add10~43  = SHARE((\Mult4~18  & \Mult3~324 ))

	.dataa(!\Mult4~18 ),
	.datab(gnd),
	.datac(!\Mult3~324 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~38 ),
	.sharein(\Add10~39 ),
	.combout(),
	.sumout(\Add10~41_sumout ),
	.cout(\Add10~42 ),
	.shareout(\Add10~43 ));
// synopsys translate_off
defparam \Add10~41 .extended_lut = "off";
defparam \Add10~41 .lut_mask = 64'h0000050500005A5A;
defparam \Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N30
cyclonev_lcell_comb \Add7~41 (
// Equation(s):
// \Add7~41_sumout  = SUM(( \Add5~41_sumout  ) + ( \Mult1~18  ) + ( \Add7~38  ))
// \Add7~42  = CARRY(( \Add5~41_sumout  ) + ( \Mult1~18  ) + ( \Add7~38  ))

	.dataa(!\Mult1~18 ),
	.datab(gnd),
	.datac(!\Add5~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~41_sumout ),
	.cout(\Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \Add7~41 .extended_lut = "off";
defparam \Add7~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N54
cyclonev_lcell_comb \cnt_loc~10 (
// Equation(s):
// \cnt_loc~10_combout  = ( \Add7~41_sumout  & ( (!\Equal4~1_combout  & (((\Add10~41_sumout )))) # (\Equal4~1_combout  & ((!\Equal3~1_combout ) # ((\Add5~41_sumout )))) ) ) # ( !\Add7~41_sumout  & ( (!\Equal4~1_combout  & (((\Add10~41_sumout )))) # 
// (\Equal4~1_combout  & (\Equal3~1_combout  & (\Add5~41_sumout ))) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add5~41_sumout ),
	.datad(!\Add10~41_sumout ),
	.datae(gnd),
	.dataf(!\Add7~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~10 .extended_lut = "off";
defparam \cnt_loc~10 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \cnt_loc~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N55
dffeas \cnt_loc[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[10]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N33
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( \Mult0~19  ) + ( \Add5~43  ) + ( \Add5~42  ))
// \Add5~46  = CARRY(( \Mult0~19  ) + ( \Add5~43  ) + ( \Add5~42  ))
// \Add5~47  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(\Add5~43 ),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout(\Add5~47 ));
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h00000000000000FF;
defparam \Add5~45 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N3
cyclonev_lcell_comb \Add10~45 (
// Equation(s):
// \Add10~45_sumout  = SUM(( !\Mult3~325  $ (!\Mult4~19 ) ) + ( \Add10~43  ) + ( \Add10~42  ))
// \Add10~46  = CARRY(( !\Mult3~325  $ (!\Mult4~19 ) ) + ( \Add10~43  ) + ( \Add10~42  ))
// \Add10~47  = SHARE((\Mult3~325  & \Mult4~19 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~325 ),
	.datad(!\Mult4~19 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~42 ),
	.sharein(\Add10~43 ),
	.combout(),
	.sumout(\Add10~45_sumout ),
	.cout(\Add10~46 ),
	.shareout(\Add10~47 ));
// synopsys translate_off
defparam \Add10~45 .extended_lut = "off";
defparam \Add10~45 .lut_mask = 64'h0000000F00000FF0;
defparam \Add10~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N33
cyclonev_lcell_comb \Add7~45 (
// Equation(s):
// \Add7~45_sumout  = SUM(( \Add5~45_sumout  ) + ( \Mult1~19  ) + ( \Add7~42  ))
// \Add7~46  = CARRY(( \Add5~45_sumout  ) + ( \Mult1~19  ) + ( \Add7~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~19 ),
	.datad(!\Add5~45_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~45_sumout ),
	.cout(\Add7~46 ),
	.shareout());
// synopsys translate_off
defparam \Add7~45 .extended_lut = "off";
defparam \Add7~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N48
cyclonev_lcell_comb \cnt_loc~11 (
// Equation(s):
// \cnt_loc~11_combout  = ( \Add10~45_sumout  & ( \Add7~45_sumout  & ( ((!\Equal3~1_combout ) # (!\Equal4~1_combout )) # (\Add5~45_sumout ) ) ) ) # ( !\Add10~45_sumout  & ( \Add7~45_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~45_sumout 
// ))) ) ) ) # ( \Add10~45_sumout  & ( !\Add7~45_sumout  & ( (!\Equal4~1_combout ) # ((\Add5~45_sumout  & \Equal3~1_combout )) ) ) ) # ( !\Add10~45_sumout  & ( !\Add7~45_sumout  & ( (\Add5~45_sumout  & (\Equal3~1_combout  & \Equal4~1_combout )) ) ) )

	.dataa(!\Add5~45_sumout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Equal4~1_combout ),
	.datad(gnd),
	.datae(!\Add10~45_sumout ),
	.dataf(!\Add7~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~11 .extended_lut = "off";
defparam \cnt_loc~11 .lut_mask = 64'h0101F1F10D0DFDFD;
defparam \cnt_loc~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N49
dffeas \cnt_loc[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~11_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[11]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N36
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( \Mult0~20  ) + ( \Add5~47  ) + ( \Add5~46  ))
// \Add5~50  = CARRY(( \Mult0~20  ) + ( \Add5~47  ) + ( \Add5~46  ))
// \Add5~51  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~20 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(\Add5~47 ),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout(\Add5~51 ));
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N36
cyclonev_lcell_comb \Add7~49 (
// Equation(s):
// \Add7~49_sumout  = SUM(( \Add5~49_sumout  ) + ( \Mult1~20  ) + ( \Add7~46  ))
// \Add7~50  = CARRY(( \Add5~49_sumout  ) + ( \Mult1~20  ) + ( \Add7~46  ))

	.dataa(!\Mult1~20 ),
	.datab(gnd),
	.datac(!\Add5~49_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~49_sumout ),
	.cout(\Add7~50 ),
	.shareout());
// synopsys translate_off
defparam \Add7~49 .extended_lut = "off";
defparam \Add7~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add7~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N6
cyclonev_lcell_comb \Add10~49 (
// Equation(s):
// \Add10~49_sumout  = SUM(( !\Mult3~326  $ (!\Mult4~20 ) ) + ( \Add10~47  ) + ( \Add10~46  ))
// \Add10~50  = CARRY(( !\Mult3~326  $ (!\Mult4~20 ) ) + ( \Add10~47  ) + ( \Add10~46  ))
// \Add10~51  = SHARE((\Mult3~326  & \Mult4~20 ))

	.dataa(gnd),
	.datab(!\Mult3~326 ),
	.datac(gnd),
	.datad(!\Mult4~20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~46 ),
	.sharein(\Add10~47 ),
	.combout(),
	.sumout(\Add10~49_sumout ),
	.cout(\Add10~50 ),
	.shareout(\Add10~51 ));
// synopsys translate_off
defparam \Add10~49 .extended_lut = "off";
defparam \Add10~49 .lut_mask = 64'h00000033000033CC;
defparam \Add10~49 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \cnt_loc~12 (
// Equation(s):
// \cnt_loc~12_combout  = ( \Add10~49_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & ((\Add7~49_sumout ))) # (\Equal3~1_combout  & (\Add5~49_sumout ))) ) ) # ( !\Add10~49_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout  & 
// ((\Add7~49_sumout ))) # (\Equal3~1_combout  & (\Add5~49_sumout )))) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add5~49_sumout ),
	.datad(!\Add7~49_sumout ),
	.datae(gnd),
	.dataf(!\Add10~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~12 .extended_lut = "off";
defparam \cnt_loc~12 .lut_mask = 64'h01450145ABEFABEF;
defparam \cnt_loc~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N43
dffeas \cnt_loc[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[12]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N39
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( \Mult0~21  ) + ( \Add5~51  ) + ( \Add5~50  ))
// \Add5~54  = CARRY(( \Mult0~21  ) + ( \Add5~51  ) + ( \Add5~50  ))
// \Add5~55  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~21 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(\Add5~51 ),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(\Add5~54 ),
	.shareout(\Add5~55 ));
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N39
cyclonev_lcell_comb \Add7~53 (
// Equation(s):
// \Add7~53_sumout  = SUM(( \Add5~53_sumout  ) + ( \Mult1~21  ) + ( \Add7~50  ))
// \Add7~54  = CARRY(( \Add5~53_sumout  ) + ( \Mult1~21  ) + ( \Add7~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add5~53_sumout ),
	.datae(gnd),
	.dataf(!\Mult1~21 ),
	.datag(gnd),
	.cin(\Add7~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~53_sumout ),
	.cout(\Add7~54 ),
	.shareout());
// synopsys translate_off
defparam \Add7~53 .extended_lut = "off";
defparam \Add7~53 .lut_mask = 64'h0000FF00000000FF;
defparam \Add7~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N9
cyclonev_lcell_comb \Add10~53 (
// Equation(s):
// \Add10~53_sumout  = SUM(( !\Mult4~21  $ (!\Mult3~327 ) ) + ( \Add10~51  ) + ( \Add10~50  ))
// \Add10~54  = CARRY(( !\Mult4~21  $ (!\Mult3~327 ) ) + ( \Add10~51  ) + ( \Add10~50  ))
// \Add10~55  = SHARE((\Mult4~21  & \Mult3~327 ))

	.dataa(!\Mult4~21 ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult3~327 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~50 ),
	.sharein(\Add10~51 ),
	.combout(),
	.sumout(\Add10~53_sumout ),
	.cout(\Add10~54 ),
	.shareout(\Add10~55 ));
// synopsys translate_off
defparam \Add10~53 .extended_lut = "off";
defparam \Add10~53 .lut_mask = 64'h00000055000055AA;
defparam \Add10~53 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N45
cyclonev_lcell_comb \cnt_loc~13 (
// Equation(s):
// \cnt_loc~13_combout  = ( \Add10~53_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & ((\Add7~53_sumout ))) # (\Equal3~1_combout  & (\Add5~53_sumout ))) ) ) # ( !\Add10~53_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout  & 
// ((\Add7~53_sumout ))) # (\Equal3~1_combout  & (\Add5~53_sumout )))) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add5~53_sumout ),
	.datad(!\Add7~53_sumout ),
	.datae(gnd),
	.dataf(!\Add10~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~13 .extended_lut = "off";
defparam \cnt_loc~13 .lut_mask = 64'h01450145ABEFABEF;
defparam \cnt_loc~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N46
dffeas \cnt_loc[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[13]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N42
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( \Mult0~22  ) + ( \Add5~55  ) + ( \Add5~54  ))
// \Add5~58  = CARRY(( \Mult0~22  ) + ( \Add5~55  ) + ( \Add5~54  ))
// \Add5~59  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~22 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~54 ),
	.sharein(\Add5~55 ),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(\Add5~58 ),
	.shareout(\Add5~59 ));
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~57 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N42
cyclonev_lcell_comb \Add7~57 (
// Equation(s):
// \Add7~57_sumout  = SUM(( \Add5~57_sumout  ) + ( \Mult1~22  ) + ( \Add7~54  ))
// \Add7~58  = CARRY(( \Add5~57_sumout  ) + ( \Mult1~22  ) + ( \Add7~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~22 ),
	.datad(!\Add5~57_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~57_sumout ),
	.cout(\Add7~58 ),
	.shareout());
// synopsys translate_off
defparam \Add7~57 .extended_lut = "off";
defparam \Add7~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N12
cyclonev_lcell_comb \Add10~57 (
// Equation(s):
// \Add10~57_sumout  = SUM(( !\Mult4~22  $ (!\Mult3~328 ) ) + ( \Add10~55  ) + ( \Add10~54  ))
// \Add10~58  = CARRY(( !\Mult4~22  $ (!\Mult3~328 ) ) + ( \Add10~55  ) + ( \Add10~54  ))
// \Add10~59  = SHARE((\Mult4~22  & \Mult3~328 ))

	.dataa(gnd),
	.datab(!\Mult4~22 ),
	.datac(!\Mult3~328 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~54 ),
	.sharein(\Add10~55 ),
	.combout(),
	.sumout(\Add10~57_sumout ),
	.cout(\Add10~58 ),
	.shareout(\Add10~59 ));
// synopsys translate_off
defparam \Add10~57 .extended_lut = "off";
defparam \Add10~57 .lut_mask = 64'h0000030300003C3C;
defparam \Add10~57 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \cnt_loc~14 (
// Equation(s):
// \cnt_loc~14_combout  = ( \Add10~57_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & (\Add7~57_sumout )) # (\Equal3~1_combout  & ((\Add5~57_sumout )))) ) ) # ( !\Add10~57_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout  & (\Add7~57_sumout 
// )) # (\Equal3~1_combout  & ((\Add5~57_sumout ))))) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(!\Add7~57_sumout ),
	.datad(!\Add5~57_sumout ),
	.datae(gnd),
	.dataf(!\Add10~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~14 .extended_lut = "off";
defparam \cnt_loc~14 .lut_mask = 64'h04150415AEBFAEBF;
defparam \cnt_loc~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \cnt_loc[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~14_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[14]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N45
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( \Mult0~23  ) + ( \Add5~59  ) + ( \Add5~58  ))
// \Add5~62  = CARRY(( \Mult0~23  ) + ( \Add5~59  ) + ( \Add5~58  ))
// \Add5~63  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult0~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~58 ),
	.sharein(\Add5~59 ),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout(\Add5~63 ));
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N45
cyclonev_lcell_comb \Add7~61 (
// Equation(s):
// \Add7~61_sumout  = SUM(( \Add5~61_sumout  ) + ( \Mult1~23  ) + ( \Add7~58  ))
// \Add7~62  = CARRY(( \Add5~61_sumout  ) + ( \Mult1~23  ) + ( \Add7~58  ))

	.dataa(!\Add5~61_sumout ),
	.datab(gnd),
	.datac(!\Mult1~23 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~61_sumout ),
	.cout(\Add7~62 ),
	.shareout());
// synopsys translate_off
defparam \Add7~61 .extended_lut = "off";
defparam \Add7~61 .lut_mask = 64'h0000F0F000005555;
defparam \Add7~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N15
cyclonev_lcell_comb \Add10~61 (
// Equation(s):
// \Add10~61_sumout  = SUM(( !\Mult4~23  $ (!\Mult3~329 ) ) + ( \Add10~59  ) + ( \Add10~58  ))
// \Add10~62  = CARRY(( !\Mult4~23  $ (!\Mult3~329 ) ) + ( \Add10~59  ) + ( \Add10~58  ))
// \Add10~63  = SHARE((\Mult4~23  & \Mult3~329 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~23 ),
	.datad(!\Mult3~329 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~58 ),
	.sharein(\Add10~59 ),
	.combout(),
	.sumout(\Add10~61_sumout ),
	.cout(\Add10~62 ),
	.shareout(\Add10~63 ));
// synopsys translate_off
defparam \Add10~61 .extended_lut = "off";
defparam \Add10~61 .lut_mask = 64'h0000000F00000FF0;
defparam \Add10~61 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N15
cyclonev_lcell_comb \cnt_loc~15 (
// Equation(s):
// \cnt_loc~15_combout  = ( \Add7~61_sumout  & ( \Add10~61_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~61_sumout )) ) ) ) # ( !\Add7~61_sumout  & ( \Add10~61_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~61_sumout 
// )) ) ) ) # ( \Add7~61_sumout  & ( !\Add10~61_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~61_sumout ))) ) ) ) # ( !\Add7~61_sumout  & ( !\Add10~61_sumout  & ( (\Equal3~1_combout  & (\Equal4~1_combout  & \Add5~61_sumout )) ) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Add5~61_sumout ),
	.datad(gnd),
	.datae(!\Add7~61_sumout ),
	.dataf(!\Add10~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~15 .extended_lut = "off";
defparam \cnt_loc~15 .lut_mask = 64'h01012323CDCDEFEF;
defparam \cnt_loc~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N16
dffeas \cnt_loc[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~15_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[15]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N48
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( \Mult0~24  ) + ( \Add5~63  ) + ( \Add5~62  ))
// \Add5~66  = CARRY(( \Mult0~24  ) + ( \Add5~63  ) + ( \Add5~62  ))
// \Add5~67  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult0~24 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(\Add5~63 ),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout(\Add5~67 ));
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h00000000000000FF;
defparam \Add5~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N48
cyclonev_lcell_comb \Add7~65 (
// Equation(s):
// \Add7~65_sumout  = SUM(( \Add5~65_sumout  ) + ( \Mult1~24  ) + ( \Add7~62  ))
// \Add7~66  = CARRY(( \Add5~65_sumout  ) + ( \Mult1~24  ) + ( \Add7~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~24 ),
	.datad(!\Add5~65_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~65_sumout ),
	.cout(\Add7~66 ),
	.shareout());
// synopsys translate_off
defparam \Add7~65 .extended_lut = "off";
defparam \Add7~65 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N18
cyclonev_lcell_comb \Add10~65 (
// Equation(s):
// \Add10~65_sumout  = SUM(( !\Mult4~24  $ (!\Mult3~330 ) ) + ( \Add10~63  ) + ( \Add10~62  ))
// \Add10~66  = CARRY(( !\Mult4~24  $ (!\Mult3~330 ) ) + ( \Add10~63  ) + ( \Add10~62  ))
// \Add10~67  = SHARE((\Mult4~24  & \Mult3~330 ))

	.dataa(gnd),
	.datab(!\Mult4~24 ),
	.datac(!\Mult3~330 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~62 ),
	.sharein(\Add10~63 ),
	.combout(),
	.sumout(\Add10~65_sumout ),
	.cout(\Add10~66 ),
	.shareout(\Add10~67 ));
// synopsys translate_off
defparam \Add10~65 .extended_lut = "off";
defparam \Add10~65 .lut_mask = 64'h0000030300003C3C;
defparam \Add10~65 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N30
cyclonev_lcell_comb \cnt_loc~16 (
// Equation(s):
// \cnt_loc~16_combout  = ( \Add7~65_sumout  & ( \Add10~65_sumout  & ( (!\Equal3~1_combout ) # ((!\Equal4~1_combout ) # (\Add5~65_sumout )) ) ) ) # ( !\Add7~65_sumout  & ( \Add10~65_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~65_sumout 
// )) ) ) ) # ( \Add7~65_sumout  & ( !\Add10~65_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~65_sumout ))) ) ) ) # ( !\Add7~65_sumout  & ( !\Add10~65_sumout  & ( (\Equal3~1_combout  & (\Equal4~1_combout  & \Add5~65_sumout )) ) ) )

	.dataa(!\Equal3~1_combout ),
	.datab(!\Equal4~1_combout ),
	.datac(!\Add5~65_sumout ),
	.datad(gnd),
	.datae(!\Add7~65_sumout ),
	.dataf(!\Add10~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~16 .extended_lut = "off";
defparam \cnt_loc~16 .lut_mask = 64'h01012323CDCDEFEF;
defparam \cnt_loc~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N31
dffeas \cnt_loc[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[16]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y8_N51
cyclonev_lcell_comb \Add5~69 (
// Equation(s):
// \Add5~69_sumout  = SUM(( GND ) + ( \Add5~67  ) + ( \Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(\Add5~67 ),
	.combout(),
	.sumout(\Add5~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~69 .extended_lut = "off";
defparam \Add5~69 .lut_mask = 64'h0000000000000000;
defparam \Add5~69 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N51
cyclonev_lcell_comb \Add7~69 (
// Equation(s):
// \Add7~69_sumout  = SUM(( \Add5~69_sumout  ) + ( \Mult1~25  ) + ( \Add7~66  ))
// \Add7~70  = CARRY(( \Add5~69_sumout  ) + ( \Mult1~25  ) + ( \Add7~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~25 ),
	.datad(!\Add5~69_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~69_sumout ),
	.cout(\Add7~70 ),
	.shareout());
// synopsys translate_off
defparam \Add7~69 .extended_lut = "off";
defparam \Add7~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add7~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N21
cyclonev_lcell_comb \Add10~69 (
// Equation(s):
// \Add10~69_sumout  = SUM(( !\Mult3~331  $ (!\Mult4~25 ) ) + ( \Add10~67  ) + ( \Add10~66  ))
// \Add10~70  = CARRY(( !\Mult3~331  $ (!\Mult4~25 ) ) + ( \Add10~67  ) + ( \Add10~66  ))
// \Add10~71  = SHARE((\Mult3~331  & \Mult4~25 ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~331 ),
	.datad(!\Mult4~25 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~66 ),
	.sharein(\Add10~67 ),
	.combout(),
	.sumout(\Add10~69_sumout ),
	.cout(\Add10~70 ),
	.shareout(\Add10~71 ));
// synopsys translate_off
defparam \Add10~69 .extended_lut = "off";
defparam \Add10~69 .lut_mask = 64'h0000000F00000FF0;
defparam \Add10~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X30_Y8_N0
cyclonev_lcell_comb \cnt_loc~17 (
// Equation(s):
// \cnt_loc~17_combout  = ( \Add7~69_sumout  & ( \Add10~69_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout ) # (\Add5~69_sumout )) ) ) ) # ( !\Add7~69_sumout  & ( \Add10~69_sumout  & ( (!\Equal4~1_combout ) # ((\Equal3~1_combout  & \Add5~69_sumout 
// )) ) ) ) # ( \Add7~69_sumout  & ( !\Add10~69_sumout  & ( (\Equal4~1_combout  & ((!\Equal3~1_combout ) # (\Add5~69_sumout ))) ) ) ) # ( !\Add7~69_sumout  & ( !\Add10~69_sumout  & ( (\Equal4~1_combout  & (\Equal3~1_combout  & \Add5~69_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Equal4~1_combout ),
	.datac(!\Equal3~1_combout ),
	.datad(!\Add5~69_sumout ),
	.datae(!\Add7~69_sumout ),
	.dataf(!\Add10~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~17 .extended_lut = "off";
defparam \cnt_loc~17 .lut_mask = 64'h00033033CCCFFCFF;
defparam \cnt_loc~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y8_N1
dffeas \cnt_loc[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~17_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[17]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: DSP_X20_Y12_N0
cyclonev_mac \Mult1~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cnt_3[7]~SCLR_LUT_combout ,\cnt_3[6]~SCLR_LUT_combout ,\cnt_3[5]~SCLR_LUT_combout ,\cnt_3[4]~SCLR_LUT_combout ,\cnt_3[3]~SCLR_LUT_combout ,\cnt_3[2]~SCLR_LUT_combout ,\cnt_3[1]~SCLR_LUT_combout ,\cnt_3[0]~SCLR_LUT_combout }),
	.ay({\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult1~33 ,\Mult1~32 ,\Mult1~31 ,\Mult1~30 ,\Mult1~29 ,\Mult1~28 ,\Mult1~27 ,\Mult1~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\cnt_3[7]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult1~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult1~mult_hlmac .accumulate_clock = "none";
defparam \Mult1~mult_hlmac .ax_clock = "0";
defparam \Mult1~mult_hlmac .ax_width = 8;
defparam \Mult1~mult_hlmac .ay_scan_in_clock = "none";
defparam \Mult1~mult_hlmac .ay_scan_in_width = 14;
defparam \Mult1~mult_hlmac .ay_use_scan_in = "false";
defparam \Mult1~mult_hlmac .az_clock = "none";
defparam \Mult1~mult_hlmac .bx_clock = "none";
defparam \Mult1~mult_hlmac .bx_width = 5;
defparam \Mult1~mult_hlmac .by_clock = "none";
defparam \Mult1~mult_hlmac .by_use_scan_in = "false";
defparam \Mult1~mult_hlmac .by_width = 18;
defparam \Mult1~mult_hlmac .bz_clock = "none";
defparam \Mult1~mult_hlmac .coef_a_0 = 0;
defparam \Mult1~mult_hlmac .coef_a_1 = 0;
defparam \Mult1~mult_hlmac .coef_a_2 = 0;
defparam \Mult1~mult_hlmac .coef_a_3 = 0;
defparam \Mult1~mult_hlmac .coef_a_4 = 0;
defparam \Mult1~mult_hlmac .coef_a_5 = 0;
defparam \Mult1~mult_hlmac .coef_a_6 = 0;
defparam \Mult1~mult_hlmac .coef_a_7 = 0;
defparam \Mult1~mult_hlmac .coef_b_0 = 0;
defparam \Mult1~mult_hlmac .coef_b_1 = 0;
defparam \Mult1~mult_hlmac .coef_b_2 = 0;
defparam \Mult1~mult_hlmac .coef_b_3 = 0;
defparam \Mult1~mult_hlmac .coef_b_4 = 0;
defparam \Mult1~mult_hlmac .coef_b_5 = 0;
defparam \Mult1~mult_hlmac .coef_b_6 = 0;
defparam \Mult1~mult_hlmac .coef_b_7 = 0;
defparam \Mult1~mult_hlmac .coef_sel_a_clock = "none";
defparam \Mult1~mult_hlmac .coef_sel_b_clock = "none";
defparam \Mult1~mult_hlmac .delay_scan_out_ay = "false";
defparam \Mult1~mult_hlmac .delay_scan_out_by = "false";
defparam \Mult1~mult_hlmac .enable_double_accum = "false";
defparam \Mult1~mult_hlmac .load_const_clock = "none";
defparam \Mult1~mult_hlmac .load_const_value = 0;
defparam \Mult1~mult_hlmac .mode_sub_location = 0;
defparam \Mult1~mult_hlmac .negate_clock = "none";
defparam \Mult1~mult_hlmac .operand_source_max = "input";
defparam \Mult1~mult_hlmac .operand_source_may = "input";
defparam \Mult1~mult_hlmac .operand_source_mbx = "input";
defparam \Mult1~mult_hlmac .operand_source_mby = "input";
defparam \Mult1~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \Mult1~mult_hlmac .output_clock = "none";
defparam \Mult1~mult_hlmac .preadder_subtract_a = "false";
defparam \Mult1~mult_hlmac .preadder_subtract_b = "false";
defparam \Mult1~mult_hlmac .result_a_width = 64;
defparam \Mult1~mult_hlmac .signed_max = "false";
defparam \Mult1~mult_hlmac .signed_may = "false";
defparam \Mult1~mult_hlmac .signed_mbx = "false";
defparam \Mult1~mult_hlmac .signed_mby = "false";
defparam \Mult1~mult_hlmac .sub_clock = "none";
defparam \Mult1~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N54
cyclonev_lcell_comb \Add7~73 (
// Equation(s):
// \Add7~73_sumout  = SUM(( \Mult1~mult_hlmac_resulta  ) + ( GND ) + ( \Add7~70  ))
// \Add7~74  = CARRY(( \Mult1~mult_hlmac_resulta  ) + ( GND ) + ( \Add7~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mult1~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~73_sumout ),
	.cout(\Add7~74 ),
	.shareout());
// synopsys translate_off
defparam \Add7~73 .extended_lut = "off";
defparam \Add7~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add7~73 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X32_Y12_N0
cyclonev_mac \Mult4~mult_hlmac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\cnt_3[7]~SCLR_LUT_combout ,\cnt_3[6]~SCLR_LUT_combout ,\cnt_3[5]~SCLR_LUT_combout ,\cnt_3[4]~SCLR_LUT_combout ,\cnt_3[3]~SCLR_LUT_combout ,\cnt_3[2]~SCLR_LUT_combout ,\cnt_3[1]~SCLR_LUT_combout ,\cnt_3[0]~SCLR_LUT_combout }),
	.ay({\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout ,\Add11~33_sumout }),
	.az(26'b00000000000000000000000000),
	.bx({gnd,gnd,gnd,gnd,gnd}),
	.by({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Mult4~33 ,\Mult4~32 ,\Mult4~31 ,\Mult4~30 ,\Mult4~29 ,\Mult4~28 ,\Mult4~27 ,\Mult4~26 }),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clk~inputCLKENA0_outclk }),
	.aclr({gnd,!\rst~inputCLKENA0_outclk }),
	.ena({vcc,vcc,\cnt_3[7]~0_combout }),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult4~mult_hlmac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult4~mult_hlmac .accumulate_clock = "none";
defparam \Mult4~mult_hlmac .ax_clock = "0";
defparam \Mult4~mult_hlmac .ax_width = 8;
defparam \Mult4~mult_hlmac .ay_scan_in_clock = "none";
defparam \Mult4~mult_hlmac .ay_scan_in_width = 14;
defparam \Mult4~mult_hlmac .ay_use_scan_in = "false";
defparam \Mult4~mult_hlmac .az_clock = "none";
defparam \Mult4~mult_hlmac .bx_clock = "none";
defparam \Mult4~mult_hlmac .bx_width = 5;
defparam \Mult4~mult_hlmac .by_clock = "none";
defparam \Mult4~mult_hlmac .by_use_scan_in = "false";
defparam \Mult4~mult_hlmac .by_width = 18;
defparam \Mult4~mult_hlmac .bz_clock = "none";
defparam \Mult4~mult_hlmac .coef_a_0 = 0;
defparam \Mult4~mult_hlmac .coef_a_1 = 0;
defparam \Mult4~mult_hlmac .coef_a_2 = 0;
defparam \Mult4~mult_hlmac .coef_a_3 = 0;
defparam \Mult4~mult_hlmac .coef_a_4 = 0;
defparam \Mult4~mult_hlmac .coef_a_5 = 0;
defparam \Mult4~mult_hlmac .coef_a_6 = 0;
defparam \Mult4~mult_hlmac .coef_a_7 = 0;
defparam \Mult4~mult_hlmac .coef_b_0 = 0;
defparam \Mult4~mult_hlmac .coef_b_1 = 0;
defparam \Mult4~mult_hlmac .coef_b_2 = 0;
defparam \Mult4~mult_hlmac .coef_b_3 = 0;
defparam \Mult4~mult_hlmac .coef_b_4 = 0;
defparam \Mult4~mult_hlmac .coef_b_5 = 0;
defparam \Mult4~mult_hlmac .coef_b_6 = 0;
defparam \Mult4~mult_hlmac .coef_b_7 = 0;
defparam \Mult4~mult_hlmac .coef_sel_a_clock = "none";
defparam \Mult4~mult_hlmac .coef_sel_b_clock = "none";
defparam \Mult4~mult_hlmac .delay_scan_out_ay = "false";
defparam \Mult4~mult_hlmac .delay_scan_out_by = "false";
defparam \Mult4~mult_hlmac .enable_double_accum = "false";
defparam \Mult4~mult_hlmac .load_const_clock = "none";
defparam \Mult4~mult_hlmac .load_const_value = 0;
defparam \Mult4~mult_hlmac .mode_sub_location = 0;
defparam \Mult4~mult_hlmac .negate_clock = "none";
defparam \Mult4~mult_hlmac .operand_source_max = "input";
defparam \Mult4~mult_hlmac .operand_source_may = "input";
defparam \Mult4~mult_hlmac .operand_source_mbx = "input";
defparam \Mult4~mult_hlmac .operand_source_mby = "input";
defparam \Mult4~mult_hlmac .operation_mode = "m18x18_plus36";
defparam \Mult4~mult_hlmac .output_clock = "none";
defparam \Mult4~mult_hlmac .preadder_subtract_a = "false";
defparam \Mult4~mult_hlmac .preadder_subtract_b = "false";
defparam \Mult4~mult_hlmac .result_a_width = 64;
defparam \Mult4~mult_hlmac .signed_max = "false";
defparam \Mult4~mult_hlmac .signed_may = "false";
defparam \Mult4~mult_hlmac .signed_mbx = "false";
defparam \Mult4~mult_hlmac .signed_mby = "false";
defparam \Mult4~mult_hlmac .sub_clock = "none";
defparam \Mult4~mult_hlmac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N24
cyclonev_lcell_comb \Add10~73 (
// Equation(s):
// \Add10~73_sumout  = SUM(( !\Mult3~332  $ (!\Mult4~mult_hlmac_resulta ) ) + ( \Add10~71  ) + ( \Add10~70  ))
// \Add10~74  = CARRY(( !\Mult3~332  $ (!\Mult4~mult_hlmac_resulta ) ) + ( \Add10~71  ) + ( \Add10~70  ))
// \Add10~75  = SHARE((\Mult3~332  & \Mult4~mult_hlmac_resulta ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult3~332 ),
	.datad(!\Mult4~mult_hlmac_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~70 ),
	.sharein(\Add10~71 ),
	.combout(),
	.sumout(\Add10~73_sumout ),
	.cout(\Add10~74 ),
	.shareout(\Add10~75 ));
// synopsys translate_off
defparam \Add10~73 .extended_lut = "off";
defparam \Add10~73 .lut_mask = 64'h0000000F00000FF0;
defparam \Add10~73 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N39
cyclonev_lcell_comb \cnt_loc~18 (
// Equation(s):
// \cnt_loc~18_combout  = ( \Add10~73_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & \Add7~73_sumout )) ) ) # ( !\Add10~73_sumout  & ( (\Equal4~1_combout  & (!\Equal3~1_combout  & \Add7~73_sumout )) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(gnd),
	.datad(!\Add7~73_sumout ),
	.datae(gnd),
	.dataf(!\Add10~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~18 .extended_lut = "off";
defparam \cnt_loc~18 .lut_mask = 64'h00440044AAEEAAEE;
defparam \cnt_loc~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N40
dffeas \cnt_loc[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[18]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y8_N57
cyclonev_lcell_comb \Add7~77 (
// Equation(s):
// \Add7~77_sumout  = SUM(( \Mult1~659  ) + ( GND ) + ( \Add7~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult1~659 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add7~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add7~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add7~77 .extended_lut = "off";
defparam \Add7~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add7~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N27
cyclonev_lcell_comb \Add10~77 (
// Equation(s):
// \Add10~77_sumout  = SUM(( !\Mult4~659  $ (!\Mult3~333 ) ) + ( \Add10~75  ) + ( \Add10~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mult4~659 ),
	.datad(!\Mult3~333 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add10~74 ),
	.sharein(\Add10~75 ),
	.combout(),
	.sumout(\Add10~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add10~77 .extended_lut = "off";
defparam \Add10~77 .lut_mask = 64'h0000000000000FF0;
defparam \Add10~77 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N57
cyclonev_lcell_comb \cnt_loc~19 (
// Equation(s):
// \cnt_loc~19_combout  = ( \Add10~77_sumout  & ( (!\Equal4~1_combout ) # ((!\Equal3~1_combout  & \Add7~77_sumout )) ) ) # ( !\Add10~77_sumout  & ( (\Equal4~1_combout  & (!\Equal3~1_combout  & \Add7~77_sumout )) ) )

	.dataa(!\Equal4~1_combout ),
	.datab(!\Equal3~1_combout ),
	.datac(gnd),
	.datad(!\Add7~77_sumout ),
	.datae(gnd),
	.dataf(!\Add10~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cnt_loc~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cnt_loc~19 .extended_lut = "off";
defparam \cnt_loc~19 .lut_mask = 64'h00440044AAEEAAEE;
defparam \cnt_loc~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N58
dffeas \cnt_loc[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\cnt_loc~19_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\core_loc[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cnt_loc[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cnt_loc[19]~reg0 .is_wysiwyg = "true";
defparam \cnt_loc[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( !\cnt_1[4]~reg0_Duplicate_1_q  & ( !\cnt_1[7]~reg0_Duplicate_1_q  & ( (!\cnt_1[6]~reg0_Duplicate_1_q  & (!\cnt_1[5]~reg0_Duplicate_1_q  & (!\cnt_1[3]~reg0_Duplicate_1_q  & !\cnt_1[2]~reg0_Duplicate_1_q ))) ) ) )

	.dataa(!\cnt_1[6]~reg0_Duplicate_1_q ),
	.datab(!\cnt_1[5]~reg0_Duplicate_1_q ),
	.datac(!\cnt_1[3]~reg0_Duplicate_1_q ),
	.datad(!\cnt_1[2]~reg0_Duplicate_1_q ),
	.datae(!\cnt_1[4]~reg0_Duplicate_1_q ),
	.dataf(!\cnt_1[7]~reg0_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h8000000000000000;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \conv_add[15]~0 (
// Equation(s):
// \conv_add[15]~0_combout  = ( !\cnt_2[3]~reg0_Duplicate_2_q  & ( (!\cnt_2[0]~reg0_Duplicate_2_q  & (!\cnt_2[2]~reg0_Duplicate_2_q  & !\cnt_2[1]~reg0_Duplicate_2_q )) ) )

	.dataa(!\cnt_2[0]~reg0_Duplicate_2_q ),
	.datab(gnd),
	.datac(!\cnt_2[2]~reg0_Duplicate_2_q ),
	.datad(!\cnt_2[1]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\cnt_2[3]~reg0_Duplicate_2_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_add[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_add[15]~0 .extended_lut = "off";
defparam \conv_add[15]~0 .lut_mask = 64'hA000A00000000000;
defparam \conv_add[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N3
cyclonev_lcell_comb \conv_add[15]~1 (
// Equation(s):
// \conv_add[15]~1_combout  = ( \conv_add[15]~0_combout  & ( (!\cnt_2[4]~reg0_Duplicate_2_q  & (!\cnt_2[5]~reg0_Duplicate_2_q  & (!\cnt_2[6]~reg0_Duplicate_2_q  & !\cnt_2[7]~reg0_Duplicate_2_q ))) ) )

	.dataa(!\cnt_2[4]~reg0_Duplicate_2_q ),
	.datab(!\cnt_2[5]~reg0_Duplicate_2_q ),
	.datac(!\cnt_2[6]~reg0_Duplicate_2_q ),
	.datad(!\cnt_2[7]~reg0_Duplicate_2_q ),
	.datae(gnd),
	.dataf(!\conv_add[15]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_add[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_add[15]~1 .extended_lut = "off";
defparam \conv_add[15]~1 .lut_mask = 64'h0000000080008000;
defparam \conv_add[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N33
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \Equal3~0_combout  & ( \Equal4~0_combout  & ( (!\cnt_4[1]~_Duplicate_1_q  & (!\cnt_4[0]~_Duplicate_1_q  & (!\cnt_3[3]~_Duplicate_4_q  & !\cnt_3[2]~_Duplicate_4_q ))) ) ) )

	.dataa(!\cnt_4[1]~_Duplicate_1_q ),
	.datab(!\cnt_4[0]~_Duplicate_1_q ),
	.datac(!\cnt_3[3]~_Duplicate_4_q ),
	.datad(!\cnt_3[2]~_Duplicate_4_q ),
	.datae(!\Equal3~0_combout ),
	.dataf(!\Equal4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h0000000000008000;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \conv_add[15]~2 (
// Equation(s):
// \conv_add[15]~2_combout  = ( \conv_add[15]~1_combout  & ( \always3~0_combout  & ( (\Equal5~0_combout  & ((!\cnt_1[1]~reg0_Duplicate_1_q  & (!\flag_1~q )) # (\cnt_1[1]~reg0_Duplicate_1_q  & ((!\cnt_1[0]~reg0_Duplicate_1_q ))))) ) ) ) # ( 
// \conv_add[15]~1_combout  & ( !\always3~0_combout  & ( (\cnt_1[1]~reg0_Duplicate_1_q  & (\Equal5~0_combout  & !\cnt_1[0]~reg0_Duplicate_1_q )) ) ) )

	.dataa(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datab(!\flag_1~q ),
	.datac(!\Equal5~0_combout ),
	.datad(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datae(!\conv_add[15]~1_combout ),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_add[15]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_add[15]~2 .extended_lut = "off";
defparam \conv_add[15]~2 .lut_mask = 64'h0000050000000D08;
defparam \conv_add[15]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \conv_add[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[0]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[0] .is_wysiwyg = "true";
defparam \conv_add[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \conv_data[0]~input (
	.i(conv_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[0]~input_o ));
// synopsys translate_off
defparam \conv_data[0]~input .bus_hold = "false";
defparam \conv_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \conv_data[1]~input (
	.i(conv_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[1]~input_o ));
// synopsys translate_off
defparam \conv_data[1]~input .bus_hold = "false";
defparam \conv_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \conv_data[2]~input (
	.i(conv_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[2]~input_o ));
// synopsys translate_off
defparam \conv_data[2]~input .bus_hold = "false";
defparam \conv_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \conv_data[3]~input (
	.i(conv_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[3]~input_o ));
// synopsys translate_off
defparam \conv_data[3]~input .bus_hold = "false";
defparam \conv_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \conv_data[4]~input (
	.i(conv_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[4]~input_o ));
// synopsys translate_off
defparam \conv_data[4]~input .bus_hold = "false";
defparam \conv_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \conv_data[5]~input (
	.i(conv_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[5]~input_o ));
// synopsys translate_off
defparam \conv_data[5]~input .bus_hold = "false";
defparam \conv_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \conv_data[6]~input (
	.i(conv_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[6]~input_o ));
// synopsys translate_off
defparam \conv_data[6]~input .bus_hold = "false";
defparam \conv_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \conv_data[7]~input (
	.i(conv_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\conv_data[7]~input_o ));
// synopsys translate_off
defparam \conv_data[7]~input .bus_hold = "false";
defparam \conv_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \core_data[0]~input (
	.i(core_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[0]~input_o ));
// synopsys translate_off
defparam \core_data[0]~input .bus_hold = "false";
defparam \core_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \core_data[1]~input (
	.i(core_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[1]~input_o ));
// synopsys translate_off
defparam \core_data[1]~input .bus_hold = "false";
defparam \core_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \core_data[2]~input (
	.i(core_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[2]~input_o ));
// synopsys translate_off
defparam \core_data[2]~input .bus_hold = "false";
defparam \core_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \core_data[3]~input (
	.i(core_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[3]~input_o ));
// synopsys translate_off
defparam \core_data[3]~input .bus_hold = "false";
defparam \core_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \core_data[4]~input (
	.i(core_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[4]~input_o ));
// synopsys translate_off
defparam \core_data[4]~input .bus_hold = "false";
defparam \core_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \core_data[5]~input (
	.i(core_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[5]~input_o ));
// synopsys translate_off
defparam \core_data[5]~input .bus_hold = "false";
defparam \core_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \core_data[6]~input (
	.i(core_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[6]~input_o ));
// synopsys translate_off
defparam \core_data[6]~input .bus_hold = "false";
defparam \core_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \core_data[7]~input (
	.i(core_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\core_data[7]~input_o ));
// synopsys translate_off
defparam \core_data[7]~input .bus_hold = "false";
defparam \core_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: DSP_X32_Y2_N0
cyclonev_mac \Mult6~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\conv_data[7]~input_o ,\conv_data[6]~input_o ,\conv_data[5]~input_o ,\conv_data[4]~input_o ,\conv_data[3]~input_o ,\conv_data[2]~input_o ,\conv_data[1]~input_o ,\conv_data[0]~input_o }),
	.ay({\core_data[7]~input_o ,\core_data[6]~input_o ,\core_data[5]~input_o ,\core_data[4]~input_o ,\core_data[3]~input_o ,\core_data[2]~input_o ,\core_data[1]~input_o ,\core_data[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\Mult6~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \Mult6~8 .accumulate_clock = "none";
defparam \Mult6~8 .ax_clock = "none";
defparam \Mult6~8 .ax_width = 8;
defparam \Mult6~8 .ay_scan_in_clock = "none";
defparam \Mult6~8 .ay_scan_in_width = 8;
defparam \Mult6~8 .ay_use_scan_in = "false";
defparam \Mult6~8 .az_clock = "none";
defparam \Mult6~8 .bx_clock = "none";
defparam \Mult6~8 .by_clock = "none";
defparam \Mult6~8 .by_use_scan_in = "false";
defparam \Mult6~8 .bz_clock = "none";
defparam \Mult6~8 .coef_a_0 = 0;
defparam \Mult6~8 .coef_a_1 = 0;
defparam \Mult6~8 .coef_a_2 = 0;
defparam \Mult6~8 .coef_a_3 = 0;
defparam \Mult6~8 .coef_a_4 = 0;
defparam \Mult6~8 .coef_a_5 = 0;
defparam \Mult6~8 .coef_a_6 = 0;
defparam \Mult6~8 .coef_a_7 = 0;
defparam \Mult6~8 .coef_b_0 = 0;
defparam \Mult6~8 .coef_b_1 = 0;
defparam \Mult6~8 .coef_b_2 = 0;
defparam \Mult6~8 .coef_b_3 = 0;
defparam \Mult6~8 .coef_b_4 = 0;
defparam \Mult6~8 .coef_b_5 = 0;
defparam \Mult6~8 .coef_b_6 = 0;
defparam \Mult6~8 .coef_b_7 = 0;
defparam \Mult6~8 .coef_sel_a_clock = "none";
defparam \Mult6~8 .coef_sel_b_clock = "none";
defparam \Mult6~8 .delay_scan_out_ay = "false";
defparam \Mult6~8 .delay_scan_out_by = "false";
defparam \Mult6~8 .enable_double_accum = "false";
defparam \Mult6~8 .load_const_clock = "none";
defparam \Mult6~8 .load_const_value = 0;
defparam \Mult6~8 .mode_sub_location = 0;
defparam \Mult6~8 .negate_clock = "none";
defparam \Mult6~8 .operand_source_max = "input";
defparam \Mult6~8 .operand_source_may = "input";
defparam \Mult6~8 .operand_source_mbx = "input";
defparam \Mult6~8 .operand_source_mby = "input";
defparam \Mult6~8 .operation_mode = "m9x9";
defparam \Mult6~8 .output_clock = "none";
defparam \Mult6~8 .preadder_subtract_a = "false";
defparam \Mult6~8 .preadder_subtract_b = "false";
defparam \Mult6~8 .result_a_width = 64;
defparam \Mult6~8 .signed_max = "false";
defparam \Mult6~8 .signed_may = "false";
defparam \Mult6~8 .signed_mbx = "false";
defparam \Mult6~8 .signed_mby = "false";
defparam \Mult6~8 .sub_clock = "none";
defparam \Mult6~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( \cnt_1[1]~reg0_Duplicate_1_q  & ( (\Equal5~0_combout  & !\cnt_1[0]~reg0_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal5~0_combout ),
	.datad(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h000000000F000F00;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N14
dffeas \conv_mul[0] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~8_resulta ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[0]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[0] .is_wysiwyg = "true";
defparam \conv_mul[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \Add14~1 (
// Equation(s):
// \Add14~1_sumout  = SUM(( conv_mul[0] ) + ( conv_add[0] ) + ( !VCC ))
// \Add14~2  = CARRY(( conv_mul[0] ) + ( conv_add[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[0]),
	.datad(!conv_mul[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~1_sumout ),
	.cout(\Add14~2 ),
	.shareout());
// synopsys translate_off
defparam \Add14~1 .extended_lut = "off";
defparam \Add14~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N2
dffeas \conv_add[0]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~1_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_add[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[0]~DUPLICATE .is_wysiwyg = "true";
defparam \conv_add[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N27
cyclonev_lcell_comb \conv_out[0]~reg0feeder (
// Equation(s):
// \conv_out[0]~reg0feeder_combout  = \conv_add[0]~DUPLICATE_q 

	.dataa(!\conv_add[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[0]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[0]~reg0feeder .extended_lut = "off";
defparam \conv_out[0]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[0]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \always6~0 (
// Equation(s):
// \always6~0_combout  = ( \Equal1~0_combout  & ( \Equal1~2_combout  & ( (\cnt_1[1]~reg0_Duplicate_1_q  & (\cnt_1[0]~reg0_Duplicate_1_q  & (\Equal5~0_combout  & \Equal1~1_combout ))) ) ) )

	.dataa(!\cnt_1[1]~reg0_Duplicate_1_q ),
	.datab(!\cnt_1[0]~reg0_Duplicate_1_q ),
	.datac(!\Equal5~0_combout ),
	.datad(!\Equal1~1_combout ),
	.datae(!\Equal1~0_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always6~0 .extended_lut = "off";
defparam \always6~0 .lut_mask = 64'h0000000000000001;
defparam \always6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N28
dffeas \conv_out[0]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[0]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[0]~reg0 .is_wysiwyg = "true";
defparam \conv_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \conv_mul[1]~feeder (
// Equation(s):
// \conv_mul[1]~feeder_combout  = ( \Mult6~9  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[1]~feeder .extended_lut = "off";
defparam \conv_mul[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N58
dffeas \conv_mul[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[1]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[1] .is_wysiwyg = "true";
defparam \conv_mul[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \Add14~5 (
// Equation(s):
// \Add14~5_sumout  = SUM(( conv_mul[1] ) + ( conv_add[1] ) + ( \Add14~2  ))
// \Add14~6  = CARRY(( conv_mul[1] ) + ( conv_add[1] ) + ( \Add14~2  ))

	.dataa(!conv_add[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!conv_mul[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~5_sumout ),
	.cout(\Add14~6 ),
	.shareout());
// synopsys translate_off
defparam \Add14~5 .extended_lut = "off";
defparam \Add14~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add14~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N5
dffeas \conv_add[1] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~5_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[1]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[1] .is_wysiwyg = "true";
defparam \conv_add[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \conv_out[1]~reg0feeder (
// Equation(s):
// \conv_out[1]~reg0feeder_combout  = conv_add[1]

	.dataa(!conv_add[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[1]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[1]~reg0feeder .extended_lut = "off";
defparam \conv_out[1]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[1]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N10
dffeas \conv_out[1]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[1]~reg0 .is_wysiwyg = "true";
defparam \conv_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N2
dffeas \conv_mul[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~10 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[2]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[2] .is_wysiwyg = "true";
defparam \conv_mul[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \Add14~9 (
// Equation(s):
// \Add14~9_sumout  = SUM(( conv_mul[2] ) + ( conv_add[2] ) + ( \Add14~6  ))
// \Add14~10  = CARRY(( conv_mul[2] ) + ( conv_add[2] ) + ( \Add14~6  ))

	.dataa(gnd),
	.datab(!conv_add[2]),
	.datac(gnd),
	.datad(!conv_mul[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~9_sumout ),
	.cout(\Add14~10 ),
	.shareout());
// synopsys translate_off
defparam \Add14~9 .extended_lut = "off";
defparam \Add14~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add14~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N8
dffeas \conv_add[2] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~9_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[2]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[2] .is_wysiwyg = "true";
defparam \conv_add[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \conv_out[2]~reg0feeder (
// Equation(s):
// \conv_out[2]~reg0feeder_combout  = conv_add[2]

	.dataa(!conv_add[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[2]~reg0feeder .extended_lut = "off";
defparam \conv_out[2]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N4
dffeas \conv_out[2]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[2]~reg0 .is_wysiwyg = "true";
defparam \conv_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \conv_mul[3]~feeder (
// Equation(s):
// \conv_mul[3]~feeder_combout  = ( \Mult6~11  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[3]~feeder .extended_lut = "off";
defparam \conv_mul[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N11
dffeas \conv_mul[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[3]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[3] .is_wysiwyg = "true";
defparam \conv_mul[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N9
cyclonev_lcell_comb \Add14~13 (
// Equation(s):
// \Add14~13_sumout  = SUM(( conv_mul[3] ) + ( conv_add[3] ) + ( \Add14~10  ))
// \Add14~14  = CARRY(( conv_mul[3] ) + ( conv_add[3] ) + ( \Add14~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[3]),
	.datad(!conv_mul[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~13_sumout ),
	.cout(\Add14~14 ),
	.shareout());
// synopsys translate_off
defparam \Add14~13 .extended_lut = "off";
defparam \Add14~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add14~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N10
dffeas \conv_add[3] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~13_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[3]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[3] .is_wysiwyg = "true";
defparam \conv_add[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N37
dffeas \conv_out[3]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[3]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[3]~reg0 .is_wysiwyg = "true";
defparam \conv_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N38
dffeas \conv_mul[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~12 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[4]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[4] .is_wysiwyg = "true";
defparam \conv_mul[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \Add14~17 (
// Equation(s):
// \Add14~17_sumout  = SUM(( conv_mul[4] ) + ( conv_add[4] ) + ( \Add14~14  ))
// \Add14~18  = CARRY(( conv_mul[4] ) + ( conv_add[4] ) + ( \Add14~14  ))

	.dataa(gnd),
	.datab(!conv_add[4]),
	.datac(gnd),
	.datad(!conv_mul[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~17_sumout ),
	.cout(\Add14~18 ),
	.shareout());
// synopsys translate_off
defparam \Add14~17 .extended_lut = "off";
defparam \Add14~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add14~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \conv_add[4] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~17_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[4]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[4] .is_wysiwyg = "true";
defparam \conv_add[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \conv_out[4]~reg0feeder (
// Equation(s):
// \conv_out[4]~reg0feeder_combout  = conv_add[4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[4]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[4]~reg0feeder .extended_lut = "off";
defparam \conv_out[4]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \conv_out[4]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N46
dffeas \conv_out[4]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[4]~reg0 .is_wysiwyg = "true";
defparam \conv_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N19
dffeas \conv_mul[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~13 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[5]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[5] .is_wysiwyg = "true";
defparam \conv_mul[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \Add14~21 (
// Equation(s):
// \Add14~21_sumout  = SUM(( conv_mul[5] ) + ( conv_add[5] ) + ( \Add14~18  ))
// \Add14~22  = CARRY(( conv_mul[5] ) + ( conv_add[5] ) + ( \Add14~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[5]),
	.datad(!conv_mul[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~21_sumout ),
	.cout(\Add14~22 ),
	.shareout());
// synopsys translate_off
defparam \Add14~21 .extended_lut = "off";
defparam \Add14~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add14~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N16
dffeas \conv_add[5] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~21_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[5]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[5] .is_wysiwyg = "true";
defparam \conv_add[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N7
dffeas \conv_out[5]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[5]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[5]~reg0 .is_wysiwyg = "true";
defparam \conv_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \conv_mul[6]~feeder (
// Equation(s):
// \conv_mul[6]~feeder_combout  = ( \Mult6~14  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[6]~feeder .extended_lut = "off";
defparam \conv_mul[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \conv_mul[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[6]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[6] .is_wysiwyg = "true";
defparam \conv_mul[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \Add14~25 (
// Equation(s):
// \Add14~25_sumout  = SUM(( conv_mul[6] ) + ( conv_add[6] ) + ( \Add14~22  ))
// \Add14~26  = CARRY(( conv_mul[6] ) + ( conv_add[6] ) + ( \Add14~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[6]),
	.datad(!conv_mul[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~25_sumout ),
	.cout(\Add14~26 ),
	.shareout());
// synopsys translate_off
defparam \Add14~25 .extended_lut = "off";
defparam \Add14~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add14~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \conv_add[6] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~25_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[6]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[6] .is_wysiwyg = "true";
defparam \conv_add[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N13
dffeas \conv_out[6]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[6]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[6]~reg0 .is_wysiwyg = "true";
defparam \conv_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \conv_mul[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~15 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[7]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[7] .is_wysiwyg = "true";
defparam \conv_mul[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \Add14~29 (
// Equation(s):
// \Add14~29_sumout  = SUM(( conv_mul[7] ) + ( conv_add[7] ) + ( \Add14~26  ))
// \Add14~30  = CARRY(( conv_mul[7] ) + ( conv_add[7] ) + ( \Add14~26  ))

	.dataa(!conv_add[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!conv_mul[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~29_sumout ),
	.cout(\Add14~30 ),
	.shareout());
// synopsys translate_off
defparam \Add14~29 .extended_lut = "off";
defparam \Add14~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add14~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \conv_add[7] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~29_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[7]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[7] .is_wysiwyg = "true";
defparam \conv_add[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \conv_out[7]~reg0feeder (
// Equation(s):
// \conv_out[7]~reg0feeder_combout  = conv_add[7]

	.dataa(!conv_add[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[7]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[7]~reg0feeder .extended_lut = "off";
defparam \conv_out[7]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[7]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N58
dffeas \conv_out[7]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[7]~reg0 .is_wysiwyg = "true";
defparam \conv_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N31
dffeas \conv_mul[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~16 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[8]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[8] .is_wysiwyg = "true";
defparam \conv_mul[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \Add14~33 (
// Equation(s):
// \Add14~33_sumout  = SUM(( conv_add[8] ) + ( conv_mul[8] ) + ( \Add14~30  ))
// \Add14~34  = CARRY(( conv_add[8] ) + ( conv_mul[8] ) + ( \Add14~30  ))

	.dataa(gnd),
	.datab(!conv_add[8]),
	.datac(!conv_mul[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~33_sumout ),
	.cout(\Add14~34 ),
	.shareout());
// synopsys translate_off
defparam \Add14~33 .extended_lut = "off";
defparam \Add14~33 .lut_mask = 64'h0000F0F000003333;
defparam \Add14~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N25
dffeas \conv_add[8] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~33_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[8]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[8] .is_wysiwyg = "true";
defparam \conv_add[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N41
dffeas \conv_out[8]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[8]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[8]~reg0 .is_wysiwyg = "true";
defparam \conv_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N52
dffeas \conv_mul[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Mult6~17 ),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[9]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[9] .is_wysiwyg = "true";
defparam \conv_mul[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \Add14~37 (
// Equation(s):
// \Add14~37_sumout  = SUM(( conv_mul[9] ) + ( conv_add[9] ) + ( \Add14~34  ))
// \Add14~38  = CARRY(( conv_mul[9] ) + ( conv_add[9] ) + ( \Add14~34  ))

	.dataa(!conv_add[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!conv_mul[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~37_sumout ),
	.cout(\Add14~38 ),
	.shareout());
// synopsys translate_off
defparam \Add14~37 .extended_lut = "off";
defparam \Add14~37 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add14~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \conv_add[9] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~37_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[9]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[9] .is_wysiwyg = "true";
defparam \conv_add[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N30
cyclonev_lcell_comb \conv_out[9]~reg0feeder (
// Equation(s):
// \conv_out[9]~reg0feeder_combout  = conv_add[9]

	.dataa(!conv_add[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[9]~reg0feeder .extended_lut = "off";
defparam \conv_out[9]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \conv_out[9]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[9]~reg0 .is_wysiwyg = "true";
defparam \conv_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \conv_mul[10]~feeder (
// Equation(s):
// \conv_mul[10]~feeder_combout  = ( \Mult6~18  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~18 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[10]~feeder .extended_lut = "off";
defparam \conv_mul[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \conv_mul[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[10]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[10] .is_wysiwyg = "true";
defparam \conv_mul[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \Add14~41 (
// Equation(s):
// \Add14~41_sumout  = SUM(( conv_add[10] ) + ( conv_mul[10] ) + ( \Add14~38  ))
// \Add14~42  = CARRY(( conv_add[10] ) + ( conv_mul[10] ) + ( \Add14~38  ))

	.dataa(gnd),
	.datab(!conv_mul[10]),
	.datac(!conv_add[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~41_sumout ),
	.cout(\Add14~42 ),
	.shareout());
// synopsys translate_off
defparam \Add14~41 .extended_lut = "off";
defparam \Add14~41 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add14~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \conv_add[10] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~41_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[10]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[10] .is_wysiwyg = "true";
defparam \conv_add[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N15
cyclonev_lcell_comb \conv_out[10]~reg0feeder (
// Equation(s):
// \conv_out[10]~reg0feeder_combout  = conv_add[10]

	.dataa(!conv_add[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[10]~reg0feeder .extended_lut = "off";
defparam \conv_out[10]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N16
dffeas \conv_out[10]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[10]~reg0 .is_wysiwyg = "true";
defparam \conv_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \conv_add[11]~DUPLICATE (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_add[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[11]~DUPLICATE .is_wysiwyg = "true";
defparam \conv_add[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \conv_mul[11]~feeder (
// Equation(s):
// \conv_mul[11]~feeder_combout  = ( \Mult6~19  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~19 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[11]~feeder .extended_lut = "off";
defparam \conv_mul[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N28
dffeas \conv_mul[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[11]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[11] .is_wysiwyg = "true";
defparam \conv_mul[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N33
cyclonev_lcell_comb \Add14~45 (
// Equation(s):
// \Add14~45_sumout  = SUM(( conv_mul[11] ) + ( \conv_add[11]~DUPLICATE_q  ) + ( \Add14~42  ))
// \Add14~46  = CARRY(( conv_mul[11] ) + ( \conv_add[11]~DUPLICATE_q  ) + ( \Add14~42  ))

	.dataa(!\conv_add[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!conv_mul[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~45_sumout ),
	.cout(\Add14~46 ),
	.shareout());
// synopsys translate_off
defparam \Add14~45 .extended_lut = "off";
defparam \Add14~45 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add14~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N34
dffeas \conv_add[11] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~45_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[11]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[11] .is_wysiwyg = "true";
defparam \conv_add[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \conv_out[11]~reg0feeder (
// Equation(s):
// \conv_out[11]~reg0feeder_combout  = conv_add[11]

	.dataa(gnd),
	.datab(!conv_add[11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[11]~reg0feeder .extended_lut = "off";
defparam \conv_out[11]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \conv_out[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \conv_out[11]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[11]~reg0 .is_wysiwyg = "true";
defparam \conv_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \conv_mul[12]~feeder (
// Equation(s):
// \conv_mul[12]~feeder_combout  = ( \Mult6~20  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~20 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[12]~feeder .extended_lut = "off";
defparam \conv_mul[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N23
dffeas \conv_mul[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[12]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[12] .is_wysiwyg = "true";
defparam \conv_mul[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \Add14~49 (
// Equation(s):
// \Add14~49_sumout  = SUM(( conv_add[12] ) + ( conv_mul[12] ) + ( \Add14~46  ))
// \Add14~50  = CARRY(( conv_add[12] ) + ( conv_mul[12] ) + ( \Add14~46  ))

	.dataa(!conv_add[12]),
	.datab(gnd),
	.datac(!conv_mul[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~49_sumout ),
	.cout(\Add14~50 ),
	.shareout());
// synopsys translate_off
defparam \Add14~49 .extended_lut = "off";
defparam \Add14~49 .lut_mask = 64'h0000F0F000005555;
defparam \Add14~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \conv_add[12] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~49_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[12]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[12] .is_wysiwyg = "true";
defparam \conv_add[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \conv_out[12]~reg0feeder (
// Equation(s):
// \conv_out[12]~reg0feeder_combout  = conv_add[12]

	.dataa(gnd),
	.datab(!conv_add[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[12]~reg0feeder .extended_lut = "off";
defparam \conv_out[12]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \conv_out[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N43
dffeas \conv_out[12]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[12]~reg0 .is_wysiwyg = "true";
defparam \conv_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \conv_mul[13]~feeder (
// Equation(s):
// \conv_mul[13]~feeder_combout  = ( \Mult6~21  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~21 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[13]~feeder .extended_lut = "off";
defparam \conv_mul[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \conv_mul[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[13]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[13] .is_wysiwyg = "true";
defparam \conv_mul[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N39
cyclonev_lcell_comb \Add14~53 (
// Equation(s):
// \Add14~53_sumout  = SUM(( conv_mul[13] ) + ( conv_add[13] ) + ( \Add14~50  ))
// \Add14~54  = CARRY(( conv_mul[13] ) + ( conv_add[13] ) + ( \Add14~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[13]),
	.datad(!conv_mul[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~53_sumout ),
	.cout(\Add14~54 ),
	.shareout());
// synopsys translate_off
defparam \Add14~53 .extended_lut = "off";
defparam \Add14~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add14~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N40
dffeas \conv_add[13] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~53_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[13]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[13] .is_wysiwyg = "true";
defparam \conv_add[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \conv_out[13]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[13]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[13]~reg0 .is_wysiwyg = "true";
defparam \conv_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \conv_mul[14]~feeder (
// Equation(s):
// \conv_mul[14]~feeder_combout  = ( \Mult6~22  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~22 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[14]~feeder .extended_lut = "off";
defparam \conv_mul[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N17
dffeas \conv_mul[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[14]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[14] .is_wysiwyg = "true";
defparam \conv_mul[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \Add14~57 (
// Equation(s):
// \Add14~57_sumout  = SUM(( conv_add[14] ) + ( conv_mul[14] ) + ( \Add14~54  ))
// \Add14~58  = CARRY(( conv_add[14] ) + ( conv_mul[14] ) + ( \Add14~54  ))

	.dataa(!conv_mul[14]),
	.datab(!conv_add[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~57_sumout ),
	.cout(\Add14~58 ),
	.shareout());
// synopsys translate_off
defparam \Add14~57 .extended_lut = "off";
defparam \Add14~57 .lut_mask = 64'h0000AAAA00003333;
defparam \Add14~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N44
dffeas \conv_add[14] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~57_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[14]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[14] .is_wysiwyg = "true";
defparam \conv_add[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \conv_out[14]~reg0feeder (
// Equation(s):
// \conv_out[14]~reg0feeder_combout  = conv_add[14]

	.dataa(gnd),
	.datab(!conv_add[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[14]~reg0feeder .extended_lut = "off";
defparam \conv_out[14]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \conv_out[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N37
dffeas \conv_out[14]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[14]~reg0 .is_wysiwyg = "true";
defparam \conv_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \conv_mul[15]~feeder (
// Equation(s):
// \conv_mul[15]~feeder_combout  = ( \Mult6~23  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mult6~23 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_mul[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_mul[15]~feeder .extended_lut = "off";
defparam \conv_mul[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \conv_mul[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \conv_mul[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_mul[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\Equal5~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_mul[15]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_mul[15] .is_wysiwyg = "true";
defparam \conv_mul[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \Add14~61 (
// Equation(s):
// \Add14~61_sumout  = SUM(( conv_mul[15] ) + ( conv_add[15] ) + ( \Add14~58  ))
// \Add14~62  = CARRY(( conv_mul[15] ) + ( conv_add[15] ) + ( \Add14~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!conv_mul[15]),
	.datae(gnd),
	.dataf(!conv_add[15]),
	.datag(gnd),
	.cin(\Add14~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~61_sumout ),
	.cout(\Add14~62 ),
	.shareout());
// synopsys translate_off
defparam \Add14~61 .extended_lut = "off";
defparam \Add14~61 .lut_mask = 64'h0000FF00000000FF;
defparam \Add14~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \conv_add[15] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~61_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[15]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[15] .is_wysiwyg = "true";
defparam \conv_add[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N21
cyclonev_lcell_comb \conv_out[15]~reg0feeder (
// Equation(s):
// \conv_out[15]~reg0feeder_combout  = conv_add[15]

	.dataa(!conv_add[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[15]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[15]~reg0feeder .extended_lut = "off";
defparam \conv_out[15]~reg0feeder .lut_mask = 64'h5555555555555555;
defparam \conv_out[15]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N22
dffeas \conv_out[15]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[15]~reg0 .is_wysiwyg = "true";
defparam \conv_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \Add14~65 (
// Equation(s):
// \Add14~65_sumout  = SUM(( conv_add[16] ) + ( GND ) + ( \Add14~62  ))
// \Add14~66  = CARRY(( conv_add[16] ) + ( GND ) + ( \Add14~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~65_sumout ),
	.cout(\Add14~66 ),
	.shareout());
// synopsys translate_off
defparam \Add14~65 .extended_lut = "off";
defparam \Add14~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add14~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \conv_add[16] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~65_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[16]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[16] .is_wysiwyg = "true";
defparam \conv_add[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y7_N44
dffeas \conv_out[16]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(conv_add[16]),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[16]~reg0 .is_wysiwyg = "true";
defparam \conv_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \Add14~69 (
// Equation(s):
// \Add14~69_sumout  = SUM(( conv_add[17] ) + ( GND ) + ( \Add14~66  ))
// \Add14~70  = CARRY(( conv_add[17] ) + ( GND ) + ( \Add14~66  ))

	.dataa(!conv_add[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~69_sumout ),
	.cout(\Add14~70 ),
	.shareout());
// synopsys translate_off
defparam \Add14~69 .extended_lut = "off";
defparam \Add14~69 .lut_mask = 64'h0000FFFF00005555;
defparam \Add14~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N53
dffeas \conv_add[17] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~69_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[17]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[17] .is_wysiwyg = "true";
defparam \conv_add[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \conv_out[17]~reg0feeder (
// Equation(s):
// \conv_out[17]~reg0feeder_combout  = conv_add[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!conv_add[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[17]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[17]~reg0feeder .extended_lut = "off";
defparam \conv_out[17]~reg0feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \conv_out[17]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N7
dffeas \conv_out[17]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[17]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[17]~reg0 .is_wysiwyg = "true";
defparam \conv_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \Add14~73 (
// Equation(s):
// \Add14~73_sumout  = SUM(( conv_add[18] ) + ( GND ) + ( \Add14~70  ))
// \Add14~74  = CARRY(( conv_add[18] ) + ( GND ) + ( \Add14~70  ))

	.dataa(!conv_add[18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~73_sumout ),
	.cout(\Add14~74 ),
	.shareout());
// synopsys translate_off
defparam \Add14~73 .extended_lut = "off";
defparam \Add14~73 .lut_mask = 64'h0000FFFF00005555;
defparam \Add14~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N56
dffeas \conv_add[18] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~73_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[18]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[18] .is_wysiwyg = "true";
defparam \conv_add[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \conv_out[18]~reg0feeder (
// Equation(s):
// \conv_out[18]~reg0feeder_combout  = conv_add[18]

	.dataa(gnd),
	.datab(!conv_add[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[18]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[18]~reg0feeder .extended_lut = "off";
defparam \conv_out[18]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \conv_out[18]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N55
dffeas \conv_out[18]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[18]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[18]~reg0 .is_wysiwyg = "true";
defparam \conv_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \Add14~77 (
// Equation(s):
// \Add14~77_sumout  = SUM(( conv_add[19] ) + ( GND ) + ( \Add14~74  ))

	.dataa(gnd),
	.datab(!conv_add[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add14~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add14~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add14~77 .extended_lut = "off";
defparam \Add14~77 .lut_mask = 64'h0000FFFF00003333;
defparam \Add14~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \conv_add[19] (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\Add14~77_sumout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\conv_add[15]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(conv_add[19]),
	.prn(vcc));
// synopsys translate_off
defparam \conv_add[19] .is_wysiwyg = "true";
defparam \conv_add[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \conv_out[19]~reg0feeder (
// Equation(s):
// \conv_out[19]~reg0feeder_combout  = conv_add[19]

	.dataa(gnd),
	.datab(!conv_add[19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\conv_out[19]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \conv_out[19]~reg0feeder .extended_lut = "off";
defparam \conv_out[19]~reg0feeder .lut_mask = 64'h3333333333333333;
defparam \conv_out[19]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N19
dffeas \conv_out[19]~reg0 (
	.clk(!\clk~inputCLKENA0_outclk ),
	.d(\conv_out[19]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\conv_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \conv_out[19]~reg0 .is_wysiwyg = "true";
defparam \conv_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y79_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
