# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
#  do /cadtools5/questa_custom/comp121/start_vsim.tcl /cadtools5/questa_custom
# /cadtools5/questa_custom
# /home/r49769hf/Questa/COMP12111
# .main_pane
# fpgaLoad
# after#392
# Info: Startup continues, no compilation required.
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:53:14 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 16:53:15 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:53:15 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 16:53:15 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:53:15 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(99): always @ (posedge clk, reset) 
# ** Error: ./src/Ex2/Traffic_Light.v(99): (vlog-2730) Undefined variable: 'clk'.
###### ./src/Ex2/Traffic_Light.v(111): 		0:lightseq = `R__R ;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(111): near ";": syntax error, unexpected ';'.
###### ./src/Ex2/Traffic_Light.v(112): 		1:lightseq = `RA_R ;
# ** Error: ./src/Ex2/Traffic_Light.v(112): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(113): 		2:lightseq = `G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(113): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(114): 		3:lightseq = `G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(114): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(115): 		4:lightseq = `G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(115): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(116): 		5:lightseq = `G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(116): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(117): 		6:lightseq = `G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(117): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(118): 		7:lightseq = `A__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(118): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(119): 		8:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(119): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(120): 		9:lightseq = `R_RA ;
# ** Error: ./src/Ex2/Traffic_Light.v(120): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(121): 		10:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(121): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(122): 		11:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(122): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(123): 		12:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(123): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(124): 		13:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(124): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(125): 		14:lightseq = `R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(125): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(126): 		15:lightseq = `R__A ;
# ** Error: ./src/Ex2/Traffic_Light.v(126): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 16:53:15 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 17, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:54:45 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 16:54:46 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:54:46 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 16:54:46 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:54:46 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(111): 		0:lightseq=`R__R ;
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(111): near ";": syntax error, unexpected ';'.
###### ./src/Ex2/Traffic_Light.v(112): 		1:lightseq=`RA_R ;
# ** Error: ./src/Ex2/Traffic_Light.v(112): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(113): 		2:lightseq=`G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(113): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(114): 		3:lightseq=`G__R;
# ** Error: ./src/Ex2/Traffic_Light.v(114): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(115): 		4:lightseq=`G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(115): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(116): 		5:lightseq=`G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(116): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(117): 		6:lightseq=`G__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(117): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(118): 		7:lightseq=`A__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(118): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(119): 		8:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(119): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(120): 		9:lightseq=`R_RA ;
# ** Error: ./src/Ex2/Traffic_Light.v(120): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(121): 		10:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(121): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(122): 		11:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(122): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(123): 		12:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(123): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(124): 		13:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(124): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(125): 		14:lightseq=`R__R ;
# ** Error: ./src/Ex2/Traffic_Light.v(125): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
###### ./src/Ex2/Traffic_Light.v(126): 		15:lightseq=`R__A ;
# ** Error: ./src/Ex2/Traffic_Light.v(126): A begin/end block was found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 16:54:46 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 16, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:55:17 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 16:55:17 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:55:17 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 16:55:18 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 16:55:18 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 16:55:18 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 16:55:22 on Oct 21,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# Causality operation skipped due to absence of debug database file
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:20 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 17:01:20 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:20 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 17:01:20 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:20 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
###### ./src/Ex2/Traffic_Light.v(107): 	end
# ** Error: (vlog-13069) ./src/Ex2/Traffic_Light.v(107): near "end": syntax error, unexpected end.
###### ./src/Ex2/Traffic_Light.v(133): `default_nettype wire
# ** Error: ./src/Ex2/Traffic_Light.v(133): Compiler directive "`default_nettype" is not allowed inside a design element.
# End time: 17:01:21 on Oct 21,2024, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:42 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Board.v 
# -- Compiling module Traffic_Light_Board
# 
# Top level modules:
# 	Traffic_Light_Board
# End time: 17:01:42 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:42 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light_Testbench.v 
# -- Compiling module Traffic_Light_Testbench
# 
# Top level modules:
# 	Traffic_Light_Testbench
# End time: 17:01:42 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Note: Multiple occurrences of ini variable Show_source are found, only first occurence will be considered.
# QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
# Start time: 17:01:43 on Oct 21,2024
# vlog -reportprogress 300 -lint -cover bcsxf ./src/Ex2/Traffic_Light.v 
# -- Compiling module Traffic_Light
# 
# Top level modules:
# 	Traffic_Light
# End time: 17:01:43 on Oct 21,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:47 on Oct 21,2024, Elapsed time: 0:06:25
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" Ex2.Traffic_Light_Testbench GLIB.glbl 
# Start time: 17:01:47 on Oct 21,2024
# Loading libssl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Warning: (vopt-2009) At least one design unit was compiled with optimization level -O0 or -O1.
# Use vdir -l command to find such design units.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.Traffic_Light_Testbench(fast)
# Loading work.Traffic_Light(fast)
# Loading GLIB.glbl(fast)
add wave -position insertpoint sim:/Traffic_Light_Testbench/*
run -all
# ** Note: $stop    : ./src/Ex2/Traffic_Light_Testbench.v(82)
#    Time: 2400 ns  Iteration: 0  Instance: /Traffic_Light_Testbench
# Break in Module Traffic_Light_Testbench at ./src/Ex2/Traffic_Light_Testbench.v line 82
# End time: 17:17:22 on Oct 21,2024, Elapsed time: 0:15:35
# Errors: 0, Warnings: 2
