<!doctype html>
<html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1"><meta><title>SOC微体系结构设计 - Jiawei Hu - Jiawei Hu&#039;s Blog</title><link rel="manifest" href="/manifest.json"><meta name="theme-color" content="#3273dc"><meta name="application-name" content="Jiawei Hu - Jiawei Hu&#039;s Blog"><meta name="msapplication-TileImage" content="/img/logo.png"><meta name="msapplication-TileColor" content="#3273dc"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-title" content="Jiawei Hu - Jiawei Hu&#039;s Blog"><meta name="apple-mobile-web-app-status-bar-style" content="default"><meta name="description" content="SOC微体系结构设计"><meta property="og:type" content="blog"><meta property="og:title" content="SOC微体系结构设计"><meta property="og:url" content="https://jiaweihu-xdu.github.io/collaboration/soc%E5%A4%8D%E4%B9%A0/"><meta property="og:site_name" content="Jiawei Hu - Jiawei Hu&#039;s Blog"><meta property="og:description" content="SOC微体系结构设计"><meta property="og:locale" content="en_US"><meta property="og:image" content="https://s2.loli.net/2024/05/09/AMLZki4F3oylhGD.png"><meta property="og:image" content="https://s2.loli.net/2024/05/09/YnPEi6MbxjQ7B1K.png"><meta property="og:image" content="https://s2.loli.net/2024/05/09/jbRhQdU6KHYaoXt.png"><meta property="og:image" content="https://s2.loli.net/2024/05/10/QXH4swfTvbYaZO7.png"><meta property="og:image" content="https://s2.loli.net/2024/05/10/qFKQZ5fWjlM3vuY.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/Ggzcw4yRCn6OMIj.png"><meta property="og:image" content="https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515215448857.png"><meta property="og:image" content="https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515215524990.png"><meta property="og:image" content="https://s2.loli.net/2024/05/11/oTBt58znSYepEkr.png"><meta property="og:image" content="https://s2.loli.net/2024/05/11/IOnj1rG8hXyZfkb.png"><meta property="og:image" content="https://s2.loli.net/2024/05/11/YjiyaA4XhVrINBP.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/H4YXCKQlobi9rP5.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/A7YVzLTFfgn1pSI.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/3aSvwILlFfMQqZg.png"><meta property="og:image" content="https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515163807309.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/hSM1w3PXOzdWrsj.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/NksKWReoYTBgmxV.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/gvhXy6LOWa4UMEY.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/9DXSIn4OKpmt51Z.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/6XcenC59ZmxWD3A.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/1ebMNHPuyhAFfvw.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/GF2cob13viACeDx.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/VktJeTy8BE5PFqW.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/vqjw42Gpm9TObgN.png"><meta property="og:image" content="https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515205219468.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/jAu5VSG9JX6HR47.png"><meta property="og:image" content="https://s2.loli.net/2024/05/15/2FzxfHIiPBZypU8.png"><meta property="article:published_time" content="2024-05-26T05:35:35.354Z"><meta property="article:modified_time" content="2024-05-26T05:35:19.255Z"><meta property="article:author" content="Jiawei Hu"><meta property="twitter:card" content="summary"><meta property="twitter:image:src" content="https://s2.loli.net/2024/05/09/AMLZki4F3oylhGD.png"><script type="application/ld+json">{"@context":"https://schema.org","@type":"BlogPosting","mainEntityOfPage":{"@type":"WebPage","@id":"https://jiaweihu-xdu.github.io/collaboration/soc%E5%A4%8D%E4%B9%A0/"},"headline":"SOC微体系结构设计","image":["https://s2.loli.net/2024/05/09/AMLZki4F3oylhGD.png","https://s2.loli.net/2024/05/09/YnPEi6MbxjQ7B1K.png","https://s2.loli.net/2024/05/09/jbRhQdU6KHYaoXt.png","https://s2.loli.net/2024/05/10/QXH4swfTvbYaZO7.png","https://s2.loli.net/2024/05/10/qFKQZ5fWjlM3vuY.png","https://s2.loli.net/2024/05/15/Ggzcw4yRCn6OMIj.png","https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515215448857.png","https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515215524990.png","https://s2.loli.net/2024/05/11/oTBt58znSYepEkr.png","https://s2.loli.net/2024/05/11/IOnj1rG8hXyZfkb.png","https://s2.loli.net/2024/05/11/YjiyaA4XhVrINBP.png","https://s2.loli.net/2024/05/15/H4YXCKQlobi9rP5.png","https://s2.loli.net/2024/05/15/A7YVzLTFfgn1pSI.png","https://s2.loli.net/2024/05/15/3aSvwILlFfMQqZg.png","https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515163807309.png","https://s2.loli.net/2024/05/15/hSM1w3PXOzdWrsj.png","https://s2.loli.net/2024/05/15/NksKWReoYTBgmxV.png","https://s2.loli.net/2024/05/15/gvhXy6LOWa4UMEY.png","https://s2.loli.net/2024/05/15/9DXSIn4OKpmt51Z.png","https://s2.loli.net/2024/05/15/6XcenC59ZmxWD3A.png","https://s2.loli.net/2024/05/15/1ebMNHPuyhAFfvw.png","https://s2.loli.net/2024/05/15/GF2cob13viACeDx.png","https://s2.loli.net/2024/05/15/VktJeTy8BE5PFqW.png","https://s2.loli.net/2024/05/15/vqjw42Gpm9TObgN.png","https://jiaweihu-xdu.github.io/collaboration/AppData/Roaming/Typora/typora-user-images/image-20240515205219468.png","https://s2.loli.net/2024/05/15/jAu5VSG9JX6HR47.png","https://s2.loli.net/2024/05/15/2FzxfHIiPBZypU8.png"],"datePublished":"2024-05-26T05:35:35.354Z","dateModified":"2024-05-26T05:35:19.255Z","author":{"@type":"Person","name":"Jiawei Hu"},"publisher":{"@type":"Organization","name":"Jiawei Hu - Jiawei Hu's Blog","logo":{"@type":"ImageObject","url":"https://jiaweihu-xdu.github.io/img/logo.png"}},"description":"SOC微体系结构设计"}</script><link rel="canonical" href="https://jiaweihu-xdu.github.io/collaboration/soc%E5%A4%8D%E4%B9%A0/"><link rel="icon" href="/img/logo.png"><link rel="stylesheet" href="https://cdnjs.loli.net/ajax/libs/font-awesome/6.0.0/css/all.min.css"><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/9.12.0/styles/atom-one-light.min.css"><link rel="stylesheet" href="https://fonts.lug.ustc.edu.cn/css2?family=Ubuntu:wght@400;600&amp;family=Source+Code+Pro"><link rel="stylesheet" href="/css/default.css"><style>body>.footer,body>.navbar,body>.section{opacity:0}</style><!--!--><script src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js" defer></script><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/lightgallery/1.10.0/css/lightgallery.min.css"><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/justifiedGallery/3.8.1/css/justifiedGallery.min.css"><!--!--><!--!--><style>.pace{-webkit-pointer-events:none;pointer-events:none;-webkit-user-select:none;-moz-user-select:none;user-select:none}.pace-inactive{display:none}.pace .pace-progress{background:#3273dc;position:fixed;z-index:2000;top:0;right:100%;width:100%;height:2px}</style><script src="https://cdnjs.cloudflare.com/ajax/libs/pace/1.2.4/pace.min.js"></script><!-- hexo injector head_end start --><script>
  (function () {
      function switchTab() {
          if (!location.hash) {
            return;
          }

          const id = '#' + CSS.escape(location.hash.substring(1));
          const $tabMenu = document.querySelector(`.tabs a[href="${id}"]`);
          if (!$tabMenu) {
            return;
          }

          const $tabMenuContainer = $tabMenu.parentElement.parentElement;
          Array.from($tabMenuContainer.children).forEach($menu => $menu.classList.remove('is-active'));
          Array.from($tabMenuContainer.querySelectorAll('a'))
              .map($menu => document.getElementById($menu.getAttribute("href").substring(1)))
              .forEach($content => $content.classList.add('is-hidden'));

          if ($tabMenu) {
              $tabMenu.parentElement.classList.add('is-active');
          }
          const $activeTab = document.querySelector(id);
          if ($activeTab) {
              $activeTab.classList.remove('is-hidden');
          }
      }
      switchTab();
      window.addEventListener('hashchange', switchTab, false);
  })();
  </script><!-- hexo injector head_end end --><meta name="generator" content="Hexo 5.4.2"></head><body class="is-3-column"><canvas id="universe"></canvas><nav class="navbar navbar-main"><div class="container navbar-container"><div class="navbar-brand justify-content-center"><a class="navbar-item navbar-logo" href="/"><img src="/img/logo.png" alt="Jiawei Hu - Jiawei Hu&#039;s Blog" height="28"></a></div><div class="navbar-menu"><div class="navbar-start"><a class="navbar-item" href="/">JIAWEI HU&#039;S LOG BOOK</a><a class="navbar-item" href="/blog">BLOG</a><a class="navbar-item" href="/knowledge">KNOWLEDGE</a><a class="navbar-item" href="/publications">PUBLICATIONS</a><a class="navbar-item" href="/projects">PROJECTS</a><a class="navbar-item" href="/life">LIFE</a><a class="navbar-item" href="/readings">READINGS</a><a class="navbar-item" href="/collaboration">COLLABORATION</a><a class="navbar-item" href="/archives">ARCHIVES</a><a class="navbar-item" href="/categories">CATEGORIES</a><a class="navbar-item" href="/tags">TAGS</a></div><div class="navbar-end"><a class="navbar-item" target="_blank" rel="noopener" title="GitHub" href="https://github.com/jiaweiHu-XDU/jiaweiHu-XDU.github.io"><i class="fab fa-github"></i></a><a class="navbar-item" target="_blank" rel="noopener" title="Gitee" href="https://gitee.com/hujiawe_i"><i class="fa-brands fa-gofore"></i></a><a class="navbar-item night" id="night-nav" title="Night Mode" href="javascript:;"><i class="fas fa-moon" id="night-icon"></i></a><a class="navbar-item is-hidden-tablet catalogue" title="Catalogue" href="javascript:;"><i class="fas fa-list-ul"></i></a><a class="navbar-item search" title="Search" href="javascript:;"><i class="fas fa-search"></i></a></div></div></div></nav><section class="section"><div class="container"><div class="columns"><div class="column order-2 column-main is-8-tablet is-8-desktop is-9-widescreen"><div class="card"><article class="card-content article" role="article"><h1 class="title is-size-3 is-size-4-mobile has-text-weight-normal">SOC微体系结构设计</h1><div class="article-meta is-size-7 is-uppercase level is-mobile"><div class="level-left"><span class="level-item"><i class="far fa-calendar-alt"> </i><time dateTime="2024-05-26T05:35:35.354Z" title="2024-05-26T05:35:35.354Z">2024-05-26</time></span><span class="level-item is-hidden-mobile"><i class="far fa-calendar-check"> </i><time dateTime="2024-05-26T05:35:19.255Z" title="2024-05-26T05:35:19.255Z">2024-05-26</time></span><span class="level-item"><i class="far fa-folder-open has-text-grey"></i> <a class="link-muted" href="/collaboration/">collaboration</a></span><span class="level-item"><i class="far fa-clock"></i> 21 minutes read (About 3141 words)</span><span class="level-item" id="busuanzi_container_page_pv"><i class="far fa-eye"></i>&nbsp;<span id="busuanzi_value_page_pv">0</span>&nbsp;visits</span></div></div><div class="content"><h3 id="8时钟分频电路"><a href="#8时钟分频电路" class="headerlink" title="8时钟分频电路"></a>8时钟分频电路</h3><ol>
<li>偶数分频器（占空比为50%）</li>
</ol>
<blockquote>
<p>方案一：当计数器计到<strong>N/2 - 1</strong>时，将输出电平进行一次翻转，同时给计数器一个输出复位信号</p>
</blockquote>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- 6分频为例</span></span><br><span class="line"><span class="keyword">architecture</span> a <span class="keyword">of</span> div <span class="keyword">is</span></span><br><span class="line"><span class="keyword">signal</span> clk:<span class="built_in">std_logic</span>:=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">signal</span> count:<span class="built_in">std_logic_vector</span>(<span class="number">2</span> <span class="keyword">downto</span> <span class="number">0</span>):=&#x27;<span class="number">000</span>&#x27;;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">process</span>(clk_in) <span class="comment">--原来的时钟频率</span></span><br><span class="line">    	<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clk_in<span class="symbol">&#x27;enent</span> <span class="keyword">and</span> clk_in=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">                <span class="keyword">if</span> count /=<span class="number">2</span> <span class="keyword">then</span> <span class="comment">--N=6，所以是2，这里是≠2</span></span><br><span class="line">                    count=count+<span class="number">1</span>;</span><br><span class="line">            	<span class="keyword">else</span></span><br><span class="line">                	clk&lt;= <span class="keyword">not</span> clk</span><br><span class="line">                	count&lt;=&#x27;<span class="number">000</span>&#x27;;</span><br><span class="line">            	<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">     <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line">     clk_out&lt;=clk;</span><br><span class="line"><span class="keyword">end</span> a;</span><br></pre></td></tr></table></figure>

<blockquote>
<p>方案二：当计数器输出为[0 , N/2-1]时，时钟输出为一个值，而为[N/2 , N-1]时，又输出为一个值，计数器为N-1的时候，复位计数器</p>
</blockquote>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">architecture</span> b <span class="keyword">of</span> div <span class="keyword">is</span></span><br><span class="line"><span class="keyword">signal</span> count:<span class="built_in">std_logic_vector</span>(<span class="number">2</span> <span class="keyword">downto</span> <span class="number">0</span>):=&#x27;<span class="number">000</span>&#x27;;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">process</span>(clk_in)</span><br><span class="line">    	<span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span>(clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk_in=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">                <span class="keyword">if</span> count&lt;<span class="number">5</span> <span class="keyword">then</span></span><br><span class="line">                    count=count+<span class="number">1</span>;</span><br><span class="line">                <span class="keyword">else</span> count = &#x27;<span class="number">000</span>&#x27;;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line">    <span class="keyword">process</span>(count)</span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">             <span class="keyword">if</span>(count &lt; <span class="number">3</span>) <span class="keyword">then</span></span><br><span class="line">                 clk_out&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">             <span class="keyword">else</span> clk_out&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">             <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> b;</span><br><span class="line">                 </span><br><span class="line"><span class="comment">-- 占空比为0.5的7分频  3/7</span></span><br><span class="line"><span class="keyword">port</span>(</span><br><span class="line">    clk1,clk2;</span><br><span class="line">    cnt1,cnt2;</span><br><span class="line">);</span><br><span class="line"><span class="keyword">process</span>(clk_in)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rising_edge(clk1)) <span class="keyword">then</span></span><br><span class="line">        <span class="keyword">if</span>(cnt&lt;<span class="number">6</span>) <span class="keyword">then</span> cnt&lt;=cnt+<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">if</span>(cnt&lt;<span class="number">3</span>) <span class="keyword">then</span> clk=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">            <span class="keyword">else</span> clk=<span class="string">&#x27;0&#x27;</span>;</span><br></pre></td></tr></table></figure>

<h3 id="串行进位加法器"><a href="#串行进位加法器" class="headerlink" title="串行进位加法器"></a>串行进位加法器</h3><p><img src="https://s2.loli.net/2024/05/09/AMLZki4F3oylhGD.png" alt="image-20240509234603168"></p>
<img src="https://s2.loli.net/2024/05/09/YnPEi6MbxjQ7B1K.png" alt="image-20240509235401467" style="zoom: 50%;" />

<img src="https://s2.loli.net/2024/05/09/jbRhQdU6KHYaoXt.png" alt="image-20240509235413859" style="zoom:50%;" />

<h3 id="并行进位加法器"><a href="#并行进位加法器" class="headerlink" title="并行进位加法器"></a>并行进位加法器</h3><p><img src="https://s2.loli.net/2024/05/10/QXH4swfTvbYaZO7.png" alt="image-20240510000028581"></p>
<p><img src="https://s2.loli.net/2024/05/10/qFKQZ5fWjlM3vuY.png" alt="image-20240510000052812"></p>
<h3 id="有限状态机"><a href="#有限状态机" class="headerlink" title="有限状态机"></a>有限状态机</h3><ul>
<li><strong>Moore状态机设计</strong>：<u>输出信号只和当前状态有关</u>，下一个状态和当前状态以及输入信号有关</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> IEEE</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span></span><br><span class="line"><span class="keyword">entity</span> more <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span>(clk,rst:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">         state_input:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">         state_output:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    )</span><br><span class="line"><span class="keyword">end</span> more;</span><br><span class="line"><span class="keyword">architecture</span> Behaviorial <span class="keyword">of</span> more <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> states <span class="keyword">is</span> (st0,st1,st2,st3); <span class="comment">-- 定义状态枚举类型</span></span><br><span class="line"><span class="keyword">signal</span> state:states;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="comment">-- 下一个状态的切换</span></span><br><span class="line">    <span class="keyword">process</span>(clk,rst)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            state&lt;=st0;</span><br><span class="line">        <span class="keyword">elsif</span>(clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            <span class="keyword">case</span> state <span class="keyword">is</span></span><br><span class="line">            <span class="keyword">when</span> st0=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st0;<span class="keyword">else</span> state&lt;=st1;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st1=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st1;<span class="keyword">else</span> state&lt;=st2;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st2=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st2;<span class="keyword">else</span> state&lt;=st3;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st3=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st3;<span class="keyword">else</span> state&lt;=st0;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">			<span class="keyword">end</span> <span class="keyword">case</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">       <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="comment">-- 输出信号</span></span><br><span class="line"><span class="keyword">process</span>(state)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">case</span> state <span class="keyword">is</span></span><br><span class="line">         <span class="keyword">when</span> st0=&gt;</span><br><span class="line">             state_output&lt;=&#x27;<span class="number">00</span>&#x27;;</span><br><span class="line">         <span class="keyword">when</span> st1=&gt;</span><br><span class="line">             state_output&lt;=&#x27;<span class="number">01</span>&#x27;;</span><br><span class="line">         <span class="keyword">when</span> st2=&gt;</span><br><span class="line">             state_output&lt;=&#x27;<span class="number">10</span>&#x27;;</span><br><span class="line">         <span class="keyword">when</span> st3=&gt;</span><br><span class="line">             state_output&lt;=&#x27;<span class="number">11</span>&#x27;;</span><br><span class="line">         <span class="keyword">end</span> <span class="keyword">case</span>;</span><br><span class="line">      <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<ul>
<li>Mealy状态机：输出信号与当前状态和输入都相关</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> IEEE</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span></span><br><span class="line"><span class="keyword">entity</span> more <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span>(clk,rst:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">         state_input:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">         state_output:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    )</span><br><span class="line"><span class="keyword">end</span> more;</span><br><span class="line"><span class="keyword">architecture</span> Behaviorial <span class="keyword">of</span> more <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> states <span class="keyword">is</span>(st0,st1,st2,st3); <span class="comment">-- 定义状态枚举类型</span></span><br><span class="line"><span class="keyword">signal</span> state:states;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="comment">-- 下一个状态的切换</span></span><br><span class="line">    <span class="keyword">process</span>(clk,rst)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rst=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            state&lt;=st0;</span><br><span class="line">        <span class="keyword">elsif</span>(clk<span class="symbol">&#x27;enent</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            <span class="keyword">case</span> state <span class="keyword">is</span></span><br><span class="line">            <span class="keyword">when</span> st0=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st0;<span class="keyword">else</span> state&lt;=st1;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st1=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st1;<span class="keyword">else</span> state&lt;=st2;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st2=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st2;<span class="keyword">else</span> state&lt;=st3;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">when</span> st3=&gt;</span><br><span class="line">                <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> state&lt;=st3;<span class="keyword">else</span> state&lt;=st0;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">			<span class="keyword">end</span> <span class="keyword">case</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">       <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="comment">-- 输出信号</span></span><br><span class="line"><span class="keyword">process</span>(state)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">case</span> state <span class="keyword">is</span></span><br><span class="line">         <span class="keyword">when</span> st0=&gt;</span><br><span class="line">             <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> state_output&lt;=&#x27;<span class="number">00</span>&#x27;;<span class="keyword">else</span> state_output&lt;=&#x27;<span class="number">01</span>&#x27;;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">when</span> st0=&gt;</span><br><span class="line">             <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> state_output&lt;=&#x27;<span class="number">00</span>&#x27;;<span class="keyword">else</span> state_output&lt;=&#x27;<span class="number">01</span>&#x27;;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">when</span> st1=&gt;</span><br><span class="line">             <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> state_output&lt;=&#x27;<span class="number">01</span>&#x27;;<span class="keyword">else</span> state_output&lt;=&#x27;<span class="number">10</span>&#x27;;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">when</span> st2=&gt;</span><br><span class="line">             <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> state_output&lt;=&#x27;<span class="number">10</span>&#x27;;<span class="keyword">else</span> state_output&lt;=&#x27;<span class="number">11</span>&#x27;;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">when</span> st3=&gt;</span><br><span class="line">             <span class="keyword">if</span> state_input=<span class="string">&#x27;0&#x27;</span> state_output&lt;=&#x27;<span class="number">11</span>&#x27;;<span class="keyword">else</span> state_output&lt;=&#x27;<span class="number">00</span>&#x27;;<span class="keyword">end</span> <span class="keyword">if</span>;     </span><br><span class="line">         <span class="keyword">end</span> <span class="keyword">case</span>;</span><br><span class="line">      <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br><span class="line"> </span><br></pre></td></tr></table></figure>

<ul>
<li>按键消抖电路</li>
</ul>
<img src="https://s2.loli.net/2024/05/15/Ggzcw4yRCn6OMIj.png" alt="image-20240515192350209" style="zoom:50%;" />



<img src="../AppData/Roaming/Typora/typora-user-images/image-20240515215448857.png" alt="image-20240515215448857" style="zoom: 50%;" />

<img src="../AppData/Roaming/Typora/typora-user-images/image-20240515215524990.png" alt="image-20240515215524990" style="zoom:50%;" />



<h3 id="组合逻辑电路设计"><a href="#组合逻辑电路设计" class="headerlink" title="组合逻辑电路设计"></a>组合逻辑电路设计</h3><ol>
<li>编码器/译码器设计</li>
</ol>
<img src="https://s2.loli.net/2024/05/11/oTBt58znSYepEkr.png" alt="image-20240511221120807" style="zoom:50%;" />



<ul>
<li>3-8译码器</li>
</ul>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">library</span> ieee;</span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_1164.<span class="keyword">all</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> Decoder3to8 <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">port</span> (</span><br><span class="line">    input : <span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">2</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    output : <span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    enable: <span class="keyword">in</span> <span class="built_in">std_logic</span></span><br><span class="line">  );</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> Decoder3to8;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> Decoder3to8 <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">  <span class="keyword">process</span> (input, enable)</span><br><span class="line">  <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> enable = <span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">        <span class="keyword">case</span> input <span class="keyword">is</span></span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;000&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00000001&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;001&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00000010&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;010&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00000100&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;011&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00001000&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;100&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00010000&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;101&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00100000&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;110&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;01000000&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="string">&quot;111&quot;</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;10000000&quot;</span>;</span><br><span class="line">          <span class="keyword">when</span> <span class="keyword">others</span> =&gt;</span><br><span class="line">            output &lt;= <span class="string">&quot;00000000&quot;</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">case</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        output &lt;= <span class="string">&quot;00000000&quot;</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">  <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">architecture</span> Behavioral;</span><br></pre></td></tr></table></figure>

<ol start="2">
<li>多路选择器设计(4选一数据选择器)</li>
</ol>
<img src="https://s2.loli.net/2024/05/11/IOnj1rG8hXyZfkb.png" alt="image-20240511221335518" style="zoom:67%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- 端口定义</span></span><br><span class="line"><span class="keyword">PORT</span>（A0：<span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>；</span><br><span class="line">                 A1： <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>； </span><br><span class="line">                 Data：<span class="keyword">IN</span> <span class="built_in">STD_LOGIC_VECTOR</span>(<span class="number">3</span> <span class="keyword">DOWNTO</span> <span class="number">0</span>);</span><br><span class="line">                 EN: <span class="keyword">IN</span> <span class="built_in">STD_LOGIC</span>； </span><br><span class="line">                 Y:  <span class="keyword">OUT</span> <span class="built_in">STD_LOGIC</span> ）;</span><br><span class="line"><span class="comment">-- 结构体部分： 用WHEN...ELSE语句</span></span><br><span class="line">Y &lt;= Data(<span class="number">0</span>) <span class="keyword">WHEN</span> A=“<span class="number">00</span>” <span class="keyword">ELSE</span></span><br><span class="line">Data(<span class="number">1</span>) <span class="keyword">WHEN</span> A=“<span class="number">01</span>” <span class="keyword">ELSE</span></span><br><span class="line">Data(<span class="number">2</span>) <span class="keyword">WHEN</span> A=“<span class="number">10</span>” <span class="keyword">ELSE</span></span><br><span class="line">Data(<span class="number">3</span>) <span class="keyword">WHEN</span> A=“<span class="number">11</span>” <span class="keyword">ELSE</span></span><br><span class="line">‘<span class="number">0</span>’；</span><br><span class="line"><span class="comment">-- 或者也可以用CASE WHEN</span></span><br><span class="line"><span class="keyword">CASE</span>  A <span class="keyword">IS</span></span><br><span class="line"> 	 <span class="keyword">WHEN</span> “<span class="number">00</span>” =&gt; Y &lt;= Data(<span class="number">0</span>)； </span><br><span class="line"> 	 <span class="keyword">WHEN</span> “<span class="number">01</span>” =&gt; Y &lt;= Data(<span class="number">1</span>)；</span><br><span class="line">	 <span class="keyword">WHEN</span> “<span class="number">10</span>” =&gt; Y &lt;= Data(<span class="number">2</span>)；</span><br><span class="line">	 <span class="keyword">WHEN</span> “<span class="number">11</span>” =&gt; Y &lt;= Data(<span class="number">3</span>)；</span><br><span class="line">	 <span class="keyword">WHEN</span> OTHER Y &lt;= ‘<span class="number">0</span>’；</span><br></pre></td></tr></table></figure>

<ol start="3">
<li>数码转换电路设计</li>
</ol>
<blockquote>
<p>将四位二进制转十进制的BCD码，同时将BCD码再转换成七段显示器码</p>
</blockquote>
<img src="https://s2.loli.net/2024/05/11/YjiyaA4XhVrINBP.png" alt="image-20240511222533706" style="zoom:50%;" />



<h3 id="存储器"><a href="#存储器" class="headerlink" title="存储器"></a>存储器</h3><ol>
<li>RAM(随机存取存储器)</li>
</ol>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- SRAM实现</span></span><br><span class="line"><span class="comment">-- 端口定义</span></span><br><span class="line"><span class="keyword">port</span>(address: <span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">     data: <span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">     cs,oe,we:<span class="keyword">in</span> <span class="built_in">std_logic</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">Architecture</span> behav <span class="keyword">of</span> ram16*<span class="number">8</span> <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">subtype</span> word <span class="keyword">is</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">	<span class="keyword">type</span> ram_array <span class="keyword">is</span> <span class="keyword">array</span>(<span class="number">0</span> <span class="keyword">to</span> <span class="number">15</span>) <span class="keyword">of</span> word;</span><br><span class="line">	<span class="keyword">signal</span> index: <span class="keyword">in</span> <span class="built_in">integer</span> <span class="keyword">range</span> <span class="number">0</span> <span class="keyword">to</span> <span class="number">15</span>;</span><br><span class="line">	<span class="keyword">signal</span> sram_store:ram_array;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    index &lt;= CONV_INTEGER(address)</span><br><span class="line"><span class="keyword">process</span>(address,cs,oe,we,data)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> cs=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span> we=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span>  <span class="comment">-- 写入数据</span></span><br><span class="line">               sram_store(index)&lt;=data;</span><br><span class="line">            <span class="keyword">elsif</span> oe = <span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span> <span class="comment">--读出数据</span></span><br><span class="line">                data&lt;=sram_store(index);</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                data&lt;=<span class="symbol">&#x27;zzzzzzzz</span>&#x27;; <span class="comment">--设置总线为三态</span></span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            data&lt;=<span class="symbol">&#x27;zzzzzzzz</span>&#x27;;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> behav;</span><br></pre></td></tr></table></figure>



<ol start="2">
<li>ROM(只读存储器)</li>
</ol>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- 设计一个256*8bit的ROM 8位地址线，8位数据线，使能oe</span></span><br><span class="line"><span class="comment">-- 文件类型引用</span></span><br><span class="line"><span class="keyword">use</span> ieee.std_logic_textio.<span class="keyword">all</span></span><br><span class="line"><span class="keyword">use</span> std.textio.<span class="keyword">all</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> MyRom <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">generic</span>(wordlength:<span class="built_in">integer</span>:=<span class="number">8</span>;</span><br><span class="line">            addlength:<span class="built_in">integer</span>:=<span class="number">8</span>)；</span><br><span class="line">    <span class="keyword">port</span>(</span><br><span class="line">    addr:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(addrlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    oe:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">    dout: <span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(wordlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>)</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> MyRom;</span><br><span class="line">    </span><br><span class="line"><span class="keyword">architecture</span> behavior <span class="keyword">of</span> MyRom <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">type</span> matrix <span class="keyword">is</span> <span class="keyword">array</span>(<span class="built_in">integer</span> <span class="keyword">range</span>&lt;&gt;) <span class="keyword">of</span> <span class="built_in">std_logic_vector</span>(wordlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    <span class="keyword">signal</span> rom:matrix(<span class="number">0</span> <span class="keyword">to</span> <span class="number">2</span>**addlength-<span class="number">1</span>);</span><br><span class="line"> </span><br><span class="line"><span class="keyword">procedure</span> load_rom(<span class="keyword">signal</span> data_word:<span class="keyword">out</span> matrix) <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">file</span> romfile:<span class="literal">text</span> <span class="keyword">open</span> read_mode <span class="keyword">is</span> <span class="string">&quot;romfile.dat&quot;</span>;</span><br><span class="line">    <span class="keyword">variable</span> lbuf:<span class="literal">line</span>;</span><br><span class="line">    <span class="keyword">variable</span> i:<span class="built_in">integer</span>:=<span class="number">0</span>;<span class="comment">-- 循环变量</span></span><br><span class="line">    <span class="keyword">variable</span> fdata:<span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="comment">-- 读数据直至文件末尾</span></span><br><span class="line">    <span class="keyword">while</span> <span class="keyword">not</span> endfile(romfile) <span class="keyword">loop</span></span><br><span class="line">    readline(romfile,lbuf); <span class="comment">-- 逐行读数据</span></span><br><span class="line">    read(lbuf,fdata); <span class="comment">-- 将行数据转成8位向量，保存到变量fdata中</span></span><br><span class="line">    data_word(i)&lt;=fdata;</span><br><span class="line">    i:=i+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">loop</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">procedure</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    load_rom(rom);</span><br><span class="line">    dout&lt;=rom(conv_integer(addr)) <span class="keyword">when</span> oe=<span class="string">&#x27;0&#x27;</span> <span class="keyword">else</span></span><br><span class="line">         (<span class="keyword">others</span>=&gt;<span class="string">&#x27;z&#x27;</span>);</span><br><span class="line"><span class="keyword">end</span> behavior;</span><br></pre></td></tr></table></figure>

<ol start="3">
<li>FIFO先进先出：利用双端口RAM和读写地址产生模块</li>
</ol>
<blockquote>
<p>同步控制的FIFO读写时钟相同，异步控制的FIFO读写时钟不同；</p>
</blockquote>
<ul>
<li>与存储器的区别：没有外部读写地址线，数据地址由内部读写指针自动+-完成</li>
</ul>
<p><strong>判断FIFO空和满：</strong></p>
<p>当wr_ptr=rd_ptr时，FIFO数据为空；</p>
<p>当wr_ptr - rd_ptr = M-1 或者 rd_ptr - wr_ptr = 1时，FIFO数据为满；</p>
<p>当wr_ptr &gt;= rd_ptr时，wr_ptr - rd_ptr为FIFO内部的数据个数；</p>
<p>当wr_ptr &lt;= rd_ptr时 ，M-(rd_ptr - wr_ptr) 为FIFO内数据个数；</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br></pre></td><td class="code"><pre><span class="line"><span class="number">1</span>. 双端口RAM</span><br><span class="line"><span class="keyword">entity</span> dualram <span class="keyword">is</span></span><br><span class="line"><span class="keyword">generic</span>(</span><br><span class="line">	<span class="literal">width</span>: <span class="built_in">positive</span>:=<span class="number">8</span>;  <span class="comment">-- positive代表≥0的整数</span></span><br><span class="line">    depth: <span class="built_in">positive</span>:=<span class="number">8</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">port</span>(</span><br><span class="line"><span class="comment">-- port a 只用来写</span></span><br><span class="line"> 	clka:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">   	wr:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">    addra:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(depth-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    datain:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="literal">width</span>-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    <span class="comment">-- port b只用来读</span></span><br><span class="line">    clkb:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">    rd:<span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">    addrb:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(depth-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">    dataout:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="literal">width</span>-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>)</span><br><span class="line">);</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">entity</span> dualram;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> dualram <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> ram <span class="keyword">is</span> <span class="keyword">array</span>(<span class="number">2</span>**depth-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>) <span class="keyword">of</span> <span class="built_in">std_logic_vector</span>(<span class="literal">width</span>-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">signal</span> dualram:ram;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">process</span>(clka)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> clka<span class="symbol">&#x27;enent</span> <span class="keyword">and</span> clka=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span> wr=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">                dualram(conv_integer(addra))&lt;=datain;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">         <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line">    <span class="keyword">process</span>(clkb)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> clkb<span class="symbol">&#x27;enent</span> <span class="keyword">and</span> clkb=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span> rd=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">                dataout&lt;=dualram(conv_integer(addra));</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">     <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"></span><br><span class="line"> <span class="number">2</span>. 写地址计数器</span><br><span class="line"><span class="keyword">if</span> rst=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    wr_pt_t&lt;=(<span class="keyword">others</span>=&gt;<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line"><span class="keyword">elsif</span> clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    <span class="keyword">if</span> wq=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">        wr_pt_t&lt;=wr_pt_t+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    </span><br><span class="line">wr_pt&lt;=wr_pt_r</span><br><span class="line"></span><br><span class="line"><span class="number">3</span>. 读地址计数器</span><br><span class="line"><span class="keyword">if</span> rst = <span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    rd_pt_t&lt;=(<span class="keyword">others</span>=&gt;<span class="number">0</span>);</span><br><span class="line"><span class="keyword">elsif</span> clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    <span class="keyword">if</span> rq=<span class="string">&#x27;0&#x27;</span> <span class="keyword">and</span> empty=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span>  <span class="comment">-- FIFO不为空</span></span><br><span class="line">     	rd_pt_t&lt;=rd_pt_t+<span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">rd_pt&lt;=rd_pt_t;</span><br><span class="line"><span class="number">4</span>. 空满状态产生器</span><br><span class="line"><span class="keyword">if</span> rst=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    empty&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line"><span class="keyword">elsif</span> clk<span class="symbol">&#x27;enent</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    <span class="keyword">if</span> wr_pt=rd_pt <span class="keyword">then</span> </span><br><span class="line">        empty&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">    <span class="keyword">else</span> empty&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="comment">----</span></span><br><span class="line"><span class="keyword">if</span> rst=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span> full&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line"><span class="keyword">elsif</span> clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">    <span class="keyword">if</span> wr_pt&gt;rd_pt <span class="keyword">then</span></span><br><span class="line">        <span class="keyword">if</span>(rd_pt+depth)=wr_pt <span class="keyword">then</span> full&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">        <span class="keyword">else</span> full&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">if</span> (wr_pt+<span class="number">1</span>)=rd_pt <span class="keyword">then</span> full&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">        <span class="keyword">else</span> full&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br></pre></td></tr></table></figure>

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- 存储单元数据结构</span></span><br><span class="line">整数数组：</span><br><span class="line"><span class="keyword">type</span> memory <span class="keyword">is</span> <span class="keyword">array</span>(<span class="built_in">integer</span> <span class="keyword">range</span>&lt;&gt;) <span class="keyword">of</span> <span class="built_in">integer</span>;</span><br><span class="line">位矢量：</span><br><span class="line"><span class="keyword">subtype</span> word <span class="keyword">is</span> <span class="built_in">std_logic_vector</span>(k-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">type</span> memory <span class="keyword">is</span> <span class="keyword">array</span>(<span class="number">0</span> <span class="keyword">to</span> <span class="number">2</span>**w-<span class="number">1</span>) <span class="keyword">of</span> word;</span><br></pre></td></tr></table></figure>





<h3 id="CPU设计"><a href="#CPU设计" class="headerlink" title="CPU设计"></a>CPU设计</h3><blockquote>
<p>时钟，IR，RN，PC，SP，IO，ALU，微控制器 </p>
</blockquote>
<h5 id="1-时钟节拍设计"><a href="#1-时钟节拍设计" class="headerlink" title="1.时钟节拍设计"></a>1.时钟节拍设计</h5><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">entity</span> clock <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">Port</span>(</span><br><span class="line">        clk,rst:<span class="keyword">in</span> <span class="built_in">std_logic</span>;     </span><br><span class="line">        clk1,nclk1:<span class="keyword">out</span> <span class="built_in">std_logic</span>;   <span class="comment">--clk</span></span><br><span class="line">        clk2,nclk2:<span class="keyword">out</span> <span class="built_in">std_logic</span>;   <span class="comment">--clk二分频</span></span><br><span class="line">        w0,w1,w2,w3:<span class="keyword">out</span> <span class="built_in">std_logic</span>   <span class="comment">--节拍信号</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">end</span> clock;</span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> clock <span class="keyword">is</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">process</span>(clk)</span><br><span class="line"><span class="keyword">variable</span> count_clk2:<span class="built_in">integer</span>:=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">variable</span> count_w:<span class="built_in">integer</span>:=<span class="number">0</span>;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(rst=<span class="string">&#x27;0&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">        w0&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        w1&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        w2&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        w3&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        clk1&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        nclk1&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">        clk2&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">        nclk2&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">        count_clk2:=<span class="number">0</span>;</span><br><span class="line">        count_w:=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">elsif</span>(rst=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">        clk1&lt;=clk;</span><br><span class="line">        nclk1&lt;=<span class="keyword">not</span> clk;</span><br><span class="line">        <span class="keyword">if</span>(clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span>(count_clk2=<span class="number">0</span>)<span class="keyword">then</span> count_clk2:=<span class="number">1</span>;clk2&lt;=<span class="string">&#x27;1&#x27;</span>;nclk2&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">            <span class="keyword">elsif</span>(count_clk2=<span class="number">1</span>)<span class="keyword">then</span> count_clk2:=<span class="number">0</span>;clk2&lt;=<span class="string">&#x27;0&#x27;</span>;nclk2&lt;=<span class="string">&#x27;1&#x27;</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">if</span>(count_w&gt;=<span class="number">0</span> <span class="keyword">and</span> count_w&lt;=<span class="number">3</span>)<span class="keyword">then</span> w0&lt;=<span class="string">&#x27;1&#x27;</span>;<span class="keyword">else</span> w0&lt;=<span class="string">&#x27;0&#x27;</span>;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">if</span>(count_w&gt;=<span class="number">4</span> <span class="keyword">and</span> count_w&lt;=<span class="number">7</span>)<span class="keyword">then</span> w1&lt;=<span class="string">&#x27;1&#x27;</span>;<span class="keyword">else</span> w1&lt;=<span class="string">&#x27;0&#x27;</span>;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">if</span>(count_w&gt;=<span class="number">8</span> <span class="keyword">and</span> count_w&lt;=<span class="number">11</span>)<span class="keyword">then</span> w2&lt;=<span class="string">&#x27;1&#x27;</span>;<span class="keyword">else</span> w2&lt;=<span class="string">&#x27;0&#x27;</span>;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">if</span>(count_w&gt;=<span class="number">12</span> <span class="keyword">and</span> count_w&lt;=<span class="number">15</span>)<span class="keyword">then</span> w3&lt;=<span class="string">&#x27;1&#x27;</span>;<span class="keyword">else</span> w3&lt;=<span class="string">&#x27;0&#x27;</span>;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">if</span>(count_w&lt;<span class="number">15</span>)<span class="keyword">then</span> count_w:=count_w+<span class="number">1</span>;<span class="keyword">else</span> count_w:=<span class="number">0</span>;<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<h5 id="2-PC程序计数器"><a href="#2-PC程序计数器" class="headerlink" title="2. PC程序计数器"></a>2. PC程序计数器</h5><img src="https://s2.loli.net/2024/05/15/H4YXCKQlobi9rP5.png" alt="image-20240515163615564" style="zoom:50%;" />

<img src="https://s2.loli.net/2024/05/15/A7YVzLTFfgn1pSI.png" alt="image-20240515163649690" style="zoom:50%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- PC 功能分析</span></span><br><span class="line"><span class="number">1</span>. 加<span class="number">1</span>功能</span><br><span class="line"><span class="number">2</span>. 更新地址功能</span><br><span class="line"><span class="number">3</span>. PC数值送到数据总线</span><br><span class="line"><span class="keyword">entity</span> myPC <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span>(</span><br><span class="line">        clk_pc: <span class="keyword">in</span> <span class="built_in">std_logic</span>;                       <span class="comment">--PC时钟信号</span></span><br><span class="line">        n_rst: <span class="keyword">in</span> <span class="built_in">std_logic</span>;                        <span class="comment">--清零信号</span></span><br><span class="line">        n_ld: <span class="keyword">in</span> <span class="built_in">std_logic</span>;                         <span class="comment">--新PC送入，装载新地址</span></span><br><span class="line">        m_pc: <span class="keyword">in</span> <span class="built_in">std_logic</span>;                         <span class="comment">--PC值+1控制信号</span></span><br><span class="line">        nPCH, nPCL: <span class="keyword">in</span> <span class="built_in">std_logic</span>;                   <span class="comment">--高低位，PC输出总线控制信号</span></span><br><span class="line">        PC: <span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">0</span>);       <span class="comment">--PC指针</span></span><br><span class="line">        addr: <span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">0</span>);    <span class="comment">--ROM读地址输出</span></span><br><span class="line">        data: <span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>)       <span class="comment">--PC数值输出到数据总线</span></span><br><span class="line">    );</span><br><span class="line"><span class="keyword">end</span> myPC;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> PC <span class="keyword">is</span></span><br><span class="line"><span class="keyword">signal</span> myPC: <span class="built_in">std_logic_vector</span>(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">0</span>):=<span class="string">&quot;000000000000&quot;</span>;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    addr &lt;= myPC;</span><br><span class="line">    <span class="keyword">process</span>(n_rst, clk_pc, m_pc, n_ld)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> n_rst=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">            myPC &lt;= <span class="string">&quot;000000000000&quot;</span>;                     <span class="comment">--清零</span></span><br><span class="line">            data &lt;= <span class="string">&quot;ZZZZZZZZ&quot;</span>;                         <span class="comment">--数据总线高阻态</span></span><br><span class="line">        <span class="keyword">elsif</span> clk_pc<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk_pc=<span class="string">&#x27;1&#x27;</span><span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span> m_pc=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span>                            <span class="comment">--PC值+1</span></span><br><span class="line">                myPC &lt;= myPC+<span class="number">1</span>;</span><br><span class="line">            <span class="keyword">elsif</span> n_ld=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span>                         <span class="comment">--送入新PC</span></span><br><span class="line">                myPC&lt;=PC;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line">    </span><br><span class="line">    <span class="keyword">process</span>(nPCH, nPCL)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> nPCH=<span class="string">&#x27;0&#x27;</span> <span class="keyword">and</span> nPCL=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span>                   </span><br><span class="line">            data(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>) &lt;= myPC(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">8</span>);         <span class="comment">--高四位输入到数据总线</span></span><br><span class="line">            data(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">4</span>) &lt;= <span class="string">&quot;0000&quot;</span>;</span><br><span class="line">        <span class="keyword">elsif</span> nPCL=<span class="string">&#x27;0&#x27;</span> <span class="keyword">and</span> nPCH=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span>                   <span class="comment">--低位低电平，高位高电平有效</span></span><br><span class="line">            data(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>) &lt;= myPC(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);                      <span class="comment">--低八位输入到数据总线</span></span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            data &lt;= <span class="string">&quot;ZZZZZZZZ&quot;</span>;                            <span class="comment">--数据总线高阻态</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<h5 id="3-程序存储器ROM"><a href="#3-程序存储器ROM" class="headerlink" title="3. 程序存储器ROM"></a>3. 程序存储器ROM</h5><figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">use</span> IEEE.STD_LOGIC_TEXTIO.<span class="keyword">ALL</span>;  <span class="comment">-- 文件操作的库</span></span><br><span class="line"><span class="keyword">use</span> STD.TEXTIO.<span class="keyword">ALL</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">entity</span> MyRom <span class="keyword">is</span></span><br><span class="line">  <span class="keyword">generic</span>(</span><br><span class="line">    wordlength:<span class="built_in">integer</span>:=<span class="number">8</span>;      <span class="comment">-- 位宽度</span></span><br><span class="line">    addrlength:<span class="built_in">integer</span>:=<span class="number">8</span>       <span class="comment">-- 地址位</span></span><br><span class="line">  );</span><br><span class="line">  <span class="keyword">Port</span> (</span><br><span class="line">    addr:<span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(addrlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);   <span class="comment">-- ROM地址信号</span></span><br><span class="line">    oe:<span class="keyword">in</span> <span class="built_in">std_logic</span>;                                   <span class="comment">-- ROM使能</span></span><br><span class="line">    dout:<span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(wordlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>) <span class="comment">-- 数据总线</span></span><br><span class="line">  );</span><br><span class="line"><span class="keyword">end</span> MyRom;</span><br><span class="line"></span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> MyRom <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> matrix <span class="keyword">is</span> <span class="keyword">array</span>(<span class="built_in">integer</span> <span class="keyword">range</span>&lt;&gt;) <span class="keyword">of</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">signal</span> rom:matrix(<span class="number">2</span>**addrlength-<span class="number">1</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">procedure</span> load_rom(<span class="keyword">signal</span> data_word:<span class="keyword">out</span> matrix) <span class="keyword">is</span>  <span class="comment">--过程调用的参数</span></span><br><span class="line">    <span class="keyword">file</span> romfile:<span class="literal">text</span> <span class="keyword">open</span> read_mode <span class="keyword">is</span>  <span class="string">&quot;C:\Users\akyna\Codes\vivado\rom\romfile.dat&quot;</span>;</span><br><span class="line">    <span class="comment">--file romfile:text;</span></span><br><span class="line">    <span class="comment">--file_open(romfile,file_in,&quot;romfile.txt&quot;,read_mode);</span></span><br><span class="line">    <span class="keyword">variable</span> lbuf:<span class="literal">line</span>;</span><br><span class="line">    <span class="keyword">variable</span> i:<span class="built_in">integer</span>:=<span class="number">0</span>;</span><br><span class="line">    <span class="keyword">variable</span> fdata:<span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">while</span> <span class="keyword">not</span> endfile(romfile) <span class="keyword">loop</span></span><br><span class="line">        readline(romfile,lbuf);</span><br><span class="line">        read(lbuf,fdata);    <span class="comment">-- 将每一行数据存入fdata</span></span><br><span class="line">        data_word(i)&lt;=fdata;</span><br><span class="line">        i:=i+<span class="number">1</span>;</span><br><span class="line">        <span class="keyword">exit</span> <span class="keyword">when</span> i=<span class="number">256</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">loop</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">procedure</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    load_rom(rom);</span><br><span class="line">    dout&lt;=rom(conv_integer(addr))<span class="keyword">when</span> oe=<span class="string">&#x27;0&#x27;</span></span><br><span class="line">        <span class="keyword">else</span> <span class="string">&quot;ZZZZZZZZ&quot;</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<h5 id="4-指令存储器IR设计"><a href="#4-指令存储器IR设计" class="headerlink" title="4. 指令存储器IR设计"></a>4. 指令存储器IR设计</h5><img src="https://s2.loli.net/2024/05/15/3aSvwILlFfMQqZg.png" alt="image-20240515163738984" style="zoom:50%;" />

<img src="../AppData/Roaming/Typora/typora-user-images/image-20240515163807309.png" alt="image-20240515163807309" style="zoom:50%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- IR功能分析</span></span><br><span class="line"><span class="number">1</span>. 传送指令编码到微控制器</span><br><span class="line"><span class="number">2</span>. 生成PC新地址</span><br><span class="line"><span class="number">3</span>. 生成RAM读写地址</span><br><span class="line"><span class="keyword">entity</span> IR <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">port</span>(clk_IR:<span class="keyword">in</span> <span class="built_in">std_logic</span>;    <span class="comment">-- IR时钟信号</span></span><br><span class="line">         nrst:<span class="keyword">in</span> <span class="built_in">std_logic</span>;      <span class="comment">-- 复位信号</span></span><br><span class="line">         LD_IR1,LD_IR2,LD_IR3: <span class="keyword">in</span> <span class="built_in">std_logic</span>; <span class="comment">-- IR指令存储控制信号</span></span><br><span class="line">         nAren:<span class="keyword">in</span> <span class="built_in">std_logic</span>;     <span class="comment">-- IR中RAM地址控制信号</span></span><br><span class="line">         data:<span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span><span class="keyword">downto</span> <span class="number">0</span>)<span class="comment">-- 数据总线</span></span><br><span class="line">         IR:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">2</span>);  <span class="comment">-- IR指令编码</span></span><br><span class="line">         PC:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">0</span>); <span class="comment">-- PC新地址</span></span><br><span class="line">         AR:<span class="keyword">out</span> <span class="built_in">std_logic_vector</span>(<span class="number">6</span> <span class="keyword">downto</span> <span class="number">0</span>);  <span class="comment">-- RAM读写地址</span></span><br><span class="line">   		 RS:<span class="keyword">out</span> <span class="built_in">std_logic</span>;   <span class="comment">-- 源寄存器</span></span><br><span class="line">         RD:<span class="keyword">out</span> <span class="built_in">std_logic</span>;   <span class="comment">-- 目的寄存器</span></span><br><span class="line">        );</span><br><span class="line"><span class="keyword">end</span> IR;</span><br><span class="line"><span class="keyword">architecture</span> behavior od IR <span class="keyword">is</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">process</span>(clk_IR,rst)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> nrst=<span class="string">&#x27;0&#x27;</span> <span class="keyword">then</span></span><br><span class="line">                IR&lt;=(<span class="keyword">others</span>=&gt;<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line">            	PC&lt;=(<span class="keyword">others</span>=&gt;<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line">        		AR&lt;=(<span class="keyword">others</span>=&gt;<span class="string">&#x27;0&#x27;</span>);</span><br><span class="line">        		RS&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    			RD&lt;=<span class="string">&#x27;0&#x27;</span>;</span><br><span class="line">    		<span class="keyword">elsif</span> clk<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span></span><br><span class="line">                <span class="keyword">if</span>(LD_IR1=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">                    IR&lt;=data(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">2</span>);</span><br><span class="line">                	RS&lt;=data(<span class="number">0</span>);</span><br><span class="line">    				RD&lt;=data(<span class="number">1</span>);</span><br><span class="line">    			<span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">                <span class="comment">-- 生成PC地址</span></span><br><span class="line">                <span class="keyword">if</span>(LD_IR2=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">                    PC(<span class="number">11</span> <span class="keyword">downto</span> <span class="number">8</span>)&lt;=data(<span class="number">3</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">                <span class="keyword">if</span>(LD_IR3=<span class="string">&#x27;1&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">                    PC(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>)&lt;=data(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">                <span class="keyword">if</span>(LD_IR3=<span class="string">&#x27;1&#x27;</span> <span class="keyword">and</span> nAren=<span class="string">&#x27;0&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">                    AR&lt;=data(<span class="number">6</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> behavoir;</span><br></pre></td></tr></table></figure>

<h5 id="5-寄存器RN设计"><a href="#5-寄存器RN设计" class="headerlink" title="5. 寄存器RN设计"></a>5. 寄存器RN设计</h5><img src="https://s2.loli.net/2024/05/15/hSM1w3PXOzdWrsj.png" alt="image-20240515185303407" style="zoom:50%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- RN功能分析</span></span><br><span class="line"><span class="number">1</span>.数据锁存</span><br><span class="line"><span class="number">2</span>.数据读写</span><br><span class="line"><span class="keyword">entity</span> RN <span class="keyword">is</span></span><br><span class="line"><span class="keyword">Port</span> ( </span><br><span class="line">            clk_RN: <span class="keyword">in</span> <span class="built_in">std_logic</span>;          <span class="comment">-- RN时钟信号</span></span><br><span class="line">            nreset: <span class="keyword">in</span> <span class="built_in">std_logic</span>;          <span class="comment">-- 复位信号</span></span><br><span class="line">            Ri_EN: <span class="keyword">in</span> <span class="built_in">std_logic</span>;           <span class="comment">-- RN寄存器使能</span></span><br><span class="line">            RDRi: <span class="keyword">in</span> <span class="built_in">std_logic</span>;            <span class="comment">-- RN读信号</span></span><br><span class="line">            WRRi: <span class="keyword">in</span> <span class="built_in">std_logic</span>;            <span class="comment">-- RN写信号</span></span><br><span class="line">            RS: <span class="keyword">in</span> <span class="built_in">std_logic</span>;              <span class="comment">-- 源寄存器</span></span><br><span class="line">            RD: <span class="keyword">in</span> <span class="built_in">std_logic</span>;              <span class="comment">-- 目的寄存器</span></span><br><span class="line">            data : <span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>)  <span class="comment">-- 数据总线   </span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">architecture</span> behavioral <span class="keyword">of</span> RN <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> Rdata <span class="keyword">is</span> <span class="keyword">array</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>) <span class="keyword">of</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);</span><br><span class="line"><span class="keyword">signal</span> RDD:Rdata;</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">process</span>(clk_RN)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(rising_edge(clk_RN) <span class="keyword">and</span> RN_EN=<span class="string">&#x27;0&#x27;</span>) <span class="keyword">then</span></span><br><span class="line">            <span class="keyword">if</span> RDRi=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span> data&lt;=RDD(conv_integer(RS));</span><br><span class="line">            <span class="keyword">elsif</span> WRRi=<span class="string">&#x27;1&#x27;</span> <span class="keyword">then</span> RDD(conv_integer(RD))&lt;=data;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;  </span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<h5 id="6-数据存储器RAM设计"><a href="#6-数据存储器RAM设计" class="headerlink" title="6. 数据存储器RAM设计"></a>6. 数据存储器RAM设计</h5><img src="https://s2.loli.net/2024/05/15/NksKWReoYTBgmxV.png" alt="image-20240515190642425" style="zoom:50%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- RAM功能分析</span></span><br><span class="line"><span class="number">1</span>. 数据存储功能</span><br><span class="line"><span class="number">2</span>. 数据读写功能</span><br><span class="line"><span class="keyword">entity</span> RAM_m <span class="keyword">is</span></span><br><span class="line"><span class="keyword">Port</span> ( </span><br><span class="line">        clk_RAM: <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        n_reset: <span class="keyword">in</span> <span class="built_in">std_logic</span>;</span><br><span class="line">        RAM_CS: <span class="keyword">in</span> <span class="built_in">std_logic</span>; </span><br><span class="line">        nRAM_EN: <span class="keyword">in</span> <span class="built_in">std_logic</span>;   <span class="comment">-- RAM输出使能信号</span></span><br><span class="line">        wr_nRD: <span class="keyword">in</span> <span class="built_in">std_logic</span>;    <span class="comment">-- 读写控制，高电平写有效，低电平读有效</span></span><br><span class="line">        AR: <span class="keyword">in</span> <span class="built_in">std_logic_vector</span>(<span class="number">6</span> <span class="keyword">downto</span> <span class="number">0</span>);  <span class="comment">-- RAM地址信号</span></span><br><span class="line">        data:<span class="keyword">inout</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);   <span class="comment">-- 数据总线   </span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">end</span> RAM_m;</span><br><span class="line"><span class="keyword">architecture</span> Behavioral <span class="keyword">of</span> RAM_m <span class="keyword">is</span></span><br><span class="line"><span class="keyword">type</span> max <span class="keyword">is</span> <span class="keyword">array</span>(<span class="built_in">integer</span> <span class="keyword">range</span>&lt;&gt;) <span class="keyword">of</span> <span class="built_in">std_logic_vector</span>(<span class="number">7</span> <span class="keyword">downto</span> <span class="number">0</span>);         <span class="comment">--定义数据类型</span></span><br><span class="line"><span class="keyword">signal</span> tmp: max(<span class="number">0</span> <span class="keyword">to</span> <span class="number">2</span>**<span class="number">7</span>-<span class="number">1</span>);       <span class="comment">--定义ram空间</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line"><span class="keyword">process</span>(clk_RAM)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(clk_RAM<span class="symbol">&#x27;event</span> <span class="keyword">and</span> clk_RAM = <span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">        <span class="keyword">if</span>(n_reset = <span class="string">&#x27;0&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">            data &lt;= <span class="string">&quot;00000000&quot;</span>;    </span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">              <span class="comment">-- 读数据</span></span><br><span class="line">            <span class="keyword">if</span>(RAM_CS = <span class="string">&#x27;1&#x27;</span><span class="keyword">and</span> wr_nRD = <span class="string">&#x27;0&#x27;</span> <span class="keyword">and</span> nRAM_EN = <span class="string">&#x27;0&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">                data &lt;= tmp(conv_integer(AR)); </span><br><span class="line">              <span class="comment">-- 写数据</span></span><br><span class="line">            <span class="keyword">elsif</span>(RAM_CS = <span class="string">&#x27;1&#x27;</span> <span class="keyword">and</span> wr_nRD = <span class="string">&#x27;1&#x27;</span>)<span class="keyword">then</span></span><br><span class="line">                tmp(conv_integer(AR)) &lt;= data;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line">    <span class="keyword">end</span> <span class="keyword">if</span>;</span><br><span class="line"><span class="keyword">end</span> <span class="keyword">process</span>;</span><br><span class="line"><span class="keyword">end</span> Behavioral;</span><br></pre></td></tr></table></figure>

<h5 id="7-堆栈指针SP设计"><a href="#7-堆栈指针SP设计" class="headerlink" title="7. 堆栈指针SP设计"></a>7. 堆栈指针SP设计</h5><img src="https://s2.loli.net/2024/05/15/gvhXy6LOWa4UMEY.png" alt="image-20240515191510723" style="zoom:50%;" />

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">-- SP功能分析</span></span><br><span class="line"><span class="number">1</span>. 数据存储功能</span><br><span class="line"><span class="number">2</span>. 加<span class="number">1</span>功能：出栈</span><br><span class="line"><span class="number">3</span>. 减<span class="number">1</span>功能：压栈</span><br></pre></td></tr></table></figure>

<img src="https://s2.loli.net/2024/05/15/9DXSIn4OKpmt51Z.png" alt="image-20240515191844529" style="zoom:80%;" />

<img src="https://s2.loli.net/2024/05/15/6XcenC59ZmxWD3A.png" alt="image-20240515191910603" style="zoom:50%;" />

<h5 id="8-IO端口设计"><a href="#8-IO端口设计" class="headerlink" title="8. IO端口设计"></a>8. IO端口设计</h5><img src="https://s2.loli.net/2024/05/15/1ebMNHPuyhAFfvw.png" alt="image-20240515191958392" style="zoom:50%;" />

<img src="https://s2.loli.net/2024/05/15/GF2cob13viACeDx.png" alt="image-20240515192155118" style="zoom:67%;" />

<img src="https://s2.loli.net/2024/05/15/VktJeTy8BE5PFqW.png" alt="image-20240515192227119" style="zoom:50%;" />







<img src="https://s2.loli.net/2024/05/15/vqjw42Gpm9TObgN.png" alt="image-20240515205158203" style="zoom:33%;" />

<img src="../AppData/Roaming/Typora/typora-user-images/image-20240515205219468.png" alt="image-20240515205219468" style="zoom:33%;" />

<img src="https://s2.loli.net/2024/05/15/jAu5VSG9JX6HR47.png" alt="image-20240515205459057" style="zoom:33%;" />

<img src="https://s2.loli.net/2024/05/15/2FzxfHIiPBZypU8.png" alt="image-20240515205514062" style="zoom:37%;" />
</div><div class="article-licensing box"><div class="licensing-title"><p>SOC微体系结构设计</p><p><a href="https://jiaweihu-xdu.github.io/collaboration/soc复习/">https://jiaweihu-xdu.github.io/collaboration/soc复习/</a></p></div><div class="licensing-meta level is-mobile"><div class="level-left"><div class="level-item is-narrow"><div><h6>Author</h6><p>Jiawei Hu</p></div></div><div class="level-item is-narrow"><div><h6>Posted on</h6><p>2024-05-26</p></div></div><div class="level-item is-narrow"><div><h6>Updated on</h6><p>2024-05-26</p></div></div><div class="level-item is-narrow"><div><h6>Licensed under</h6><p><a class="icons" rel="noopener" target="_blank" title="Creative Commons" href="https://creativecommons.org/"><i class="icon fab fa-creative-commons"></i></a><a class="icons" rel="noopener" target="_blank" title="Attribution" href="https://creativecommons.org/licenses/by/4.0/"><i class="icon fab fa-creative-commons-by"></i></a><a class="icons" rel="noopener" target="_blank" title="Noncommercial" href="https://creativecommons.org/licenses/by-nc/4.0/"><i class="icon fab fa-creative-commons-nc"></i></a></p></div></div></div></div></div><hr style="height:1px;margin:1rem 0"><div class="level is-mobile is-flex"></div><div class="sharethis-inline-share-buttons"></div><script src="https://platform-api.sharethis.com/js/sharethis.js#property=64ad5faad2ddeb0019614bc5&amp;product=inline-share-buttons&amp;source=platform" defer></script></article></div><div class="card"><div class="card-content"><h3 class="menu-label has-text-centered">Like this article? Support the author with</h3><div class="buttons is-centered"><a class="button donate" data-type="alipay"><span class="icon is-small"><i class="fab fa-alipay"></i></span><span>Alipay</span><span class="qrcode"><img src="/img/alipay.png" alt="Alipay"></span></a><a class="button donate" data-type="wechat"><span class="icon is-small"><i class="fab fa-weixin"></i></span><span>Wechat</span><span class="qrcode"><img src="/img/wechat.png" alt="Wechat"></span></a><a class="button donate" href="https://www.buymeacoffee.com/DustValor" target="_blank" rel="noopener" data-type="buymeacoffee"><span class="icon is-small"><i class="fas fa-coffee"></i></span><span>Buy me a coffee</span></a></div></div></div><nav class="post-navigation mt-4 level is-mobile"><div class="level-end"><a class="article-nav-next level level-item link-muted" href="/blog/Typora%E5%B8%B8%E7%94%A8%E8%AF%AD%E6%B3%95%E6%95%B4%E7%90%86/"><span class="level-item">Common syntax for Typroa</span><i class="level-item fas fa-chevron-right"></i></a></div></nav><div class="card"><div class="card-content"><h3 class="title is-5">Comments</h3><div id="disqus_thread"><noscript>Please enable JavaScript to view the <a target="_blank" rel="noopener" href="//disqus.com/?ref_noscript">comments powered by Disqus.</a></noscript></div><script>var disqus_config = function () {
            this.page.url = 'https://jiaweihu-xdu.github.io/collaboration/soc%E5%A4%8D%E4%B9%A0/';
            this.page.identifier = 'collaboration/soc复习/';
        };
        (function() {
            var d = document, s = d.createElement('script');  
            s.src = '//' + 'eblog-5' + '.disqus.com/embed.js';
            s.setAttribute('data-timestamp', +new Date());
            (d.head || d.body).appendChild(s);
        })();</script></div></div></div><div class="column column-left is-4-tablet is-4-desktop is-3-widescreen  order-1"><div class="card widget" data-type="profile"><div class="card-content"><nav class="level"><div class="level-item has-text-centered flex-shrink-1"><div><figure class="image is-96x96 mx-auto mb-2"><img class="avatar is-rounded" src="/img/avatar.jpg" alt="Jiawei Hu"></figure><p class="title is-size-4 is-block" style="line-height: 'inherit'; font-family: Times New Roman">Jiawei Hu</p><p style="white-space: pre-line; font-style: italic; font-family: Times New Roman; margin-bottom: 0.50rem; font-size: 1.0em">Computer Science
Machine Learning
</p><p class="is-size-5 is-flex justify-content-center" style="font-family: Times New Roman"><i class="fas fa-map-marker-alt mr-1"></i><span>Xidian University, China</span></p></div></div></nav><nav class="level menu-list is-mobile" style="margin-bottom:1rem"><a class="level-item has-text-centered is-marginless" href="/archives"><div><p class="heading">Posts</p><div><p class="title">33</p></div></div></a><a class="level-item has-text-centered is-marginless" href="/categories"><div><p class="heading">Categories</p><div><p class="title">6</p></div></div></a><a class="level-item has-text-centered is-marginless" href="/tags"><div><p class="heading">Tags</p><div><p class="title">23</p></div></div></a></nav><div class="level"><a class="level-item button is-primary is-rounded" href="https://github.com/JiaweiHu-XDU" target="_blank" rel="noopener"><i class="fab fa-github"></i>  Follow</a></div><div class="level is-mobile is-multiline"><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Github" href="https://github.com/JiaweiHu-XDU"><i class="fab fa-github"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Cnblog" href="https://www.cnblogs.com/MarkStiff/"><i class="fa-brands fa-blogger"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Notion" href="https://zhihaoli.notion.site/"><i class="fa-solid fa-desktop"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="Email" href="mailto:jiaweihu_xdu@163.com"><i class="fa-solid fa-envelope"></i></a><a class="level-item button is-transparent is-marginless" target="_blank" rel="noopener" title="QQ" href="tencent://AddContact/?fromId=45&amp;fromSubId=1&amp;subcmd=all&amp;uin=1444980878&amp;website=www.oicqzone.com"><i class="fab fa-qq"></i></a></div></div></div><div class="card widget" id="toc" data-type="toc"><div class="card-content"><div class="menu"><h3 class="menu-label">Catalogue</h3><ul class="menu-list"><li><a class="level is-mobile" href="#8时钟分频电路"><span class="level-left"><span class="level-item">1</span><span class="level-item">8时钟分频电路</span></span></a></li><li><a class="level is-mobile" href="#串行进位加法器"><span class="level-left"><span class="level-item">2</span><span class="level-item">串行进位加法器</span></span></a></li><li><a class="level is-mobile" href="#并行进位加法器"><span class="level-left"><span class="level-item">3</span><span class="level-item">并行进位加法器</span></span></a></li><li><a class="level is-mobile" href="#有限状态机"><span class="level-left"><span class="level-item">4</span><span class="level-item">有限状态机</span></span></a></li><li><a class="level is-mobile" href="#组合逻辑电路设计"><span class="level-left"><span class="level-item">5</span><span class="level-item">组合逻辑电路设计</span></span></a></li><li><a class="level is-mobile" href="#存储器"><span class="level-left"><span class="level-item">6</span><span class="level-item">存储器</span></span></a></li><li><a class="level is-mobile" href="#CPU设计"><span class="level-left"><span class="level-item">7</span><span class="level-item">CPU设计</span></span></a><ul class="menu-list"><li><a class="level is-mobile" href="#8-IO端口设计"><span class="level-left"><span class="level-item">7.1</span><span class="level-item">8. IO端口设计</span></span></a></li></ul></li></ul></div></div><style>#toc .menu-list > li > a.is-active + .menu-list { display: block; }#toc .menu-list > li > a + .menu-list { display: none; }</style><script src="/js/toc.js" defer></script></div><div class="card widget" data-type="categories"><div class="card-content"><div class="menu"><h3 class="menu-label">Categories</h3><ul class="menu-list"><li><a class="level is-mobile" href="/blog/"><span class="level-start"><span class="level-item">blog</span></span><span class="level-end"><span class="level-item tag">11</span></span></a></li><li><a class="level is-mobile" href="/collaboration/"><span class="level-start"><span class="level-item">collaboration</span></span><span class="level-end"><span class="level-item tag">8</span></span></a></li><li><a class="level is-mobile" href="/knowledge/"><span class="level-start"><span class="level-item">knowledge</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/life/"><span class="level-start"><span class="level-item">life</span></span><span class="level-end"><span class="level-item tag">2</span></span></a></li><li><a class="level is-mobile" href="/projects/"><span class="level-start"><span class="level-item">projects</span></span><span class="level-end"><span class="level-item tag">3</span></span></a></li><li><a class="level is-mobile" href="/readings/"><span class="level-start"><span class="level-item">readings</span></span><span class="level-end"><span class="level-item tag">7</span></span></a></li></ul></div></div></div><div class="card widget" data-type="tags"><div class="card-content"><div class="menu"><h3 class="menu-label">Tags</h3><div class="field is-grouped is-grouped-multiline"><div class="control"><a class="tags has-addons" href="/tags/Collaboration-Project/"><span class="tag">Collaboration Project</span><span class="tag">7</span></a></div><div class="control"><a class="tags has-addons" href="/tags/College-Life/"><span class="tag">College Life</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Computer-Network/"><span class="tag">Computer Network</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Computer-Principle/"><span class="tag">Computer Principle</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Computer-Vision/"><span class="tag">Computer Vision</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Data-Visualization/"><span class="tag">Data Visualization</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Deep-Learning/"><span class="tag">Deep Learning</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Deep-Reinforcement-Learning/"><span class="tag">Deep Reinforcement Learning</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Eletromagnetic-B%E6%B5%8B/"><span class="tag">Eletromagnetic B测</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Eletromagnetic-Physics/"><span class="tag">Eletromagnetic Physics</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Embedded-System/"><span class="tag">Embedded System</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Health/"><span class="tag">Health</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Hexo/"><span class="tag">Hexo</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Life-Knowledge/"><span class="tag">Life Knowledge</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Life-Wisdom/"><span class="tag">Life Wisdom</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Literature-Survey/"><span class="tag">Literature Survey</span><span class="tag">3</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Machine-Learning/"><span class="tag">Machine Learning</span><span class="tag">2</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Mathematical-Modeling/"><span class="tag">Mathematical Modeling</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Microcomputer/"><span class="tag">Microcomputer</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/OpenSSL/"><span class="tag">OpenSSL</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Professional-Knowledge/"><span class="tag">Professional Knowledge</span><span class="tag">1</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Project-Tools/"><span class="tag">Project Tools</span><span class="tag">4</span></a></div><div class="control"><a class="tags has-addons" href="/tags/Reinforcement-Learning/"><span class="tag">Reinforcement Learning</span><span class="tag">1</span></a></div></div></div></div></div></div><!--!--></div></div></section><footer class="footer"><div class="container"><div class="level"><div class="level-start"><a class="footer-logo is-block mb-2" href="/"><img src="/img/logo.png" alt="Jiawei Hu - Jiawei Hu&#039;s Blog" height="28"></a><p class="is-size-7"><span>&copy; 2023-2024 Jiawei Hu</span>  Powered by <a href="https://hexo.io/" target="_blank" rel="noopener">Hexo</a> &amp; <a href="https://github.com/ppoffice/hexo-theme-icarus" target="_blank" rel="noopener">Icarus</a><br><span id="busuanzi_container_site_uv"><span id="busuanzi_container_site_uv">Site UV: <span id="busuanzi_value_site_uv"></span></span>   <span id="busuanzi_container_site_pv">Site PV: <span id="busuanzi_value_site_pv"></span></span></span></p><p class="is-size-7"> </p></div><div class="level-end"><div class="field has-addons"><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Creative Commons" href="https://creativecommons.org/"><i class="fab fa-creative-commons"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="Attribution 4.0 International" href="https://creativecommons.org/licenses/by/4.0/"><i class="fab fa-creative-commons-by"></i></a></p><p class="control"><a class="button is-transparent is-large" target="_blank" rel="noopener" title="GitHub" href="https://github.com/jiaweiHu-XDU/jiaweiHu-XDU.github.io"><i class="fab fa-github"></i></a></p></div></div></div></div></footer><script src="https://cdnjs.cloudflare.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/moment.js/2.22.2/moment-with-locales.min.js"></script><script src="https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.4/clipboard.min.js" defer></script><script>moment.locale("en");</script><script>var IcarusThemeSettings = {
            article: {
                highlight: {
                    clipboard: true,
                    fold: 'unfolded'
                }
            }
        };</script><script src="/js/column.js"></script><script src="/js/animation.js"></script><a id="back-to-top" title="Back to top" href="javascript:;"><i class="fas fa-chevron-up"></i></a><script src="/js/back_to_top.js" defer></script><!--!--><script src="https://cdnjs.cloudflare.com/ajax/libs/lightgallery/1.10.0/js/lightgallery.min.js" defer></script><script src="https://cdnjs.cloudflare.com/ajax/libs/justifiedGallery/3.8.1/js/jquery.justifiedGallery.min.js" defer></script><script>window.addEventListener("load", () => {
            if (typeof $.fn.lightGallery === 'function') {
                $('.article').lightGallery({ selector: '.gallery-item' });
            }
            if (typeof $.fn.justifiedGallery === 'function') {
                if ($('.justified-gallery > p > .gallery-item').length) {
                    $('.justified-gallery > p > .gallery-item').unwrap();
                }
                $('.justified-gallery').justifiedGallery();
            }
        });</script><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.15.1/katex.min.css"><script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.15.1/katex.min.js" defer></script><script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.15.1/contrib/auto-render.min.js" defer></script><script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.15.1/contrib/mhchem.min.js" defer></script><script>window.addEventListener("load", function() {
            document.querySelectorAll('[role="article"] > .content').forEach(function(element) {
                renderMathInElement(element);
            });
        });</script><script type="text/x-mathjax-config">MathJax.Hub.Config({
            'HTML-CSS': {
                matchFontHeight: false
            },
            SVG: {
                matchFontHeight: false
            },
            CommonHTML: {
                matchFontHeight: false
            },
            tex2jax: {
                inlineMath: [
                    ['$','$'],
                    ['\\(','\\)']
                ]
            }
        });</script><script src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.9/MathJax.js?config=TeX-MML-AM_CHTML" defer></script><!--!--><script src="/js/main.js" defer></script><script src="/js/night.js" defer></script><div class="searchbox"><div class="searchbox-container"><div class="searchbox-header"><div class="searchbox-input-container"><input class="searchbox-input" type="text" placeholder="Type something..."></div><a class="searchbox-close" href="javascript:;">×</a></div><div class="searchbox-body"></div></div></div><script src="/js/insight.js" defer></script><script>document.addEventListener('DOMContentLoaded', function () {
            loadInsight({"contentUrl":"/content.json"}, {"hint":"Type something...","untitled":"(Untitled)","posts":"Posts","pages":"Pages","categories":"Categories","tags":"Tags"});
        });</script><div id="dark" onclick="switchDarkMode()"></div><script type="text/javascript" src="/js/universe.js"></script></body></html>