// Seed: 570213246
module module_0 ();
  wire  id_1;
  logic id_2;
  ;
  wire id_3;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wand id_3,
    input tri1 id_4,
    input wire id_5,
    output logic id_6,
    input wor id_7,
    input tri1 id_8,
    input wire id_9,
    input supply0 id_10,
    input wand id_11,
    input tri1 id_12
);
  assign id_0 = -1;
  initial release id_0;
  assign id_6 = id_1;
  assign id_0 = (-1);
  module_0 modCall_1 ();
  always @(posedge id_11) id_6 = id_5;
  initial begin : LABEL_0
    id_6 <= -1;
  end
endmodule
