 5-stage pipelined processor with RISC-like instruction set architecture written with vhdl
