<?xml version="1.0" encoding="utf-8"?><feed xmlns="http://www.w3.org/2005/Atom" ><generator uri="https://jekyllrb.com/" version="4.3.2">Jekyll</generator><link href="https://ucd-aseec.github.io/aseec-lab-website/feed.xml" rel="self" type="application/atom+xml" /><link href="https://ucd-aseec.github.io/aseec-lab-website/" rel="alternate" type="text/html" /><updated>2026-02-19T05:54:16+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/feed.xml</id><title type="html">ASEEC Lab</title><subtitle>The ASIC group at UC Davis’s ASEEC Lab, led by Dr. Houman Homayoun, explores practical machine-learning methods—particularly reinforcement learning (RL) and large language models (LLMs)—to advance hardware design, security, and verification. Our work augments and automates traditional EDA methodologies to deliver more robust, efficient, and secure systems.</subtitle><entry><title type="html">AI in Chip Design</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/ai-in-chip-design.html" rel="alternate" type="text/html" title="AI in Chip Design" /><published>2025-02-18T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/ai-in-chip-design</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/ai-in-chip-design.html"><![CDATA[<p>Exploring how artificial intelligence and machine learning are transforming chip design. Topics include ML-driven floorplanning, reinforcement learning for placement and routing, AI-assisted verification, LLM-based RTL generation, and intelligent design space exploration for EDA workflows.</p>]]></content><author><name></name></author><category term="ai-in-chip-design" /><summary type="html"><![CDATA[Exploring how artificial intelligence and machine learning are transforming chip design. Topics include ML-driven floorplanning, reinforcement learning for placement and routing, AI-assisted verification, LLM-based RTL generation, and intelligent design space exploration for EDA workflows.]]></summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" /><media:content medium="image" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">ASIC Design Flow</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/asic-design-flow.html" rel="alternate" type="text/html" title="ASIC Design Flow" /><published>2025-02-18T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/asic-design-flow</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/asic-design-flow.html"><![CDATA[<p>An overview of the ASIC design flow, from specification and RTL design through synthesis, place-and-route, verification, and tape-out. This post covers the key stages, tools, and methodologies used in modern application-specific integrated circuit development.</p>]]></content><author><name></name></author><category term="asic-design-flow" /><summary type="html"><![CDATA[An overview of the ASIC design flow, from specification and RTL design through synthesis, place-and-route, verification, and tape-out. This post covers the key stages, tools, and methodologies used in modern application-specific integrated circuit development.]]></summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" /><media:content medium="image" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">Hardware Security</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-security.html" rel="alternate" type="text/html" title="Hardware Security" /><published>2025-02-18T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-security</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-security.html"><![CDATA[<p>An introduction to hardware security challenges and solutions in modern chip design. Topics include side-channel attacks, fault injection, IP protection, secure boot, physically unclonable functions (PUFs), and design-for-trust methodologies.</p>]]></content><author><name></name></author><category term="hardware-security" /><summary type="html"><![CDATA[An introduction to hardware security challenges and solutions in modern chip design. Topics include side-channel attacks, fault injection, IP protection, secure boot, physically unclonable functions (PUFs), and design-for-trust methodologies.]]></summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" /><media:content medium="image" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">Hardware Trojans</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-trojans.html" rel="alternate" type="text/html" title="Hardware Trojans" /><published>2025-02-18T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-trojans</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2025/02/18/hardware-trojans.html"><![CDATA[<p>A deep dive into hardware Trojans — malicious modifications to integrated circuits that can compromise security, leak information, or cause denial of service. This post covers Trojan taxonomy, insertion methods, detection techniques, and prevention strategies in the IC supply chain.</p>]]></content><author><name></name></author><category term="hardware-trojans" /><summary type="html"><![CDATA[A deep dive into hardware Trojans — malicious modifications to integrated circuits that can compromise security, leak information, or cause denial of service. This post covers Trojan taxonomy, insertion methods, detection techniques, and prevention strategies in the IC supply chain.]]></summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" /><media:content medium="image" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">Example post 3</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2023/02/23/example-post-3.html" rel="alternate" type="text/html" title="Example post 3" /><published>2023-02-23T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2023/02/23/example-post-3</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2023/02/23/example-post-3.html"><![CDATA[<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.</p>]]></content><author><name>john-doe</name></author><category term="biology," /><category term="medicine" /><summary type="html"><![CDATA[Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.]]></summary><media:thumbnail xmlns:media="http://search.yahoo.com/mrss/" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" /><media:content medium="image" url="https://ucd-aseec.github.io/aseec-lab-website/images/photo.jpg" xmlns:media="http://search.yahoo.com/mrss/" /></entry><entry><title type="html">Example post 2</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2021/09/30/example-post-2.html" rel="alternate" type="text/html" title="Example post 2" /><published>2021-09-30T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2021/09/30/example-post-2</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2021/09/30/example-post-2.html"><![CDATA[<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.</p>]]></content><author><name>jane-smith</name></author><summary type="html"><![CDATA[Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.]]></summary></entry><entry><title type="html">Example post 1</title><link href="https://ucd-aseec.github.io/aseec-lab-website/2019/01/07/example-post-1.html" rel="alternate" type="text/html" title="Example post 1" /><published>2019-01-07T00:00:00+00:00</published><updated>2026-02-19T05:51:46+00:00</updated><id>https://ucd-aseec.github.io/aseec-lab-website/2019/01/07/example-post-1</id><content type="html" xml:base="https://ucd-aseec.github.io/aseec-lab-website/2019/01/07/example-post-1.html"><![CDATA[<p>Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.</p>]]></content><author><name>sarah-johnson</name></author><category term="biology" /><category term="medicine" /><category term="big data" /><summary type="html"><![CDATA[Lorem ipsum dolor sit amet, consectetur adipiscing elit, sed do eiusmod tempor incididunt ut labore et dolore magna aliqua.]]></summary></entry></feed>