# SystemVerilog_Verification_Projects
This repository contains verification projects based on system verilog class based layerd testbench environment.

## Table of contents
| Sr. No | EDAPlayground Link | Github |
| --- | ---- | ---- |
| 1 | https://edaplayground.com/x/auXT | [DFF](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/DFF)                                |
| 2 | https://edaplayground.com/x/jzHv | [FIFO](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/FIFO)                                |
| 3 | https://edaplayground.com/x/fVna | [UART](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/UART)                                |
| 4 | https://edaplayground.com/x/VfM9 | [Simple_i2c](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/Simple_i2c)                                |
| 5 | https://edaplayground.com/x/SbDg | [APB_RAM](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/APB_RAM)                                |
| 6 | https://edaplayground.com/x/Cn62 | [Wishbone_Memory](https://github.com/AYYAZmayo/SystemVerilog_Verification_Projects/tree/main/Wishbone_memory)                                |
