{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744638140536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744638140543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 14 21:42:19 2025 " "Processing started: Mon Apr 14 21:42:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744638140543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638140543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638140543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744638140817 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744638140817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "../code/timer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/number_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/number_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 number_display " "Found entity 1: number_display" {  } { { "../code/number_display.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/number_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/counter_m.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/counter_m.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_M " "Found entity 1: counter_M" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/counter_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HOUR hour clock.v(3) " "Verilog HDL Declaration information at clock.v(3): object \"HOUR\" differs only in case from object \"hour\" in the same scope" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1744638145892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../code/clk_div.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clk_div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a_study/aaa-daerxia/ic/experiment/4.7/clock/code/bcd_displayer.v 1 1 " "Found 1 design units, including 1 entities, in source file /a_study/aaa-daerxia/ic/experiment/4.7/clock/code/bcd_displayer.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_displayer " "Found entity 1: bcd_displayer" {  } { { "../code/bcd_displayer.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/bcd_displayer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744638145896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638145896 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744638145921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:sec " "Elaborating entity \"timer\" for hierarchy \"timer:sec\"" {  } { { "../code/clock.v" "sec" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div timer:sec\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"timer:sec\|clk_div:u_clk_div\"" {  } { { "../code/timer.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M timer:sec\|counter_M:u_counter " "Elaborating entity \"counter_M\" for hierarchy \"timer:sec\|counter_M:u_counter\"" {  } { { "../code/timer.v" "u_counter" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145940 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter_M.v(18) " "Verilog HDL assignment warning at counter_M.v(18): truncated value with size 32 to match size of target (5)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/counter_M.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744638145940 "|clock|timer:sec|counter_M:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_displayer timer:sec\|bcd_displayer:u_displayer " "Elaborating entity \"bcd_displayer\" for hierarchy \"timer:sec\|bcd_displayer:u_displayer\"" {  } { { "../code/timer.v" "u_displayer" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd timer:sec\|bcd_displayer:u_displayer\|bin2bcd:u_bin2bcd " "Elaborating entity \"bin2bcd\" for hierarchy \"timer:sec\|bcd_displayer:u_displayer\|bin2bcd:u_bin2bcd\"" {  } { { "../code/bcd_displayer.v" "u_bin2bcd" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/bcd_displayer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 bin2bcd.v(16) " "Verilog HDL assignment warning at bin2bcd.v(16): truncated value with size 5 to match size of target (4)" {  } { { "../code/bin2bcd.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/bin2bcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744638145943 "|clock|timer:sec|bcd_displayer:u_displayer|bin2bcd:u_bin2bcd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "number_display timer:sec\|bcd_displayer:u_displayer\|number_display:gen_display\[0\].u_number_display " "Elaborating entity \"number_display\" for hierarchy \"timer:sec\|bcd_displayer:u_displayer\|number_display:gen_display\[0\].u_number_display\"" {  } { { "../code/bcd_displayer.v" "gen_display\[0\].u_number_display" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/bcd_displayer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:min " "Elaborating entity \"timer\" for hierarchy \"timer:min\"" {  } { { "../code/clock.v" "min" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div timer:min\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"timer:min\|clk_div:u_clk_div\"" {  } { { "../code/timer.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M timer:min\|counter_M:u_counter " "Elaborating entity \"counter_M\" for hierarchy \"timer:min\|counter_M:u_counter\"" {  } { { "../code/timer.v" "u_counter" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145950 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter_M.v(18) " "Verilog HDL assignment warning at counter_M.v(18): truncated value with size 32 to match size of target (4)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/counter_M.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744638145950 "|clock|timer:min|counter_M:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:hour " "Elaborating entity \"timer\" for hierarchy \"timer:hour\"" {  } { { "../code/clock.v" "hour" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div timer:hour\|clk_div:u_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"timer:hour\|clk_div:u_clk_div\"" {  } { { "../code/timer.v" "u_clk_div" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_M timer:hour\|counter_M:u_counter " "Elaborating entity \"counter_M\" for hierarchy \"timer:hour\|counter_M:u_counter\"" {  } { { "../code/timer.v" "u_counter" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638145961 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_M.v(18) " "Verilog HDL assignment warning at counter_M.v(18): truncated value with size 32 to match size of target (3)" {  } { { "../code/counter_M.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/counter_M.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744638145962 "|clock|timer:hour|counter_M:u_counter"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:hour\|counter\[7\] " "Net \"timer:hour\|counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:hour\|counter\[6\] " "Net \"timer:hour\|counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:hour\|counter\[5\] " "Net \"timer:hour\|counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:hour\|counter\[4\] " "Net \"timer:hour\|counter\[4\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[4\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:hour\|counter\[3\] " "Net \"timer:hour\|counter\[3\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[3\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1744638145980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:min\|counter\[7\] " "Net \"timer:min\|counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:min\|counter\[6\] " "Net \"timer:min\|counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:min\|counter\[5\] " "Net \"timer:min\|counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:min\|counter\[4\] " "Net \"timer:min\|counter\[4\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[4\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145980 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1744638145980 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:sec\|counter\[7\] " "Net \"timer:sec\|counter\[7\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[7\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145981 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:sec\|counter\[6\] " "Net \"timer:sec\|counter\[6\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[6\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145981 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "timer:sec\|counter\[5\] " "Net \"timer:sec\|counter\[5\]\" is missing source, defaulting to GND" {  } { { "../code/timer.v" "counter\[5\]" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/timer.v" 21 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1744638145981 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1744638145981 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1744638146374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1744638146427 "|clock|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1744638146427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744638146483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/project/output_files/clock.map.smsg " "Generated suppressed messages file D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/project/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638146821 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744638146911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744638146911 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../code/clock.v" "" { Text "D:/A_study/AAA-DaErXia/IC/experiment/4.7/clock/code/clock.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1744638146949 "|clock|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1744638146949 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "168 " "Implemented 168 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744638146949 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744638146949 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744638146949 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744638146949 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744638146964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 14 21:42:26 2025 " "Processing ended: Mon Apr 14 21:42:26 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744638146964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744638146964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744638146964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744638146964 ""}
