Release 7.1.04i - netgen H.42
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

Command Line: netgen -rpw 100 -ar Structure -xon true -w -ofmt vhdl -sim
sincos.nga sincos_timesim.vhd  

Reading design 'sincos.nga' ...
Flattening design ...
Processing design ... 
  Preping design's networks ...
  Preping design's macros ...
Writing VHDL netlist 'sincos_timesim.vhd' ...
Writing VHDL SDF file 'sincos_timesim.sdf' ...
INFO:NetListWriters:635 - The generated VHDL netlist contains Xilinx SIMPRIM
   simulation primitives and has to be used with SIMPRIM library for correct
   compilation and simulation. 
Number of warnings: 0
Number of info messages: 1
Total memory usage is 44316 kilobytes
