--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri May 13 23:02:04 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     main
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets clk133]
            1083 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 989.340ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_77__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             lcd_sender_payload_i__i8  (to clk133 +)

   Delay:                  10.401ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.401ns data_path count_77__i9 to lcd_sender_payload_i__i8 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.340ns

 Path Details: count_77__i9 to lcd_sender_payload_i__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_77__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_6
Route         1   e 0.788                                  n631
LUT4        ---     0.448              A to Z              i1_4_lut_adj_5
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         2   e 0.954                                  n630
LUT4        ---     0.448              C to Z              i322_4_lut_rep_7
Route        32   e 1.703                                  clk133_enable_20
LUT4        ---     0.448              A to Z              i427_2_lut
Route         8   e 1.287                                  clk133_enable_27
                  --------
                   10.401  (29.7% logic, 70.3% route), 7 logic levels.


Passed:  The following path meets requirements by 989.340ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_77__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             lcd_sender_payload_i__i7  (to clk133 +)

   Delay:                  10.401ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.401ns data_path count_77__i9 to lcd_sender_payload_i__i7 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.340ns

 Path Details: count_77__i9 to lcd_sender_payload_i__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_77__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_6
Route         1   e 0.788                                  n631
LUT4        ---     0.448              A to Z              i1_4_lut_adj_5
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         2   e 0.954                                  n630
LUT4        ---     0.448              C to Z              i322_4_lut_rep_7
Route        32   e 1.703                                  clk133_enable_20
LUT4        ---     0.448              A to Z              i427_2_lut
Route         8   e 1.287                                  clk133_enable_27
                  --------
                   10.401  (29.7% logic, 70.3% route), 7 logic levels.


Passed:  The following path meets requirements by 989.340ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             count_77__i9  (from clk133 +)
   Destination:    FD1P3AX    SP             lcd_sender_payload_i__i6  (to clk133 +)

   Delay:                  10.401ns  (29.7% logic, 70.3% route), 7 logic levels.

 Constraint Details:

     10.401ns data_path count_77__i9 to lcd_sender_payload_i__i6 meets
    1000.000ns delay constraint less
      0.259ns LCE_S requirement (totaling 999.741ns) by 989.340ns

 Path Details: count_77__i9 to lcd_sender_payload_i__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              count_77__i9 (from clk133)
Route         2   e 1.002                                  count[9]
LUT4        ---     0.448              A to Z              i2_4_lut_adj_6
Route         1   e 0.788                                  n631
LUT4        ---     0.448              A to Z              i1_4_lut_adj_5
Route         1   e 0.788                                  n4
LUT4        ---     0.448              D to Z              i1_4_lut
Route         1   e 0.788                                  n5
LUT4        ---     0.448              B to Z              i2_4_lut
Route         2   e 0.954                                  n630
LUT4        ---     0.448              C to Z              i322_4_lut_rep_7
Route        32   e 1.703                                  clk133_enable_20
LUT4        ---     0.448              A to Z              i427_2_lut
Route         8   e 1.287                                  clk133_enable_27
                  --------
                   10.401  (29.7% logic, 70.3% route), 7 logic levels.

Report: 10.660 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk133]                  |  1000.000 ns|    10.660 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1083 paths, 110 nets, and 262 connections (91.3% coverage)


Peak memory: 76877824 bytes, TRCE: 2347008 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
