* ******************************************************************************

* iCEcube Report

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:24:17

* File Generated:     Jan 10 2022 22:37:17

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 2 seconds

Device Info:
------------
    Device Family: iCE40UP
    Device:        iCE40UP5K
    Package:       UWG30

Design statistics:
------------------
    FFs:                  389
    LUTs:                 1213
    RAMs:                 0
    IOBs:                 4
    GBs:                  6
    PLLs:                 0
    Warm Boots:           0
    SPIs:                 0
    I2Cs:                 0
    HFOSCs:               0
    LFOSCs:               0
    RGBA_DRVs:            1
    LEDDA_IPs:            0
    DSPs:                 0
    SPRAMs:               0
    FILTER_50NSs:         0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1216/5280
        Combinational Logic Cells: 827      out of   5280      15.6629%
        Sequential Logic Cells:    389      out of   5280      7.36742%
        Logic Tiles:               203      out of   660       30.7576%
    Registers: 
        Logic Registers:           389      out of   5280      7.36742%
        IO Registers:              0        out of   480       0
    Block RAMs:                    0        out of   30        0%
    Warm Boots:                    0        out of   1         0%
    SPIs:                          0        out of   2         0%
    I2Cs:                          0        out of   2         0%
    HFOSCs:                        0        out of   1         0%
    LFOSCs:                        0        out of   1         0%
    RGBA_DRVs:                     1        out of   1         100%
    LEDDA_IPs:                     0        out of   1         0%
    DSPs:                          0        out of   8         0%
    SPRAMs:                        0        out of   4         0%
    FILTER_50NSs:                  0        out of   2         0%
    Pins:
        Input Pins:                1        out of   21        4.7619%
        Output Pins:               1        out of   21        4.7619%
        InOut Pins:                2        out of   21        9.52381%
    Global Buffers:                6        out of   8         75%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 0        out of   0         0%
    Bank 1: 0        out of   0         0%
    Bank 0: 3        out of   7         42.8571%
    Bank 2: 1        out of   14        7.14286%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name
    ----------  ---------  -----------  -------  -------  -----------                                -----------
    F4          Input      SB_LVCMOS    No       2        Simple Input                               clki       

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name
    ----------  ---------  -----------  -------  -------  -----------                                -----------
    A4          Output     SB_LVCMOS    No       0        Output Tristatable by Enable               usb_dp_pu  

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                                Signal Name
    ----------  ---------  -----------  -------  -------  -----------                                -----------
    A1          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  usb_dp     
    A2          InOut      SB_LVCMOS    No       0        Simple Input Output Tristatable by Enable  usb_dn     

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name                       
    -------------  -------  ---------  ------  -----------                       
    5              2                   56      u_usb_cdc.u_sie.clk_gate_0_i_g    
    4              0                   324     u_usb_cdc.usb_reset_i_0_0_g       
    3              0                   39      u_usb_cdc.u_sie.N_664_0_g         
    1              0                   83      u_usb_cdc.N_84_0_g                
    7              2                   47      u_usb_cdc.u_ctrl_endp.clk_gate_g  
    6              2                   377     clk                               


Router Summary:
---------------
    Status:  Successful
    Runtime: 13 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile     8689 out of 110555      7.85944%
                          Span 4     2026 out of  23008      8.80563%
                         Span 12      287 out of   4464      6.42921%
                  Global network        6 out of      8      75%
      Vertical Inter-LUT Connect      305 out of   4620      6.60173%

