INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/bufferNbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bufferNbits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
WARNING: [VRFC 10-986] literal value truncated to fit in 2 bits [C:/Users/NAM/RISC/RISC.srcs/sources_1/new/controller.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/counterNbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterNbits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/muxNbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module muxNbits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerNbits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sources_1/new/registerNbits_neg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerNbits_neg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v:30]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v:34]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/NAM/RISC/RISC.srcs/sim_1/new/cpu_tb.v:38]
