#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000163bf2ecc30 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000163bf381ba0_0 .net "PC", 31 0, L_00000163bf414120;  1 drivers
v00000163bf383360_0 .net "cycles_consumed", 31 0, v00000163bf3834a0_0;  1 drivers
v00000163bf381c40_0 .var "input_clk", 0 0;
v00000163bf383400_0 .var "rst", 0 0;
S_00000163bf119f50 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000163bf2ecc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000163bf2c1360 .functor NOR 1, v00000163bf381c40_0, v00000163bf370650_0, C4<0>, C4<0>;
L_00000163bf2c1f30 .functor AND 1, v00000163bf3559b0_0, v00000163bf354fb0_0, C4<1>, C4<1>;
L_00000163bf2c09c0 .functor AND 1, L_00000163bf2c1f30, L_00000163bf381e20, C4<1>, C4<1>;
L_00000163bf2c1c90 .functor AND 1, v00000163bf345810_0, v00000163bf344b90_0, C4<1>, C4<1>;
L_00000163bf2c2470 .functor AND 1, L_00000163bf2c1c90, L_00000163bf382000, C4<1>, C4<1>;
L_00000163bf2c0b80 .functor AND 1, v00000163bf371230_0, v00000163bf36fe30_0, C4<1>, C4<1>;
L_00000163bf2c0950 .functor AND 1, L_00000163bf2c0b80, L_00000163bf383680, C4<1>, C4<1>;
L_00000163bf2c1d70 .functor AND 1, v00000163bf3559b0_0, v00000163bf354fb0_0, C4<1>, C4<1>;
L_00000163bf2c1600 .functor AND 1, L_00000163bf2c1d70, L_00000163bf382460, C4<1>, C4<1>;
L_00000163bf2c1830 .functor AND 1, v00000163bf345810_0, v00000163bf344b90_0, C4<1>, C4<1>;
L_00000163bf2c0db0 .functor AND 1, L_00000163bf2c1830, L_00000163bf382500, C4<1>, C4<1>;
L_00000163bf2c10c0 .functor AND 1, v00000163bf371230_0, v00000163bf36fe30_0, C4<1>, C4<1>;
L_00000163bf2c1de0 .functor AND 1, L_00000163bf2c10c0, L_00000163bf3825a0, C4<1>, C4<1>;
L_00000163bf389720 .functor NOT 1, L_00000163bf2c1360, C4<0>, C4<0>, C4<0>;
L_00000163bf3895d0 .functor NOT 1, L_00000163bf2c1360, C4<0>, C4<0>, C4<0>;
L_00000163bf3947a0 .functor NOT 1, L_00000163bf2c1360, C4<0>, C4<0>, C4<0>;
L_00000163bf394dc0 .functor NOT 1, L_00000163bf2c1360, C4<0>, C4<0>, C4<0>;
L_00000163bf394ea0 .functor NOT 1, L_00000163bf2c1360, C4<0>, C4<0>, C4<0>;
L_00000163bf414120 .functor BUFZ 32, v00000163bf36f430_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf372950_0 .net "EX1_ALU_OPER1", 31 0, L_00000163bf38b400;  1 drivers
v00000163bf372810_0 .net "EX1_ALU_OPER2", 31 0, L_00000163bf393a10;  1 drivers
v00000163bf3728b0_0 .net "EX1_PC", 31 0, v00000163bf352990_0;  1 drivers
v00000163bf3729f0_0 .net "EX1_PFC", 31 0, v00000163bf353cf0_0;  1 drivers
v00000163bf372a90_0 .net "EX1_PFC_to_IF", 31 0, L_00000163bf386ec0;  1 drivers
v00000163bf372b30_0 .net "EX1_forward_to_B", 31 0, v00000163bf353890_0;  1 drivers
v00000163bf372bd0_0 .net "EX1_is_beq", 0 0, v00000163bf354150_0;  1 drivers
v00000163bf372c70_0 .net "EX1_is_bne", 0 0, v00000163bf353a70_0;  1 drivers
v00000163bf36d310_0 .net "EX1_is_jal", 0 0, v00000163bf353930_0;  1 drivers
v00000163bf36bd30_0 .net "EX1_is_jr", 0 0, v00000163bf352530_0;  1 drivers
v00000163bf36d1d0_0 .net "EX1_is_oper2_immed", 0 0, v00000163bf354290_0;  1 drivers
v00000163bf36af70_0 .net "EX1_memread", 0 0, v00000163bf351e50_0;  1 drivers
v00000163bf36cc30_0 .net "EX1_memwrite", 0 0, v00000163bf352710_0;  1 drivers
v00000163bf36ccd0_0 .net "EX1_opcode", 11 0, v00000163bf353c50_0;  1 drivers
v00000163bf36d130_0 .net "EX1_predicted", 0 0, v00000163bf3539d0_0;  1 drivers
v00000163bf36c410_0 .net "EX1_rd_ind", 4 0, v00000163bf351bd0_0;  1 drivers
v00000163bf36bfb0_0 .net "EX1_rd_indzero", 0 0, v00000163bf3532f0_0;  1 drivers
v00000163bf36c0f0_0 .net "EX1_regwrite", 0 0, v00000163bf352df0_0;  1 drivers
v00000163bf36b290_0 .net "EX1_rs1", 31 0, v00000163bf352490_0;  1 drivers
v00000163bf36c690_0 .net "EX1_rs1_ind", 4 0, v00000163bf3541f0_0;  1 drivers
v00000163bf36ad90_0 .net "EX1_rs2", 31 0, v00000163bf352a30_0;  1 drivers
v00000163bf36c230_0 .net "EX1_rs2_ind", 4 0, v00000163bf353750_0;  1 drivers
v00000163bf36c050_0 .net "EX1_rs2_out", 31 0, L_00000163bf3940a0;  1 drivers
v00000163bf36b8d0_0 .net "EX2_ALU_OPER1", 31 0, v00000163bf354a10_0;  1 drivers
v00000163bf36b6f0_0 .net "EX2_ALU_OPER2", 31 0, v00000163bf3550f0_0;  1 drivers
v00000163bf36b5b0_0 .net "EX2_ALU_OUT", 31 0, L_00000163bf387f00;  1 drivers
v00000163bf36d450_0 .net "EX2_PC", 31 0, v00000163bf354b50_0;  1 drivers
v00000163bf36c2d0_0 .net "EX2_PFC_to_IF", 31 0, v00000163bf355550_0;  1 drivers
v00000163bf36c730_0 .net "EX2_forward_to_B", 31 0, v00000163bf354bf0_0;  1 drivers
v00000163bf36cff0_0 .net "EX2_is_beq", 0 0, v00000163bf355690_0;  1 drivers
v00000163bf36d090_0 .net "EX2_is_bne", 0 0, v00000163bf354c90_0;  1 drivers
v00000163bf36cb90_0 .net "EX2_is_jal", 0 0, v00000163bf354d30_0;  1 drivers
v00000163bf36c910_0 .net "EX2_is_jr", 0 0, v00000163bf3552d0_0;  1 drivers
v00000163bf36d270_0 .net "EX2_is_oper2_immed", 0 0, v00000163bf3557d0_0;  1 drivers
v00000163bf36c550_0 .net "EX2_memread", 0 0, v00000163bf354830_0;  1 drivers
v00000163bf36bf10_0 .net "EX2_memwrite", 0 0, v00000163bf355410_0;  1 drivers
v00000163bf36b010_0 .net "EX2_opcode", 11 0, v00000163bf354970_0;  1 drivers
v00000163bf36bb50_0 .net "EX2_predicted", 0 0, v00000163bf3543d0_0;  1 drivers
v00000163bf36b330_0 .net "EX2_rd_ind", 4 0, v00000163bf354f10_0;  1 drivers
v00000163bf36bbf0_0 .net "EX2_rd_indzero", 0 0, v00000163bf354fb0_0;  1 drivers
v00000163bf36c870_0 .net "EX2_regwrite", 0 0, v00000163bf3559b0_0;  1 drivers
v00000163bf36d3b0_0 .net "EX2_rs1", 31 0, v00000163bf354470_0;  1 drivers
v00000163bf36b970_0 .net "EX2_rs1_ind", 4 0, v00000163bf354510_0;  1 drivers
v00000163bf36cd70_0 .net "EX2_rs2_ind", 4 0, v00000163bf355050_0;  1 drivers
v00000163bf36c7d0_0 .net "EX2_rs2_out", 31 0, v00000163bf3554b0_0;  1 drivers
v00000163bf36d4f0_0 .net "ID_INST", 31 0, v00000163bf35e200_0;  1 drivers
v00000163bf36b650_0 .net "ID_PC", 31 0, v00000163bf35e160_0;  1 drivers
v00000163bf36c4b0_0 .net "ID_PFC_to_EX", 31 0, L_00000163bf384c60;  1 drivers
v00000163bf36bc90_0 .net "ID_PFC_to_IF", 31 0, L_00000163bf385200;  1 drivers
v00000163bf36b1f0_0 .net "ID_forward_to_B", 31 0, L_00000163bf384800;  1 drivers
v00000163bf36ae30_0 .net "ID_is_beq", 0 0, L_00000163bf3850c0;  1 drivers
v00000163bf36aed0_0 .net "ID_is_bne", 0 0, L_00000163bf3844e0;  1 drivers
v00000163bf36b790_0 .net "ID_is_j", 0 0, L_00000163bf387640;  1 drivers
v00000163bf36b3d0_0 .net "ID_is_jal", 0 0, L_00000163bf387780;  1 drivers
v00000163bf36c370_0 .net "ID_is_jr", 0 0, L_00000163bf384620;  1 drivers
v00000163bf36c9b0_0 .net "ID_is_oper2_immed", 0 0, L_00000163bf38a520;  1 drivers
v00000163bf36ba10_0 .net "ID_memread", 0 0, L_00000163bf3869c0;  1 drivers
v00000163bf36c5f0_0 .net "ID_memwrite", 0 0, L_00000163bf387fa0;  1 drivers
v00000163bf36b0b0_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  1 drivers
v00000163bf36caf0_0 .net "ID_predicted", 0 0, v00000163bf358da0_0;  1 drivers
v00000163bf36b830_0 .net "ID_rd_ind", 4 0, v00000163bf36f9d0_0;  1 drivers
v00000163bf36bdd0_0 .net "ID_regwrite", 0 0, L_00000163bf388ae0;  1 drivers
v00000163bf36ce10_0 .net "ID_rs1", 31 0, v00000163bf35cc20_0;  1 drivers
v00000163bf36c190_0 .net "ID_rs1_ind", 4 0, v00000163bf36fc50_0;  1 drivers
v00000163bf36b470_0 .net "ID_rs2", 31 0, v00000163bf35b780_0;  1 drivers
v00000163bf36b150_0 .net "ID_rs2_ind", 4 0, v00000163bf36d9f0_0;  1 drivers
v00000163bf36b510_0 .net "IF_INST", 31 0, L_00000163bf38a4b0;  1 drivers
v00000163bf36bab0_0 .net "IF_pc", 31 0, v00000163bf36f430_0;  1 drivers
v00000163bf36be70_0 .net "MEM_ALU_OUT", 31 0, v00000163bf345630_0;  1 drivers
v00000163bf36ca50_0 .net "MEM_Data_mem_out", 31 0, v00000163bf370290_0;  1 drivers
v00000163bf36ceb0_0 .net "MEM_memread", 0 0, v00000163bf3451d0_0;  1 drivers
v00000163bf36cf50_0 .net "MEM_memwrite", 0 0, v00000163bf345450_0;  1 drivers
v00000163bf3821e0_0 .net "MEM_opcode", 11 0, v00000163bf345270_0;  1 drivers
v00000163bf3826e0_0 .net "MEM_rd_ind", 4 0, v00000163bf345770_0;  1 drivers
v00000163bf3839a0_0 .net "MEM_rd_indzero", 0 0, v00000163bf344b90_0;  1 drivers
v00000163bf382fa0_0 .net "MEM_regwrite", 0 0, v00000163bf345810_0;  1 drivers
v00000163bf383180_0 .net "MEM_rs2", 31 0, v00000163bf3447d0_0;  1 drivers
v00000163bf381560_0 .net "PC", 31 0, L_00000163bf414120;  alias, 1 drivers
v00000163bf382be0_0 .net "STALL_ID1_FLUSH", 0 0, v00000163bf357f40_0;  1 drivers
v00000163bf383220_0 .net "STALL_ID2_FLUSH", 0 0, v00000163bf358580_0;  1 drivers
v00000163bf3817e0_0 .net "STALL_IF_FLUSH", 0 0, v00000163bf359ac0_0;  1 drivers
v00000163bf383a40_0 .net "WB_ALU_OUT", 31 0, v00000163bf371f50_0;  1 drivers
v00000163bf381d80_0 .net "WB_Data_mem_out", 31 0, v00000163bf370150_0;  1 drivers
v00000163bf381600_0 .net "WB_memread", 0 0, v00000163bf370bf0_0;  1 drivers
v00000163bf382320_0 .net "WB_rd_ind", 4 0, v00000163bf3703d0_0;  1 drivers
v00000163bf3816a0_0 .net "WB_rd_indzero", 0 0, v00000163bf36fe30_0;  1 drivers
v00000163bf382640_0 .net "WB_regwrite", 0 0, v00000163bf371230_0;  1 drivers
v00000163bf383860_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  1 drivers
v00000163bf383720_0 .net *"_ivl_1", 0 0, L_00000163bf2c1f30;  1 drivers
v00000163bf383ae0_0 .net *"_ivl_13", 0 0, L_00000163bf2c0b80;  1 drivers
v00000163bf382140_0 .net *"_ivl_14", 0 0, L_00000163bf383680;  1 drivers
v00000163bf383b80_0 .net *"_ivl_19", 0 0, L_00000163bf2c1d70;  1 drivers
v00000163bf381ce0_0 .net *"_ivl_2", 0 0, L_00000163bf381e20;  1 drivers
v00000163bf3828c0_0 .net *"_ivl_20", 0 0, L_00000163bf382460;  1 drivers
v00000163bf382280_0 .net *"_ivl_25", 0 0, L_00000163bf2c1830;  1 drivers
v00000163bf383900_0 .net *"_ivl_26", 0 0, L_00000163bf382500;  1 drivers
v00000163bf382c80_0 .net *"_ivl_31", 0 0, L_00000163bf2c10c0;  1 drivers
v00000163bf383c20_0 .net *"_ivl_32", 0 0, L_00000163bf3825a0;  1 drivers
v00000163bf3837c0_0 .net *"_ivl_40", 31 0, L_00000163bf387000;  1 drivers
L_00000163bf3a0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf382d20_0 .net *"_ivl_43", 26 0, L_00000163bf3a0c58;  1 drivers
L_00000163bf3a0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf383cc0_0 .net/2u *"_ivl_44", 31 0, L_00000163bf3a0ca0;  1 drivers
v00000163bf381920_0 .net *"_ivl_52", 31 0, L_00000163bf4002b0;  1 drivers
L_00000163bf3a0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf382a00_0 .net *"_ivl_55", 26 0, L_00000163bf3a0d30;  1 drivers
L_00000163bf3a0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf382780_0 .net/2u *"_ivl_56", 31 0, L_00000163bf3a0d78;  1 drivers
v00000163bf3823c0_0 .net *"_ivl_7", 0 0, L_00000163bf2c1c90;  1 drivers
v00000163bf382aa0_0 .net *"_ivl_8", 0 0, L_00000163bf382000;  1 drivers
v00000163bf3832c0_0 .net "alu_selA", 1 0, L_00000163bf381ec0;  1 drivers
v00000163bf381740_0 .net "alu_selB", 1 0, L_00000163bf384a80;  1 drivers
v00000163bf382b40_0 .net "clk", 0 0, L_00000163bf2c1360;  1 drivers
v00000163bf3834a0_0 .var "cycles_consumed", 31 0;
v00000163bf382dc0_0 .net "exhaz", 0 0, L_00000163bf2c2470;  1 drivers
v00000163bf381880_0 .net "exhaz2", 0 0, L_00000163bf2c0db0;  1 drivers
v00000163bf3819c0_0 .net "hlt", 0 0, v00000163bf370650_0;  1 drivers
v00000163bf381f60_0 .net "idhaz", 0 0, L_00000163bf2c09c0;  1 drivers
v00000163bf383540_0 .net "idhaz2", 0 0, L_00000163bf2c1600;  1 drivers
v00000163bf381a60_0 .net "if_id_write", 0 0, v00000163bf35b3c0_0;  1 drivers
v00000163bf3820a0_0 .net "input_clk", 0 0, v00000163bf381c40_0;  1 drivers
v00000163bf383040_0 .net "is_branch_and_taken", 0 0, L_00000163bf389950;  1 drivers
v00000163bf382820_0 .net "memhaz", 0 0, L_00000163bf2c0950;  1 drivers
v00000163bf382e60_0 .net "memhaz2", 0 0, L_00000163bf2c1de0;  1 drivers
v00000163bf382960_0 .net "pc_src", 2 0, L_00000163bf384ee0;  1 drivers
v00000163bf381b00_0 .net "pc_write", 0 0, v00000163bf35a420_0;  1 drivers
v00000163bf382f00_0 .net "rst", 0 0, v00000163bf383400_0;  1 drivers
v00000163bf3830e0_0 .net "store_rs2_forward", 1 0, L_00000163bf3841c0;  1 drivers
v00000163bf3835e0_0 .net "wdata_to_reg_file", 31 0, L_00000163bf394d50;  1 drivers
E_00000163bf2cb500/0 .event negedge, v00000163bf3572c0_0;
E_00000163bf2cb500/1 .event posedge, v00000163bf344cd0_0;
E_00000163bf2cb500 .event/or E_00000163bf2cb500/0, E_00000163bf2cb500/1;
L_00000163bf381e20 .cmp/eq 5, v00000163bf354f10_0, v00000163bf3541f0_0;
L_00000163bf382000 .cmp/eq 5, v00000163bf345770_0, v00000163bf3541f0_0;
L_00000163bf383680 .cmp/eq 5, v00000163bf3703d0_0, v00000163bf3541f0_0;
L_00000163bf382460 .cmp/eq 5, v00000163bf354f10_0, v00000163bf353750_0;
L_00000163bf382500 .cmp/eq 5, v00000163bf345770_0, v00000163bf353750_0;
L_00000163bf3825a0 .cmp/eq 5, v00000163bf3703d0_0, v00000163bf353750_0;
L_00000163bf387000 .concat [ 5 27 0 0], v00000163bf36f9d0_0, L_00000163bf3a0c58;
L_00000163bf3876e0 .cmp/ne 32, L_00000163bf387000, L_00000163bf3a0ca0;
L_00000163bf4002b0 .concat [ 5 27 0 0], v00000163bf354f10_0, L_00000163bf3a0d30;
L_00000163bf401890 .cmp/ne 32, L_00000163bf4002b0, L_00000163bf3a0d78;
S_00000163bf09d800 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000163bf2c1d00 .functor NOT 1, L_00000163bf2c2470, C4<0>, C4<0>, C4<0>;
L_00000163bf2c1440 .functor AND 1, L_00000163bf2c0950, L_00000163bf2c1d00, C4<1>, C4<1>;
L_00000163bf2c1750 .functor OR 1, L_00000163bf2c09c0, L_00000163bf2c1440, C4<0>, C4<0>;
L_00000163bf2c1670 .functor OR 1, L_00000163bf2c09c0, L_00000163bf2c2470, C4<0>, C4<0>;
v00000163bf2eb6d0_0 .net *"_ivl_12", 0 0, L_00000163bf2c1670;  1 drivers
v00000163bf2ec710_0 .net *"_ivl_2", 0 0, L_00000163bf2c1d00;  1 drivers
v00000163bf2eb4f0_0 .net *"_ivl_5", 0 0, L_00000163bf2c1440;  1 drivers
v00000163bf2ec030_0 .net *"_ivl_7", 0 0, L_00000163bf2c1750;  1 drivers
v00000163bf2ec530_0 .net "alu_selA", 1 0, L_00000163bf381ec0;  alias, 1 drivers
v00000163bf2eaa50_0 .net "exhaz", 0 0, L_00000163bf2c2470;  alias, 1 drivers
v00000163bf2ebb30_0 .net "idhaz", 0 0, L_00000163bf2c09c0;  alias, 1 drivers
v00000163bf2ec7b0_0 .net "memhaz", 0 0, L_00000163bf2c0950;  alias, 1 drivers
L_00000163bf381ec0 .concat8 [ 1 1 0 0], L_00000163bf2c1750, L_00000163bf2c1670;
S_00000163bf09d990 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000163bf2c1210 .functor NOT 1, L_00000163bf2c0db0, C4<0>, C4<0>, C4<0>;
L_00000163bf2c17c0 .functor AND 1, L_00000163bf2c1de0, L_00000163bf2c1210, C4<1>, C4<1>;
L_00000163bf2c0e20 .functor OR 1, L_00000163bf2c1600, L_00000163bf2c17c0, C4<0>, C4<0>;
L_00000163bf2c0f00 .functor NOT 1, v00000163bf354290_0, C4<0>, C4<0>, C4<0>;
L_00000163bf2c0f70 .functor AND 1, L_00000163bf2c0e20, L_00000163bf2c0f00, C4<1>, C4<1>;
L_00000163bf2c11a0 .functor OR 1, L_00000163bf2c1600, L_00000163bf2c0db0, C4<0>, C4<0>;
L_00000163bf2c13d0 .functor NOT 1, v00000163bf354290_0, C4<0>, C4<0>, C4<0>;
L_00000163bf2c14b0 .functor AND 1, L_00000163bf2c11a0, L_00000163bf2c13d0, C4<1>, C4<1>;
v00000163bf2eab90_0 .net "EX1_is_oper2_immed", 0 0, v00000163bf354290_0;  alias, 1 drivers
v00000163bf2ebe50_0 .net *"_ivl_11", 0 0, L_00000163bf2c0f70;  1 drivers
v00000163bf2eaff0_0 .net *"_ivl_16", 0 0, L_00000163bf2c11a0;  1 drivers
v00000163bf2ec210_0 .net *"_ivl_17", 0 0, L_00000163bf2c13d0;  1 drivers
v00000163bf2eb270_0 .net *"_ivl_2", 0 0, L_00000163bf2c1210;  1 drivers
v00000163bf2ec2b0_0 .net *"_ivl_20", 0 0, L_00000163bf2c14b0;  1 drivers
v00000163bf2eb310_0 .net *"_ivl_5", 0 0, L_00000163bf2c17c0;  1 drivers
v00000163bf2eb770_0 .net *"_ivl_7", 0 0, L_00000163bf2c0e20;  1 drivers
v00000163bf2ebbd0_0 .net *"_ivl_8", 0 0, L_00000163bf2c0f00;  1 drivers
v00000163bf2ec350_0 .net "alu_selB", 1 0, L_00000163bf384a80;  alias, 1 drivers
v00000163bf2eb8b0_0 .net "exhaz", 0 0, L_00000163bf2c0db0;  alias, 1 drivers
v00000163bf2eb950_0 .net "idhaz", 0 0, L_00000163bf2c1600;  alias, 1 drivers
v00000163bf2ec3f0_0 .net "memhaz", 0 0, L_00000163bf2c1de0;  alias, 1 drivers
L_00000163bf384a80 .concat8 [ 1 1 0 0], L_00000163bf2c0f70, L_00000163bf2c14b0;
S_00000163bf0969c0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000163bf2c27f0 .functor NOT 1, L_00000163bf2c0db0, C4<0>, C4<0>, C4<0>;
L_00000163bf2c2860 .functor AND 1, L_00000163bf2c1de0, L_00000163bf2c27f0, C4<1>, C4<1>;
L_00000163bf2c2550 .functor OR 1, L_00000163bf2c1600, L_00000163bf2c2860, C4<0>, C4<0>;
L_00000163bf2c25c0 .functor OR 1, L_00000163bf2c1600, L_00000163bf2c0db0, C4<0>, C4<0>;
v00000163bf2eb9f0_0 .net *"_ivl_12", 0 0, L_00000163bf2c25c0;  1 drivers
v00000163bf2eba90_0 .net *"_ivl_2", 0 0, L_00000163bf2c27f0;  1 drivers
v00000163bf2ebd10_0 .net *"_ivl_5", 0 0, L_00000163bf2c2860;  1 drivers
v00000163bf2ebc70_0 .net *"_ivl_7", 0 0, L_00000163bf2c2550;  1 drivers
v00000163bf2ec490_0 .net "exhaz", 0 0, L_00000163bf2c0db0;  alias, 1 drivers
v00000163bf2ec670_0 .net "idhaz", 0 0, L_00000163bf2c1600;  alias, 1 drivers
v00000163bf267f40_0 .net "memhaz", 0 0, L_00000163bf2c1de0;  alias, 1 drivers
v00000163bf266a00_0 .net "store_rs2_forward", 1 0, L_00000163bf3841c0;  alias, 1 drivers
L_00000163bf3841c0 .concat8 [ 1 1 0 0], L_00000163bf2c2550, L_00000163bf2c25c0;
S_00000163bf096b50 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 157, 7 2 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000163bf266d20_0 .net "EX_ALU_OUT", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf266e60_0 .net "EX_memread", 0 0, v00000163bf354830_0;  alias, 1 drivers
v00000163bf250f80_0 .net "EX_memwrite", 0 0, v00000163bf355410_0;  alias, 1 drivers
v00000163bf24fae0_0 .net "EX_opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
v00000163bf344690_0 .net "EX_rd_ind", 4 0, v00000163bf354f10_0;  alias, 1 drivers
v00000163bf344ff0_0 .net "EX_rd_indzero", 0 0, L_00000163bf401890;  1 drivers
v00000163bf344c30_0 .net "EX_regwrite", 0 0, v00000163bf3559b0_0;  alias, 1 drivers
v00000163bf344af0_0 .net "EX_rs2_out", 31 0, v00000163bf3554b0_0;  alias, 1 drivers
v00000163bf345630_0 .var "MEM_ALU_OUT", 31 0;
v00000163bf3451d0_0 .var "MEM_memread", 0 0;
v00000163bf345450_0 .var "MEM_memwrite", 0 0;
v00000163bf345270_0 .var "MEM_opcode", 11 0;
v00000163bf345770_0 .var "MEM_rd_ind", 4 0;
v00000163bf344b90_0 .var "MEM_rd_indzero", 0 0;
v00000163bf345810_0 .var "MEM_regwrite", 0 0;
v00000163bf3447d0_0 .var "MEM_rs2", 31 0;
v00000163bf3454f0_0 .net "clk", 0 0, L_00000163bf394dc0;  1 drivers
v00000163bf344cd0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cb840 .event posedge, v00000163bf344cd0_0, v00000163bf3454f0_0;
S_00000163bf109aa0 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000163bf0f1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf0f14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf0f1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf0f1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf0f1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf0f15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf0f15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf0f1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf0f1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf0f1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf0f16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf0f16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf0f1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf0f1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf0f17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf0f17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf0f1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf0f1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf0f1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf0f18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf0f18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf0f1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf0f1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf0f1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf0f19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000163bf394880 .functor XOR 1, L_00000163bf394810, v00000163bf3543d0_0, C4<0>, C4<0>;
L_00000163bf3937e0 .functor NOT 1, L_00000163bf394880, C4<0>, C4<0>, C4<0>;
L_00000163bf394c00 .functor OR 1, v00000163bf383400_0, L_00000163bf3937e0, C4<0>, C4<0>;
L_00000163bf394e30 .functor NOT 1, L_00000163bf394c00, C4<0>, C4<0>, C4<0>;
v00000163bf347160_0 .net "ALU_OP", 3 0, v00000163bf346da0_0;  1 drivers
v00000163bf3496e0_0 .net "BranchDecision", 0 0, L_00000163bf394810;  1 drivers
v00000163bf3489c0_0 .net "CF", 0 0, v00000163bf345e00_0;  1 drivers
v00000163bf349780_0 .net "EX_opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
v00000163bf3498c0_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  alias, 1 drivers
v00000163bf348c40_0 .net "ZF", 0 0, L_00000163bf3938c0;  1 drivers
L_00000163bf3a0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000163bf348d80_0 .net/2u *"_ivl_0", 31 0, L_00000163bf3a0ce8;  1 drivers
v00000163bf349b40_0 .net *"_ivl_11", 0 0, L_00000163bf394c00;  1 drivers
v00000163bf349820_0 .net *"_ivl_2", 31 0, L_00000163bf387aa0;  1 drivers
v00000163bf3486a0_0 .net *"_ivl_6", 0 0, L_00000163bf394880;  1 drivers
v00000163bf349c80_0 .net *"_ivl_8", 0 0, L_00000163bf3937e0;  1 drivers
v00000163bf349960_0 .net "alu_out", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf349be0_0 .net "alu_outw", 31 0, v00000163bf346d00_0;  1 drivers
v00000163bf348600_0 .net "is_beq", 0 0, v00000163bf355690_0;  alias, 1 drivers
v00000163bf349a00_0 .net "is_bne", 0 0, v00000163bf354c90_0;  alias, 1 drivers
v00000163bf349aa0_0 .net "is_jal", 0 0, v00000163bf354d30_0;  alias, 1 drivers
v00000163bf348740_0 .net "oper1", 31 0, v00000163bf354a10_0;  alias, 1 drivers
v00000163bf349500_0 .net "oper2", 31 0, v00000163bf3550f0_0;  alias, 1 drivers
v00000163bf3495a0_0 .net "pc", 31 0, v00000163bf354b50_0;  alias, 1 drivers
v00000163bf3487e0_0 .net "predicted", 0 0, v00000163bf3543d0_0;  alias, 1 drivers
v00000163bf348880_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
L_00000163bf387aa0 .arith/sum 32, v00000163bf354b50_0, L_00000163bf3a0ce8;
L_00000163bf387f00 .functor MUXZ 32, v00000163bf346d00_0, L_00000163bf387aa0, v00000163bf354d30_0, C4<>;
S_00000163bf109c30 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000163bf109aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000163bf393690 .functor AND 1, v00000163bf355690_0, L_00000163bf393460, C4<1>, C4<1>;
L_00000163bf394500 .functor NOT 1, L_00000163bf393460, C4<0>, C4<0>, C4<0>;
L_00000163bf393770 .functor AND 1, v00000163bf354c90_0, L_00000163bf394500, C4<1>, C4<1>;
L_00000163bf394810 .functor OR 1, L_00000163bf393690, L_00000163bf393770, C4<0>, C4<0>;
v00000163bf346940_0 .net "BranchDecision", 0 0, L_00000163bf394810;  alias, 1 drivers
v00000163bf346260_0 .net *"_ivl_2", 0 0, L_00000163bf394500;  1 drivers
v00000163bf347fc0_0 .net "is_beq", 0 0, v00000163bf355690_0;  alias, 1 drivers
v00000163bf3475c0_0 .net "is_beq_taken", 0 0, L_00000163bf393690;  1 drivers
v00000163bf348420_0 .net "is_bne", 0 0, v00000163bf354c90_0;  alias, 1 drivers
v00000163bf347980_0 .net "is_bne_taken", 0 0, L_00000163bf393770;  1 drivers
v00000163bf346080_0 .net "is_eq", 0 0, L_00000163bf393460;  1 drivers
v00000163bf3484c0_0 .net "oper1", 31 0, v00000163bf354a10_0;  alias, 1 drivers
v00000163bf346300_0 .net "oper2", 31 0, v00000163bf3550f0_0;  alias, 1 drivers
S_00000163bf150140 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000163bf109c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000163bf393bd0 .functor XOR 1, L_00000163bf3893a0, L_00000163bf3891c0, C4<0>, C4<0>;
L_00000163bf394420 .functor XOR 1, L_00000163bf389260, L_00000163bf389300, C4<0>, C4<0>;
L_00000163bf393b60 .functor XOR 1, L_00000163bf388d60, L_00000163bf388fe0, C4<0>, C4<0>;
L_00000163bf3931c0 .functor XOR 1, L_00000163bf389080, L_00000163bf389120, C4<0>, C4<0>;
L_00000163bf394a40 .functor XOR 1, L_00000163bf388e00, L_00000163bf389440, C4<0>, C4<0>;
L_00000163bf394ab0 .functor XOR 1, L_00000163bf388ea0, L_00000163bf388f40, C4<0>, C4<0>;
L_00000163bf393cb0 .functor XOR 1, L_00000163bf3fddd0, L_00000163bf3fd510, C4<0>, C4<0>;
L_00000163bf3945e0 .functor XOR 1, L_00000163bf3fe690, L_00000163bf3feff0, C4<0>, C4<0>;
L_00000163bf393fc0 .functor XOR 1, L_00000163bf3fd150, L_00000163bf3fe230, C4<0>, C4<0>;
L_00000163bf393d20 .functor XOR 1, L_00000163bf3fed70, L_00000163bf3fd1f0, C4<0>, C4<0>;
L_00000163bf393230 .functor XOR 1, L_00000163bf3feb90, L_00000163bf3fd790, C4<0>, C4<0>;
L_00000163bf3946c0 .functor XOR 1, L_00000163bf3fec30, L_00000163bf3fd650, C4<0>, C4<0>;
L_00000163bf393930 .functor XOR 1, L_00000163bf3fde70, L_00000163bf3feaf0, C4<0>, C4<0>;
L_00000163bf393d90 .functor XOR 1, L_00000163bf3ff130, L_00000163bf3fe2d0, C4<0>, C4<0>;
L_00000163bf394260 .functor XOR 1, L_00000163bf3ff090, L_00000163bf3fdab0, C4<0>, C4<0>;
L_00000163bf394570 .functor XOR 1, L_00000163bf3fe4b0, L_00000163bf3fe870, C4<0>, C4<0>;
L_00000163bf3930e0 .functor XOR 1, L_00000163bf3ff1d0, L_00000163bf3fd6f0, C4<0>, C4<0>;
L_00000163bf393310 .functor XOR 1, L_00000163bf3fe550, L_00000163bf3fecd0, C4<0>, C4<0>;
L_00000163bf394110 .functor XOR 1, L_00000163bf3fe050, L_00000163bf3fd470, C4<0>, C4<0>;
L_00000163bf393070 .functor XOR 1, L_00000163bf3fd830, L_00000163bf3fcf70, C4<0>, C4<0>;
L_00000163bf394180 .functor XOR 1, L_00000163bf3fdfb0, L_00000163bf3fea50, C4<0>, C4<0>;
L_00000163bf394b90 .functor XOR 1, L_00000163bf3fd5b0, L_00000163bf3fe9b0, C4<0>, C4<0>;
L_00000163bf394490 .functor XOR 1, L_00000163bf3fe190, L_00000163bf3fd3d0, C4<0>, C4<0>;
L_00000163bf3932a0 .functor XOR 1, L_00000163bf3fe910, L_00000163bf3ff270, C4<0>, C4<0>;
L_00000163bf393540 .functor XOR 1, L_00000163bf3fee10, L_00000163bf3fd8d0, C4<0>, C4<0>;
L_00000163bf393e70 .functor XOR 1, L_00000163bf3ff450, L_00000163bf3fe730, C4<0>, C4<0>;
L_00000163bf393ee0 .functor XOR 1, L_00000163bf3fd290, L_00000163bf3fe7d0, C4<0>, C4<0>;
L_00000163bf393380 .functor XOR 1, L_00000163bf3ff310, L_00000163bf3fd970, C4<0>, C4<0>;
L_00000163bf393f50 .functor XOR 1, L_00000163bf3feeb0, L_00000163bf3fd010, C4<0>, C4<0>;
L_00000163bf393620 .functor XOR 1, L_00000163bf3fd330, L_00000163bf3fda10, C4<0>, C4<0>;
L_00000163bf394730 .functor XOR 1, L_00000163bf3fef50, L_00000163bf3fe0f0, C4<0>, C4<0>;
L_00000163bf3933f0 .functor XOR 1, L_00000163bf3fdb50, L_00000163bf3fe370, C4<0>, C4<0>;
L_00000163bf393460/0/0 .functor OR 1, L_00000163bf3fe410, L_00000163bf3fdf10, L_00000163bf3fd0b0, L_00000163bf3fdbf0;
L_00000163bf393460/0/4 .functor OR 1, L_00000163bf3fdc90, L_00000163bf3fdd30, L_00000163bf3ff3b0, L_00000163bf3ff4f0;
L_00000163bf393460/0/8 .functor OR 1, L_00000163bf3fcd90, L_00000163bf3fce30, L_00000163bf3fced0, L_00000163bf400fd0;
L_00000163bf393460/0/12 .functor OR 1, L_00000163bf4016b0, L_00000163bf401570, L_00000163bf400d50, L_00000163bf4008f0;
L_00000163bf393460/0/16 .functor OR 1, L_00000163bf4003f0, L_00000163bf3ff9f0, L_00000163bf401750, L_00000163bf400350;
L_00000163bf393460/0/20 .functor OR 1, L_00000163bf3ff950, L_00000163bf3ffa90, L_00000163bf400170, L_00000163bf3ffb30;
L_00000163bf393460/0/24 .functor OR 1, L_00000163bf3ffbd0, L_00000163bf401070, L_00000163bf4017f0, L_00000163bf401610;
L_00000163bf393460/0/28 .functor OR 1, L_00000163bf400df0, L_00000163bf400990, L_00000163bf400490, L_00000163bf400530;
L_00000163bf393460/1/0 .functor OR 1, L_00000163bf393460/0/0, L_00000163bf393460/0/4, L_00000163bf393460/0/8, L_00000163bf393460/0/12;
L_00000163bf393460/1/4 .functor OR 1, L_00000163bf393460/0/16, L_00000163bf393460/0/20, L_00000163bf393460/0/24, L_00000163bf393460/0/28;
L_00000163bf393460 .functor NOR 1, L_00000163bf393460/1/0, L_00000163bf393460/1/4, C4<0>, C4<0>;
v00000163bf3458b0_0 .net *"_ivl_0", 0 0, L_00000163bf393bd0;  1 drivers
v00000163bf3453b0_0 .net *"_ivl_101", 0 0, L_00000163bf3fd6f0;  1 drivers
v00000163bf344e10_0 .net *"_ivl_102", 0 0, L_00000163bf393310;  1 drivers
v00000163bf344eb0_0 .net *"_ivl_105", 0 0, L_00000163bf3fe550;  1 drivers
v00000163bf344f50_0 .net *"_ivl_107", 0 0, L_00000163bf3fecd0;  1 drivers
v00000163bf345590_0 .net *"_ivl_108", 0 0, L_00000163bf394110;  1 drivers
v00000163bf3445f0_0 .net *"_ivl_11", 0 0, L_00000163bf389300;  1 drivers
v00000163bf345950_0 .net *"_ivl_111", 0 0, L_00000163bf3fe050;  1 drivers
v00000163bf345090_0 .net *"_ivl_113", 0 0, L_00000163bf3fd470;  1 drivers
v00000163bf344870_0 .net *"_ivl_114", 0 0, L_00000163bf393070;  1 drivers
v00000163bf345130_0 .net *"_ivl_117", 0 0, L_00000163bf3fd830;  1 drivers
v00000163bf345310_0 .net *"_ivl_119", 0 0, L_00000163bf3fcf70;  1 drivers
v00000163bf3456d0_0 .net *"_ivl_12", 0 0, L_00000163bf393b60;  1 drivers
v00000163bf3459f0_0 .net *"_ivl_120", 0 0, L_00000163bf394180;  1 drivers
v00000163bf345a90_0 .net *"_ivl_123", 0 0, L_00000163bf3fdfb0;  1 drivers
v00000163bf344730_0 .net *"_ivl_125", 0 0, L_00000163bf3fea50;  1 drivers
v00000163bf345b30_0 .net *"_ivl_126", 0 0, L_00000163bf394b90;  1 drivers
v00000163bf345bd0_0 .net *"_ivl_129", 0 0, L_00000163bf3fd5b0;  1 drivers
v00000163bf344910_0 .net *"_ivl_131", 0 0, L_00000163bf3fe9b0;  1 drivers
v00000163bf345c70_0 .net *"_ivl_132", 0 0, L_00000163bf394490;  1 drivers
v00000163bf3449b0_0 .net *"_ivl_135", 0 0, L_00000163bf3fe190;  1 drivers
v00000163bf344a50_0 .net *"_ivl_137", 0 0, L_00000163bf3fd3d0;  1 drivers
v00000163bf344550_0 .net *"_ivl_138", 0 0, L_00000163bf3932a0;  1 drivers
v00000163bf3435b0_0 .net *"_ivl_141", 0 0, L_00000163bf3fe910;  1 drivers
v00000163bf342ed0_0 .net *"_ivl_143", 0 0, L_00000163bf3ff270;  1 drivers
v00000163bf342250_0 .net *"_ivl_144", 0 0, L_00000163bf393540;  1 drivers
v00000163bf3440f0_0 .net *"_ivl_147", 0 0, L_00000163bf3fee10;  1 drivers
v00000163bf3436f0_0 .net *"_ivl_149", 0 0, L_00000163bf3fd8d0;  1 drivers
v00000163bf3438d0_0 .net *"_ivl_15", 0 0, L_00000163bf388d60;  1 drivers
v00000163bf341e90_0 .net *"_ivl_150", 0 0, L_00000163bf393e70;  1 drivers
v00000163bf343b50_0 .net *"_ivl_153", 0 0, L_00000163bf3ff450;  1 drivers
v00000163bf3424d0_0 .net *"_ivl_155", 0 0, L_00000163bf3fe730;  1 drivers
v00000163bf343c90_0 .net *"_ivl_156", 0 0, L_00000163bf393ee0;  1 drivers
v00000163bf343f10_0 .net *"_ivl_159", 0 0, L_00000163bf3fd290;  1 drivers
v00000163bf342930_0 .net *"_ivl_161", 0 0, L_00000163bf3fe7d0;  1 drivers
v00000163bf343bf0_0 .net *"_ivl_162", 0 0, L_00000163bf393380;  1 drivers
v00000163bf344050_0 .net *"_ivl_165", 0 0, L_00000163bf3ff310;  1 drivers
v00000163bf343470_0 .net *"_ivl_167", 0 0, L_00000163bf3fd970;  1 drivers
v00000163bf342750_0 .net *"_ivl_168", 0 0, L_00000163bf393f50;  1 drivers
v00000163bf3433d0_0 .net *"_ivl_17", 0 0, L_00000163bf388fe0;  1 drivers
v00000163bf343d30_0 .net *"_ivl_171", 0 0, L_00000163bf3feeb0;  1 drivers
v00000163bf343dd0_0 .net *"_ivl_173", 0 0, L_00000163bf3fd010;  1 drivers
v00000163bf342430_0 .net *"_ivl_174", 0 0, L_00000163bf393620;  1 drivers
v00000163bf343e70_0 .net *"_ivl_177", 0 0, L_00000163bf3fd330;  1 drivers
v00000163bf342610_0 .net *"_ivl_179", 0 0, L_00000163bf3fda10;  1 drivers
v00000163bf3426b0_0 .net *"_ivl_18", 0 0, L_00000163bf3931c0;  1 drivers
v00000163bf3442d0_0 .net *"_ivl_180", 0 0, L_00000163bf394730;  1 drivers
v00000163bf343970_0 .net *"_ivl_183", 0 0, L_00000163bf3fef50;  1 drivers
v00000163bf341f30_0 .net *"_ivl_185", 0 0, L_00000163bf3fe0f0;  1 drivers
v00000163bf344190_0 .net *"_ivl_186", 0 0, L_00000163bf3933f0;  1 drivers
v00000163bf342e30_0 .net *"_ivl_190", 0 0, L_00000163bf3fdb50;  1 drivers
v00000163bf3431f0_0 .net *"_ivl_192", 0 0, L_00000163bf3fe370;  1 drivers
v00000163bf342570_0 .net *"_ivl_194", 0 0, L_00000163bf3fe410;  1 drivers
v00000163bf343fb0_0 .net *"_ivl_196", 0 0, L_00000163bf3fdf10;  1 drivers
v00000163bf344230_0 .net *"_ivl_198", 0 0, L_00000163bf3fd0b0;  1 drivers
v00000163bf343790_0 .net *"_ivl_200", 0 0, L_00000163bf3fdbf0;  1 drivers
v00000163bf344370_0 .net *"_ivl_202", 0 0, L_00000163bf3fdc90;  1 drivers
v00000163bf343510_0 .net *"_ivl_204", 0 0, L_00000163bf3fdd30;  1 drivers
v00000163bf344410_0 .net *"_ivl_206", 0 0, L_00000163bf3ff3b0;  1 drivers
v00000163bf3421b0_0 .net *"_ivl_208", 0 0, L_00000163bf3ff4f0;  1 drivers
v00000163bf343290_0 .net *"_ivl_21", 0 0, L_00000163bf389080;  1 drivers
v00000163bf343010_0 .net *"_ivl_210", 0 0, L_00000163bf3fcd90;  1 drivers
v00000163bf3429d0_0 .net *"_ivl_212", 0 0, L_00000163bf3fce30;  1 drivers
v00000163bf3427f0_0 .net *"_ivl_214", 0 0, L_00000163bf3fced0;  1 drivers
v00000163bf341fd0_0 .net *"_ivl_216", 0 0, L_00000163bf400fd0;  1 drivers
v00000163bf3444b0_0 .net *"_ivl_218", 0 0, L_00000163bf4016b0;  1 drivers
v00000163bf343650_0 .net *"_ivl_220", 0 0, L_00000163bf401570;  1 drivers
v00000163bf341df0_0 .net *"_ivl_222", 0 0, L_00000163bf400d50;  1 drivers
v00000163bf342890_0 .net *"_ivl_224", 0 0, L_00000163bf4008f0;  1 drivers
v00000163bf342070_0 .net *"_ivl_226", 0 0, L_00000163bf4003f0;  1 drivers
v00000163bf342110_0 .net *"_ivl_228", 0 0, L_00000163bf3ff9f0;  1 drivers
v00000163bf3430b0_0 .net *"_ivl_23", 0 0, L_00000163bf389120;  1 drivers
v00000163bf342a70_0 .net *"_ivl_230", 0 0, L_00000163bf401750;  1 drivers
v00000163bf343830_0 .net *"_ivl_232", 0 0, L_00000163bf400350;  1 drivers
v00000163bf342b10_0 .net *"_ivl_234", 0 0, L_00000163bf3ff950;  1 drivers
v00000163bf342c50_0 .net *"_ivl_236", 0 0, L_00000163bf3ffa90;  1 drivers
v00000163bf343a10_0 .net *"_ivl_238", 0 0, L_00000163bf400170;  1 drivers
v00000163bf342bb0_0 .net *"_ivl_24", 0 0, L_00000163bf394a40;  1 drivers
v00000163bf342d90_0 .net *"_ivl_240", 0 0, L_00000163bf3ffb30;  1 drivers
v00000163bf342cf0_0 .net *"_ivl_242", 0 0, L_00000163bf3ffbd0;  1 drivers
v00000163bf3422f0_0 .net *"_ivl_244", 0 0, L_00000163bf401070;  1 drivers
v00000163bf343330_0 .net *"_ivl_246", 0 0, L_00000163bf4017f0;  1 drivers
v00000163bf342390_0 .net *"_ivl_248", 0 0, L_00000163bf401610;  1 drivers
v00000163bf342f70_0 .net *"_ivl_250", 0 0, L_00000163bf400df0;  1 drivers
v00000163bf343ab0_0 .net *"_ivl_252", 0 0, L_00000163bf400990;  1 drivers
v00000163bf343150_0 .net *"_ivl_254", 0 0, L_00000163bf400490;  1 drivers
v00000163bf266500_0 .net *"_ivl_256", 0 0, L_00000163bf400530;  1 drivers
v00000163bf346bc0_0 .net *"_ivl_27", 0 0, L_00000163bf388e00;  1 drivers
v00000163bf346440_0 .net *"_ivl_29", 0 0, L_00000163bf389440;  1 drivers
v00000163bf345ea0_0 .net *"_ivl_3", 0 0, L_00000163bf3893a0;  1 drivers
v00000163bf3472a0_0 .net *"_ivl_30", 0 0, L_00000163bf394ab0;  1 drivers
v00000163bf347660_0 .net *"_ivl_33", 0 0, L_00000163bf388ea0;  1 drivers
v00000163bf346120_0 .net *"_ivl_35", 0 0, L_00000163bf388f40;  1 drivers
v00000163bf3473e0_0 .net *"_ivl_36", 0 0, L_00000163bf393cb0;  1 drivers
v00000163bf347b60_0 .net *"_ivl_39", 0 0, L_00000163bf3fddd0;  1 drivers
v00000163bf347de0_0 .net *"_ivl_41", 0 0, L_00000163bf3fd510;  1 drivers
v00000163bf3464e0_0 .net *"_ivl_42", 0 0, L_00000163bf3945e0;  1 drivers
v00000163bf347e80_0 .net *"_ivl_45", 0 0, L_00000163bf3fe690;  1 drivers
v00000163bf346620_0 .net *"_ivl_47", 0 0, L_00000163bf3feff0;  1 drivers
v00000163bf3466c0_0 .net *"_ivl_48", 0 0, L_00000163bf393fc0;  1 drivers
v00000163bf3482e0_0 .net *"_ivl_5", 0 0, L_00000163bf3891c0;  1 drivers
v00000163bf3478e0_0 .net *"_ivl_51", 0 0, L_00000163bf3fd150;  1 drivers
v00000163bf345f40_0 .net *"_ivl_53", 0 0, L_00000163bf3fe230;  1 drivers
v00000163bf348100_0 .net *"_ivl_54", 0 0, L_00000163bf393d20;  1 drivers
v00000163bf346e40_0 .net *"_ivl_57", 0 0, L_00000163bf3fed70;  1 drivers
v00000163bf347200_0 .net *"_ivl_59", 0 0, L_00000163bf3fd1f0;  1 drivers
v00000163bf346580_0 .net *"_ivl_6", 0 0, L_00000163bf394420;  1 drivers
v00000163bf347d40_0 .net *"_ivl_60", 0 0, L_00000163bf393230;  1 drivers
v00000163bf3481a0_0 .net *"_ivl_63", 0 0, L_00000163bf3feb90;  1 drivers
v00000163bf347700_0 .net *"_ivl_65", 0 0, L_00000163bf3fd790;  1 drivers
v00000163bf348060_0 .net *"_ivl_66", 0 0, L_00000163bf3946c0;  1 drivers
v00000163bf347480_0 .net *"_ivl_69", 0 0, L_00000163bf3fec30;  1 drivers
v00000163bf348240_0 .net *"_ivl_71", 0 0, L_00000163bf3fd650;  1 drivers
v00000163bf3461c0_0 .net *"_ivl_72", 0 0, L_00000163bf393930;  1 drivers
v00000163bf347340_0 .net *"_ivl_75", 0 0, L_00000163bf3fde70;  1 drivers
v00000163bf347020_0 .net *"_ivl_77", 0 0, L_00000163bf3feaf0;  1 drivers
v00000163bf3469e0_0 .net *"_ivl_78", 0 0, L_00000163bf393d90;  1 drivers
v00000163bf346760_0 .net *"_ivl_81", 0 0, L_00000163bf3ff130;  1 drivers
v00000163bf345fe0_0 .net *"_ivl_83", 0 0, L_00000163bf3fe2d0;  1 drivers
v00000163bf347f20_0 .net *"_ivl_84", 0 0, L_00000163bf394260;  1 drivers
v00000163bf347520_0 .net *"_ivl_87", 0 0, L_00000163bf3ff090;  1 drivers
v00000163bf347c00_0 .net *"_ivl_89", 0 0, L_00000163bf3fdab0;  1 drivers
v00000163bf346800_0 .net *"_ivl_9", 0 0, L_00000163bf389260;  1 drivers
v00000163bf348560_0 .net *"_ivl_90", 0 0, L_00000163bf394570;  1 drivers
v00000163bf348380_0 .net *"_ivl_93", 0 0, L_00000163bf3fe4b0;  1 drivers
v00000163bf3470c0_0 .net *"_ivl_95", 0 0, L_00000163bf3fe870;  1 drivers
v00000163bf346a80_0 .net *"_ivl_96", 0 0, L_00000163bf3930e0;  1 drivers
v00000163bf3477a0_0 .net *"_ivl_99", 0 0, L_00000163bf3ff1d0;  1 drivers
v00000163bf3468a0_0 .net "a", 31 0, v00000163bf354a10_0;  alias, 1 drivers
v00000163bf346c60_0 .net "b", 31 0, v00000163bf3550f0_0;  alias, 1 drivers
v00000163bf347840_0 .net "out", 0 0, L_00000163bf393460;  alias, 1 drivers
v00000163bf347a20_0 .net "temp", 31 0, L_00000163bf3fe5f0;  1 drivers
L_00000163bf3893a0 .part v00000163bf354a10_0, 0, 1;
L_00000163bf3891c0 .part v00000163bf3550f0_0, 0, 1;
L_00000163bf389260 .part v00000163bf354a10_0, 1, 1;
L_00000163bf389300 .part v00000163bf3550f0_0, 1, 1;
L_00000163bf388d60 .part v00000163bf354a10_0, 2, 1;
L_00000163bf388fe0 .part v00000163bf3550f0_0, 2, 1;
L_00000163bf389080 .part v00000163bf354a10_0, 3, 1;
L_00000163bf389120 .part v00000163bf3550f0_0, 3, 1;
L_00000163bf388e00 .part v00000163bf354a10_0, 4, 1;
L_00000163bf389440 .part v00000163bf3550f0_0, 4, 1;
L_00000163bf388ea0 .part v00000163bf354a10_0, 5, 1;
L_00000163bf388f40 .part v00000163bf3550f0_0, 5, 1;
L_00000163bf3fddd0 .part v00000163bf354a10_0, 6, 1;
L_00000163bf3fd510 .part v00000163bf3550f0_0, 6, 1;
L_00000163bf3fe690 .part v00000163bf354a10_0, 7, 1;
L_00000163bf3feff0 .part v00000163bf3550f0_0, 7, 1;
L_00000163bf3fd150 .part v00000163bf354a10_0, 8, 1;
L_00000163bf3fe230 .part v00000163bf3550f0_0, 8, 1;
L_00000163bf3fed70 .part v00000163bf354a10_0, 9, 1;
L_00000163bf3fd1f0 .part v00000163bf3550f0_0, 9, 1;
L_00000163bf3feb90 .part v00000163bf354a10_0, 10, 1;
L_00000163bf3fd790 .part v00000163bf3550f0_0, 10, 1;
L_00000163bf3fec30 .part v00000163bf354a10_0, 11, 1;
L_00000163bf3fd650 .part v00000163bf3550f0_0, 11, 1;
L_00000163bf3fde70 .part v00000163bf354a10_0, 12, 1;
L_00000163bf3feaf0 .part v00000163bf3550f0_0, 12, 1;
L_00000163bf3ff130 .part v00000163bf354a10_0, 13, 1;
L_00000163bf3fe2d0 .part v00000163bf3550f0_0, 13, 1;
L_00000163bf3ff090 .part v00000163bf354a10_0, 14, 1;
L_00000163bf3fdab0 .part v00000163bf3550f0_0, 14, 1;
L_00000163bf3fe4b0 .part v00000163bf354a10_0, 15, 1;
L_00000163bf3fe870 .part v00000163bf3550f0_0, 15, 1;
L_00000163bf3ff1d0 .part v00000163bf354a10_0, 16, 1;
L_00000163bf3fd6f0 .part v00000163bf3550f0_0, 16, 1;
L_00000163bf3fe550 .part v00000163bf354a10_0, 17, 1;
L_00000163bf3fecd0 .part v00000163bf3550f0_0, 17, 1;
L_00000163bf3fe050 .part v00000163bf354a10_0, 18, 1;
L_00000163bf3fd470 .part v00000163bf3550f0_0, 18, 1;
L_00000163bf3fd830 .part v00000163bf354a10_0, 19, 1;
L_00000163bf3fcf70 .part v00000163bf3550f0_0, 19, 1;
L_00000163bf3fdfb0 .part v00000163bf354a10_0, 20, 1;
L_00000163bf3fea50 .part v00000163bf3550f0_0, 20, 1;
L_00000163bf3fd5b0 .part v00000163bf354a10_0, 21, 1;
L_00000163bf3fe9b0 .part v00000163bf3550f0_0, 21, 1;
L_00000163bf3fe190 .part v00000163bf354a10_0, 22, 1;
L_00000163bf3fd3d0 .part v00000163bf3550f0_0, 22, 1;
L_00000163bf3fe910 .part v00000163bf354a10_0, 23, 1;
L_00000163bf3ff270 .part v00000163bf3550f0_0, 23, 1;
L_00000163bf3fee10 .part v00000163bf354a10_0, 24, 1;
L_00000163bf3fd8d0 .part v00000163bf3550f0_0, 24, 1;
L_00000163bf3ff450 .part v00000163bf354a10_0, 25, 1;
L_00000163bf3fe730 .part v00000163bf3550f0_0, 25, 1;
L_00000163bf3fd290 .part v00000163bf354a10_0, 26, 1;
L_00000163bf3fe7d0 .part v00000163bf3550f0_0, 26, 1;
L_00000163bf3ff310 .part v00000163bf354a10_0, 27, 1;
L_00000163bf3fd970 .part v00000163bf3550f0_0, 27, 1;
L_00000163bf3feeb0 .part v00000163bf354a10_0, 28, 1;
L_00000163bf3fd010 .part v00000163bf3550f0_0, 28, 1;
L_00000163bf3fd330 .part v00000163bf354a10_0, 29, 1;
L_00000163bf3fda10 .part v00000163bf3550f0_0, 29, 1;
L_00000163bf3fef50 .part v00000163bf354a10_0, 30, 1;
L_00000163bf3fe0f0 .part v00000163bf3550f0_0, 30, 1;
LS_00000163bf3fe5f0_0_0 .concat8 [ 1 1 1 1], L_00000163bf393bd0, L_00000163bf394420, L_00000163bf393b60, L_00000163bf3931c0;
LS_00000163bf3fe5f0_0_4 .concat8 [ 1 1 1 1], L_00000163bf394a40, L_00000163bf394ab0, L_00000163bf393cb0, L_00000163bf3945e0;
LS_00000163bf3fe5f0_0_8 .concat8 [ 1 1 1 1], L_00000163bf393fc0, L_00000163bf393d20, L_00000163bf393230, L_00000163bf3946c0;
LS_00000163bf3fe5f0_0_12 .concat8 [ 1 1 1 1], L_00000163bf393930, L_00000163bf393d90, L_00000163bf394260, L_00000163bf394570;
LS_00000163bf3fe5f0_0_16 .concat8 [ 1 1 1 1], L_00000163bf3930e0, L_00000163bf393310, L_00000163bf394110, L_00000163bf393070;
LS_00000163bf3fe5f0_0_20 .concat8 [ 1 1 1 1], L_00000163bf394180, L_00000163bf394b90, L_00000163bf394490, L_00000163bf3932a0;
LS_00000163bf3fe5f0_0_24 .concat8 [ 1 1 1 1], L_00000163bf393540, L_00000163bf393e70, L_00000163bf393ee0, L_00000163bf393380;
LS_00000163bf3fe5f0_0_28 .concat8 [ 1 1 1 1], L_00000163bf393f50, L_00000163bf393620, L_00000163bf394730, L_00000163bf3933f0;
LS_00000163bf3fe5f0_1_0 .concat8 [ 4 4 4 4], LS_00000163bf3fe5f0_0_0, LS_00000163bf3fe5f0_0_4, LS_00000163bf3fe5f0_0_8, LS_00000163bf3fe5f0_0_12;
LS_00000163bf3fe5f0_1_4 .concat8 [ 4 4 4 4], LS_00000163bf3fe5f0_0_16, LS_00000163bf3fe5f0_0_20, LS_00000163bf3fe5f0_0_24, LS_00000163bf3fe5f0_0_28;
L_00000163bf3fe5f0 .concat8 [ 16 16 0 0], LS_00000163bf3fe5f0_1_0, LS_00000163bf3fe5f0_1_4;
L_00000163bf3fdb50 .part v00000163bf354a10_0, 31, 1;
L_00000163bf3fe370 .part v00000163bf3550f0_0, 31, 1;
L_00000163bf3fe410 .part L_00000163bf3fe5f0, 0, 1;
L_00000163bf3fdf10 .part L_00000163bf3fe5f0, 1, 1;
L_00000163bf3fd0b0 .part L_00000163bf3fe5f0, 2, 1;
L_00000163bf3fdbf0 .part L_00000163bf3fe5f0, 3, 1;
L_00000163bf3fdc90 .part L_00000163bf3fe5f0, 4, 1;
L_00000163bf3fdd30 .part L_00000163bf3fe5f0, 5, 1;
L_00000163bf3ff3b0 .part L_00000163bf3fe5f0, 6, 1;
L_00000163bf3ff4f0 .part L_00000163bf3fe5f0, 7, 1;
L_00000163bf3fcd90 .part L_00000163bf3fe5f0, 8, 1;
L_00000163bf3fce30 .part L_00000163bf3fe5f0, 9, 1;
L_00000163bf3fced0 .part L_00000163bf3fe5f0, 10, 1;
L_00000163bf400fd0 .part L_00000163bf3fe5f0, 11, 1;
L_00000163bf4016b0 .part L_00000163bf3fe5f0, 12, 1;
L_00000163bf401570 .part L_00000163bf3fe5f0, 13, 1;
L_00000163bf400d50 .part L_00000163bf3fe5f0, 14, 1;
L_00000163bf4008f0 .part L_00000163bf3fe5f0, 15, 1;
L_00000163bf4003f0 .part L_00000163bf3fe5f0, 16, 1;
L_00000163bf3ff9f0 .part L_00000163bf3fe5f0, 17, 1;
L_00000163bf401750 .part L_00000163bf3fe5f0, 18, 1;
L_00000163bf400350 .part L_00000163bf3fe5f0, 19, 1;
L_00000163bf3ff950 .part L_00000163bf3fe5f0, 20, 1;
L_00000163bf3ffa90 .part L_00000163bf3fe5f0, 21, 1;
L_00000163bf400170 .part L_00000163bf3fe5f0, 22, 1;
L_00000163bf3ffb30 .part L_00000163bf3fe5f0, 23, 1;
L_00000163bf3ffbd0 .part L_00000163bf3fe5f0, 24, 1;
L_00000163bf401070 .part L_00000163bf3fe5f0, 25, 1;
L_00000163bf4017f0 .part L_00000163bf3fe5f0, 26, 1;
L_00000163bf401610 .part L_00000163bf3fe5f0, 27, 1;
L_00000163bf400df0 .part L_00000163bf3fe5f0, 28, 1;
L_00000163bf400990 .part L_00000163bf3fe5f0, 29, 1;
L_00000163bf400490 .part L_00000163bf3fe5f0, 30, 1;
L_00000163bf400530 .part L_00000163bf3fe5f0, 31, 1;
S_00000163bf1502d0 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000163bf109aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000163bf2cb3c0 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000163bf3938c0 .functor NOT 1, L_00000163bf386f60, C4<0>, C4<0>, C4<0>;
v00000163bf3463a0_0 .net "A", 31 0, v00000163bf354a10_0;  alias, 1 drivers
v00000163bf347ac0_0 .net "ALUOP", 3 0, v00000163bf346da0_0;  alias, 1 drivers
v00000163bf346b20_0 .net "B", 31 0, v00000163bf3550f0_0;  alias, 1 drivers
v00000163bf345e00_0 .var "CF", 0 0;
v00000163bf347ca0_0 .net "ZF", 0 0, L_00000163bf3938c0;  alias, 1 drivers
v00000163bf346f80_0 .net *"_ivl_1", 0 0, L_00000163bf386f60;  1 drivers
v00000163bf346d00_0 .var "res", 31 0;
E_00000163bf2cab40 .event anyedge, v00000163bf347ac0_0, v00000163bf3468a0_0, v00000163bf346c60_0, v00000163bf345e00_0;
L_00000163bf386f60 .reduce/or v00000163bf346d00_0;
S_00000163bf14d8a0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000163bf109aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000163bf34a5c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf34a5f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf34a630 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf34a668 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf34a6a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf34a6d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf34a710 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf34a748 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf34a780 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf34a7b8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf34a7f0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf34a828 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf34a860 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf34a898 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf34a8d0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf34a908 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf34a940 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf34a978 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf34a9b0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf34a9e8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf34aa20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf34aa58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf34aa90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf34aac8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf34ab00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf346da0_0 .var "ALU_OP", 3 0;
v00000163bf346ee0_0 .net "opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
E_00000163bf2cb0c0 .event anyedge, v00000163bf24fae0_0;
S_00000163bf14da30 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000163bf3531b0_0 .net "EX1_forward_to_B", 31 0, v00000163bf353890_0;  alias, 1 drivers
v00000163bf353bb0_0 .net "EX_PFC", 31 0, v00000163bf353cf0_0;  alias, 1 drivers
v00000163bf352d50_0 .net "EX_PFC_to_IF", 31 0, L_00000163bf386ec0;  alias, 1 drivers
v00000163bf351ef0_0 .net "alu_selA", 1 0, L_00000163bf381ec0;  alias, 1 drivers
v00000163bf352350_0 .net "alu_selB", 1 0, L_00000163bf384a80;  alias, 1 drivers
v00000163bf3540b0_0 .net "ex_haz", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf3537f0_0 .net "id_haz", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf353070_0 .net "is_jr", 0 0, v00000163bf352530_0;  alias, 1 drivers
v00000163bf351f90_0 .net "mem_haz", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf353f70_0 .net "oper1", 31 0, L_00000163bf38b400;  alias, 1 drivers
v00000163bf3523f0_0 .net "oper2", 31 0, L_00000163bf393a10;  alias, 1 drivers
v00000163bf351db0_0 .net "pc", 31 0, v00000163bf352990_0;  alias, 1 drivers
v00000163bf3522b0_0 .net "rs1", 31 0, v00000163bf352490_0;  alias, 1 drivers
v00000163bf3525d0_0 .net "rs2_in", 31 0, v00000163bf352a30_0;  alias, 1 drivers
v00000163bf353570_0 .net "rs2_out", 31 0, L_00000163bf3940a0;  alias, 1 drivers
v00000163bf353250_0 .net "store_rs2_forward", 1 0, L_00000163bf3841c0;  alias, 1 drivers
L_00000163bf386ec0 .functor MUXZ 32, v00000163bf353cf0_0, L_00000163bf38b400, v00000163bf352530_0, C4<>;
S_00000163bf108200 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000163bf14da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000163bf2caf80 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000163bf389e90 .functor NOT 1, L_00000163bf388040, C4<0>, C4<0>, C4<0>;
L_00000163bf38a590 .functor NOT 1, L_00000163bf388540, C4<0>, C4<0>, C4<0>;
L_00000163bf38a050 .functor NOT 1, L_00000163bf387d20, C4<0>, C4<0>, C4<0>;
L_00000163bf38a130 .functor NOT 1, L_00000163bf388680, C4<0>, C4<0>, C4<0>;
L_00000163bf38a670 .functor AND 32, L_00000163bf389db0, v00000163bf352490_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf38a910 .functor AND 32, L_00000163bf389f00, L_00000163bf394d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf38a440 .functor OR 32, L_00000163bf38a670, L_00000163bf38a910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf38a280 .functor AND 32, L_00000163bf38a0c0, v00000163bf345630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf38a2f0 .functor OR 32, L_00000163bf38a440, L_00000163bf38a280, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf38b390 .functor AND 32, L_00000163bf38a8a0, L_00000163bf387f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf38b400 .functor OR 32, L_00000163bf38a2f0, L_00000163bf38b390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf349000_0 .net *"_ivl_1", 0 0, L_00000163bf388040;  1 drivers
v00000163bf349140_0 .net *"_ivl_13", 0 0, L_00000163bf387d20;  1 drivers
v00000163bf3491e0_0 .net *"_ivl_14", 0 0, L_00000163bf38a050;  1 drivers
v00000163bf349280_0 .net *"_ivl_19", 0 0, L_00000163bf387820;  1 drivers
v00000163bf349320_0 .net *"_ivl_2", 0 0, L_00000163bf389e90;  1 drivers
v00000163bf34c5b0_0 .net *"_ivl_23", 0 0, L_00000163bf388220;  1 drivers
v00000163bf34c830_0 .net *"_ivl_27", 0 0, L_00000163bf388680;  1 drivers
v00000163bf34bed0_0 .net *"_ivl_28", 0 0, L_00000163bf38a130;  1 drivers
v00000163bf34df50_0 .net *"_ivl_33", 0 0, L_00000163bf3867e0;  1 drivers
v00000163bf34bf70_0 .net *"_ivl_37", 0 0, L_00000163bf3878c0;  1 drivers
v00000163bf34d5f0_0 .net *"_ivl_40", 31 0, L_00000163bf38a670;  1 drivers
v00000163bf34e1d0_0 .net *"_ivl_42", 31 0, L_00000163bf38a910;  1 drivers
v00000163bf34deb0_0 .net *"_ivl_44", 31 0, L_00000163bf38a440;  1 drivers
v00000163bf34dff0_0 .net *"_ivl_46", 31 0, L_00000163bf38a280;  1 drivers
v00000163bf34d370_0 .net *"_ivl_48", 31 0, L_00000163bf38a2f0;  1 drivers
v00000163bf34c0b0_0 .net *"_ivl_50", 31 0, L_00000163bf38b390;  1 drivers
v00000163bf34c970_0 .net *"_ivl_7", 0 0, L_00000163bf388540;  1 drivers
v00000163bf34d910_0 .net *"_ivl_8", 0 0, L_00000163bf38a590;  1 drivers
v00000163bf34d690_0 .net "ina", 31 0, v00000163bf352490_0;  alias, 1 drivers
v00000163bf34c010_0 .net "inb", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf34c3d0_0 .net "inc", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf34bc50_0 .net "ind", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf34db90_0 .net "out", 31 0, L_00000163bf38b400;  alias, 1 drivers
v00000163bf34cc90_0 .net "s0", 31 0, L_00000163bf389db0;  1 drivers
v00000163bf34e130_0 .net "s1", 31 0, L_00000163bf389f00;  1 drivers
v00000163bf34c150_0 .net "s2", 31 0, L_00000163bf38a0c0;  1 drivers
v00000163bf34e090_0 .net "s3", 31 0, L_00000163bf38a8a0;  1 drivers
v00000163bf34cf10_0 .net "sel", 1 0, L_00000163bf381ec0;  alias, 1 drivers
L_00000163bf388040 .part L_00000163bf381ec0, 1, 1;
LS_00000163bf388360_0_0 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_4 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_8 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_12 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_16 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_20 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_24 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_0_28 .concat [ 1 1 1 1], L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90, L_00000163bf389e90;
LS_00000163bf388360_1_0 .concat [ 4 4 4 4], LS_00000163bf388360_0_0, LS_00000163bf388360_0_4, LS_00000163bf388360_0_8, LS_00000163bf388360_0_12;
LS_00000163bf388360_1_4 .concat [ 4 4 4 4], LS_00000163bf388360_0_16, LS_00000163bf388360_0_20, LS_00000163bf388360_0_24, LS_00000163bf388360_0_28;
L_00000163bf388360 .concat [ 16 16 0 0], LS_00000163bf388360_1_0, LS_00000163bf388360_1_4;
L_00000163bf388540 .part L_00000163bf381ec0, 0, 1;
LS_00000163bf386a60_0_0 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_4 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_8 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_12 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_16 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_20 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_24 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_0_28 .concat [ 1 1 1 1], L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590, L_00000163bf38a590;
LS_00000163bf386a60_1_0 .concat [ 4 4 4 4], LS_00000163bf386a60_0_0, LS_00000163bf386a60_0_4, LS_00000163bf386a60_0_8, LS_00000163bf386a60_0_12;
LS_00000163bf386a60_1_4 .concat [ 4 4 4 4], LS_00000163bf386a60_0_16, LS_00000163bf386a60_0_20, LS_00000163bf386a60_0_24, LS_00000163bf386a60_0_28;
L_00000163bf386a60 .concat [ 16 16 0 0], LS_00000163bf386a60_1_0, LS_00000163bf386a60_1_4;
L_00000163bf387d20 .part L_00000163bf381ec0, 1, 1;
LS_00000163bf3871e0_0_0 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_4 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_8 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_12 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_16 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_20 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_24 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_0_28 .concat [ 1 1 1 1], L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050, L_00000163bf38a050;
LS_00000163bf3871e0_1_0 .concat [ 4 4 4 4], LS_00000163bf3871e0_0_0, LS_00000163bf3871e0_0_4, LS_00000163bf3871e0_0_8, LS_00000163bf3871e0_0_12;
LS_00000163bf3871e0_1_4 .concat [ 4 4 4 4], LS_00000163bf3871e0_0_16, LS_00000163bf3871e0_0_20, LS_00000163bf3871e0_0_24, LS_00000163bf3871e0_0_28;
L_00000163bf3871e0 .concat [ 16 16 0 0], LS_00000163bf3871e0_1_0, LS_00000163bf3871e0_1_4;
L_00000163bf387820 .part L_00000163bf381ec0, 0, 1;
LS_00000163bf3885e0_0_0 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_4 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_8 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_12 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_16 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_20 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_24 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_0_28 .concat [ 1 1 1 1], L_00000163bf387820, L_00000163bf387820, L_00000163bf387820, L_00000163bf387820;
LS_00000163bf3885e0_1_0 .concat [ 4 4 4 4], LS_00000163bf3885e0_0_0, LS_00000163bf3885e0_0_4, LS_00000163bf3885e0_0_8, LS_00000163bf3885e0_0_12;
LS_00000163bf3885e0_1_4 .concat [ 4 4 4 4], LS_00000163bf3885e0_0_16, LS_00000163bf3885e0_0_20, LS_00000163bf3885e0_0_24, LS_00000163bf3885e0_0_28;
L_00000163bf3885e0 .concat [ 16 16 0 0], LS_00000163bf3885e0_1_0, LS_00000163bf3885e0_1_4;
L_00000163bf388220 .part L_00000163bf381ec0, 1, 1;
LS_00000163bf387280_0_0 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_4 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_8 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_12 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_16 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_20 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_24 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_0_28 .concat [ 1 1 1 1], L_00000163bf388220, L_00000163bf388220, L_00000163bf388220, L_00000163bf388220;
LS_00000163bf387280_1_0 .concat [ 4 4 4 4], LS_00000163bf387280_0_0, LS_00000163bf387280_0_4, LS_00000163bf387280_0_8, LS_00000163bf387280_0_12;
LS_00000163bf387280_1_4 .concat [ 4 4 4 4], LS_00000163bf387280_0_16, LS_00000163bf387280_0_20, LS_00000163bf387280_0_24, LS_00000163bf387280_0_28;
L_00000163bf387280 .concat [ 16 16 0 0], LS_00000163bf387280_1_0, LS_00000163bf387280_1_4;
L_00000163bf388680 .part L_00000163bf381ec0, 0, 1;
LS_00000163bf386ba0_0_0 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_4 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_8 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_12 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_16 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_20 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_24 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_0_28 .concat [ 1 1 1 1], L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130, L_00000163bf38a130;
LS_00000163bf386ba0_1_0 .concat [ 4 4 4 4], LS_00000163bf386ba0_0_0, LS_00000163bf386ba0_0_4, LS_00000163bf386ba0_0_8, LS_00000163bf386ba0_0_12;
LS_00000163bf386ba0_1_4 .concat [ 4 4 4 4], LS_00000163bf386ba0_0_16, LS_00000163bf386ba0_0_20, LS_00000163bf386ba0_0_24, LS_00000163bf386ba0_0_28;
L_00000163bf386ba0 .concat [ 16 16 0 0], LS_00000163bf386ba0_1_0, LS_00000163bf386ba0_1_4;
L_00000163bf3867e0 .part L_00000163bf381ec0, 1, 1;
LS_00000163bf3889a0_0_0 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_4 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_8 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_12 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_16 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_20 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_24 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_0_28 .concat [ 1 1 1 1], L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0, L_00000163bf3867e0;
LS_00000163bf3889a0_1_0 .concat [ 4 4 4 4], LS_00000163bf3889a0_0_0, LS_00000163bf3889a0_0_4, LS_00000163bf3889a0_0_8, LS_00000163bf3889a0_0_12;
LS_00000163bf3889a0_1_4 .concat [ 4 4 4 4], LS_00000163bf3889a0_0_16, LS_00000163bf3889a0_0_20, LS_00000163bf3889a0_0_24, LS_00000163bf3889a0_0_28;
L_00000163bf3889a0 .concat [ 16 16 0 0], LS_00000163bf3889a0_1_0, LS_00000163bf3889a0_1_4;
L_00000163bf3878c0 .part L_00000163bf381ec0, 0, 1;
LS_00000163bf387be0_0_0 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_4 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_8 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_12 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_16 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_20 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_24 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_0_28 .concat [ 1 1 1 1], L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0, L_00000163bf3878c0;
LS_00000163bf387be0_1_0 .concat [ 4 4 4 4], LS_00000163bf387be0_0_0, LS_00000163bf387be0_0_4, LS_00000163bf387be0_0_8, LS_00000163bf387be0_0_12;
LS_00000163bf387be0_1_4 .concat [ 4 4 4 4], LS_00000163bf387be0_0_16, LS_00000163bf387be0_0_20, LS_00000163bf387be0_0_24, LS_00000163bf387be0_0_28;
L_00000163bf387be0 .concat [ 16 16 0 0], LS_00000163bf387be0_1_0, LS_00000163bf387be0_1_4;
S_00000163bf108390 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000163bf108200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf389db0 .functor AND 32, L_00000163bf388360, L_00000163bf386a60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf349460_0 .net "in1", 31 0, L_00000163bf388360;  1 drivers
v00000163bf348920_0 .net "in2", 31 0, L_00000163bf386a60;  1 drivers
v00000163bf348a60_0 .net "out", 31 0, L_00000163bf389db0;  alias, 1 drivers
S_00000163bf140940 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000163bf108200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf389f00 .functor AND 32, L_00000163bf3871e0, L_00000163bf3885e0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf348b00_0 .net "in1", 31 0, L_00000163bf3871e0;  1 drivers
v00000163bf348ba0_0 .net "in2", 31 0, L_00000163bf3885e0;  1 drivers
v00000163bf348ce0_0 .net "out", 31 0, L_00000163bf389f00;  alias, 1 drivers
S_00000163bf140ad0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000163bf108200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf38a0c0 .functor AND 32, L_00000163bf387280, L_00000163bf386ba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf348e20_0 .net "in1", 31 0, L_00000163bf387280;  1 drivers
v00000163bf3493c0_0 .net "in2", 31 0, L_00000163bf386ba0;  1 drivers
v00000163bf348ec0_0 .net "out", 31 0, L_00000163bf38a0c0;  alias, 1 drivers
S_00000163bf34b9a0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000163bf108200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf38a8a0 .functor AND 32, L_00000163bf3889a0, L_00000163bf387be0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf349640_0 .net "in1", 31 0, L_00000163bf3889a0;  1 drivers
v00000163bf3490a0_0 .net "in2", 31 0, L_00000163bf387be0;  1 drivers
v00000163bf348f60_0 .net "out", 31 0, L_00000163bf38a8a0;  alias, 1 drivers
S_00000163bf34b810 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000163bf14da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000163bf2cb400 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000163bf38b320 .functor NOT 1, L_00000163bf388400, C4<0>, C4<0>, C4<0>;
L_00000163bf38b1d0 .functor NOT 1, L_00000163bf388a40, C4<0>, C4<0>, C4<0>;
L_00000163bf38b240 .functor NOT 1, L_00000163bf3870a0, C4<0>, C4<0>, C4<0>;
L_00000163bf2c1e50 .functor NOT 1, L_00000163bf387140, C4<0>, C4<0>, C4<0>;
L_00000163bf394960 .functor AND 32, L_00000163bf38b470, v00000163bf353890_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf393700 .functor AND 32, L_00000163bf38b160, L_00000163bf394d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf3942d0 .functor OR 32, L_00000163bf394960, L_00000163bf393700, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf394340 .functor AND 32, L_00000163bf38b2b0, v00000163bf345630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf394650 .functor OR 32, L_00000163bf3942d0, L_00000163bf394340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf3935b0 .functor AND 32, L_00000163bf393150, L_00000163bf387f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf393a10 .functor OR 32, L_00000163bf394650, L_00000163bf3935b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf34e270_0 .net *"_ivl_1", 0 0, L_00000163bf388400;  1 drivers
v00000163bf34dcd0_0 .net *"_ivl_13", 0 0, L_00000163bf3870a0;  1 drivers
v00000163bf34bcf0_0 .net *"_ivl_14", 0 0, L_00000163bf38b240;  1 drivers
v00000163bf34cfb0_0 .net *"_ivl_19", 0 0, L_00000163bf387320;  1 drivers
v00000163bf34bbb0_0 .net *"_ivl_2", 0 0, L_00000163bf38b320;  1 drivers
v00000163bf34c470_0 .net *"_ivl_23", 0 0, L_00000163bf3873c0;  1 drivers
v00000163bf34bd90_0 .net *"_ivl_27", 0 0, L_00000163bf387140;  1 drivers
v00000163bf34c290_0 .net *"_ivl_28", 0 0, L_00000163bf2c1e50;  1 drivers
v00000163bf34c650_0 .net *"_ivl_33", 0 0, L_00000163bf386b00;  1 drivers
v00000163bf34be30_0 .net *"_ivl_37", 0 0, L_00000163bf388b80;  1 drivers
v00000163bf34d410_0 .net *"_ivl_40", 31 0, L_00000163bf394960;  1 drivers
v00000163bf34c1f0_0 .net *"_ivl_42", 31 0, L_00000163bf393700;  1 drivers
v00000163bf34ca10_0 .net *"_ivl_44", 31 0, L_00000163bf3942d0;  1 drivers
v00000163bf34c330_0 .net *"_ivl_46", 31 0, L_00000163bf394340;  1 drivers
v00000163bf34cab0_0 .net *"_ivl_48", 31 0, L_00000163bf394650;  1 drivers
v00000163bf34c510_0 .net *"_ivl_50", 31 0, L_00000163bf3935b0;  1 drivers
v00000163bf34cb50_0 .net *"_ivl_7", 0 0, L_00000163bf388a40;  1 drivers
v00000163bf34c6f0_0 .net *"_ivl_8", 0 0, L_00000163bf38b1d0;  1 drivers
v00000163bf34cd30_0 .net "ina", 31 0, v00000163bf353890_0;  alias, 1 drivers
v00000163bf34dd70_0 .net "inb", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf34d2d0_0 .net "inc", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf34cbf0_0 .net "ind", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf34cdd0_0 .net "out", 31 0, L_00000163bf393a10;  alias, 1 drivers
v00000163bf34ce70_0 .net "s0", 31 0, L_00000163bf38b470;  1 drivers
v00000163bf34d4b0_0 .net "s1", 31 0, L_00000163bf38b160;  1 drivers
v00000163bf34de10_0 .net "s2", 31 0, L_00000163bf38b2b0;  1 drivers
v00000163bf34d050_0 .net "s3", 31 0, L_00000163bf393150;  1 drivers
v00000163bf34d0f0_0 .net "sel", 1 0, L_00000163bf384a80;  alias, 1 drivers
L_00000163bf388400 .part L_00000163bf384a80, 1, 1;
LS_00000163bf386880_0_0 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_4 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_8 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_12 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_16 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_20 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_24 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_0_28 .concat [ 1 1 1 1], L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320, L_00000163bf38b320;
LS_00000163bf386880_1_0 .concat [ 4 4 4 4], LS_00000163bf386880_0_0, LS_00000163bf386880_0_4, LS_00000163bf386880_0_8, LS_00000163bf386880_0_12;
LS_00000163bf386880_1_4 .concat [ 4 4 4 4], LS_00000163bf386880_0_16, LS_00000163bf386880_0_20, LS_00000163bf386880_0_24, LS_00000163bf386880_0_28;
L_00000163bf386880 .concat [ 16 16 0 0], LS_00000163bf386880_1_0, LS_00000163bf386880_1_4;
L_00000163bf388a40 .part L_00000163bf384a80, 0, 1;
LS_00000163bf386920_0_0 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_4 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_8 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_12 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_16 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_20 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_24 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_0_28 .concat [ 1 1 1 1], L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0, L_00000163bf38b1d0;
LS_00000163bf386920_1_0 .concat [ 4 4 4 4], LS_00000163bf386920_0_0, LS_00000163bf386920_0_4, LS_00000163bf386920_0_8, LS_00000163bf386920_0_12;
LS_00000163bf386920_1_4 .concat [ 4 4 4 4], LS_00000163bf386920_0_16, LS_00000163bf386920_0_20, LS_00000163bf386920_0_24, LS_00000163bf386920_0_28;
L_00000163bf386920 .concat [ 16 16 0 0], LS_00000163bf386920_1_0, LS_00000163bf386920_1_4;
L_00000163bf3870a0 .part L_00000163bf384a80, 1, 1;
LS_00000163bf387960_0_0 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_4 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_8 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_12 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_16 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_20 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_24 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_0_28 .concat [ 1 1 1 1], L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240, L_00000163bf38b240;
LS_00000163bf387960_1_0 .concat [ 4 4 4 4], LS_00000163bf387960_0_0, LS_00000163bf387960_0_4, LS_00000163bf387960_0_8, LS_00000163bf387960_0_12;
LS_00000163bf387960_1_4 .concat [ 4 4 4 4], LS_00000163bf387960_0_16, LS_00000163bf387960_0_20, LS_00000163bf387960_0_24, LS_00000163bf387960_0_28;
L_00000163bf387960 .concat [ 16 16 0 0], LS_00000163bf387960_1_0, LS_00000163bf387960_1_4;
L_00000163bf387320 .part L_00000163bf384a80, 0, 1;
LS_00000163bf386ce0_0_0 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_4 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_8 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_12 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_16 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_20 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_24 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_0_28 .concat [ 1 1 1 1], L_00000163bf387320, L_00000163bf387320, L_00000163bf387320, L_00000163bf387320;
LS_00000163bf386ce0_1_0 .concat [ 4 4 4 4], LS_00000163bf386ce0_0_0, LS_00000163bf386ce0_0_4, LS_00000163bf386ce0_0_8, LS_00000163bf386ce0_0_12;
LS_00000163bf386ce0_1_4 .concat [ 4 4 4 4], LS_00000163bf386ce0_0_16, LS_00000163bf386ce0_0_20, LS_00000163bf386ce0_0_24, LS_00000163bf386ce0_0_28;
L_00000163bf386ce0 .concat [ 16 16 0 0], LS_00000163bf386ce0_1_0, LS_00000163bf386ce0_1_4;
L_00000163bf3873c0 .part L_00000163bf384a80, 1, 1;
LS_00000163bf388900_0_0 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_4 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_8 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_12 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_16 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_20 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_24 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_0_28 .concat [ 1 1 1 1], L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0, L_00000163bf3873c0;
LS_00000163bf388900_1_0 .concat [ 4 4 4 4], LS_00000163bf388900_0_0, LS_00000163bf388900_0_4, LS_00000163bf388900_0_8, LS_00000163bf388900_0_12;
LS_00000163bf388900_1_4 .concat [ 4 4 4 4], LS_00000163bf388900_0_16, LS_00000163bf388900_0_20, LS_00000163bf388900_0_24, LS_00000163bf388900_0_28;
L_00000163bf388900 .concat [ 16 16 0 0], LS_00000163bf388900_1_0, LS_00000163bf388900_1_4;
L_00000163bf387140 .part L_00000163bf384a80, 0, 1;
LS_00000163bf387dc0_0_0 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_4 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_8 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_12 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_16 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_20 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_24 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_0_28 .concat [ 1 1 1 1], L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50, L_00000163bf2c1e50;
LS_00000163bf387dc0_1_0 .concat [ 4 4 4 4], LS_00000163bf387dc0_0_0, LS_00000163bf387dc0_0_4, LS_00000163bf387dc0_0_8, LS_00000163bf387dc0_0_12;
LS_00000163bf387dc0_1_4 .concat [ 4 4 4 4], LS_00000163bf387dc0_0_16, LS_00000163bf387dc0_0_20, LS_00000163bf387dc0_0_24, LS_00000163bf387dc0_0_28;
L_00000163bf387dc0 .concat [ 16 16 0 0], LS_00000163bf387dc0_1_0, LS_00000163bf387dc0_1_4;
L_00000163bf386b00 .part L_00000163bf384a80, 1, 1;
LS_00000163bf387460_0_0 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_4 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_8 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_12 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_16 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_20 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_24 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_0_28 .concat [ 1 1 1 1], L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00, L_00000163bf386b00;
LS_00000163bf387460_1_0 .concat [ 4 4 4 4], LS_00000163bf387460_0_0, LS_00000163bf387460_0_4, LS_00000163bf387460_0_8, LS_00000163bf387460_0_12;
LS_00000163bf387460_1_4 .concat [ 4 4 4 4], LS_00000163bf387460_0_16, LS_00000163bf387460_0_20, LS_00000163bf387460_0_24, LS_00000163bf387460_0_28;
L_00000163bf387460 .concat [ 16 16 0 0], LS_00000163bf387460_1_0, LS_00000163bf387460_1_4;
L_00000163bf388b80 .part L_00000163bf384a80, 0, 1;
LS_00000163bf388c20_0_0 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_4 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_8 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_12 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_16 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_20 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_24 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_0_28 .concat [ 1 1 1 1], L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80, L_00000163bf388b80;
LS_00000163bf388c20_1_0 .concat [ 4 4 4 4], LS_00000163bf388c20_0_0, LS_00000163bf388c20_0_4, LS_00000163bf388c20_0_8, LS_00000163bf388c20_0_12;
LS_00000163bf388c20_1_4 .concat [ 4 4 4 4], LS_00000163bf388c20_0_16, LS_00000163bf388c20_0_20, LS_00000163bf388c20_0_24, LS_00000163bf388c20_0_28;
L_00000163bf388c20 .concat [ 16 16 0 0], LS_00000163bf388c20_1_0, LS_00000163bf388c20_1_4;
S_00000163bf34ad20 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000163bf34b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf38b470 .functor AND 32, L_00000163bf386880, L_00000163bf386920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34c8d0_0 .net "in1", 31 0, L_00000163bf386880;  1 drivers
v00000163bf34c790_0 .net "in2", 31 0, L_00000163bf386920;  1 drivers
v00000163bf34d7d0_0 .net "out", 31 0, L_00000163bf38b470;  alias, 1 drivers
S_00000163bf34b360 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000163bf34b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf38b160 .functor AND 32, L_00000163bf387960, L_00000163bf386ce0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34d730_0 .net "in1", 31 0, L_00000163bf387960;  1 drivers
v00000163bf34e310_0 .net "in2", 31 0, L_00000163bf386ce0;  1 drivers
v00000163bf34d870_0 .net "out", 31 0, L_00000163bf38b160;  alias, 1 drivers
S_00000163bf34b4f0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000163bf34b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf38b2b0 .functor AND 32, L_00000163bf388900, L_00000163bf387dc0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34d9b0_0 .net "in1", 31 0, L_00000163bf388900;  1 drivers
v00000163bf34d550_0 .net "in2", 31 0, L_00000163bf387dc0;  1 drivers
v00000163bf34da50_0 .net "out", 31 0, L_00000163bf38b2b0;  alias, 1 drivers
S_00000163bf34ab90 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000163bf34b810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf393150 .functor AND 32, L_00000163bf387460, L_00000163bf388c20, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34daf0_0 .net "in1", 31 0, L_00000163bf387460;  1 drivers
v00000163bf34dc30_0 .net "in2", 31 0, L_00000163bf388c20;  1 drivers
v00000163bf34d190_0 .net "out", 31 0, L_00000163bf393150;  alias, 1 drivers
S_00000163bf34aeb0 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000163bf14da30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000163bf2cb780 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000163bf394030 .functor NOT 1, L_00000163bf387500, C4<0>, C4<0>, C4<0>;
L_00000163bf3943b0 .functor NOT 1, L_00000163bf386560, C4<0>, C4<0>, C4<0>;
L_00000163bf393000 .functor NOT 1, L_00000163bf388cc0, C4<0>, C4<0>, C4<0>;
L_00000163bf393e00 .functor NOT 1, L_00000163bf387a00, C4<0>, C4<0>, C4<0>;
L_00000163bf3949d0 .functor AND 32, L_00000163bf3948f0, v00000163bf352a30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf393a80 .functor AND 32, L_00000163bf393c40, L_00000163bf394d50, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf394b20 .functor OR 32, L_00000163bf3949d0, L_00000163bf393a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf3939a0 .functor AND 32, L_00000163bf393af0, v00000163bf345630_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf3934d0 .functor OR 32, L_00000163bf394b20, L_00000163bf3939a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf3941f0 .functor AND 32, L_00000163bf393850, L_00000163bf387f00, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf3940a0 .functor OR 32, L_00000163bf3934d0, L_00000163bf3941f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf34ed10_0 .net *"_ivl_1", 0 0, L_00000163bf387500;  1 drivers
v00000163bf34f2b0_0 .net *"_ivl_13", 0 0, L_00000163bf388cc0;  1 drivers
v00000163bf34ee50_0 .net *"_ivl_14", 0 0, L_00000163bf393000;  1 drivers
v00000163bf34f850_0 .net *"_ivl_19", 0 0, L_00000163bf3880e0;  1 drivers
v00000163bf34f210_0 .net *"_ivl_2", 0 0, L_00000163bf394030;  1 drivers
v00000163bf34eef0_0 .net *"_ivl_23", 0 0, L_00000163bf3884a0;  1 drivers
v00000163bf34e630_0 .net *"_ivl_27", 0 0, L_00000163bf387a00;  1 drivers
v00000163bf34f350_0 .net *"_ivl_28", 0 0, L_00000163bf393e00;  1 drivers
v00000163bf34e3b0_0 .net *"_ivl_33", 0 0, L_00000163bf386e20;  1 drivers
v00000163bf34ec70_0 .net *"_ivl_37", 0 0, L_00000163bf3882c0;  1 drivers
v00000163bf34ebd0_0 .net *"_ivl_40", 31 0, L_00000163bf3949d0;  1 drivers
v00000163bf34f3f0_0 .net *"_ivl_42", 31 0, L_00000163bf393a80;  1 drivers
v00000163bf34e590_0 .net *"_ivl_44", 31 0, L_00000163bf394b20;  1 drivers
v00000163bf34f490_0 .net *"_ivl_46", 31 0, L_00000163bf3939a0;  1 drivers
v00000163bf34edb0_0 .net *"_ivl_48", 31 0, L_00000163bf3934d0;  1 drivers
v00000163bf34fa30_0 .net *"_ivl_50", 31 0, L_00000163bf3941f0;  1 drivers
v00000163bf34f670_0 .net *"_ivl_7", 0 0, L_00000163bf386560;  1 drivers
v00000163bf34e6d0_0 .net *"_ivl_8", 0 0, L_00000163bf3943b0;  1 drivers
v00000163bf34e770_0 .net "ina", 31 0, v00000163bf352a30_0;  alias, 1 drivers
v00000163bf34f710_0 .net "inb", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf34ef90_0 .net "inc", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf34f7b0_0 .net "ind", 31 0, L_00000163bf387f00;  alias, 1 drivers
v00000163bf34e810_0 .net "out", 31 0, L_00000163bf3940a0;  alias, 1 drivers
v00000163bf34e8b0_0 .net "s0", 31 0, L_00000163bf3948f0;  1 drivers
v00000163bf34ea90_0 .net "s1", 31 0, L_00000163bf393c40;  1 drivers
v00000163bf34f170_0 .net "s2", 31 0, L_00000163bf393af0;  1 drivers
v00000163bf353110_0 .net "s3", 31 0, L_00000163bf393850;  1 drivers
v00000163bf352670_0 .net "sel", 1 0, L_00000163bf3841c0;  alias, 1 drivers
L_00000163bf387500 .part L_00000163bf3841c0, 1, 1;
LS_00000163bf387e60_0_0 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_4 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_8 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_12 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_16 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_20 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_24 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_0_28 .concat [ 1 1 1 1], L_00000163bf394030, L_00000163bf394030, L_00000163bf394030, L_00000163bf394030;
LS_00000163bf387e60_1_0 .concat [ 4 4 4 4], LS_00000163bf387e60_0_0, LS_00000163bf387e60_0_4, LS_00000163bf387e60_0_8, LS_00000163bf387e60_0_12;
LS_00000163bf387e60_1_4 .concat [ 4 4 4 4], LS_00000163bf387e60_0_16, LS_00000163bf387e60_0_20, LS_00000163bf387e60_0_24, LS_00000163bf387e60_0_28;
L_00000163bf387e60 .concat [ 16 16 0 0], LS_00000163bf387e60_1_0, LS_00000163bf387e60_1_4;
L_00000163bf386560 .part L_00000163bf3841c0, 0, 1;
LS_00000163bf386c40_0_0 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_4 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_8 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_12 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_16 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_20 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_24 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_0_28 .concat [ 1 1 1 1], L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0, L_00000163bf3943b0;
LS_00000163bf386c40_1_0 .concat [ 4 4 4 4], LS_00000163bf386c40_0_0, LS_00000163bf386c40_0_4, LS_00000163bf386c40_0_8, LS_00000163bf386c40_0_12;
LS_00000163bf386c40_1_4 .concat [ 4 4 4 4], LS_00000163bf386c40_0_16, LS_00000163bf386c40_0_20, LS_00000163bf386c40_0_24, LS_00000163bf386c40_0_28;
L_00000163bf386c40 .concat [ 16 16 0 0], LS_00000163bf386c40_1_0, LS_00000163bf386c40_1_4;
L_00000163bf388cc0 .part L_00000163bf3841c0, 1, 1;
LS_00000163bf386d80_0_0 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_4 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_8 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_12 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_16 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_20 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_24 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_0_28 .concat [ 1 1 1 1], L_00000163bf393000, L_00000163bf393000, L_00000163bf393000, L_00000163bf393000;
LS_00000163bf386d80_1_0 .concat [ 4 4 4 4], LS_00000163bf386d80_0_0, LS_00000163bf386d80_0_4, LS_00000163bf386d80_0_8, LS_00000163bf386d80_0_12;
LS_00000163bf386d80_1_4 .concat [ 4 4 4 4], LS_00000163bf386d80_0_16, LS_00000163bf386d80_0_20, LS_00000163bf386d80_0_24, LS_00000163bf386d80_0_28;
L_00000163bf386d80 .concat [ 16 16 0 0], LS_00000163bf386d80_1_0, LS_00000163bf386d80_1_4;
L_00000163bf3880e0 .part L_00000163bf3841c0, 0, 1;
LS_00000163bf388180_0_0 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_4 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_8 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_12 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_16 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_20 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_24 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_0_28 .concat [ 1 1 1 1], L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0, L_00000163bf3880e0;
LS_00000163bf388180_1_0 .concat [ 4 4 4 4], LS_00000163bf388180_0_0, LS_00000163bf388180_0_4, LS_00000163bf388180_0_8, LS_00000163bf388180_0_12;
LS_00000163bf388180_1_4 .concat [ 4 4 4 4], LS_00000163bf388180_0_16, LS_00000163bf388180_0_20, LS_00000163bf388180_0_24, LS_00000163bf388180_0_28;
L_00000163bf388180 .concat [ 16 16 0 0], LS_00000163bf388180_1_0, LS_00000163bf388180_1_4;
L_00000163bf3884a0 .part L_00000163bf3841c0, 1, 1;
LS_00000163bf386600_0_0 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_4 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_8 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_12 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_16 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_20 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_24 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_0_28 .concat [ 1 1 1 1], L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0, L_00000163bf3884a0;
LS_00000163bf386600_1_0 .concat [ 4 4 4 4], LS_00000163bf386600_0_0, LS_00000163bf386600_0_4, LS_00000163bf386600_0_8, LS_00000163bf386600_0_12;
LS_00000163bf386600_1_4 .concat [ 4 4 4 4], LS_00000163bf386600_0_16, LS_00000163bf386600_0_20, LS_00000163bf386600_0_24, LS_00000163bf386600_0_28;
L_00000163bf386600 .concat [ 16 16 0 0], LS_00000163bf386600_1_0, LS_00000163bf386600_1_4;
L_00000163bf387a00 .part L_00000163bf3841c0, 0, 1;
LS_00000163bf3866a0_0_0 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_4 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_8 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_12 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_16 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_20 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_24 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_0_28 .concat [ 1 1 1 1], L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00, L_00000163bf393e00;
LS_00000163bf3866a0_1_0 .concat [ 4 4 4 4], LS_00000163bf3866a0_0_0, LS_00000163bf3866a0_0_4, LS_00000163bf3866a0_0_8, LS_00000163bf3866a0_0_12;
LS_00000163bf3866a0_1_4 .concat [ 4 4 4 4], LS_00000163bf3866a0_0_16, LS_00000163bf3866a0_0_20, LS_00000163bf3866a0_0_24, LS_00000163bf3866a0_0_28;
L_00000163bf3866a0 .concat [ 16 16 0 0], LS_00000163bf3866a0_1_0, LS_00000163bf3866a0_1_4;
L_00000163bf386e20 .part L_00000163bf3841c0, 1, 1;
LS_00000163bf386740_0_0 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_4 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_8 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_12 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_16 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_20 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_24 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_0_28 .concat [ 1 1 1 1], L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20, L_00000163bf386e20;
LS_00000163bf386740_1_0 .concat [ 4 4 4 4], LS_00000163bf386740_0_0, LS_00000163bf386740_0_4, LS_00000163bf386740_0_8, LS_00000163bf386740_0_12;
LS_00000163bf386740_1_4 .concat [ 4 4 4 4], LS_00000163bf386740_0_16, LS_00000163bf386740_0_20, LS_00000163bf386740_0_24, LS_00000163bf386740_0_28;
L_00000163bf386740 .concat [ 16 16 0 0], LS_00000163bf386740_1_0, LS_00000163bf386740_1_4;
L_00000163bf3882c0 .part L_00000163bf3841c0, 0, 1;
LS_00000163bf388720_0_0 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_4 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_8 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_12 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_16 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_20 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_24 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_0_28 .concat [ 1 1 1 1], L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0, L_00000163bf3882c0;
LS_00000163bf388720_1_0 .concat [ 4 4 4 4], LS_00000163bf388720_0_0, LS_00000163bf388720_0_4, LS_00000163bf388720_0_8, LS_00000163bf388720_0_12;
LS_00000163bf388720_1_4 .concat [ 4 4 4 4], LS_00000163bf388720_0_16, LS_00000163bf388720_0_20, LS_00000163bf388720_0_24, LS_00000163bf388720_0_28;
L_00000163bf388720 .concat [ 16 16 0 0], LS_00000163bf388720_1_0, LS_00000163bf388720_1_4;
S_00000163bf34b040 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000163bf34aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf3948f0 .functor AND 32, L_00000163bf387e60, L_00000163bf386c40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34d230_0 .net "in1", 31 0, L_00000163bf387e60;  1 drivers
v00000163bf34e4f0_0 .net "in2", 31 0, L_00000163bf386c40;  1 drivers
v00000163bf34f8f0_0 .net "out", 31 0, L_00000163bf3948f0;  alias, 1 drivers
S_00000163bf34b1d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000163bf34aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf393c40 .functor AND 32, L_00000163bf386d80, L_00000163bf388180, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34e9f0_0 .net "in1", 31 0, L_00000163bf386d80;  1 drivers
v00000163bf34f530_0 .net "in2", 31 0, L_00000163bf388180;  1 drivers
v00000163bf34f5d0_0 .net "out", 31 0, L_00000163bf393c40;  alias, 1 drivers
S_00000163bf34b680 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000163bf34aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf393af0 .functor AND 32, L_00000163bf386600, L_00000163bf3866a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34e450_0 .net "in1", 31 0, L_00000163bf386600;  1 drivers
v00000163bf34f030_0 .net "in2", 31 0, L_00000163bf3866a0;  1 drivers
v00000163bf34e950_0 .net "out", 31 0, L_00000163bf393af0;  alias, 1 drivers
S_00000163bf3514b0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000163bf34aeb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000163bf393850 .functor AND 32, L_00000163bf386740, L_00000163bf388720, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000163bf34f0d0_0 .net "in1", 31 0, L_00000163bf386740;  1 drivers
v00000163bf34f990_0 .net "in2", 31 0, L_00000163bf388720;  1 drivers
v00000163bf34eb30_0 .net "out", 31 0, L_00000163bf393850;  alias, 1 drivers
S_00000163bf351000 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000163bf355b80 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf355bb8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf355bf0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf355c28 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf355c60 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf355c98 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf355cd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf355d08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf355d40 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf355d78 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf355db0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf355de8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf355e20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf355e58 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf355e90 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf355ec8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf355f00 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf355f38 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf355f70 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf355fa8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf355fe0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf356018 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf356050 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf356088 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf3560c0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf352990_0 .var "EX1_PC", 31 0;
v00000163bf353cf0_0 .var "EX1_PFC", 31 0;
v00000163bf353890_0 .var "EX1_forward_to_B", 31 0;
v00000163bf354150_0 .var "EX1_is_beq", 0 0;
v00000163bf353a70_0 .var "EX1_is_bne", 0 0;
v00000163bf353930_0 .var "EX1_is_jal", 0 0;
v00000163bf352530_0 .var "EX1_is_jr", 0 0;
v00000163bf354290_0 .var "EX1_is_oper2_immed", 0 0;
v00000163bf351e50_0 .var "EX1_memread", 0 0;
v00000163bf352710_0 .var "EX1_memwrite", 0 0;
v00000163bf353c50_0 .var "EX1_opcode", 11 0;
v00000163bf3539d0_0 .var "EX1_predicted", 0 0;
v00000163bf351bd0_0 .var "EX1_rd_ind", 4 0;
v00000163bf3532f0_0 .var "EX1_rd_indzero", 0 0;
v00000163bf352df0_0 .var "EX1_regwrite", 0 0;
v00000163bf352490_0 .var "EX1_rs1", 31 0;
v00000163bf3541f0_0 .var "EX1_rs1_ind", 4 0;
v00000163bf352a30_0 .var "EX1_rs2", 31 0;
v00000163bf353750_0 .var "EX1_rs2_ind", 4 0;
v00000163bf353b10_0 .net "FLUSH", 0 0, v00000163bf357f40_0;  alias, 1 drivers
v00000163bf352c10_0 .net "ID_PC", 31 0, v00000163bf35e160_0;  alias, 1 drivers
v00000163bf352fd0_0 .net "ID_PFC_to_EX", 31 0, L_00000163bf384c60;  alias, 1 drivers
v00000163bf3527b0_0 .net "ID_forward_to_B", 31 0, L_00000163bf384800;  alias, 1 drivers
v00000163bf353d90_0 .net "ID_is_beq", 0 0, L_00000163bf3850c0;  alias, 1 drivers
v00000163bf352e90_0 .net "ID_is_bne", 0 0, L_00000163bf3844e0;  alias, 1 drivers
v00000163bf354330_0 .net "ID_is_jal", 0 0, L_00000163bf387780;  alias, 1 drivers
v00000163bf3534d0_0 .net "ID_is_jr", 0 0, L_00000163bf384620;  alias, 1 drivers
v00000163bf352f30_0 .net "ID_is_oper2_immed", 0 0, L_00000163bf38a520;  alias, 1 drivers
v00000163bf353390_0 .net "ID_memread", 0 0, L_00000163bf3869c0;  alias, 1 drivers
v00000163bf353430_0 .net "ID_memwrite", 0 0, L_00000163bf387fa0;  alias, 1 drivers
v00000163bf353610_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
v00000163bf3536b0_0 .net "ID_predicted", 0 0, v00000163bf358da0_0;  alias, 1 drivers
v00000163bf351c70_0 .net "ID_rd_ind", 4 0, v00000163bf36f9d0_0;  alias, 1 drivers
v00000163bf352850_0 .net "ID_rd_indzero", 0 0, L_00000163bf3876e0;  1 drivers
v00000163bf353e30_0 .net "ID_regwrite", 0 0, L_00000163bf388ae0;  alias, 1 drivers
v00000163bf3528f0_0 .net "ID_rs1", 31 0, v00000163bf35cc20_0;  alias, 1 drivers
v00000163bf353ed0_0 .net "ID_rs1_ind", 4 0, v00000163bf36fc50_0;  alias, 1 drivers
v00000163bf351d10_0 .net "ID_rs2", 31 0, v00000163bf35b780_0;  alias, 1 drivers
v00000163bf354010_0 .net "ID_rs2_ind", 4 0, v00000163bf36d9f0_0;  alias, 1 drivers
v00000163bf352ad0_0 .net "clk", 0 0, L_00000163bf3895d0;  1 drivers
v00000163bf352030_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cb900 .event posedge, v00000163bf344cd0_0, v00000163bf352ad0_0;
S_00000163bf351640 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000163bf356100 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf356138 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf356170 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf3561a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf3561e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf356218 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf356250 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf356288 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf3562c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf3562f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf356330 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf356368 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf3563a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf3563d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf356410 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf356448 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf356480 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf3564b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf3564f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf356528 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf356560 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf356598 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf3565d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf356608 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf356640 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf3520d0_0 .net "EX1_ALU_OPER1", 31 0, L_00000163bf38b400;  alias, 1 drivers
v00000163bf352b70_0 .net "EX1_ALU_OPER2", 31 0, L_00000163bf393a10;  alias, 1 drivers
v00000163bf352170_0 .net "EX1_PC", 31 0, v00000163bf352990_0;  alias, 1 drivers
v00000163bf352210_0 .net "EX1_PFC_to_IF", 31 0, L_00000163bf386ec0;  alias, 1 drivers
v00000163bf352cb0_0 .net "EX1_forward_to_B", 31 0, v00000163bf353890_0;  alias, 1 drivers
v00000163bf3548d0_0 .net "EX1_is_beq", 0 0, v00000163bf354150_0;  alias, 1 drivers
v00000163bf355870_0 .net "EX1_is_bne", 0 0, v00000163bf353a70_0;  alias, 1 drivers
v00000163bf355730_0 .net "EX1_is_jal", 0 0, v00000163bf353930_0;  alias, 1 drivers
v00000163bf355370_0 .net "EX1_is_jr", 0 0, v00000163bf352530_0;  alias, 1 drivers
v00000163bf3545b0_0 .net "EX1_is_oper2_immed", 0 0, v00000163bf354290_0;  alias, 1 drivers
v00000163bf354ab0_0 .net "EX1_memread", 0 0, v00000163bf351e50_0;  alias, 1 drivers
v00000163bf354650_0 .net "EX1_memwrite", 0 0, v00000163bf352710_0;  alias, 1 drivers
v00000163bf3546f0_0 .net "EX1_opcode", 11 0, v00000163bf353c50_0;  alias, 1 drivers
v00000163bf354dd0_0 .net "EX1_predicted", 0 0, v00000163bf3539d0_0;  alias, 1 drivers
v00000163bf355a50_0 .net "EX1_rd_ind", 4 0, v00000163bf351bd0_0;  alias, 1 drivers
v00000163bf355190_0 .net "EX1_rd_indzero", 0 0, v00000163bf3532f0_0;  alias, 1 drivers
v00000163bf354e70_0 .net "EX1_regwrite", 0 0, v00000163bf352df0_0;  alias, 1 drivers
v00000163bf355230_0 .net "EX1_rs1", 31 0, v00000163bf352490_0;  alias, 1 drivers
v00000163bf3555f0_0 .net "EX1_rs1_ind", 4 0, v00000163bf3541f0_0;  alias, 1 drivers
v00000163bf355910_0 .net "EX1_rs2_ind", 4 0, v00000163bf353750_0;  alias, 1 drivers
v00000163bf354790_0 .net "EX1_rs2_out", 31 0, L_00000163bf3940a0;  alias, 1 drivers
v00000163bf354a10_0 .var "EX2_ALU_OPER1", 31 0;
v00000163bf3550f0_0 .var "EX2_ALU_OPER2", 31 0;
v00000163bf354b50_0 .var "EX2_PC", 31 0;
v00000163bf355550_0 .var "EX2_PFC_to_IF", 31 0;
v00000163bf354bf0_0 .var "EX2_forward_to_B", 31 0;
v00000163bf355690_0 .var "EX2_is_beq", 0 0;
v00000163bf354c90_0 .var "EX2_is_bne", 0 0;
v00000163bf354d30_0 .var "EX2_is_jal", 0 0;
v00000163bf3552d0_0 .var "EX2_is_jr", 0 0;
v00000163bf3557d0_0 .var "EX2_is_oper2_immed", 0 0;
v00000163bf354830_0 .var "EX2_memread", 0 0;
v00000163bf355410_0 .var "EX2_memwrite", 0 0;
v00000163bf354970_0 .var "EX2_opcode", 11 0;
v00000163bf3543d0_0 .var "EX2_predicted", 0 0;
v00000163bf354f10_0 .var "EX2_rd_ind", 4 0;
v00000163bf354fb0_0 .var "EX2_rd_indzero", 0 0;
v00000163bf3559b0_0 .var "EX2_regwrite", 0 0;
v00000163bf354470_0 .var "EX2_rs1", 31 0;
v00000163bf354510_0 .var "EX2_rs1_ind", 4 0;
v00000163bf355050_0 .var "EX2_rs2_ind", 4 0;
v00000163bf3554b0_0 .var "EX2_rs2_out", 31 0;
v00000163bf3589e0_0 .net "FLUSH", 0 0, v00000163bf358580_0;  alias, 1 drivers
v00000163bf356780_0 .net "clk", 0 0, L_00000163bf3947a0;  1 drivers
v00000163bf3574a0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cb980 .event posedge, v00000163bf344cd0_0, v00000163bf356780_0;
S_00000163bf350b50 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000163bf35e690 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf35e6c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf35e700 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf35e738 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf35e770 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf35e7a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf35e7e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf35e818 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf35e850 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf35e888 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf35e8c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf35e8f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf35e930 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf35e968 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf35e9a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf35e9d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf35ea10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf35ea48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf35ea80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf35eab8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf35eaf0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf35eb28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf35eb60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf35eb98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf35ebd0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000163bf389870 .functor OR 1, L_00000163bf3850c0, L_00000163bf3844e0, C4<0>, C4<0>;
L_00000163bf389950 .functor AND 1, L_00000163bf389870, L_00000163bf38b010, C4<1>, C4<1>;
L_00000163bf38a1a0 .functor OR 1, L_00000163bf3850c0, L_00000163bf3844e0, C4<0>, C4<0>;
L_00000163bf389b80 .functor AND 1, L_00000163bf38a1a0, L_00000163bf38b010, C4<1>, C4<1>;
L_00000163bf38ac90 .functor OR 1, L_00000163bf3850c0, L_00000163bf3844e0, C4<0>, C4<0>;
L_00000163bf389560 .functor AND 1, L_00000163bf38ac90, v00000163bf358da0_0, C4<1>, C4<1>;
v00000163bf35d9e0_0 .net "EX1_memread", 0 0, v00000163bf351e50_0;  alias, 1 drivers
v00000163bf35d6c0_0 .net "EX1_opcode", 11 0, v00000163bf353c50_0;  alias, 1 drivers
v00000163bf35d120_0 .net "EX1_rd_ind", 4 0, v00000163bf351bd0_0;  alias, 1 drivers
v00000163bf35c540_0 .net "EX1_rd_indzero", 0 0, v00000163bf3532f0_0;  alias, 1 drivers
v00000163bf35baa0_0 .net "EX2_memread", 0 0, v00000163bf354830_0;  alias, 1 drivers
v00000163bf35da80_0 .net "EX2_opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
v00000163bf35d620_0 .net "EX2_rd_ind", 4 0, v00000163bf354f10_0;  alias, 1 drivers
v00000163bf35d800_0 .net "EX2_rd_indzero", 0 0, v00000163bf354fb0_0;  alias, 1 drivers
v00000163bf35d1c0_0 .net "ID_EX1_flush", 0 0, v00000163bf357f40_0;  alias, 1 drivers
v00000163bf35d760_0 .net "ID_EX2_flush", 0 0, v00000163bf358580_0;  alias, 1 drivers
v00000163bf35b820_0 .net "ID_is_beq", 0 0, L_00000163bf3850c0;  alias, 1 drivers
v00000163bf35c860_0 .net "ID_is_bne", 0 0, L_00000163bf3844e0;  alias, 1 drivers
v00000163bf35b8c0_0 .net "ID_is_j", 0 0, L_00000163bf387640;  alias, 1 drivers
v00000163bf35bb40_0 .net "ID_is_jal", 0 0, L_00000163bf387780;  alias, 1 drivers
v00000163bf35d580_0 .net "ID_is_jr", 0 0, L_00000163bf384620;  alias, 1 drivers
v00000163bf35ccc0_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
v00000163bf35c900_0 .net "ID_rs1_ind", 4 0, v00000163bf36fc50_0;  alias, 1 drivers
v00000163bf35b960_0 .net "ID_rs2_ind", 4 0, v00000163bf36d9f0_0;  alias, 1 drivers
v00000163bf35c360_0 .net "IF_ID_flush", 0 0, v00000163bf359ac0_0;  alias, 1 drivers
v00000163bf35ca40_0 .net "IF_ID_write", 0 0, v00000163bf35b3c0_0;  alias, 1 drivers
v00000163bf35cf40_0 .net "PC_src", 2 0, L_00000163bf384ee0;  alias, 1 drivers
v00000163bf35bbe0_0 .net "PFC_to_EX", 31 0, L_00000163bf384c60;  alias, 1 drivers
v00000163bf35bc80_0 .net "PFC_to_IF", 31 0, L_00000163bf385200;  alias, 1 drivers
v00000163bf35d300_0 .net "WB_rd_ind", 4 0, v00000163bf3703d0_0;  alias, 1 drivers
v00000163bf35dd00_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  alias, 1 drivers
v00000163bf35c0e0_0 .net *"_ivl_11", 0 0, L_00000163bf389b80;  1 drivers
v00000163bf35c180_0 .net *"_ivl_13", 9 0, L_00000163bf3855c0;  1 drivers
v00000163bf35cd60_0 .net *"_ivl_15", 9 0, L_00000163bf386100;  1 drivers
v00000163bf35ce00_0 .net *"_ivl_16", 9 0, L_00000163bf384300;  1 drivers
v00000163bf35bd20_0 .net *"_ivl_19", 9 0, L_00000163bf385480;  1 drivers
v00000163bf35c040_0 .net *"_ivl_20", 9 0, L_00000163bf3849e0;  1 drivers
v00000163bf35d440_0 .net *"_ivl_25", 0 0, L_00000163bf38ac90;  1 drivers
v00000163bf35c5e0_0 .net *"_ivl_27", 0 0, L_00000163bf389560;  1 drivers
v00000163bf35bdc0_0 .net *"_ivl_29", 9 0, L_00000163bf385de0;  1 drivers
v00000163bf35db20_0 .net *"_ivl_3", 0 0, L_00000163bf389870;  1 drivers
L_00000163bf3a01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000163bf35d3a0_0 .net/2u *"_ivl_30", 9 0, L_00000163bf3a01f0;  1 drivers
v00000163bf35be60_0 .net *"_ivl_32", 9 0, L_00000163bf3853e0;  1 drivers
v00000163bf35c9a0_0 .net *"_ivl_35", 9 0, L_00000163bf385d40;  1 drivers
v00000163bf35d8a0_0 .net *"_ivl_37", 9 0, L_00000163bf385a20;  1 drivers
v00000163bf35cea0_0 .net *"_ivl_38", 9 0, L_00000163bf384bc0;  1 drivers
v00000163bf35c680_0 .net *"_ivl_40", 9 0, L_00000163bf385b60;  1 drivers
L_00000163bf3a0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35dc60_0 .net/2s *"_ivl_45", 21 0, L_00000163bf3a0238;  1 drivers
L_00000163bf3a0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35dda0_0 .net/2s *"_ivl_50", 21 0, L_00000163bf3a0280;  1 drivers
v00000163bf35bf00_0 .net *"_ivl_9", 0 0, L_00000163bf38a1a0;  1 drivers
v00000163bf35b6e0_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf35c2c0_0 .net "forward_to_B", 31 0, L_00000163bf384800;  alias, 1 drivers
v00000163bf35cfe0_0 .net "imm", 31 0, v00000163bf35ad80_0;  1 drivers
v00000163bf35c400_0 .net "inst", 31 0, v00000163bf35e200_0;  alias, 1 drivers
v00000163bf35c4a0_0 .net "is_branch_and_taken", 0 0, L_00000163bf389950;  alias, 1 drivers
v00000163bf35c720_0 .net "is_oper2_immed", 0 0, L_00000163bf38a520;  alias, 1 drivers
v00000163bf35cae0_0 .net "mem_read", 0 0, L_00000163bf3869c0;  alias, 1 drivers
v00000163bf35c7c0_0 .net "mem_write", 0 0, L_00000163bf387fa0;  alias, 1 drivers
v00000163bf35e0c0_0 .net "pc", 31 0, v00000163bf35e160_0;  alias, 1 drivers
v00000163bf35e480_0 .net "pc_write", 0 0, v00000163bf35a420_0;  alias, 1 drivers
v00000163bf35e5c0_0 .net "predicted", 0 0, L_00000163bf38b010;  1 drivers
v00000163bf35e520_0 .net "predicted_to_EX", 0 0, v00000163bf358da0_0;  alias, 1 drivers
v00000163bf35df80_0 .net "reg_write", 0 0, L_00000163bf388ae0;  alias, 1 drivers
v00000163bf35e3e0_0 .net "reg_write_from_wb", 0 0, v00000163bf371230_0;  alias, 1 drivers
v00000163bf35e020_0 .net "rs1", 31 0, v00000163bf35cc20_0;  alias, 1 drivers
v00000163bf35e2a0_0 .net "rs2", 31 0, v00000163bf35b780_0;  alias, 1 drivers
v00000163bf35dee0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
v00000163bf35e340_0 .net "wr_reg_data", 31 0, L_00000163bf394d50;  alias, 1 drivers
L_00000163bf384800 .functor MUXZ 32, v00000163bf35b780_0, v00000163bf35ad80_0, L_00000163bf38a520, C4<>;
L_00000163bf3855c0 .part v00000163bf35e160_0, 0, 10;
L_00000163bf386100 .part v00000163bf35e200_0, 0, 10;
L_00000163bf384300 .arith/sum 10, L_00000163bf3855c0, L_00000163bf386100;
L_00000163bf385480 .part v00000163bf35e200_0, 0, 10;
L_00000163bf3849e0 .functor MUXZ 10, L_00000163bf385480, L_00000163bf384300, L_00000163bf389b80, C4<>;
L_00000163bf385de0 .part v00000163bf35e160_0, 0, 10;
L_00000163bf3853e0 .arith/sum 10, L_00000163bf385de0, L_00000163bf3a01f0;
L_00000163bf385d40 .part v00000163bf35e160_0, 0, 10;
L_00000163bf385a20 .part v00000163bf35e200_0, 0, 10;
L_00000163bf384bc0 .arith/sum 10, L_00000163bf385d40, L_00000163bf385a20;
L_00000163bf385b60 .functor MUXZ 10, L_00000163bf384bc0, L_00000163bf3853e0, L_00000163bf389560, C4<>;
L_00000163bf385200 .concat8 [ 10 22 0 0], L_00000163bf3849e0, L_00000163bf3a0238;
L_00000163bf384c60 .concat8 [ 10 22 0 0], L_00000163bf385b60, L_00000163bf3a0280;
S_00000163bf3517d0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000163bf350b50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000163bf35ec10 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf35ec48 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf35ec80 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf35ecb8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf35ecf0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf35ed28 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf35ed60 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf35ed98 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf35edd0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf35ee08 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf35ee40 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf35ee78 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf35eeb0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf35eee8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf35ef20 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf35ef58 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf35ef90 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf35efc8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf35f000 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf35f038 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf35f070 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf35f0a8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf35f0e0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf35f118 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf35f150 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000163bf38abb0 .functor OR 1, L_00000163bf38b010, L_00000163bf385c00, C4<0>, C4<0>;
L_00000163bf389fe0 .functor OR 1, L_00000163bf38abb0, L_00000163bf384d00, C4<0>, C4<0>;
v00000163bf358e40_0 .net "EX1_opcode", 11 0, v00000163bf353c50_0;  alias, 1 drivers
v00000163bf358120_0 .net "EX2_opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
v00000163bf356fa0_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
v00000163bf357b80_0 .net "PC_src", 2 0, L_00000163bf384ee0;  alias, 1 drivers
v00000163bf357ae0_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  alias, 1 drivers
L_00000163bf3a03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000163bf358300_0 .net/2u *"_ivl_0", 2 0, L_00000163bf3a03e8;  1 drivers
v00000163bf358d00_0 .net *"_ivl_10", 0 0, L_00000163bf385fc0;  1 drivers
L_00000163bf3a0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000163bf357cc0_0 .net/2u *"_ivl_12", 2 0, L_00000163bf3a0508;  1 drivers
L_00000163bf3a0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000163bf3566e0_0 .net/2u *"_ivl_14", 11 0, L_00000163bf3a0550;  1 drivers
v00000163bf3583a0_0 .net *"_ivl_16", 0 0, L_00000163bf385c00;  1 drivers
v00000163bf357c20_0 .net *"_ivl_19", 0 0, L_00000163bf38abb0;  1 drivers
L_00000163bf3a0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000163bf356a00_0 .net/2u *"_ivl_2", 11 0, L_00000163bf3a0430;  1 drivers
L_00000163bf3a0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf3568c0_0 .net/2u *"_ivl_20", 11 0, L_00000163bf3a0598;  1 drivers
v00000163bf357040_0 .net *"_ivl_22", 0 0, L_00000163bf384d00;  1 drivers
v00000163bf3575e0_0 .net *"_ivl_25", 0 0, L_00000163bf389fe0;  1 drivers
L_00000163bf3a05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000163bf358440_0 .net/2u *"_ivl_26", 2 0, L_00000163bf3a05e0;  1 drivers
L_00000163bf3a0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000163bf356960_0 .net/2u *"_ivl_28", 2 0, L_00000163bf3a0628;  1 drivers
v00000163bf357180_0 .net *"_ivl_30", 2 0, L_00000163bf384da0;  1 drivers
v00000163bf357d60_0 .net *"_ivl_32", 2 0, L_00000163bf385ca0;  1 drivers
v00000163bf357e00_0 .net *"_ivl_34", 2 0, L_00000163bf384120;  1 drivers
v00000163bf356c80_0 .net *"_ivl_4", 0 0, L_00000163bf3848a0;  1 drivers
L_00000163bf3a0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000163bf357680_0 .net/2u *"_ivl_6", 2 0, L_00000163bf3a0478;  1 drivers
L_00000163bf3a04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000163bf356d20_0 .net/2u *"_ivl_8", 11 0, L_00000163bf3a04c0;  1 drivers
v00000163bf357720_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf356dc0_0 .net "predicted", 0 0, L_00000163bf38b010;  alias, 1 drivers
v00000163bf3570e0_0 .net "predicted_to_EX", 0 0, v00000163bf358da0_0;  alias, 1 drivers
v00000163bf3577c0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
v00000163bf3584e0_0 .net "state", 1 0, v00000163bf358620_0;  1 drivers
L_00000163bf3848a0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0430;
L_00000163bf385fc0 .cmp/eq 12, v00000163bf353c50_0, L_00000163bf3a04c0;
L_00000163bf385c00 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0550;
L_00000163bf384d00 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0598;
L_00000163bf384da0 .functor MUXZ 3, L_00000163bf3a0628, L_00000163bf3a05e0, L_00000163bf389fe0, C4<>;
L_00000163bf385ca0 .functor MUXZ 3, L_00000163bf384da0, L_00000163bf3a0508, L_00000163bf385fc0, C4<>;
L_00000163bf384120 .functor MUXZ 3, L_00000163bf385ca0, L_00000163bf3a0478, L_00000163bf3848a0, C4<>;
L_00000163bf384ee0 .functor MUXZ 3, L_00000163bf384120, L_00000163bf3a03e8, L_00000163bf394e30, C4<>;
S_00000163bf350510 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000163bf3517d0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000163bf35f190 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf35f1c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf35f200 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf35f238 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf35f270 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf35f2a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf35f2e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf35f318 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf35f350 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf35f388 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf35f3c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf35f3f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf35f430 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf35f468 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf35f4a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf35f4d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf35f510 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf35f548 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf35f580 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf35f5b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf35f5f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf35f628 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf35f660 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf35f698 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf35f6d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000163bf38ab40 .functor OR 1, L_00000163bf385520, L_00000163bf3852a0, C4<0>, C4<0>;
L_00000163bf3899c0 .functor OR 1, L_00000163bf3862e0, L_00000163bf383e00, C4<0>, C4<0>;
L_00000163bf38a980 .functor AND 1, L_00000163bf38ab40, L_00000163bf3899c0, C4<1>, C4<1>;
L_00000163bf389cd0 .functor NOT 1, L_00000163bf38a980, C4<0>, C4<0>, C4<0>;
L_00000163bf38a600 .functor OR 1, v00000163bf383400_0, L_00000163bf389cd0, C4<0>, C4<0>;
L_00000163bf38b010 .functor NOT 1, L_00000163bf38a600, C4<0>, C4<0>, C4<0>;
v00000163bf3581c0_0 .net "EX_opcode", 11 0, v00000163bf354970_0;  alias, 1 drivers
v00000163bf358260_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
v00000163bf358c60_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  alias, 1 drivers
L_00000163bf3a02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000163bf356aa0_0 .net/2u *"_ivl_0", 11 0, L_00000163bf3a02c8;  1 drivers
L_00000163bf3a0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000163bf356e60_0 .net/2u *"_ivl_10", 1 0, L_00000163bf3a0358;  1 drivers
v00000163bf357400_0 .net *"_ivl_12", 0 0, L_00000163bf3862e0;  1 drivers
L_00000163bf3a03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000163bf358a80_0 .net/2u *"_ivl_14", 1 0, L_00000163bf3a03a0;  1 drivers
v00000163bf357fe0_0 .net *"_ivl_16", 0 0, L_00000163bf383e00;  1 drivers
v00000163bf357900_0 .net *"_ivl_19", 0 0, L_00000163bf3899c0;  1 drivers
v00000163bf357a40_0 .net *"_ivl_2", 0 0, L_00000163bf385520;  1 drivers
v00000163bf356be0_0 .net *"_ivl_21", 0 0, L_00000163bf38a980;  1 drivers
v00000163bf358b20_0 .net *"_ivl_22", 0 0, L_00000163bf389cd0;  1 drivers
v00000163bf356b40_0 .net *"_ivl_25", 0 0, L_00000163bf38a600;  1 drivers
L_00000163bf3a0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000163bf356820_0 .net/2u *"_ivl_4", 11 0, L_00000163bf3a0310;  1 drivers
v00000163bf357360_0 .net *"_ivl_6", 0 0, L_00000163bf3852a0;  1 drivers
v00000163bf358bc0_0 .net *"_ivl_9", 0 0, L_00000163bf38ab40;  1 drivers
v00000163bf3572c0_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf356f00_0 .net "predicted", 0 0, L_00000163bf38b010;  alias, 1 drivers
v00000163bf358da0_0 .var "predicted_to_EX", 0 0;
v00000163bf357540_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
v00000163bf358620_0 .var "state", 1 0;
E_00000163bf2cb9c0 .event posedge, v00000163bf3572c0_0, v00000163bf344cd0_0;
L_00000163bf385520 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a02c8;
L_00000163bf3852a0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0310;
L_00000163bf3862e0 .cmp/eq 2, v00000163bf358620_0, L_00000163bf3a0358;
L_00000163bf383e00 .cmp/eq 2, v00000163bf358620_0, L_00000163bf3a03a0;
S_00000163bf3509c0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000163bf350b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000163bf369730 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf369768 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf3697a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf3697d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf369810 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf369848 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf369880 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf3698b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf3698f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf369928 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf369960 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf369998 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf3699d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf369a08 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf369a40 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf369a78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf369ab0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf369ae8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf369b20 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf369b58 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf369b90 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf369bc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf369c00 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf369c38 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf369c70 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf3588a0_0 .net "EX1_memread", 0 0, v00000163bf351e50_0;  alias, 1 drivers
v00000163bf357220_0 .net "EX1_rd_ind", 4 0, v00000163bf351bd0_0;  alias, 1 drivers
v00000163bf357860_0 .net "EX1_rd_indzero", 0 0, v00000163bf3532f0_0;  alias, 1 drivers
v00000163bf3579a0_0 .net "EX2_memread", 0 0, v00000163bf354830_0;  alias, 1 drivers
v00000163bf358080_0 .net "EX2_rd_ind", 4 0, v00000163bf354f10_0;  alias, 1 drivers
v00000163bf357ea0_0 .net "EX2_rd_indzero", 0 0, v00000163bf354fb0_0;  alias, 1 drivers
v00000163bf357f40_0 .var "ID_EX1_flush", 0 0;
v00000163bf358580_0 .var "ID_EX2_flush", 0 0;
v00000163bf3586c0_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
v00000163bf358760_0 .net "ID_rs1_ind", 4 0, v00000163bf36fc50_0;  alias, 1 drivers
v00000163bf358800_0 .net "ID_rs2_ind", 4 0, v00000163bf36d9f0_0;  alias, 1 drivers
v00000163bf35b3c0_0 .var "IF_ID_Write", 0 0;
v00000163bf359ac0_0 .var "IF_ID_flush", 0 0;
v00000163bf35a420_0 .var "PC_Write", 0 0;
v00000163bf35ab00_0 .net "Wrong_prediction", 0 0, L_00000163bf394e30;  alias, 1 drivers
E_00000163bf2cab00/0 .event anyedge, v00000163bf3498c0_0, v00000163bf351e50_0, v00000163bf3532f0_0, v00000163bf353ed0_0;
E_00000163bf2cab00/1 .event anyedge, v00000163bf351bd0_0, v00000163bf354010_0, v00000163bf266e60_0, v00000163bf354fb0_0;
E_00000163bf2cab00/2 .event anyedge, v00000163bf344690_0, v00000163bf353610_0;
E_00000163bf2cab00 .event/or E_00000163bf2cab00/0, E_00000163bf2cab00/1, E_00000163bf2cab00/2;
S_00000163bf351960 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000163bf350b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000163bf369cb0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf369ce8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf369d20 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf369d58 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf369d90 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf369dc8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf369e00 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf369e38 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf369e70 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf369ea8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf369ee0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf369f18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf369f50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf369f88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf369fc0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf369ff8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf36a030 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf36a068 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf36a0a0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf36a0d8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf36a110 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf36a148 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf36a180 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf36a1b8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf36a1f0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000163bf38a7c0 .functor OR 1, L_00000163bf385e80, L_00000163bf385f20, C4<0>, C4<0>;
L_00000163bf38a9f0 .functor OR 1, L_00000163bf38a7c0, L_00000163bf383ea0, C4<0>, C4<0>;
L_00000163bf38ac20 .functor OR 1, L_00000163bf38a9f0, L_00000163bf384080, C4<0>, C4<0>;
L_00000163bf38b080 .functor OR 1, L_00000163bf38ac20, L_00000163bf3843a0, C4<0>, C4<0>;
L_00000163bf38a6e0 .functor OR 1, L_00000163bf38b080, L_00000163bf384f80, C4<0>, C4<0>;
L_00000163bf38a830 .functor OR 1, L_00000163bf38a6e0, L_00000163bf384440, C4<0>, C4<0>;
L_00000163bf389bf0 .functor OR 1, L_00000163bf38a830, L_00000163bf385020, C4<0>, C4<0>;
L_00000163bf38a520 .functor OR 1, L_00000163bf389bf0, L_00000163bf3861a0, C4<0>, C4<0>;
L_00000163bf389aa0 .functor OR 1, L_00000163bf3875a0, L_00000163bf3887c0, C4<0>, C4<0>;
L_00000163bf38ad00 .functor OR 1, L_00000163bf389aa0, L_00000163bf388860, C4<0>, C4<0>;
L_00000163bf389790 .functor OR 1, L_00000163bf38ad00, L_00000163bf387c80, C4<0>, C4<0>;
L_00000163bf389d40 .functor OR 1, L_00000163bf389790, L_00000163bf387b40, C4<0>, C4<0>;
v00000163bf35a920_0 .net "ID_opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
L_00000163bf3a0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35a600_0 .net/2u *"_ivl_0", 11 0, L_00000163bf3a0670;  1 drivers
L_00000163bf3a0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35a7e0_0 .net/2u *"_ivl_10", 11 0, L_00000163bf3a0700;  1 drivers
L_00000163bf3a0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35aa60_0 .net/2u *"_ivl_102", 11 0, L_00000163bf3a0bc8;  1 drivers
L_00000163bf3a0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf359f20_0 .net/2u *"_ivl_106", 11 0, L_00000163bf3a0c10;  1 drivers
v00000163bf359660_0 .net *"_ivl_12", 0 0, L_00000163bf383ea0;  1 drivers
v00000163bf35b280_0 .net *"_ivl_15", 0 0, L_00000163bf38a9f0;  1 drivers
L_00000163bf3a0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35a4c0_0 .net/2u *"_ivl_16", 11 0, L_00000163bf3a0748;  1 drivers
v00000163bf359980_0 .net *"_ivl_18", 0 0, L_00000163bf384080;  1 drivers
v00000163bf359200_0 .net *"_ivl_2", 0 0, L_00000163bf385e80;  1 drivers
v00000163bf35b1e0_0 .net *"_ivl_21", 0 0, L_00000163bf38ac20;  1 drivers
L_00000163bf3a0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35ae20_0 .net/2u *"_ivl_22", 11 0, L_00000163bf3a0790;  1 drivers
v00000163bf35a560_0 .net *"_ivl_24", 0 0, L_00000163bf3843a0;  1 drivers
v00000163bf35b320_0 .net *"_ivl_27", 0 0, L_00000163bf38b080;  1 drivers
L_00000163bf3a07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35aec0_0 .net/2u *"_ivl_28", 11 0, L_00000163bf3a07d8;  1 drivers
v00000163bf3590c0_0 .net *"_ivl_30", 0 0, L_00000163bf384f80;  1 drivers
v00000163bf35b460_0 .net *"_ivl_33", 0 0, L_00000163bf38a6e0;  1 drivers
L_00000163bf3a0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf3592a0_0 .net/2u *"_ivl_34", 11 0, L_00000163bf3a0820;  1 drivers
v00000163bf359700_0 .net *"_ivl_36", 0 0, L_00000163bf384440;  1 drivers
v00000163bf35af60_0 .net *"_ivl_39", 0 0, L_00000163bf38a830;  1 drivers
L_00000163bf3a06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35b500_0 .net/2u *"_ivl_4", 11 0, L_00000163bf3a06b8;  1 drivers
L_00000163bf3a0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000163bf35aba0_0 .net/2u *"_ivl_40", 11 0, L_00000163bf3a0868;  1 drivers
v00000163bf35a240_0 .net *"_ivl_42", 0 0, L_00000163bf385020;  1 drivers
v00000163bf35a740_0 .net *"_ivl_45", 0 0, L_00000163bf389bf0;  1 drivers
L_00000163bf3a08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35b5a0_0 .net/2u *"_ivl_46", 11 0, L_00000163bf3a08b0;  1 drivers
v00000163bf3597a0_0 .net *"_ivl_48", 0 0, L_00000163bf3861a0;  1 drivers
L_00000163bf3a08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000163bf359ca0_0 .net/2u *"_ivl_52", 11 0, L_00000163bf3a08f8;  1 drivers
L_00000163bf3a0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35ac40_0 .net/2u *"_ivl_56", 11 0, L_00000163bf3a0940;  1 drivers
v00000163bf35b000_0 .net *"_ivl_6", 0 0, L_00000163bf385f20;  1 drivers
L_00000163bf3a0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000163bf35b640_0 .net/2u *"_ivl_60", 11 0, L_00000163bf3a0988;  1 drivers
L_00000163bf3a09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf358ee0_0 .net/2u *"_ivl_64", 11 0, L_00000163bf3a09d0;  1 drivers
L_00000163bf3a0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35a6a0_0 .net/2u *"_ivl_68", 11 0, L_00000163bf3a0a18;  1 drivers
L_00000163bf3a0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000163bf3593e0_0 .net/2u *"_ivl_72", 11 0, L_00000163bf3a0a60;  1 drivers
v00000163bf359d40_0 .net *"_ivl_74", 0 0, L_00000163bf3875a0;  1 drivers
L_00000163bf3a0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000163bf359480_0 .net/2u *"_ivl_76", 11 0, L_00000163bf3a0aa8;  1 drivers
v00000163bf35b0a0_0 .net *"_ivl_78", 0 0, L_00000163bf3887c0;  1 drivers
v00000163bf35a9c0_0 .net *"_ivl_81", 0 0, L_00000163bf389aa0;  1 drivers
L_00000163bf3a0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000163bf358f80_0 .net/2u *"_ivl_82", 11 0, L_00000163bf3a0af0;  1 drivers
v00000163bf359b60_0 .net *"_ivl_84", 0 0, L_00000163bf388860;  1 drivers
v00000163bf359520_0 .net *"_ivl_87", 0 0, L_00000163bf38ad00;  1 drivers
L_00000163bf3a0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000163bf359340_0 .net/2u *"_ivl_88", 11 0, L_00000163bf3a0b38;  1 drivers
v00000163bf35a060_0 .net *"_ivl_9", 0 0, L_00000163bf38a7c0;  1 drivers
v00000163bf359020_0 .net *"_ivl_90", 0 0, L_00000163bf387c80;  1 drivers
v00000163bf359840_0 .net *"_ivl_93", 0 0, L_00000163bf389790;  1 drivers
L_00000163bf3a0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000163bf35a880_0 .net/2u *"_ivl_94", 11 0, L_00000163bf3a0b80;  1 drivers
v00000163bf359de0_0 .net *"_ivl_96", 0 0, L_00000163bf387b40;  1 drivers
v00000163bf3595c0_0 .net *"_ivl_99", 0 0, L_00000163bf389d40;  1 drivers
v00000163bf359e80_0 .net "is_beq", 0 0, L_00000163bf3850c0;  alias, 1 drivers
v00000163bf359160_0 .net "is_bne", 0 0, L_00000163bf3844e0;  alias, 1 drivers
v00000163bf35ace0_0 .net "is_j", 0 0, L_00000163bf387640;  alias, 1 drivers
v00000163bf35a380_0 .net "is_jal", 0 0, L_00000163bf387780;  alias, 1 drivers
v00000163bf359a20_0 .net "is_jr", 0 0, L_00000163bf384620;  alias, 1 drivers
v00000163bf3598e0_0 .net "is_oper2_immed", 0 0, L_00000163bf38a520;  alias, 1 drivers
v00000163bf359c00_0 .net "memread", 0 0, L_00000163bf3869c0;  alias, 1 drivers
v00000163bf359fc0_0 .net "memwrite", 0 0, L_00000163bf387fa0;  alias, 1 drivers
v00000163bf35a100_0 .net "regwrite", 0 0, L_00000163bf388ae0;  alias, 1 drivers
L_00000163bf385e80 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0670;
L_00000163bf385f20 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a06b8;
L_00000163bf383ea0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0700;
L_00000163bf384080 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0748;
L_00000163bf3843a0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0790;
L_00000163bf384f80 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a07d8;
L_00000163bf384440 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0820;
L_00000163bf385020 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0868;
L_00000163bf3861a0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a08b0;
L_00000163bf3850c0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a08f8;
L_00000163bf3844e0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0940;
L_00000163bf384620 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0988;
L_00000163bf387780 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a09d0;
L_00000163bf387640 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0a18;
L_00000163bf3875a0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0a60;
L_00000163bf3887c0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0aa8;
L_00000163bf388860 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0af0;
L_00000163bf387c80 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0b38;
L_00000163bf387b40 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0b80;
L_00000163bf388ae0 .reduce/nor L_00000163bf389d40;
L_00000163bf3869c0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0bc8;
L_00000163bf387fa0 .cmp/eq 12, v00000163bf36fa70_0, L_00000163bf3a0c10;
S_00000163bf351190 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000163bf350b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000163bf36a230 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf36a268 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf36a2a0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf36a2d8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf36a310 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf36a348 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf36a380 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf36a3b8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf36a3f0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf36a428 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf36a460 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf36a498 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf36a4d0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf36a508 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf36a540 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf36a578 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf36a5b0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf36a5e8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf36a620 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf36a658 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf36a690 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf36a6c8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf36a700 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf36a738 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf36a770 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf35ad80_0 .var "Immed", 31 0;
v00000163bf35a1a0_0 .net "Inst", 31 0, v00000163bf35e200_0;  alias, 1 drivers
v00000163bf35a2e0_0 .net "opcode", 11 0, v00000163bf36fa70_0;  alias, 1 drivers
E_00000163bf2caa40 .event anyedge, v00000163bf353610_0, v00000163bf35a1a0_0;
S_00000163bf350ce0 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000163bf350b50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000163bf35cc20_0 .var "Read_data1", 31 0;
v00000163bf35b780_0 .var "Read_data2", 31 0;
v00000163bf35d080_0 .net "Read_reg1", 4 0, v00000163bf36fc50_0;  alias, 1 drivers
v00000163bf35d940_0 .net "Read_reg2", 4 0, v00000163bf36d9f0_0;  alias, 1 drivers
v00000163bf35d260_0 .net "Write_data", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf35de40_0 .net "Write_en", 0 0, v00000163bf371230_0;  alias, 1 drivers
v00000163bf35c220_0 .net "Write_reg", 4 0, v00000163bf3703d0_0;  alias, 1 drivers
v00000163bf35d4e0_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf35bfa0_0 .var/i "i", 31 0;
v00000163bf35cb80 .array "reg_file", 0 31, 31 0;
v00000163bf35ba00_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cac80 .event posedge, v00000163bf3572c0_0;
S_00000163bf350380 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000163bf350ce0;
 .timescale 0 0;
v00000163bf35dbc0_0 .var/i "i", 31 0;
S_00000163bf34fbb0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000163bf36a7b0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf36a7e8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf36a820 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf36a858 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf36a890 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf36a8c8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf36a900 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf36a938 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf36a970 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf36a9a8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf36a9e0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf36aa18 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf36aa50 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf36aa88 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf36aac0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf36aaf8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf36ab30 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf36ab68 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf36aba0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf36abd8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf36ac10 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf36ac48 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf36ac80 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf36acb8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf36acf0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf35e200_0 .var "ID_INST", 31 0;
v00000163bf35e160_0 .var "ID_PC", 31 0;
v00000163bf36fa70_0 .var "ID_opcode", 11 0;
v00000163bf36f9d0_0 .var "ID_rd_ind", 4 0;
v00000163bf36fc50_0 .var "ID_rs1_ind", 4 0;
v00000163bf36d9f0_0 .var "ID_rs2_ind", 4 0;
v00000163bf36e350_0 .net "IF_FLUSH", 0 0, v00000163bf359ac0_0;  alias, 1 drivers
v00000163bf36efd0_0 .net "IF_INST", 31 0, L_00000163bf38a4b0;  alias, 1 drivers
v00000163bf36fbb0_0 .net "IF_PC", 31 0, v00000163bf36f430_0;  alias, 1 drivers
v00000163bf36e030_0 .net "clk", 0 0, L_00000163bf389720;  1 drivers
v00000163bf36f890_0 .net "if_id_Write", 0 0, v00000163bf35b3c0_0;  alias, 1 drivers
v00000163bf36eb70_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cc900 .event posedge, v00000163bf344cd0_0, v00000163bf36e030_0;
S_00000163bf34fed0 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000163bf371af0_0 .net "EX1_PFC", 31 0, L_00000163bf386ec0;  alias, 1 drivers
v00000163bf3701f0_0 .net "EX2_PFC", 31 0, v00000163bf355550_0;  alias, 1 drivers
v00000163bf36ff70_0 .net "ID_PFC", 31 0, L_00000163bf385200;  alias, 1 drivers
v00000163bf3723b0_0 .net "PC_src", 2 0, L_00000163bf384ee0;  alias, 1 drivers
v00000163bf370790_0 .net "PC_write", 0 0, v00000163bf35a420_0;  alias, 1 drivers
L_00000163bf3a0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000163bf3708d0_0 .net/2u *"_ivl_0", 31 0, L_00000163bf3a0088;  1 drivers
v00000163bf371410_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf3714b0_0 .net "inst", 31 0, L_00000163bf38a4b0;  alias, 1 drivers
v00000163bf370fb0_0 .net "inst_mem_in", 31 0, v00000163bf36f430_0;  alias, 1 drivers
v00000163bf370b50_0 .net "pc_reg_in", 31 0, L_00000163bf38aad0;  1 drivers
v00000163bf372270_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
L_00000163bf386240 .arith/sum 32, v00000163bf36f430_0, L_00000163bf3a0088;
S_00000163bf3506a0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000163bf34fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000163bf38a4b0 .functor BUFZ 32, L_00000163bf384260, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf36f570_0 .net "Data_Out", 31 0, L_00000163bf38a4b0;  alias, 1 drivers
v00000163bf36fcf0 .array "InstMem", 0 1023, 31 0;
v00000163bf36ed50_0 .net *"_ivl_0", 31 0, L_00000163bf384260;  1 drivers
v00000163bf36e3f0_0 .net *"_ivl_3", 9 0, L_00000163bf383f40;  1 drivers
v00000163bf36f4d0_0 .net *"_ivl_4", 11 0, L_00000163bf3864c0;  1 drivers
L_00000163bf3a01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000163bf36def0_0 .net *"_ivl_7", 1 0, L_00000163bf3a01a8;  1 drivers
v00000163bf36ea30_0 .net "addr", 31 0, v00000163bf36f430_0;  alias, 1 drivers
v00000163bf36ec10_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf36ecb0_0 .var/i "i", 31 0;
L_00000163bf384260 .array/port v00000163bf36fcf0, L_00000163bf3864c0;
L_00000163bf383f40 .part v00000163bf36f430_0, 0, 10;
L_00000163bf3864c0 .concat [ 10 2 0 0], L_00000163bf383f40, L_00000163bf3a01a8;
S_00000163bf34fd40 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000163bf34fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000163bf2cc740 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000163bf36f390_0 .net "DataIn", 31 0, L_00000163bf38aad0;  alias, 1 drivers
v00000163bf36f430_0 .var "DataOut", 31 0;
v00000163bf36d6d0_0 .net "PC_Write", 0 0, v00000163bf35a420_0;  alias, 1 drivers
v00000163bf36d590_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf36edf0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
S_00000163bf350060 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000163bf34fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000163bf2cba00 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000163bf2c2630 .functor NOT 1, L_00000163bf384760, C4<0>, C4<0>, C4<0>;
L_00000163bf2c26a0 .functor NOT 1, L_00000163bf385340, C4<0>, C4<0>, C4<0>;
L_00000163bf2c2710 .functor AND 1, L_00000163bf2c2630, L_00000163bf2c26a0, C4<1>, C4<1>;
L_00000163bf2c2780 .functor NOT 1, L_00000163bf386380, C4<0>, C4<0>, C4<0>;
L_00000163bf25e5b0 .functor AND 1, L_00000163bf2c2710, L_00000163bf2c2780, C4<1>, C4<1>;
L_00000163bf25ee00 .functor AND 32, L_00000163bf384580, L_00000163bf386240, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf25efc0 .functor NOT 1, L_00000163bf385660, C4<0>, C4<0>, C4<0>;
L_00000163bf25e850 .functor NOT 1, L_00000163bf385ac0, C4<0>, C4<0>, C4<0>;
L_00000163bf389800 .functor AND 1, L_00000163bf25efc0, L_00000163bf25e850, C4<1>, C4<1>;
L_00000163bf38ad70 .functor AND 1, L_00000163bf389800, L_00000163bf385840, C4<1>, C4<1>;
L_00000163bf38a750 .functor AND 32, L_00000163bf3846c0, L_00000163bf385200, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf389a30 .functor OR 32, L_00000163bf25ee00, L_00000163bf38a750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf38a360 .functor NOT 1, L_00000163bf383fe0, C4<0>, C4<0>, C4<0>;
L_00000163bf389640 .functor AND 1, L_00000163bf38a360, L_00000163bf3858e0, C4<1>, C4<1>;
L_00000163bf38aec0 .functor NOT 1, L_00000163bf384e40, C4<0>, C4<0>, C4<0>;
L_00000163bf38af30 .functor AND 1, L_00000163bf389640, L_00000163bf38aec0, C4<1>, C4<1>;
L_00000163bf38a210 .functor AND 32, L_00000163bf384b20, v00000163bf36f430_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf3898e0 .functor OR 32, L_00000163bf389a30, L_00000163bf38a210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf389c60 .functor NOT 1, L_00000163bf383d60, C4<0>, C4<0>, C4<0>;
L_00000163bf389b10 .functor AND 1, L_00000163bf389c60, L_00000163bf384940, C4<1>, C4<1>;
L_00000163bf38ade0 .functor AND 1, L_00000163bf389b10, L_00000163bf385700, C4<1>, C4<1>;
L_00000163bf38aa60 .functor AND 32, L_00000163bf386060, L_00000163bf386ec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf389e20 .functor OR 32, L_00000163bf3898e0, L_00000163bf38aa60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000163bf38afa0 .functor NOT 1, L_00000163bf385980, C4<0>, C4<0>, C4<0>;
L_00000163bf38ae50 .functor AND 1, L_00000163bf385160, L_00000163bf38afa0, C4<1>, C4<1>;
L_00000163bf389f70 .functor NOT 1, L_00000163bf3857a0, C4<0>, C4<0>, C4<0>;
L_00000163bf38a3d0 .functor AND 1, L_00000163bf38ae50, L_00000163bf389f70, C4<1>, C4<1>;
L_00000163bf3896b0 .functor AND 32, L_00000163bf386420, v00000163bf355550_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf38aad0 .functor OR 32, L_00000163bf389e20, L_00000163bf3896b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf36e490_0 .net *"_ivl_1", 0 0, L_00000163bf384760;  1 drivers
v00000163bf36e210_0 .net *"_ivl_11", 0 0, L_00000163bf386380;  1 drivers
v00000163bf36e530_0 .net *"_ivl_12", 0 0, L_00000163bf2c2780;  1 drivers
v00000163bf36e670_0 .net *"_ivl_14", 0 0, L_00000163bf25e5b0;  1 drivers
v00000163bf36e850_0 .net *"_ivl_16", 31 0, L_00000163bf384580;  1 drivers
v00000163bf36fb10_0 .net *"_ivl_18", 31 0, L_00000163bf25ee00;  1 drivers
v00000163bf36f610_0 .net *"_ivl_2", 0 0, L_00000163bf2c2630;  1 drivers
v00000163bf36e2b0_0 .net *"_ivl_21", 0 0, L_00000163bf385660;  1 drivers
v00000163bf36d630_0 .net *"_ivl_22", 0 0, L_00000163bf25efc0;  1 drivers
v00000163bf36e7b0_0 .net *"_ivl_25", 0 0, L_00000163bf385ac0;  1 drivers
v00000163bf36e8f0_0 .net *"_ivl_26", 0 0, L_00000163bf25e850;  1 drivers
v00000163bf36e990_0 .net *"_ivl_28", 0 0, L_00000163bf389800;  1 drivers
v00000163bf36f070_0 .net *"_ivl_31", 0 0, L_00000163bf385840;  1 drivers
v00000163bf36dc70_0 .net *"_ivl_32", 0 0, L_00000163bf38ad70;  1 drivers
v00000163bf36f6b0_0 .net *"_ivl_34", 31 0, L_00000163bf3846c0;  1 drivers
v00000163bf36f110_0 .net *"_ivl_36", 31 0, L_00000163bf38a750;  1 drivers
v00000163bf36da90_0 .net *"_ivl_38", 31 0, L_00000163bf389a30;  1 drivers
v00000163bf36f1b0_0 .net *"_ivl_41", 0 0, L_00000163bf383fe0;  1 drivers
v00000163bf36d770_0 .net *"_ivl_42", 0 0, L_00000163bf38a360;  1 drivers
v00000163bf36f930_0 .net *"_ivl_45", 0 0, L_00000163bf3858e0;  1 drivers
v00000163bf36d810_0 .net *"_ivl_46", 0 0, L_00000163bf389640;  1 drivers
v00000163bf36e5d0_0 .net *"_ivl_49", 0 0, L_00000163bf384e40;  1 drivers
v00000163bf36dd10_0 .net *"_ivl_5", 0 0, L_00000163bf385340;  1 drivers
v00000163bf36f750_0 .net *"_ivl_50", 0 0, L_00000163bf38aec0;  1 drivers
v00000163bf36d8b0_0 .net *"_ivl_52", 0 0, L_00000163bf38af30;  1 drivers
v00000163bf36ee90_0 .net *"_ivl_54", 31 0, L_00000163bf384b20;  1 drivers
v00000163bf36d950_0 .net *"_ivl_56", 31 0, L_00000163bf38a210;  1 drivers
v00000163bf36ef30_0 .net *"_ivl_58", 31 0, L_00000163bf3898e0;  1 drivers
v00000163bf36db30_0 .net *"_ivl_6", 0 0, L_00000163bf2c26a0;  1 drivers
v00000163bf36dbd0_0 .net *"_ivl_61", 0 0, L_00000163bf383d60;  1 drivers
v00000163bf36ead0_0 .net *"_ivl_62", 0 0, L_00000163bf389c60;  1 drivers
v00000163bf36f250_0 .net *"_ivl_65", 0 0, L_00000163bf384940;  1 drivers
v00000163bf36e170_0 .net *"_ivl_66", 0 0, L_00000163bf389b10;  1 drivers
v00000163bf36ddb0_0 .net *"_ivl_69", 0 0, L_00000163bf385700;  1 drivers
v00000163bf36de50_0 .net *"_ivl_70", 0 0, L_00000163bf38ade0;  1 drivers
v00000163bf36df90_0 .net *"_ivl_72", 31 0, L_00000163bf386060;  1 drivers
v00000163bf36f2f0_0 .net *"_ivl_74", 31 0, L_00000163bf38aa60;  1 drivers
v00000163bf36e0d0_0 .net *"_ivl_76", 31 0, L_00000163bf389e20;  1 drivers
v00000163bf36e710_0 .net *"_ivl_79", 0 0, L_00000163bf385160;  1 drivers
v00000163bf3724f0_0 .net *"_ivl_8", 0 0, L_00000163bf2c2710;  1 drivers
v00000163bf3721d0_0 .net *"_ivl_81", 0 0, L_00000163bf385980;  1 drivers
v00000163bf371050_0 .net *"_ivl_82", 0 0, L_00000163bf38afa0;  1 drivers
v00000163bf370a10_0 .net *"_ivl_84", 0 0, L_00000163bf38ae50;  1 drivers
v00000163bf371690_0 .net *"_ivl_87", 0 0, L_00000163bf3857a0;  1 drivers
v00000163bf370e70_0 .net *"_ivl_88", 0 0, L_00000163bf389f70;  1 drivers
v00000163bf371d70_0 .net *"_ivl_90", 0 0, L_00000163bf38a3d0;  1 drivers
v00000163bf370470_0 .net *"_ivl_92", 31 0, L_00000163bf386420;  1 drivers
v00000163bf371ff0_0 .net *"_ivl_94", 31 0, L_00000163bf3896b0;  1 drivers
v00000163bf3712d0_0 .net "ina", 31 0, L_00000163bf386240;  1 drivers
v00000163bf370830_0 .net "inb", 31 0, L_00000163bf385200;  alias, 1 drivers
v00000163bf3700b0_0 .net "inc", 31 0, v00000163bf36f430_0;  alias, 1 drivers
v00000163bf372090_0 .net "ind", 31 0, L_00000163bf386ec0;  alias, 1 drivers
v00000163bf371c30_0 .net "ine", 31 0, v00000163bf355550_0;  alias, 1 drivers
L_00000163bf3a00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf371cd0_0 .net "inf", 31 0, L_00000163bf3a00d0;  1 drivers
L_00000163bf3a0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf371370_0 .net "ing", 31 0, L_00000163bf3a0118;  1 drivers
L_00000163bf3a0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000163bf370f10_0 .net "inh", 31 0, L_00000163bf3a0160;  1 drivers
v00000163bf371730_0 .net "out", 31 0, L_00000163bf38aad0;  alias, 1 drivers
v00000163bf371e10_0 .net "sel", 2 0, L_00000163bf384ee0;  alias, 1 drivers
L_00000163bf384760 .part L_00000163bf384ee0, 2, 1;
L_00000163bf385340 .part L_00000163bf384ee0, 1, 1;
L_00000163bf386380 .part L_00000163bf384ee0, 0, 1;
LS_00000163bf384580_0_0 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_4 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_8 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_12 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_16 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_20 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_24 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_0_28 .concat [ 1 1 1 1], L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0, L_00000163bf25e5b0;
LS_00000163bf384580_1_0 .concat [ 4 4 4 4], LS_00000163bf384580_0_0, LS_00000163bf384580_0_4, LS_00000163bf384580_0_8, LS_00000163bf384580_0_12;
LS_00000163bf384580_1_4 .concat [ 4 4 4 4], LS_00000163bf384580_0_16, LS_00000163bf384580_0_20, LS_00000163bf384580_0_24, LS_00000163bf384580_0_28;
L_00000163bf384580 .concat [ 16 16 0 0], LS_00000163bf384580_1_0, LS_00000163bf384580_1_4;
L_00000163bf385660 .part L_00000163bf384ee0, 2, 1;
L_00000163bf385ac0 .part L_00000163bf384ee0, 1, 1;
L_00000163bf385840 .part L_00000163bf384ee0, 0, 1;
LS_00000163bf3846c0_0_0 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_4 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_8 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_12 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_16 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_20 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_24 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_0_28 .concat [ 1 1 1 1], L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70, L_00000163bf38ad70;
LS_00000163bf3846c0_1_0 .concat [ 4 4 4 4], LS_00000163bf3846c0_0_0, LS_00000163bf3846c0_0_4, LS_00000163bf3846c0_0_8, LS_00000163bf3846c0_0_12;
LS_00000163bf3846c0_1_4 .concat [ 4 4 4 4], LS_00000163bf3846c0_0_16, LS_00000163bf3846c0_0_20, LS_00000163bf3846c0_0_24, LS_00000163bf3846c0_0_28;
L_00000163bf3846c0 .concat [ 16 16 0 0], LS_00000163bf3846c0_1_0, LS_00000163bf3846c0_1_4;
L_00000163bf383fe0 .part L_00000163bf384ee0, 2, 1;
L_00000163bf3858e0 .part L_00000163bf384ee0, 1, 1;
L_00000163bf384e40 .part L_00000163bf384ee0, 0, 1;
LS_00000163bf384b20_0_0 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_4 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_8 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_12 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_16 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_20 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_24 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_0_28 .concat [ 1 1 1 1], L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30, L_00000163bf38af30;
LS_00000163bf384b20_1_0 .concat [ 4 4 4 4], LS_00000163bf384b20_0_0, LS_00000163bf384b20_0_4, LS_00000163bf384b20_0_8, LS_00000163bf384b20_0_12;
LS_00000163bf384b20_1_4 .concat [ 4 4 4 4], LS_00000163bf384b20_0_16, LS_00000163bf384b20_0_20, LS_00000163bf384b20_0_24, LS_00000163bf384b20_0_28;
L_00000163bf384b20 .concat [ 16 16 0 0], LS_00000163bf384b20_1_0, LS_00000163bf384b20_1_4;
L_00000163bf383d60 .part L_00000163bf384ee0, 2, 1;
L_00000163bf384940 .part L_00000163bf384ee0, 1, 1;
L_00000163bf385700 .part L_00000163bf384ee0, 0, 1;
LS_00000163bf386060_0_0 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_4 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_8 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_12 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_16 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_20 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_24 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_0_28 .concat [ 1 1 1 1], L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0, L_00000163bf38ade0;
LS_00000163bf386060_1_0 .concat [ 4 4 4 4], LS_00000163bf386060_0_0, LS_00000163bf386060_0_4, LS_00000163bf386060_0_8, LS_00000163bf386060_0_12;
LS_00000163bf386060_1_4 .concat [ 4 4 4 4], LS_00000163bf386060_0_16, LS_00000163bf386060_0_20, LS_00000163bf386060_0_24, LS_00000163bf386060_0_28;
L_00000163bf386060 .concat [ 16 16 0 0], LS_00000163bf386060_1_0, LS_00000163bf386060_1_4;
L_00000163bf385160 .part L_00000163bf384ee0, 2, 1;
L_00000163bf385980 .part L_00000163bf384ee0, 1, 1;
L_00000163bf3857a0 .part L_00000163bf384ee0, 0, 1;
LS_00000163bf386420_0_0 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_4 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_8 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_12 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_16 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_20 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_24 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_0_28 .concat [ 1 1 1 1], L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0, L_00000163bf38a3d0;
LS_00000163bf386420_1_0 .concat [ 4 4 4 4], LS_00000163bf386420_0_0, LS_00000163bf386420_0_4, LS_00000163bf386420_0_8, LS_00000163bf386420_0_12;
LS_00000163bf386420_1_4 .concat [ 4 4 4 4], LS_00000163bf386420_0_16, LS_00000163bf386420_0_20, LS_00000163bf386420_0_24, LS_00000163bf386420_0_28;
L_00000163bf386420 .concat [ 16 16 0 0], LS_00000163bf386420_1_0, LS_00000163bf386420_1_4;
S_00000163bf350830 .scope module, "mem_stage" "MEM_stage" 3 165, 29 3 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000163bf371eb0_0 .net "Write_Data", 31 0, v00000163bf3447d0_0;  alias, 1 drivers
v00000163bf371190_0 .net "addr", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf370c90_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf371910_0 .net "mem_out", 31 0, v00000163bf370290_0;  alias, 1 drivers
v00000163bf372310_0 .net "mem_read", 0 0, v00000163bf3451d0_0;  alias, 1 drivers
v00000163bf371550_0 .net "mem_write", 0 0, v00000163bf345450_0;  alias, 1 drivers
S_00000163bf3501f0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000163bf350830;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000163bf3705b0 .array "DataMem", 1023 0, 31 0;
v00000163bf3710f0_0 .net "Data_In", 31 0, v00000163bf3447d0_0;  alias, 1 drivers
v00000163bf370290_0 .var "Data_Out", 31 0;
v00000163bf372130_0 .net "Write_en", 0 0, v00000163bf345450_0;  alias, 1 drivers
v00000163bf3717d0_0 .net "addr", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf371870_0 .net "clk", 0 0, L_00000163bf2c1360;  alias, 1 drivers
v00000163bf370970_0 .var/i "i", 31 0;
S_00000163bf350e70 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 169, 31 2 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000163bf37cf70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000163bf37cfa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000163bf37cfe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000163bf37d018 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000163bf37d050 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000163bf37d088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000163bf37d0c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000163bf37d0f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000163bf37d130 .param/l "j" 0 9 19, C4<000010000000>;
P_00000163bf37d168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000163bf37d1a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000163bf37d1d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000163bf37d210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000163bf37d248 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000163bf37d280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000163bf37d2b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000163bf37d2f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000163bf37d328 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000163bf37d360 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000163bf37d398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000163bf37d3d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000163bf37d408 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000163bf37d440 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000163bf37d478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000163bf37d4b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000163bf370510_0 .net "MEM_ALU_OUT", 31 0, v00000163bf345630_0;  alias, 1 drivers
v00000163bf370ab0_0 .net "MEM_Data_mem_out", 31 0, v00000163bf370290_0;  alias, 1 drivers
v00000163bf372450_0 .net "MEM_memread", 0 0, v00000163bf3451d0_0;  alias, 1 drivers
v00000163bf3715f0_0 .net "MEM_opcode", 11 0, v00000163bf345270_0;  alias, 1 drivers
v00000163bf370330_0 .net "MEM_rd_ind", 4 0, v00000163bf345770_0;  alias, 1 drivers
v00000163bf3706f0_0 .net "MEM_rd_indzero", 0 0, v00000163bf344b90_0;  alias, 1 drivers
v00000163bf36fd90_0 .net "MEM_regwrite", 0 0, v00000163bf345810_0;  alias, 1 drivers
v00000163bf371f50_0 .var "WB_ALU_OUT", 31 0;
v00000163bf370150_0 .var "WB_Data_mem_out", 31 0;
v00000163bf370bf0_0 .var "WB_memread", 0 0;
v00000163bf3703d0_0 .var "WB_rd_ind", 4 0;
v00000163bf36fe30_0 .var "WB_rd_indzero", 0 0;
v00000163bf371230_0 .var "WB_regwrite", 0 0;
v00000163bf36fed0_0 .net "clk", 0 0, L_00000163bf394ea0;  1 drivers
v00000163bf370650_0 .var "hlt", 0 0;
v00000163bf3719b0_0 .net "rst", 0 0, v00000163bf383400_0;  alias, 1 drivers
E_00000163bf2cbac0 .event posedge, v00000163bf344cd0_0, v00000163bf36fed0_0;
S_00000163bf351320 .scope module, "wb_stage" "WB_stage" 3 177, 32 3 0, S_00000163bf119f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000163bf394f10 .functor AND 32, v00000163bf370150_0, L_00000163bf401cf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf394c70 .functor NOT 1, v00000163bf370bf0_0, C4<0>, C4<0>, C4<0>;
L_00000163bf394ce0 .functor AND 32, v00000163bf371f50_0, L_00000163bf401a70, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000163bf394d50 .functor OR 32, L_00000163bf394f10, L_00000163bf394ce0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000163bf370d30_0 .net "Write_Data_RegFile", 31 0, L_00000163bf394d50;  alias, 1 drivers
v00000163bf370dd0_0 .net *"_ivl_0", 31 0, L_00000163bf401cf0;  1 drivers
v00000163bf370010_0 .net *"_ivl_2", 31 0, L_00000163bf394f10;  1 drivers
v00000163bf371a50_0 .net *"_ivl_4", 0 0, L_00000163bf394c70;  1 drivers
v00000163bf371b90_0 .net *"_ivl_6", 31 0, L_00000163bf401a70;  1 drivers
v00000163bf372630_0 .net *"_ivl_8", 31 0, L_00000163bf394ce0;  1 drivers
v00000163bf372590_0 .net "alu_out", 31 0, v00000163bf371f50_0;  alias, 1 drivers
v00000163bf3726d0_0 .net "mem_out", 31 0, v00000163bf370150_0;  alias, 1 drivers
v00000163bf372770_0 .net "mem_read", 0 0, v00000163bf370bf0_0;  alias, 1 drivers
LS_00000163bf401cf0_0_0 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_4 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_8 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_12 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_16 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_20 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_24 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_0_28 .concat [ 1 1 1 1], v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0, v00000163bf370bf0_0;
LS_00000163bf401cf0_1_0 .concat [ 4 4 4 4], LS_00000163bf401cf0_0_0, LS_00000163bf401cf0_0_4, LS_00000163bf401cf0_0_8, LS_00000163bf401cf0_0_12;
LS_00000163bf401cf0_1_4 .concat [ 4 4 4 4], LS_00000163bf401cf0_0_16, LS_00000163bf401cf0_0_20, LS_00000163bf401cf0_0_24, LS_00000163bf401cf0_0_28;
L_00000163bf401cf0 .concat [ 16 16 0 0], LS_00000163bf401cf0_1_0, LS_00000163bf401cf0_1_4;
LS_00000163bf401a70_0_0 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_4 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_8 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_12 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_16 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_20 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_24 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_0_28 .concat [ 1 1 1 1], L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70, L_00000163bf394c70;
LS_00000163bf401a70_1_0 .concat [ 4 4 4 4], LS_00000163bf401a70_0_0, LS_00000163bf401a70_0_4, LS_00000163bf401a70_0_8, LS_00000163bf401a70_0_12;
LS_00000163bf401a70_1_4 .concat [ 4 4 4 4], LS_00000163bf401a70_0_16, LS_00000163bf401a70_0_20, LS_00000163bf401a70_0_24, LS_00000163bf401a70_0_28;
L_00000163bf401a70 .concat [ 16 16 0 0], LS_00000163bf401a70_1_0, LS_00000163bf401a70_1_4;
    .scope S_00000163bf34fd40;
T_0 ;
    %wait E_00000163bf2cb9c0;
    %load/vec4 v00000163bf36edf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000163bf36f430_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000163bf36d6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000163bf36f390_0;
    %assign/vec4 v00000163bf36f430_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000163bf3506a0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf36ecb0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000163bf36ecb0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000163bf36ecb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %load/vec4 v00000163bf36ecb0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163bf36ecb0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 537395214, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 537526272, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 19421226, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 291504149, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 18898976, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 2374828032, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 537788416, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 537853952, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 30064682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 318767112, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 29411360, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 2402287630, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 296747011, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 567148545, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 537853953, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 299892738, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 201326615, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 21022752, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 2938961934, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 558497793, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 556335105, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 201326595, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf36fcf0, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000163bf34fbb0;
T_2 ;
    %wait E_00000163bf2cc900;
    %load/vec4 v00000163bf36eb70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000163bf35e160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf35e200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36f9d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36d9f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36fc50_0, 0;
    %assign/vec4 v00000163bf36fa70_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000163bf36f890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000163bf36e350_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000163bf35e160_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf35e200_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36f9d0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36d9f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf36fc50_0, 0;
    %assign/vec4 v00000163bf36fa70_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000163bf36f890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000163bf36efd0_0;
    %assign/vec4 v00000163bf35e200_0, 0;
    %load/vec4 v00000163bf36fbb0_0;
    %assign/vec4 v00000163bf35e160_0, 0;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000163bf36d9f0_0, 0;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000163bf36fa70_0, 4, 5;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000163bf36fa70_0, 4, 5;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000163bf36fc50_0, 0;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000163bf36f9d0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000163bf36f9d0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000163bf36efd0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000163bf36f9d0_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000163bf350ce0;
T_3 ;
    %wait E_00000163bf2cb9c0;
    %load/vec4 v00000163bf35ba00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf35bfa0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000163bf35bfa0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000163bf35bfa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf35cb80, 0, 4;
    %load/vec4 v00000163bf35bfa0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163bf35bfa0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000163bf35c220_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000163bf35de40_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000163bf35d260_0;
    %load/vec4 v00000163bf35c220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf35cb80, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf35cb80, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000163bf350ce0;
T_4 ;
    %wait E_00000163bf2cac80;
    %load/vec4 v00000163bf35c220_0;
    %load/vec4 v00000163bf35d080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000163bf35c220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000163bf35de40_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000163bf35d260_0;
    %assign/vec4 v00000163bf35cc20_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000163bf35d080_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000163bf35cb80, 4;
    %assign/vec4 v00000163bf35cc20_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000163bf350ce0;
T_5 ;
    %wait E_00000163bf2cac80;
    %load/vec4 v00000163bf35c220_0;
    %load/vec4 v00000163bf35d940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000163bf35c220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000163bf35de40_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000163bf35d260_0;
    %assign/vec4 v00000163bf35b780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000163bf35d940_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000163bf35cb80, 4;
    %assign/vec4 v00000163bf35b780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000163bf350ce0;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000163bf350380;
    %jmp t_0;
    .scope S_00000163bf350380;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf35dbc0_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000163bf35dbc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000163bf35dbc0_0;
    %ix/getv/s 4, v00000163bf35dbc0_0;
    %load/vec4a v00000163bf35cb80, 4;
    %ix/getv/s 4, v00000163bf35dbc0_0;
    %load/vec4a v00000163bf35cb80, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000163bf35dbc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163bf35dbc0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000163bf350ce0;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000163bf351190;
T_7 ;
    %wait E_00000163bf2caa40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf35ad80_0, 0, 32;
    %load/vec4 v00000163bf35a2e0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000163bf35a2e0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000163bf35a1a0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000163bf35ad80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000163bf35a2e0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000163bf35a2e0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000163bf35a2e0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000163bf35a1a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000163bf35ad80_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000163bf35a1a0_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000163bf35a1a0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000163bf35ad80_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000163bf350510;
T_8 ;
    %wait E_00000163bf2cb9c0;
    %load/vec4 v00000163bf357540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000163bf3581c0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000163bf3581c0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000163bf358620_0;
    %load/vec4 v00000163bf358c60_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000163bf358620_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000163bf350510;
T_9 ;
    %wait E_00000163bf2cb9c0;
    %load/vec4 v00000163bf357540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf358da0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000163bf356f00_0;
    %assign/vec4 v00000163bf358da0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000163bf3509c0;
T_10 ;
    %wait E_00000163bf2cab00;
    %load/vec4 v00000163bf35ab00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf35a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf35b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf359ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf357f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf358580_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000163bf3588a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000163bf357860_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000163bf358760_0;
    %load/vec4 v00000163bf357220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000163bf358800_0;
    %load/vec4 v00000163bf357220_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000163bf3579a0_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000163bf357ea0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000163bf358760_0;
    %load/vec4 v00000163bf358080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000163bf358800_0;
    %load/vec4 v00000163bf358080_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf35a420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf35b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf359ac0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf357f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf358580_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000163bf3586c0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf35a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf35b3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf359ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf357f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf358580_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf35a420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000163bf35b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf359ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf357f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf358580_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000163bf351000;
T_11 ;
    %wait E_00000163bf2cb900;
    %load/vec4 v00000163bf352030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000163bf3532f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf353890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf353930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf353a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3539d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf353cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf351e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352490_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352990_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf351bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf353750_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf3541f0_0, 0;
    %assign/vec4 v00000163bf353c50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000163bf353b10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000163bf353610_0;
    %assign/vec4 v00000163bf353c50_0, 0;
    %load/vec4 v00000163bf353ed0_0;
    %assign/vec4 v00000163bf3541f0_0, 0;
    %load/vec4 v00000163bf354010_0;
    %assign/vec4 v00000163bf353750_0, 0;
    %load/vec4 v00000163bf351c70_0;
    %assign/vec4 v00000163bf351bd0_0, 0;
    %load/vec4 v00000163bf352c10_0;
    %assign/vec4 v00000163bf352990_0, 0;
    %load/vec4 v00000163bf3528f0_0;
    %assign/vec4 v00000163bf352490_0, 0;
    %load/vec4 v00000163bf351d10_0;
    %assign/vec4 v00000163bf352a30_0, 0;
    %load/vec4 v00000163bf353e30_0;
    %assign/vec4 v00000163bf352df0_0, 0;
    %load/vec4 v00000163bf353390_0;
    %assign/vec4 v00000163bf351e50_0, 0;
    %load/vec4 v00000163bf353430_0;
    %assign/vec4 v00000163bf352710_0, 0;
    %load/vec4 v00000163bf352fd0_0;
    %assign/vec4 v00000163bf353cf0_0, 0;
    %load/vec4 v00000163bf3536b0_0;
    %assign/vec4 v00000163bf3539d0_0, 0;
    %load/vec4 v00000163bf352f30_0;
    %assign/vec4 v00000163bf354290_0, 0;
    %load/vec4 v00000163bf353d90_0;
    %assign/vec4 v00000163bf354150_0, 0;
    %load/vec4 v00000163bf352e90_0;
    %assign/vec4 v00000163bf353a70_0, 0;
    %load/vec4 v00000163bf3534d0_0;
    %assign/vec4 v00000163bf352530_0, 0;
    %load/vec4 v00000163bf354330_0;
    %assign/vec4 v00000163bf353930_0, 0;
    %load/vec4 v00000163bf3527b0_0;
    %assign/vec4 v00000163bf353890_0, 0;
    %load/vec4 v00000163bf352850_0;
    %assign/vec4 v00000163bf3532f0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000163bf3532f0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf353890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf353930_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf353a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354290_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3539d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf353cf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf351e50_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf352df0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352a30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352490_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf352990_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf351bd0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf353750_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf3541f0_0, 0;
    %assign/vec4 v00000163bf353c50_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000163bf351640;
T_12 ;
    %wait E_00000163bf2cb980;
    %load/vec4 v00000163bf3574a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000163bf354fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf355550_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3552d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf355690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3557d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3543d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf355410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354830_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3559b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf3554b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354470_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf354f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf355050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf354510_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000163bf354970_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf3550f0_0, 0;
    %assign/vec4 v00000163bf354a10_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000163bf3589e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000163bf3520d0_0;
    %assign/vec4 v00000163bf354a10_0, 0;
    %load/vec4 v00000163bf352b70_0;
    %assign/vec4 v00000163bf3550f0_0, 0;
    %load/vec4 v00000163bf3546f0_0;
    %assign/vec4 v00000163bf354970_0, 0;
    %load/vec4 v00000163bf3555f0_0;
    %assign/vec4 v00000163bf354510_0, 0;
    %load/vec4 v00000163bf355910_0;
    %assign/vec4 v00000163bf355050_0, 0;
    %load/vec4 v00000163bf355a50_0;
    %assign/vec4 v00000163bf354f10_0, 0;
    %load/vec4 v00000163bf352170_0;
    %assign/vec4 v00000163bf354b50_0, 0;
    %load/vec4 v00000163bf355230_0;
    %assign/vec4 v00000163bf354470_0, 0;
    %load/vec4 v00000163bf354790_0;
    %assign/vec4 v00000163bf3554b0_0, 0;
    %load/vec4 v00000163bf354e70_0;
    %assign/vec4 v00000163bf3559b0_0, 0;
    %load/vec4 v00000163bf354ab0_0;
    %assign/vec4 v00000163bf354830_0, 0;
    %load/vec4 v00000163bf354650_0;
    %assign/vec4 v00000163bf355410_0, 0;
    %load/vec4 v00000163bf354dd0_0;
    %assign/vec4 v00000163bf3543d0_0, 0;
    %load/vec4 v00000163bf3545b0_0;
    %assign/vec4 v00000163bf3557d0_0, 0;
    %load/vec4 v00000163bf3548d0_0;
    %assign/vec4 v00000163bf355690_0, 0;
    %load/vec4 v00000163bf355870_0;
    %assign/vec4 v00000163bf354c90_0, 0;
    %load/vec4 v00000163bf355370_0;
    %assign/vec4 v00000163bf3552d0_0, 0;
    %load/vec4 v00000163bf355730_0;
    %assign/vec4 v00000163bf354d30_0, 0;
    %load/vec4 v00000163bf352cb0_0;
    %assign/vec4 v00000163bf354bf0_0, 0;
    %load/vec4 v00000163bf352210_0;
    %assign/vec4 v00000163bf355550_0, 0;
    %load/vec4 v00000163bf355190_0;
    %assign/vec4 v00000163bf354fb0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000163bf354fb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf355550_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3552d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf355690_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3557d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3543d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf355410_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf354830_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3559b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf3554b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354470_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf354b50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf354f10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf355050_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf354510_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000163bf354970_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf3550f0_0, 0;
    %assign/vec4 v00000163bf354a10_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000163bf14d8a0;
T_13 ;
    %wait E_00000163bf2cb0c0;
    %load/vec4 v00000163bf346ee0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000163bf346da0_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000163bf1502d0;
T_14 ;
    %wait E_00000163bf2cab40;
    %load/vec4 v00000163bf347ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000163bf3463a0_0;
    %pad/u 33;
    %load/vec4 v00000163bf346b20_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000163bf346d00_0, 0;
    %assign/vec4 v00000163bf345e00_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000163bf346b20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000163bf345e00_0;
    %load/vec4 v00000163bf346b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000163bf3463a0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000163bf346b20_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000163bf346b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000163bf345e00_0, 0;
    %load/vec4 v00000163bf3463a0_0;
    %ix/getv 4, v00000163bf346b20_0;
    %shiftl 4;
    %assign/vec4 v00000163bf346d00_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000163bf346b20_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000163bf345e00_0;
    %load/vec4 v00000163bf346b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000163bf3463a0_0;
    %load/vec4 v00000163bf346b20_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000163bf346b20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000163bf345e00_0, 0;
    %load/vec4 v00000163bf3463a0_0;
    %ix/getv 4, v00000163bf346b20_0;
    %shiftr 4;
    %assign/vec4 v00000163bf346d00_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf345e00_0, 0;
    %load/vec4 v00000163bf3463a0_0;
    %load/vec4 v00000163bf346b20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000163bf346d00_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000163bf345e00_0, 0;
    %load/vec4 v00000163bf346b20_0;
    %load/vec4 v00000163bf3463a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000163bf346d00_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000163bf096b50;
T_15 ;
    %wait E_00000163bf2cb840;
    %load/vec4 v00000163bf344cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000163bf344b90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf345810_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf345450_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf3451d0_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000163bf345270_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf345770_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf3447d0_0, 0;
    %assign/vec4 v00000163bf345630_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000163bf266d20_0;
    %assign/vec4 v00000163bf345630_0, 0;
    %load/vec4 v00000163bf344af0_0;
    %assign/vec4 v00000163bf3447d0_0, 0;
    %load/vec4 v00000163bf344690_0;
    %assign/vec4 v00000163bf345770_0, 0;
    %load/vec4 v00000163bf24fae0_0;
    %assign/vec4 v00000163bf345270_0, 0;
    %load/vec4 v00000163bf266e60_0;
    %assign/vec4 v00000163bf3451d0_0, 0;
    %load/vec4 v00000163bf250f80_0;
    %assign/vec4 v00000163bf345450_0, 0;
    %load/vec4 v00000163bf344c30_0;
    %assign/vec4 v00000163bf345810_0, 0;
    %load/vec4 v00000163bf344ff0_0;
    %assign/vec4 v00000163bf344b90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000163bf3501f0;
T_16 ;
    %wait E_00000163bf2cac80;
    %load/vec4 v00000163bf372130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000163bf3710f0_0;
    %load/vec4 v00000163bf3717d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000163bf3501f0;
T_17 ;
    %wait E_00000163bf2cac80;
    %load/vec4 v00000163bf3717d0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000163bf3705b0, 4;
    %assign/vec4 v00000163bf370290_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000163bf3501f0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf370970_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000163bf370970_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000163bf370970_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %load/vec4 v00000163bf370970_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163bf370970_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000163bf3705b0, 0, 4;
    %end;
    .thread T_18;
    .scope S_00000163bf3501f0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000163bf370970_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000163bf370970_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000163bf370970_0;
    %load/vec4a v00000163bf3705b0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000163bf370970_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000163bf370970_0;
    %addi 1, 0, 32;
    %store/vec4 v00000163bf370970_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000163bf350e70;
T_20 ;
    %wait E_00000163bf2cbac0;
    %load/vec4 v00000163bf3719b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000163bf36fe30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf370650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf371230_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000163bf370bf0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000163bf3703d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000163bf370150_0, 0;
    %assign/vec4 v00000163bf371f50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000163bf370510_0;
    %assign/vec4 v00000163bf371f50_0, 0;
    %load/vec4 v00000163bf370ab0_0;
    %assign/vec4 v00000163bf370150_0, 0;
    %load/vec4 v00000163bf372450_0;
    %assign/vec4 v00000163bf370bf0_0, 0;
    %load/vec4 v00000163bf370330_0;
    %assign/vec4 v00000163bf3703d0_0, 0;
    %load/vec4 v00000163bf36fd90_0;
    %assign/vec4 v00000163bf371230_0, 0;
    %load/vec4 v00000163bf3706f0_0;
    %assign/vec4 v00000163bf36fe30_0, 0;
    %load/vec4 v00000163bf3715f0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000163bf370650_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000163bf119f50;
T_21 ;
    %wait E_00000163bf2cb500;
    %load/vec4 v00000163bf382f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000163bf3834a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000163bf3834a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000163bf3834a0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000163bf2ecc30;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163bf381c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163bf383400_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000163bf2ecc30;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000163bf381c40_0;
    %inv;
    %assign/vec4 v00000163bf381c40_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000163bf2ecc30;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./RemoveDuplicates/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000163bf383400_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000163bf383400_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000163bf383360_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
