Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 14 19:15:17 2022
| Host         : HAMMER-PC-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     21.372        0.000                      0                  129        0.264        0.000                      0                  129        3.000        0.000                       0                    86  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
Pre0/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Pre0/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_25_Prescaler25         21.372        0.000                      0                  129        0.264        0.000                      0                  129       19.500        0.000                       0                    82  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Pre0/inst/clk_in1
  To Clock:  Pre0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Pre0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       21.372ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.372ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/green_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        18.479ns  (logic 5.415ns (29.303%)  route 13.064ns (70.697%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1 LUT5=5 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.533     8.890    VGA0/red_i_72_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     9.337 r  VGA0/red_reg_i_29/O[3]
                         net (fo=7, routed)           1.060    10.397    VGA0/red_reg_i_29_n_4
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.307    10.704 r  VGA0/red_i_183/O
                         net (fo=1, routed)           0.000    10.704    VGA0/red_i_183_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.084 r  VGA0/red_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.084    VGA0/red_reg_i_79_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.407 r  VGA0/red_reg_i_30/O[1]
                         net (fo=3, routed)           0.821    12.228    VGA0/red_reg_i_30_n_6
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.306    12.534 r  VGA0/red_i_86/O
                         net (fo=1, routed)           0.000    12.534    VGA0/red_i_86_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.910 r  VGA0/red_reg_i_32/CO[3]
                         net (fo=4, routed)           0.749    13.659    VGA0/red_reg_i_32_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    13.783 r  VGA0/red_i_28/O
                         net (fo=3, routed)           0.423    14.206    VGA0/red_i_28_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.124    14.330 f  VGA0/red_i_8/O
                         net (fo=12, routed)          1.123    15.453    VGA0/red_i_8_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124    15.577 r  VGA0/red_i_195/O
                         net (fo=2, routed)           0.315    15.892    VGA0/red_i_195_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.016 r  VGA0/red_i_100/O
                         net (fo=1, routed)           0.000    16.016    VGA0/red_i_100_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    16.228 r  VGA0/red_reg_i_38/O
                         net (fo=13, routed)          1.128    17.356    VGA0/red_reg_i_38_n_0
    SLICE_X5Y64          MUXF7 (Prop_muxf7_S_O)       0.451    17.807 r  VGA0/green_reg_i_6/O
                         net (fo=2, routed)           1.219    19.026    VGA0/green_reg_i_6_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.299    19.325 r  VGA0/green_i_3/O
                         net (fo=1, routed)           0.666    19.992    VGA0/green_i_3_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I4_O)        0.124    20.116 r  VGA0/green_i_1/O
                         net (fo=1, routed)           0.000    20.116    VGA0/green_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  VGA0/green_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.505    41.505    VGA0/clk_25
    SLICE_X6Y59          FDCE                                         r  VGA0/green_reg/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.098    41.407    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)        0.081    41.488    VGA0/green_reg
  -------------------------------------------------------------------
                         required time                         41.488    
                         arrival time                         -20.116    
  -------------------------------------------------------------------
                         slack                                 21.372    

Slack (MET) :             21.479ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/blue_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        18.368ns  (logic 5.429ns (29.556%)  route 12.939ns (70.444%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1 LUT5=6 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.533     8.890    VGA0/red_i_72_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     9.337 r  VGA0/red_reg_i_29/O[3]
                         net (fo=7, routed)           1.060    10.397    VGA0/red_reg_i_29_n_4
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.307    10.704 r  VGA0/red_i_183/O
                         net (fo=1, routed)           0.000    10.704    VGA0/red_i_183_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.084 r  VGA0/red_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.084    VGA0/red_reg_i_79_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.407 r  VGA0/red_reg_i_30/O[1]
                         net (fo=3, routed)           0.821    12.228    VGA0/red_reg_i_30_n_6
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.306    12.534 r  VGA0/red_i_86/O
                         net (fo=1, routed)           0.000    12.534    VGA0/red_i_86_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.910 r  VGA0/red_reg_i_32/CO[3]
                         net (fo=4, routed)           0.749    13.659    VGA0/red_reg_i_32_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    13.783 r  VGA0/red_i_28/O
                         net (fo=3, routed)           0.423    14.206    VGA0/red_i_28_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.124    14.330 f  VGA0/red_i_8/O
                         net (fo=12, routed)          1.123    15.453    VGA0/red_i_8_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124    15.577 r  VGA0/red_i_195/O
                         net (fo=2, routed)           0.315    15.892    VGA0/red_i_195_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.016 r  VGA0/red_i_100/O
                         net (fo=1, routed)           0.000    16.016    VGA0/red_i_100_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    16.228 r  VGA0/red_reg_i_38/O
                         net (fo=13, routed)          1.224    17.452    VGA0/red_reg_i_38_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_S_O)       0.467    17.919 r  VGA0/red_reg_i_14/O
                         net (fo=3, routed)           0.999    18.918    VGA0/red_reg_i_14_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.297    19.215 r  VGA0/blue_i_2/O
                         net (fo=1, routed)           0.666    19.881    VGA0/blue_i_2_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I2_O)        0.124    20.005 r  VGA0/blue_i_1/O
                         net (fo=1, routed)           0.000    20.005    VGA0/blue_i_1_n_0
    SLICE_X6Y59          FDCE                                         r  VGA0/blue_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.505    41.505    VGA0/clk_25
    SLICE_X6Y59          FDCE                                         r  VGA0/blue_reg/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.098    41.407    
    SLICE_X6Y59          FDCE (Setup_fdce_C_D)        0.077    41.484    VGA0/blue_reg
  -------------------------------------------------------------------
                         required time                         41.484    
                         arrival time                         -20.005    
  -------------------------------------------------------------------
                         slack                                 21.479    

Slack (MET) :             21.687ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/red_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        18.113ns  (logic 5.429ns (29.973%)  route 12.684ns (70.027%))
  Logic Levels:           19  (CARRY4=4 LUT2=1 LUT3=3 LUT4=1 LUT5=6 LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.533     8.890    VGA0/red_i_72_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     9.337 r  VGA0/red_reg_i_29/O[3]
                         net (fo=7, routed)           1.060    10.397    VGA0/red_reg_i_29_n_4
    SLICE_X8Y56          LUT2 (Prop_lut2_I1_O)        0.307    10.704 r  VGA0/red_i_183/O
                         net (fo=1, routed)           0.000    10.704    VGA0/red_i_183_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.084 r  VGA0/red_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    11.084    VGA0/red_reg_i_79_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.407 r  VGA0/red_reg_i_30/O[1]
                         net (fo=3, routed)           0.821    12.228    VGA0/red_reg_i_30_n_6
    SLICE_X8Y54          LUT4 (Prop_lut4_I1_O)        0.306    12.534 r  VGA0/red_i_86/O
                         net (fo=1, routed)           0.000    12.534    VGA0/red_i_86_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.910 r  VGA0/red_reg_i_32/CO[3]
                         net (fo=4, routed)           0.749    13.659    VGA0/red_reg_i_32_n_0
    SLICE_X8Y55          LUT3 (Prop_lut3_I0_O)        0.124    13.783 r  VGA0/red_i_28/O
                         net (fo=3, routed)           0.423    14.206    VGA0/red_i_28_n_0
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.124    14.330 f  VGA0/red_i_8/O
                         net (fo=12, routed)          1.123    15.453    VGA0/red_i_8_n_0
    SLICE_X3Y57          LUT5 (Prop_lut5_I4_O)        0.124    15.577 r  VGA0/red_i_195/O
                         net (fo=2, routed)           0.315    15.892    VGA0/red_i_195_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I0_O)        0.124    16.016 r  VGA0/red_i_100/O
                         net (fo=1, routed)           0.000    16.016    VGA0/red_i_100_n_0
    SLICE_X4Y57          MUXF7 (Prop_muxf7_I0_O)      0.212    16.228 r  VGA0/red_reg_i_38/O
                         net (fo=13, routed)          1.224    17.452    VGA0/red_reg_i_38_n_0
    SLICE_X10Y63         MUXF7 (Prop_muxf7_S_O)       0.467    17.919 r  VGA0/red_reg_i_14/O
                         net (fo=3, routed)           0.718    18.637    VGA0/red_reg_i_14_n_0
    SLICE_X6Y61          LUT5 (Prop_lut5_I2_O)        0.297    18.934 r  VGA0/red_i_3/O
                         net (fo=1, routed)           0.691    19.625    VGA0/red_i_3_n_0
    SLICE_X5Y59          LUT5 (Prop_lut5_I2_O)        0.124    19.749 r  VGA0/red_i_1/O
                         net (fo=1, routed)           0.000    19.749    VGA0/red_i_1_n_0
    SLICE_X5Y59          FDCE                                         r  VGA0/red_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.505    41.505    VGA0/clk_25
    SLICE_X5Y59          FDCE                                         r  VGA0/red_reg/C
                         clock pessimism              0.000    41.505    
                         clock uncertainty           -0.098    41.407    
    SLICE_X5Y59          FDCE (Setup_fdce_C_D)        0.029    41.436    VGA0/red_reg
  -------------------------------------------------------------------
                         required time                         41.436    
                         arrival time                         -19.749    
  -------------------------------------------------------------------
                         slack                                 21.687    

Slack (MET) :             22.502ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.940ns  (logic 5.968ns (35.230%)  route 10.972ns (64.770%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.235 r  VGA0/location_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.588    15.823    VGA0/location_reg[8]_i_12_n_4
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    16.673 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.575    17.248    VGA0/location_reg[8]_i_5_n_5
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.330    17.578 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.999    18.577    VGA0/location[8]
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg_rep[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg_rep[8]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.261    41.079    VGA0/location_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         41.079    
                         arrival time                         -18.577    
  -------------------------------------------------------------------
                         slack                                 22.502    

Slack (MET) :             22.662ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.758ns  (logic 5.968ns (35.613%)  route 10.790ns (64.387%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.235 r  VGA0/location_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.588    15.823    VGA0/location_reg[8]_i_12_n_4
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    16.673 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.575    17.248    VGA0/location_reg[8]_i_5_n_5
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.330    17.578 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.817    18.394    VGA0/location[8]
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg[8]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.284    41.056    VGA0/location_reg[8]
  -------------------------------------------------------------------
                         required time                         41.056    
                         arrival time                         -18.394    
  -------------------------------------------------------------------
                         slack                                 22.662    

Slack (MET) :             22.736ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.731ns  (logic 5.620ns (33.590%)  route 11.111ns (66.410%))
  Logic Levels:           17  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.447    15.623    VGA0/location_reg[8]_i_12_n_5
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.302    15.925 r  VGA0/location[5]_i_4/O
                         net (fo=1, routed)           0.000    15.925    VGA0/location[5]_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.180 r  VGA0/location_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.642    16.822    VGA0/location_reg[5]_i_2_n_4
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.335    17.157 r  VGA0/location[5]_i_1/O
                         net (fo=5, routed)           1.211    18.368    VGA0/location[5]
    SLICE_X14Y60         FDCE                                         r  VGA0/location_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X14Y60         FDCE                                         r  VGA0/location_reg_rep[5]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X14Y60         FDCE (Setup_fdce_C_D)       -0.236    41.104    VGA0/location_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         41.104    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                 22.736    

Slack (MET) :             22.848ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__1/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.608ns  (logic 5.968ns (35.934%)  route 10.640ns (64.066%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.235 r  VGA0/location_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.588    15.823    VGA0/location_reg[8]_i_12_n_4
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    16.673 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.575    17.248    VGA0/location_reg[8]_i_5_n_5
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.330    17.578 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.667    18.244    VGA0/location[8]
    SLICE_X12Y59         FDCE                                         r  VGA0/location_reg_rep[8]__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X12Y59         FDCE                                         r  VGA0/location_reg_rep[8]__1/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X12Y59         FDCE (Setup_fdce_C_D)       -0.248    41.092    VGA0/location_reg_rep[8]__1
  -------------------------------------------------------------------
                         required time                         41.092    
                         arrival time                         -18.244    
  -------------------------------------------------------------------
                         slack                                 22.848    

Slack (MET) :             22.908ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[8]__2/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.566ns  (logic 5.968ns (36.025%)  route 10.598ns (63.975%))
  Logic Levels:           16  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    15.235 r  VGA0/location_reg[8]_i_12/O[3]
                         net (fo=1, routed)           0.588    15.823    VGA0/location_reg[8]_i_12_n_4
    SLICE_X10Y56         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.850    16.673 r  VGA0/location_reg[8]_i_5/O[2]
                         net (fo=1, routed)           0.575    17.248    VGA0/location_reg[8]_i_5_n_5
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.330    17.578 r  VGA0/location[8]_i_2/O
                         net (fo=5, routed)           0.625    18.203    VGA0/location[8]
    SLICE_X14Y56         FDCE                                         r  VGA0/location_reg_rep[8]__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.440    41.440    VGA0/clk_25
    SLICE_X14Y56         FDCE                                         r  VGA0/location_reg_rep[8]__2/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.098    41.342    
    SLICE_X14Y56         FDCE (Setup_fdce_C_D)       -0.231    41.111    VGA0/location_reg_rep[8]__2
  -------------------------------------------------------------------
                         required time                         41.111    
                         arrival time                         -18.203    
  -------------------------------------------------------------------
                         slack                                 22.908    

Slack (MET) :             22.929ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.747ns  (logic 5.920ns (35.350%)  route 10.827ns (64.650%))
  Logic Levels:           18  (CARRY4=7 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.447    15.623    VGA0/location_reg[8]_i_12_n_5
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.302    15.925 r  VGA0/location[5]_i_4/O
                         net (fo=1, routed)           0.000    15.925    VGA0/location[5]_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.301 r  VGA0/location_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.301    VGA0/location_reg[5]_i_2_n_0
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.520 r  VGA0/location_reg[8]_i_5/O[0]
                         net (fo=1, routed)           0.455    16.975    VGA0/location_reg[8]_i_5_n_7
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.295    17.270 r  VGA0/location[6]_i_1/O
                         net (fo=6, routed)           1.113    18.383    VGA0/location[6]
    SLICE_X14Y60         FDCE                                         r  VGA0/location_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X14Y60         FDCE                                         r  VGA0/location_reg_rep[6]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X14Y60         FDCE (Setup_fdce_C_D)       -0.028    41.312    VGA0/location_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         41.312    
                         arrival time                         -18.383    
  -------------------------------------------------------------------
                         slack                                 22.929    

Slack (MET) :             22.971ns  (required time - arrival time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        16.458ns  (logic 5.620ns (34.148%)  route 10.838ns (65.852%))
  Logic Levels:           17  (CARRY4=6 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 41.438 - 40.000 ) 
    Source Clock Delay      (SCD):    1.636ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.575     1.575    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.636     1.636    VGA0/clk_25
    SLICE_X4Y48          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDCE (Prop_fdce_C_Q)         0.419     2.055 r  VGA0/vcount_reg[1]/Q
                         net (fo=42, routed)          1.540     3.595    VGA0/vcount_reg[1]
    SLICE_X8Y48          LUT5 (Prop_lut5_I3_O)        0.325     3.920 r  VGA0/vcount[8]_i_2/O
                         net (fo=6, routed)           0.580     4.500    VGA0/vcount[8]_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I2_O)        0.328     4.828 r  VGA0/location[5]_i_10/O
                         net (fo=47, routed)          1.429     6.257    VGA0/location[5]_i_10_n_0
    SLICE_X8Y48          LUT3 (Prop_lut3_I2_O)        0.150     6.407 r  VGA0/red_i_167/O
                         net (fo=21, routed)          1.030     7.437    VGA0/location6[5]
    SLICE_X9Y51          LUT3 (Prop_lut3_I1_O)        0.348     7.785 r  VGA0/red_i_177/O
                         net (fo=3, routed)           0.448     8.233    VGA0/red_i_177_n_0
    SLICE_X11Y50         LUT5 (Prop_lut5_I1_O)        0.124     8.357 r  VGA0/red_i_72/O
                         net (fo=4, routed)           0.580     8.937    VGA0/red_i_72_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.341 r  VGA0/location_reg[5]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.341    VGA0/location_reg[5]_i_22_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.560 r  VGA0/location_reg[5]_i_23/O[0]
                         net (fo=2, routed)           0.667    10.227    VGA0_n_22
    SLICE_X9Y52          LUT2 (Prop_lut2_I0_O)        0.295    10.522 r  location[5]_i_25/O
                         net (fo=1, routed)           0.000    10.522    VGA0/S[0]
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.102 r  VGA0/location_reg[5]_i_21/O[2]
                         net (fo=1, routed)           0.583    11.686    VGA0/location_reg[5]_i_21_n_5
    SLICE_X11Y52         LUT2 (Prop_lut2_I1_O)        0.302    11.988 r  VGA0/location[8]_i_33/O
                         net (fo=1, routed)           0.000    11.988    VGA0/location[8]_i_33_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.215 r  VGA0/location_reg[8]_i_29/O[1]
                         net (fo=7, routed)           1.125    13.339    VGA0/location_reg[8]_i_29_n_6
    SLICE_X10Y54         LUT4 (Prop_lut4_I0_O)        0.303    13.642 r  VGA0/location[8]_i_30/O
                         net (fo=3, routed)           0.829    14.471    VGA0/location5[2]
    SLICE_X11Y54         LUT5 (Prop_lut5_I1_O)        0.124    14.595 r  VGA0/location[8]_i_26/O
                         net (fo=1, routed)           0.000    14.595    VGA0/location[8]_i_26_n_0
    SLICE_X11Y54         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.175 r  VGA0/location_reg[8]_i_12/O[2]
                         net (fo=2, routed)           0.447    15.623    VGA0/location_reg[8]_i_12_n_5
    SLICE_X10Y55         LUT5 (Prop_lut5_I0_O)        0.302    15.925 r  VGA0/location[5]_i_4/O
                         net (fo=1, routed)           0.000    15.925    VGA0/location[5]_i_4_n_0
    SLICE_X10Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    16.180 r  VGA0/location_reg[5]_i_2/O[3]
                         net (fo=1, routed)           0.642    16.822    VGA0/location_reg[5]_i_2_n_4
    SLICE_X11Y56         LUT2 (Prop_lut2_I0_O)        0.335    17.157 r  VGA0/location[5]_i_1/O
                         net (fo=5, routed)           0.937    18.094    VGA0/location[5]
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.457    41.457    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          1.438    41.438    VGA0/clk_25
    SLICE_X13Y60         FDCE                                         r  VGA0/location_reg[5]/C
                         clock pessimism              0.000    41.438    
                         clock uncertainty           -0.098    41.340    
    SLICE_X13Y60         FDCE (Setup_fdce_C_D)       -0.275    41.065    VGA0/location_reg[5]
  -------------------------------------------------------------------
                         required time                         41.065    
                         arrival time                         -18.094    
  -------------------------------------------------------------------
                         slack                                 22.971    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.699%)  route 0.129ns (36.301%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.591     0.591    VGA0/clk_25
    SLICE_X5Y53          FDCE                                         r  VGA0/hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.128     0.719 r  VGA0/hcount_reg[6]/Q
                         net (fo=19, routed)          0.129     0.848    VGA0/hcount_reg[6]
    SLICE_X5Y53          LUT6 (Prop_lut6_I1_O)        0.099     0.947 r  VGA0/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000     0.947    VGA0/hcount[7]_i_1_n_0
    SLICE_X5Y53          FDCE                                         r  VGA0/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.861     0.861    VGA0/clk_25
    SLICE_X5Y53          FDCE                                         r  VGA0/hcount_reg[7]/C
                         clock pessimism             -0.271     0.591    
    SLICE_X5Y53          FDCE (Hold_fdce_C_D)         0.092     0.683    VGA0/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.212ns (50.512%)  route 0.208ns (49.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.594     0.594    VGA0/clk_25
    SLICE_X6Y48          FDCE                                         r  VGA0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.758 r  VGA0/vcount_reg[5]/Q
                         net (fo=14, routed)          0.208     0.965    VGA0/vcount_reg[5]
    SLICE_X6Y49          LUT5 (Prop_lut5_I3_O)        0.048     1.013 r  VGA0/vcount[7]_i_1/O
                         net (fo=1, routed)           0.000     1.013    VGA0/vcount[7]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.865     0.865    VGA0/clk_25
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[7]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.131     0.741    VGA0/vcount_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.065%)  route 0.201ns (51.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.591     0.591    VGA0/clk_25
    SLICE_X5Y53          FDCE                                         r  VGA0/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y53          FDCE (Prop_fdce_C_Q)         0.141     0.732 r  VGA0/hcount_reg[0]/Q
                         net (fo=65, routed)          0.201     0.933    VGA0/hcount_reg[0]
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.045     0.978 r  VGA0/hcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.978    VGA0/hcount[4]_i_1_n_0
    SLICE_X4Y54          FDCE                                         r  VGA0/hcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.861     0.861    VGA0/clk_25
    SLICE_X4Y54          FDCE                                         r  VGA0/hcount_reg[4]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X4Y54          FDCE (Hold_fdce_C_D)         0.091     0.698    VGA0/hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.978    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.155%)  route 0.208ns (49.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.594     0.594    VGA0/clk_25
    SLICE_X6Y48          FDCE                                         r  VGA0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.758 r  VGA0/vcount_reg[5]/Q
                         net (fo=14, routed)          0.208     0.965    VGA0/vcount_reg[5]
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.045     1.010 r  VGA0/vcount[6]_i_1/O
                         net (fo=1, routed)           0.000     1.010    VGA0/vcount[6]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.865     0.865    VGA0/clk_25
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[6]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.120     0.730    VGA0/vcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.730    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.209ns (49.678%)  route 0.212ns (50.322%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.594     0.594    VGA0/clk_25
    SLICE_X6Y48          FDCE                                         r  VGA0/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164     0.758 r  VGA0/vcount_reg[5]/Q
                         net (fo=14, routed)          0.212     0.969    VGA0/vcount_reg[5]
    SLICE_X6Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.014 r  VGA0/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.014    VGA0/vcount[8]_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.865     0.865    VGA0/clk_25
    SLICE_X6Y49          FDCE                                         r  VGA0/vcount_reg[8]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y49          FDCE (Hold_fdce_C_D)         0.121     0.731    VGA0/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.547%)  route 0.205ns (52.453%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.594     0.594    VGA0/clk_25
    SLICE_X4Y49          FDCE                                         r  VGA0/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VGA0/vcount_reg[2]/Q
                         net (fo=32, routed)          0.205     0.940    VGA0/vcount_reg[2]
    SLICE_X4Y49          LUT6 (Prop_lut6_I4_O)        0.045     0.985 r  VGA0/vcount[4]_i_1/O
                         net (fo=1, routed)           0.000     0.985    VGA0/vcount[4]_i_1_n_0
    SLICE_X4Y49          FDCE                                         r  VGA0/vcount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.865     0.865    VGA0/clk_25
    SLICE_X4Y49          FDCE                                         r  VGA0/vcount_reg[4]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X4Y49          FDCE (Hold_fdce_C_D)         0.092     0.686    VGA0/vcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.183ns (45.275%)  route 0.221ns (54.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.592     0.592    VGA0/clk_25
    SLICE_X4Y52          FDCE                                         r  VGA0/hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y52          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/hcount_reg[3]/Q
                         net (fo=29, routed)          0.221     0.954    VGA0/hcount_reg[3]
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.042     0.996 r  VGA0/hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.996    VGA0/hcount[3]_i_1_n_0
    SLICE_X4Y52          FDCE                                         r  VGA0/hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.863     0.863    VGA0/clk_25
    SLICE_X4Y52          FDCE                                         r  VGA0/hcount_reg[3]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X4Y52          FDCE (Hold_fdce_C_D)         0.105     0.697    VGA0/hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.165%)  route 0.217ns (53.835%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.594     0.594    VGA0/clk_25
    SLICE_X1Y52          FDCE                                         r  VGA0/hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDCE (Prop_fdce_C_Q)         0.141     0.735 r  VGA0/hcount_reg[2]/Q
                         net (fo=41, routed)          0.217     0.952    VGA0/hcount_reg[2]
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.045     0.997 r  VGA0/hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.997    VGA0/hcount[2]_i_1_n_0
    SLICE_X1Y52          FDCE                                         r  VGA0/hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.864     0.864    VGA0/clk_25
    SLICE_X1Y52          FDCE                                         r  VGA0/hcount_reg[2]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X1Y52          FDCE (Hold_fdce_C_D)         0.091     0.685    VGA0/hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.039%)  route 0.227ns (54.961%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.592     0.592    VGA0/clk_25
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/hcount_reg[8]/Q
                         net (fo=14, routed)          0.227     0.960    VGA0/hcount_reg[8]
    SLICE_X5Y52          LUT5 (Prop_lut5_I0_O)        0.045     1.005 r  VGA0/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000     1.005    VGA0/hcount[8]_i_1_n_0
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.863     0.863    VGA0/clk_25
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[8]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.091     0.683    VGA0/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 VGA0/hcount_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/hcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.822%)  route 0.229ns (55.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.549     0.549    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.592     0.592    VGA0/clk_25
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDCE (Prop_fdce_C_Q)         0.141     0.733 r  VGA0/hcount_reg[8]/Q
                         net (fo=14, routed)          0.229     0.962    VGA0/hcount_reg[8]
    SLICE_X5Y52          LUT6 (Prop_lut6_I1_O)        0.045     1.007 r  VGA0/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000     1.007    VGA0/hcount[9]_i_1_n_0
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.817     0.817    Pre0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  Pre0/inst/clkout1_buf/O
                         net (fo=80, routed)          0.863     0.863    VGA0/clk_25
    SLICE_X5Y52          FDCE                                         r  VGA0/hcount_reg[9]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X5Y52          FDCE (Hold_fdce_C_D)         0.092     0.684    VGA0/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y52      SP0/arrayOut_reg[0,2][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y54      SP0/arrayOut_reg[0,2][1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y53      VGA0/hcount_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y55      VGA0/hcount_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X1Y52      VGA0/hcount_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y52      VGA0/hcount_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X4Y54      VGA0/hcount_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X5Y53      VGA0/hcount_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y54      SP0/arrayOut_reg[0,2][1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53      VGA0/hcount_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y55      VGA0/hcount_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y54      VGA0/hcount_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53      VGA0/hcount_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53      VGA0/hcount_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y60     VGA0/location_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y60     VGA0/location_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y60      VGA0/location_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y60      VGA0/location_reg[4]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y52      SP0/arrayOut_reg[0,2][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y52      SP0/arrayOut_reg[0,2][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y54      SP0/arrayOut_reg[0,2][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y54      SP0/arrayOut_reg[0,2][1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53      VGA0/hcount_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53      VGA0/hcount_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y55      VGA0/hcount_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X4Y55      VGA0/hcount_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y52      VGA0/hcount_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X1Y52      VGA0/hcount_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



