$date
	Sun Oct 23 05:10:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#389142
b1001 &
b1001 %
1$
b1001 !
1"
#389143
0"
#389146
b11100 &
b11100 %
#389150
b1110 &
b1110 %
#389154
b111 &
b111 %
#389158
b10110 &
b10110 %
#389162
b1011 &
b1011 %
#389166
b100010 &
b100010 %
#389170
b10001 &
b10001 %
#389174
b110100 &
b110100 %
#389178
b11010 &
b11010 %
#389182
b1101 &
b1101 %
#389186
b101000 &
b101000 %
#389190
b10100 &
b10100 %
#389194
b1010 &
b1010 %
#389198
b101 &
b101 %
#389202
b10000 &
b10000 %
#389206
b1000 &
b1000 %
#389210
b100 &
b100 %
#389214
b10 &
b10 %
#389218
b1 &
b1 %
1#
#389222
b0 &
0#
b0 %
0$
#1438212
b10100 !
1"
#1438214
b10100 &
b10100 %
1$
#1438215
0"
#1438218
b1010 &
b1010 %
#1438222
b101 &
b101 %
#1438226
b10000 &
b10000 %
#1438230
b1000 &
b1000 %
#1438234
b100 &
b100 %
#1438238
b10 &
b10 %
#1438242
b1 &
b1 %
1#
#1438246
b0 &
0#
b0 %
0$
#2414997
b1 !
1"
#2414998
b1 &
b1 %
1$
#2414999
0"
#2415002
1#
#2415006
b0 &
0#
b0 %
0$
#4500012
