
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009974                       # Number of seconds simulated
sim_ticks                                  9974222000                       # Number of ticks simulated
final_tick                                 9974222000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 342267                       # Simulator instruction rate (inst/s)
host_op_rate                                   575276                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              778437527                       # Simulator tick rate (ticks/s)
host_mem_usage                                 810532                       # Number of bytes of host memory used
host_seconds                                    12.81                       # Real time elapsed on the host
sim_insts                                     4385512                       # Number of instructions simulated
sim_ops                                       7371081                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            23296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data           811200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              834496                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        23296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23296                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       548224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           548224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst               364                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             12675                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13039                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks           8566                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                8566                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2335621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            81329652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               83665272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2335621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2335621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         54964086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              54964086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         54964086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2335621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           81329652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             138629359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        13039                       # Number of read requests accepted
system.mem_ctrl.writeReqs                        8566                       # Number of write requests accepted
system.mem_ctrl.readBursts                      13039                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                      8566                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  834496                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   546304                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   834496                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                548224                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                887                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                903                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                832                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                791                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                790                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                788                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                777                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               773                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               768                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               826                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               797                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               786                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               901                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                551                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                621                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11               512                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12               557                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               527                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               525                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               635                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     9974183000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  13039                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                  8566                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    12960                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                       73                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     349                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     491                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     490                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     490                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     490                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2918                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     472.126114                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    344.837175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    351.437244                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           204      6.99%      6.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          594     20.36%     27.35% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          877     30.05%     57.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          334     11.45%     68.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      1.10%     69.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           55      1.88%     71.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           53      1.82%     73.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           77      2.64%     76.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          692     23.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2918                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          490                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       26.583673                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.855292                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     187.037681                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            489     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            490                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          490                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.420408                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.395973                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.908262                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16               142     28.98%     28.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               348     71.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            490                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     228343500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                472824750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    65195000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17512.35                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36262.35                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         83.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         54.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      83.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      54.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          1.08                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.65                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.43                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.46                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     10995                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                     7652                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  84.32                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 89.33                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      461660.87                       # Average gap between requests
system.mem_ctrl.pageHitRate                     86.31                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  10481520                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   5548290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 46874100                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                22153680                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          558707760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             346456830                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              25732800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1906596420                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        454279200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         975913920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              4352744520                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             436.399402                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            9147071000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      37578000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      237078000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    3783279500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   1182926500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      552429750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   4180930250                       # Time in different power states
system.mem_ctrl_1.actEnergy                  10424400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   5525520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 46224360                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                22404240                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          592512960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             345951810                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              28935360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1906571910                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        538032480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         937307940                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              4433890980                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             444.535020                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            9139791750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      45223000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      251546000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    3557992250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1401066250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      537297000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   4181097500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      13                       # Number of BP lookups
system.cpu.branchPred.condPredicted                13                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 6                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1832180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      338555                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            47                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           202                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      633188                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          9974222                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     4385512                       # Number of instructions committed
system.cpu.committedOps                       7371081                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                        270974                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               2.274357                       # CPI: cycles per instruction
system.cpu.ipc                               0.439685                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                  36      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3369136     45.71%     45.71% # Class of committed instruction
system.cpu.op_class_0::IntMult                      5      0.00%     45.71% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     45.71% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1850117     25.10%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.81% # Class of committed instruction
system.cpu.op_class_0::MemRead                1100729     14.93%     85.74% # Class of committed instruction
system.cpu.op_class_0::MemWrite                100855      1.37%     87.11% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            712523      9.67%     96.78% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           237659      3.22%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  7371081                       # Class of committed instruction
system.cpu.tickCycles                         8856667                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1117555                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 21                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             11652                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1013.524856                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2045396                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12676                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            161.359735                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1013.524856                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.989770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4153976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4153976                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1732045                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1732045                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       313351                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         313351                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2045396                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2045396                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2045396                       # number of overall hits
system.cpu.dcache.overall_hits::total         2045396                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           90                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            90                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        25164                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        25164                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        25254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          25254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        25254                       # number of overall misses
system.cpu.dcache.overall_misses::total         25254                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      9599000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      9599000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2596709000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2596709000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2606308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2606308000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2606308000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2606308000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1732135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1732135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       338515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       338515                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2070650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2070650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2070650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2070650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000052                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000052                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.074336                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.074336                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012196                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012196                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012196                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012196                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 106655.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 106655.555556                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 103191.424257                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 103191.424257                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 103203.769700                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 103203.769700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 103203.769700                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 103203.769700                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        11616                       # number of writebacks
system.cpu.dcache.writebacks::total             11616                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        12569                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        12569                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12578                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12578                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12578                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           81                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        12595                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12595                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12676                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12676                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12676                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8538000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1393698000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1393698000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1402236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1402236000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1402236000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1402236000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.037207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.037207                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 105407.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 105407.407407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 110654.863041                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110654.863041                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 110621.331650                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110621.331650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 110621.331650                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110621.331650                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               172                       # number of replacements
system.cpu.icache.tags.tagsinuse           219.564176                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              632793                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               394                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1606.073604                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   219.564176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857673                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          222                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          199                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1266770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1266770                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       632793                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          632793                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        632793                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           632793                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       632793                       # number of overall hits
system.cpu.icache.overall_hits::total          632793                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          395                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           395                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          395                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            395                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          395                       # number of overall misses
system.cpu.icache.overall_misses::total           395                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     40780000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     40780000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     40780000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     40780000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     40780000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     40780000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       633188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       633188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       633188                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       633188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       633188                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       633188                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000624                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000624                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000624                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000624                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000624                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000624                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 103240.506329                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 103240.506329                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 103240.506329                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 103240.506329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 103240.506329                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 103240.506329                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     39992000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39992000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     39992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39992000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     39992000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39992000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000624                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 101245.569620                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 101245.569620                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 101245.569620                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 101245.569620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 101245.569620                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 101245.569620                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests          24895                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        11824                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              223                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          223                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 475                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         20182                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               586                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              12595                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             12595                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            476                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          961                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        37004                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   37965                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        25216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1554688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1579904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              8944                       # Total snoops (count)
system.l2bus.snoopTraffic                      548224                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22015                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.010175                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.100358                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    21791     98.98%     98.98% # Request fanout histogram
system.l2bus.snoop_fanout::1                      224      1.02%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22015                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             48127000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1182000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            38028000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 8944                       # number of replacements
system.l2cache.tags.tagsinuse             3992.348339                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11831                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                13040                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 0.907285                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                87000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     0.449644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst    16.166137                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  3975.732558                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000110                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.003947                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.970638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.974694                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          617                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3366                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               212192                       # Number of tag accesses
system.l2cache.tags.data_accesses              212192                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        11616                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11616                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst           30                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           31                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               30                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                1                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  31                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              30                       # number of overall hits
system.l2cache.overall_hits::cpu.data               1                       # number of overall hits
system.l2cache.overall_hits::total                 31                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        12595                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          12595                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          365                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data           80                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          445                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            365                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          12675                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13040                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           365                       # number of overall misses
system.l2cache.overall_misses::cpu.data         12675                       # number of overall misses
system.l2cache.overall_misses::total            13040                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1355913000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1355913000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     38178000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8271000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     46449000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     38178000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   1364184000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   1402362000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     38178000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   1364184000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   1402362000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        11616                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11616                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        12595                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        12595                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst          395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data           81                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst          395                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        12676                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           13071                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst          395                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        12676                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          13071                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.924051                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.987654                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.934874                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.924051                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.999921                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.997628                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.924051                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.999921                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.997628                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 107654.863041                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 107654.863041                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 104597.260274                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 103387.500000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 104379.775281                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 104597.260274                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 107627.928994                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 107543.098160                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 104597.260274                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 107627.928994                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 107543.098160                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks            8566                       # number of writebacks
system.l2cache.writebacks::total                 8566                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks           22                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           22                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        12595                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        12595                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          365                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           80                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          365                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        12675                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13040                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          365                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        12675                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13040                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1104013000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1104013000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     30898000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      6671000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     37569000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     30898000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   1110684000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   1141582000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     30898000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   1110684000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   1141582000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.924051                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.987654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.934874                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.924051                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.999921                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.997628                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.924051                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.999921                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.997628                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87654.863041                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 87654.863041                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 84652.054795                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83387.500000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84424.719101                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 84652.054795                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 87627.928994                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 87544.631902                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 84652.054795                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 87627.928994                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 87544.631902                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         21781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9974222000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                444                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         8566                       # Transaction distribution
system.membus.trans_dist::CleanEvict              176                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12595                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           444                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        34820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        34820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  34820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1382720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1382720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1382720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13039                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13039    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13039                       # Request fanout histogram
system.membus.reqLayer2.occupancy            56045000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           68959750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
