Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49429de20b5b40e6bf65787868e9ac1b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot circuito_s_tb_behav xil_defaultlib.circuito_s_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.MUX_Quad_2_entradas [mux_quad_2_entradas_default]
Compiling architecture behavioral of entity xil_defaultlib.logicaSeletora [logicaseletora_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_bcd_7seg [driver_bcd_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.mainFile [mainfile_default]
Compiling architecture behavioral of entity xil_defaultlib.circuito_s_tb
Built simulation snapshot circuito_s_tb_behav
