<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: cpukit/score/cpu/bfin/include/rtems/score/cpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_cd198e36225ba3f41de97552050ac017.html">cpukit</a></li><li class="navelem"><a class="el" href="dir_de9e040fbb31a9f85c4a8e8e0a0eeca8.html">score</a></li><li class="navelem"><a class="el" href="dir_19f76e80a70030fb9c388ff4e4a84222.html">cpu</a></li><li class="navelem"><a class="el" href="dir_3472a01fd65cbcc742c1d4336738e18c.html">bfin</a></li><li class="navelem"><a class="el" href="dir_a499ecc07a63e5afe94e3b3ebd678522.html">include</a></li><li class="navelem"><a class="el" href="dir_f1eefce951fb22a8ca6a2b3c54460471.html">rtems</a></li><li class="navelem"><a class="el" href="dir_7130acb35affa7c556bda857bf3c2a6e.html">score</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="bfin_2include_2rtems_2score_2cpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *  COPYRIGHT (c) 1989-2006.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  On-Line Applications Research Corporation (OAR).</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *  adapted to Blackfin by Alain Schaefer &lt;alain.schaefer@easc.ch&gt;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *                     and Antonio Giovanini &lt;antonio@atos.com.br&gt;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  The license and distribution terms for this file may be</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  found in the file LICENSE in this distribution or at</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *  http://www.rtems.org/license/LICENSE.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define _RTEMS_SCORE_CPU_H</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="basedefs_8h.html">rtems/score/basedefs.h</a>&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="score_2bfin_8h.html">rtems/score/bfin.h</a>&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* conditional compilation parameters */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  Does the CPU follow the simple vectored interrupt model?</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  If TRUE, then RTEMS allocates the vector table it internally manages.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  If FALSE, then the BSP is assumed to allocate and manage the vector</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *  table</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  BFIN Specific Information:</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define CPU_SIMPLE_VECTORED_INTERRUPTS TRUE</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#a30c4d320f85b1383c5059da5b19b164a">   55</a></span>&#160;<span class="preprocessor">#define CPU_ISR_PASSES_FRAME_POINTER TRUE</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define CPU_HARDWARE_FP FALSE</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define CPU_SOFTWARE_FP FALSE</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define CPU_ALL_TASKS_ARE_FP FALSE</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define CPU_IDLE_TASK_IS_FP FALSE</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define CPU_USE_DEFERRED_FP_SWITCH FALSE</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define CPU_ENABLE_ROBUST_THREAD_DISPATCH FALSE</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#ac40d98a563f63934a5775f1366ba1b67">   80</a></span>&#160;<span class="preprocessor">#define CPU_STACK_GROWS_UP               FALSE</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/* FIXME: Is this the right value? */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define CPU_CACHE_LINE_BYTES 32</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define CPU_STRUCTURE_ALIGNMENT</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define CPU_MODES_INTERRUPT_MASK   0x00000001</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define CPU_MAXIMUM_PROCESSORS 32</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> *  Processor defined structures required for cpukit/score.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *  Port Specific Information:</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *  XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">/* may need to put some structures here.  */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* make sure this stays in sync with the assembly function</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">   __CPU_Context_switch in cpu_asm.S  */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    uint32_t   register_r4;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    uint32_t   register_r5;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    uint32_t   register_r6;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    uint32_t   register_r7;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    uint32_t   register_p3;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    uint32_t   register_p4;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    uint32_t   register_p5;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    uint32_t   register_fp;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    uint32_t   register_sp;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    uint32_t   register_rets;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    uint32_t   imask;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;} <a class="code" href="structContext__Control.html">Context_Control</a>;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define _CPU_Context_Get_SP( _context ) \</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">  (_context)-&gt;register_sp</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structCPU__Interrupt__frame.html">  191</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <span class="comment">/*uint32_t   special_interrupt_register;*/</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a>;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define CPU_MPCI_RECEIVE_SERVER_EXTRA_STACK 0</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_NUMBER_OF_VECTORS      16</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_MAXIMUM_VECTOR_NUMBER  (CPU_INTERRUPT_NUMBER_OF_VECTORS - 1)</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define CPU_PROVIDES_ISR_IS_IN_PROGRESS FALSE</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define CPU_STACK_MINIMUM_SIZE          (1024*8)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define CPU_SIZEOF_POINTER 4</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#ae526a309e32001688261048b19cdb7d8">  268</a></span>&#160;<span class="preprocessor">#define CPU_ALIGNMENT              8</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#ac71c1e0159c32144a04f18646ede252b">  293</a></span>&#160;<span class="preprocessor">#define CPU_HEAP_ALIGNMENT         CPU_ALIGNMENT</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#a8aed43eb1b3c346772c127482b4b5372">  308</a></span>&#160;<span class="preprocessor">#define CPU_STACK_ALIGNMENT        8</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define CPU_INTERRUPT_STACK_ALIGNMENT CPU_CACHE_LINE_BYTES</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#ifndef ASM</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *  ISR handler macros</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#gad1ef5062849284d81496e1e6d33fb7ff">  330</a></span>&#160;<span class="preprocessor">#define _CPU_Initialize_vectors()</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#gabc05c31eff429870b8564553d9eae054">  342</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Disable( _level ) \</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">  {                                     \</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor">       __asm__ volatile (&quot;cli %0; csync \n&quot; : &quot;=d&quot; (_level) );     \</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga01f5da058924ecbc4c84ceb8613145a0">  359</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Enable( _level ) { \</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">    __asm__ __volatile__ (&quot;sti %0; csync \n&quot; : : &quot;d&quot; (_level) );   \</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#gab06bc7d1751ca97bbe1f4c50d14c4453">  375</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Flash( _level ) { \</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">    __asm__ __volatile__ (&quot;sti %0; csync; cli r0; csync&quot; \</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor">                          : : &quot;d&quot;(_level) : &quot;R0&quot; ); \</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<a class="code" href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a> <span class="keywordtype">bool</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a>( uint32_t level )</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordflow">return</span> level != 0;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;}</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga0d657d03b719953545e72902cad21689">  400</a></span>&#160;<span class="preprocessor">#define _CPU_ISR_Set_level( _new_level ) \</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">  { \</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">    __asm__ __volatile__ ( &quot;sti %0; csync&quot; : : &quot;d&quot;(_new_level ? 0 : 0xffff) ); \</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;uint32_t   <a class="code" href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* end of ISR handler macros */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">/* Context handler macros */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a>(</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *the_context,</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  uint32_t         *stack_base,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  uint32_t          <a class="code" href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a>,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  uint32_t          new_level,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordtype">void</span>             *entry_point,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordtype">bool</span>              is_fp,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">void</span>             *tls_area</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;);</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#a3fb67e174d7b61251322cd32126acd1a">  480</a></span>&#160;<span class="preprocessor">#define _CPU_Context_Restart_self( _the_context ) \</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">   _CPU_Context_restore( (_the_context) );</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">/* end of Context handler macros */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment">/* Fatal Error manager macros */</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#a4c07c0150ec7894dd128993e931ceee5">  496</a></span>&#160;<span class="preprocessor">#define _CPU_Fatal_halt( _source, _error ) \</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">  { \</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">    __asm__ volatile ( &quot;cli R1; \</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor">                    R1 = %0; \</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">                    _halt: \</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">                    idle; \</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">                    jump _halt;&quot;\</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="preprocessor">                    : : &quot;r&quot; (_error) ); \</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">/* end of Fatal Error manager macros */</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor">#define CPU_USE_GENERIC_BITFIELD_CODE TRUE</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/* functions */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a>(<span class="keywordtype">void</span>);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_raw_handler )( void );</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a>(</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  uint32_t             vector,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  CPU_ISR_raw_handler  new_handler,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  CPU_ISR_raw_handler *old_handler</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;);</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keyword">typedef</span> void ( *CPU_ISR_handler )( uint32_t );</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a>(</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  uint32_t         vector,</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  CPU_ISR_handler  new_handler,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  CPU_ISR_handler *old_handler</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;);</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a>( uintptr_t ignored );</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a>(</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *run,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a>  *heir</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a>(</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="structContext__Control.html">Context_Control</a> *new_context</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;) <a class="code" href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">/* FIXME */</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keyword">typedef</span> <a class="code" href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a>( <span class="keyword">const</span> <a class="code" href="structCPU__Exception__frame.html">CPU_Exception_frame</a> *frame );</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> * The following routine swaps the endian format of an unsigned int.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * It must be static because it is referenced indirectly.</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * This version will work on any processor, but if there is a better</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * way for your CPU PLEASE use it.  The most common way to do this is to:</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> *    swap least significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment"> *    swap upper and lower 16-bits</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"> *    swap most significant two bytes with 16-bit rotate</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment"> * Some CPUs have special instructions which swap a 32-bit quantity in</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * a single instruction (e.g. i486).  It is probably best to avoid</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * an &quot;endian swapping control bit&quot; in the CPU.  One good reason is</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * that interrupts would probably have to be disabled to ensure that</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * an interrupt does not try to access the same &quot;chunk&quot; with the wrong</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * endian.  Another good reason is that on some CPUs, the endian bit</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> * endianness for ALL fetches -- both code and data -- so the code</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * will be fetched incorrectly.</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> * @param[in] value is the value to be swapped</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment"> * @return the value after being endian swapped</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment"> * Port Specific Information:</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment"> * XXX document implementation including references if appropriate</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> uint32_t CPU_swap_u32(</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  uint32_t value</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;)</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  uint32_t   byte1, byte2, byte3, byte4, swapped;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  byte4 = (value &gt;&gt; 24) &amp; 0xff;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  byte3 = (value &gt;&gt; 16) &amp; 0xff;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  byte2 = (value &gt;&gt; 8)  &amp; 0xff;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  byte1 =  value        &amp; 0xff;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  swapped = (byte1 &lt;&lt; 24) | (byte2 &lt;&lt; 16) | (byte3 &lt;&lt; 8) | byte4;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordflow">return</span>( swapped );</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;}</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="group__RTEMSScoreCPUBfinCPUEndian.html#ga1936ecb0107e5875a7b538374c1f621d">  642</a></span>&#160;<span class="preprocessor">#define CPU_swap_u16( value ) \</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">  (((value&amp;0xff) &lt;&lt; 8) | ((value &gt;&gt; 8)&amp;0xff))</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  </div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;uint32_t <a class="code" href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;CPU_Counter_ticks <a class="code" href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a>( <span class="keywordtype">void</span> );</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span> CPU_Counter_ticks _CPU_Counter_difference(</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  CPU_Counter_ticks second,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  CPU_Counter_ticks first</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;)</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;{</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordflow">return</span> second - first;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;}</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="bfin_2include_2rtems_2score_2cpu_8h.html#a9fca17f81f850e128fcc8ed5b87ff2ab">  662</a></span>&#160;<span class="keyword">typedef</span> uintptr_t <a class="code" href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a>;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* ASM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_gaa34a35de496258577c1454ba1ee07ce0"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#gaa34a35de496258577c1454ba1ee07ce0">_CPU_Exception_frame_print</a></div><div class="ttdeci">void _CPU_Exception_frame_print(const CPU_Exception_frame *frame)</div><div class="ttdoc">Prints the exception frame via printk().</div><div class="ttdef"><b>Definition:</b> vectorexceptions.c:45</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gac016ae4ed92ed2607bd65408a36d908b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gac016ae4ed92ed2607bd65408a36d908b">_CPU_Counter_read</a></div><div class="ttdeci">CPU_Counter_ticks _CPU_Counter_read(void)</div><div class="ttdoc">Returns the current CPU counter value.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:117</div></div>
<div class="ttc" id="structContext__Control_html"><div class="ttname"><a href="structContext__Control.html">Context_Control</a></div><div class="ttdoc">Thread register context.</div><div class="ttdef"><b>Definition:</b> cpu.h:194</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga903a802003c95d6ef5206cb330424a1b"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga903a802003c95d6ef5206cb330424a1b">_CPU_Thread_Idle_body</a></div><div class="ttdeci">void * _CPU_Thread_Idle_body(uintptr_t ignored)</div><div class="ttdef"><b>Definition:</b> idle-mcf5272.c:20</div></div>
<div class="ttc" id="score_2bfin_8h_html"><div class="ttname"><a href="score_2bfin_8h.html">bfin.h</a></div><div class="ttdoc">Blackfin Set up Basic CPU Dependency Settings Based on Compiler Settings.</div></div>
<div class="ttc" id="structCPU__Interrupt__frame_html"><div class="ttname"><a href="structCPU__Interrupt__frame.html">CPU_Interrupt_frame</a></div><div class="ttdoc">Interrupt stack frame (ISF).</div><div class="ttdef"><b>Definition:</b> cpu.h:191</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gaa2f0ed67aa174f684bb31b7e8bdb386f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gaa2f0ed67aa174f684bb31b7e8bdb386f">RTEMS_NO_RETURN</a></div><div class="ttdeci">#define RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> basedefs.h:102</div></div>
<div class="ttc" id="group__RTEMSScoreCPUEpiphany_html_ga7b9d8ca4fc632d4e2e0ea4415ac3b868"><div class="ttname"><a href="group__RTEMSScoreCPUEpiphany.html#ga7b9d8ca4fc632d4e2e0ea4415ac3b868">_CPU_Context_Initialize</a></div><div class="ttdeci">void _CPU_Context_Initialize(Context_Control *context, void *stack_area_begin, size_t stack_area_size, uint32_t new_level, void(*entry_point)(void), bool is_fp, void *tls_area)</div><div class="ttdoc">Initializes the CPU context.</div><div class="ttdef"><b>Definition:</b> epiphany-context-initialize.c:40</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa9f8cc989454b28232e5375e30c90970"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa9f8cc989454b28232e5375e30c90970">_CPU_Context_switch</a></div><div class="ttdeci">void _CPU_Context_switch(Context_Control *run, Context_Control *heir)</div><div class="ttdoc">CPU switch context.</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:91</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga869484e3d851b032fd826c69ff21fc72"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga869484e3d851b032fd826c69ff21fc72">_CPU_Initialize</a></div><div class="ttdeci">void _CPU_Initialize(void)</div><div class="ttdoc">CPU initialization.</div><div class="ttdef"><b>Definition:</b> cpu.c:45</div></div>
<div class="ttc" id="no__cpu_2include_2rtems_2score_2cpu_8h_html_a67f8550aad58bccb6fcb4589894444ad"><div class="ttname"><a href="no__cpu_2include_2rtems_2score_2cpu_8h.html#a67f8550aad58bccb6fcb4589894444ad">CPU_Counter_ticks</a></div><div class="ttdeci">uint32_t CPU_Counter_ticks</div><div class="ttdoc">Unsigned integer type for CPU counter values.</div><div class="ttdef"><b>Definition:</b> cpu.h:1210</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUInterrupt_html_ga1d9dcab9170d532b6634a5620385adbd"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUInterrupt.html#ga1d9dcab9170d532b6634a5620385adbd">_CPU_ISR_Get_level</a></div><div class="ttdeci">uint32_t _CPU_ISR_Get_level(void)</div><div class="ttdef"><b>Definition:</b> cpu.c:88</div></div>
<div class="ttc" id="group__RTEMSScoreCPUlm32Interrupt_html_gaa993b7752d5db306f85586ac400432ab"><div class="ttname"><a href="group__RTEMSScoreCPUlm32Interrupt.html#gaa993b7752d5db306f85586ac400432ab">_CPU_ISR_install_raw_handler</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_raw_handler(uint32_t vector, CPU_ISR_raw_handler new_handler, CPU_ISR_raw_handler *old_handler)</div><div class="ttdoc">SPARC specific raw ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:649</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga5254669b54a06e96ebb585fd50a02c4d"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga5254669b54a06e96ebb585fd50a02c4d">_CPU_ISR_Is_enabled</a></div><div class="ttdeci">bool _CPU_ISR_Is_enabled(uint32_t level)</div><div class="ttdoc">Returns true if interrupts are enabled in the specified ISR level, otherwise returns false.</div><div class="ttdef"><b>Definition:</b> cpu.h:375</div></div>
<div class="ttc" id="group__RTEMSScoreCPUBfinCPUContext_html_ga80726ebfe00f31a88b086cc4474c472f"><div class="ttname"><a href="group__RTEMSScoreCPUBfinCPUContext.html#ga80726ebfe00f31a88b086cc4474c472f">_CPU_Context_restore</a></div><div class="ttdeci">void _CPU_Context_restore(Context_Control *new_context) RTEMS_NO_RETURN</div><div class="ttdef"><b>Definition:</b> cpu_asm.c:111</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_ga9fca17f81f850e128fcc8ed5b87ff2ab"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#ga9fca17f81f850e128fcc8ed5b87ff2ab">CPU_Uint32ptr</a></div><div class="ttdeci">uintptr_t CPU_Uint32ptr</div><div class="ttdef"><b>Definition:</b> cpu.h:662</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa675150e5d00169c99410a82011b6117"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa675150e5d00169c99410a82011b6117">_CPU_Counter_frequency</a></div><div class="ttdeci">uint32_t _CPU_Counter_frequency(void)</div><div class="ttdoc">Returns the current CPU counter frequency in Hz.</div><div class="ttdef"><b>Definition:</b> system-clocks.c:112</div></div>
<div class="ttc" id="basedefs_8h_html"><div class="ttname"><a href="basedefs_8h.html">basedefs.h</a></div><div class="ttdoc">Basic Definitions.</div></div>
<div class="ttc" id="sun4u_2tte_8h_html_a245260f6f74972558f61b85227df5aae"><div class="ttname"><a href="sun4u_2tte_8h.html#a245260f6f74972558f61b85227df5aae">size</a></div><div class="ttdeci">unsigned size</div><div class="ttdef"><b>Definition:</b> tte.h:74</div></div>
<div class="ttc" id="group__RTEMSScoreCPUARM_html_gaa3480454768ad843ce97909111a48a1f"><div class="ttname"><a href="group__RTEMSScoreCPUARM.html#gaa3480454768ad843ce97909111a48a1f">_CPU_ISR_install_vector</a></div><div class="ttdeci">RTEMS_INLINE_ROUTINE void _CPU_ISR_install_vector(uint32_t vector, CPU_ISR_handler new_handler, CPU_ISR_handler *old_handler)</div><div class="ttdoc">SPARC specific RTEMS ISR installer.</div><div class="ttdef"><b>Definition:</b> cpu.h:493</div></div>
<div class="ttc" id="structCPU__Exception__frame_html"><div class="ttname"><a href="structCPU__Exception__frame.html">CPU_Exception_frame</a></div><div class="ttdoc">The set of registers that specifies the complete processor state.</div><div class="ttdef"><b>Definition:</b> cpu.h:629</div></div>
<div class="ttc" id="group__RTEMSScoreBaseDefs_html_gac216239df231d5dbd15e3520b0b9313f"><div class="ttname"><a href="group__RTEMSScoreBaseDefs.html#gac216239df231d5dbd15e3520b0b9313f">RTEMS_INLINE_ROUTINE</a></div><div class="ttdeci">#define RTEMS_INLINE_ROUTINE</div><div class="ttdef"><b>Definition:</b> basedefs.h:66</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
