%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:02:42 CDT pre-events configureMessageFacility.cc:286
Message Facility Application CorePropertySupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CorePropertySupervisorBase" pattern:"CorePropertySupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i _TCPConnect:  DAQ 25-Mar-2019 14:02:42 CDT Booted TCPConnect.cc:334
Resolving host 192.168.157.6, on port 30000
%MSG
%MSG-i _TCPConnect:  DAQ 25-Mar-2019 14:02:42 CDT Booted TCPConnect.cc:241
Resolving ip mu2edaq06.fnal.gov
%MSG
%MSG-i configureMessageFacility:  DAQ 25-Mar-2019 14:02:43 CDT Booted configureMessageFacility.cc:286
Message Facility Application RunControlStateMachine configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/RunControlStateMachine" pattern:"RunControlStateMachine-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  DAQ 25-Mar-2019 14:02:43 CDT Booted configureMessageFacility.cc:286
Message Facility Application CoreSupervisorBase configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/CoreSupervisorBase" pattern:"CoreSupervisorBase-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 14:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 2 and EventWindowDelayOffset = 21
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCStoppingTargetMonitorInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCStoppingTargetMonitorInterface" pattern:"ROCStoppingTargetMonitorInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [21]	ROCStoppingTargetMonitorInterface instantiated with link: 2 and EventWindowDelayOffset = 21
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 14:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 3 and EventWindowDelayOffset = 31
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCStoppingTargetMonitorInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCStoppingTargetMonitorInterface" pattern:"ROCStoppingTargetMonitorInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [21]	ROCStoppingTargetMonitorInterface instantiated with link: 3 and EventWindowDelayOffset = 31
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 14:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 4 and EventWindowDelayOffset = 41
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCStoppingTargetMonitorInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCStoppingTargetMonitorInterface" pattern:"ROCStoppingTargetMonitorInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [21]	ROCStoppingTargetMonitorInterface instantiated with link: 4 and EventWindowDelayOffset = 41
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCCoreVInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCCoreVInterface" pattern:"ROCCoreVInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCCoreVInterface:  Early 25-Mar-2019 14:05:13 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/ROCCore/ROCCoreVInterface.cc [28]	ROCCoreVInterface instantiated with link: 5 and EventWindowDelayOffset = 51
%MSG
%MSG-i configureMessageFacility:  Early 25-Mar-2019 14:05:13 CDT pre-events configureMessageFacility.cc:286
Message Facility Application ROCStoppingTargetMonitorInterface configured with: debugModules:["*"] destinations:{file:{append:false directory:"/home/mu2edaq/sync_demo/ots/srcs/otsdaq_mu2e/Data/Logs/ROCStoppingTargetMonitorInterface" pattern:"ROCStoppingTargetMonitorInterface-%?H%t-%p.log" seperator:"-" threshold:"DEBUG" timestamp_pattern:"%Y%m%d%H%M%S" type:"GenFile"} udp:{host:"192.168.157.6" port:30000 threshold:"DEBUG" type:"UDP"}}
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [21]	ROCStoppingTargetMonitorInterface instantiated with link: 5 and EventWindowDelayOffset = 51
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [128]	.... STM parameter 1 = 42
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [129]	.... STM parameter 2 = 1
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [132]	... STM ROC Register 0, Write 1, Read -1
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [128]	.... STM parameter 1 = 1003
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [129]	.... STM parameter 2 = 1
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [132]	... STM ROC Register 0, Write 1, Read -1
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [128]	.... STM parameter 1 = 11
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [129]	.... STM parameter 2 = 0
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [132]	... STM ROC Register 0, Write 1, Read -1
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [128]	.... STM parameter 1 = 16
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [129]	.... STM parameter 2 = 0
%MSG
%MSG-i FE-ROCStoppingTargetMonitorInterface:  Early 25-Mar-2019 14:05:13 CDT  pre-events
otsdaq_mu2e_stm/otsdaq-mu2e-stm/FEInterfaces/ROCStoppingTargetMonitorInterface_interface.cc [132]	... STM ROC Register 0, Write 1, Read -1
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:13:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:13:38 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:13:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:13:51 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:07 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:31 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:14:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC1 links OK 0xc2
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:17:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:17:42 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:17:45 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:17:56 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:11 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:35 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:36 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:18:41 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC1 links OK 0xc2
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:19:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:19:59 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:02 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:28 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:51 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:53 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:53 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 14:20:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC1 links OK 0xc2
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:37:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:37:58 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:01 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:12 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:27 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:51 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:52 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:52 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:38:57 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC1 links OK 0xc2
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [130]	DTCFrontEndInterface instantiated with name: DTC1 dtc_location_in_chain_ = 1 talking to /dev/mu2e0
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:39:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [836]	Step 0: DTC1 reset FPGA...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:39:40 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [842]	............. firmware version 19022016
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:39:51 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [856]	Step 1: DTC1 reset clock...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:06 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [901]	Step 2: DTC1 configure Jitter Attenuator...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:30 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [974]	Step 4: DTC1 wait for links...
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [984]	Step 5: DTC1 enable markers, Tx, Rx
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:32 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1003]	Step 5: DTC1 configure ROCs
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1012]	Step 6: DTC1 configured
%MSG
%MSG-i DTCFrontEndInterface:  Early 25-Mar-2019 15:40:37 CDT pre-events
otsdaq_mu2e/otsdaq-mu2e/FEInterfaces/DTCFrontEndInterface_interface.cc [1017]	DTC1 links OK 0xc2
%MSG
