// Seed: 1019724234
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wor id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10
    , id_22,
    output uwire id_11,
    output wire id_12,
    output uwire id_13,
    output tri id_14,
    output supply1 id_15,
    input tri id_16,
    output wor id_17,
    input supply1 id_18,
    input wor id_19,
    input wire id_20
);
  uwire id_23;
  assign id_23 = 1'h0;
  wire id_24;
  assign id_17 = id_23;
  always_ff id_23 = id_19;
  supply0 id_25 = id_9;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wire  id_2,
    output uwire id_3,
    output wire  id_4,
    input  uwire id_5,
    input  uwire id_6,
    output wor   id_7,
    output tri0  id_8,
    input  tri0  id_9,
    output uwire id_10,
    input  tri0  id_11,
    output tri   id_12,
    input  wire  id_13,
    output tri   id_14,
    output tri0  id_15,
    input  wand  id_16,
    output tri0  id_17,
    input  tri1  id_18,
    output tri0  id_19,
    input  wor   id_20
);
  wire id_22;
  module_0(
      id_9,
      id_16,
      id_1,
      id_19,
      id_9,
      id_11,
      id_4,
      id_11,
      id_18,
      id_13,
      id_9,
      id_8,
      id_2,
      id_14,
      id_8,
      id_15,
      id_1,
      id_10,
      id_16,
      id_18,
      id_16
  );
endmodule
