Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 12 23:54:55 2022
| Host         : Yun running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPUDownload_timing_summary_routed.rpt -pb CPUDownload_timing_summary_routed.pb -rpx CPUDownload_timing_summary_routed.rpx -warn_on_violation
| Design       : CPUDownload
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pdu/chk_addr_r_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[16]/Q (HIGH)

 There are 1495 register/latch pins with no clock driven by root clock pin: pdu/cnt_clk_r_reg[1]/Q (HIGH)

 There are 1312 register/latch pins with no clock driven by root clock pin: pdu/stop_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5032 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.146        0.000                      0                   55        0.095        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.146        0.000                      0                   55        0.095        0.000                      0                   55        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.478ns (9.351%)  route 4.634ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.634    10.320    pdu/Q[0]
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[0]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y98         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.478ns (9.351%)  route 4.634ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.634    10.320    pdu/Q[0]
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[1]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y98         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.478ns (9.351%)  route 4.634ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.634    10.320    pdu/Q[0]
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[2]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y98         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.146ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.478ns (9.351%)  route 4.634ns (90.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.634    10.320    pdu/Q[0]
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y98         FDRE                                         r  pdu/cnt_clk_r_reg[3]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y98         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  4.146    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.478ns (9.442%)  route 4.585ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.585    10.271    pdu/Q[0]
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[4]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.478ns (9.442%)  route 4.585ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.585    10.271    pdu/Q[0]
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[5]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.478ns (9.442%)  route 4.585ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.585    10.271    pdu/Q[0]
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[6]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.195ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.478ns (9.442%)  route 4.585ns (90.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.585    10.271    pdu/Q[0]
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.505    14.928    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
                         clock pessimism              0.180    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X55Y99         FDRE (Setup_fdre_C_R)       -0.606    14.466    pdu/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.271    
  -------------------------------------------------------------------
                         slack                                  4.195    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.478ns (10.015%)  route 4.295ns (89.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.295     9.981    pdu/Q[0]
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489    14.911    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.606    14.529    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 pdu/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.773ns  (logic 0.478ns (10.015%)  route 4.295ns (89.985%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.606     5.208    pdu/CLK
    SLICE_X56Y112        FDPE                                         r  pdu/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y112        FDPE (Prop_fdpe_C_Q)         0.478     5.686 r  pdu/rstn_r_reg[15]/Q
                         net (fo=226, routed)         4.295     9.981    pdu/Q[0]
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.489    14.911    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism              0.259    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X55Y100        FDRE (Setup_fdre_C_R)       -0.606    14.529    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.948 r  pdu/cnt_clk_r_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    pdu/cnt_clk_r_reg[8]_i_1_n_8
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[8]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.959 r  pdu/cnt_clk_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.959    pdu/cnt_clk_r_reg[8]_i_1_n_6
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.984 r  pdu/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.984    pdu/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.984 r  pdu/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.984    pdu/cnt_clk_r_reg[8]_i_1_n_7
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y100        FDRE                                         r  pdu/cnt_clk_r_reg[9]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  pdu/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    pdu/cnt_clk_r_reg[12]_i_1_n_8
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[12]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  pdu/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    pdu/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[14]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.023 r  pdu/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.023    pdu/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[13]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.430ns (79.797%)  route 0.109ns (20.203%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.023 r  pdu/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.023    pdu/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y101        FDRE                                         r  pdu/cnt_clk_r_reg[15]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y101        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.433ns (79.909%)  route 0.109ns (20.091%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.026 r  pdu/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.026    pdu/cnt_clk_r_reg[16]_i_1_n_8
    SLICE_X55Y102        FDRE                                         r  pdu/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y102        FDRE                                         r  pdu/cnt_clk_r_reg[16]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 pdu/cnt_clk_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pdu/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.444ns (80.309%)  route 0.109ns (19.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.565     1.484    pdu/CLK
    SLICE_X55Y99         FDRE                                         r  pdu/cnt_clk_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  pdu/cnt_clk_r_reg[7]/Q
                         net (fo=1, routed)           0.108     1.734    pdu/cnt_clk_r_reg_n_1_[7]
    SLICE_X55Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.894 r  pdu/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    pdu/cnt_clk_r_reg[4]_i_1_n_1
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.933 r  pdu/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.933    pdu/cnt_clk_r_reg[8]_i_1_n_1
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.972 r  pdu/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.972    pdu/cnt_clk_r_reg[12]_i_1_n_1
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.037 r  pdu/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.037    pdu/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X55Y102        FDRE                                         r  pdu/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.828     1.994    pdu/CLK
    SLICE_X55Y102        FDRE                                         r  pdu/cnt_clk_r_reg[18]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.105     1.853    pdu/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_clk_r_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_clk_r_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y99    pdu/cnt_clk_r_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y100   pdu/cnt_clk_r_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y100   pdu/cnt_clk_r_reg[9]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X60Y114   pdu/rstn_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y112   pdu/rstn_r_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y112   pdu/rstn_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X56Y112   pdu/rstn_r_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[9]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[13]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[14]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[15]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y99    pdu/cnt_clk_r_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y99    pdu/cnt_clk_r_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y99    pdu/cnt_clk_r_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y100   pdu/cnt_clk_r_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   pdu/rstn_r_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   pdu/rstn_r_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X56Y112   pdu/rstn_r_reg[10]/C



