# Design-and-Implement-a-simple-multicycle-RISC-processor-in-Verilog