*****************************************************************

  Device    [devC_S]

  Author    []

  Abstract  [C Part of CLMS]

  Revision History:

********************************************************************************/
gate
device devC_S : device CLMS
{
    parameter
    (
        config bit INITC[31:0]     = 32'h0000_0000,        
        config string FGC_MODE     = "LUT5",              // "LUT5" "ROM" "WMUX" "ARITH"
        config string LATCH_SETC   = "RESET",             // USED it when place it in IOL
        // Used these parameter for CLM     
        config string LATCH_CE_EN_C  = "USED",               // "UNUSED" "USED"
        config string LATCH_LRS_EN_C = "USED",              // "UNUSED" "USED"
        
        config string RAM_LUT_SEL  = "LUT",               // "RAM"  "LUT"    
        config string GRS_EN       = "FALSE",             // "TRUE" "FALSE"
        config string LRS_EN       = "TRUE",              // "TRUE" "FALSE"
        config string Y2MUX_SEL    = "FG",                // "FFCD" "FG" "CY"
        config string Q2MUX_SEL    = "Y2",                // "Y2"   "FF1" "M1"        
        config string CEMUX_SEL    = "CE",                // "CE" "CEIN" 
        config string RSMUX_SEL    = "RS",                // "RS" "RSIN"
        config bit    CLK_POS      = 1'b0,                // 1'b0: "CLK"; 1'b1: "CLK_B"   
        config bit    CE_POS       = 1'b0,                // 1'b0: "CE";  1'b1: "CE_B"
        config bit    RS_POS       = 1'b0,                // 1'b0: "RS"   1'b1:  "RS_B"              
        config string SYNC_MODE    = "SYNC",              // "SYNC" "ASYNC"
        config string FF2_SET      = "RESET"              // "RESET" "SET"
    );
    
    port
    (  
               input    C0, C1, C2, C3, C4, CD,
               output   Y2, Q2,  
               input    M1,
               input    RS, CE, CLK,
        logic  input    FGC_CIN,
        logic  output   FGC_COUT,
               input    RSIN,
               output   RSOUT,
               input    CEIN,
               output   CEOUT

    );
}; // end of device devC_S


/*******************************************************************************

  Device    [devC_S]

  Author    []

  Abstract  []

  Revision History:

********************************************************************************/
structure netlist of devC_S
{
    // Wires for input ports
    wire ntC0, ntC1, ntC2, ntC3, ntC4, ntCD; 
    wire ntM1;
    wire ntRS, ntCE, ntCLK;
    wire ntRSIN;
    wire ntCEIN;

    // Wires connecting to output ports
    wire ntY2MUX,ntFF2_Q; 
    wire ntRSMUX;
    wire ntCEMUX;

    // Internal wires
    wire ntFGC_Z, ntCYC;
    wire ntQ2MUX;
    wire ntCYB;

    wire ntRSPOLMUX, ntCEPOLMUX, ntCLKPOLMUX;
    //
    // Connection to ports
    //
 
    ntC0      <= C0;
    ntC1      <= C1;
    ntC2      <= C2;
    ntC3      <= C3;
    ntC4      <= C4;
    ntCD      <= CD;

    ntM1      <= M1;

    ntRS      <= RS;
    ntCE      <= CE;
    ntCLK     <= CLK;   
    ntCYB     <= FGC_CIN;
    ntRSIN    <= RSIN;
    ntCEIN    <= CEIN;

    Y2        <= ntY2MUX;
    Q2        <= ntFF2_Q;
      
    FGC_COUT  <= ntCYC;
    RSOUT     <= ntRSMUX;
    CEOUT     <= ntCEMUX;
    
    //
    // Instances. FGA section
    //

    device FGS FGC 
        parameter map
        (
            INIT        => INITC,
            MODE        => FGC_MODE,
            RAM_LUT_SEL => RAM_LUT_SEL
        )
        port map 
        (
            A0   => ntC0, A1  => ntC1, A2  => ntC2, A3  => ntC3, A4  => ntC4,       
            WD   => ntCD,
            CIN  => ntCYB,
            COUT => ntCYC,
            Z    => ntFGC_Z 
        );

    device Y2MUX Y2MUX
        parameter map
        (
            CFG  => Y2MUX_SEL
        )     
        port map
        (
            FG  => ntFGC_Z, CY => ntCYC,
            Z   => ntY2MUX
        );
    
    device Q2MUX Q2MUX
        parameter map
        (
            CFG  => Q2MUX_SEL
        )    
        port map
        (
            Y2  => ntY2MUX, M1 => ntM1,
            Z   => ntQ2MUX
        );
    
    device FF FF2
        parameter map
        (
            GRS_EN => GRS_EN,
            LRS_EN => LRS_EN,
            SET     => FF2_SET,
            SYNC    => SYNC_MODE
        )
        port map
        (
            D  => ntQ2MUX,
            RS => ntRSMUX, CE => ntCEMUX, CK => ntCLKPOLMUX,
            Q  => ntFF2_Q
        );

    device RSMUX RSMUX
        parameter map
        (
            CFG    => RSMUX_SEL
        )    
        port map
        (
            RS  => ntRSPOLMUX, RSIN => ntRSIN,
            Y   => ntRSMUX
        );

    device CEMUX CEMUX
        parameter map
        (
            CFG    => CEMUX_SEL
        )     
        port map
        (
            CE  => ntCEPOLMUX, CEIN => ntCEIN,
            Y   => ntCEMUX
        );


    device RSPOLMUX RSPOLMUX
        parameter map
        (
            CFG    => RS_POS
        )     
        port map
        (
            RS  => ntRS, RS_B => ntRS,
            Y   => ntRSPOLMUX
        );

    device CEPOLMUX CEPOLMUX
        parameter map
        (
            CFG    => CE_POS
        )     
        port map
        (
            CE  => ntCE, CE_B => ntCE,
            Y   => ntCEPOLMUX
        );

    device CLKPOLMUX CLKPOLMUX
        parameter map
        (
            CFG    => CLK_POS
        )        
        port map
        (
            CLK => ntCLK, CLK_B => ntCLK,
            Y   => ntCLKPOLMUX
        );
}; // end of structure netlist of devC_S
