module fixPointAdder#(parameter integer_bits=16,
							parameter frac_bits=16)
							(input logic[31:0] a_i,
							input logic[31:0] b_i,
							output logic[31:0] x_o,
							output logic overflow_o);
					
assign x_o = a_i+b_i;
assign overflow_o = 1'b0;
endmodule