#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001fb0bccd550 .scope module, "half_adder_tb" "half_adder_tb" 2 1;
 .timescale 0 0;
v000001fb0bccd870_0 .net "car", 0 0, L_000001fb0bcc98b0;  1 drivers
v000001fb0bccd910_0 .var "in1", 0 0;
v000001fb0bccc390_0 .var "in2", 0 0;
v000001fb0bccc430_0 .net "out", 0 0, L_000001fb0bccc4d0;  1 drivers
S_000001fb0bccd6e0 .scope module, "ha" "half_adder" 2 8, 3 1 0, S_000001fb0bccd550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000001fb0bccc4d0 .functor XOR 1, v000001fb0bccd910_0, v000001fb0bccc390_0, C4<0>, C4<0>;
L_000001fb0bcc98b0 .functor AND 1, v000001fb0bccd910_0, v000001fb0bccc390_0, C4<1>, C4<1>;
v000001fb0bcc7520_0 .net "carry", 0 0, L_000001fb0bcc98b0;  alias, 1 drivers
v000001fb0bcc6c20_0 .net "input1", 0 0, v000001fb0bccd910_0;  1 drivers
v000001fb0bcc99f0_0 .net "input2", 0 0, v000001fb0bccc390_0;  1 drivers
v000001fb0bcc9810_0 .net "sum", 0 0, L_000001fb0bccc4d0;  alias, 1 drivers
    .scope S_000001fb0bccd550;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccc390_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001fb0bccd550;
T_1 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001fb0bccd550 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccc390_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0bccd910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccc390_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb0bccd910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0bccc390_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0bccd910_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001fb0bccc390_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "half_adder_tb.v";
    "half_adder.v";
