# Source:The RISC-V Instruction Set Architecture, URL:https://www.reddit.com/r/RISCV/.rss, language:en

## Tom Forsyth - The Lifecycle of an Instruction Set (AVX-512)
 - [https://www.reddit.com/r/RISCV/comments/1ewfvf3/tom_forsyth_the_lifecycle_of_an_instruction_set](https://www.reddit.com/r/RISCV/comments/1ewfvf3/tom_forsyth_the_lifecycle_of_an_instruction_set)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T22:58:01+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1ewfvf3/tom_forsyth_the_lifecycle_of_an_instruction_set/"> <img alt="Tom Forsyth - The Lifecycle of an Instruction Set (AVX-512)" src="https://external-preview.redd.it/hOnI-ZNLiNtd39MVAiz9jcu7HrHe3S_hhoQDA5IgqMo.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=65f05a009742a1e08dbc1455fd6fc8ec1cda1f49" title="Tom Forsyth - The Lifecycle of an Instruction Set (AVX-512)" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/brucehoult"> /u/brucehoult </a> <br /> <span><a href="https://vimeo.com/450406346">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1ewfvf3/tom_forsyth_the_lifecycle_of_an_instruction_set/">[comments]</a></span> </td></tr></table>

## Compiling XNNPACK on the Banana PI F3 errors
 - [https://www.reddit.com/r/RISCV/comments/1ew536t/compiling_xnnpack_on_the_banana_pi_f3_errors](https://www.reddit.com/r/RISCV/comments/1ew536t/compiling_xnnpack_on_the_banana_pi_f3_errors)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T15:43:37+00:00

<!-- SC_OFF --><div class="md"><p>I have tested Stable Diffusion on the Lichee Console with OnnxStream.</p> <p><a href="https://github.com/vitoplantamura/OnnxStream">https://github.com/vitoplantamura/OnnxStream</a></p> <p>The developers has made use of different versions of XNNPACK through time.</p> <p>I followed the procedure as explained on the github page.</p> <p>Now that I have the Banana Pi F3, I was expecting to get it working with RVV 1.0 (as it worked on the Lichee Console).</p> <p>Unfortunately I get a lot of errors, compiling XNNPACK (see a snippet below). Is it a problem with the code, or perhaps the compiler (I'm using the Bianbu image), or even something else?</p> <p>[ 2%] Building C object CMakeFiles/microkernels-all.dir/src/f16-qs8-vcvt/gen/f16-qs8-vcvt-scalar-fmagic-u1.c.o</p> <p>/home/livinglinux/XNNPACK/src/amalgam/gen/rvv.c: In function ‘xnn_x32_transposec_ukernel__16x8_rvv’:</p> <p>/home/livinglinux/XNNPACK/src/amalgam/gen/rvv.c:1780:9: error: unknown type name ‘vu

## milk-v duo boot time
 - [https://www.reddit.com/r/RISCV/comments/1ew38z8/milkv_duo_boot_time](https://www.reddit.com/r/RISCV/comments/1ew38z8/milkv_duo_boot_time)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T14:29:21+00:00

<!-- SC_OFF --><div class="md"><p>With the stock images how long do the milk-v duo boards take to boot and reboot Linux?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href="https://www.reddit.com/user/marchingbandd"> /u/marchingbandd </a> <br /> <span><a href="https://www.reddit.com/r/RISCV/comments/1ew38z8/milkv_duo_boot_time/">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1ew38z8/milkv_duo_boot_time/">[comments]</a></span>

## [UART & I/Os] How does a RISC-V interact with the USER
 - [https://www.reddit.com/r/RISCV/comments/1ew07ot/uart_ios_how_does_a_riscv_interact_with_the_user](https://www.reddit.com/r/RISCV/comments/1ew07ot/uart_ios_how_does_a_riscv_interact_with_the_user)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T12:15:10+00:00

<!-- SC_OFF --><div class="md"><p>Sorry about the title typo : How does a RISC-V <strong><em>CORE</em></strong> interacts with the USER</p> <p>I was thinking about human/machine interactions.</p> <p>I don't exactly know where to ask this question but I figured it was relevant to ask it here.</p> <p>When designing a RISC-V Core, or any other Core, How does one handle I/Os with this human ? User inputs beyond a simple button for an MCU.</p> <p>I'm talking about stuff like UART or USB input.</p> <p>I know the OS plays a big role in that and that they are polling and interrupts involved but in reality, what is happening ?</p> <p>Is there a piece of silicon in the core implementing registers that link directly with UART ? Do we use external hardware / IPs ?</p> <p>Can we do UART (both input AND output without an OS)</p> <p>Are the protocol &quot;entry points&quot; even standardised ? by that I mean, how does an OS know every time where to look for UART (or USB, or anything else...) interac

## Even the Witcher 3 is running on RiSC-V
 - [https://www.reddit.com/r/RISCV/comments/1evzfiy/even_the_witcher_3_is_running_on_riscv](https://www.reddit.com/r/RISCV/comments/1evzfiy/even_the_witcher_3_is_running_on_riscv)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T11:33:15+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1evzfiy/even_the_witcher_3_is_running_on_riscv/"> <img alt="Even the Witcher 3 is running on RiSC-V" src="https://external-preview.redd.it/H9ai03Adl8lmO08ru1nsUYdCGZlES_cxfS_jEDKgPsg.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=1bf981e313b4b6a91a933cf3d68436d6aff74a26" title="Even the Witcher 3 is running on RiSC-V" /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/_ptitSeb_"> /u/_ptitSeb_ </a> <br /> <span><a href="https://youtu.be/5UMUEM0gd34">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1evzfiy/even_the_witcher_3_is_running_on_riscv/">[comments]</a></span> </td></tr></table>

## #BananaPi BPI-CanMV-K230D-Zero #AIoT #SBC design with #K230D RISC-V wifi...
 - [https://www.reddit.com/r/RISCV/comments/1evu25n/bananapi_bpicanmvk230dzero_aiot_sbc_design_with](https://www.reddit.com/r/RISCV/comments/1evu25n/bananapi_bpicanmvk230dzero_aiot_sbc_design_with)
 - RSS feed: https://www.reddit.com/r/RISCV/.rss
 - date published: 2024-08-19T05:30:12+00:00

<table> <tr><td> <a href="https://www.reddit.com/r/RISCV/comments/1evu25n/bananapi_bpicanmvk230dzero_aiot_sbc_design_with/"> <img alt="#BananaPi BPI-CanMV-K230D-Zero #AIoT #SBC design with #K230D RISC-V wifi..." src="https://external-preview.redd.it/qeRkE6Nj_UFasnPG3dN9Lt7m88Nt6SNU3FTnHEYN3QM.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=617957d3bf6a6ee6550c40501705a8871da3b967" title="#BananaPi BPI-CanMV-K230D-Zero #AIoT #SBC design with #K230D RISC-V wifi..." /> </a> </td><td> &#32; submitted by &#32; <a href="https://www.reddit.com/user/lionwang-bpi"> /u/lionwang-bpi </a> <br /> <span><a href="https://youtube.com/watch?v=Q39cmX6SrZU&amp;si=RiFeneLeIR9jgnad">[link]</a></span> &#32; <span><a href="https://www.reddit.com/r/RISCV/comments/1evu25n/bananapi_bpicanmvk230dzero_aiot_sbc_design_with/">[comments]</a></span> </td></tr></table>

