==49546== Cachegrind, a cache and branch-prediction profiler
==49546== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==49546== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==49546== Command: ./stitch .
==49546== 
--49546-- warning: L3 cache found, using its data for the LL simulation.
--49546-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--49546-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==49546== brk segment overflow in thread #1: can't grow to 0x4a37000
==49546== (see section Limitations in user manual)
==49546== NOTE: further instances of this message will not be shown
==49546== 
==49546== I   refs:      253,517,705,698
==49546== I1  misses:              1,709
==49546== LLi misses:              1,698
==49546== I1  miss rate:            0.00%
==49546== LLi miss rate:            0.00%
==49546== 
==49546== D   refs:       68,980,624,508  (45,322,620,960 rd   + 23,658,003,548 wr)
==49546== D1  misses:      4,062,756,181  ( 2,221,785,434 rd   +  1,840,970,747 wr)
==49546== LLd misses:          7,001,302  (     4,027,757 rd   +      2,973,545 wr)
==49546== D1  miss rate:             5.9% (           4.9%     +            7.8%  )
==49546== LLd miss rate:             0.0% (           0.0%     +            0.0%  )
==49546== 
==49546== LL refs:         4,062,757,890  ( 2,221,787,143 rd   +  1,840,970,747 wr)
==49546== LL misses:           7,003,000  (     4,029,455 rd   +      2,973,545 wr)
==49546== LL miss rate:              0.0% (           0.0%     +            0.0%  )
