// Seed: 4160642892
module module_0 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri id_7
    , id_23,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    input uwire id_11
    , id_24,
    input wor id_12,
    output wor id_13,
    input supply1 id_14,
    input uwire id_15,
    input uwire id_16,
    input wor id_17,
    output tri1 id_18,
    input tri id_19,
    output wand id_20,
    input supply1 id_21
);
  wire id_25;
  wire id_26;
  always @(posedge id_16);
  always @(posedge 1) id_7 = 1 <= 1;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output tri1 id_2,
    output supply1 id_3,
    input tri id_4,
    input tri0 id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    input tri0 id_9,
    input wire id_10,
    output tri0 id_11
);
  wire id_13;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_11,
      id_9,
      id_5,
      id_9,
      id_11,
      id_11,
      id_4,
      id_6,
      id_10,
      id_9,
      id_4,
      id_3,
      id_0,
      id_4,
      id_6,
      id_1,
      id_3,
      id_1,
      id_2,
      id_8
  );
endmodule
