TimeQuest Timing Analyzer report for DDS
Mon Mar 04 19:13:06 2013
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk_system'
 12. Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'clk_25'
 14. Slow Model Setup: 'dds_ram_wrclock'
 15. Slow Model Setup: 'bus_in_step_to_next_value'
 16. Slow Model Hold: 'clk_25'
 17. Slow Model Hold: 'clk_system'
 18. Slow Model Hold: 'dds_ram_wrclock'
 19. Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'
 20. Slow Model Hold: 'bus_in_step_to_next_value'
 21. Slow Model Recovery: 'clk_system'
 22. Slow Model Recovery: 'bus_in_step_to_next_value'
 23. Slow Model Removal: 'bus_in_step_to_next_value'
 24. Slow Model Removal: 'clk_system'
 25. Slow Model Minimum Pulse Width: 'dds_ram_wrclock'
 26. Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 27. Slow Model Minimum Pulse Width: 'clk_system'
 28. Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'clk_25'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Propagation Delay
 35. Minimum Propagation Delay
 36. Fast Model Setup Summary
 37. Fast Model Hold Summary
 38. Fast Model Recovery Summary
 39. Fast Model Removal Summary
 40. Fast Model Minimum Pulse Width Summary
 41. Fast Model Setup: 'dds_ram_wrclock'
 42. Fast Model Setup: 'clk_system'
 43. Fast Model Setup: 'clk_25'
 44. Fast Model Setup: 'bus_in_step_to_next_value'
 45. Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'
 46. Fast Model Hold: 'clk_25'
 47. Fast Model Hold: 'clk_system'
 48. Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'
 49. Fast Model Hold: 'bus_in_step_to_next_value'
 50. Fast Model Hold: 'dds_ram_wrclock'
 51. Fast Model Recovery: 'clk_system'
 52. Fast Model Recovery: 'bus_in_step_to_next_value'
 53. Fast Model Removal: 'bus_in_step_to_next_value'
 54. Fast Model Removal: 'clk_system'
 55. Fast Model Minimum Pulse Width: 'dds_ram_wrclock'
 56. Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'
 57. Fast Model Minimum Pulse Width: 'clk_system'
 58. Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'
 59. Fast Model Minimum Pulse Width: 'clk_25'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Progagation Delay
 72. Minimum Progagation Delay
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DDS                                                             ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C5T144C6                                                     ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; Clock Name                      ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                            ; Targets                             ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+
; bus_in_step_to_next_value       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { bus_in_step_to_next_value }       ;
; clk_25                          ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_25 }                          ;
; clk_system                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { clk_system }                      ;
; dds_ram_wrclock                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                   ; { dds_ram_wrclock }                 ;
; PLL|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk_25 ; PLL|altpll_component|pll|inclk[0] ; { PLL|altpll_component|pll|clk[0] } ;
+---------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                        ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                                          ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
; 74.09 MHz  ; 74.09 MHz       ; clk_25                          ;                                                               ;
; 195.08 MHz ; 195.08 MHz      ; PLL|altpll_component|pll|clk[0] ;                                                               ;
; 342.94 MHz ; 342.94 MHz      ; clk_system                      ;                                                               ;
; 343.05 MHz ; 210.08 MHz      ; dds_ram_wrclock                 ; limit due to low minimum pulse width violation (tcl)          ;
; 486.62 MHz ; 450.05 MHz      ; bus_in_step_to_next_value       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_system                      ; -3.339 ; -122.522      ;
; PLL|altpll_component|pll|clk[0] ; -2.544 ; -79.503       ;
; clk_25                          ; -2.034 ; -251.352      ;
; dds_ram_wrclock                 ; -1.915 ; -74.972       ;
; bus_in_step_to_next_value       ; -1.055 ; -6.183        ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -2.209 ; -2.209        ;
; clk_system                      ; -1.690 ; -1.690        ;
; dds_ram_wrclock                 ; 0.368  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.391  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.391  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------+
; Slow Model Recovery Summary                        ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clk_system                ; -2.217 ; -32.742       ;
; bus_in_step_to_next_value ; -0.629 ; -6.290        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Slow Model Removal Summary                        ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; bus_in_step_to_next_value ; 1.399 ; 0.000         ;
; clk_system                ; 2.777 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_system'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -3.339 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[3]    ; clk_25                    ; clk_system  ; 1.000        ; -0.586     ; 3.789      ;
; -3.314 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[5]    ; clk_25                    ; clk_system  ; 1.000        ; -0.584     ; 3.766      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[11] ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[10] ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[8]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[7]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[4]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[3]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[1]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[0]  ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[15]   ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[6]    ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.286 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[2]    ; clk_25                    ; clk_system  ; 1.000        ; -0.583     ; 3.739      ;
; -3.249 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[10]   ; clk_25                    ; clk_system  ; 1.000        ; -0.559     ; 3.726      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[1]    ; clk_25                    ; clk_system  ; 1.000        ; -0.553     ; 3.718      ;
; -3.235 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[13]   ; clk_25                    ; clk_system  ; 1.000        ; -0.553     ; 3.718      ;
; -3.191 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[12]   ; clk_25                    ; clk_system  ; 1.000        ; -0.556     ; 3.671      ;
; -3.186 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[0]    ; clk_25                    ; clk_system  ; 1.000        ; -0.559     ; 3.663      ;
; -3.186 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[11]   ; clk_25                    ; clk_system  ; 1.000        ; -0.559     ; 3.663      ;
; -3.186 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[8]    ; clk_25                    ; clk_system  ; 1.000        ; -0.559     ; 3.663      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[9]  ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[6]  ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[5]  ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[2]  ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[14]   ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[4]    ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[9]    ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.993 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[7]    ; clk_25                    ; clk_system  ; 1.000        ; -0.568     ; 3.461      ;
; -2.903 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; fifo_dds_rd_en        ; clk_25                    ; clk_system  ; 1.000        ; -0.560     ; 3.379      ;
; -2.891 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wrclock       ; clk_25                    ; clk_system  ; 1.000        ; -0.560     ; 3.367      ;
; -2.873 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wren          ; clk_25                    ; clk_system  ; 1.000        ; -0.560     ; 3.349      ;
; -2.833 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; fifo_dds_rd_clk       ; clk_25                    ; clk_system  ; 1.000        ; -0.560     ; 3.309      ;
; -2.362 ; dds_step_count[1]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.348     ; 2.050      ;
; -2.325 ; dds_step_count[0]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.348     ; 2.013      ;
; -2.309 ; dds_step_count[3]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.348     ; 1.997      ;
; -2.194 ; dds_step_count[2]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -1.348     ; 1.882      ;
; -1.916 ; count_serial[3]                                                                                                 ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.949      ;
; -1.911 ; count_serial[1]                                                                                                 ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; -0.003     ; 2.944      ;
; -1.714 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.018     ; 2.732      ;
; -1.689 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.709      ;
; -1.671 ; ram_process_count[1]                                                                                            ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.715      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.661 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.682      ;
; -1.624 ; ram_process_count[1]                                                                                            ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.668      ;
; -1.624 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.669      ;
; -1.614 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.018     ; 2.632      ;
; -1.610 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.661      ;
; -1.610 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.661      ;
; -1.589 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.609      ;
; -1.566 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 2.614      ;
; -1.561 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.606      ;
; -1.561 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.606      ;
; -1.561 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.606      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.561 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.582      ;
; -1.543 ; count_serial[1]                                                                                                 ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.579      ;
; -1.524 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.569      ;
; -1.516 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.018     ; 2.534      ;
; -1.510 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.561      ;
; -1.510 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.561      ;
; -1.503 ; count_serial[3]                                                                                                 ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 2.539      ;
; -1.491 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.016     ; 2.511      ;
; -1.484 ; ram_process_count[1]                                                                                            ; fifo_dds_rd_clk       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.528      ;
; -1.472 ; ram_process_count[1]                                                                                            ; dds_ram_wren          ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 2.516      ;
; -1.466 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.012      ; 2.514      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.463 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 2.484      ;
; -1.461 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.506      ;
; -1.461 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.506      ;
; -1.461 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.506      ;
; -1.426 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 2.471      ;
; -1.412 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.463      ;
; -1.412 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.015      ; 2.463      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.544 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.308     ; 5.272      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.497 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.320     ; 5.213      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.482 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 5.194      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.451 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.168      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.420 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.313     ; 5.143      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.310 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.319     ; 5.027      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.299 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.025      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.292 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.310     ; 5.018      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.268 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.324     ; 4.980      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.255 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.317     ; 4.974      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
; -2.252 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -2.322     ; 4.966      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -2.034 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.274      ;
; -1.909 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.138      ;
; -1.882 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.095      ;
; -1.881 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.111      ;
; -1.865 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.100      ;
; -1.862 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.091      ;
; -1.856 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.082      ;
; -1.853 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.066      ;
; -1.853 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.066      ;
; -1.851 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.081      ;
; -1.847 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.082      ;
; -1.846 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.072      ;
; -1.845 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.075      ;
; -1.844 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.074      ;
; -1.844 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.057      ;
; -1.843 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.083      ;
; -1.841 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.076      ;
; -1.839 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.079      ;
; -1.836 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.049      ;
; -1.835 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.075      ;
; -1.834 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.069      ;
; -1.833 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.059      ;
; -1.831 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.044      ;
; -1.831 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.044      ;
; -1.829 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.055      ;
; -1.827 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 2.052      ;
; -1.827 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.056      ;
; -1.827 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.040      ;
; -1.826 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.056      ;
; -1.825 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.055      ;
; -1.825 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.065      ;
; -1.825 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.051      ;
; -1.824 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.037      ;
; -1.823 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.053      ;
; -1.823 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.063      ;
; -1.822 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.052      ;
; -1.822 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.057      ;
; -1.822 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.048      ;
; -1.822 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.051      ;
; -1.821 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.056      ;
; -1.819 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.054      ;
; -1.818 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.053      ;
; -1.818 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.752     ; 2.031      ;
; -1.817 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.057      ;
; -1.817 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.043      ;
; -1.815 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.041      ;
; -1.814 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.054      ;
; -1.814 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.043      ;
; -1.813 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.039      ;
; -1.812 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.041      ;
; -1.810 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.039      ;
; -1.809 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.039      ;
; -1.807 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.047      ;
; -1.807 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.036      ;
; -1.805 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.034      ;
; -1.804 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.747     ; 2.022      ;
; -1.802 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.739     ; 2.028      ;
; -1.800 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 2.030      ;
; -1.800 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 2.040      ;
; -1.798 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.033      ;
; -1.793 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.022      ;
; -1.793 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 2.022      ;
; -1.789 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.730     ; 2.024      ;
; -1.774 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.751     ; 1.988      ;
; -1.757 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.751     ; 1.971      ;
; -1.732 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.761     ; 1.936      ;
; -1.719 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.756     ; 1.928      ;
; -1.711 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.756     ; 1.920      ;
; -1.708 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 1.937      ;
; -1.704 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.756     ; 1.913      ;
; -1.698 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.920      ;
; -1.696 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.741     ; 1.920      ;
; -1.694 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.747     ; 1.912      ;
; -1.694 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.761     ; 1.898      ;
; -1.693 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.915      ;
; -1.684 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.747     ; 1.902      ;
; -1.677 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.899      ;
; -1.677 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.747     ; 1.895      ;
; -1.671 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 1.896      ;
; -1.667 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 1.897      ;
; -1.662 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 1.887      ;
; -1.661 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.741     ; 1.885      ;
; -1.661 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.741     ; 1.885      ;
; -1.657 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.741     ; 1.881      ;
; -1.648 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 1.877      ;
; -1.641 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 1.866      ;
; -1.638 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 1.868      ;
; -1.632 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.756     ; 1.841      ;
; -1.629 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 1.859      ;
; -1.628 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.850      ;
; -1.626 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.725     ; 1.866      ;
; -1.624 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.736     ; 1.853      ;
; -1.623 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.845      ;
; -1.620 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 1.845      ;
; -1.620 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.740     ; 1.845      ;
; -1.613 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.743     ; 1.835      ;
; -1.604 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.756     ; 1.813      ;
; -1.593 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 1.823      ;
; -1.583 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.735     ; 1.813      ;
; -1.581 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.751     ; 1.795      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -1.915 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.037     ; 2.843      ;
; -0.668 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.086      ; 2.219      ;
; -0.623 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.101      ; 2.189      ;
; -0.497 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.085      ; 2.047      ;
; -0.493 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.098      ; 2.056      ;
; -0.491 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.102      ; 2.058      ;
; -0.483 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.098      ; 2.046      ;
; -0.481 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.085      ; 2.031      ;
; -0.474 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.086      ; 2.025      ;
; -0.472 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.093      ; 2.030      ;
; -0.472 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.086      ; 2.023      ;
; -0.468 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.098      ; 2.031      ;
; -0.462 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.089      ; 2.016      ;
; -0.460 ; dds_ram_data_in[11]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.076      ; 2.001      ;
; -0.459 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.085      ; 2.009      ;
; -0.459 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.073      ; 1.997      ;
; -0.458 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 2.039      ;
; -0.456 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.086      ; 2.007      ;
; -0.456 ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.122      ; 2.043      ;
; -0.452 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.094      ; 2.011      ;
; -0.449 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.102      ; 2.016      ;
; -0.449 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.113      ; 2.027      ;
; -0.448 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.122      ; 2.035      ;
; -0.447 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 2.024      ;
; -0.444 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.107      ; 2.016      ;
; -0.441 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.127      ; 2.033      ;
; -0.439 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.113      ; 2.017      ;
; -0.439 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.100      ; 2.004      ;
; -0.437 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 2.018      ;
; -0.432 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.104      ; 2.001      ;
; -0.430 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.088      ; 1.983      ;
; -0.430 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.077      ; 1.972      ;
; -0.429 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 2.010      ;
; -0.427 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.122      ; 2.014      ;
; -0.424 ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 2.005      ;
; -0.422 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.113      ; 2.000      ;
; -0.421 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.094      ; 1.980      ;
; -0.420 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.107      ; 1.992      ;
; -0.419 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.090      ; 1.974      ;
; -0.408 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.107      ; 1.980      ;
; -0.401 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.078      ; 1.944      ;
; -0.397 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.974      ;
; -0.396 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.096      ; 1.957      ;
; -0.394 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.122      ; 1.981      ;
; -0.393 ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 1.974      ;
; -0.386 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.090      ; 1.941      ;
; -0.384 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.099      ; 1.948      ;
; -0.384 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.104      ; 1.953      ;
; -0.369 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.068      ; 1.902      ;
; -0.360 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.906      ;
; -0.351 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.101      ; 1.917      ;
; -0.348 ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.082      ; 1.895      ;
; -0.343 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.920      ;
; -0.343 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.096      ; 1.904      ;
; -0.340 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.109      ; 1.914      ;
; -0.339 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.101      ; 1.905      ;
; -0.334 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.097      ; 1.896      ;
; -0.330 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 1.911      ;
; -0.327 ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.904      ;
; -0.326 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.101      ; 1.892      ;
; -0.323 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.091      ; 1.879      ;
; -0.319 ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.101      ; 1.885      ;
; -0.313 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.090      ; 1.868      ;
; -0.308 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.091      ; 1.864      ;
; -0.300 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.094      ; 1.859      ;
; -0.298 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.105      ; 1.868      ;
; -0.293 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.081      ; 1.839      ;
; -0.292 ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.094      ; 1.851      ;
; -0.292 ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.117      ; 1.874      ;
; -0.271 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.085      ; 1.821      ;
; -0.269 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.117      ; 1.851      ;
; -0.267 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.112      ; 1.844      ;
; -0.263 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.113      ; 1.841      ;
; -0.262 ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.100      ; 1.827      ;
; -0.261 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.102      ; 1.828      ;
; -0.260 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.116      ; 1.841      ;
; -0.257 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.102      ; 1.824      ;
; -0.257 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.127      ; 1.849      ;
; -0.252 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.096      ; 1.813      ;
; -0.251 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.098      ; 1.814      ;
; -0.250 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.102      ; 1.817      ;
; -0.247 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.076      ; 1.788      ;
; -0.242 ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.117      ; 1.824      ;
; -0.239 ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.117      ; 1.821      ;
; -0.239 ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 1.086      ; 1.790      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'bus_in_step_to_next_value'                                                                                                   ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; -1.055 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.091      ;
; -1.016 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.052      ;
; -0.984 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.020      ;
; -0.983 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 2.019      ;
; -0.948 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.984      ;
; -0.945 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.981      ;
; -0.913 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.949      ;
; -0.912 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.948      ;
; -0.912 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.948      ;
; -0.877 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.913      ;
; -0.874 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.910      ;
; -0.842 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.878      ;
; -0.841 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.877      ;
; -0.841 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.877      ;
; -0.806 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.842      ;
; -0.803 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.839      ;
; -0.770 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.806      ;
; -0.770 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.806      ;
; -0.735 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.771      ;
; -0.728 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.764      ;
; -0.699 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.735      ;
; -0.683 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.719      ;
; -0.657 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.693      ;
; -0.644 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.680      ;
; -0.612 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.648      ;
; -0.611 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.647      ;
; -0.601 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.637      ;
; -0.586 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.622      ;
; -0.576 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.612      ;
; -0.573 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.609      ;
; -0.541 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.577      ;
; -0.540 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.576      ;
; -0.530 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.566      ;
; -0.515 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.551      ;
; -0.505 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.541      ;
; -0.502 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.538      ;
; -0.497 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.533      ;
; -0.470 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.506      ;
; -0.469 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.505      ;
; -0.459 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.459 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.495      ;
; -0.434 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.470      ;
; -0.431 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.467      ;
; -0.426 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.462      ;
; -0.258 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.294      ;
; -0.228 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.264      ;
; -0.083 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.119      ;
; -0.083 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.119      ;
; -0.073 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.073 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.109      ;
; -0.051 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.087      ;
; -0.048 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.084      ;
; -0.043 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.079      ;
; -0.040 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 1.076      ;
; 0.379  ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_25'                                                                                                          ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+
; -2.209 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; 0.000        ; 2.350      ; 0.657      ;
; -1.709 ; clk_system               ; clk_system               ; clk_system   ; clk_25      ; -0.500       ; 2.350      ; 0.657      ;
; 0.391  ; count[0]                 ; count[0]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[2]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count[4]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[2] ; \process_5:main_count[2] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sub_count                ; sub_count                ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[0]         ; int_bit_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[1]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; int_bit_count[2]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; \process_5:main_count[3] ; \process_5:main_count[3] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sdio_pin~reg0            ; sdio_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioreset_pin~reg0         ; ioreset_pin~reg0         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ioup_pin~reg0            ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.657      ;
; 0.522  ; main_frequency_var[23]   ; data_to_write[23]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.788      ;
; 0.523  ; main_frequency_var[3]    ; data_to_write[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.789      ;
; 0.525  ; main_frequency_var[15]   ; data_to_write[15]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.791      ;
; 0.526  ; main_frequency_var[10]   ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.792      ;
; 0.528  ; main_frequency_var[14]   ; data_to_write[14]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.794      ;
; 0.529  ; main_frequency_var[17]   ; data_to_write[17]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.795      ;
; 0.529  ; main_frequency_var[8]    ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.795      ;
; 0.530  ; main_frequency_var[6]    ; data_to_write[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.796      ;
; 0.531  ; main_frequency_var[1]    ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; main_frequency_var[21]   ; data_to_write[21]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.533  ; main_frequency_var[12]   ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.799      ;
; 0.543  ; main_frequency_var[2]    ; data_to_write[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.809      ;
; 0.559  ; int_bit_count[0]         ; int_bit_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.825      ;
; 0.568  ; count[0]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.834      ;
; 0.666  ; main_frequency_var[4]    ; data_to_write[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.932      ;
; 0.666  ; main_frequency_var[5]    ; data_to_write[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.932      ;
; 0.709  ; main_frequency_var[13]   ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 0.975      ;
; 0.719  ; main_frequency_var[0]    ; data_to_write[0]         ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 0.984      ;
; 0.824  ; sub_count                ; sclk_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.090      ;
; 0.830  ; main_frequency_var[20]   ; data_to_write[20]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.096      ;
; 0.834  ; int_bit_count[0]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.100      ;
; 0.841  ; main_frequency_var[7]    ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.106      ;
; 0.842  ; main_frequency_var[26]   ; data_to_write[26]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.108      ;
; 0.846  ; count[0]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; main_frequency_var[27]   ; data_to_write[27]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.114      ;
; 0.849  ; \process_5:main_count[4] ; ioup_pin~reg0            ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.115      ;
; 0.869  ; main_frequency_var[30]   ; data_to_write[30]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.135      ;
; 0.879  ; count[1]                 ; count[2]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.145      ;
; 0.950  ; main_frequency_var[22]   ; data_to_write[22]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.216      ;
; 0.976  ; main_frequency_var[25]   ; data_to_write[25]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.242      ;
; 0.978  ; count[0]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.244      ;
; 0.981  ; main_frequency_var[24]   ; data_to_write[24]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.247      ;
; 0.988  ; \process_5:main_count[1] ; \process_5:main_count[4] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.254      ;
; 0.989  ; \process_5:main_count[1] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.255      ;
; 1.001  ; \process_5:main_count[3] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.272      ;
; 1.002  ; \process_5:main_count[3] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.273      ;
; 1.005  ; \process_5:main_count[3] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.276      ;
; 1.018  ; main_frequency_var[28]   ; data_to_write[28]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.284      ;
; 1.030  ; main_frequency_var[11]   ; data_to_write[11]        ; clk_25       ; clk_25      ; 0.000        ; -0.001     ; 1.295      ;
; 1.030  ; int_bit_count[1]         ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.296      ;
; 1.070  ; sub_count                ; \process_5:main_count[0] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.336      ;
; 1.110  ; count[4]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.376      ;
; 1.111  ; count[1]                 ; count[1]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.377      ;
; 1.117  ; data_bit_count[5]        ; data_bit_count[5]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.383      ;
; 1.131  ; count[2]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.397      ;
; 1.197  ; \process_5:main_count[1] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.464      ;
; 1.205  ; main_frequency_var[29]   ; data_to_write[29]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.471      ;
; 1.213  ; \process_5:main_count[2] ; \process_5:main_count[4] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; \process_5:main_count[2] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.480      ;
; 1.223  ; \process_5:main_count[3] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.494      ;
; 1.225  ; \process_5:main_count[3] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.496      ;
; 1.226  ; \process_5:main_count[3] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.497      ;
; 1.231  ; command_count[1]         ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.477      ;
; 1.231  ; command_count[1]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.477      ;
; 1.233  ; command_count[1]         ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.479      ;
; 1.234  ; command_count[1]         ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.480      ;
; 1.238  ; command_count[1]         ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.484      ;
; 1.239  ; command_count[1]         ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.485      ;
; 1.244  ; count[3]                 ; count[3]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.510      ;
; 1.245  ; command_count[6]         ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.511      ;
; 1.254  ; count[2]                 ; count[4]                 ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.520      ;
; 1.260  ; count[2]                 ; clk_system               ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.526      ;
; 1.284  ; \process_5:main_count[4] ; \process_5:main_count[4] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.550      ;
; 1.285  ; \process_5:main_count[4] ; \process_5:main_count[1] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.551      ;
; 1.286  ; \process_5:main_count[0] ; int_bit_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.001      ; 1.553      ;
; 1.294  ; \process_5:main_count[0] ; command_count[5]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.565      ;
; 1.294  ; \process_5:main_count[0] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.565      ;
; 1.296  ; \process_5:main_count[0] ; command_count[3]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.567      ;
; 1.296  ; \process_5:main_count[0] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.567      ;
; 1.297  ; \process_5:main_count[0] ; command_count[0]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.568      ;
; 1.298  ; \process_5:main_count[0] ; command_count[6]         ; clk_25       ; clk_25      ; 0.000        ; 0.005      ; 1.569      ;
; 1.311  ; data_bit_count[0]        ; data_bit_count[0]        ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.577      ;
; 1.326  ; command_count[2]         ; data_to_write[7]         ; clk_25       ; clk_25      ; 0.000        ; -0.025     ; 1.567      ;
; 1.339  ; \process_5:main_count[0] ; \process_5:main_count[0] ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.605      ;
; 1.345  ; command_count[2]         ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.000      ; 1.611      ;
; 1.347  ; command_count[2]         ; data_to_write[1]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.593      ;
; 1.347  ; command_count[2]         ; data_to_write[13]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.593      ;
; 1.347  ; command_count[2]         ; data_to_write[9]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.593      ;
; 1.348  ; command_count[2]         ; data_to_write[10]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.594      ;
; 1.348  ; command_count[2]         ; data_to_write[12]        ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.594      ;
; 1.351  ; command_count[2]         ; data_to_write[8]         ; clk_25       ; clk_25      ; 0.000        ; -0.020     ; 1.597      ;
; 1.355  ; \process_5:main_count[2] ; command_count[2]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.624      ;
; 1.356  ; \process_5:main_count[0] ; dds_reset_pin~reg0       ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.625      ;
; 1.356  ; \process_5:main_count[2] ; command_count[4]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.625      ;
; 1.357  ; \process_5:main_count[2] ; command_count[1]         ; clk_25       ; clk_25      ; 0.000        ; 0.003      ; 1.626      ;
+--------+--------------------------+--------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.690 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.831      ; 0.657      ;
; -1.190 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.831      ; 0.657      ;
; 0.391  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.531  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.797      ;
; 0.553  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.819      ;
; 0.703  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.969      ;
; 0.730  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 0.999      ;
; 0.736  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.005      ;
; 0.736  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.005      ;
; 0.747  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.010      ;
; 0.755  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.021      ;
; 0.756  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.022      ;
; 0.757  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.023      ;
; 0.802  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.068      ;
; 0.806  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.072      ;
; 0.838  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.105      ;
; 0.871  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.137      ;
; 0.872  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.141      ;
; 1.008  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.262      ;
; 1.011  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.274      ;
; 1.023  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.289      ;
; 1.034  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.288      ;
; 1.047  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.313      ;
; 1.051  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.317      ;
; 1.055  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.324      ;
; 1.055  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.003      ; 1.324      ;
; 1.061  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.327      ;
; 1.086  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.352      ;
; 1.104  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.370      ;
; 1.112  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.366      ;
; 1.122  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.388      ;
; 1.153  ; ram_process_count[2]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.419      ;
; 1.155  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.421      ;
; 1.174  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.440      ;
; 1.185  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.451      ;
; 1.189  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.443      ;
; 1.189  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.455      ;
; 1.224  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.224  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.491      ;
; 1.227  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.493      ;
; 1.246  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.512      ;
; 1.256  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.522      ;
; 1.260  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.526      ;
; 1.262  ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.528      ;
; 1.277  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.543      ;
; 1.289  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.295  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.561      ;
; 1.297  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.563      ;
; 1.310  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.576      ;
; 1.327  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.593      ;
; 1.329  ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.595      ;
; 1.331  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.597      ;
; 1.331  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.597      ;
; 1.348  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.614      ;
; 1.366  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.366  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.632      ;
; 1.384  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.650      ;
; 1.393  ; write_ram_address[8]  ; dds_ram_wraddress[8]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 1.647      ;
; 1.402  ; write_ram_address[7]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.668      ;
; 1.402  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.668      ;
; 1.419  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.685      ;
; 1.437  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.703      ;
; 1.437  ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.703      ;
; 1.454  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.720      ;
; 1.455  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.721      ;
; 1.457  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.723      ;
; 1.466  ; ram_process_count[2]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.003     ; 1.729      ;
; 1.473  ; write_ram_address[5]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 1.739      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.368 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.071      ; 1.173      ;
; 0.398 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.079      ; 1.211      ;
; 0.405 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.075      ; 1.214      ;
; 0.406 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.080      ; 1.220      ;
; 0.419 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.074      ; 1.227      ;
; 0.434 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.083      ; 1.251      ;
; 0.462 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 1.287      ;
; 0.467 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 1.292      ;
; 0.473 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 1.298      ;
; 0.480 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.090      ; 1.304      ;
; 0.548 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 1.373      ;
; 0.600 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.085      ; 1.419      ;
; 0.636 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.451      ;
; 0.651 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.486      ;
; 0.657 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.492      ;
; 0.660 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.495      ;
; 0.668 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.503      ;
; 0.675 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.061      ; 1.470      ;
; 0.683 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.097      ; 1.514      ;
; 0.688 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.093      ; 1.515      ;
; 0.696 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.090      ; 1.520      ;
; 0.697 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.077      ; 1.508      ;
; 0.717 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.552      ;
; 0.722 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.573      ;
; 0.724 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.570      ;
; 0.727 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.588      ;
; 0.730 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.581      ;
; 0.733 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.578      ;
; 0.734 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.595      ;
; 0.735 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.596      ;
; 0.736 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.581      ;
; 0.738 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.581      ;
; 0.738 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.584      ;
; 0.739 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.569      ;
; 0.740 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.570      ;
; 0.742 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.593      ;
; 0.743 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.582      ;
; 0.743 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.582      ;
; 0.744 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.583      ;
; 0.746 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.591      ;
; 0.747 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.590      ;
; 0.749 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.600      ;
; 0.750 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.595      ;
; 0.751 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.597      ;
; 0.751 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.102      ; 1.587      ;
; 0.753 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.583      ;
; 0.754 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.593      ;
; 0.755 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.585      ;
; 0.756 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.595      ;
; 0.758 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.619      ;
; 0.758 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.603      ;
; 0.759 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.569      ;
; 0.761 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.604      ;
; 0.761 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.607      ;
; 0.763 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.624      ;
; 0.763 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.102      ; 1.599      ;
; 0.763 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.593      ;
; 0.763 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.593      ;
; 0.765 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.610      ;
; 0.768 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.629      ;
; 0.768 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.618      ;
; 0.768 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.583      ;
; 0.769 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.614      ;
; 0.772 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.623      ;
; 0.773 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.619      ;
; 0.774 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.094      ; 1.602      ;
; 0.774 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.584      ;
; 0.775 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.618      ;
; 0.777 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.097      ; 1.608      ;
; 0.777 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.091      ; 1.602      ;
; 0.780 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.097      ; 1.611      ;
; 0.782 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.612      ;
; 0.783 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.633      ;
; 0.787 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.076      ; 1.597      ;
; 0.788 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.631      ;
; 0.789 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.640      ;
; 0.789 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.081      ; 1.604      ;
; 0.793 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.643      ;
; 0.801 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.640      ;
; 0.802 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.094      ; 1.630      ;
; 0.805 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.097      ; 1.636      ;
; 0.807 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.653      ;
; 0.817 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.678      ;
; 0.818 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.093      ; 1.645      ;
; 0.820 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.650      ;
; 0.822 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.109      ; 1.665      ;
; 0.822 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.672      ;
; 0.829 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.675      ;
; 0.835 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.105      ; 1.674      ;
; 0.839 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.087      ; 1.660      ;
; 0.843 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.096      ; 1.673      ;
; 0.844 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.112      ; 1.690      ;
; 0.846 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.116      ; 1.696      ;
; 0.856 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.111      ; 1.701      ;
; 0.861 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.127      ; 1.722      ;
; 0.864 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.117      ; 1.715      ;
; 0.872 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.707      ;
; 0.890 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.725      ;
; 0.893 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.101      ; 1.728      ;
; 0.897 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 1.084      ; 1.715      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.391 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.534 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.800      ;
; 0.586 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.852      ;
; 0.594 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.860      ;
; 0.595 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.861      ;
; 0.654 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.920      ;
; 0.706 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.974      ;
; 0.709 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.975      ;
; 0.807 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.073      ;
; 0.831 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.100      ;
; 0.836 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.837 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.103      ;
; 0.840 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.107      ;
; 0.842 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.109      ;
; 0.847 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.114      ;
; 0.854 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.866 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.132      ;
; 0.867 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.133      ;
; 0.880 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.146      ;
; 0.881 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
; 0.881 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.147      ;
; 0.888 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.154      ;
; 0.933 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.201      ;
; 0.977 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.245      ;
; 0.981 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.249      ;
; 0.996 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.262      ;
; 1.005 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.271      ;
; 1.022 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.289      ;
; 1.041 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.324      ;
; 1.062 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.331      ;
; 1.072 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.341      ;
; 1.080 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.348      ;
; 1.139 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.422      ;
; 1.141 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.424      ;
; 1.144 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.427      ;
; 1.195 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.444      ;
; 1.198 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.447      ;
; 1.199 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.484      ;
; 1.203 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.472      ;
; 1.203 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.470      ;
; 1.212 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.495      ;
; 1.216 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.485      ;
; 1.249 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 1.518      ;
; 1.255 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 1.523      ;
; 1.342 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.627      ;
; 1.363 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.629      ;
; 1.366 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.618      ;
; 1.367 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.619      ;
; 1.367 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.619      ;
; 1.388 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.654      ;
; 1.484 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.750      ;
; 1.485 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.736      ;
; 1.495 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.780      ;
; 1.496 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.019      ; 1.781      ;
; 1.524 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.790      ;
; 1.524 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.790      ;
; 1.625 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.891      ;
; 1.625 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.891      ;
; 1.634 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.885      ;
; 1.640 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.892      ;
; 1.640 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.892      ;
; 1.660 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 1.911      ;
; 1.932 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.200      ;
; 1.932 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.200      ;
; 2.033 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.301      ;
; 2.033 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 2.301      ;
; 2.033 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.282      ;
; 2.033 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.282      ;
; 2.134 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.383      ;
; 2.134 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.383      ;
; 2.250 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.502      ;
; 2.250 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.502      ;
; 2.250 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.502      ;
; 2.250 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.502      ;
; 2.250 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 2.502      ;
; 2.255 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 2.506      ;
; 2.255 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 2.506      ;
; 2.255 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.015     ; 2.506      ;
; 2.307 ; main_count[2]          ; main_phase_var[1]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[13] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.307 ; main_count[2]          ; aux_amplitude_var[0]   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.556      ;
; 2.314 ; main_count[2]          ; main_amplitude_var[11] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
; 2.314 ; main_count[2]          ; main_amplitude_var[10] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
; 2.314 ; main_count[2]          ; main_amplitude_var[9]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
; 2.314 ; main_count[2]          ; main_phase_var[5]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
; 2.314 ; main_count[2]          ; main_phase_var[4]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
; 2.314 ; main_count[2]          ; main_phase_var[6]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 2.563      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.391 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.810 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.079      ;
; 0.818 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.084      ;
; 0.821 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.087      ;
; 0.843 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.843 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.109      ;
; 0.853 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.119      ;
; 0.853 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.119      ;
; 0.998 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.264      ;
; 1.028 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.294      ;
; 1.196 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.462      ;
; 1.201 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.467      ;
; 1.204 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.470      ;
; 1.229 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.229 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.495      ;
; 1.239 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.505      ;
; 1.240 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.506      ;
; 1.267 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.533      ;
; 1.272 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.538      ;
; 1.275 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.541      ;
; 1.285 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.551      ;
; 1.300 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.566      ;
; 1.310 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.576      ;
; 1.311 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.577      ;
; 1.343 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.609      ;
; 1.346 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.612      ;
; 1.356 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.622      ;
; 1.371 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.637      ;
; 1.381 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.647      ;
; 1.382 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.648      ;
; 1.414 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.680      ;
; 1.427 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.693      ;
; 1.453 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.719      ;
; 1.469 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.735      ;
; 1.498 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.764      ;
; 1.505 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.771      ;
; 1.540 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.806      ;
; 1.540 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.806      ;
; 1.573 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.839      ;
; 1.576 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.842      ;
; 1.611 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.877      ;
; 1.611 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.877      ;
; 1.612 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.878      ;
; 1.644 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.910      ;
; 1.647 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.913      ;
; 1.682 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.948      ;
; 1.682 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.948      ;
; 1.683 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.949      ;
; 1.715 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.981      ;
; 1.718 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 1.984      ;
; 1.753 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.019      ;
; 1.754 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.020      ;
; 1.786 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.052      ;
; 1.825 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 2.091      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clk_system'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -2.217 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[0]  ; clk_25       ; clk_system  ; 1.000        ; -0.568     ; 2.685      ;
; -2.217 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[1]  ; clk_25       ; clk_system  ; 1.000        ; -0.568     ; 2.685      ;
; -2.217 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[2]  ; clk_25       ; clk_system  ; 1.000        ; -0.568     ; 2.685      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[3]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[0]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[1]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[2]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[3]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[4]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[5]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[6]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[7]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[8]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[9]  ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[10] ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
; -2.007 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[11] ; clk_25       ; clk_system  ; 1.000        ; -0.571     ; 2.472      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
; -0.629 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.769      ; 2.434      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
; 1.399 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.769      ; 2.434      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clk_system'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[3]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[0]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[1]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[2]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[3]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[4]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[5]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[6]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[7]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[8]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[9]  ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[10] ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.777 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[11] ; clk_25       ; clk_system  ; 0.000        ; -0.571     ; 2.472      ;
; 2.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[0]  ; clk_25       ; clk_system  ; 0.000        ; -0.568     ; 2.685      ;
; 2.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[1]  ; clk_25       ; clk_system  ; 0.000        ; -0.568     ; 2.685      ;
; 2.987 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[2]  ; clk_25       ; clk_system  ; 0.000        ; -0.568     ; 2.685      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; 7.780 ; 7.780 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; 8.363 ; 8.363 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 8.363 ; 8.363 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 8.057 ; 8.057 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.219 ; 7.219 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 5.034 ; 5.034 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 4.506 ; 4.506 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 4.802 ; 4.802 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 4.867 ; 4.867 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 4.870 ; 4.870 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 4.766 ; 4.766 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 4.807 ; 4.807 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 4.620 ; 4.620 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 4.565 ; 4.565 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 4.359 ; 4.359 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 4.621 ; 4.621 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 4.028 ; 4.028 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 4.597 ; 4.597 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 5.034 ; 5.034 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 4.302 ; 4.302 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 4.621 ; 4.621 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 4.863 ; 4.863 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; 7.797 ; 7.797 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; 7.689 ; 7.689 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; 7.500 ; 7.500 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 7.973 ; 7.973 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 7.973 ; 7.973 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 7.839 ; 7.839 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 6.661 ; 6.661 ; Rise       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; -4.492 ; -4.492 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; -5.953 ; -5.953 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -7.057 ; -7.057 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -5.953 ; -5.953 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -6.384 ; -6.384 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -3.798 ; -3.798 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -4.276 ; -4.276 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -4.572 ; -4.572 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -4.637 ; -4.637 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -4.640 ; -4.640 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -4.536 ; -4.536 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -4.577 ; -4.577 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -4.390 ; -4.390 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -4.335 ; -4.335 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -4.129 ; -4.129 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -4.391 ; -4.391 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -3.798 ; -3.798 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -4.367 ; -4.367 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -4.804 ; -4.804 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -4.072 ; -4.072 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -4.391 ; -4.391 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -4.633 ; -4.633 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; -4.968 ; -4.968 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; -6.649 ; -6.649 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; -6.460 ; -6.460 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -5.826 ; -5.826 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -7.138 ; -7.138 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -7.004 ; -7.004 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -5.826 ; -5.826 ; Rise       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.456 ; 4.456 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.117 ; 5.117 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.117 ; 5.117 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.776 ; 4.776 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.858 ; 4.858 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.816 ; 4.816 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.581 ; 4.581 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.605 ; 4.605 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.360 ; 4.360 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.380 ; 4.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 3.854 ; 3.854 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.542 ; 4.542 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.307 ; 4.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.768 ; 4.768 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.329 ; 4.329 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.579 ; 4.579 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.044 ; 7.044 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.848 ; 6.848 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.893 ; 7.893 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.249 ; 7.249 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.752 ; 6.752 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.244 ; 6.244 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.180 ; 6.180 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.205 ; 6.205 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.842 ; 5.842 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.456 ; 4.456 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 3.854 ; 3.854 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.117 ; 5.117 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.776 ; 4.776 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.858 ; 4.858 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.816 ; 4.816 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.581 ; 4.581 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.605 ; 4.605 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.360 ; 4.360 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.380 ; 4.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 3.854 ; 3.854 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.542 ; 4.542 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.307 ; 4.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.768 ; 4.768 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.329 ; 4.329 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.579 ; 4.579 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.044 ; 7.044 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.848 ; 6.848 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.893 ; 7.893 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.249 ; 7.249 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.752 ; 6.752 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.244 ; 6.244 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.180 ; 6.180 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.205 ; 6.205 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.842 ; 5.842 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Propagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.107 ; 12.107 ; 12.107 ; 12.107 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.792 ; 11.792 ; 11.792 ; 11.792 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.849 ; 11.849 ; 11.849 ; 11.849 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.143 ; 12.143 ; 12.143 ; 12.143 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.801 ; 11.801 ; 11.801 ; 11.801 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.543 ; 11.543 ; 11.543 ; 11.543 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.964 ; 10.964 ; 10.964 ; 10.964 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.649 ; 10.649 ; 10.649 ; 10.649 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.706 ; 10.706 ; 10.706 ; 10.706 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.000 ; 11.000 ; 11.000 ; 11.000 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.717 ; 11.717 ; 11.717 ; 11.717 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.402 ; 11.402 ; 11.402 ; 11.402 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.459 ; 11.459 ; 11.459 ; 11.459 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.268 ; 11.268 ; 11.268 ; 11.268 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.090 ; 10.090 ; 10.090 ; 10.090 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.147 ; 10.147 ; 10.147 ; 10.147 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.441 ; 10.441 ; 10.441 ; 10.441 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+-------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.107 ; 12.107 ; 12.107 ; 12.107 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.792 ; 11.792 ; 11.792 ; 11.792 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.849 ; 11.849 ; 11.849 ; 11.849 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.143 ; 12.143 ; 12.143 ; 12.143 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.801 ; 11.801 ; 11.801 ; 11.801 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.543 ; 11.543 ; 11.543 ; 11.543 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.964 ; 10.964 ; 10.964 ; 10.964 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.649 ; 10.649 ; 10.649 ; 10.649 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.706 ; 10.706 ; 10.706 ; 10.706 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.000 ; 11.000 ; 11.000 ; 11.000 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.717 ; 11.717 ; 11.717 ; 11.717 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.402 ; 11.402 ; 11.402 ; 11.402 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.459 ; 11.459 ; 11.459 ; 11.459 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.268 ; 11.268 ; 11.268 ; 11.268 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.090 ; 10.090 ; 10.090 ; 10.090 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.147 ; 10.147 ; 10.147 ; 10.147 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.441 ; 10.441 ; 10.441 ; 10.441 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Fast Model Setup Summary                                 ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.457 ; -23.379       ;
; clk_system                      ; -1.189 ; -35.146       ;
; clk_25                          ; -0.278 ; -17.204       ;
; bus_in_step_to_next_value       ; 0.057  ; 0.000         ;
; PLL|altpll_component|pll|clk[0] ; 0.953  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast Model Hold Summary                                  ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk_25                          ; -1.346 ; -1.346        ;
; clk_system                      ; -1.046 ; -1.046        ;
; PLL|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; bus_in_step_to_next_value       ; 0.215  ; 0.000         ;
; dds_ram_wrclock                 ; 0.411  ; 0.000         ;
+---------------------------------+--------+---------------+


+----------------------------------------------------+
; Fast Model Recovery Summary                        ;
+---------------------------+--------+---------------+
; Clock                     ; Slack  ; End Point TNS ;
+---------------------------+--------+---------------+
; clk_system                ; -0.702 ; -9.971        ;
; bus_in_step_to_next_value ; -0.004 ; -0.040        ;
+---------------------------+--------+---------------+


+---------------------------------------------------+
; Fast Model Removal Summary                        ;
+---------------------------+-------+---------------+
; Clock                     ; Slack ; End Point TNS ;
+---------------------------+-------+---------------+
; bus_in_step_to_next_value ; 0.884 ; 0.000         ;
; clk_system                ; 1.485 ; 0.000         ;
+---------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; dds_ram_wrclock                 ; -1.880 ; -902.400      ;
; bus_in_step_to_next_value       ; -1.222 ; -11.222       ;
; clk_system                      ; -0.500 ; -56.000       ;
; PLL|altpll_component|pll|clk[0] ; 4.000  ; 0.000         ;
; clk_25                          ; 17.620 ; 0.000         ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'dds_ram_wrclock'                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                               ; To Node                                                                                                                                   ; Launch Clock    ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_memory_reg0   ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_memory_reg0    ; dds_ram_wrclock ; dds_ram_wrclock ; 1.000        ; -0.018     ; 2.438      ;
; -0.060 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 1.081      ;
; -0.007 ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.536      ; 1.042      ;
; 0.033  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.510      ; 0.976      ;
; 0.034  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.995      ;
; 0.036  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.984      ;
; 0.038  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.999      ;
; 0.039  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.981      ;
; 0.040  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.981      ;
; 0.041  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.992      ;
; 0.041  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.527      ; 0.985      ;
; 0.045  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.988      ;
; 0.048  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.981      ;
; 0.049  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.984      ;
; 0.053  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.967      ;
; 0.054  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.967      ;
; 0.056  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.965      ;
; 0.060  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.991      ;
; 0.060  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.973      ;
; 0.062  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.542      ; 0.979      ;
; 0.064  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.973      ;
; 0.064  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.526      ; 0.961      ;
; 0.065  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.972      ;
; 0.065  ; dds_ram_data_in[11]                                                                                                                     ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.527      ; 0.961      ;
; 0.065  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 0.962      ;
; 0.069  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.513      ; 0.943      ;
; 0.072  ; dds_ram_wraddress[10]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.983      ;
; 0.073  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 0.972      ;
; 0.073  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 0.974      ;
; 0.075  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.954      ;
; 0.076  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.526      ; 0.949      ;
; 0.077  ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.535      ; 0.957      ;
; 0.078  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.977      ;
; 0.078  ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 0.969      ;
; 0.079  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.542      ; 0.962      ;
; 0.080  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.560      ; 0.979      ;
; 0.084  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.514      ; 0.929      ;
; 0.085  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.964      ;
; 0.087  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.930      ;
; 0.089  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.948      ;
; 0.089  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 0.958      ;
; 0.089  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.506      ; 0.916      ;
; 0.090  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.542      ; 0.951      ;
; 0.090  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.959      ;
; 0.091  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.964      ;
; 0.095  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.942      ;
; 0.098  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.532      ; 0.933      ;
; 0.100  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.933      ;
; 0.100  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.546      ; 0.945      ;
; 0.100  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.937      ;
; 0.100  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.948      ;
; 0.101  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.544      ; 0.942      ;
; 0.101  ; dds_ram_wraddress[4]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg4   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.948      ;
; 0.102  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.949      ;
; 0.105  ; dds_ram_wren                                                                                                                            ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_we_reg         ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.520      ; 0.914      ;
; 0.105  ; dds_ram_wraddress[7]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg7   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.943      ;
; 0.106  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.556      ; 0.949      ;
; 0.106  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.931      ;
; 0.107  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.535      ; 0.927      ;
; 0.110  ; dds_ram_wraddress[9]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.927      ;
; 0.113  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.916      ;
; 0.115  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 0.912      ;
; 0.117  ; dds_ram_wraddress[1]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg1   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.550      ; 0.932      ;
; 0.117  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg3   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 0.910      ;
; 0.121  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg5   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.518      ; 0.896      ;
; 0.122  ; dds_ram_wraddress[5]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg5  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.530      ; 0.907      ;
; 0.125  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.528      ; 0.902      ;
; 0.132  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.542      ; 0.909      ;
; 0.132  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.521      ; 0.888      ;
; 0.137  ; dds_ram_wraddress[3]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg3  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.914      ;
; 0.139  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.898      ;
; 0.139  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.898      ;
; 0.141  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.549      ; 0.907      ;
; 0.144  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.907      ;
; 0.144  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.907      ;
; 0.145  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg2  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.534      ; 0.888      ;
; 0.147  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg6   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.514      ; 0.866      ;
; 0.149  ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.560      ; 0.910      ;
; 0.149  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.532      ; 0.882      ;
; 0.150  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_address_reg0  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.548      ; 0.897      ;
; 0.151  ; dds_ram_wraddress[0]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_address_reg0   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.535      ; 0.883      ;
; 0.153  ; dds_ram_wraddress[6]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg6  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.538      ; 0.884      ;
; 0.156  ; dds_ram_wraddress[8]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.895      ;
; 0.158  ; dds_ram_wraddress[2]                                                                                                                    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg2   ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.522      ; 0.863      ;
; 0.160  ; dds_ram_wraddress[11]                                                                                                                   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ; clk_system      ; dds_ram_wrclock ; 0.500        ; 0.552      ; 0.891      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_system'                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+
; -1.189 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[3]    ; clk_25                    ; clk_system  ; 1.000        ; -0.373     ; 1.848      ;
; -1.174 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[5]    ; clk_25                    ; clk_system  ; 1.000        ; -0.371     ; 1.835      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[11] ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[10] ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[8]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[7]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[4]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[3]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[1]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[0]  ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[15]   ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[6]    ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.153 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[2]    ; clk_25                    ; clk_system  ; 1.000        ; -0.370     ; 1.815      ;
; -1.126 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[10]   ; clk_25                    ; clk_system  ; 1.000        ; -0.348     ; 1.810      ;
; -1.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[1]    ; clk_25                    ; clk_system  ; 1.000        ; -0.340     ; 1.810      ;
; -1.118 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[13]   ; clk_25                    ; clk_system  ; 1.000        ; -0.340     ; 1.810      ;
; -1.096 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[12]   ; clk_25                    ; clk_system  ; 1.000        ; -0.346     ; 1.782      ;
; -1.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[0]    ; clk_25                    ; clk_system  ; 1.000        ; -0.347     ; 1.775      ;
; -1.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[11]   ; clk_25                    ; clk_system  ; 1.000        ; -0.347     ; 1.775      ;
; -1.090 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[8]    ; clk_25                    ; clk_system  ; 1.000        ; -0.347     ; 1.775      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[9]  ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[6]  ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[5]  ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wraddress[2]  ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[14]   ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[4]    ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[9]    ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -1.012 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_data_in[7]    ; clk_25                    ; clk_system  ; 1.000        ; -0.356     ; 1.688      ;
; -0.893 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wrclock       ; clk_25                    ; clk_system  ; 1.000        ; -0.348     ; 1.577      ;
; -0.886 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_ram_wren          ; clk_25                    ; clk_system  ; 1.000        ; -0.348     ; 1.570      ;
; -0.886 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; fifo_dds_rd_en        ; clk_25                    ; clk_system  ; 1.000        ; -0.348     ; 1.570      ;
; -0.850 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; fifo_dds_rd_clk       ; clk_25                    ; clk_system  ; 1.000        ; -0.348     ; 1.534      ;
; -0.469 ; dds_step_count[1]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.584     ; 0.917      ;
; -0.456 ; dds_step_count[0]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.584     ; 0.904      ;
; -0.449 ; dds_step_count[3]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.584     ; 0.897      ;
; -0.406 ; dds_step_count[2]                                                                                               ; LED_SDI[0]~reg0       ; bus_in_step_to_next_value ; clk_system  ; 1.000        ; -0.584     ; 0.854      ;
; -0.336 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.017     ; 1.351      ;
; -0.321 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.338      ;
; -0.308 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.017     ; 1.323      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.300 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.318      ;
; -0.293 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.310      ;
; -0.292 ; count_serial[1]                                                                                                 ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.325      ;
; -0.282 ; count_serial[3]                                                                                                 ; LED_SDI[0]~reg0       ; clk_system                ; clk_system  ; 1.000        ; 0.001      ; 1.315      ;
; -0.273 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 1.313      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.272 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.290      ;
; -0.266 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[3]    ; clk_system                ; clk_system  ; 1.000        ; -0.017     ; 1.281      ;
; -0.265 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.313      ;
; -0.265 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.313      ;
; -0.251 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[5]    ; clk_system                ; clk_system  ; 1.000        ; -0.015     ; 1.268      ;
; -0.245 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 1.285      ;
; -0.243 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.285      ;
; -0.237 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.278      ;
; -0.237 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.278      ;
; -0.237 ; ram_process_count[1]                                                                                            ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.278      ;
; -0.237 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.285      ;
; -0.237 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.285      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[11] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[10] ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[8]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[7]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[4]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[3]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[1]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_wraddress[0]  ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[15]   ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[6]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.230 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[2]    ; clk_system                ; clk_system  ; 1.000        ; -0.014     ; 1.248      ;
; -0.222 ; ram_process_count[1]                                                                                            ; dds_ram_wrclock       ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 1.262      ;
; -0.215 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.257      ;
; -0.211 ; ram_process_count[1]                                                                                            ; fifo_dds_rd_en        ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 1.251      ;
; -0.209 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.250      ;
; -0.209 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.250      ;
; -0.209 ; ram_process_count[0]                                                                                            ; dds_ram_data_in[8]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.250      ;
; -0.203 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[10]   ; clk_system                ; clk_system  ; 1.000        ; 0.008      ; 1.243      ;
; -0.195 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[1]    ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.243      ;
; -0.195 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[13]   ; clk_system                ; clk_system  ; 1.000        ; 0.016      ; 1.243      ;
; -0.183 ; count_serial[1]                                                                                                 ; count_serial[1]       ; clk_system                ; clk_system  ; 1.000        ; 0.000      ; 1.215      ;
; -0.173 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[12]   ; clk_system                ; clk_system  ; 1.000        ; 0.010      ; 1.215      ;
; -0.167 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[0]    ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.208      ;
; -0.167 ; ram_process_count[2]                                                                                            ; dds_ram_data_in[11]   ; clk_system                ; clk_system  ; 1.000        ; 0.009      ; 1.208      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+---------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_25'                                                                                                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                                                                                                  ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.278 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.092      ;
; -0.246 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 1.049      ;
; -0.238 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 1.044      ;
; -0.228 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 1.017      ;
; -0.226 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 1.032      ;
; -0.212 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 1.001      ;
; -0.211 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 1.021      ;
; -0.211 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 1.013      ;
; -0.211 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 1.000      ;
; -0.209 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 1.013      ;
; -0.208 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 1.014      ;
; -0.204 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 1.010      ;
; -0.204 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 1.006      ;
; -0.204 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.993      ;
; -0.199 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 1.005      ;
; -0.198 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 1.008      ;
; -0.198 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.012      ;
; -0.198 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 1.000      ;
; -0.197 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.011      ;
; -0.197 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.011      ;
; -0.197 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.986      ;
; -0.197 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.986      ;
; -0.194 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.996      ;
; -0.194 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.983      ;
; -0.193 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.999      ;
; -0.193 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 1.003      ;
; -0.193 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 1.003      ;
; -0.192 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.994      ;
; -0.191 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.997      ;
; -0.191 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.980      ;
; -0.190 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.992      ;
; -0.189 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.995      ;
; -0.189 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.003      ;
; -0.188 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.977      ;
; -0.187 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.993      ;
; -0.187 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.997      ;
; -0.187 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.001      ;
; -0.187 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.210     ; 0.976      ;
; -0.186 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.996      ;
; -0.186 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 1.000      ;
; -0.185 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.987      ;
; -0.185 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.987      ;
; -0.185 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.989      ;
; -0.184 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.994      ;
; -0.184 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.986      ;
; -0.182 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.986      ;
; -0.180 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.990      ;
; -0.179 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 0.993      ;
; -0.179 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 0.993      ;
; -0.179 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg9  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.983      ;
; -0.178 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~porta_address_reg6 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.980      ;
; -0.178 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.982      ;
; -0.178 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.217     ; 0.960      ;
; -0.177 ; dds_step_count[3] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg3  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.983      ;
; -0.176 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.982      ;
; -0.175 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 0.989      ;
; -0.175 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.979      ;
; -0.175 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.979      ;
; -0.173 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.977      ;
; -0.172 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.982      ;
; -0.172 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.203     ; 0.968      ;
; -0.167 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.971      ;
; -0.167 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.213     ; 0.953      ;
; -0.166 ; dds_step_count[6] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg6  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.209     ; 0.956      ;
; -0.166 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.195     ; 0.970      ;
; -0.166 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.213     ; 0.952      ;
; -0.161 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.189     ; 0.971      ;
; -0.161 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.967      ;
; -0.160 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.958      ;
; -0.157 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.213     ; 0.943      ;
; -0.156 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.209     ; 0.946      ;
; -0.155 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.957      ;
; -0.149 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.203     ; 0.945      ;
; -0.147 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg7  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.217     ; 0.929      ;
; -0.143 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg1 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.941      ;
; -0.136 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.203     ; 0.932      ;
; -0.135 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.203     ; 0.931      ;
; -0.132 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.930      ;
; -0.128 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg5 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.934      ;
; -0.122 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 0.925      ;
; -0.120 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.922      ;
; -0.116 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.918      ;
; -0.116 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.197     ; 0.918      ;
; -0.114 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg2  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 0.917      ;
; -0.113 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.213     ; 0.899      ;
; -0.106 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.904      ;
; -0.106 ; dds_step_count[4] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg4  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 0.909      ;
; -0.105 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.911      ;
; -0.103 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.909      ;
; -0.102 ; dds_step_count[2] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg2 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.908      ;
; -0.100 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 0.903      ;
; -0.100 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.196     ; 0.903      ;
; -0.096 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.894      ;
; -0.095 ; dds_step_count[8] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~porta_address_reg8  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.213     ; 0.881      ;
; -0.094 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~porta_address_reg0  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.185     ; 0.908      ;
; -0.092 ; dds_step_count[7] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg7 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.898      ;
; -0.091 ; dds_step_count[0] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~porta_address_reg0 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.201     ; 0.889      ;
; -0.090 ; dds_step_count[5] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg5  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.209     ; 0.880      ;
; -0.084 ; dds_step_count[1] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~porta_address_reg1  ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.209     ; 0.874      ;
; -0.083 ; dds_step_count[9] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~porta_address_reg9 ; bus_in_step_to_next_value ; clk_25      ; 1.000        ; -0.193     ; 0.889      ;
+--------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'bus_in_step_to_next_value'                                                                                                  ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.057 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.975      ;
; 0.072 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.960      ;
; 0.092 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.940      ;
; 0.095 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.937      ;
; 0.106 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.926      ;
; 0.107 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.925      ;
; 0.127 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.905      ;
; 0.127 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.905      ;
; 0.130 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.902      ;
; 0.141 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.891      ;
; 0.142 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.890      ;
; 0.162 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.870      ;
; 0.162 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.870      ;
; 0.165 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.867      ;
; 0.176 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.856      ;
; 0.177 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.855      ;
; 0.197 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.835      ;
; 0.200 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.832      ;
; 0.211 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.821      ;
; 0.219 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.813      ;
; 0.232 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.800      ;
; 0.254 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.778      ;
; 0.256 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.776      ;
; 0.271 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.761      ;
; 0.289 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.743      ;
; 0.291 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.741      ;
; 0.294 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.738      ;
; 0.298 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.734      ;
; 0.305 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.727      ;
; 0.306 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.726      ;
; 0.324 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.708      ;
; 0.326 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.706      ;
; 0.333 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.699      ;
; 0.340 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.692      ;
; 0.341 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.691      ;
; 0.344 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.688      ;
; 0.361 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.671      ;
; 0.361 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.671      ;
; 0.368 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.368 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.664      ;
; 0.375 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.657      ;
; 0.376 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.656      ;
; 0.379 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.653      ;
; 0.422 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.610      ;
; 0.432 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.600      ;
; 0.501 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.531      ;
; 0.501 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.531      ;
; 0.508 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.524      ;
; 0.511 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.521      ;
; 0.513 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.519      ;
; 0.517 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.515      ;
; 0.665 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'PLL|altpll_component|pll|clk[0]'                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.953 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.615     ; 2.464      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.954 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.601     ; 2.477      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.966 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.452      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.985 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.431      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 0.997 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.608     ; 2.427      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.033 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[9]  ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.614     ; 2.385      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[0]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[15]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[12]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[13]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[11]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[10]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[8]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[9]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.045 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ; main_phase_var[7]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.369      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.057 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.616     ; 2.359      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[12] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[14]     ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_phase_var[2]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[2]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[0]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; main_amplitude_var[1]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ; aux_amplitude_var[0]   ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.618     ; 2.356      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[11] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[10] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[9]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[5]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[4]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[6]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[3]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[4]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[5]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[7]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[6]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.058 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[3]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.602     ; 2.372      ;
; 1.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_phase_var[1]      ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.604     ; 2.369      ;
; 1.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[8]  ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.604     ; 2.369      ;
; 1.059 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ; main_amplitude_var[13] ; clk_25       ; PLL|altpll_component|pll|clk[0] ; 5.000        ; -1.604     ; 2.369      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------+--------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_25'                                                                                                                                                                                                                                      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                                                                                                                                 ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.346 ; clk_system               ; clk_system                                                                                                                              ; clk_system                ; clk_25      ; 0.000        ; 1.420      ; 0.367      ;
; -0.846 ; clk_system               ; clk_system                                                                                                                              ; clk_system                ; clk_25      ; -0.500       ; 1.420      ; 0.367      ;
; 0.215  ; count[0]                 ; count[0]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[2]                 ; count[2]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count[4]                 ; count[4]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[2] ; \process_5:main_count[2]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sub_count                ; sub_count                                                                                                                               ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[0]         ; int_bit_count[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[1]         ; int_bit_count[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; int_bit_count[2]         ; int_bit_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; \process_5:main_count[3] ; \process_5:main_count[3]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sdio_pin~reg0            ; sdio_pin~reg0                                                                                                                           ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioreset_pin~reg0         ; ioreset_pin~reg0                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_reset_pin~reg0       ; dds_reset_pin~reg0                                                                                                                      ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ioup_pin~reg0            ; ioup_pin~reg0                                                                                                                           ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.367      ;
; 0.239  ; main_frequency_var[23]   ; data_to_write[23]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.391      ;
; 0.241  ; main_frequency_var[3]    ; data_to_write[3]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.393      ;
; 0.242  ; main_frequency_var[15]   ; data_to_write[15]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.394      ;
; 0.244  ; main_frequency_var[14]   ; data_to_write[14]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.396      ;
; 0.245  ; main_frequency_var[17]   ; data_to_write[17]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; main_frequency_var[10]   ; data_to_write[10]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; main_frequency_var[8]    ; data_to_write[8]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.245  ; main_frequency_var[6]    ; data_to_write[6]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.397      ;
; 0.246  ; main_frequency_var[1]    ; data_to_write[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.398      ;
; 0.248  ; main_frequency_var[21]   ; data_to_write[21]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.400      ;
; 0.248  ; main_frequency_var[12]   ; data_to_write[12]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.400      ;
; 0.253  ; main_frequency_var[2]    ; data_to_write[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.405      ;
; 0.263  ; int_bit_count[0]         ; int_bit_count[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.415      ;
; 0.265  ; count[0]                 ; count[4]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.417      ;
; 0.300  ; main_frequency_var[5]    ; data_to_write[5]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.452      ;
; 0.301  ; main_frequency_var[4]    ; data_to_write[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.453      ;
; 0.325  ; main_frequency_var[13]   ; data_to_write[13]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.477      ;
; 0.329  ; main_frequency_var[0]    ; data_to_write[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.481      ;
; 0.369  ; main_frequency_var[20]   ; data_to_write[20]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.521      ;
; 0.375  ; sub_count                ; sclk_pin~reg0                                                                                                                           ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; main_frequency_var[26]   ; data_to_write[26]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; \process_5:main_count[4] ; ioup_pin~reg0                                                                                                                           ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.530      ;
; 0.383  ; int_bit_count[0]         ; int_bit_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.535      ;
; 0.392  ; count[0]                 ; count[2]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.544      ;
; 0.400  ; count[1]                 ; count[2]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.552      ;
; 0.401  ; main_frequency_var[7]    ; data_to_write[7]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.001     ; 0.552      ;
; 0.404  ; main_frequency_var[27]   ; data_to_write[27]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.557      ;
; 0.414  ; main_frequency_var[30]   ; data_to_write[30]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.567      ;
; 0.440  ; main_frequency_var[24]   ; data_to_write[24]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.593      ;
; 0.441  ; \process_5:main_count[1] ; \process_5:main_count[4]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.593      ;
; 0.443  ; count[0]                 ; count[1]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.595      ;
; 0.443  ; \process_5:main_count[1] ; \process_5:main_count[1]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.595      ;
; 0.444  ; main_frequency_var[22]   ; data_to_write[22]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.596      ;
; 0.447  ; main_frequency_var[25]   ; data_to_write[25]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.600      ;
; 0.458  ; int_bit_count[1]         ; int_bit_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.610      ;
; 0.459  ; main_frequency_var[28]   ; data_to_write[28]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.612      ;
; 0.459  ; main_frequency_var[11]   ; data_to_write[11]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.611      ;
; 0.463  ; \process_5:main_count[3] ; command_count[5]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.618      ;
; 0.464  ; \process_5:main_count[3] ; command_count[3]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.619      ;
; 0.465  ; \process_5:main_count[3] ; command_count[6]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.620      ;
; 0.490  ; sub_count                ; \process_5:main_count[0]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.642      ;
; 0.492  ; count[4]                 ; clk_system                                                                                                                              ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.644      ;
; 0.495  ; count[1]                 ; count[1]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.647      ;
; 0.496  ; data_bit_count[5]        ; data_bit_count[5]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.648      ;
; 0.536  ; count[2]                 ; count[3]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; \process_5:main_count[1] ; dds_reset_pin~reg0                                                                                                                      ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.691      ;
; 0.539  ; main_frequency_var[29]   ; data_to_write[29]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.692      ;
; 0.558  ; \process_5:main_count[2] ; \process_5:main_count[4]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.710      ;
; 0.560  ; count[2]                 ; count[4]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; \process_5:main_count[2] ; \process_5:main_count[1]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.712      ;
; 0.565  ; count[2]                 ; clk_system                                                                                                                              ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.717      ;
; 0.571  ; \process_5:main_count[4] ; \process_5:main_count[4]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; command_count[6]         ; command_count[6]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.724      ;
; 0.573  ; \process_5:main_count[4] ; \process_5:main_count[1]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.725      ;
; 0.574  ; dds_step_count[8]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg8 ; bus_in_step_to_next_value ; clk_25      ; 0.000        ; -0.217     ; 0.495      ;
; 0.576  ; command_count[1]         ; data_to_write[12]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.708      ;
; 0.577  ; command_count[1]         ; data_to_write[10]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.709      ;
; 0.579  ; count[3]                 ; count[3]                                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; \process_5:main_count[3] ; command_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.734      ;
; 0.580  ; \process_5:main_count[0] ; int_bit_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.001     ; 0.731      ;
; 0.581  ; \process_5:main_count[3] ; command_count[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.736      ;
; 0.582  ; dds_step_count[4]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg4 ; bus_in_step_to_next_value ; clk_25      ; 0.000        ; -0.217     ; 0.503      ;
; 0.582  ; \process_5:main_count[3] ; command_count[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.737      ;
; 0.582  ; command_count[1]         ; data_to_write[9]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.714      ;
; 0.583  ; dds_step_count[3]        ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~porta_address_reg3 ; bus_in_step_to_next_value ; clk_25      ; 0.000        ; -0.217     ; 0.504      ;
; 0.583  ; command_count[1]         ; data_to_write[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.715      ;
; 0.584  ; data_bit_count[0]        ; data_bit_count[0]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.736      ;
; 0.586  ; command_count[1]         ; data_to_write[8]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.718      ;
; 0.586  ; command_count[1]         ; data_to_write[13]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; -0.020     ; 0.718      ;
; 0.597  ; data_bit_count[2]        ; data_bit_count[2]                                                                                                                       ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.749      ;
; 0.604  ; \process_5:main_count[0] ; \process_5:main_count[0]                                                                                                                ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.756      ;
; 0.605  ; count[3]                 ; clk_system                                                                                                                              ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.757      ;
; 0.609  ; command_count[2]         ; command_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.761      ;
; 0.613  ; main_frequency_var[9]    ; data_to_write[9]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.765      ;
; 0.617  ; \process_5:main_count[0] ; dds_reset_pin~reg0                                                                                                                      ; clk_25                    ; clk_25      ; 0.000        ; 0.002      ; 0.771      ;
; 0.617  ; \process_5:main_count[0] ; command_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.772      ;
; 0.618  ; \process_5:main_count[2] ; command_count[2]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.002      ; 0.772      ;
; 0.618  ; \process_5:main_count[0] ; command_count[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.773      ;
; 0.619  ; \process_5:main_count[0] ; command_count[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.774      ;
; 0.620  ; \process_5:main_count[2] ; command_count[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.002      ; 0.774      ;
; 0.620  ; \process_5:main_count[2] ; command_count[0]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.002      ; 0.774      ;
; 0.621  ; \process_5:main_count[2] ; command_count[1]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.002      ; 0.775      ;
; 0.622  ; command_count[4]         ; command_count[4]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.000      ; 0.774      ;
; 0.624  ; \process_5:main_count[0] ; command_count[5]                                                                                                                        ; clk_25                    ; clk_25      ; 0.000        ; 0.003      ; 0.779      ;
; 0.624  ; \process_5:main_count[4] ; dds_reset_pin~reg0                                                                                                                      ; clk_25                    ; clk_25      ; 0.000        ; 0.001      ; 0.777      ;
+--------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_system'                                                                                                   ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+
; -1.046 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; 0.000        ; 1.120      ; 0.367      ;
; -0.546 ; dds_ram_wrclock       ; dds_ram_wrclock       ; dds_ram_wrclock ; clk_system  ; -0.500       ; 1.120      ; 0.367      ;
; 0.215  ; ram_process_count[3]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[0]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ram_process_count[2]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; dds_ram_wren          ; dds_ram_wren          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[0]       ; count_serial[0]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[2]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[4]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[1]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; count_serial[3]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_SDI[0]~reg0       ; LED_SDI[0]~reg0       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; LED_LE~reg0           ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; fifo_dds_rd_en        ; fifo_dds_rd_en        ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.367      ;
; 0.243  ; write_ram_address[11] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.395      ;
; 0.258  ; ram_process_count[1]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.410      ;
; 0.331  ; count_serial[3]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.483      ;
; 0.337  ; write_ram_address[2]  ; dds_ram_wraddress[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.491      ;
; 0.339  ; write_ram_address[9]  ; dds_ram_wraddress[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.493      ;
; 0.339  ; write_ram_address[5]  ; dds_ram_wraddress[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.493      ;
; 0.344  ; ram_process_count[0]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.494      ;
; 0.350  ; count_serial[0]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.502      ;
; 0.351  ; count_serial[0]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.503      ;
; 0.352  ; count_serial[0]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.504      ;
; 0.358  ; write_ram_address[0]  ; write_ram_address[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; write_ram_address[3]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.510      ;
; 0.361  ; write_ram_address[5]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[7]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[9]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; write_ram_address[10] ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.513      ;
; 0.371  ; write_ram_address[4]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; write_ram_address[6]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; write_ram_address[1]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[2]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; write_ram_address[8]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.524      ;
; 0.390  ; ram_process_count[0]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.542      ;
; 0.423  ; write_ram_address[6]  ; dds_ram_wraddress[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.577      ;
; 0.473  ; ram_process_count[1]  ; ram_process_count[3]  ; clk_system      ; clk_system  ; 0.000        ; -0.002     ; 0.623      ;
; 0.474  ; ram_process_count[3]  ; ram_process_count[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.628      ;
; 0.476  ; write_ram_address[10] ; dds_ram_wraddress[10] ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 0.616      ;
; 0.476  ; count_serial[0]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.628      ;
; 0.477  ; count_serial[1]       ; count_serial[2]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.629      ;
; 0.477  ; count_serial[2]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.629      ;
; 0.478  ; write_ram_address[1]  ; dds_ram_wraddress[1]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 0.618      ;
; 0.480  ; ram_process_count[3]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.002      ; 0.634      ;
; 0.481  ; count_serial[1]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.633      ;
; 0.482  ; count_serial[1]       ; count_serial[3]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.634      ;
; 0.496  ; write_ram_address[0]  ; write_ram_address[1]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.648      ;
; 0.499  ; write_ram_address[10] ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; write_ram_address[9]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; write_ram_address[5]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; write_ram_address[7]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; count_serial[3]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.651      ;
; 0.505  ; count_serial[4]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.657      ;
; 0.511  ; write_ram_address[4]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.511  ; write_ram_address[6]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; write_ram_address[2]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[8]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; write_ram_address[1]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.664      ;
; 0.516  ; ram_process_count[2]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; count_serial[0]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.669      ;
; 0.531  ; write_ram_address[0]  ; write_ram_address[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.683      ;
; 0.534  ; write_ram_address[4]  ; dds_ram_wraddress[4]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 0.674      ;
; 0.534  ; write_ram_address[9]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; write_ram_address[5]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; write_ram_address[7]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.686      ;
; 0.536  ; count_serial[2]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.688      ;
; 0.541  ; count_serial[2]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.693      ;
; 0.546  ; LED_CLK~reg0          ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[4]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.546  ; write_ram_address[6]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; write_ram_address[8]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.547  ; write_ram_address[1]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.699      ;
; 0.548  ; ram_process_count[0]  ; ram_process_count[2]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.700      ;
; 0.551  ; write_ram_address[3]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.703      ;
; 0.562  ; ram_process_count[1]  ; ram_process_count[0]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.714      ;
; 0.566  ; write_ram_address[0]  ; write_ram_address[3]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.718      ;
; 0.569  ; write_ram_address[5]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.721      ;
; 0.569  ; write_ram_address[7]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.721      ;
; 0.575  ; fifo_dds_rd_clk       ; fifo_dds_rd_clk       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.727      ;
; 0.576  ; write_ram_address[0]  ; dds_ram_wraddress[0]  ; clk_system      ; clk_system  ; 0.000        ; -0.012     ; 0.716      ;
; 0.581  ; write_ram_address[4]  ; write_ram_address[7]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.581  ; write_ram_address[6]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.733      ;
; 0.582  ; write_ram_address[8]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.734      ;
; 0.585  ; count_serial[4]       ; LED_LE~reg0           ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; write_ram_address[3]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.738      ;
; 0.604  ; write_ram_address[5]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.756      ;
; 0.604  ; write_ram_address[7]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.756      ;
; 0.606  ; write_ram_address[2]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.758      ;
; 0.611  ; count_serial[3]       ; count_serial[1]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.763      ;
; 0.614  ; count_serial[0]       ; count_serial[4]       ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.766      ;
; 0.616  ; write_ram_address[4]  ; write_ram_address[8]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.616  ; write_ram_address[6]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.768      ;
; 0.621  ; write_ram_address[3]  ; write_ram_address[6]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.773      ;
; 0.639  ; write_ram_address[5]  ; write_ram_address[10] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.791      ;
; 0.641  ; write_ram_address[2]  ; write_ram_address[5]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; write_ram_address[1]  ; write_ram_address[4]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.793      ;
; 0.651  ; write_ram_address[4]  ; write_ram_address[9]  ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.803      ;
; 0.651  ; write_ram_address[6]  ; write_ram_address[11] ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.803      ;
; 0.655  ; count_serial[1]       ; LED_CLK~reg0          ; clk_system      ; clk_system  ; 0.000        ; 0.000      ; 0.807      ;
+--------+-----------------------+-----------------------+-----------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'PLL|altpll_component|pll|clk[0]'                                                                                                                   ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.215 ; main_count[0]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[1]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; main_count[2]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; txen_pin~reg0          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dac_wr_pin~reg0        ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; aux_amplitude_var[0]   ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.398      ;
; 0.274 ; main_count[1]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.426      ;
; 0.281 ; main_count[1]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.433      ;
; 0.282 ; main_count[1]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.434      ;
; 0.292 ; main_phase_var[11]     ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.324 ; main_amplitude_var[3]  ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.477      ;
; 0.326 ; main_amplitude_var[9]  ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.002     ; 0.476      ;
; 0.364 ; aux_amplitude_var[0]   ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; main_amplitude_var[12] ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.374 ; main_phase_var[9]      ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.527      ;
; 0.376 ; main_phase_var[13]     ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.529      ;
; 0.377 ; main_count[0]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.379 ; main_count[0]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; main_count[0]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; main_phase_var[10]     ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.535      ;
; 0.384 ; main_count[0]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.536      ;
; 0.392 ; main_count[1]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.544      ;
; 0.397 ; main_count[2]          ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.549      ;
; 0.399 ; main_count[1]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.551      ;
; 0.399 ; main_count[2]          ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.551      ;
; 0.400 ; main_count[1]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.552      ;
; 0.402 ; main_count[2]          ; dac_wr_pin~reg0        ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.554      ;
; 0.405 ; main_count[2]          ; txen_pin~reg0          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.557      ;
; 0.421 ; main_phase_var[14]     ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.576      ;
; 0.442 ; main_amplitude_var[7]  ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.595      ;
; 0.442 ; main_amplitude_var[6]  ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.595      ;
; 0.448 ; main_phase_var[15]     ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.600      ;
; 0.453 ; main_phase_var[12]     ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.606      ;
; 0.475 ; main_amplitude_var[0]  ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.631      ;
; 0.479 ; main_amplitude_var[11] ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.646      ;
; 0.481 ; main_amplitude_var[4]  ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.635      ;
; 0.492 ; main_count[1]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.648      ;
; 0.509 ; aux_amplitude_var[0]   ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.678      ;
; 0.510 ; aux_amplitude_var[0]   ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.679      ;
; 0.510 ; aux_amplitude_var[0]   ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 0.679      ;
; 0.512 ; main_count[1]          ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.534 ; main_amplitude_var[8]  ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 0.707      ;
; 0.539 ; main_amplitude_var[5]  ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.002      ; 0.693      ;
; 0.542 ; main_phase_var[8]      ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.695      ;
; 0.545 ; main_amplitude_var[10] ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 0.712      ;
; 0.546 ; main_amplitude_var[2]  ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.702      ;
; 0.554 ; main_count[1]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 0.689      ;
; 0.555 ; main_count[1]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 0.690      ;
; 0.557 ; main_amplitude_var[1]  ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.713      ;
; 0.572 ; main_count[1]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 0.728      ;
; 0.586 ; main_amplitude_var[13] ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 0.759      ;
; 0.609 ; parallel_data[14]~reg0 ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.761      ;
; 0.610 ; main_count[2]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.762      ;
; 0.645 ; main_count[1]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.784      ;
; 0.646 ; main_count[1]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.785      ;
; 0.647 ; main_count[1]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.786      ;
; 0.663 ; aux_amplitude_var[0]   ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 0.836      ;
; 0.664 ; aux_amplitude_var[0]   ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 0.837      ;
; 0.674 ; main_count[0]          ; parallel_data[14]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.690 ; main_count[1]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 0.828      ;
; 0.758 ; main_count[2]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.758 ; main_count[2]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.910      ;
; 0.763 ; main_count[1]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.902      ;
; 0.767 ; main_count[1]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 0.905      ;
; 0.768 ; main_count[1]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 0.906      ;
; 0.768 ; main_count[1]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 0.907      ;
; 0.822 ; main_count[0]          ; parallel_data[10]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.822 ; main_count[0]          ; parallel_data[11]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.974      ;
; 0.937 ; main_count[2]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.093      ;
; 0.937 ; main_count[2]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.093      ;
; 0.999 ; main_count[2]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.134      ;
; 0.999 ; main_count[2]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.134      ;
; 1.001 ; main_count[0]          ; parallel_data[8]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.157      ;
; 1.001 ; main_count[0]          ; parallel_data[13]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.004      ; 1.157      ;
; 1.063 ; main_count[0]          ; parallel_data[9]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.198      ;
; 1.063 ; main_count[0]          ; parallel_data[12]~reg0 ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.198      ;
; 1.091 ; main_count[2]          ; parallel_data[0]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.230      ;
; 1.091 ; main_count[2]          ; parallel_data[1]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.230      ;
; 1.091 ; main_count[2]          ; parallel_data[2]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.230      ;
; 1.091 ; main_count[2]          ; parallel_data[4]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.230      ;
; 1.091 ; main_count[2]          ; parallel_data[5]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.013     ; 1.230      ;
; 1.096 ; main_count[2]          ; parallel_data[3]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.234      ;
; 1.096 ; main_count[2]          ; parallel_data[6]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.234      ;
; 1.096 ; main_count[2]          ; parallel_data[7]~reg0  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.234      ;
; 1.113 ; main_amplitude_var[11] ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.280      ;
; 1.113 ; main_amplitude_var[11] ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.280      ;
; 1.114 ; main_amplitude_var[11] ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.281      ;
; 1.120 ; main_phase_var[0]      ; main_count[0]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.286      ;
; 1.120 ; main_phase_var[0]      ; main_count[2]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.286      ;
; 1.121 ; main_phase_var[0]      ; main_count[1]          ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; 0.014      ; 1.287      ;
; 1.137 ; main_count[2]          ; main_phase_var[1]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[8]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[13] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[12] ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_phase_var[14]     ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_phase_var[2]      ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[2]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[0]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; main_amplitude_var[1]  ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
; 1.137 ; main_count[2]          ; aux_amplitude_var[0]   ; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.272      ;
+-------+------------------------+------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'bus_in_step_to_next_value'                                                                                                   ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node         ; To Node           ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.215 ; dds_step_count[0] ; dds_step_count[0] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.367      ;
; 0.363 ; dds_step_count[5] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; dds_step_count[7] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.515      ;
; 0.367 ; dds_step_count[2] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; dds_step_count[0] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.521      ;
; 0.372 ; dds_step_count[6] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; dds_step_count[8] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.524      ;
; 0.379 ; dds_step_count[3] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.531      ;
; 0.379 ; dds_step_count[1] ; dds_step_count[1] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.531      ;
; 0.448 ; dds_step_count[4] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.600      ;
; 0.458 ; dds_step_count[9] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.610      ;
; 0.501 ; dds_step_count[7] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.653      ;
; 0.504 ; dds_step_count[0] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; dds_step_count[2] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; dds_step_count[6] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; dds_step_count[8] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.664      ;
; 0.519 ; dds_step_count[3] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.671      ;
; 0.519 ; dds_step_count[1] ; dds_step_count[2] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.671      ;
; 0.536 ; dds_step_count[7] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.688      ;
; 0.539 ; dds_step_count[0] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.691      ;
; 0.540 ; dds_step_count[2] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.692      ;
; 0.547 ; dds_step_count[6] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; dds_step_count[3] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; dds_step_count[1] ; dds_step_count[3] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.706      ;
; 0.556 ; dds_step_count[5] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.708      ;
; 0.574 ; dds_step_count[0] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.726      ;
; 0.575 ; dds_step_count[2] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.727      ;
; 0.582 ; dds_step_count[6] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.734      ;
; 0.586 ; dds_step_count[4] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.738      ;
; 0.589 ; dds_step_count[1] ; dds_step_count[4] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.741      ;
; 0.591 ; dds_step_count[5] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.743      ;
; 0.609 ; dds_step_count[0] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.761      ;
; 0.624 ; dds_step_count[1] ; dds_step_count[5] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.776      ;
; 0.626 ; dds_step_count[5] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.778      ;
; 0.648 ; dds_step_count[3] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.800      ;
; 0.661 ; dds_step_count[5] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.813      ;
; 0.669 ; dds_step_count[2] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.821      ;
; 0.680 ; dds_step_count[4] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.832      ;
; 0.683 ; dds_step_count[3] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.835      ;
; 0.703 ; dds_step_count[0] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.855      ;
; 0.704 ; dds_step_count[2] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.856      ;
; 0.715 ; dds_step_count[4] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.867      ;
; 0.718 ; dds_step_count[3] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.870      ;
; 0.718 ; dds_step_count[1] ; dds_step_count[6] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.870      ;
; 0.738 ; dds_step_count[0] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.890      ;
; 0.739 ; dds_step_count[2] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.891      ;
; 0.750 ; dds_step_count[4] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; dds_step_count[3] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; dds_step_count[1] ; dds_step_count[7] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.905      ;
; 0.773 ; dds_step_count[0] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.925      ;
; 0.774 ; dds_step_count[2] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.926      ;
; 0.785 ; dds_step_count[4] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.937      ;
; 0.788 ; dds_step_count[1] ; dds_step_count[8] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.940      ;
; 0.808 ; dds_step_count[0] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.960      ;
; 0.823 ; dds_step_count[1] ; dds_step_count[9] ; bus_in_step_to_next_value ; bus_in_step_to_next_value ; 0.000        ; 0.000      ; 0.975      ;
+-------+-------------------+-------------------+---------------------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'dds_ram_wrclock'                                                                                                                                                                                                                  ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                   ; Launch Clock ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+
; 0.411 ; dds_ram_data_in[13]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.520      ; 0.569      ;
; 0.413 ; dds_ram_data_in[12]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.581      ;
; 0.430 ; dds_ram_data_in[9]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.600      ;
; 0.432 ; dds_ram_data_in[6]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.526      ; 0.596      ;
; 0.440 ; dds_ram_data_in[4]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.526      ; 0.604      ;
; 0.448 ; dds_ram_data_in[3]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.533      ; 0.619      ;
; 0.479 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.645      ;
; 0.483 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.649      ;
; 0.487 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.653      ;
; 0.488 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.654      ;
; 0.509 ; dds_ram_data_in[7]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.681      ;
; 0.526 ; dds_ram_data_in[1]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.692      ;
; 0.536 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.702      ;
; 0.550 ; dds_ram_data_in[5]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.736      ;
; 0.550 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.724      ;
; 0.555 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.729      ;
; 0.556 ; dds_ram_data_in[15]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.736      ;
; 0.556 ; dds_ram_data_in[8]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.511      ; 0.705      ;
; 0.558 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.732      ;
; 0.562 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.736      ;
; 0.569 ; dds_ram_data_in[0]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.527      ; 0.734      ;
; 0.582 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.748      ;
; 0.584 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.774      ;
; 0.585 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.771      ;
; 0.586 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg8  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.776      ;
; 0.589 ; dds_ram_wraddress[8]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg8   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.787      ;
; 0.590 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.788      ;
; 0.592 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.764      ;
; 0.593 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.791      ;
; 0.593 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.779      ;
; 0.594 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.778      ;
; 0.594 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.766      ;
; 0.595 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.775      ;
; 0.596 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.776      ;
; 0.596 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.770      ;
; 0.598 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.780      ;
; 0.598 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.782      ;
; 0.598 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.778      ;
; 0.599 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.785      ;
; 0.600 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.790      ;
; 0.601 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.781      ;
; 0.601 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.787      ;
; 0.602 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.538      ; 0.778      ;
; 0.603 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.546      ; 0.787      ;
; 0.603 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.783      ;
; 0.604 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg7  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.786      ;
; 0.604 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.790      ;
; 0.605 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.795      ;
; 0.607 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.805      ;
; 0.607 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.777      ;
; 0.609 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.807      ;
; 0.611 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.797      ;
; 0.611 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.763      ;
; 0.611 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.781      ;
; 0.614 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.812      ;
; 0.614 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.784      ;
; 0.615 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.805      ;
; 0.615 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg4   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.802      ;
; 0.615 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.534      ; 0.787      ;
; 0.618 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.800      ;
; 0.618 ; dds_ram_data_in[10]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.792      ;
; 0.618 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a9~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.548      ; 0.804      ;
; 0.619 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.538      ; 0.795      ;
; 0.619 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.806      ;
; 0.621 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.773      ;
; 0.623 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.813      ;
; 0.624 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.794      ;
; 0.624 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.780      ;
; 0.626 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg9  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.794      ;
; 0.626 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.816      ;
; 0.626 ; dds_ram_wraddress[9]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg9   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.535      ; 0.799      ;
; 0.626 ; dds_ram_wren          ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_we_reg         ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.792      ;
; 0.627 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.535      ; 0.800      ;
; 0.629 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.811      ;
; 0.629 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg0  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.811      ;
; 0.633 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.813      ;
; 0.634 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a13~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.824      ;
; 0.635 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.825      ;
; 0.635 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.528      ; 0.801      ;
; 0.635 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a6~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.514      ; 0.787      ;
; 0.639 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.518      ; 0.795      ;
; 0.641 ; dds_ram_wraddress[11] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg11  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.828      ;
; 0.643 ; dds_ram_data_in[2]    ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a2~portb_datain_reg0    ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.533      ; 0.814      ;
; 0.648 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a1~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.560      ; 0.846      ;
; 0.648 ; dds_ram_wraddress[1]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg1   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.822      ;
; 0.650 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a3~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.820      ;
; 0.651 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg2  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.530      ; 0.819      ;
; 0.651 ; dds_ram_wraddress[2]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg2   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.535      ; 0.824      ;
; 0.653 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a15~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.544      ; 0.835      ;
; 0.654 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.552      ; 0.844      ;
; 0.656 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a4~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.542      ; 0.836      ;
; 0.657 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.844      ;
; 0.659 ; dds_ram_wraddress[5]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg5   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.833      ;
; 0.661 ; dds_ram_wraddress[7]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg7   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.835      ;
; 0.662 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a8~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.536      ; 0.836      ;
; 0.665 ; dds_ram_wraddress[10] ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg10  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.853      ;
; 0.667 ; dds_ram_wraddress[4]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg4  ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.556      ; 0.861      ;
; 0.668 ; dds_ram_data_in[14]   ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a14~portb_datain_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.532      ; 0.838      ;
; 0.669 ; dds_ram_wraddress[0]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a5~portb_address_reg0   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.549      ; 0.856      ;
; 0.669 ; dds_ram_wraddress[3]  ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a7~portb_address_reg3   ; clk_system   ; dds_ram_wrclock ; -0.500       ; 0.550      ; 0.857      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clk_system'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -0.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[0]  ; clk_25       ; clk_system  ; 1.000        ; -0.356     ; 1.378      ;
; -0.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[1]  ; clk_25       ; clk_system  ; 1.000        ; -0.356     ; 1.378      ;
; -0.702 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[2]  ; clk_25       ; clk_system  ; 1.000        ; -0.356     ; 1.378      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[3]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[0]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[1]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[2]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[3]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[4]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[5]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[6]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[7]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[8]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[9]  ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[10] ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
; -0.605 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[11] ; clk_25       ; clk_system  ; 1.000        ; -0.358     ; 1.279      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
; -0.004 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 1.000        ; 0.219      ; 1.255      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'bus_in_step_to_next_value'                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node           ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[2] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[3] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[4] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[5] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[6] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[7] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[8] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[9] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[0] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
; 0.884 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; dds_step_count[1] ; clk_25       ; bus_in_step_to_next_value ; 0.000        ; 0.219      ; 1.255      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-------------------+--------------+---------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clk_system'                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[3]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[0]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[1]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[2]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[3]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[4]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[5]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[6]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[7]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[8]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[9]  ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[10] ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.485 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; write_ram_address[11] ; clk_25       ; clk_system  ; 0.000        ; -0.358     ; 1.279      ;
; 1.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[0]  ; clk_25       ; clk_system  ; 0.000        ; -0.356     ; 1.378      ;
; 1.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[1]  ; clk_25       ; clk_system  ; 0.000        ; -0.356     ; 1.378      ;
; 1.582 ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[63] ; ram_process_count[2]  ; clk_25       ; clk_system  ; 0.000        ; -0.356     ; 1.378      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'dds_ram_wrclock'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg1   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg10  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg11  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg2   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg3   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg4   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg5   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg6   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg7   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg8   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_address_reg9   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_datain_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_memory_reg0    ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a0~portb_we_reg         ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a10~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_address_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_datain_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_memory_reg0   ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a11~portb_we_reg        ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; dds_ram_wrclock ; Fall       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|ram_block2a12~portb_address_reg2  ;
+--------+--------------+----------------+------------------+-----------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'bus_in_step_to_next_value'                                                                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                     ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; bus_in_step_to_next_value|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[8]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; bus_in_step_to_next_value ; Rise       ; dds_step_count[9]|clk             ;
+--------+--------------+----------------+------------------+---------------------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_system'                                                                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_CLK~reg0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_LE~reg0           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; LED_SDI[0]~reg0       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; count_serial[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[13]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[14]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[15]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[7]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[8]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_data_in[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wraddress[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wrclock       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; dds_ram_wren          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_clk       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; fifo_dds_rd_en        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; ram_process_count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_system ; Rise       ; write_ram_address[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_system ; Rise       ; write_ram_address[3]  ;
+--------+--------------+----------------+------------------+------------+------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'PLL|altpll_component|pll|clk[0]'                                                                ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                 ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; aux_amplitude_var[0]   ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; dac_wr_pin~reg0        ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[0]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[10] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[11] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[12] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[13] ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[1]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[2]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[3]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[4]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[5]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[6]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[7]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[8]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_amplitude_var[9]  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[0]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[1]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_count[2]          ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[0]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[10]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[11]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[12]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[13]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[14]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[15]     ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[1]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[2]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[3]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[4]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[5]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[6]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[7]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[8]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; main_phase_var[9]      ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[0]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[10]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[11]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[12]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[13]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[14]~reg0 ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[1]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[2]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[3]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[4]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[5]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[6]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[7]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[8]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; High Pulse Width ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
; 4.000 ; 5.000        ; 1.000          ; Low Pulse Width  ; PLL|altpll_component|pll|clk[0] ; Fall       ; parallel_data[9]~reg0  ;
+-------+--------------+----------------+------------------+---------------------------------+------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_25'                                                                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                          ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[0]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[10] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[11] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[12] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[13] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[14] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[15] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[18] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[19] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[1]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[20] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[21] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[22] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[23] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[24] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[25] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[26] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[27] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[28] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[29] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[2]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[30] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[31] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[32] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[33] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[34] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[35] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[36] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[37] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[38] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[39] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[3]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[40] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[41] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[42] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[43] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[44] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[45] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[46] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[47] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[48] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[49] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[4]  ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[50] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[51] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[52] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[53] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[54] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[55] ;
; 17.620 ; 20.000       ; 2.380          ; High Pulse Width ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
; 17.620 ; 20.000       ; 2.380          ; Low Pulse Width  ; clk_25 ; Rise       ; dds_ram:ram1|altsyncram:altsyncram_component|altsyncram_dik1:auto_generated|altsyncram_ods1:altsyncram1|q_a[56] ;
+--------+--------------+----------------+------------------+--------+------------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; 3.915 ; 3.915 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; 4.238 ; 4.238 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 4.238 ; 4.238 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 4.097 ; 4.097 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 3.753 ; 3.753 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 2.808 ; 2.808 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 2.548 ; 2.548 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 2.663 ; 2.663 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 2.716 ; 2.716 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 2.713 ; 2.713 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 2.639 ; 2.639 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 2.664 ; 2.664 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 2.561 ; 2.561 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 2.580 ; 2.580 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 2.425 ; 2.425 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 2.555 ; 2.555 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 2.263 ; 2.263 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 2.539 ; 2.539 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 2.808 ; 2.808 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 2.396 ; 2.396 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 2.563 ; 2.563 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 2.705 ; 2.705 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; 3.988 ; 3.988 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; 4.058 ; 4.058 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; 4.026 ; 4.026 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 4.063 ; 4.063 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 4.063 ; 4.063 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 4.006 ; 4.006 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 3.505 ; 3.505 ; Rise       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; -2.533 ; -2.533 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; -3.107 ; -3.107 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.663 ; -3.663 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.107 ; -3.107 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.385 ; -3.385 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -2.143 ; -2.143 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -2.428 ; -2.428 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -2.596 ; -2.596 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -2.593 ; -2.593 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -2.544 ; -2.544 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -2.441 ; -2.441 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -2.460 ; -2.460 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -2.305 ; -2.305 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -2.435 ; -2.435 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -2.143 ; -2.143 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -2.419 ; -2.419 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -2.688 ; -2.688 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -2.276 ; -2.276 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -2.443 ; -2.443 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -2.585 ; -2.585 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; -2.751 ; -2.751 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; -3.473 ; -3.473 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; -3.441 ; -3.441 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -3.137 ; -3.137 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -3.695 ; -3.695 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -3.638 ; -3.638 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -3.137 ; -3.137 ; Rise       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 2.503 ; 2.503 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.503 ; 2.503 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.374 ; 2.374 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.238 ; 2.238 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.252 ; 2.252 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.140 ; 2.140 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.152 ; 2.152 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 1.915 ; 1.915 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.210 ; 2.210 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.128 ; 2.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.316 ; 2.316 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.261 ; 2.261 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.251 ; 2.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.156 ; 2.156 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.858 ; 3.858 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.777 ; 3.777 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.299 ; 4.299 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.943 ; 3.943 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.742 ; 3.742 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.359 ; 3.359 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.381 ; 3.381 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.206 ; 3.206 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.915 ; 1.915 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.503 ; 2.503 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.374 ; 2.374 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.238 ; 2.238 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.252 ; 2.252 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.140 ; 2.140 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.152 ; 2.152 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 1.915 ; 1.915 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.210 ; 2.210 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.128 ; 2.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.316 ; 2.316 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.261 ; 2.261 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.251 ; 2.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.156 ; 2.156 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.858 ; 3.858 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.777 ; 3.777 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.299 ; 4.299 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.943 ; 3.943 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.742 ; 3.742 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.359 ; 3.359 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.381 ; 3.381 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.206 ; 3.206 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+---------------------------------------------------------------------------+
; Propagation Delay                                                         ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.384 ; 6.384 ; 6.384 ; 6.384 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.377 ; 6.377 ; 6.377 ; 6.377 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.241 ; 6.241 ; 6.241 ; 6.241 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.152 ; 6.152 ; 6.152 ; 6.152 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.648 ; 5.648 ; 5.648 ; 5.648 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.782 ; 5.782 ; 5.782 ; 5.782 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------+
; Minimum Propagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.384 ; 6.384 ; 6.384 ; 6.384 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.377 ; 6.377 ; 6.377 ; 6.377 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.241 ; 6.241 ; 6.241 ; 6.241 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.152 ; 6.152 ; 6.152 ; 6.152 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.648 ; 5.648 ; 5.648 ; 5.648 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.782 ; 5.782 ; 5.782 ; 5.782 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                             ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                 ; -3.339   ; -2.209 ; -2.217   ; 0.884   ; -1.880              ;
;  PLL|altpll_component|pll|clk[0] ; -2.544   ; 0.215  ; N/A      ; N/A     ; 4.000               ;
;  bus_in_step_to_next_value       ; -1.055   ; 0.215  ; -0.629   ; 0.884   ; -1.222              ;
;  clk_25                          ; -2.034   ; -2.209 ; N/A      ; N/A     ; 17.620              ;
;  clk_system                      ; -3.339   ; -1.690 ; -2.217   ; 1.485   ; -0.500              ;
;  dds_ram_wrclock                 ; -1.915   ; 0.368  ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS                  ; -534.532 ; -3.899 ; -39.032  ; 0.0     ; -969.622            ;
;  PLL|altpll_component|pll|clk[0] ; -79.503  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  bus_in_step_to_next_value       ; -6.183   ; 0.000  ; -6.290   ; 0.000   ; -11.222             ;
;  clk_25                          ; -251.352 ; -2.209 ; N/A      ; N/A     ; 0.000               ;
;  clk_system                      ; -122.522 ; -1.690 ; -32.742  ; 0.000   ; -56.000             ;
;  dds_ram_wrclock                 ; -74.972  ; 0.000  ; N/A      ; N/A     ; -902.400            ;
+----------------------------------+----------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Setup Times                                                                         ;
+-------------------------+------------+-------+-------+------------+-----------------+
; Data Port               ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------------------+------------+-------+-------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; 7.780 ; 7.780 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; 8.363 ; 8.363 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; 8.363 ; 8.363 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; 8.057 ; 8.057 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; 7.219 ; 7.219 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; 5.034 ; 5.034 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; 4.506 ; 4.506 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; 4.802 ; 4.802 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; 4.867 ; 4.867 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; 4.870 ; 4.870 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; 4.766 ; 4.766 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; 4.807 ; 4.807 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; 4.620 ; 4.620 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; 4.565 ; 4.565 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; 4.359 ; 4.359 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; 4.621 ; 4.621 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; 4.028 ; 4.028 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; 4.597 ; 4.597 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; 5.034 ; 5.034 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; 4.302 ; 4.302 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; 4.621 ; 4.621 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; 4.863 ; 4.863 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; 7.797 ; 7.797 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; 7.689 ; 7.689 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; 7.500 ; 7.500 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; 7.973 ; 7.973 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; 7.973 ; 7.973 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; 7.839 ; 7.839 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; 6.661 ; 6.661 ; Rise       ; clk_system      ;
+-------------------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------------+
; Hold Times                                                                            ;
+-------------------------+------------+--------+--------+------------+-----------------+
; Data Port               ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------------+------------+--------+--------+------------+-----------------+
; bus_in_reset_dds_chip   ; clk_25     ; -2.533 ; -2.533 ; Fall       ; clk_25          ;
; bus_in_address[*]       ; clk_system ; -3.107 ; -3.107 ; Rise       ; clk_system      ;
;  bus_in_address[0]      ; clk_system ; -3.663 ; -3.663 ; Rise       ; clk_system      ;
;  bus_in_address[1]      ; clk_system ; -3.107 ; -3.107 ; Rise       ; clk_system      ;
;  bus_in_address[2]      ; clk_system ; -3.385 ; -3.385 ; Rise       ; clk_system      ;
; bus_in_data[*]          ; clk_system ; -2.143 ; -2.143 ; Rise       ; clk_system      ;
;  bus_in_data[0]         ; clk_system ; -2.428 ; -2.428 ; Rise       ; clk_system      ;
;  bus_in_data[1]         ; clk_system ; -2.543 ; -2.543 ; Rise       ; clk_system      ;
;  bus_in_data[2]         ; clk_system ; -2.596 ; -2.596 ; Rise       ; clk_system      ;
;  bus_in_data[3]         ; clk_system ; -2.593 ; -2.593 ; Rise       ; clk_system      ;
;  bus_in_data[4]         ; clk_system ; -2.519 ; -2.519 ; Rise       ; clk_system      ;
;  bus_in_data[5]         ; clk_system ; -2.544 ; -2.544 ; Rise       ; clk_system      ;
;  bus_in_data[6]         ; clk_system ; -2.441 ; -2.441 ; Rise       ; clk_system      ;
;  bus_in_data[7]         ; clk_system ; -2.460 ; -2.460 ; Rise       ; clk_system      ;
;  bus_in_data[8]         ; clk_system ; -2.305 ; -2.305 ; Rise       ; clk_system      ;
;  bus_in_data[9]         ; clk_system ; -2.435 ; -2.435 ; Rise       ; clk_system      ;
;  bus_in_data[10]        ; clk_system ; -2.143 ; -2.143 ; Rise       ; clk_system      ;
;  bus_in_data[11]        ; clk_system ; -2.419 ; -2.419 ; Rise       ; clk_system      ;
;  bus_in_data[12]        ; clk_system ; -2.688 ; -2.688 ; Rise       ; clk_system      ;
;  bus_in_data[13]        ; clk_system ; -2.276 ; -2.276 ; Rise       ; clk_system      ;
;  bus_in_data[14]        ; clk_system ; -2.443 ; -2.443 ; Rise       ; clk_system      ;
;  bus_in_data[15]        ; clk_system ; -2.585 ; -2.585 ; Rise       ; clk_system      ;
; bus_in_fifo_empty       ; clk_system ; -2.751 ; -2.751 ; Rise       ; clk_system      ;
; bus_in_ram_reset_auto   ; clk_system ; -3.473 ; -3.473 ; Rise       ; clk_system      ;
; bus_in_ram_reset_manual ; clk_system ; -3.441 ; -3.441 ; Rise       ; clk_system      ;
; dip_in[*]               ; clk_system ; -3.137 ; -3.137 ; Rise       ; clk_system      ;
;  dip_in[0]              ; clk_system ; -3.695 ; -3.695 ; Rise       ; clk_system      ;
;  dip_in[1]              ; clk_system ; -3.638 ; -3.638 ; Rise       ; clk_system      ;
;  dip_in[2]              ; clk_system ; -3.137 ; -3.137 ; Rise       ; clk_system      ;
+-------------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 4.456 ; 4.456 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 5.117 ; 5.117 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 5.117 ; 5.117 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 4.776 ; 4.776 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 4.858 ; 4.858 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 4.816 ; 4.816 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 4.581 ; 4.581 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 4.605 ; 4.605 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 4.360 ; 4.360 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 4.380 ; 4.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 3.854 ; 3.854 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 4.542 ; 4.542 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 4.307 ; 4.307 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 4.324 ; 4.324 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 4.768 ; 4.768 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 4.329 ; 4.329 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 4.589 ; 4.589 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 4.579 ; 4.579 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 4.356 ; 4.356 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 7.044 ; 7.044 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 6.848 ; 6.848 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 7.893 ; 7.893 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 7.249 ; 7.249 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 6.752 ; 6.752 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 6.244 ; 6.244 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 6.180 ; 6.180 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 6.514 ; 6.514 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 6.205 ; 6.205 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 5.842 ; 5.842 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                 ;
+--------------------+------------+-------+-------+------------+---------------------------------+
; dac_wr_pin         ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; parallel_data[*]   ; clk_25     ; 1.915 ; 1.915 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[0]  ; clk_25     ; 2.503 ; 2.503 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[1]  ; clk_25     ; 2.358 ; 2.358 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[2]  ; clk_25     ; 2.374 ; 2.374 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[3]  ; clk_25     ; 2.380 ; 2.380 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[4]  ; clk_25     ; 2.238 ; 2.238 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[5]  ; clk_25     ; 2.252 ; 2.252 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[6]  ; clk_25     ; 2.140 ; 2.140 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[7]  ; clk_25     ; 2.152 ; 2.152 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[8]  ; clk_25     ; 1.915 ; 1.915 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[9]  ; clk_25     ; 2.210 ; 2.210 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[10] ; clk_25     ; 2.115 ; 2.115 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[11] ; clk_25     ; 2.128 ; 2.128 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[12] ; clk_25     ; 2.316 ; 2.316 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[13] ; clk_25     ; 2.139 ; 2.139 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[14] ; clk_25     ; 2.261 ; 2.261 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
;  parallel_data[15] ; clk_25     ; 2.251 ; 2.251 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; txen_pin           ; clk_25     ; 2.156 ; 2.156 ; Fall       ; PLL|altpll_component|pll|clk[0] ;
; dds_reset_pin      ; clk_25     ; 3.858 ; 3.858 ; Fall       ; clk_25                          ;
; ioreset_pin        ; clk_25     ; 3.777 ; 3.777 ; Fall       ; clk_25                          ;
; ioup_pin           ; clk_25     ; 4.299 ; 4.299 ; Fall       ; clk_25                          ;
; sclk_pin           ; clk_25     ; 3.943 ; 3.943 ; Fall       ; clk_25                          ;
; sdio_pin           ; clk_25     ; 3.742 ; 3.742 ; Fall       ; clk_25                          ;
; LED_CLK            ; clk_system ; 3.402 ; 3.402 ; Rise       ; clk_system                      ;
; LED_LE             ; clk_system ; 3.359 ; 3.359 ; Rise       ; clk_system                      ;
; LED_SDI[*]         ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
;  LED_SDI[0]        ; clk_system ; 3.536 ; 3.536 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_clk ; clk_system ; 3.381 ; 3.381 ; Rise       ; clk_system                      ;
; bus_in_fifo_rd_en  ; clk_system ; 3.206 ; 3.206 ; Rise       ; clk_system                      ;
+--------------------+------------+-------+-------+------------+---------------------------------+


+-------------------------------------------------------------------------------+
; Progagation Delay                                                             ;
+-------------------+-----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port           ; RR     ; RF     ; FR     ; FF     ;
+-------------------+-----------------------+--------+--------+--------+--------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 12.107 ; 12.107 ; 12.107 ; 12.107 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 11.792 ; 11.792 ; 11.792 ; 11.792 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 11.849 ; 11.849 ; 11.849 ; 11.849 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 12.143 ; 12.143 ; 12.143 ; 12.143 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 11.801 ; 11.801 ; 11.801 ; 11.801 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 11.486 ; 11.486 ; 11.486 ; 11.486 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 11.543 ; 11.543 ; 11.543 ; 11.543 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 11.837 ; 11.837 ; 11.837 ; 11.837 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 10.964 ; 10.964 ; 10.964 ; 10.964 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 10.649 ; 10.649 ; 10.649 ; 10.649 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 10.706 ; 10.706 ; 10.706 ; 10.706 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 11.000 ; 11.000 ; 11.000 ; 11.000 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 11.717 ; 11.717 ; 11.717 ; 11.717 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 11.402 ; 11.402 ; 11.402 ; 11.402 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 11.459 ; 11.459 ; 11.459 ; 11.459 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 11.753 ; 11.753 ; 11.753 ; 11.753 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 11.583 ; 11.583 ; 11.583 ; 11.583 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 11.268 ; 11.268 ; 11.268 ; 11.268 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 11.325 ; 11.325 ; 11.325 ; 11.325 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 11.619 ; 11.619 ; 11.619 ; 11.619 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 10.405 ; 10.405 ; 10.405 ; 10.405 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 10.090 ; 10.090 ; 10.090 ; 10.090 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 10.147 ; 10.147 ; 10.147 ; 10.147 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 10.441 ; 10.441 ; 10.441 ; 10.441 ;
+-------------------+-----------------------+--------+--------+--------+--------+


+---------------------------------------------------------------------------+
; Minimum Progagation Delay                                                 ;
+-------------------+-----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port           ; RR    ; RF    ; FR    ; FF    ;
+-------------------+-----------------------+-------+-------+-------+-------+
; bus_in_address[0] ; bus_in_fifo_rd_clk    ; 6.473 ; 6.473 ; 6.473 ; 6.473 ;
; bus_in_address[0] ; bus_in_fifo_rd_en     ; 6.323 ; 6.323 ; 6.323 ; 6.323 ;
; bus_in_address[0] ; bus_transmitter_en[0] ; 6.384 ; 6.384 ; 6.384 ; 6.384 ;
; bus_in_address[0] ; bus_transmitter_en[1] ; 6.518 ; 6.518 ; 6.518 ; 6.518 ;
; bus_in_address[1] ; bus_in_fifo_rd_clk    ; 6.332 ; 6.332 ; 6.332 ; 6.332 ;
; bus_in_address[1] ; bus_in_fifo_rd_en     ; 6.182 ; 6.182 ; 6.182 ; 6.182 ;
; bus_in_address[1] ; bus_transmitter_en[0] ; 6.243 ; 6.243 ; 6.243 ; 6.243 ;
; bus_in_address[1] ; bus_transmitter_en[1] ; 6.377 ; 6.377 ; 6.377 ; 6.377 ;
; bus_in_address[2] ; bus_in_fifo_rd_clk    ; 5.987 ; 5.987 ; 5.987 ; 5.987 ;
; bus_in_address[2] ; bus_in_fifo_rd_en     ; 5.837 ; 5.837 ; 5.837 ; 5.837 ;
; bus_in_address[2] ; bus_transmitter_en[0] ; 5.898 ; 5.898 ; 5.898 ; 5.898 ;
; bus_in_address[2] ; bus_transmitter_en[1] ; 6.032 ; 6.032 ; 6.032 ; 6.032 ;
; dip_in[0]         ; bus_in_fifo_rd_clk    ; 6.298 ; 6.298 ; 6.298 ; 6.298 ;
; dip_in[0]         ; bus_in_fifo_rd_en     ; 6.148 ; 6.148 ; 6.148 ; 6.148 ;
; dip_in[0]         ; bus_transmitter_en[0] ; 6.209 ; 6.209 ; 6.209 ; 6.209 ;
; dip_in[0]         ; bus_transmitter_en[1] ; 6.343 ; 6.343 ; 6.343 ; 6.343 ;
; dip_in[1]         ; bus_in_fifo_rd_clk    ; 6.241 ; 6.241 ; 6.241 ; 6.241 ;
; dip_in[1]         ; bus_in_fifo_rd_en     ; 6.091 ; 6.091 ; 6.091 ; 6.091 ;
; dip_in[1]         ; bus_transmitter_en[0] ; 6.152 ; 6.152 ; 6.152 ; 6.152 ;
; dip_in[1]         ; bus_transmitter_en[1] ; 6.286 ; 6.286 ; 6.286 ; 6.286 ;
; dip_in[2]         ; bus_in_fifo_rd_clk    ; 5.737 ; 5.737 ; 5.737 ; 5.737 ;
; dip_in[2]         ; bus_in_fifo_rd_en     ; 5.587 ; 5.587 ; 5.587 ; 5.587 ;
; dip_in[2]         ; bus_transmitter_en[0] ; 5.648 ; 5.648 ; 5.648 ; 5.648 ;
; dip_in[2]         ; bus_transmitter_en[1] ; 5.782 ; 5.782 ; 5.782 ; 5.782 ;
+-------------------+-----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3350     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_system                      ; 36       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; bus_in_step_to_next_value       ; bus_in_step_to_next_value       ; 55       ; 0        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_25                          ; 160      ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_25                          ; 691      ; 0        ; 1440     ; 3350     ;
; clk_system                      ; clk_25                          ; 1        ; 1        ; 0        ; 0        ;
; bus_in_step_to_next_value       ; clk_system                      ; 4        ; 0        ; 0        ; 0        ;
; clk_25                          ; clk_system                      ; 36       ; 0        ; 0        ; 0        ;
; clk_system                      ; clk_system                      ; 298      ; 0        ; 0        ; 0        ;
; dds_ram_wrclock                 ; clk_system                      ; 1        ; 1        ; 0        ; 0        ;
; clk_system                      ; dds_ram_wrclock                 ; 0        ; 0        ; 224      ; 0        ;
; dds_ram_wrclock                 ; dds_ram_wrclock                 ; 0        ; 0        ; 0        ; 16       ;
; clk_25                          ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 1064     ; 0        ;
; PLL|altpll_component|pll|clk[0] ; PLL|altpll_component|pll|clk[0] ; 0        ; 0        ; 0        ; 1193     ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Recovery Transfers                                                                 ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; clk_25     ; bus_in_step_to_next_value ; 10       ; 0        ; 0        ; 0        ;
; clk_25     ; clk_system                ; 16       ; 0        ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------+
; Removal Transfers                                                                  ;
+------------+---------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------+----------+----------+----------+----------+
; clk_25     ; bus_in_step_to_next_value ; 10       ; 0        ; 0        ; 0        ;
; clk_25     ; clk_system                ; 16       ; 0        ; 0        ; 0        ;
+------------+---------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 256   ; 256  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 52    ; 52   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 04 19:13:03 2013
Info: Command: quartus_sta DDS -c DDS
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "dds_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity dds_controller -section_id "Root Region" was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity dds_controller -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity dds_controller -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DDS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25 clk_25
    Info (332110): create_generated_clock -source {PLL|altpll_component|pll|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL|altpll_component|pll|clk[0]} {PLL|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name bus_in_step_to_next_value bus_in_step_to_next_value
    Info (332105): create_clock -period 1.000 -name dds_ram_wrclock dds_ram_wrclock
    Info (332105): create_clock -period 1.000 -name clk_system clk_system
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.339
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.339      -122.522 clk_system 
    Info (332119):    -2.544       -79.503 PLL|altpll_component|pll|clk[0] 
    Info (332119):    -2.034      -251.352 clk_25 
    Info (332119):    -1.915       -74.972 dds_ram_wrclock 
    Info (332119):    -1.055        -6.183 bus_in_step_to_next_value 
Info (332146): Worst-case hold slack is -2.209
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.209        -2.209 clk_25 
    Info (332119):    -1.690        -1.690 clk_system 
    Info (332119):     0.368         0.000 dds_ram_wrclock 
    Info (332119):     0.391         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 bus_in_step_to_next_value 
Info (332146): Worst-case recovery slack is -2.217
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.217       -32.742 clk_system 
    Info (332119):    -0.629        -6.290 bus_in_step_to_next_value 
Info (332146): Worst-case removal slack is 1.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.399         0.000 bus_in_step_to_next_value 
    Info (332119):     2.777         0.000 clk_system 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -23.379 dds_ram_wrclock 
    Info (332119):    -1.189       -35.146 clk_system 
    Info (332119):    -0.278       -17.204 clk_25 
    Info (332119):     0.057         0.000 bus_in_step_to_next_value 
    Info (332119):     0.953         0.000 PLL|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.346        -1.346 clk_25 
    Info (332119):    -1.046        -1.046 clk_system 
    Info (332119):     0.215         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 bus_in_step_to_next_value 
    Info (332119):     0.411         0.000 dds_ram_wrclock 
Info (332146): Worst-case recovery slack is -0.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.702        -9.971 clk_system 
    Info (332119):    -0.004        -0.040 bus_in_step_to_next_value 
Info (332146): Worst-case removal slack is 0.884
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.884         0.000 bus_in_step_to_next_value 
    Info (332119):     1.485         0.000 clk_system 
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -902.400 dds_ram_wrclock 
    Info (332119):    -1.222       -11.222 bus_in_step_to_next_value 
    Info (332119):    -0.500       -56.000 clk_system 
    Info (332119):     4.000         0.000 PLL|altpll_component|pll|clk[0] 
    Info (332119):    17.620         0.000 clk_25 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 336 megabytes
    Info: Processing ended: Mon Mar 04 19:13:06 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


