#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 10 15:17:46 2022
# Process ID: 14884
# Current directory: D:/data/logic_design_lab/labs/lab8/exp_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11532 D:\data\logic_design_lab\labs\lab8\exp_2\exp_2.xpr
# Log file: D:/data/logic_design_lab/labs/lab8/exp_2/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab8/exp_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.xpr
INFO: [Project 1-313] Project file moved from 'D:/data/logic_design_lab/labs/lab8/exp_1/exp_2' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'D:/data/logic_design_lab/labs/lab08_keyboard_source/lab08_keyboard_source'; using path 'D:/data/logic_design_lab/labs/lab8/lab08_keyboard_source/lab08_keyboard_source' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/data/logic_design_lab/labs/lab8/lab08_keyboard_source/lab08_keyboard_source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 891.352 ; gain = 275.922
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'controller_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj controller_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sim_1/new/controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim'
"xelab -wto 6466a3928f284ad48666576374b1d81d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6466a3928f284ad48666576374b1d81d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.controller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot controller_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim/xsim.dir/controller_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim/xsim.dir/controller_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 10 15:34:11 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 10 15:34:11 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 926.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "controller_tb_behav -key {Behavioral:sim_1:Functional:controller_tb} -tclbatch {controller_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source controller_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'controller_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 928.656 ; gain = 15.359
export_ip_user_files -of_objects  [get_files D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v] -no_script -reset -force -quiet
remove_files  D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v
file delete -force D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_7segment.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 986.691 ; gain = 11.617
close_project
open_project D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/data/logic_design_lab/labs/lab8/lab08_keyboard_source/lab08_keyboard_source'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
close [ open D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/OnePulse.v w ]
add_files D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/OnePulse.v
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 16:58:32 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1/runme.log
[Tue May 10 16:58:32 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A27F68A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2339.305 ; gain = 1243.480
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 17:07:16 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1/runme.log
[Tue May 10 17:07:16 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 17:12:16 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1/runme.log
[Tue May 10 17:12:16 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 17:17:40 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1/runme.log
[Tue May 10 17:17:40 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v w ]
add_files -fileset sim_1 D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v
update_compile_order -fileset sim_1
set_property top count_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [VRFC 10-2458] undeclared symbol KB_ENCODE_BITS_N, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim/xsim.dir/count_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim/xsim.dir/count_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May 10 21:50:21 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May 10 21:50:21 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2367.242 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 2381.695 ; gain = 14.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.695 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [VRFC 10-2458] undeclared symbol KB_ENCODE_BITS_N, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [VRFC 10-2458] undeclared symbol KB_ENCODE_BITS_N, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.117 ; gain = 0.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [VRFC 10-2458] undeclared symbol KB_ENCODE_BITS_N, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [VRFC 10-2458] undeclared symbol KB_ENCODE_BITS_N, assumed default net type wire [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'last_change' [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:106]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:80]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:78]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'count_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj count_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/global.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/num_checker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sources_1/new/symbol_to_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_to_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_tb
WARNING: [VRFC 10-3248] data object 'kb_in' is already declared [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:78]
WARNING: [VRFC 10-3703] second declaration of 'kb_in' ignored [D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.srcs/sim_1/new/count_tb.v:78]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
"xelab -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "count_tb_behav -key {Behavioral:sim_1:Functional:count_tb} -tclbatch {count_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source count_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'count_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2519.117 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 10 23:14:08 2022] Launched synth_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/synth_1/runme.log
[Tue May 10 23:14:08 2022] Launched impl_1...
Run output will be captured here: D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/data/logic_design_lab/labs/lab8/exp_3_2/exp_3_2.runs/impl_1/exp_3.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue May 10 23:19:02 2022...
