vio_ad5592.v,verilog,xil_defaultlib,../../../../template.gen/sources_1/ip/vio_ad5592/sim/vio_ad5592.v,incdir="../../../../template.gen/sources_1/ip/vio_ad5592/hdl/verilog"incdir="../../../../template.gen/sources_1/ip/vio_ad5592/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
