// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        dispacher_0_din,
        dispacher_0_full_n,
        dispacher_0_write,
        dispacher_0_num_data_valid,
        dispacher_0_fifo_cap,
        dispacher_1_din,
        dispacher_1_full_n,
        dispacher_1_write,
        dispacher_1_num_data_valid,
        dispacher_1_fifo_cap,
        dispacher_2_din,
        dispacher_2_full_n,
        dispacher_2_write,
        dispacher_2_num_data_valid,
        dispacher_2_fifo_cap,
        dispacher_3_din,
        dispacher_3_full_n,
        dispacher_3_write,
        dispacher_3_num_data_valid,
        dispacher_3_fifo_cap,
        bound,
        input_buffer,
        cols_1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2047:0] dispacher_0_din;
input   dispacher_0_full_n;
output   dispacher_0_write;
input  [31:0] dispacher_0_num_data_valid;
input  [31:0] dispacher_0_fifo_cap;
output  [2047:0] dispacher_1_din;
input   dispacher_1_full_n;
output   dispacher_1_write;
input  [31:0] dispacher_1_num_data_valid;
input  [31:0] dispacher_1_fifo_cap;
output  [2047:0] dispacher_2_din;
input   dispacher_2_full_n;
output   dispacher_2_write;
input  [31:0] dispacher_2_num_data_valid;
input  [31:0] dispacher_2_fifo_cap;
output  [2047:0] dispacher_3_din;
input   dispacher_3_full_n;
output   dispacher_3_write;
input  [31:0] dispacher_3_num_data_valid;
input  [31:0] dispacher_3_fifo_cap;
input  [52:0] bound;
input  [15:0] input_buffer;
input  [24:0] cols_1;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln11_reg_268;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln11_fu_154_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    dispacher_0_blk_n;
wire    ap_block_pp0_stage0;
reg    dispacher_1_blk_n;
reg    dispacher_2_blk_n;
reg    dispacher_3_blk_n;
reg   [0:0] first_iter_0_reg_122;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_11001;
wire  signed [25:0] cols_1_cast_fu_134_p1;
reg  signed [25:0] cols_1_cast_reg_263;
reg   [0:0] ap_phi_mux_first_iter_0_phi_fu_126_p4;
wire    ap_loop_init;
reg   [25:0] c_fu_64;
wire   [25:0] select_ln14_fu_193_p3;
reg   [52:0] indvar_flatten_fu_68;
wire   [52:0] add_ln11_fu_159_p2;
reg   [15:0] input_buffer_load1_fu_72;
wire   [0:0] or_ln11_fu_176_p2;
wire   [2047:0] zext_ln29_fu_214_p1;
reg    ap_block_pp0_stage0_01001;
reg    dispacher_0_write_local;
reg    dispacher_1_write_local;
reg    dispacher_2_write_local;
reg    dispacher_3_write_local;
wire   [0:0] icmp_ln14_fu_165_p2;
wire   [0:0] xor_ln11_fu_170_p2;
wire   [25:0] add_ln14_fu_187_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 c_fu_64 = 26'd0;
#0 indvar_flatten_fu_68 = 53'd0;
#0 input_buffer_load1_fu_72 = 16'd0;
#0 ap_done_reg = 1'b0;
end

Gemv_Test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            c_fu_64 <= 26'd0;
        end else if (((icmp_ln11_fu_154_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            c_fu_64 <= select_ln14_fu_193_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        first_iter_0_reg_122 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        first_iter_0_reg_122 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_68 <= 53'd0;
        end else if (((icmp_ln11_fu_154_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_68 <= add_ln11_fu_159_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cols_1_cast_reg_263 <= cols_1_cast_fu_134_p1;
        icmp_ln11_reg_268 <= icmp_ln11_fu_154_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln11_fu_154_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln11_fu_176_p2 == 1'd1))) begin
        input_buffer_load1_fu_72 <= input_buffer;
    end
end

always @ (*) begin
    if (((icmp_ln11_fu_154_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_mux_first_iter_0_phi_fu_126_p4 = 1'd0;
    end else begin
        ap_phi_mux_first_iter_0_phi_fu_126_p4 = first_iter_0_reg_122;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_0_blk_n = dispacher_0_full_n;
    end else begin
        dispacher_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_0_write_local = 1'b1;
    end else begin
        dispacher_0_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_1_blk_n = dispacher_1_full_n;
    end else begin
        dispacher_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_1_write_local = 1'b1;
    end else begin
        dispacher_1_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_2_blk_n = dispacher_2_full_n;
    end else begin
        dispacher_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_2_write_local = 1'b1;
    end else begin
        dispacher_2_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_3_blk_n = dispacher_3_full_n;
    end else begin
        dispacher_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln11_reg_268 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        dispacher_3_write_local = 1'b1;
    end else begin
        dispacher_3_write_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln11_fu_159_p2 = (indvar_flatten_fu_68 + 53'd1);

assign add_ln14_fu_187_p2 = (c_fu_64 + 26'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (((dispacher_3_full_n == 1'b0) & (icmp_ln11_reg_268 == 1'd0)) | ((dispacher_2_full_n == 1'b0) & (icmp_ln11_reg_268 == 1'd0)) | ((dispacher_1_full_n == 1'b0) & (icmp_ln11_reg_268 == 1'd0)) | ((icmp_ln11_reg_268 == 1'd0) & (dispacher_0_full_n == 1'b0)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign cols_1_cast_fu_134_p1 = $signed(cols_1);

assign dispacher_0_din = zext_ln29_fu_214_p1;

assign dispacher_0_write = dispacher_0_write_local;

assign dispacher_1_din = zext_ln29_fu_214_p1;

assign dispacher_1_write = dispacher_1_write_local;

assign dispacher_2_din = zext_ln29_fu_214_p1;

assign dispacher_2_write = dispacher_2_write_local;

assign dispacher_3_din = zext_ln29_fu_214_p1;

assign dispacher_3_write = dispacher_3_write_local;

assign icmp_ln11_fu_154_p2 = ((indvar_flatten_fu_68 == bound) ? 1'b1 : 1'b0);

assign icmp_ln14_fu_165_p2 = (($signed(c_fu_64) < $signed(cols_1_cast_reg_263)) ? 1'b1 : 1'b0);

assign or_ln11_fu_176_p2 = (xor_ln11_fu_170_p2 | ap_phi_mux_first_iter_0_phi_fu_126_p4);

assign select_ln14_fu_193_p3 = ((icmp_ln14_fu_165_p2[0:0] == 1'b1) ? add_ln14_fu_187_p2 : 26'd1);

assign xor_ln11_fu_170_p2 = (icmp_ln14_fu_165_p2 ^ 1'd1);

assign zext_ln29_fu_214_p1 = input_buffer_load1_fu_72;

endmodule //Gemv_Test_Stream_Copy_Pipeline_row_loop_col_loop
