// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module UopInfoGen(
  input        io_in_preInfo_isVecArith,
  input        io_in_preInfo_isVecMem,
  input        io_in_preInfo_isAmoCAS,
  input  [5:0] io_in_preInfo_typeOfSplit,
  input  [1:0] io_in_preInfo_vsew,
  input  [2:0] io_in_preInfo_vlmul,
  input  [2:0] io_in_preInfo_vwidth,
  input  [2:0] io_in_preInfo_nf,
  input  [2:0] io_in_preInfo_vmvn,
  input        io_in_preInfo_isVlsr,
  input        io_in_preInfo_isVlsm,
  output       io_out_isComplex,
  output [6:0] io_out_uopInfo_numOfUop,
  output [6:0] io_out_uopInfo_numOfWB,
  output [3:0] io_out_uopInfo_lmul
);

  wire [6:0]      _indexedLSTable_out;
  wire [3:0]      _stridedLSTable_out;
  wire [3:0][3:0] _GEN = '{4'h2, 4'h4, 4'h8, 4'h1};
  wire [3:0][2:0] _GEN_0 = '{3'h7, 3'h6, 3'h5, 3'h0};
  wire            _numOfUopWX_T_2 = io_in_preInfo_vlmul == 3'h1;
  wire            _numOfUopWX_T_4 = io_in_preInfo_vlmul == 3'h2;
  wire            _numOfUopVcompress_T_4 = io_in_preInfo_vlmul == 3'h3;
  wire [3:0]      lmul =
    _numOfUopVcompress_T_4
      ? 4'h8
      : _numOfUopWX_T_4 ? 4'h4 : _numOfUopWX_T_2 ? 4'h2 : 4'h1;
  wire [2:0]      _vemul_T_5 =
    3'(3'({1'h0, io_in_preInfo_vwidth[1:0]} + io_in_preInfo_vlmul)
       + 3'({1'h1, ~io_in_preInfo_vsew} + 3'h1));
  wire [1:0]      simple_emul =
    _vemul_T_5 == 3'h3 ? 2'h3 : _vemul_T_5 == 3'h2 ? 2'h2 : {1'h0, _vemul_T_5 == 3'h1};
  wire [6:0]      numOfUopVrgather =
    _numOfUopVcompress_T_4
      ? 7'h40
      : _numOfUopWX_T_4 ? 7'h10 : _numOfUopWX_T_2 ? 7'h4 : 7'h1;
  wire [7:0]      _GEN_1 = {1'h0, numOfUopVrgather};
  wire [3:0]      _numOfUopVFRED_T_3 =
    4'((io_in_preInfo_vlmul == 3'h3
          ? 4'h8
          : io_in_preInfo_vlmul == 3'h2
              ? 4'h4
              : io_in_preInfo_vlmul == 3'h1 ? 4'h2 : 4'h1)
       + {1'h0,
          3'((io_in_preInfo_vlmul[2] ? io_in_preInfo_vlmul : 3'h0)
             - _GEN_0[io_in_preInfo_vsew])});
  wire [6:0]      numOfUopVFREDOSUM_vlMax =
    io_in_preInfo_vlmul[2]
      ? {3'h0, _GEN[io_in_preInfo_vsew] >> 2'(2'h0 - io_in_preInfo_vlmul[1:0])}
      : {3'h0, _GEN[io_in_preInfo_vsew]} << io_in_preInfo_vlmul[1:0];
  wire            _numOfUopWX_T = io_in_preInfo_vlmul == 3'h0;
  wire [4:0]      _GEN_2 = {1'h0, _stridedLSTable_out};
  wire [6:0]      _GEN_3 = {3'h0, lmul};
  wire [6:0]      _GEN_4 = {2'h0, 5'({1'h0, lmul} + 5'h1)};
  wire [6:0]      _GEN_5 =
    {3'h0, _numOfUopWX_T_4 ? 4'h9 : _numOfUopWX_T_2 ? 4'h5 : {3'h1, _numOfUopWX_T}};
  wire [6:0]      _GEN_6 =
    {3'h0, _numOfUopWX_T_4 ? 4'h8 : _numOfUopWX_T_2 ? 4'h4 : _numOfUopWX_T ? 4'h2 : 4'h1};
  wire [6:0]      _GEN_7 = {2'h0, lmul, 1'h0};
  wire [7:0]      numOfUop =
    io_in_preInfo_typeOfSplit == 6'h37
      ? 8'h4
      : io_in_preInfo_typeOfSplit == 6'h36 | io_in_preInfo_typeOfSplit == 6'h35
          ? 8'h2
          : io_in_preInfo_typeOfSplit == 6'h33
              ? 8'({1'h0, _indexedLSTable_out} + 8'h1)
              : io_in_preInfo_typeOfSplit == 6'h32 | io_in_preInfo_typeOfSplit == 6'h34
                  ? {3'h0, 5'(_GEN_2 + 5'h2)}
                  : io_in_preInfo_typeOfSplit == 6'h31
                      ? {3'h0,
                         io_in_preInfo_isVlsr
                           ? {1'h0, 4'({1'h0, io_in_preInfo_nf} + 4'h2)}
                           : io_in_preInfo_isVlsm ? 5'h2 : 5'(_GEN_2 + 5'h1)}
                      : io_in_preInfo_typeOfSplit == 6'h4
                          ? {4'h0, 4'({1'h0, io_in_preInfo_vmvn} + 4'h1)}
                          : io_in_preInfo_typeOfSplit == 6'h30
                              ? {2'h0,
                                 _numOfUopVcompress_T_4
                                   ? 6'h2B
                                   : {2'h0,
                                      _numOfUopWX_T_4
                                        ? 4'hD
                                        : _numOfUopWX_T_2 ? 4'h4 : 4'h1}}
                              : io_in_preInfo_typeOfSplit == 6'h2F
                                  ? (io_in_preInfo_vsew == 2'h0
                                     & io_in_preInfo_vlmul != 3'h3
                                       ? {numOfUopVrgather, 1'h0}
                                       : _GEN_1)
                                  : io_in_preInfo_typeOfSplit == 6'h2E
                                      ? 8'(_GEN_1 + 8'h1)
                                      : {1'h0,
                                         io_in_preInfo_typeOfSplit == 6'h2D
                                           ? numOfUopVrgather
                                           : io_in_preInfo_typeOfSplit == 6'h2C
                                               ? _GEN_7
                                               : io_in_preInfo_typeOfSplit == 6'h2A
                                                   ? {2'h0, 5'({lmul, 1'h0} - 5'h1)}
                                                   : io_in_preInfo_typeOfSplit == 6'h29
                                                       ? _GEN_3
                                                       : io_in_preInfo_typeOfSplit == 6'h27
                                                         | io_in_preInfo_typeOfSplit == 6'h25
                                                           ? 7'((_numOfUopVcompress_T_4
                                                                   ? 7'h24
                                                                   : _numOfUopWX_T_4
                                                                       ? 7'hA
                                                                       : {5'h0,
                                                                          _numOfUopWX_T_2,
                                                                          1'h1}) + 7'h1)
                                                           : io_in_preInfo_typeOfSplit == 6'h24
                                                               ? _GEN_3
                                                               : io_in_preInfo_typeOfSplit == 6'h23
                                                                 | io_in_preInfo_typeOfSplit == 6'h22
                                                                   ? _GEN_7
                                                                   : io_in_preInfo_typeOfSplit == 6'h21
                                                                     | io_in_preInfo_typeOfSplit == 6'h20
                                                                       ? _GEN_4
                                                                       : io_in_preInfo_typeOfSplit == 6'h1A
                                                                           ? _GEN_5
                                                                           : io_in_preInfo_typeOfSplit == 6'h19
                                                                               ? _GEN_6
                                                                               : io_in_preInfo_typeOfSplit == 6'h18
                                                                                 | io_in_preInfo_typeOfSplit == 6'h17
                                                                                   ? _GEN_5
                                                                                   : io_in_preInfo_typeOfSplit == 6'h16
                                                                                     | io_in_preInfo_typeOfSplit == 6'h15
                                                                                       ? _GEN_6
                                                                                       : io_in_preInfo_typeOfSplit == 6'h3A
                                                                                         | io_in_preInfo_typeOfSplit == 6'h39
                                                                                           ? _GEN_5
                                                                                           : io_in_preInfo_typeOfSplit == 6'h13
                                                                                             | io_in_preInfo_typeOfSplit == 6'h1F
                                                                                               ? _GEN_4
                                                                                               : io_in_preInfo_typeOfSplit == 6'h3D
                                                                                                   ? ((|numOfUopVFREDOSUM_vlMax)
                                                                                                        ? numOfUopVFREDOSUM_vlMax
                                                                                                        : 7'h1)
                                                                                                   : io_in_preInfo_typeOfSplit == 6'h3C
                                                                                                       ? {3'h0,
                                                                                                          (|_numOfUopVFRED_T_3)
                                                                                                            ? _numOfUopVFRED_T_3
                                                                                                            : 4'h1}
                                                                                                       : io_in_preInfo_typeOfSplit == 6'h3B
                                                                                                           ? _GEN_4
                                                                                                           : io_in_preInfo_typeOfSplit == 6'h1E
                                                                                                             | io_in_preInfo_typeOfSplit == 6'h1D
                                                                                                             | io_in_preInfo_typeOfSplit == 6'h1C
                                                                                                             | io_in_preInfo_typeOfSplit == 6'h1B
                                                                                                               ? _GEN_3
                                                                                                               : io_in_preInfo_typeOfSplit == 6'h38
                                                                                                                   ? _GEN_4
                                                                                                                   : io_in_preInfo_typeOfSplit == 6'h12
                                                                                                                       ? _GEN_3
                                                                                                                       : io_in_preInfo_typeOfSplit == 6'h14
                                                                                                                         | io_in_preInfo_typeOfSplit == 6'h11
                                                                                                                           ? 7'h2
                                                                                                                           : 7'h1};
  strdiedLSNumOfUopTable stridedLSTable (
    .src ({simple_emul, io_in_preInfo_nf}),
    .out (_stridedLSTable_out)
  );
  indexedLSNumOfUopTable indexedLSTable (
    .src
      ({simple_emul,
        _numOfUopVcompress_T_4 ? 2'h3 : _numOfUopWX_T_4 ? 2'h2 : {1'h0, _numOfUopWX_T_2},
        io_in_preInfo_nf}),
    .out (_indexedLSTable_out)
  );
  assign io_out_isComplex =
    io_in_preInfo_isVecArith | io_in_preInfo_isVecMem | io_in_preInfo_isAmoCAS;
  assign io_out_uopInfo_numOfUop = numOfUop[6:0];
  assign io_out_uopInfo_numOfWB =
    io_in_preInfo_typeOfSplit == 6'h35 | io_in_preInfo_typeOfSplit == 6'h36
    | io_in_preInfo_typeOfSplit == 6'h37
      ? numOfUop[7:1]
      : numOfUop[6:0];
  assign io_out_uopInfo_lmul = lmul;
endmodule

