0.7
2020.2
Oct 13 2023
20:21:30
/home/tiago/Documents/Vespa/project_micro_19-11_syntWorking/project_micro_13-11_loops/project_micro/project_micro.sim/sim_1/impl/timing/xsim/topTB_time_impl.v,1700667397,verilog,,/home/tiago/Documents/Vespa/project_micro_19-11_syntWorking/project_micro_13-11_loops/project_micro/project_micro.srcs/sim_1/new/topTB.v,,RAM32M_HD13;RAM32M_HD14;RAM32M_HD15;RAM32M_HD17;RAM32M_HD18;RAM32M_HD19;RAM32M_HD20;RAM32M_HD21;RAM32M_HD24;RAM32M_UNIQ_BASE_;RAM32X1D_HD16;RAM32X1D_HD22;RAM32X1D_HD23;RAM32X1D_UNIQ_BASE_;RegisterFile;addrHandler;alu;controlunit;datapath;glbl;memory_ip;memory_ip_MemBlock0_0;memory_ip_MemBlock0_0_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_0_blk_mem_gen_mux;memory_ip_MemBlock0_0_blk_mem_gen_prim_width;memory_ip_MemBlock0_0_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_0_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_0_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_0_blk_mem_gen_top;memory_ip_MemBlock0_0_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_0_blk_mem_gen_v8_4_7_synth;memory_ip_MemBlock0_1;memory_ip_MemBlock0_1_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_1_blk_mem_gen_mux;memory_ip_MemBlock0_1_blk_mem_gen_prim_width;memory_ip_MemBlock0_1_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_1_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_1_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_1_blk_mem_gen_top;memory_ip_MemBlock0_1_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_1_blk_mem_gen_v8_4_7_synth;memory_ip_MemBlock0_2;memory_ip_MemBlock0_2_blk_mem_gen_generic_cstr;memory_ip_MemBlock0_2_blk_mem_gen_mux;memory_ip_MemBlock0_2_blk_mem_gen_prim_width;memory_ip_MemBlock0_2_blk_mem_gen_prim_width__parameterized0;memory_ip_MemBlock0_2_blk_mem_gen_prim_wrapper_init;memory_ip_MemBlock0_2_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_MemBlock0_2_blk_mem_gen_top;memory_ip_MemBlock0_2_blk_mem_gen_v8_4_7;memory_ip_MemBlock0_2_blk_mem_gen_v8_4_7_synth;memory_ip_blk_mem_gen_0_1;memory_ip_blk_mem_gen_0_1_blk_mem_gen_generic_cstr;memory_ip_blk_mem_gen_0_1_blk_mem_gen_mux;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_width;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_width__parameterized0;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init;memory_ip_blk_mem_gen_0_1_blk_mem_gen_prim_wrapper_init__parameterized0;memory_ip_blk_mem_gen_0_1_blk_mem_gen_top;memory_ip_blk_mem_gen_0_1_blk_mem_gen_v8_4_7;memory_ip_blk_mem_gen_0_1_blk_mem_gen_v8_4_7_synth;top,,,,,,,,
/home/tiago/Documents/Vespa/project_micro_19-11_syntWorking/project_micro_13-11_loops/project_micro/project_micro.srcs/sim_1/new/topTB.v,1700361166,verilog,,,,topTB,,,,,,,,
