

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_695_16'
================================================================
* Date:           Tue Dec 17 08:34:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      214|      214|  0.856 us|  0.856 us|  214|  214|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_695_16  |      212|      212|        21|          8|          1|    25|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     3323|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    15|     3525|     3204|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1389|    -|
|Register             |        -|     -|     2852|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    15|     6377|     7916|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U571    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U572    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U573    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U574    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U575    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U576    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U577    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U578    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U579    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U582    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U583    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U586    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U587    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U591    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |mul_9ns_11ns_19_1_1_U592    |mul_9ns_11ns_19_1_1    |        0|   1|    0|    6|    0|
    |sparsemux_21_4_32_1_1_U580  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U581  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U584  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U585  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U588  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U589  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U590  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U593  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U594  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U595  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U596  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U597  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U598  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U599  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U600  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |sparsemux_21_4_32_1_1_U601  |sparsemux_21_4_32_1_1  |        0|   0|    0|   54|    0|
    |urem_9ns_5ns_4_13_1_U556    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U557    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U558    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U559    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U560    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U561    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U562    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U563    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U564    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U565    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U566    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U567    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U568    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U569    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    |urem_9ns_5ns_4_13_1_U570    |urem_9ns_5ns_4_13_1    |        0|   0|  235|  150|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+
    |Total                       |                       |        0|  15| 3525| 3204|    0|
    +----------------------------+-----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln695_1_fu_1795_p2     |         +|   0|  0|   12|           5|           1|
    |add_ln695_fu_1970_p2       |         +|   0|  0|   16|           9|           5|
    |add_ln698_fu_2552_p2       |         +|   0|  0|   13|           6|           1|
    |ap_block_pp0_stage4_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln695_fu_1789_p2      |      icmp|   0|  0|   12|           5|           4|
    |icmp_ln698_1_fu_2117_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_2_fu_2186_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_3_fu_2191_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_4_fu_2004_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_5_fu_2260_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_6_fu_2265_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_7_fu_2438_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_8_fu_2443_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_9_fu_2622_p2    |      icmp|   0|  0|   16|           9|           8|
    |icmp_ln698_fu_2112_p2      |      icmp|   0|  0|   16|           9|           8|
    |grp_fu_1816_p0             |        or|   0|  0|    9|           9|           1|
    |grp_fu_1832_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1843_p0             |        or|   0|  0|    9|           9|           2|
    |grp_fu_1854_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1865_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1876_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1887_p0             |        or|   0|  0|    9|           9|           3|
    |grp_fu_1898_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1909_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1920_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1931_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1942_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1953_p0             |        or|   0|  0|    9|           9|           4|
    |grp_fu_1964_p0             |        or|   0|  0|    9|           9|           4|
    |or_ln698_15_fu_3355_p2     |        or|   0|  0|  288|         288|         288|
    |or_ln698_9_fu_1999_p2      |        or|   0|  0|    9|           9|           4|
    |select_ln698_1_fu_3294_p3  |    select|   0|  0|  221|           1|         256|
    |select_ln698_2_fu_3315_p3  |    select|   0|  0|  276|           1|         320|
    |select_ln698_3_fu_3322_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln698_4_fu_2786_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln698_5_fu_3398_p3  |    select|   0|  0|  331|           1|         384|
    |select_ln698_6_fu_3522_p3  |    select|   0|  0|  359|           1|         416|
    |select_ln698_7_fu_3544_p3  |    select|   0|  0|  388|           1|         448|
    |select_ln698_8_fu_3566_p3  |    select|   0|  0|  408|           1|         480|
    |select_ln698_9_fu_3641_p3  |    select|   0|  0|  428|           1|         512|
    |select_ln698_fu_3276_p3    |    select|   0|  0|  208|           1|         224|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 3323|         550|        3535|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  49|          9|    1|          9|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load           |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar131_load   |   9|          2|    5|         10|
    |gmem4_blk_n_W                     |   9|          2|    1|          2|
    |i_fu_190                          |   9|          2|    9|         18|
    |indvar131_fu_194                  |   9|          2|    5|         10|
    |reg_1582                          |   9|          2|   32|         64|
    |reg_1587                          |   9|          2|   32|         64|
    |reg_1592                          |   9|          2|   32|         64|
    |reg_1597                          |   9|          2|   32|         64|
    |reg_1602                          |   9|          2|   32|         64|
    |reg_1607                          |   9|          2|   32|         64|
    |reg_1612                          |   9|          2|   32|         64|
    |reg_1617                          |   9|          2|   32|         64|
    |reg_1622                          |   9|          2|   32|         64|
    |reg_1627                          |   9|          2|   32|         64|
    |reg_1632                          |   9|          2|   32|         64|
    |reg_1637                          |   9|          2|   32|         64|
    |reg_1642                          |   9|          2|   32|         64|
    |reg_1647                          |   9|          2|   32|         64|
    |reg_1652                          |   9|          2|   32|         64|
    |reg_1657                          |   9|          2|   32|         64|
    |reg_1662                          |   9|          2|   32|         64|
    |reg_1667                          |   9|          2|   32|         64|
    |reg_1672                          |   9|          2|   32|         64|
    |reg_1677                          |   9|          2|   32|         64|
    |reg_1682                          |   9|          2|   32|         64|
    |reg_1687                          |   9|          2|   32|         64|
    |reg_1692                          |   9|          2|   32|         64|
    |reg_1697                          |   9|          2|   32|         64|
    |reg_1702                          |   9|          2|   32|         64|
    |reg_1707                          |   9|          2|   32|         64|
    |reg_1712                          |   9|          2|   32|         64|
    |reg_1717                          |   9|          2|   32|         64|
    |reg_1722                          |   9|          2|   32|         64|
    |reg_1727                          |   9|          2|   32|         64|
    |v4_1_address0                     |  49|          9|    6|         54|
    |v4_1_address1                     |  49|          9|    6|         54|
    |v4_2_address0                     |  49|          9|    6|         54|
    |v4_2_address1                     |  49|          9|    6|         54|
    |v4_3_address0                     |  49|          9|    6|         54|
    |v4_3_address1                     |  49|          9|    6|         54|
    |v4_4_address0                     |  49|          9|    6|         54|
    |v4_4_address1                     |  49|          9|    6|         54|
    |v4_5_address0                     |  49|          9|    6|         54|
    |v4_5_address1                     |  49|          9|    6|         54|
    |v4_6_address0                     |  49|          9|    6|         54|
    |v4_6_address1                     |  49|          9|    6|         54|
    |v4_7_address0                     |  49|          9|    6|         54|
    |v4_7_address1                     |  49|          9|    6|         54|
    |v4_8_address0                     |  49|          9|    6|         54|
    |v4_8_address1                     |  49|          9|    6|         54|
    |v4_9_address0                     |  49|          9|    6|         54|
    |v4_9_address1                     |  49|          9|    6|         54|
    |v4_address0                       |  49|          9|    6|         54|
    |v4_address1                       |  49|          9|    6|         54|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |1389|        269| 1115|       3077|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    8|   0|    8|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |i_fu_190                           |    9|   0|    9|          0|
    |i_load_reg_3677                    |    9|   0|    9|          0|
    |icmp_ln695_reg_3673                |    1|   0|    1|          0|
    |icmp_ln695_reg_3673_pp0_iter1_reg  |    1|   0|    1|          0|
    |icmp_ln698_1_reg_3927              |    1|   0|    1|          0|
    |icmp_ln698_2_reg_4042              |    1|   0|    1|          0|
    |icmp_ln698_3_reg_4047              |    1|   0|    1|          0|
    |icmp_ln698_4_reg_3797              |    1|   0|    1|          0|
    |icmp_ln698_5_reg_4172              |    1|   0|    1|          0|
    |icmp_ln698_6_reg_4177              |    1|   0|    1|          0|
    |icmp_ln698_7_reg_4302              |    1|   0|    1|          0|
    |icmp_ln698_8_reg_4307              |    1|   0|    1|          0|
    |icmp_ln698_9_reg_4432              |    1|   0|    1|          0|
    |icmp_ln698_reg_3922                |    1|   0|    1|          0|
    |indvar131_fu_194                   |    5|   0|    5|          0|
    |or_ln698_10_reg_3756               |    6|   0|    9|          3|
    |or_ln698_11_reg_3763               |    7|   0|    9|          2|
    |or_ln698_12_reg_3770               |    6|   0|    9|          3|
    |or_ln698_13_reg_3777               |    6|   0|    9|          3|
    |or_ln698_14_reg_3784               |    5|   0|    9|          4|
    |or_ln698_1_reg_3704                |    8|   0|    9|          1|
    |or_ln698_2_reg_3710                |    7|   0|    9|          2|
    |or_ln698_3_reg_3716                |    8|   0|    9|          1|
    |or_ln698_4_reg_3722                |    7|   0|    9|          2|
    |or_ln698_5_reg_3728                |    7|   0|    9|          2|
    |or_ln698_6_reg_3735                |    6|   0|    9|          3|
    |or_ln698_7_reg_3742                |    8|   0|    9|          1|
    |or_ln698_8_reg_3749                |    7|   0|    9|          2|
    |or_ln698_reg_3698                  |    8|   0|    9|          1|
    |or_ln698_reg_3698_pp0_iter1_reg    |    8|   0|    9|          1|
    |reg_1582                           |   32|   0|   32|          0|
    |reg_1587                           |   32|   0|   32|          0|
    |reg_1592                           |   32|   0|   32|          0|
    |reg_1597                           |   32|   0|   32|          0|
    |reg_1602                           |   32|   0|   32|          0|
    |reg_1607                           |   32|   0|   32|          0|
    |reg_1612                           |   32|   0|   32|          0|
    |reg_1617                           |   32|   0|   32|          0|
    |reg_1622                           |   32|   0|   32|          0|
    |reg_1627                           |   32|   0|   32|          0|
    |reg_1632                           |   32|   0|   32|          0|
    |reg_1637                           |   32|   0|   32|          0|
    |reg_1642                           |   32|   0|   32|          0|
    |reg_1647                           |   32|   0|   32|          0|
    |reg_1652                           |   32|   0|   32|          0|
    |reg_1657                           |   32|   0|   32|          0|
    |reg_1662                           |   32|   0|   32|          0|
    |reg_1667                           |   32|   0|   32|          0|
    |reg_1672                           |   32|   0|   32|          0|
    |reg_1677                           |   32|   0|   32|          0|
    |reg_1682                           |   32|   0|   32|          0|
    |reg_1687                           |   32|   0|   32|          0|
    |reg_1692                           |   32|   0|   32|          0|
    |reg_1697                           |   32|   0|   32|          0|
    |reg_1702                           |   32|   0|   32|          0|
    |reg_1707                           |   32|   0|   32|          0|
    |reg_1712                           |   32|   0|   32|          0|
    |reg_1717                           |   32|   0|   32|          0|
    |reg_1722                           |   32|   0|   32|          0|
    |reg_1727                           |   32|   0|   32|          0|
    |reg_1732                           |   32|   0|   32|          0|
    |reg_1736                           |   32|   0|   32|          0|
    |reg_1740                           |   32|   0|   32|          0|
    |reg_1744                           |   32|   0|   32|          0|
    |reg_1748                           |   32|   0|   32|          0|
    |reg_1752                           |   32|   0|   32|          0|
    |reg_1756                           |   32|   0|   32|          0|
    |reg_1760                           |   32|   0|   32|          0|
    |reg_1764                           |   32|   0|   32|          0|
    |reg_1768                           |   32|   0|   32|          0|
    |select_ln698_4_reg_4452            |   32|   0|   32|          0|
    |select_ln698_5_reg_4788            |  384|   0|  384|          0|
    |select_ln698_9_reg_4804            |  512|   0|  512|          0|
    |tmp_10_reg_4568                    |   32|   0|   32|          0|
    |tmp_11_reg_4573                    |   32|   0|   32|          0|
    |tmp_16_reg_4778                    |   32|   0|   32|          0|
    |tmp_17_reg_4783                    |   32|   0|   32|          0|
    |tmp_18_reg_4794                    |   32|   0|   32|          0|
    |tmp_19_reg_4799                    |   32|   0|   32|          0|
    |tmp_2_reg_4182                     |   32|   0|   32|          0|
    |tmp_3_reg_4187                     |   32|   0|   32|          0|
    |tmp_43_reg_4563                    |    6|   0|    6|          0|
    |tmp_44_reg_3802                    |    6|   0|    6|          0|
    |tmp_45_reg_3807                    |    6|   0|    6|          0|
    |tmp_46_reg_3912                    |    6|   0|    6|          0|
    |tmp_47_reg_3917                    |    6|   0|    6|          0|
    |tmp_4_reg_4312                     |   32|   0|   32|          0|
    |tmp_51_reg_4032                    |    6|   0|    6|          0|
    |tmp_52_reg_4037                    |    6|   0|    6|          0|
    |tmp_53_reg_4162                    |    6|   0|    6|          0|
    |tmp_54_reg_4167                    |    6|   0|    6|          0|
    |tmp_56_reg_4292                    |    6|   0|    6|          0|
    |tmp_57_reg_4297                    |    6|   0|    6|          0|
    |tmp_58_reg_4422                    |    6|   0|    6|          0|
    |tmp_59_reg_4427                    |    6|   0|    6|          0|
    |tmp_5_reg_4317                     |   32|   0|   32|          0|
    |tmp_60_reg_4558                    |    6|   0|    6|          0|
    |tmp_7_reg_4442                     |   32|   0|   32|          0|
    |tmp_9_reg_4447                     |   32|   0|   32|          0|
    |tmp_reg_3791                       |    6|   0|    6|          0|
    |tmp_reg_3791_pp0_iter2_reg         |    6|   0|    6|          0|
    |trunc_ln699_reg_4437               |    4|   0|    4|          0|
    |urem_ln698_1_reg_4057              |    4|   0|    4|          0|
    |urem_ln698_reg_4052                |    4|   0|    4|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              | 2852|   0| 2883|         31|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_695_16|  return value|
|m_axi_gmem4_AWVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_AWUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WVALID    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WREADY    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WDATA     |  out|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WSTRB     |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WLAST     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WID       |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_WUSER     |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARVALID   |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREADY   |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARADDR    |  out|   64|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARID      |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLEN     |  out|   32|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARSIZE    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARBURST   |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARLOCK    |  out|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARCACHE   |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARPROT    |  out|    3|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARQOS     |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARREGION  |  out|    4|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_ARUSER    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RDATA     |   in|  512|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RLAST     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RFIFONUM  |   in|    9|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_RRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BVALID    |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BREADY    |  out|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BRESP     |   in|    2|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BID       |   in|    1|       m_axi|                                  gmem4|       pointer|
|m_axi_gmem4_BUSER     |   in|    1|       m_axi|                                  gmem4|       pointer|
|sext_ln92             |   in|   58|     ap_none|                              sext_ln92|        scalar|
|v4_address0           |  out|    6|   ap_memory|                                     v4|         array|
|v4_ce0                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q0                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_address1           |  out|    6|   ap_memory|                                     v4|         array|
|v4_ce1                |  out|    1|   ap_memory|                                     v4|         array|
|v4_q1                 |   in|   32|   ap_memory|                                     v4|         array|
|v4_1_address0         |  out|    6|   ap_memory|                                   v4_1|         array|
|v4_1_ce0              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q0               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_1_address1         |  out|    6|   ap_memory|                                   v4_1|         array|
|v4_1_ce1              |  out|    1|   ap_memory|                                   v4_1|         array|
|v4_1_q1               |   in|   32|   ap_memory|                                   v4_1|         array|
|v4_2_address0         |  out|    6|   ap_memory|                                   v4_2|         array|
|v4_2_ce0              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q0               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_2_address1         |  out|    6|   ap_memory|                                   v4_2|         array|
|v4_2_ce1              |  out|    1|   ap_memory|                                   v4_2|         array|
|v4_2_q1               |   in|   32|   ap_memory|                                   v4_2|         array|
|v4_3_address0         |  out|    6|   ap_memory|                                   v4_3|         array|
|v4_3_ce0              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q0               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_3_address1         |  out|    6|   ap_memory|                                   v4_3|         array|
|v4_3_ce1              |  out|    1|   ap_memory|                                   v4_3|         array|
|v4_3_q1               |   in|   32|   ap_memory|                                   v4_3|         array|
|v4_4_address0         |  out|    6|   ap_memory|                                   v4_4|         array|
|v4_4_ce0              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q0               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_4_address1         |  out|    6|   ap_memory|                                   v4_4|         array|
|v4_4_ce1              |  out|    1|   ap_memory|                                   v4_4|         array|
|v4_4_q1               |   in|   32|   ap_memory|                                   v4_4|         array|
|v4_5_address0         |  out|    6|   ap_memory|                                   v4_5|         array|
|v4_5_ce0              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q0               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_5_address1         |  out|    6|   ap_memory|                                   v4_5|         array|
|v4_5_ce1              |  out|    1|   ap_memory|                                   v4_5|         array|
|v4_5_q1               |   in|   32|   ap_memory|                                   v4_5|         array|
|v4_6_address0         |  out|    6|   ap_memory|                                   v4_6|         array|
|v4_6_ce0              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q0               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_6_address1         |  out|    6|   ap_memory|                                   v4_6|         array|
|v4_6_ce1              |  out|    1|   ap_memory|                                   v4_6|         array|
|v4_6_q1               |   in|   32|   ap_memory|                                   v4_6|         array|
|v4_7_address0         |  out|    6|   ap_memory|                                   v4_7|         array|
|v4_7_ce0              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q0               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_7_address1         |  out|    6|   ap_memory|                                   v4_7|         array|
|v4_7_ce1              |  out|    1|   ap_memory|                                   v4_7|         array|
|v4_7_q1               |   in|   32|   ap_memory|                                   v4_7|         array|
|v4_8_address0         |  out|    6|   ap_memory|                                   v4_8|         array|
|v4_8_ce0              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q0               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_8_address1         |  out|    6|   ap_memory|                                   v4_8|         array|
|v4_8_ce1              |  out|    1|   ap_memory|                                   v4_8|         array|
|v4_8_q1               |   in|   32|   ap_memory|                                   v4_8|         array|
|v4_9_address0         |  out|    6|   ap_memory|                                   v4_9|         array|
|v4_9_ce0              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q0               |   in|   32|   ap_memory|                                   v4_9|         array|
|v4_9_address1         |  out|    6|   ap_memory|                                   v4_9|         array|
|v4_9_ce1              |  out|    1|   ap_memory|                                   v4_9|         array|
|v4_9_q1               |   in|   32|   ap_memory|                                   v4_9|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

