Analysis & Synthesis report for Canny_Edge_Detection
Tue Feb 12 22:03:11 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |Canny_Edge_Detection|sobel_detect:sobel_detection|state
 10. User-Specified and Inferred Latches
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for fifo:c_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated
 18. Source assignments for fifo:b_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated
 19. Source assignments for fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_isg1:auto_generated
 20. Parameter Settings for User Entity Instance: fifo:a_fifo
 21. Parameter Settings for User Entity Instance: edge_detect:gray_scale
 22. Parameter Settings for User Entity Instance: fifo:b_fifo
 23. Parameter Settings for User Entity Instance: sobel_detect:sobel_detection
 24. Parameter Settings for User Entity Instance: fifo:c_fifo
 25. Parameter Settings for Inferred Entity Instance: fifo:c_fifo|altsyncram:fifo_buf_rtl_0
 26. Parameter Settings for Inferred Entity Instance: fifo:b_fifo|altsyncram:fifo_buf_rtl_0
 27. Parameter Settings for Inferred Entity Instance: fifo:a_fifo|altsyncram:fifo_buf_rtl_0
 28. Parameter Settings for Inferred Entity Instance: edge_detect:gray_scale|lpm_divide:Div0
 29. altsyncram Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "fifo:c_fifo"
 31. Port Connectivity Checks: "fifo:a_fifo"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Feb 12 22:03:11 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Canny_Edge_Detection                        ;
; Top-level Entity Name              ; Canny_Edge_Detection                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 12,181                                      ;
;     Total combinational functions  ; 12,181                                      ;
;     Dedicated logic registers      ; 11,652                                      ;
; Total registers                    ; 11652                                       ;
; Total pins                         ; 38                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 640                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                  ;
+------------------------------------------------------------------+----------------------+----------------------+
; Option                                                           ; Setting              ; Default Value        ;
+------------------------------------------------------------------+----------------------+----------------------+
; Device                                                           ; EP4CE115F29C8        ;                      ;
; Top-level entity name                                            ; Canny_Edge_Detection ; Canny_Edge_Detection ;
; Family name                                                      ; Cyclone IV E         ; Cyclone V            ;
; Use smart compilation                                            ; Off                  ; Off                  ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                      ; Off                  ; Off                  ;
; Restructure Multiplexers                                         ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                              ; Off                  ; Off                  ;
; Preserve fewer node names                                        ; On                   ; On                   ;
; Intel FPGA IP Evaluation Mode                                    ; Enable               ; Enable               ;
; Verilog Version                                                  ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                     ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                         ; Auto                 ; Auto                 ;
; Safe State Machine                                               ; Off                  ; Off                  ;
; Extract Verilog State Machines                                   ; On                   ; On                   ;
; Extract VHDL State Machines                                      ; On                   ; On                   ;
; Ignore Verilog initial constructs                                ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                       ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                   ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                        ; On                   ; On                   ;
; Parallel Synthesis                                               ; On                   ; On                   ;
; DSP Block Balancing                                              ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                               ; On                   ; On                   ;
; Power-Up Don't Care                                              ; On                   ; On                   ;
; Remove Redundant Logic Cells                                     ; Off                  ; Off                  ;
; Remove Duplicate Registers                                       ; On                   ; On                   ;
; Ignore CARRY Buffers                                             ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                           ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                            ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                        ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                             ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                              ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                   ; Off                  ; Off                  ;
; Optimization Technique                                           ; Balanced             ; Balanced             ;
; Carry Chain Length                                               ; 70                   ; 70                   ;
; Auto Carry Chains                                                ; On                   ; On                   ;
; Auto Open-Drain Pins                                             ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                  ; Off                  ;
; Auto ROM Replacement                                             ; On                   ; On                   ;
; Auto RAM Replacement                                             ; On                   ; On                   ;
; Auto DSP Block Replacement                                       ; On                   ; On                   ;
; Auto Shift Register Replacement                                  ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                  ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                    ; On                   ; On                   ;
; Strict RAM Replacement                                           ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                           ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                         ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                ; Off                  ; Off                  ;
; Auto Resource Sharing                                            ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                               ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                    ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing              ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                          ; On                   ; On                   ;
; Report Parameter Settings                                        ; On                   ; On                   ;
; Report Source Assignments                                        ; On                   ; On                   ;
; Report Connectivity Checks                                       ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                               ; Off                  ; Off                  ;
; Synchronization Register Chain Length                            ; 2                    ; 2                    ;
; Power Optimization During Synthesis                              ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                  ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                  ; 100                  ;
; Clock MUX Protection                                             ; On                   ; On                   ;
; Auto Gated Clock Conversion                                      ; Off                  ; Off                  ;
; Block Design Naming                                              ; Auto                 ; Auto                 ;
; SDC constraint protection                                        ; Off                  ; Off                  ;
; Synthesis Effort                                                 ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                             ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                               ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                      ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                           ; On                   ; On                   ;
+------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; sobel_detect.vhd                 ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd                       ;         ;
; Canny_Edge_Detection.vhd         ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd               ;         ;
; edge_detect.vhd                  ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd                        ;         ;
; fifo.vhd                         ; yes             ; User VHDL File               ; C:/intelFPGA_lite/18.1/Edge Detection/fifo.vhd                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mpg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/altsyncram_mpg1.tdf                 ;         ;
; db/altsyncram_isg1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/altsyncram_isg1.tdf                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_hhm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/lpm_divide_hhm.tdf                  ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/sign_div_unsign_9kh.tdf             ;         ;
; db/alt_u_div_64f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/alt_u_div_64f.tdf                   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/add_sub_7pc.tdf                     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/intelFPGA_lite/18.1/Edge Detection/db/add_sub_8pc.tdf                     ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 12,181    ;
;                                             ;           ;
; Total combinational functions               ; 12181     ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 169       ;
;     -- 3 input functions                    ; 11826     ;
;     -- <=2 input functions                  ; 186       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 11869     ;
;     -- arithmetic mode                      ; 312       ;
;                                             ;           ;
; Total registers                             ; 11652     ;
;     -- Dedicated logic registers            ; 11652     ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 38        ;
; Total memory bits                           ; 640       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 11692     ;
; Total fan-out                               ; 71874     ;
; Average fan-out                             ; 3.00      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                ; Entity Name          ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |Canny_Edge_Detection                     ; 12181 (0)           ; 11652 (0)                 ; 640         ; 0            ; 0       ; 0         ; 38   ; 0            ; |Canny_Edge_Detection                                                                                                                                              ; Canny_Edge_Detection ; work         ;
;    |edge_detect:gray_scale|               ; 62 (17)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale                                                                                                                       ; edge_detect          ; work         ;
;       |lpm_divide:Div0|                   ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale|lpm_divide:Div0                                                                                                       ; lpm_divide           ; work         ;
;          |lpm_divide_hhm:auto_generated|  ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale|lpm_divide:Div0|lpm_divide_hhm:auto_generated                                                                         ; lpm_divide_hhm       ; work         ;
;             |sign_div_unsign_9kh:divider| ; 45 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider                                             ; sign_div_unsign_9kh  ; work         ;
;                |alt_u_div_64f:divider|    ; 45 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider                       ; alt_u_div_64f        ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|edge_detect:gray_scale|lpm_divide:Div0|lpm_divide_hhm:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_64f:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc          ; work         ;
;    |fifo:a_fifo|                          ; 18 (18)             ; 11 (11)                   ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:a_fifo                                                                                                                                  ; fifo                 ; work         ;
;       |altsyncram:fifo_buf_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:a_fifo|altsyncram:fifo_buf_rtl_0                                                                                                        ; altsyncram           ; work         ;
;          |altsyncram_isg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_isg1:auto_generated                                                                         ; altsyncram_isg1      ; work         ;
;    |fifo:b_fifo|                          ; 18 (18)             ; 11 (11)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:b_fifo                                                                                                                                  ; fifo                 ; work         ;
;       |altsyncram:fifo_buf_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:b_fifo|altsyncram:fifo_buf_rtl_0                                                                                                        ; altsyncram           ; work         ;
;          |altsyncram_mpg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:b_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated                                                                         ; altsyncram_mpg1      ; work         ;
;    |fifo:c_fifo|                          ; 20 (20)             ; 10 (10)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:c_fifo                                                                                                                                  ; fifo                 ; work         ;
;       |altsyncram:fifo_buf_rtl_0|         ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:c_fifo|altsyncram:fifo_buf_rtl_0                                                                                                        ; altsyncram           ; work         ;
;          |altsyncram_mpg1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|fifo:c_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated                                                                         ; altsyncram_mpg1      ; work         ;
;    |sobel_detect:sobel_detection|         ; 12063 (12063)       ; 11612 (11612)             ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Canny_Edge_Detection|sobel_detect:sobel_detection                                                                                                                 ; sobel_detect         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_isg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 24           ; 16           ; 24           ; 384  ; None ;
; fifo:b_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; fifo:c_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+---------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------+
; State Machine - |Canny_Edge_Detection|sobel_detect:sobel_detection|state ;
+----------+----------+----------+----------+------------------------------+
; Name     ; state.s3 ; state.s2 ; state.s1 ; state.s0                     ;
+----------+----------+----------+----------+------------------------------+
; state.s0 ; 0        ; 0        ; 0        ; 0                            ;
; state.s1 ; 0        ; 0        ; 1        ; 1                            ;
; state.s2 ; 0        ; 1        ; 0        ; 1                            ;
; state.s3 ; 1        ; 0        ; 0        ; 1                            ;
+----------+----------+----------+----------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                       ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                        ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
; sobel_detect:sobel_detection|sobel[0]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[1]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[2]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[3]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[4]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[5]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[6]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|sobel[7]               ; sobel_detect:sobel_detection|Selector11548 ; yes                    ;
; sobel_detect:sobel_detection|data[0]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[1]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[2]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[3]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[4]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[5]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[6]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; sobel_detect:sobel_detection|data[7]                ; sobel_detect:sobel_detection|data[0]       ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                            ;                        ;
+-----------------------------------------------------+--------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; sobel_detect:sobel_detection|Add19~0                   ;    ;
; sobel_detect:sobel_detection|y_c~31                    ;    ;
; sobel_detect:sobel_detection|y_c~32                    ;    ;
; sobel_detect:sobel_detection|y_c~33                    ;    ;
; sobel_detect:sobel_detection|y_c~34                    ;    ;
; sobel_detect:sobel_detection|y_c~35                    ;    ;
; sobel_detect:sobel_detection|y_c~36                    ;    ;
; sobel_detect:sobel_detection|y_c~37                    ;    ;
; sobel_detect:sobel_detection|y_c~38                    ;    ;
; sobel_detect:sobel_detection|y_c~39                    ;    ;
; sobel_detect:sobel_detection|y_c~40                    ;    ;
; sobel_detect:sobel_detection|y_c~41                    ;    ;
; sobel_detect:sobel_detection|y_c~42                    ;    ;
; sobel_detect:sobel_detection|y_c~43                    ;    ;
; sobel_detect:sobel_detection|y_c~44                    ;    ;
; sobel_detect:sobel_detection|y_c~45                    ;    ;
; sobel_detect:sobel_detection|y_c~46                    ;    ;
; sobel_detect:sobel_detection|y_c~47                    ;    ;
; sobel_detect:sobel_detection|y_c~48                    ;    ;
; sobel_detect:sobel_detection|y_c~49                    ;    ;
; sobel_detect:sobel_detection|y_c~50                    ;    ;
; sobel_detect:sobel_detection|y_c~51                    ;    ;
; sobel_detect:sobel_detection|y_c~52                    ;    ;
; sobel_detect:sobel_detection|y_c~53                    ;    ;
; sobel_detect:sobel_detection|y_c~54                    ;    ;
; sobel_detect:sobel_detection|y_c~55                    ;    ;
; sobel_detect:sobel_detection|y_c~56                    ;    ;
; sobel_detect:sobel_detection|y_c~57                    ;    ;
; sobel_detect:sobel_detection|y_c~58                    ;    ;
; sobel_detect:sobel_detection|y_c~59                    ;    ;
; sobel_detect:sobel_detection|y_c~60                    ;    ;
; sobel_detect:sobel_detection|y_c~61                    ;    ;
; sobel_detect:sobel_detection|Add18~0                   ;    ;
; sobel_detect:sobel_detection|x_c~31                    ;    ;
; sobel_detect:sobel_detection|x_c~32                    ;    ;
; sobel_detect:sobel_detection|x_c~33                    ;    ;
; sobel_detect:sobel_detection|x_c~34                    ;    ;
; sobel_detect:sobel_detection|x_c~35                    ;    ;
; sobel_detect:sobel_detection|x_c~36                    ;    ;
; sobel_detect:sobel_detection|x_c~37                    ;    ;
; sobel_detect:sobel_detection|x_c~38                    ;    ;
; sobel_detect:sobel_detection|x_c~39                    ;    ;
; sobel_detect:sobel_detection|x_c~40                    ;    ;
; sobel_detect:sobel_detection|x_c~41                    ;    ;
; sobel_detect:sobel_detection|x_c~42                    ;    ;
; sobel_detect:sobel_detection|x_c~43                    ;    ;
; sobel_detect:sobel_detection|x_c~44                    ;    ;
; sobel_detect:sobel_detection|x_c~45                    ;    ;
; sobel_detect:sobel_detection|x_c~46                    ;    ;
; sobel_detect:sobel_detection|x_c~47                    ;    ;
; sobel_detect:sobel_detection|x_c~48                    ;    ;
; sobel_detect:sobel_detection|x_c~49                    ;    ;
; sobel_detect:sobel_detection|x_c~50                    ;    ;
; sobel_detect:sobel_detection|x_c~51                    ;    ;
; sobel_detect:sobel_detection|x_c~52                    ;    ;
; sobel_detect:sobel_detection|x_c~53                    ;    ;
; sobel_detect:sobel_detection|x_c~54                    ;    ;
; sobel_detect:sobel_detection|x_c~55                    ;    ;
; sobel_detect:sobel_detection|x_c~56                    ;    ;
; sobel_detect:sobel_detection|x_c~57                    ;    ;
; sobel_detect:sobel_detection|x_c~58                    ;    ;
; sobel_detect:sobel_detection|x_c~59                    ;    ;
; sobel_detect:sobel_detection|x_c~60                    ;    ;
; sobel_detect:sobel_detection|x_c~61                    ;    ;
; Number of logic cells representing combinational loops ; 64 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; edge_detect:gray_scale|out_wr_en      ; Stuck at VCC due to stuck port data_in ;
; edge_detect:gray_scale|in_rd_en       ; Stuck at VCC due to stuck port data_in ;
; Total Number of Removed Registers = 2 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 11652 ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11564 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; fifo:a_fifo|empty                      ; 2       ;
; fifo:b_fifo|empty                      ; 11      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+-------------------------+----------------------------+------+
; Register Name           ; Megafunction               ; Type ;
+-------------------------+----------------------------+------+
; fifo:c_fifo|dout[0..7]  ; fifo:c_fifo|fifo_buf_rtl_0 ; RAM  ;
; fifo:b_fifo|dout[0..7]  ; fifo:b_fifo|fifo_buf_rtl_0 ; RAM  ;
; fifo:a_fifo|dout[0..23] ; fifo:a_fifo|fifo_buf_rtl_0 ; RAM  ;
+-------------------------+----------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                      ;
+--------------------+------------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width  ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+------------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 7:1                ; 11544 bits ; 46176 LEs     ; 11544 LEs            ; 34632 LEs              ; Yes        ; |Canny_Edge_Detection|sobel_detect:sobel_detection|shift_reg[803][3] ;
; 5:1                ; 2 bits     ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Canny_Edge_Detection|sobel_detect:sobel_detection|Selector11547     ;
; 6:1                ; 31 bits    ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; No         ; |Canny_Edge_Detection|sobel_detect:sobel_detection|Selector11604     ;
; 7:1                ; 2 bits     ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Canny_Edge_Detection|sobel_detect:sobel_detection|Selector11545     ;
; 6:1                ; 31 bits    ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; No         ; |Canny_Edge_Detection|sobel_detect:sobel_detection|Selector11571     ;
+--------------------+------------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo:c_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo:b_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for fifo:a_fifo|altsyncram:fifo_buf_rtl_0|altsyncram_isg1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------+
; Assignment                      ; Value              ; From ; To                            ;
+---------------------------------+--------------------+------+-------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                             ;
+---------------------------------+--------------------+------+-------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:a_fifo ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; fifo_data_width  ; 24    ; Signed Integer                ;
; fifo_buffer_size ; 48    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: edge_detect:gray_scale ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; wid            ; 720   ; Signed Integer                             ;
; height         ; 540   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:b_fifo ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                ;
; fifo_buffer_size ; 16    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sobel_detect:sobel_detection ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; wid            ; 720   ; Signed Integer                                   ;
; height         ; 540   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:c_fifo ;
+------------------+-------+-------------------------------+
; Parameter Name   ; Value ; Type                          ;
+------------------+-------+-------------------------------+
; fifo_data_width  ; 8     ; Signed Integer                ;
; fifo_buffer_size ; 16    ; Signed Integer                ;
+------------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:c_fifo|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:b_fifo|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Untyped                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 8                    ; Untyped                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fifo:a_fifo|altsyncram:fifo_buf_rtl_0 ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                    ;
; WIDTH_A                            ; 24                   ; Untyped                    ;
; WIDTHAD_A                          ; 4                    ; Untyped                    ;
; NUMWORDS_A                         ; 16                   ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 24                   ; Untyped                    ;
; WIDTHAD_B                          ; 4                    ; Untyped                    ;
; NUMWORDS_B                         ; 16                   ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_isg1      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: edge_detect:gray_scale|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                                       ;
; LPM_WIDTHD             ; 2              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_hhm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                  ;
+-------------------------------------------+---------------------------------------+
; Name                                      ; Value                                 ;
+-------------------------------------------+---------------------------------------+
; Number of entity instances                ; 3                                     ;
; Entity Instance                           ; fifo:c_fifo|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 8                                     ;
;     -- NUMWORDS_A                         ; 16                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 8                                     ;
;     -- NUMWORDS_B                         ; 16                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; fifo:b_fifo|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 8                                     ;
;     -- NUMWORDS_A                         ; 16                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 8                                     ;
;     -- NUMWORDS_B                         ; 16                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
; Entity Instance                           ; fifo:a_fifo|altsyncram:fifo_buf_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                             ;
;     -- WIDTH_A                            ; 24                                    ;
;     -- NUMWORDS_A                         ; 16                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                          ;
;     -- WIDTH_B                            ; 24                                    ;
;     -- NUMWORDS_B                         ; 16                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                              ;
+-------------------------------------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:c_fifo"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:a_fifo"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; full ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 38                          ;
; cycloneiii_ff         ; 11652                       ;
;     CLR               ; 20                          ;
;     ENA               ; 11552                       ;
;     ENA CLR           ; 12                          ;
;     plain             ; 68                          ;
; cycloneiii_lcell_comb ; 12182                       ;
;     arith             ; 312                         ;
;         2 data inputs ; 89                          ;
;         3 data inputs ; 223                         ;
;     normal            ; 11870                       ;
;         0 data inputs ; 13                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 11603                       ;
;         4 data inputs ; 169                         ;
; cycloneiii_ram_block  ; 40                          ;
;                       ;                             ;
; Max LUT depth         ; 19.40                       ;
; Average LUT depth     ; 1.50                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Feb 12 22:02:15 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Canny_Edge_Detection -c Canny_Edge_Detection
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file sobel_detect.vhd
    Info (12022): Found design unit 1: sobel_detect-behavioral File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 23
    Info (12023): Found entity 1: sobel_detect File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file canny_edge_detection.vhd
    Info (12022): Found design unit 1: Canny_Edge_Detection-structural File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 19
    Info (12023): Found entity 1: Canny_Edge_Detection File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file edge_detect.vhd
    Info (12022): Found design unit 1: edge_detect-behavioral File: C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd Line: 24
    Info (12023): Found entity 1: edge_detect File: C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-behavior File: C:/intelFPGA_lite/18.1/Edge Detection/fifo.vhd Line: 29
    Info (12023): Found entity 1: fifo File: C:/intelFPGA_lite/18.1/Edge Detection/fifo.vhd Line: 8
Info (12127): Elaborating entity "Canny_Edge_Detection" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Canny_Edge_Detection.vhd(20): object "full_1" assigned a value but never read File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 20
Warning (10036): Verilog HDL or VHDL warning at Canny_Edge_Detection.vhd(20): object "empty_2" assigned a value but never read File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 20
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:a_fifo" File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 83
Info (12128): Elaborating entity "edge_detect" for hierarchy "edge_detect:gray_scale" File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 101
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:b_fifo" File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 114
Info (12128): Elaborating entity "sobel_detect" for hierarchy "sobel_detect:sobel_detection" File: C:/intelFPGA_lite/18.1/Edge Detection/Canny_Edge_Detection.vhd Line: 133
Warning (10036): Verilog HDL or VHDL warning at sobel_detect.vhd(32): object "ready_c" assigned a value but never read File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 32
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(93): signal "x_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 93
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(96): signal "y_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 96
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(102): signal "buffer_val" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 102
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(107): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 107
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(112): signal "x_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 112
Warning (10492): VHDL Process Statement warning at sobel_detect.vhd(115): signal "y_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 115
Warning (10631): VHDL Process Statement warning at sobel_detect.vhd(67): inferring latch(es) for signal or variable "data", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Warning (10631): VHDL Process Statement warning at sobel_detect.vhd(67): inferring latch(es) for signal or variable "sobel", which holds its previous value in one or more paths through the process File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[0]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[1]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[2]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[3]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[4]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[5]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[6]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "sobel[7]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[0]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[1]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[2]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[3]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[4]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[5]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[6]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (10041): Inferred latch for "data[7]" at sobel_detect.vhd(67) File: C:/intelFPGA_lite/18.1/Edge Detection/sobel_detect.vhd Line: 67
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:c_fifo|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:b_fifo|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "fifo:a_fifo|fifo_buf_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "edge_detect:gray_scale|Div0" File: C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "fifo:c_fifo|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "fifo:c_fifo|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf
    Info (12023): Found entity 1: altsyncram_mpg1 File: C:/intelFPGA_lite/18.1/Edge Detection/db/altsyncram_mpg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fifo:a_fifo|altsyncram:fifo_buf_rtl_0"
Info (12133): Instantiated megafunction "fifo:a_fifo|altsyncram:fifo_buf_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isg1.tdf
    Info (12023): Found entity 1: altsyncram_isg1 File: C:/intelFPGA_lite/18.1/Edge Detection/db/altsyncram_isg1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "edge_detect:gray_scale|lpm_divide:Div0" File: C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd Line: 32
Info (12133): Instantiated megafunction "edge_detect:gray_scale|lpm_divide:Div0" with the following parameter: File: C:/intelFPGA_lite/18.1/Edge Detection/edge_detect.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf
    Info (12023): Found entity 1: lpm_divide_hhm File: C:/intelFPGA_lite/18.1/Edge Detection/db/lpm_divide_hhm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: C:/intelFPGA_lite/18.1/Edge Detection/db/sign_div_unsign_9kh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf
    Info (12023): Found entity 1: alt_u_div_64f File: C:/intelFPGA_lite/18.1/Edge Detection/db/alt_u_div_64f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/intelFPGA_lite/18.1/Edge Detection/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/intelFPGA_lite/18.1/Edge Detection/db/add_sub_8pc.tdf Line: 22
Info (13000): Registers with preset signals will power-up high File: C:/intelFPGA_lite/18.1/Edge Detection/fifo.vhd Line: 25
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 12275 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 12197 logic cells
    Info (21064): Implemented 40 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4959 megabytes
    Info: Processing ended: Tue Feb 12 22:03:11 2019
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:01:06


