set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {cong8bit.vho cong8bit_vhd.sdo}}
	{{"Fast Model"} {cong8bit_fast.vho cong8bit_vhd_fast.sdo}}
}
