;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 107, @20
	DAT #1, #900
	SUB #72, @200
	SUB @-127, 100
	JMP @72, #200
	JMP 12, <10
	JMP <121, 106
	DAT <772, <201
	SUB #630, <0
	SLT 12, @-12
	SLT <800, @-990
	MOV @10, @2
	MOV -7, <-20
	SLT 12, @-12
	CMP 721, 16
	JMP 10, 37
	SPL 0, <402
	SUB 80, 12
	ADD 30, 9
	SUB 12, @10
	JMP <-127, 100
	SUB -7, <-120
	DJN 0, <402
	SUB -7, <-120
	ADD 30, 9
	SUB #630, <0
	ADD #630, <0
	ADD 70, 9
	ADD #772, @201
	SUB 80, 12
	JMZ @1, @-1
	SPL 1, @-1
	SPL 1, @-1
	SUB 80, 12
	SUB 80, 12
	MOV -1, <-20
	SUB #630, <0
	SUB @121, 106
	ADD #772, @201
	JMP <-127, 100
	CMP 721, 16
	CMP 721, 16
	DAT #30, #9
	SPL 0, <402
	SPL 0, <402
