{"index": 656, "svad": "This property verifies that the wraddr signal is reset to 0 one clock cycle after the active-high reset signal i_reset is asserted. The verification is triggered on every positive edge of the clock signal i_clk. When i_reset becomes 1, the property requires that on the next clock cycle, wraddr must equal 0. The property is disabled when i_reset is 0, meaning it only checks behavior when the system is being reset.", "reference_sva": "property p_wraddr_reset;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        (i_reset == 1) |-> ##1 (wraddr == 0);\nendproperty\nassert_p_wraddr_reset: assert property (p_wraddr_reset) else $error(\"Assertion failed: wraddr is not reset to 0 one cycle after i_reset is asserted\");", "generated_sva": "property wraddr_reset_prop;\n    @(posedge i_clk) disable iff (!i_reset)\n    i_reset |=> (wraddr == 0);\nendproperty\n\nassert property (wraddr_reset_prop);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wraddr_reset\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `wraddr`\n\n* **Clocks & Resets:**\n    * Primary Clock: `i_clk` (posedge)\n    * Reset Signal: `i_reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(i_reset == 1)`\n    * Response condition: `##1 (wraddr == 0)`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(i_reset == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 (wraddr == 0)`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (i_reset == 0)`\n    * Property is disabled when reset `i_reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge i_clk) (i_reset == 1) |-> ##1 (wraddr == 0)`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wraddr_reset;\n    @(posedge i_clk) disable iff (i_reset == 0)\n        (i_reset == 1) |-> ##1 (wraddr == 0);\nendproperty\nassert_p_wraddr_reset: assert property (p_wraddr_reset) else $error(\"Assertion failed: wraddr is not reset to 0 one cycle after i_reset is asserted\");\n```\n\n**Summary:**\nProperty `p_wraddr_reset` uses overlapping implication synchronized to `i_clk`.", "error_message": null, "generation_time": 2.004319429397583, "verification_time": 0.021698474884033203, "from_cache": false}