Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Jan 31 10:13:27 2026
| Host         : LAPTOP-DSFFK1DP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-9    Warning   Small multiplier               3           
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.452        0.000                      0                  133        0.170        0.000                      0                  133        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             4.452        0.000                      0                  133        0.170        0.000                      0                  133        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.452ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 3.351ns (60.533%)  route 2.185ns (39.467%))
  Logic Levels:           9  (CARRY4=6 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.895 r  dac/scale_stage_reg__14_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.895    dac/scale_stage_reg__14_i_4_n_0
    SLICE_X4Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.208 r  dac/scale_stage_reg__10_i_6/O[3]
                         net (fo=1, routed)           0.704     9.912    dac/scale_stage_reg__10_i_6_n_4
    SLICE_X5Y124         LUT2 (Prop_lut2_I1_O)        0.306    10.218 r  dac/scale_stage__10_i_3/O
                         net (fo=1, routed)           0.000    10.218    dac/scale_stage__10_i_3_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.616 r  dac/scale_stage_reg__10_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.625    dac/scale_stage_reg__10_i_1_n_0
    SLICE_X5Y125         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.848 r  dac/scale_stage_reg__9_i_1/O[0]
                         net (fo=1, routed)           0.000    10.848    dac/scale_stage_reg1[39]
    SLICE_X5Y125         FDRE                                         r  dac/scale_stage_reg__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.665    15.006    dac/clk_IBUF_BUFG
    SLICE_X5Y125         FDRE                                         r  dac/scale_stage_reg__9/C
                         clock pessimism              0.267    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X5Y125         FDRE (Setup_fdre_C_D)        0.062    15.300    dac/scale_stage_reg__9
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.535ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 3.348ns (61.248%)  route 2.118ns (38.752%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.094 r  dac/scale_stage_reg__14_i_4/O[3]
                         net (fo=1, routed)           0.646     9.741    dac/scale_stage_reg__14_i_4_n_4
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.306    10.047 r  dac/scale_stage__14_i_3/O
                         net (fo=1, routed)           0.000    10.047    dac/scale_stage__14_i_3_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.445 r  dac/scale_stage_reg__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.445    dac/scale_stage_reg__14_i_1_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.779 r  dac/scale_stage_reg__10_i_1/O[1]
                         net (fo=1, routed)           0.000    10.779    dac/scale_stage_reg1[36]
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.665    15.006    dac/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__12/C
                         clock pessimism              0.281    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.062    15.314    dac/scale_stage_reg__12
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.779    
  -------------------------------------------------------------------
                         slack                                  4.535    

Slack (MET) :             4.556ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 3.327ns (61.098%)  route 2.118ns (38.902%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.094 r  dac/scale_stage_reg__14_i_4/O[3]
                         net (fo=1, routed)           0.646     9.741    dac/scale_stage_reg__14_i_4_n_4
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.306    10.047 r  dac/scale_stage__14_i_3/O
                         net (fo=1, routed)           0.000    10.047    dac/scale_stage__14_i_3_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.445 r  dac/scale_stage_reg__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.445    dac/scale_stage_reg__14_i_1_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.758 r  dac/scale_stage_reg__10_i_1/O[3]
                         net (fo=1, routed)           0.000    10.758    dac/scale_stage_reg1[38]
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.665    15.006    dac/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__10/C
                         clock pessimism              0.281    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.062    15.314    dac/scale_stage_reg__10
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  4.556    

Slack (MET) :             4.630ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 3.253ns (60.562%)  route 2.118ns (39.438%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.094 r  dac/scale_stage_reg__14_i_4/O[3]
                         net (fo=1, routed)           0.646     9.741    dac/scale_stage_reg__14_i_4_n_4
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.306    10.047 r  dac/scale_stage__14_i_3/O
                         net (fo=1, routed)           0.000    10.047    dac/scale_stage__14_i_3_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.445 r  dac/scale_stage_reg__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.445    dac/scale_stage_reg__14_i_1_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.684 r  dac/scale_stage_reg__10_i_1/O[2]
                         net (fo=1, routed)           0.000    10.684    dac/scale_stage_reg1[37]
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.665    15.006    dac/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__11/C
                         clock pessimism              0.281    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.062    15.314    dac/scale_stage_reg__11
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.630    

Slack (MET) :             4.646ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__13/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 3.237ns (60.445%)  route 2.118ns (39.555%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.094 r  dac/scale_stage_reg__14_i_4/O[3]
                         net (fo=1, routed)           0.646     9.741    dac/scale_stage_reg__14_i_4_n_4
    SLICE_X5Y123         LUT2 (Prop_lut2_I1_O)        0.306    10.047 r  dac/scale_stage__14_i_3/O
                         net (fo=1, routed)           0.000    10.047    dac/scale_stage__14_i_3_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    10.445 r  dac/scale_stage_reg__14_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.445    dac/scale_stage_reg__14_i_1_n_0
    SLICE_X5Y124         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.668 r  dac/scale_stage_reg__10_i_1/O[0]
                         net (fo=1, routed)           0.000    10.668    dac/scale_stage_reg1[35]
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__13/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.665    15.006    dac/clk_IBUF_BUFG
    SLICE_X5Y124         FDRE                                         r  dac/scale_stage_reg__13/C
                         clock pessimism              0.281    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X5Y124         FDRE (Setup_fdre_C_D)        0.062    15.314    dac/scale_stage_reg__13
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -10.668    
  -------------------------------------------------------------------
                         slack                                  4.646    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__16/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 3.253ns (62.398%)  route 1.960ns (37.602%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.003 r  dac/scale_stage_reg__14_i_4/O[0]
                         net (fo=1, routed)           0.488     9.492    dac/scale_stage_reg__14_i_4_n_7
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.192 r  dac/scale_stage_reg__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    dac/scale_stage_reg__18_i_1_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.526 r  dac/scale_stage_reg__14_i_1/O[1]
                         net (fo=1, routed)           0.000    10.526    dac/scale_stage_reg1[32]
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__16/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.667    15.008    dac/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__16/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.062    15.316    dac/scale_stage_reg__16
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.526    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.811ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.192ns  (logic 3.232ns (62.246%)  route 1.960ns (37.754%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.003 r  dac/scale_stage_reg__14_i_4/O[0]
                         net (fo=1, routed)           0.488     9.492    dac/scale_stage_reg__14_i_4_n_7
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.192 r  dac/scale_stage_reg__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    dac/scale_stage_reg__18_i_1_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.505 r  dac/scale_stage_reg__14_i_1/O[3]
                         net (fo=1, routed)           0.000    10.505    dac/scale_stage_reg1[34]
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.667    15.008    dac/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__14/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.062    15.316    dac/scale_stage_reg__14
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.811    

Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__15/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 3.158ns (61.700%)  route 1.960ns (38.300%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.003 r  dac/scale_stage_reg__14_i_4/O[0]
                         net (fo=1, routed)           0.488     9.492    dac/scale_stage_reg__14_i_4_n_7
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.192 r  dac/scale_stage_reg__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    dac/scale_stage_reg__18_i_1_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.431 r  dac/scale_stage_reg__14_i_1/O[2]
                         net (fo=1, routed)           0.000    10.431    dac/scale_stage_reg1[33]
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__15/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.667    15.008    dac/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__15/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.062    15.316    dac/scale_stage_reg__15
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.431    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             4.901ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__17/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 3.142ns (61.580%)  route 1.960ns (38.420%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.781 r  dac/scale_stage_reg__18_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.781    dac/scale_stage_reg__18_i_2_n_0
    SLICE_X4Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.003 r  dac/scale_stage_reg__14_i_4/O[0]
                         net (fo=1, routed)           0.488     9.492    dac/scale_stage_reg__14_i_4_n_7
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.700    10.192 r  dac/scale_stage_reg__18_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.192    dac/scale_stage_reg__18_i_1_n_0
    SLICE_X5Y123         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.415 r  dac/scale_stage_reg__14_i_1/O[0]
                         net (fo=1, routed)           0.000    10.415    dac/scale_stage_reg1[31]
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.667    15.008    dac/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__17/C
                         clock pessimism              0.281    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)        0.062    15.316    dac/scale_stage_reg__17
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  4.901    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 dac/mult_stage_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/scale_stage_reg__18/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 2.745ns (57.183%)  route 2.055ns (42.817%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.791     5.312    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y122         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  dac/mult_stage_reg[17]/Q
                         net (fo=13, routed)          0.479     6.310    dac/mult_stage[17]
    SLICE_X7Y122         LUT1 (Prop_lut1_I0_O)        0.124     6.434 r  dac/scale_stage__14_i_11/O
                         net (fo=1, routed)           0.189     6.623    dac/scale_stage__14_i_11_n_0
    SLICE_X6Y122         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510     7.133 r  dac/scale_stage_reg__14_i_6/O[0]
                         net (fo=1, routed)           0.804     7.936    dac/scale_stage_reg__14_i_6_n_7
    SLICE_X4Y122         LUT2 (Prop_lut2_I1_O)        0.295     8.231 r  dac/scale_stage__18_i_4/O
                         net (fo=1, routed)           0.000     8.231    dac/scale_stage__18_i_4_n_0
    SLICE_X4Y122         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.871 r  dac/scale_stage_reg__18_i_2/O[3]
                         net (fo=1, routed)           0.583     9.455    dac/scale_stage_reg__18_i_2_n_4
    SLICE_X5Y122         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.658    10.113 r  dac/scale_stage_reg__18_i_1/O[3]
                         net (fo=1, routed)           0.000    10.113    dac/scale_stage_reg1[30]
    SLICE_X5Y122         FDRE                                         r  dac/scale_stage_reg__18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.668    15.009    dac/clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  dac/scale_stage_reg__18/C
                         clock pessimism              0.281    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X5Y122         FDRE (Setup_fdre_C_D)        0.062    15.317    dac/scale_stage_reg__18
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -10.113    
  -------------------------------------------------------------------
                         slack                                  5.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dac/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/cs_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.562%)  route 0.089ns (32.438%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.089     1.779    dac/FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y121         LUT5 (Prop_lut5_I2_O)        0.045     1.824 r  dac/cs_reg_i_1/O
                         net (fo=1, routed)           0.000     1.824    dac/cs_reg_i_1_n_0
    SLICE_X1Y121         FDRE                                         r  dac/cs_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.938     2.066    dac/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  dac/cs_reg_reg/C
                         clock pessimism             -0.504     1.562    
    SLICE_X1Y121         FDRE (Hold_fdre_C_D)         0.092     1.654    dac/cs_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__22/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.664     1.548    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/scale_stage_reg__22/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  dac/scale_stage_reg__22/Q
                         net (fo=1, routed)           0.116     1.805    dac/scale_stage_reg__49[2]
    SLICE_X4Y121         FDRE                                         r  dac/output_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/output_data_reg[8]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.070     1.631    dac/output_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__18/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.821%)  route 0.099ns (41.179%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.664     1.548    dac/clk_IBUF_BUFG
    SLICE_X5Y122         FDRE                                         r  dac/scale_stage_reg__18/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y122         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  dac/scale_stage_reg__18/Q
                         net (fo=1, routed)           0.099     1.787    dac/scale_stage_reg__49[6]
    SLICE_X4Y122         FDRE                                         r  dac/output_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X4Y122         FDRE                                         r  dac/output_data_reg[12]/C
                         clock pessimism             -0.502     1.561    
    SLICE_X4Y122         FDRE (Hold_fdre_C_D)         0.051     1.612    dac/output_data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 dac/sclk_clock_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock/divided_clk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.189ns (63.660%)  route 0.108ns (36.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/sclk_clock_enable_reg/Q
                         net (fo=4, routed)           0.108     1.796    dac/sclk_clock/clock_divider_counter_reg[1]_0
    SLICE_X1Y123         LUT4 (Prop_lut4_I0_O)        0.048     1.844 r  dac/sclk_clock/divided_clk_reg_i_1/O
                         net (fo=1, routed)           0.000     1.844    dac/sclk_clock/divided_clk_reg_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C
                         clock pessimism             -0.503     1.560    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.107     1.667    dac/sclk_clock/divided_clk_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__24/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.664     1.548    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/scale_stage_reg__24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y121         FDRE (Prop_fdre_C_Q)         0.141     1.689 r  dac/scale_stage_reg__24/Q
                         net (fo=1, routed)           0.122     1.811    dac/scale_stage_reg__49[0]
    SLICE_X4Y121         FDRE                                         r  dac/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X4Y121         FDRE                                         r  dac/output_data_reg[6]/C
                         clock pessimism             -0.503     1.561    
    SLICE_X4Y121         FDRE (Hold_fdre_C_D)         0.070     1.631    dac/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dac/scale_stage_reg__15/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/output_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.055%)  route 0.135ns (48.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.662     1.546    dac/clk_IBUF_BUFG
    SLICE_X5Y123         FDRE                                         r  dac/scale_stage_reg__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y123         FDRE (Prop_fdre_C_Q)         0.141     1.687 r  dac/scale_stage_reg__15/Q
                         net (fo=1, routed)           0.135     1.822    dac/scale_stage_reg__49[9]
    SLICE_X6Y123         FDRE                                         r  dac/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.933     2.061    dac/clk_IBUF_BUFG
    SLICE_X6Y123         FDRE                                         r  dac/output_data_reg[15]/C
                         clock pessimism             -0.502     1.559    
    SLICE_X6Y123         FDRE (Hold_fdre_C_D)         0.083     1.642    dac/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 dac/CS_end/non_zero_delay.enable_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_end/non_zero_delay.delay_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/CS_end/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  dac/CS_end/non_zero_delay.enable_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/CS_end/non_zero_delay.enable_flag_reg/Q
                         net (fo=5, routed)           0.119     1.809    dac/CS_end/non_zero_delay.enable_flag
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.048     1.857 r  dac/CS_end/non_zero_delay.delay_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.857    dac/CS_end/non_zero_delay.delay_counter[1]_i_1_n_0
    SLICE_X0Y122         FDRE                                         r  dac/CS_end/non_zero_delay.delay_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.937     2.065    dac/CS_end/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/CS_end/non_zero_delay.delay_counter_reg[1]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.107     1.669    dac/CS_end/non_zero_delay.delay_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dac/sclk_clock_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock/clock_divider_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/sclk_clock_enable_reg/Q
                         net (fo=4, routed)           0.109     1.797    dac/sclk_clock/clock_divider_counter_reg[1]_0
    SLICE_X1Y123         LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  dac/sclk_clock/clock_divider_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    dac/sclk_clock/clock_divider_counter[0]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[0]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.092     1.652    dac/sclk_clock/clock_divider_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dac/sclk_clock_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/sclk_clock/clock_divider_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.663     1.547    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y123         FDRE (Prop_fdre_C_Q)         0.141     1.688 r  dac/sclk_clock_enable_reg/Q
                         net (fo=4, routed)           0.108     1.796    dac/sclk_clock/clock_divider_counter_reg[1]_0
    SLICE_X1Y123         LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  dac/sclk_clock/clock_divider_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    dac/sclk_clock/clock_divider_counter[1]_i_1_n_0
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/clock_divider_counter_reg[1]/C
                         clock pessimism             -0.503     1.560    
    SLICE_X1Y123         FDRE (Hold_fdre_C_D)         0.091     1.651    dac/sclk_clock/clock_divider_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dac/CS_end/non_zero_delay.enable_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac/CS_end/non_zero_delay.delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/CS_end/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  dac/CS_end/non_zero_delay.enable_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/CS_end/non_zero_delay.enable_flag_reg/Q
                         net (fo=5, routed)           0.120     1.810    dac/CS_end/non_zero_delay.enable_flag
    SLICE_X0Y122         LUT5 (Prop_lut5_I4_O)        0.049     1.859 r  dac/CS_end/non_zero_delay.delay_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.859    dac/CS_end/non_zero_delay.delay_counter[3]_i_2_n_0
    SLICE_X0Y122         FDRE                                         r  dac/CS_end/non_zero_delay.delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.937     2.065    dac/CS_end/clk_IBUF_BUFG
    SLICE_X0Y122         FDRE                                         r  dac/CS_end/non_zero_delay.delay_counter_reg[3]/C
                         clock pessimism             -0.503     1.562    
    SLICE_X0Y122         FDRE (Hold_fdre_C_D)         0.107     1.669    dac/CS_end/non_zero_delay.delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y121   received_voltage_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y121   received_voltage_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X7Y121   received_voltage_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y122   received_voltage_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X8Y122   received_voltage_reg[6]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y122  value[-1111111104]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y122  value[-1111111105]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X10Y122  value[-1111111106]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y121  value[-1111111107]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121   received_voltage_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121   received_voltage_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y121   received_voltage_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y121   received_voltage_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121   received_voltage_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121   received_voltage_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[5]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[6]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121   received_voltage_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y121   received_voltage_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y121   received_voltage_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y121   received_voltage_reg[2]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121   received_voltage_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X7Y121   received_voltage_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[5]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[6]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X8Y122   received_voltage_reg[6]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.540ns  (logic 25.327ns (33.528%)  route 50.213ns (66.473%))
  Logic Levels:           76  (CARRY4=47 LUT2=4 LUT3=7 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.891    66.971    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X27Y124        LUT4 (Prop_lut4_I2_O)        0.299    67.270 r  display_inst/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.665    67.935    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X27Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.059 r  display_inst/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.815    68.875    display_inst/seg_OBUF[5]_inst_i_15_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.999 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.619    69.618    display_inst/sel0[3]
    SLICE_X31Y124        LUT5 (Prop_lut5_I1_O)        0.150    69.768 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.808    70.576    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X32Y124        LUT3 (Prop_lut3_I1_O)        0.354    70.930 r  display_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           6.117    77.047    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    80.785 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    80.785    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.133ns  (logic 25.092ns (33.397%)  route 50.041ns (66.603%))
  Logic Levels:           76  (CARRY4=47 LUT2=4 LUT3=6 LUT4=5 LUT5=4 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.891    66.971    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X27Y124        LUT4 (Prop_lut4_I2_O)        0.299    67.270 r  display_inst/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.665    67.935    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X27Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.059 r  display_inst/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.815    68.875    display_inst/seg_OBUF[5]_inst_i_15_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.999 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.619    69.618    display_inst/sel0[3]
    SLICE_X31Y124        LUT5 (Prop_lut5_I1_O)        0.150    69.768 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.449    70.217    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X31Y124        LUT6 (Prop_lut6_I5_O)        0.326    70.543 r  display_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.304    76.847    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    80.379 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    80.379    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.061ns  (logic 24.744ns (32.965%)  route 50.317ns (67.035%))
  Logic Levels:           75  (CARRY4=47 LUT2=4 LUT3=6 LUT4=5 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.674    67.754    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.299    68.053 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.579    68.632    display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I0_O)        0.124    68.756 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.107    69.863    display_inst/sel0[1]
    SLICE_X31Y124        LUT6 (Prop_lut6_I2_O)        0.124    69.987 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.664    70.651    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y124        LUT6 (Prop_lut6_I0_O)        0.124    70.775 r  display_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.997    76.772    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    80.307 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    80.307    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        75.008ns  (logic 24.589ns (32.783%)  route 50.418ns (67.217%))
  Logic Levels:           74  (CARRY4=47 LUT2=4 LUT3=6 LUT4=5 LUT5=3 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.674    67.754    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.299    68.053 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.579    68.632    display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I0_O)        0.124    68.756 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.026    69.782    display_inst/sel0[1]
    SLICE_X30Y125        LUT6 (Prop_lut6_I4_O)        0.124    69.906 r  display_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           6.843    76.748    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    80.253 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    80.253    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.967ns  (logic 25.072ns (33.444%)  route 49.895ns (66.556%))
  Logic Levels:           76  (CARRY4=47 LUT2=5 LUT3=6 LUT4=5 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.891    66.971    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X27Y124        LUT4 (Prop_lut4_I2_O)        0.299    67.270 r  display_inst/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.665    67.935    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X27Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.059 r  display_inst/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.815    68.875    display_inst/seg_OBUF[5]_inst_i_15_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.999 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.619    69.618    display_inst/sel0[3]
    SLICE_X31Y124        LUT5 (Prop_lut5_I1_O)        0.150    69.768 r  display_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.808    70.576    display_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X32Y124        LUT2 (Prop_lut2_I1_O)        0.326    70.902 r  display_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.799    76.701    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    80.212 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    80.212    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        74.655ns  (logic 24.738ns (33.137%)  route 49.917ns (66.863%))
  Logic Levels:           75  (CARRY4=47 LUT2=4 LUT3=6 LUT4=5 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.674    67.754    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X28Y126        LUT4 (Prop_lut4_I3_O)        0.299    68.053 r  display_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.579    68.632    display_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X28Y125        LUT6 (Prop_lut6_I0_O)        0.124    68.756 r  display_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=9, routed)           1.107    69.863    display_inst/sel0[1]
    SLICE_X31Y124        LUT6 (Prop_lut6_I2_O)        0.124    69.987 r  display_inst/seg_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.672    70.659    display_inst/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X30Y124        LUT6 (Prop_lut6_I4_O)        0.124    70.783 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.588    76.371    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    79.900 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    79.900    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        73.930ns  (logic 24.729ns (33.449%)  route 49.201ns (66.551%))
  Logic Levels:           75  (CARRY4=47 LUT2=4 LUT3=6 LUT4=5 LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          0.891    66.971    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X27Y124        LUT4 (Prop_lut4_I2_O)        0.299    67.270 r  display_inst/seg_OBUF[5]_inst_i_33/O
                         net (fo=1, routed)           0.665    67.935    display_inst/seg_OBUF[5]_inst_i_33_n_0
    SLICE_X27Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.059 r  display_inst/seg_OBUF[5]_inst_i_15/O
                         net (fo=1, routed)           0.815    68.875    display_inst/seg_OBUF[5]_inst_i_15_n_0
    SLICE_X28Y124        LUT6 (Prop_lut6_I5_O)        0.124    68.999 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           1.004    70.002    display_inst/sel0[3]
    SLICE_X32Y125        LUT6 (Prop_lut6_I2_O)        0.124    70.126 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.530    75.656    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    79.176 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    79.176    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 value[-1111111104]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        72.809ns  (logic 24.335ns (33.423%)  route 48.474ns (66.577%))
  Logic Levels:           72  (CARRY4=47 LUT2=4 LUT3=6 LUT4=4 LUT5=3 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.724     5.245    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y122        FDSE (Prop_fdse_C_Q)         0.518     5.763 r  value[-1111111104]/Q
                         net (fo=6, routed)           1.020     6.783    display_inst/seg_OBUF[6]_inst_i_21_0
    SLICE_X13Y121        LUT2 (Prop_lut2_I0_O)        0.124     6.907 r  display_inst/seg_OBUF[6]_inst_i_25/O
                         net (fo=1, routed)           0.000     6.907    display_inst/seg_OBUF[6]_inst_i_25_n_0
    SLICE_X13Y121        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.305 r  display_inst/seg_OBUF[6]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.305    display_inst/seg_OBUF[6]_inst_i_16_n_0
    SLICE_X13Y122        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.639 r  display_inst/seg_OBUF[6]_inst_i_21/O[1]
                         net (fo=37, routed)          1.675     9.314    display_inst/seg_OBUF[6]_inst_i_21_n_6
    SLICE_X17Y125        LUT5 (Prop_lut5_I4_O)        0.331     9.645 r  display_inst/seg_OBUF[5]_inst_i_45/O
                         net (fo=31, routed)          1.278    10.923    display_inst/p_1_in__0[6]
    SLICE_X12Y121        LUT6 (Prop_lut6_I4_O)        0.326    11.249 r  display_inst/seg_OBUF[5]_inst_i_35/O
                         net (fo=48, routed)          1.146    12.394    display_inst/p_1_in__0[4]
    SLICE_X16Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.518 r  display_inst/seg_OBUF[5]_inst_i_16/O
                         net (fo=64, routed)          1.962    14.481    display_inst/p_1_in[2]
    SLICE_X24Y124        LUT3 (Prop_lut3_I2_O)        0.124    14.605 r  display_inst/seg_OBUF[5]_inst_i_453/O
                         net (fo=4, routed)           1.109    15.714    display_inst/seg_OBUF[5]_inst_i_453_n_0
    SLICE_X16Y120        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.099 r  display_inst/seg_OBUF[5]_inst_i_653/CO[3]
                         net (fo=1, routed)           0.000    16.099    display_inst/seg_OBUF[5]_inst_i_653_n_0
    SLICE_X16Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.213 r  display_inst/seg_OBUF[5]_inst_i_495/CO[3]
                         net (fo=1, routed)           0.000    16.213    display_inst/seg_OBUF[5]_inst_i_495_n_0
    SLICE_X16Y122        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.441 f  display_inst/seg_OBUF[5]_inst_i_374/CO[2]
                         net (fo=78, routed)          0.984    17.425    display_inst/seg_OBUF[5]_inst_i_374_n_1
    SLICE_X15Y124        LUT3 (Prop_lut3_I2_O)        0.343    17.768 r  display_inst/seg_OBUF[5]_inst_i_485/O
                         net (fo=2, routed)           0.690    18.458    display_inst/seg_OBUF[5]_inst_i_485_n_0
    SLICE_X15Y124        LUT4 (Prop_lut4_I3_O)        0.327    18.785 r  display_inst/seg_OBUF[5]_inst_i_489/O
                         net (fo=1, routed)           0.000    18.785    display_inst/seg_OBUF[5]_inst_i_489_n_0
    SLICE_X15Y124        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.186 r  display_inst/seg_OBUF[5]_inst_i_352/CO[3]
                         net (fo=1, routed)           0.009    19.195    display_inst/seg_OBUF[5]_inst_i_352_n_0
    SLICE_X15Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.529 r  display_inst/seg_OBUF[5]_inst_i_207/O[1]
                         net (fo=3, routed)           1.316    20.845    display_inst/seg_OBUF[5]_inst_i_207_n_6
    SLICE_X18Y121        LUT3 (Prop_lut3_I1_O)        0.331    21.176 r  display_inst/seg_OBUF[5]_inst_i_198/O
                         net (fo=1, routed)           0.760    21.937    display_inst/seg_OBUF[5]_inst_i_198_n_0
    SLICE_X16Y125        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.606    22.543 r  display_inst/seg_OBUF[5]_inst_i_98/CO[3]
                         net (fo=1, routed)           0.000    22.543    display_inst/seg_OBUF[5]_inst_i_98_n_0
    SLICE_X16Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.657 r  display_inst/seg_OBUF[5]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000    22.657    display_inst/seg_OBUF[5]_inst_i_56_n_0
    SLICE_X16Y127        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.896 r  display_inst/seg_OBUF[5]_inst_i_38/O[2]
                         net (fo=16, routed)          0.833    23.729    display_inst/seg_OBUF[5]_inst_i_38_n_5
    SLICE_X14Y127        LUT2 (Prop_lut2_I0_O)        0.302    24.031 r  display_inst/seg_OBUF[5]_inst_i_857/O
                         net (fo=1, routed)           0.000    24.031    display_inst/seg_OBUF[5]_inst_i_857_n_0
    SLICE_X14Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.564 r  display_inst/seg_OBUF[5]_inst_i_773/CO[3]
                         net (fo=1, routed)           0.000    24.564    display_inst/seg_OBUF[5]_inst_i_773_n_0
    SLICE_X14Y128        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    24.783 r  display_inst/seg_OBUF[5]_inst_i_660/O[0]
                         net (fo=3, routed)           0.949    25.733    display_inst/seg_OBUF[5]_inst_i_660_n_7
    SLICE_X13Y126        LUT6 (Prop_lut6_I0_O)        0.295    26.028 r  display_inst/seg_OBUF[5]_inst_i_767/O
                         net (fo=1, routed)           0.546    26.573    display_inst/seg_OBUF[5]_inst_i_767_n_0
    SLICE_X13Y128        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    27.080 r  display_inst/seg_OBUF[5]_inst_i_659/CO[3]
                         net (fo=1, routed)           0.000    27.080    display_inst/seg_OBUF[5]_inst_i_659_n_0
    SLICE_X13Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.194 r  display_inst/seg_OBUF[5]_inst_i_500/CO[3]
                         net (fo=1, routed)           0.000    27.194    display_inst/seg_OBUF[5]_inst_i_500_n_0
    SLICE_X13Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.308 r  display_inst/seg_OBUF[5]_inst_i_375/CO[3]
                         net (fo=1, routed)           0.000    27.308    display_inst/seg_OBUF[5]_inst_i_375_n_0
    SLICE_X13Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.422 r  display_inst/seg_OBUF[5]_inst_i_240/CO[3]
                         net (fo=1, routed)           0.000    27.422    display_inst/seg_OBUF[5]_inst_i_240_n_0
    SLICE_X13Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.536 r  display_inst/seg_OBUF[5]_inst_i_112/CO[3]
                         net (fo=1, routed)           0.000    27.536    display_inst/seg_OBUF[5]_inst_i_112_n_0
    SLICE_X13Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.650 r  display_inst/seg_OBUF[5]_inst_i_65/CO[3]
                         net (fo=1, routed)           0.000    27.650    display_inst/seg_OBUF[5]_inst_i_65_n_0
    SLICE_X13Y134        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.807 r  display_inst/seg_OBUF[5]_inst_i_39/CO[1]
                         net (fo=137, routed)         4.258    32.065    display_inst/seg_OBUF[5]_inst_i_39_n_2
    SLICE_X7Y129         LUT4 (Prop_lut4_I1_O)        0.329    32.394 r  display_inst/seg_OBUF[7]_inst_i_206/O
                         net (fo=43, routed)          1.908    34.302    display_inst/seg80_in[0]
    SLICE_X22Y129        LUT6 (Prop_lut6_I0_O)        0.124    34.426 r  display_inst/seg_OBUF[7]_inst_i_373/O
                         net (fo=3, routed)           0.962    35.387    display_inst/seg_OBUF[7]_inst_i_373_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    35.785 r  display_inst/seg_OBUF[7]_inst_i_873/CO[3]
                         net (fo=1, routed)           0.000    35.785    display_inst/seg_OBUF[7]_inst_i_873_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.899 r  display_inst/seg_OBUF[7]_inst_i_974/CO[3]
                         net (fo=1, routed)           0.000    35.899    display_inst/seg_OBUF[7]_inst_i_974_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.013 r  display_inst/seg_OBUF[7]_inst_i_931/CO[3]
                         net (fo=1, routed)           0.000    36.013    display_inst/seg_OBUF[7]_inst_i_931_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.127 r  display_inst/seg_OBUF[7]_inst_i_872/CO[3]
                         net (fo=1, routed)           0.000    36.127    display_inst/seg_OBUF[7]_inst_i_872_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.241 r  display_inst/seg_OBUF[7]_inst_i_741/CO[3]
                         net (fo=1, routed)           0.000    36.241    display_inst/seg_OBUF[7]_inst_i_741_n_0
    SLICE_X20Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.355 r  display_inst/seg_OBUF[7]_inst_i_592/CO[3]
                         net (fo=1, routed)           0.000    36.355    display_inst/seg_OBUF[7]_inst_i_592_n_0
    SLICE_X20Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.469 r  display_inst/seg_OBUF[7]_inst_i_399/CO[3]
                         net (fo=1, routed)           0.000    36.469    display_inst/seg_OBUF[7]_inst_i_399_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.583 r  display_inst/seg_OBUF[7]_inst_i_356/CO[3]
                         net (fo=1, routed)           0.000    36.583    display_inst/seg_OBUF[7]_inst_i_356_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    36.854 f  display_inst/seg_OBUF[7]_inst_i_330/CO[0]
                         net (fo=39, routed)          1.149    38.004    display_inst/seg_OBUF[7]_inst_i_330_n_3
    SLICE_X19Y136        LUT3 (Prop_lut3_I2_O)        0.399    38.403 r  display_inst/seg_OBUF[7]_inst_i_830/O
                         net (fo=2, routed)           1.274    39.677    display_inst/seg_OBUF[7]_inst_i_830_n_0
    SLICE_X19Y136        LUT4 (Prop_lut4_I3_O)        0.326    40.003 r  display_inst/seg_OBUF[7]_inst_i_834/O
                         net (fo=1, routed)           0.000    40.003    display_inst/seg_OBUF[7]_inst_i_834_n_0
    SLICE_X19Y136        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.553 r  display_inst/seg_OBUF[7]_inst_i_698/CO[3]
                         net (fo=1, routed)           0.000    40.553    display_inst/seg_OBUF[7]_inst_i_698_n_0
    SLICE_X19Y137        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    40.866 r  display_inst/seg_OBUF[7]_inst_i_485/O[3]
                         net (fo=2, routed)           0.944    41.810    display_inst/seg_OBUF[7]_inst_i_485_n_4
    SLICE_X22Y137        LUT3 (Prop_lut3_I0_O)        0.331    42.141 r  display_inst/seg_OBUF[7]_inst_i_298/O
                         net (fo=2, routed)           0.912    43.053    display_inst/seg_OBUF[7]_inst_i_298_n_0
    SLICE_X22Y138        LUT4 (Prop_lut4_I3_O)        0.332    43.385 r  display_inst/seg_OBUF[7]_inst_i_302/O
                         net (fo=1, routed)           0.000    43.385    display_inst/seg_OBUF[7]_inst_i_302_n_0
    SLICE_X22Y138        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.917 r  display_inst/seg_OBUF[7]_inst_i_121/CO[3]
                         net (fo=1, routed)           0.000    43.917    display_inst/seg_OBUF[7]_inst_i_121_n_0
    SLICE_X22Y139        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    44.156 r  display_inst/seg_OBUF[7]_inst_i_61/O[2]
                         net (fo=5, routed)           1.167    45.323    display_inst/seg_OBUF[7]_inst_i_61_n_5
    SLICE_X26Y137        LUT2 (Prop_lut2_I0_O)        0.302    45.625 r  display_inst/seg_OBUF[7]_inst_i_115/O
                         net (fo=1, routed)           0.000    45.625    display_inst/seg_OBUF[7]_inst_i_115_n_0
    SLICE_X26Y137        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.175 r  display_inst/seg_OBUF[7]_inst_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.175    display_inst/seg_OBUF[7]_inst_i_55_n_0
    SLICE_X26Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    46.414 r  display_inst/seg_OBUF[7]_inst_i_21/O[2]
                         net (fo=3, routed)           1.092    47.506    display_inst/seg_OBUF[7]_inst_i_21_n_5
    SLICE_X25Y139        LUT5 (Prop_lut5_I0_O)        0.330    47.836 r  display_inst/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.338    48.174    display_inst/seg_OBUF[7]_inst_i_71_n_0
    SLICE_X24Y138        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593    48.767 r  display_inst/seg_OBUF[7]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    48.767    display_inst/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X24Y139        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.924 r  display_inst/seg_OBUF[7]_inst_i_15/CO[1]
                         net (fo=67, routed)          3.387    52.311    display_inst/seg_OBUF[7]_inst_i_15_n_2
    SLICE_X36Y131        LUT2 (Prop_lut2_I0_O)        0.329    52.640 r  display_inst/seg_OBUF[7]_inst_i_243/O
                         net (fo=75, routed)          2.797    55.436    display_inst/seg_OBUF[7]_inst_i_243_n_0
    SLICE_X35Y134        LUT6 (Prop_lut6_I4_O)        0.124    55.560 r  display_inst/seg_OBUF[7]_inst_i_782/O
                         net (fo=2, routed)           0.787    56.347    display_inst/seg_OBUF[7]_inst_i_782_n_0
    SLICE_X32Y130        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    56.732 r  display_inst/seg_OBUF[7]_inst_i_956/CO[3]
                         net (fo=1, routed)           0.000    56.732    display_inst/seg_OBUF[7]_inst_i_956_n_0
    SLICE_X32Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.846 r  display_inst/seg_OBUF[7]_inst_i_895/CO[3]
                         net (fo=1, routed)           0.000    56.846    display_inst/seg_OBUF[7]_inst_i_895_n_0
    SLICE_X32Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    57.068 r  display_inst/seg_OBUF[7]_inst_i_771/O[0]
                         net (fo=3, routed)           0.992    58.060    display_inst/seg_OBUF[7]_inst_i_771_n_7
    SLICE_X34Y128        LUT3 (Prop_lut3_I0_O)        0.299    58.359 r  display_inst/seg_OBUF[7]_inst_i_618/O
                         net (fo=1, routed)           0.703    59.062    display_inst/seg_OBUF[7]_inst_i_618_n_0
    SLICE_X33Y130        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    59.588 r  display_inst/seg_OBUF[7]_inst_i_409/CO[3]
                         net (fo=1, routed)           0.000    59.588    display_inst/seg_OBUF[7]_inst_i_409_n_0
    SLICE_X33Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    59.922 r  display_inst/seg_OBUF[7]_inst_i_242/O[1]
                         net (fo=3, routed)           0.968    60.890    display_inst/seg_OBUF[7]_inst_i_242_n_6
    SLICE_X36Y131        LUT6 (Prop_lut6_I1_O)        0.303    61.193 r  display_inst/seg_OBUF[7]_inst_i_233/O
                         net (fo=1, routed)           0.675    61.868    display_inst/seg_OBUF[7]_inst_i_233_n_0
    SLICE_X35Y131        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    62.266 r  display_inst/seg_OBUF[7]_inst_i_97/CO[3]
                         net (fo=1, routed)           0.000    62.266    display_inst/seg_OBUF[7]_inst_i_97_n_0
    SLICE_X35Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.380 r  display_inst/seg_OBUF[7]_inst_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.380    display_inst/seg_OBUF[7]_inst_i_47_n_0
    SLICE_X35Y133        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    62.714 r  display_inst/seg_OBUF[7]_inst_i_20/O[1]
                         net (fo=2, routed)           0.511    63.225    display_inst/seg_OBUF[7]_inst_i_20_n_6
    SLICE_X34Y135        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.730    63.955 r  display_inst/seg_OBUF[7]_inst_i_17/O[1]
                         net (fo=1, routed)           1.197    65.151    display_inst/seg_OBUF[7]_inst_i_17_n_6
    SLICE_X26Y129        LUT5 (Prop_lut5_I4_O)        0.306    65.457 r  display_inst/seg_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000    65.457    display_inst/seg_OBUF[7]_inst_i_9_n_0
    SLICE_X26Y129        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    65.858 r  display_inst/seg_OBUF[7]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.858    display_inst/seg_OBUF[7]_inst_i_3_n_0
    SLICE_X26Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    66.080 r  display_inst/seg_OBUF[7]_inst_i_2/O[0]
                         net (fo=12, routed)          1.529    67.609    display_inst/seg_OBUF[7]_inst_i_2_n_7
    SLICE_X31Y125        LUT6 (Prop_lut6_I0_O)        0.299    67.908 r  display_inst/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           6.648    74.556    seg_OBUF[7]
    V7                   OBUF (Prop_obuf_I_O)         3.498    78.054 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    78.054    seg[7]
    V7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 4.221ns (36.047%)  route 7.488ns (63.953%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.240    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.419     5.659 r  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          1.721     7.380    display_inst/cur_digit[1]
    SLICE_X31Y124        LUT2 (Prop_lut2_I0_O)        0.299     7.679 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           5.768    13.447    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    16.950 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.950    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.433ns  (logic 4.228ns (36.983%)  route 7.205ns (63.017%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.719     5.240    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.419     5.659 f  display_inst/cur_digit_reg[1]/Q
                         net (fo=20, routed)          1.754     7.414    display_inst/cur_digit[1]
    SLICE_X31Y124        LUT2 (Prop_lut2_I0_O)        0.299     7.713 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=13, routed)          5.450    13.163    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    16.673 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.673    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.734ns  (logic 1.354ns (78.060%)  route 0.381ns (21.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X3Y122         FDRE                                         r  dac/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y122         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/d_out_reg/Q
                         net (fo=1, routed)           0.381     2.070    d_in_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.213     3.283 r  d_in_OBUF_inst/O
                         net (fo=0)                   0.000     3.283    d_in
    A16                                                               r  d_in (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/sclk_clock/divided_clk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.386ns (74.990%)  route 0.462ns (25.010%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.663     1.547    dac/sclk_clock/clk_IBUF_BUFG
    SLICE_X1Y123         FDRE                                         r  dac/sclk_clock/divided_clk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y123         FDRE (Prop_fdre_C_Q)         0.128     1.675 r  dac/sclk_clock/divided_clk_reg_reg/Q
                         net (fo=4, routed)           0.462     2.137    sclk_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.258     3.395 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.395    sclk
    B16                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cs
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.018ns  (logic 1.362ns (67.476%)  route 0.656ns (32.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/cs_reg_reg/Q
                         net (fo=7, routed)           0.656     2.346    LD_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.567 r  cs_OBUF_inst/O
                         net (fo=0)                   0.000     3.567    cs
    A14                                                               r  cs (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dac/cs_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.391ns  (logic 1.347ns (39.721%)  route 2.044ns (60.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.665     1.549    dac/clk_IBUF_BUFG
    SLICE_X1Y121         FDRE                                         r  dac/cs_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.141     1.690 r  dac/cs_reg_reg/Q
                         net (fo=7, routed)           2.044     3.734    LD_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     4.940 r  LD_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    LD
    U16                                                               r  LD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.658ns  (logic 1.410ns (38.549%)  route 2.248ns (61.451%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.289     1.944    display_inst/cur_digit[0]
    SLICE_X28Y124        LUT2 (Prop_lut2_I0_O)        0.045     1.989 r  display_inst/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.959     3.948    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     5.172 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.172    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.862ns  (logic 1.397ns (36.179%)  route 2.465ns (63.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 f  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.425     2.080    display_inst/cur_digit[0]
    SLICE_X31Y124        LUT2 (Prop_lut2_I1_O)        0.045     2.125 r  display_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=13, routed)          2.040     4.166    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     5.377 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.377    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.905ns  (logic 1.390ns (35.594%)  route 2.515ns (64.406%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.286     1.941    display_inst/cur_digit[0]
    SLICE_X31Y124        LUT2 (Prop_lut2_I1_O)        0.045     1.986 r  display_inst/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           2.230     4.216    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     5.420 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.420    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.950ns  (logic 1.451ns (36.744%)  route 2.498ns (63.256%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 f  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.226     1.881    display_inst/cur_digit[0]
    SLICE_X27Y123        LUT2 (Prop_lut2_I1_O)        0.048     1.929 r  display_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.273     4.202    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     5.464 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.464    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.137ns  (logic 1.506ns (36.406%)  route 2.631ns (63.594%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.302     1.957    display_inst/cur_digit[0]
    SLICE_X27Y124        LUT6 (Prop_lut6_I1_O)        0.045     2.002 r  display_inst/seg_OBUF[5]_inst_i_11/O
                         net (fo=1, routed)           0.052     2.054    display_inst/seg_OBUF[5]_inst_i_11_n_0
    SLICE_X27Y124        LUT6 (Prop_lut6_I5_O)        0.045     2.099 r  display_inst/seg_OBUF[5]_inst_i_4/O
                         net (fo=8, routed)           0.210     2.309    display_inst/sel0[2]
    SLICE_X30Y124        LUT6 (Prop_lut6_I0_O)        0.045     2.354 r  display_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.067     4.421    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     5.651 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.651    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_inst/cur_digit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.208ns  (logic 1.452ns (34.501%)  route 2.756ns (65.499%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.631     1.515    display_inst/clk_IBUF_BUFG
    SLICE_X28Y123        FDRE                                         r  display_inst/cur_digit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y123        FDRE (Prop_fdre_C_Q)         0.141     1.656 f  display_inst/cur_digit_reg[0]/Q
                         net (fo=21, routed)          0.317     1.973    display_inst/cur_digit[0]
    SLICE_X28Y124        LUT6 (Prop_lut6_I2_O)        0.045     2.018 r  display_inst/seg_OBUF[5]_inst_i_5/O
                         net (fo=6, routed)           0.403     2.420    display_inst/sel0[3]
    SLICE_X32Y125        LUT6 (Prop_lut6_I2_O)        0.045     2.465 r  display_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.037     4.502    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     5.723 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.723    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switch250
                            (input port)
  Destination:            value[-1111111109]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.092ns  (logic 1.603ns (22.602%)  route 5.489ns (77.398%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch250 (IN)
                         net (fo=0)                   0.000     0.000    switch250
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch250_IBUF_inst/O
                         net (fo=9, routed)           4.846     6.299    switch250_IBUF
    SLICE_X8Y122         LUT3 (Prop_lut3_I2_O)        0.150     6.449 r  received_voltage[2]_i_1/O
                         net (fo=2, routed)           0.643     7.092    received_voltage[2]_i_1_n_0
    SLICE_X10Y121        FDRE                                         r  value[-1111111109]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603     4.944    clk_IBUF_BUFG
    SLICE_X10Y121        FDRE                                         r  value[-1111111109]/C

Slack:                    inf
  Source:                 switch250
                            (input port)
  Destination:            received_voltage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.944ns  (logic 1.603ns (23.083%)  route 5.341ns (76.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  switch250 (IN)
                         net (fo=0)                   0.000     0.000    switch250
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  switch250_IBUF_inst/O
                         net (fo=9, routed)           4.846     6.299    switch250_IBUF
    SLICE_X8Y122         LUT3 (Prop_lut3_I2_O)        0.150     6.449 r  received_voltage[2]_i_1/O
                         net (fo=2, routed)           0.495     6.944    received_voltage[2]_i_1_n_0
    SLICE_X8Y121         FDRE                                         r  received_voltage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.603     4.944    clk_IBUF_BUFG
    SLICE_X8Y121         FDRE                                         r  received_voltage_reg[2]/C

Slack:                    inf
  Source:                 switch200
                            (input port)
  Destination:            received_voltage_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.789ns  (logic 1.585ns (23.351%)  route 5.204ns (76.649%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch200 (IN)
                         net (fo=0)                   0.000     0.000    switch200
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch200_IBUF_inst/O
                         net (fo=5, routed)           4.671     6.132    switch200_IBUF
    SLICE_X8Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.256 r  received_voltage[6]_i_1/O
                         net (fo=2, routed)           0.533     6.789    received_voltage[6]_i_1_n_0
    SLICE_X8Y122         FDSE                                         r  received_voltage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601     4.942    clk_IBUF_BUFG
    SLICE_X8Y122         FDSE                                         r  received_voltage_reg[6]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.774ns  (logic 1.580ns (23.328%)  route 5.194ns (76.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=8, routed)           4.587     6.043    dac/CS_end/dac_enable_IBUF
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.167 r  dac/CS_end/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.607     6.774    dac/CS_end_n_1
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.774ns  (logic 1.580ns (23.328%)  route 5.194ns (76.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=8, routed)           4.587     6.043    dac/CS_end/dac_enable_IBUF
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.167 r  dac/CS_end/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.607     6.774    dac/CS_end_n_1
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.774ns  (logic 1.580ns (23.328%)  route 5.194ns (76.673%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=8, routed)           4.587     6.043    dac/CS_end/dac_enable_IBUF
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.167 r  dac/CS_end/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.607     6.774    dac/CS_end_n_1
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X0Y121         FDRE                                         r  dac/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.580ns (23.747%)  route 5.074ns (76.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=8, routed)           4.587     6.043    dac/CS_end/dac_enable_IBUF
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.167 r  dac/CS_end/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.487     6.654    dac/CS_end_n_1
    SLICE_X2Y121         FDRE                                         r  dac/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  dac/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 dac_enable
                            (input port)
  Destination:            dac/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.654ns  (logic 1.580ns (23.747%)  route 5.074ns (76.253%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  dac_enable (IN)
                         net (fo=0)                   0.000     0.000    dac_enable
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  dac_enable_IBUF_inst/O
                         net (fo=8, routed)           4.587     6.043    dac/CS_end/dac_enable_IBUF
    SLICE_X0Y121         LUT6 (Prop_lut6_I4_O)        0.124     6.167 r  dac/CS_end/FSM_onehot_state[4]_i_1/O
                         net (fo=5, routed)           0.487     6.654    dac/CS_end_n_1
    SLICE_X2Y121         FDRE                                         r  dac/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.671     5.012    dac/clk_IBUF_BUFG
    SLICE_X2Y121         FDRE                                         r  dac/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 switch200
                            (input port)
  Destination:            received_voltage_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.645ns  (logic 1.585ns (23.857%)  route 5.060ns (76.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  switch200 (IN)
                         net (fo=0)                   0.000     0.000    switch200
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  switch200_IBUF_inst/O
                         net (fo=5, routed)           4.669     6.130    switch200_IBUF
    SLICE_X8Y122         LUT2 (Prop_lut2_I1_O)        0.124     6.254 r  received_voltage[5]_i_1/O
                         net (fo=2, routed)           0.391     6.645    received_voltage[5]_i_1_n_0
    SLICE_X8Y122         FDSE                                         r  received_voltage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601     4.942    clk_IBUF_BUFG
    SLICE_X8Y122         FDSE                                         r  received_voltage_reg[5]/C

Slack:                    inf
  Source:                 switch200
                            (input port)
  Destination:            value[-1111111105]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.608ns  (logic 1.585ns (23.992%)  route 5.022ns (76.008%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switch200 (IN)
                         net (fo=0)                   0.000     0.000    switch200
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switch200_IBUF_inst/O
                         net (fo=5, routed)           4.671     6.132    switch200_IBUF
    SLICE_X8Y122         LUT2 (Prop_lut2_I0_O)        0.124     6.256 r  received_voltage[6]_i_1/O
                         net (fo=2, routed)           0.352     6.608    received_voltage[6]_i_1_n_0
    SLICE_X10Y122        FDSE                                         r  value[-1111111105]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.601     4.942    clk_IBUF_BUFG
    SLICE_X10Y122        FDSE                                         r  value[-1111111105]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/sclk_clock_enable_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.210ns (12.835%)  route 1.423ns (87.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.423     1.632    dac/reset_IBUF
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock_enable_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X0Y123         FDRE                                         r  dac/sclk_clock_enable_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.210ns (12.390%)  route 1.482ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.482     1.691    dac/reset_IBUF
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X6Y122         FDRE                                         r  dac/mult_stage_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.210ns (12.390%)  route 1.482ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.482     1.691    dac/reset_IBUF
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.210ns (12.390%)  route 1.482ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.482     1.691    dac/reset_IBUF
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.210ns (12.390%)  route 1.482ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.482     1.691    dac/reset_IBUF
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/mult_stage_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.691ns  (logic 0.210ns (12.390%)  route 1.482ns (87.610%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.482     1.691    dac/reset_IBUF
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X7Y122         FDRE                                         r  dac/mult_stage_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/busy_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.770ns  (logic 0.255ns (14.380%)  route 1.515ns (85.620%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.515     1.725    dac/reset_IBUF
    SLICE_X1Y122         LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  dac/busy_inv_i_1/O
                         net (fo=1, routed)           0.000     1.770    dac/busy_inv_i_1_n_0
    SLICE_X1Y122         FDRE                                         r  dac/busy_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.937     2.065    dac/clk_IBUF_BUFG
    SLICE_X1Y122         FDRE                                         r  dac/busy_reg_inv/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.820%)  route 1.563ns (88.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.563     1.773    dac/reset_IBUF
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/output_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.773ns  (logic 0.210ns (11.820%)  route 1.563ns (88.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.563     1.773    dac/reset_IBUF
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.935     2.063    dac/clk_IBUF_BUFG
    SLICE_X2Y123         FDRE                                         r  dac/output_data_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            dac/scale_stage_reg__22/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.210ns (11.769%)  route 1.571ns (88.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=44, routed)          1.571     1.780    dac/reset_IBUF
    SLICE_X5Y121         FDRE                                         r  dac/scale_stage_reg__22/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.936     2.064    dac/clk_IBUF_BUFG
    SLICE_X5Y121         FDRE                                         r  dac/scale_stage_reg__22/C





