Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 94deb4a8801e4d14999dda66b10f041b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Register_Bank_Sim_behav xil_defaultlib.Register_Bank_Sim -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Register_Bank_Sim in library work located at xsim.dir/work.
