Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Mar 12 02:56:36 2024
| Host         : artti-desktop running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                  Violations  
---------  ----------------  -------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                  1000        
ULMTCS-1   Warning           Control Sets use limits recommend reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20163)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42434)
5. checking no_input_delay (11)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20163)
----------------------------
 There are 20163 register/latch pins with no clock driven by root clock pin: ap_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42434)
----------------------------------------------------
 There are 42434 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                42442          inf        0.000                      0                42442           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.124ns (7.917%)  route 1.442ns (92.083%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.973     0.973    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X95Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.469     1.566    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X95Y38         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.541ns  (logic 0.124ns (8.047%)  route 1.417ns (91.953%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.973     0.973    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X56Y22         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.444     1.541    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X56Y22         FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.097ns  (logic 0.124ns (11.304%)  route 0.973ns (88.696%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.973     0.973    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X82Y19         LUT1 (Prop_lut1_I0_O)        0.124     1.097 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     1.097    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X82Y19         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.045ns (9.887%)  route 0.410ns (90.113%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.410     0.410    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X82Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.455 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.000     0.455    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X82Y19         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.601ns  (logic 0.045ns (7.486%)  route 0.556ns (92.514%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.410     0.410    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X56Y22         LUT1 (Prop_lut1_I0_O)        0.045     0.455 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.146     0.601    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X56Y22         FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_rst_n
                            (input port)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.609ns  (logic 0.045ns (7.385%)  route 0.564ns (92.615%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_rst_n (IN)
                         net (fo=38, unset)           0.410     0.410    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X95Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.455 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.154     0.609    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X95Y38         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         42439 Endpoints
Min Delay         42439 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.188ns  (logic 1.200ns (4.257%)  route 26.988ns (95.743%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.774    25.245    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.369 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_205_fu_2966[15]_i_1/O
                         net (fo=16, routed)          2.820    28.188    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_29660
    SLICE_X89Y93         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.965ns  (logic 1.200ns (4.291%)  route 26.765ns (95.709%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.774    25.245    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.369 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_205_fu_2966[15]_i_1/O
                         net (fo=16, routed)          2.596    27.965    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_29660
    SLICE_X98Y92         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.726ns  (logic 1.200ns (4.328%)  route 26.526ns (95.672%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.742    25.213    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X90Y87         LUT6 (Prop_lut6_I0_O)        0.124    25.337 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_194_fu_2922[15]_i_1/O
                         net (fo=16, routed)          2.388    27.726    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_29220
    SLICE_X98Y86         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.726ns  (logic 1.200ns (4.328%)  route 26.526ns (95.672%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.742    25.213    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X90Y87         LUT6 (Prop_lut6_I0_O)        0.124    25.337 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_194_fu_2922[15]_i_1/O
                         net (fo=16, routed)          2.388    27.726    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_29220
    SLICE_X98Y86         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.726ns  (logic 1.200ns (4.328%)  route 26.526ns (95.672%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.742    25.213    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X90Y87         LUT6 (Prop_lut6_I0_O)        0.124    25.337 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_194_fu_2922[15]_i_1/O
                         net (fo=16, routed)          2.388    27.726    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_29220
    SLICE_X98Y86         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_194_fu_2922_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.678ns  (logic 1.200ns (4.336%)  route 26.478ns (95.664%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.774    25.245    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.369 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_205_fu_2966[15]_i_1/O
                         net (fo=16, routed)          2.309    27.678    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_29660
    SLICE_X92Y93         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_2974_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.615ns  (logic 1.200ns (4.345%)  route 26.415ns (95.655%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.325    24.796    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X84Y87         LUT3 (Prop_lut3_I0_O)        0.124    24.920 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_207_fu_2974[15]_i_1/O
                         net (fo=16, routed)          2.695    27.615    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_29740
    SLICE_X95Y91         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_2974_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.437ns  (logic 1.200ns (4.374%)  route 26.237ns (95.626%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.774    25.245    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X88Y90         LUT6 (Prop_lut6_I0_O)        0.124    25.369 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_205_fu_2966[15]_i_1/O
                         net (fo=16, routed)          2.069    27.437    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_29660
    SLICE_X98Y87         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_205_fu_2966_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_2974_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.435ns  (logic 1.200ns (4.374%)  route 26.235ns (95.626%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.325    24.796    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X84Y87         LUT3 (Prop_lut3_I0_O)        0.124    24.920 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_207_fu_2974[15]_i_1/O
                         net (fo=16, routed)          2.515    27.435    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_29740
    SLICE_X94Y90         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_207_fu_2974_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_196_fu_2930_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.419ns  (logic 1.200ns (4.377%)  route 26.219ns (95.623%))
  Logic Levels:           7  (FDRE=1 LUT2=2 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y96         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/C
    SLICE_X40Y96         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0/Q
                         net (fo=111, routed)         2.024     2.480    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_rep__0_n_3
    SLICE_X51Y91         LUT2 (Prop_lut2_I0_O)        0.124     2.604 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3/O
                         net (fo=126, routed)         2.489     5.093    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_3_n_3
    SLICE_X46Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.217 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7/O
                         net (fo=1, routed)           0.807     6.024    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_7_n_3
    SLICE_X44Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.148 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_reg_24999[0]_i_1/O
                         net (fo=6, routed)           0.653     6.801    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/icmp_ln126_fu_6326_p2
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.124     6.925 f  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4/O
                         net (fo=3, routed)           0.422     7.347    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_4_n_3
    SLICE_X39Y95         LUT4 (Prop_lut4_I3_O)        0.124     7.471 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state[1]_i_3/O
                         net (fo=755, routed)        17.732    25.203    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/B_V_data_1_state_reg[0]
    SLICE_X90Y87         LUT6 (Prop_lut6_I0_O)        0.124    25.327 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/flow_control_loop_pipe_sequential_init_U/inputBuf_196_fu_2930[15]_i_1/O
                         net (fo=16, routed)          2.091    27.419    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_196_fu_29300
    SLICE_X85Y89         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_196_fu_2930_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.197    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X95Y38         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X56Y22         FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y19         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C
    SLICE_X82Y19         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.220    finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[0]
    SLICE_X82Y19         FDRE                                         r  finn_design_i/StreamingFIFO_1/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter5_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y51        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter4_reg_reg[0]/C
    SLICE_X107Y51        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter4_reg_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter4_reg
    SLICE_X109Y52        FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln123_reg_12638_pp0_iter5_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter5_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y48         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter4_reg_reg[0]/C
    SLICE_X87Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter4_reg_reg[0]/Q
                         net (fo=1, routed)           0.099     0.240    finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter4_reg
    SLICE_X89Y47         FDRE                                         r  finn_design_i/MatrixVectorActivation_1/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12849_pp0_iter5_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter2_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter3_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y46        FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter2_reg_reg[0]/C
    SLICE_X107Y46        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter2_reg_reg[0]/Q
                         net (fo=1, routed)           0.101     0.242    finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter2_reg
    SLICE_X108Y46        FDRE                                         r  finn_design_i/MatrixVectorActivation_0/inst/grp_Matrix_Vector_Activate_Batch_fu_540/icmp_ln161_reg_12678_pp0_iter3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_1024_reg_25003_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/ap_phi_reg_pp0_iter2_inElem_reg_6272_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE                         0.000     0.000 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_1024_reg_25003_reg[10]/C
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_1024_reg_25003_reg[10]/Q
                         net (fo=1, routed)           0.058     0.199    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/inputBuf_1024_reg_25003[10]
    SLICE_X44Y95         LUT4 (Prop_lut4_I0_O)        0.045     0.244 r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/ap_phi_reg_pp0_iter2_inElem_reg_6272[10]_i_1/O
                         net (fo=1, routed)           0.000     0.244    finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/ap_phi_reg_pp0_iter2_inElem_reg_6272[10]_i_1_n_3
    SLICE_X44Y95         FDRE                                         r  finn_design_i/MatrixVectorActivation_2/inst/grp_Matrix_Vector_Activate_Batch_fu_30/ap_phi_reg_pp0_iter2_inElem_reg_6272_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y27         FDRE                         0.000     0.000 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][3]/C
    SLICE_X91Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  finn_design_i/StreamingDataWidthConverter_rtl_0/inst/impl/core/genUp.ADat_reg[0][3]/Q
                         net (fo=1, routed)           0.106     0.247    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[3]
    RAMB36_X4Y5          RAMB36E1                                     r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y22         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
    SLICE_X56Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X56Y22         FDRE                                         r  finn_design_i/StreamingFIFO_2/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y38         FDRE                         0.000     0.000 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
    SLICE_X95Y38         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/Q
                         net (fo=1, routed)           0.119     0.247    finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff[1]
    SLICE_X95Y38         FDRE                                         r  finn_design_i/StreamingFIFO_3/fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------





