# Reading C:/altera_lite/16.0/modelsim_ase/tcl/vsim/pref.tcl
# do system_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4d Lib Mapping Utility 2015.12 Dec 30 2015
# vmap work rtl_work 
# Copying C:/altera_lite/16.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+N:/Veralog/Midterm\ Project {N:/Veralog/Midterm Project/LCD_message.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:57:28 on Mar 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+N:/Veralog/Midterm Project" N:/Veralog/Midterm Project/LCD_message.v 
# -- Compiling module LCD_message
# 
# Top level modules:
# 	LCD_message
# End time: 11:57:28 on Mar 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+N:/Veralog/Midterm\ Project {N:/Veralog/Midterm Project/reset_delay.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:57:28 on Mar 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+N:/Veralog/Midterm Project" N:/Veralog/Midterm Project/reset_delay.v 
# -- Compiling module Reset_Delay
# 
# Top level modules:
# 	Reset_Delay
# End time: 11:57:29 on Mar 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+N:/Veralog/Midterm\ Project {N:/Veralog/Midterm Project/LCD_Display.v}
# Model Technology ModelSim ALTERA vlog 10.4d Compiler 2015.12 Dec 30 2015
# Start time: 11:57:29 on Mar 25,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+N:/Veralog/Midterm Project" N:/Veralog/Midterm Project/LCD_Display.v 
# -- Compiling module LCD_Display
# 
# Top level modules:
# 	LCD_Display
# End time: 11:57:29 on Mar 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
