;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -7, <-122
	SPL <121, 306
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB -207, <-120
	SUB -207, <-120
	SUB @-127, 100
	MOV -7, <-20
	ADD @-127, 100
	SPL 0, <0
	ADD #270, 4
	ADD #270, 4
	MOV 12, @10
	ADD @3, 0
	SUB @-127, 100
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	SPL <127, 106
	SUB @-127, 100
	SPL <127, 106
	ADD @130, 9
	ADD @130, 9
	SUB 30, 9
	SLT 20, @12
	SPL 0, <0
	SPL 0, <0
	ADD @130, 9
	SUB @-127, 100
	CMP 13, -0
	SUB @121, 106
	SUB <0, @2
	CMP -207, <-120
	SUB -7, <-122
	ADD @130, 9
	ADD @130, 9
	CMP -207, <-120
	SLT 721, -200
	CMP -207, <-120
	SUB <0, @2
	SPL 0, <-22
	ADD #270, <1
	SUB @-127, 100
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
