/*
 * Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
 * 
 * On Thu May 31 13:25:47 KST 2018
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCop.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkBypassRFile.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt8> INST_condFlag;
  MOD_mkCop INST_cop;
  MOD_Reg<tUWide> INST_d2e_data_0;
  MOD_Reg<tUWide> INST_d2e_data_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_deqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_deqP_rl;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_d2e_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_0;
  MOD_Wire<tUInt8> INST_d2e_enqP_lat_1;
  MOD_Reg<tUInt8> INST_d2e_enqP_rl;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUWide> INST_e2m_data_0;
  MOD_Reg<tUWide> INST_e2m_data_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_deqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_deqP_rl;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_e2m_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_0;
  MOD_Wire<tUInt8> INST_e2m_enqP_lat_1;
  MOD_Reg<tUInt8> INST_e2m_enqP_rl;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_dummy2_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_0_1;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_0;
  MOD_Wire<tUWide> INST_execRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_0;
  MOD_Wire<tUInt64> INST_execRedirect_data_0_lat_1;
  MOD_Reg<tUInt64> INST_execRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_rl;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_rl;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_lat_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_rl;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUWide> INST_m2w_data_0;
  MOD_Reg<tUWide> INST_m2w_data_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_deqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_deqP_rl;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_m2w_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_0;
  MOD_Wire<tUInt8> INST_m2w_enqP_lat_1;
  MOD_Reg<tUInt8> INST_m2w_enqP_rl;
  MOD_Reg<tUInt64> INST_pc;
  MOD_mkBypassRFile INST_rf;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoE_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoE_enqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_data_3;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_deqP_lat_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_deqP_rl;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_1;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_dummy2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_0_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_1_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_dummy_2_2;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_0;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_1;
  MOD_Wire<tUInt8> INST_sb_fifoM_enqP_lat_2;
  MOD_Reg<tUInt8> INST_sb_fifoM_enqP_rl;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_rl;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_rl;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_dummy2_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_0_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_dummy_1_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_lat_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_rl;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_cpuToHost;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cop_started____d161;
  tUInt8 DEF_x__h42949;
  tUInt8 DEF_SEL_ARR_NOT_d2e_data_0_382_BIT_194_395_396_NOT_ETC___d1400;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390_d2e_ETC___d1393;
  tUInt8 DEF_NOT_SEL_ARR_NOT_d2e_data_0_382_BIT_194_395_396_ETC___d1401;
  tUInt8 DEF_x__h34166;
  tUInt8 DEF_cnt1__h3846;
  tUInt8 DEF_x__h25537;
  tUWide DEF_m2w_data_1___d1990;
  tUWide DEF_m2w_data_0___d1987;
  tUWide DEF_e2m_data_1___d1681;
  tUWide DEF_e2m_data_0___d1678;
  tUWide DEF_d2e_data_1___d1384;
  tUWide DEF_d2e_data_0___d1382;
  tUWide DEF_f2d_data_1___d379;
  tUWide DEF_f2d_data_0___d377;
  tUInt8 DEF_sb_fifoM_data_3___d544;
  tUInt8 DEF_sb_fifoM_data_2___d542;
  tUInt8 DEF_sb_fifoM_data_1___d540;
  tUInt8 DEF_sb_fifoM_data_0___d538;
  tUInt8 DEF_sb_fifoE_data_3___d392;
  tUInt8 DEF_sb_fifoE_data_2___d390;
  tUInt8 DEF_sb_fifoE_data_1___d388;
  tUInt8 DEF_sb_fifoE_data_0___d386;
  tUInt8 DEF_upd__h51789;
  tUInt8 DEF_upd__h29280;
  tUInt8 DEF_upd__h29688;
  tUInt8 DEF_upd__h51456;
  tUInt8 DEF_upd__h27263;
  tUInt8 DEF_upd__h28345;
  tUInt8 DEF_upd__h49367;
  tUInt8 DEF_upd__h42878;
  tUInt8 DEF_upd__h42564;
  tUInt8 DEF_upd__h42277;
  tUInt8 DEF_upd__h38827;
  tUInt8 DEF_upd__h38513;
  tUInt8 DEF_upd__h38264;
  tUInt8 DEF_upd__h34095;
  tUInt8 DEF_upd__h33781;
  tUInt8 DEF_upd__h25938;
  tUInt8 DEF_upd__h25466;
  tUInt8 DEF_upd__h25152;
  tUInt8 DEF_condFlag___d1414;
  tUInt8 DEF_upd__h44876;
  tUInt8 DEF_upd__h52143;
  tUInt8 DEF_upd__h52201;
  tUInt8 DEF_upd__h23379;
  tUInt8 DEF_upd__h41698;
  tUInt8 DEF_upd__h23312;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_1__h29248;
  tUInt8 DEF_sb_fifoM_deqP_dummy2_0__h51825;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_2__h29857;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_1__h29842;
  tUInt8 DEF_sb_fifoM_enqP_dummy2_0__h29829;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_1__h27231;
  tUInt8 DEF_sb_fifoE_deqP_dummy2_0__h51492;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_2__h28514;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_1__h28499;
  tUInt8 DEF_sb_fifoE_enqP_dummy2_0__h28486;
  tUInt8 DEF_m2w_deqP_dummy2_1__h42846;
  tUInt8 DEF_m2w_deqP_dummy2_0__h49403;
  tUInt8 DEF_m2w_enqP_dummy2_1__h42684;
  tUInt8 DEF_m2w_enqP_dummy2_0__h42671;
  tUInt8 DEF_e2m_deqP_dummy2_1__h38795;
  tUInt8 DEF_e2m_deqP_dummy2_0__h42313;
  tUInt8 DEF_e2m_enqP_dummy2_1__h38633;
  tUInt8 DEF_e2m_enqP_dummy2_0__h38620;
  tUInt8 DEF_d2e_deqP_dummy2_1__h34063;
  tUInt8 DEF_d2e_deqP_dummy2_0__h38300;
  tUInt8 DEF_d2e_enqP_dummy2_1__h33901;
  tUInt8 DEF_d2e_enqP_dummy2_0__h33888;
  tUInt8 DEF_f2d_deqP_dummy2_1__h25434;
  tUInt8 DEF_f2d_deqP_dummy2_0__h25974;
  tUInt8 DEF_f2d_enqP_dummy2_1__h25272;
  tUInt8 DEF_f2d_enqP_dummy2_0__h25259;
  tUInt8 DEF_statRedirect_deqP_dummy2_1__h44996;
  tUInt8 DEF_statRedirect_deqP_dummy2_0__h44983;
  tUInt8 DEF_statRedirect_enqP_dummy2_1__h52169;
  tUInt8 DEF_statRedirect_enqP_dummy2_0__h44802;
  tUInt8 DEF_execRedirect_deqP_dummy2_1__h23499;
  tUInt8 DEF_execRedirect_deqP_dummy2_0__h23486;
  tUInt8 DEF_execRedirect_enqP_dummy2_1__h23280;
  tUInt8 DEF_execRedirect_enqP_dummy2_0__h41734;
  tUInt8 DEF_eEpoch__h27035;
  tUWide DEF__read_inst__h26108;
  tUWide DEF__read_inst__h26116;
  tUInt64 DEF__read_dInst_valP__h39139;
  tUInt64 DEF_x__h39635;
  tUInt64 DEF__read_dInst_valP__h39163;
  tUInt64 DEF_x__h39638;
  tUWide DEF_inst__h25878;
  tUInt8 DEF_iCode__h26129;
  tUInt8 DEF_fCode__h26130;
  tUInt8 DEF_regA__h26131;
  tUInt8 DEF_regB__h26132;
  tUInt8 DEF_sb_fifoM_data_3_44_BITS_3_TO_0___d563;
  tUInt8 DEF_sb_fifoM_data_2_42_BITS_3_TO_0___d562;
  tUInt8 DEF_sb_fifoM_data_1_40_BITS_3_TO_0___d561;
  tUInt8 DEF_sb_fifoM_data_0_38_BITS_3_TO_0___d560;
  tUInt8 DEF_sb_fifoE_data_3_92_BITS_3_TO_0___d471;
  tUInt8 DEF_sb_fifoE_data_2_90_BITS_3_TO_0___d470;
  tUInt8 DEF_sb_fifoE_data_0_86_BITS_3_TO_0___d468;
  tUInt8 DEF_sb_fifoE_data_1_88_BITS_3_TO_0___d469;
  tUInt8 DEF_d2e_data_0_382_BITS_415_TO_413___d1403;
  tUInt8 DEF_d2e_data_1_384_BITS_415_TO_413___d1405;
  tUInt8 DEF_n__read__h51788;
  tUInt8 DEF_n__read__h51455;
  tUInt8 DEF_x__h29904;
  tUInt8 DEF_x__h29105;
  tUInt8 DEF_x__h28561;
  tUInt8 DEF_x__h27088;
  tUInt8 DEF_sb_fifoM_data_3_44_BIT_5___d545;
  tUInt8 DEF_sb_fifoM_data_3_44_BIT_4___d556;
  tUInt8 DEF_sb_fifoM_data_2_42_BIT_5___d543;
  tUInt8 DEF_sb_fifoM_data_2_42_BIT_4___d555;
  tUInt8 DEF_sb_fifoM_data_1_40_BIT_5___d541;
  tUInt8 DEF_sb_fifoM_data_1_40_BIT_4___d554;
  tUInt8 DEF_sb_fifoM_data_0_38_BIT_5___d539;
  tUInt8 DEF_sb_fifoM_data_0_38_BIT_4___d553;
  tUInt8 DEF_sb_fifoE_data_3_92_BIT_5___d393;
  tUInt8 DEF_sb_fifoE_data_3_92_BIT_4___d456;
  tUInt8 DEF_sb_fifoE_data_2_90_BIT_5___d391;
  tUInt8 DEF_sb_fifoE_data_2_90_BIT_4___d455;
  tUInt8 DEF_sb_fifoE_data_0_86_BIT_5___d387;
  tUInt8 DEF_sb_fifoE_data_0_86_BIT_4___d453;
  tUInt8 DEF_sb_fifoE_data_1_88_BIT_5___d389;
  tUInt8 DEF_sb_fifoE_data_1_88_BIT_4___d454;
  tUInt8 DEF_n__read__h49366;
  tUInt8 DEF_n__read__h42276;
  tUInt8 DEF_x__h42916;
  tUInt8 DEF_condFlag_414_BIT_2___d1416;
  tUInt8 DEF_condFlag_414_BIT_1___d1427;
  tUInt8 DEF_condFlag_414_BIT_0___d1415;
  tUInt8 DEF_n__read__h38263;
  tUInt8 DEF_x__h38865;
  tUInt8 DEF_x__h34133;
  tUInt8 DEF_n__read__h25937;
  tUInt8 DEF_x__h25504;
  tUInt8 DEF_y__h26047;
  tUInt8 DEF_y__h49476;
  tUInt8 DEF_y__h42386;
  tUInt8 DEF_y__h38373;
  tUInt64 DEF_SEL_ARR_d2e_data_0_382_BITS_193_TO_130_456_d2e_ETC___d1459;
  tUInt64 DEF_valP__h38969;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BITS_3_TO_0_60_sb_f_ETC___d608;
  tUInt8 DEF_ptr__h30115;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BITS_3_TO_0_60_sb_f_ETC___d594;
  tUInt8 DEF_ptr__h29974;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BITS_3_TO_0_60_sb_f_ETC___d619;
  tUInt8 DEF_y__h29936;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BITS_3_TO_0_60_sb_f_ETC___d565;
  tUInt8 DEF_ptr__h29079;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BITS_3_TO_0_68_sb_f_ETC___d516;
  tUInt8 DEF_ptr__h28772;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BITS_3_TO_0_68_sb_f_ETC___d502;
  tUInt8 DEF_ptr__h28631;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BITS_3_TO_0_68_sb_f_ETC___d527;
  tUInt8 DEF_y__h28593;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BITS_3_TO_0_68_sb_f_ETC___d473;
  tUInt8 DEF_ptr__h27062;
  tUInt8 DEF_SEL_ARR_e2m_data_0_678_BITS_538_TO_535_698_e2m_ETC___d1701;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_4_53_sb_fifoM_d_ETC___d606;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_4_53_sb_fifoM_d_ETC___d592;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_4_53_sb_fifoM_d_ETC___d617;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_4_53_sb_fifoM_d_ETC___d558;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_5_39_sb_fifoM_d_ETC___d605;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_5_39_sb_fifoM_d_ETC___d591;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_5_39_sb_fifoM_d_ETC___d616;
  tUInt8 DEF_SEL_ARR_sb_fifoM_data_0_38_BIT_5_39_sb_fifoM_d_ETC___d552;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_5_87_sb_fifoE_d_ETC___d513;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_5_87_sb_fifoE_d_ETC___d499;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_5_87_sb_fifoE_d_ETC___d524;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_5_87_sb_fifoE_d_ETC___d400;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_4_53_sb_fifoE_d_ETC___d514;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_4_53_sb_fifoE_d_ETC___d500;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_4_53_sb_fifoE_d_ETC___d525;
  tUInt8 DEF_SEL_ARR_sb_fifoE_data_0_86_BIT_4_53_sb_fifoE_d_ETC___d458;
  tUInt8 DEF_SEL_ARR_NOT_m2w_data_0_987_BIT_539_988_989_NOT_ETC___d1994;
  tUInt8 DEF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680_NOT_ETC___d1685;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1438;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1433;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1426;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1422;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1413;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1408;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BIT_0_383_d2e_data_1_38_ETC___d1387;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BIT_0_78_f2d_data_1_79_B_ETC___d382;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680__ETC___d1703;
  tUInt64 DEF_IF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390__ETC___d1474;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1471;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d425;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d424;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d423;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d422;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d418;
  tUInt8 DEF_IF_IF_execRedirect_enqP_dummy2_1_33_THEN_IF_ex_ETC___d142;
  tUInt8 DEF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680__ETC___d1702;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d467;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d644;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d720;
  tUInt8 DEF_cnt1__h23063;
  tUInt8 DEF_IF_sb_fifoM_deqP_lat_0_whas__28_THEN_sb_fifoM__ETC___d131;
  tUInt8 DEF_cnt1__h20014;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d464;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d445;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d413;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d416;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d417;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d420;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d421;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d414;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d411;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d406;
  tUInt8 DEF_IF_sb_fifoE_deqP_lat_0_whas__11_THEN_sb_fifoE__ETC___d114;
  tUInt8 DEF_IF_m2w_deqP_lat_0_whas__4_THEN_m2w_deqP_lat_0__ETC___d97;
  tUInt8 DEF_IF_e2m_deqP_lat_0_whas__0_THEN_e2m_deqP_lat_0__ETC___d83;
  tUInt8 DEF_IF_d2e_deqP_lat_0_whas__6_THEN_d2e_deqP_lat_0__ETC___d69;
  tUInt8 DEF_IF_f2d_deqP_lat_0_whas__2_THEN_f2d_deqP_lat_0__ETC___d55;
  tUInt8 DEF_y__h45029;
  tUInt8 DEF_x__h45028;
  tUInt8 DEF_IF_statRedirect_enqP_lat_0_whas__1_THEN_statRe_ETC___d34;
  tUInt8 DEF_n__read__h41697;
  tUInt8 DEF_y__h23532;
  tUInt8 DEF_n__read__h23178;
  tUInt8 DEF_IF_execRedirect_enqP_lat_0_whas__0_THEN_execRe_ETC___d13;
  tUInt8 DEF_IF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390__ETC___d1451;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390_d2e_ETC___d1448;
  tUInt8 DEF_NOT_condFlag_414_BIT_0_415_460_AND_condFlag_41_ETC___d1461;
  tUInt8 DEF_condFlag_414_BIT_0_415_OR_NOT_condFlag_414_BIT_ETC___d1418;
  tUInt8 DEF_NOT_condFlag_414_BIT_2_416___d1417;
  tUInt8 DEF_condFlag_414_BIT_1_427_AND_NOT_condFlag_414_BI_ETC___d1462;
  tUInt8 DEF_NOT_condFlag_414_BIT_1_427_428_OR_condFlag_414_ETC___d1429;
  tUInt8 DEF_NOT_condFlag_414_BIT_1_427_428_AND_NOT_condFla_ETC___d1464;
  tUInt8 DEF_condFlag_414_BIT_1_427_OR_condFlag_414_BIT_2_416___d1439;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d442;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d441;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BITS_412_TO_349_452_d2e_ETC___d1475;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d766;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d760;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d754;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d748;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d739;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d733;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d727;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d721;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d690;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d684;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d678;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d672;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d663;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d657;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d651;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d645;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_70_AND_sb_fifoM_e_ETC___d624;
  tUInt8 DEF_x__h29937;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_78_AND_sb_fifoE_e_ETC___d532;
  tUInt8 DEF_x__h28594;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d620;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d609;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d595;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d566;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d528;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d517;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d503;
  tUInt8 DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d474;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d818;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d813;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d808;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d803;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d795;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d790;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d785;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d780;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2d_d_ETC___d408;
  tUInt8 DEF_x__h38898;
  tUInt8 DEF_SEL_ARR_d2e_data_0_382_BIT_0_383_d2e_data_1_38_ETC___d1388;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d765;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d715;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d759;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d753;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d747;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d738;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d732;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d726;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d716;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d618;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d452;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d607;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d593;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d559;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d526;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d515;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d501;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d459;
  tUInt8 DEF_SEL_ARR_f2d_data_0_77_BIT_0_78_f2d_data_1_79_B_ETC___d384;
  tUInt8 DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679__ETC___d1704;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_382_BIT_0_383_d2e_data__ETC___d1389;
  tUInt8 DEF_NOT_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_ETC___d1446;
  tUInt8 DEF_NOT_condFlag_414_BIT_1_427___d1428;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_70_AND_sb_fifoM_e_ETC___d613;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_70_AND_sb_fifoM_e_ETC___d599;
  tUInt8 DEF_IF_IF_sb_fifoM_enqP_dummy2_0_70_AND_sb_fifoM_e_ETC___d585;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_78_AND_sb_fifoE_e_ETC___d521;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_78_AND_sb_fifoE_e_ETC___d507;
  tUInt8 DEF_IF_IF_sb_fifoE_enqP_dummy2_0_78_AND_sb_fifoE_e_ETC___d493;
  tUInt8 DEF_NOT_IF_IF_execRedirect_enqP_dummy2_1_33_THEN_I_ETC___d143;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d709;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d639;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d446;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d436;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d415;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d437;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d438;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d419;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d439;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d440;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d443;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d410;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d409;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d412;
  tUInt8 DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d407;
  tUInt8 DEF_x__h29935;
  tUInt8 DEF_x__h28592;
 
 /* Local definitions */
 private:
  tUWide DEF__dfoo8;
  tUWide DEF__0_CONCAT_DONTCARE___d1649;
  tUWide DEF__1_CONCAT_SEL_ARR_e2m_data_0_678_BITS_538_TO_53_ETC___d1949;
  tUWide DEF__dfoo6;
  tUWide DEF__dfoo4;
  tUWide DEF__1_CONCAT_SEL_ARR_d2e_data_0_382_BITS_422_TO_41_ETC___d1637;
  tUWide DEF__dfoo2;
  tUWide DEF_iMem_req_pc_66___d167;
  tUInt64 DEF_upd__h24835;
  tUInt64 DEF_upd__h24968;
  tUInt8 DEF_statRedirect_data_0_rl__h5012;
  tUInt64 DEF_IF_execRedirect_data_0_lat_0_whas_THEN_execRed_ETC___d6;
  tUInt8 DEF_IF_statRedirect_data_0_lat_0_whas__4_THEN_stat_ETC___d27;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_678_BIT_534_80_ETC___d1948;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390_ETC___d1636;
  tUWide DEF_NOT_SEL_ARR_d2e_data_0_382_BITS_418_TO_416_492_ETC___d1635;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_678_BIT_522_84_ETC___d1947;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_382_BIT_324_520_521_ETC___d1619;
  tUWide DEF_NOT_SEL_ARR_NOT_d2e_data_0_382_BIT_194_395_396_ETC___d1634;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_678_BIT_457_74_ETC___d1856;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_678_BIT_392_85_ETC___d1946;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d1327;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d1322;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680__ETC___d1886;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680__ETC___d1945;
  tUWide DEF_SEL_ARR_d2e_data_0_382_BITS_412_TO_349_452_d2e_ETC___d1633;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d1321;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d1320;
  tUWide DEF_IF_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f2_ETC___d1319;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d1300;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d1318;
  tUWide DEF_SEL_ARR_e2m_data_0_678_BIT_195_900_e2m_data_1__ETC___d1944;
  tUWide DEF_SEL_ARR_d2e_data_0_382_BITS_415_TO_413_403_EQ__ETC___d1632;
  tUWide DEF_iMem_req_pc_66_67_CONCAT_pc_66_CONCAT_pc_66_PL_ETC___d359;
  tUWide DEF_pc_66_PLUS_IF_iMem_req_pc_66_67_BITS_79_TO_76__ETC___d358;
  tUWide DEF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_680__ETC___d1943;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390__ETC___d1631;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d1314;
  tUWide DEF_NOT_SEL_ARR_f2d_data_0_77_BITS_208_TO_129_01_f_ETC___d1317;
  tUWide DEF_IF_SEL_ARR_d2e_data_0_382_BITS_422_TO_419_390__ETC___d1630;
  tUWide DEF_IF_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679_6_ETC___d1928;
  tUWide DEF__0_OR_NOT_SEL_ARR_NOT_e2m_data_0_678_BIT_64_929_ETC___d1942;
  tUWide DEF_NOT_IF_SEL_ARR_NOT_e2m_data_0_678_BIT_539_679__ETC___d1775;
  tUInt8 DEF_x__h41882;
 
 /* Rules */
 public:
  void RL_execRedirect_data_0_canon();
  void RL_execRedirect_enqP_canon();
  void RL_execRedirect_deqP_canon();
  void RL_statRedirect_data_0_canon();
  void RL_statRedirect_enqP_canon();
  void RL_statRedirect_deqP_canon();
  void RL_f2d_enqP_canon();
  void RL_f2d_deqP_canon();
  void RL_d2e_enqP_canon();
  void RL_d2e_deqP_canon();
  void RL_e2m_enqP_canon();
  void RL_e2m_deqP_canon();
  void RL_m2w_enqP_canon();
  void RL_m2w_deqP_canon();
  void RL_sb_fifoE_enqP_canon();
  void RL_sb_fifoE_deqP_canon();
  void RL_sb_fifoM_enqP_canon();
  void RL_sb_fifoM_deqP_canon();
  void RL_doFetch();
  void RL_doDecode();
  void RL_doExecute();
  void RL_doMemory();
  void RL_doWriteBack();
  void RL_upd_Stat();
  void RL_statHLT();
  void RL_statINS();
 
 /* Methods */
 public:
  tUWide METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt64 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
