# Chapter 2.2: 8085 Register Organization

## ğŸ“š Chapter Overview

Registers are the fastest storage elements in a microprocessor, used for temporary storage during program execution. This chapter explores the complete register organization of the 8085 microprocessor.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Identify all registers in the 8085
- Explain the function of each register
- Understand register pairs and their usage
- Work with the flag register and its bits
- Use registers effectively in programming

---

## 1. Register Overview

### 1.1 Complete Register Set

```
8085 REGISTER ORGANIZATION:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     8085 REGISTERS                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   GENERAL PURPOSE REGISTERS (Programmer Accessible)             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚      8-bit         8-bit                                 â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   â”‚   A   â”‚     â”‚   F   â”‚   Accumulator and Flags       â”‚   â”‚
â”‚   â”‚   â”‚ (ACC) â”‚     â”‚(Flags)â”‚   (PSW - Program Status Word)â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚   â”‚
â”‚   â”‚   â—„â”€â”€â”€â”€â”€â”€â”€ 16-bit PSW â”€â”€â”€â”€â”€â”€â”€â”€â–º                         â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   â”‚   B   â”‚     â”‚   C   â”‚   Register Pair BC            â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚   â”‚
â”‚   â”‚   â—„â”€â”€â”€â”€â”€â”€â”€ 16-bit BC â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º                         â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   â”‚   D   â”‚     â”‚   E   â”‚   Register Pair DE            â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚   â”‚
â”‚   â”‚   â—„â”€â”€â”€â”€â”€â”€â”€ 16-bit DE â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º                         â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   â”‚   H   â”‚     â”‚   L   â”‚   Register Pair HL            â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜   (Memory Pointer)            â”‚   â”‚
â”‚   â”‚   â—„â”€â”€â”€â”€â”€â”€â”€ 16-bit HL â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º                         â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   SPECIAL PURPOSE REGISTERS                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚   â”‚
â”‚   â”‚   â”‚    Stack Pointer (SP) - 16 bit  â”‚                   â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚   â”‚
â”‚   â”‚   â”‚   Program Counter (PC) - 16 bit â”‚                   â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   TEMPORARY REGISTERS (Not Programmer Accessible)               â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”                               â”‚   â”‚
â”‚   â”‚   â”‚   W   â”‚     â”‚   Z   â”‚   WZ Pair (Internal use)      â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚   â”‚
â”‚   â”‚   â”‚   Instruction Register (IR)     â”‚                   â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.2 Register Summary Table

| Register | Size | Type | Function |
|----------|------|------|----------|
| A (Accumulator) | 8-bit | General | Primary register for ALU operations |
| B, C, D, E, H, L | 8-bit each | General | Temporary data storage |
| F (Flags) | 8-bit | Special | Status flags (S, Z, AC, P, CY) |
| SP (Stack Pointer) | 16-bit | Special | Points to top of stack |
| PC (Program Counter) | 16-bit | Special | Address of next instruction |
| W, Z | 8-bit each | Internal | Temporary registers (hidden) |
| IR | 8-bit | Internal | Holds current instruction opcode |

---

## 2. Accumulator (Register A)

### 2.1 Functions

The Accumulator is the most important register in the 8085:

```
ACCUMULATOR OPERATIONS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        ACCUMULATOR (A)                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚              8-bit Accumulator Register                    â”‚ â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”                       â”‚ â”‚
â”‚   â”‚   â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚                       â”‚ â”‚
â”‚   â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜                       â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                   â”‚
â”‚   Functions:                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚ 1. ALU Operations                                          â”‚ â”‚
â”‚   â”‚    â€¢ One operand always from A (ADD B: A â† A + B)         â”‚ â”‚
â”‚   â”‚    â€¢ Result stored back in A                               â”‚ â”‚
â”‚   â”‚                                                            â”‚ â”‚
â”‚   â”‚ 2. Data Transfer                                           â”‚ â”‚
â”‚   â”‚    â€¢ Source: MOV B, A (copy A to B)                       â”‚ â”‚
â”‚   â”‚    â€¢ Destination: MOV A, B (copy B to A)                  â”‚ â”‚
â”‚   â”‚                                                            â”‚ â”‚
â”‚   â”‚ 3. I/O Operations                                          â”‚ â”‚
â”‚   â”‚    â€¢ IN port: Data from port â†’ A                          â”‚ â”‚
â”‚   â”‚    â€¢ OUT port: Data from A â†’ port                         â”‚ â”‚
â”‚   â”‚                                                            â”‚ â”‚
â”‚   â”‚ 4. Memory Operations                                       â”‚ â”‚
â”‚   â”‚    â€¢ LDA addr: Memory[addr] â†’ A                           â”‚ â”‚
â”‚   â”‚    â€¢ STA addr: A â†’ Memory[addr]                           â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 2.2 Accumulator-Specific Instructions

| Instruction | Operation | Description |
|-------------|-----------|-------------|
| ADD r | A â† A + r | Add register to A |
| SUB r | A â† A - r | Subtract register from A |
| ANA r | A â† A AND r | Logical AND with A |
| ORA r | A â† A OR r | Logical OR with A |
| XRA r | A â† A XOR r | Logical XOR with A |
| CMA | A â† NOT A | Complement A |
| RAL | Rotate A left through carry | |
| RAR | Rotate A right through carry | |
| DAA | Decimal adjust A | BCD correction |

---

## 3. General Purpose Registers

### 3.1 Registers B, C, D, E, H, L

```
GENERAL PURPOSE REGISTERS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              GENERAL PURPOSE REGISTER USAGE                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   Individual 8-bit Usage:                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   Register B: General purpose, often as counter         â”‚   â”‚
â”‚   â”‚   Register C: General purpose, often as counter         â”‚   â”‚
â”‚   â”‚   Register D: General purpose, data pointer (high)      â”‚   â”‚
â”‚   â”‚   Register E: General purpose, data pointer (low)       â”‚   â”‚
â”‚   â”‚   Register H: Memory pointer (high byte)                â”‚   â”‚
â”‚   â”‚   Register L: Memory pointer (low byte)                 â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   16-bit Pair Usage:                                             â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   BC Pair (B=High, C=Low):                              â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚   â”‚
â”‚   â”‚   â”‚       B       â”‚       C       â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   (High byte) â”‚   (Low byte)  â”‚                     â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚   â”‚
â”‚   â”‚   â€¢ Used as data pointer (LDAX B, STAX B)              â”‚   â”‚
â”‚   â”‚   â€¢ 16-bit counter                                      â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   DE Pair (D=High, E=Low):                              â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚   â”‚
â”‚   â”‚   â”‚       D       â”‚       E       â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   (High byte) â”‚   (Low byte)  â”‚                     â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚   â”‚
â”‚   â”‚   â€¢ Used as data pointer (LDAX D, STAX D)              â”‚   â”‚
â”‚   â”‚   â€¢ Often source address in block transfer             â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚   HL Pair (H=High, L=Low):                              â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”‚   â”‚
â”‚   â”‚   â”‚       H       â”‚       L       â”‚                     â”‚   â”‚
â”‚   â”‚   â”‚   (High byte) â”‚   (Low byte)  â”‚                     â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â”‚   â”‚
â”‚   â”‚   â€¢ Primary memory pointer                              â”‚   â”‚
â”‚   â”‚   â€¢ M refers to memory location [HL]                   â”‚   â”‚
â”‚   â”‚   â€¢ Used with MOV M, r and MOV r, M                    â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 3.2 Register Pair Operations

```
REGISTER PAIR OPERATIONS:

LXI (Load Register Pair Immediate):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    LXI B, 2050H    â†’    B = 20H, C = 50H
    LXI D, 3000H    â†’    D = 30H, E = 00H
    LXI H, 4100H    â†’    H = 41H, L = 00H
    LXI SP, FFFFH   â†’    SP = FFFFH

DAD (Double Add - Add to HL):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    Before: HL = 1234H, BC = 1111H
    
    DAD B           â†’    HL = HL + BC
                         HL = 1234H + 1111H
                         HL = 2345H

INX/DCX (Increment/Decrement Register Pair):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    Before: BC = 00FFH
    
    INX B           â†’    BC = BC + 1
                         BC = 0100H  (No flags affected!)

    Before: DE = 0100H
    
    DCX D           â†’    DE = DE - 1
                         DE = 00FFH  (No flags affected!)

XCHG (Exchange HL with DE):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    Before: HL = 1234H, DE = 5678H
    
    XCHG            â†’    HL = 5678H, DE = 1234H
```

### 3.3 Memory Reference Using HL Pair

```
HL PAIR AS MEMORY POINTER:

    Memory
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚                 â”‚
    â”‚   ...           â”‚
    â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
    â”‚   â”‚  Data   â”‚â—„â”€â”€â”¼â”€â”€â”€â”€â”€ M refers to this location
    â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚       when HL = 2050H
    â”‚     2050H       â”‚
    â”‚   ...           â”‚
    â”‚                 â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
           â–²
           â”‚
           â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”
    â”‚  HL = 2050H â”‚
    â”‚  H=20, L=50 â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Examples:
    LXI H, 2050H    ; HL = 2050H
    MVI M, 45H      ; Memory[2050H] = 45H
    MOV A, M        ; A = Memory[2050H]
    INX H           ; HL = 2051H (point to next location)
```

---

## 4. Special Purpose Registers

### 4.1 Program Counter (PC)

```
PROGRAM COUNTER:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    PROGRAM COUNTER (PC)                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    16-bit Register                       â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”                    â”‚   â”‚
â”‚   â”‚   â”‚15  14  13  12  11  10  9  8â”‚ 7  6  5  4  3  2  1  0â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜                    â”‚   â”‚
â”‚   â”‚      High Byte (PCH)  â”‚    Low Byte (PCL)              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   Function:                                                      â”‚
â”‚   â€¢ Holds address of NEXT instruction to be fetched             â”‚
â”‚   â€¢ Auto-increments after each fetch                            â”‚
â”‚   â€¢ Range: 0000H to FFFFH (64 KB addressable)                   â”‚
â”‚                                                                   â”‚
â”‚   Modifications:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ Auto-increment: After each byte fetch, PC = PC + 1      â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚ Jump (JMP addr): PC = addr (unconditional)              â”‚   â”‚
â”‚   â”‚ Call (CALL addr): Push PC, then PC = addr               â”‚   â”‚
â”‚   â”‚ Return (RET): Pop PC from stack                         â”‚   â”‚
â”‚   â”‚ Reset: PC = 0000H                                        â”‚   â”‚
â”‚   â”‚ Interrupt: PC = Vector address                          â”‚   â”‚
â”‚   â”‚ RST n: PC = n Ã— 8 (e.g., RST 5 â†’ PC = 0028H)           â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PROGRAM FLOW EXAMPLE:

    Memory          PC Changes
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ 0000: LXI H  â”‚    PC = 0000 â†’ Execute â†’ PC = 0003
    â”‚ 0001: 50     â”‚
    â”‚ 0002: 20     â”‚
    â”‚ 0003: MVI A  â”‚    PC = 0003 â†’ Execute â†’ PC = 0005
    â”‚ 0004: 45     â”‚
    â”‚ 0005: JMP    â”‚    PC = 0005 â†’ Execute â†’ PC = 2000 (Jump!)
    â”‚ 0006: 00     â”‚
    â”‚ 0007: 20     â”‚
    â”‚ ...          â”‚
    â”‚ 2000: ...    â”‚    Execution continues here
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 Stack Pointer (SP)

```
STACK POINTER:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                      STACK POINTER (SP)                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    16-bit Register                       â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”                    â”‚   â”‚
â”‚   â”‚   â”‚15                           â”‚                    0 â”‚   â”‚   â”‚
â”‚   â”‚   â””â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜                    â”‚   â”‚
â”‚   â”‚   Points to TOP of STACK (last used location)          â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   Stack Behavior:                                                â”‚
â”‚   â€¢ Stack grows DOWNWARD in memory (from high to low address)  â”‚
â”‚   â€¢ SP points to the last filled location                       â”‚
â”‚   â€¢ Initialized using LXI SP, addr                              â”‚
â”‚                                                                   â”‚
â”‚   PUSH Operation (SP-First):                                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   1. SP = SP - 1                                        â”‚   â”‚
â”‚   â”‚   2. Memory[SP] = High byte                             â”‚   â”‚
â”‚   â”‚   3. SP = SP - 1                                        â”‚   â”‚
â”‚   â”‚   4. Memory[SP] = Low byte                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   POP Operation:                                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚   1. Low byte = Memory[SP]                              â”‚   â”‚
â”‚   â”‚   2. SP = SP + 1                                        â”‚   â”‚
â”‚   â”‚   3. High byte = Memory[SP]                             â”‚   â”‚
â”‚   â”‚   4. SP = SP + 1                                        â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

STACK OPERATION EXAMPLE:

Initial: SP = 2400H, BC = 1234H

PUSH B Operation:
                                    
    Before PUSH:    After PUSH:     
                                    
       Memory          Memory       
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   
    â”‚   ...    â”‚    â”‚   ...    â”‚   
    â”‚ 23FE: ?? â”‚    â”‚ 23FE: 34 â”‚â—„â”€â”€ SP = 23FEH
    â”‚ 23FF: ?? â”‚    â”‚ 23FF: 12 â”‚   
    â”‚ 2400: ?? â”‚â—„â”€â”€ â”‚ 2400: ?? â”‚   
    â”‚   ...    â”‚ SP â”‚   ...    â”‚   
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   
                                    
    Steps:                          
    1. SP = 2400 - 1 = 23FFH        
    2. Mem[23FF] = B = 12H          
    3. SP = 23FF - 1 = 23FEH        
    4. Mem[23FE] = C = 34H          


POP D Operation (from above state):
                                    
    Before POP:     After POP:      
                                    
       Memory          Memory       
    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   
    â”‚   ...    â”‚    â”‚   ...    â”‚   
    â”‚ 23FE: 34 â”‚â—„â”€â”€ â”‚ 23FE: 34 â”‚   
    â”‚ 23FF: 12 â”‚ SP â”‚ 23FF: 12 â”‚   
    â”‚ 2400: ?? â”‚    â”‚ 2400: ?? â”‚â—„â”€â”€ SP = 2400H
    â”‚   ...    â”‚    â”‚   ...    â”‚   
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   
                                    
    Result: D = 12H, E = 34H        
```

---

## 5. Flag Register

### 5.1 Flag Register Structure

```
FLAG REGISTER (F) STRUCTURE:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       FLAG REGISTER                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   Bit:   7     6     5     4     3     2     1     0            â”‚
â”‚        â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”        â”‚
â”‚        â”‚  S  â”‚  Z  â”‚  X  â”‚ AC  â”‚  X  â”‚  P  â”‚  X  â”‚ CY  â”‚        â”‚
â”‚        â””â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜        â”‚
â”‚          â”‚     â”‚           â”‚           â”‚           â”‚             â”‚
â”‚          â”‚     â”‚           â”‚           â”‚           â””â”€â–º Carry     â”‚
â”‚          â”‚     â”‚           â”‚           â”‚                         â”‚
â”‚          â”‚     â”‚           â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Parity    â”‚
â”‚          â”‚     â”‚           â”‚                                     â”‚
â”‚          â”‚     â”‚           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Auxiliary â”‚
â”‚          â”‚     â”‚                                        Carry    â”‚
â”‚          â”‚     â”‚                                                 â”‚
â”‚          â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Zero      â”‚
â”‚          â”‚                                                       â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º Sign      â”‚
â”‚                                                                   â”‚
â”‚   X = Undefined (not used)                                       â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 5.2 Flag Descriptions

| Flag | Bit | Name | Set When (= 1) |
|------|-----|------|----------------|
| **S** | D7 | Sign | Result is negative (bit 7 = 1) |
| **Z** | D6 | Zero | Result is zero |
| **AC** | D4 | Auxiliary Carry | Carry from bit 3 to bit 4 |
| **P** | D2 | Parity | Result has even number of 1s |
| **CY** | D0 | Carry | Carry out of bit 7 (or borrow) |

### 5.3 Flag Behavior Examples

```
FLAG BEHAVIOR EXAMPLES:

Example 1: ADD B (A = 8FH, B = 74H)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       1000 1111  (8FH = A)
     + 0111 0100  (74H = B)
     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
     1 0000 0011  (103H â†’ A = 03H)
       â†‘
       Carry out (CY = 1)

Result: A = 03H
Flags: S=0 (bit 7 of result = 0)
       Z=0 (result â‰  0)
       AC=1 (carry from bit 3 to 4)
       P=1 (even number of 1s in 03H)
       CY=1 (carry out)


Example 2: SUB B (A = 45H, B = 45H)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       0100 0101  (45H = A)
     - 0100 0101  (45H = B)
     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       0000 0000  (00H)

Result: A = 00H
Flags: S=0, Z=1 (result is zero), AC=1, P=1, CY=0


Example 3: INR A (A = 7FH)
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       0111 1111  (7FH = A)
     +         1
     â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
       1000 0000  (80H)

Result: A = 80H
Flags: S=1 (bit 7 = 1, negative)
       Z=0
       AC=1 (carry from bit 3 to 4)
       P=0 (odd number of 1s)
       CY = unchanged (INR doesn't affect CY)


Example 4: Parity Check
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
    Value: 0110 0110 (66H)
    Number of 1s = 4 (even)
    P = 1 (even parity)

    Value: 0110 0111 (67H)
    Number of 1s = 5 (odd)
    P = 0 (odd parity)
```

### 5.4 Instructions Affecting Flags

```
FLAG MODIFICATION BY INSTRUCTIONS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”
â”‚    Instruction     â”‚  S  â”‚  Z  â”‚ AC  â”‚  P  â”‚ CY  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”¤
â”‚ ADD, ADC, SUB, SBB â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚
â”‚ INR, DCR           â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  -  â”‚
â”‚ ANA, ORA, XRA      â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  0  â”‚
â”‚ CMP, CPI           â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚
â”‚ RLC, RRC           â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚  âœ“  â”‚
â”‚ RAL, RAR           â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚  âœ“  â”‚
â”‚ CMC                â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚ CY' â”‚
â”‚ STC                â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚  1  â”‚
â”‚ INX, DCX           â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚
â”‚ DAD                â”‚  -  â”‚  -  â”‚  -  â”‚  -  â”‚  âœ“  â”‚
â”‚ DAA                â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚  âœ“  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”˜

Legend: âœ“ = Affected, - = Not affected, 0 = Reset, 1 = Set
        CY' = Complemented
```

---

## 6. Temporary Registers

### 6.1 W and Z Registers

```
INTERNAL TEMPORARY REGISTERS:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    W AND Z REGISTERS                             â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚   â”‚     W     â”‚     â”‚     Z     â”‚                               â”‚
â”‚   â”‚  (8-bit)  â”‚     â”‚  (8-bit)  â”‚                               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                               â”‚
â”‚   â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€ WZ Pair (16-bit) â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º              â”‚
â”‚                                                                   â”‚
â”‚   Usage (Internal - Not Programmer Accessible):                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚ 1. Store 16-bit address during CALL, JMP, RET          â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚    Example: JMP 2050H                                   â”‚   â”‚
â”‚   â”‚    â€¢ Fetch opcode C3H                                   â”‚   â”‚
â”‚   â”‚    â€¢ Fetch low address (50H) â†’ Z                        â”‚   â”‚
â”‚   â”‚    â€¢ Fetch high address (20H) â†’ W                       â”‚   â”‚
â”‚   â”‚    â€¢ Transfer WZ to PC (PC = 2050H)                     â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚ 2. Temporarily hold data during exchange operations     â”‚   â”‚
â”‚   â”‚                                                          â”‚   â”‚
â”‚   â”‚ 3. Used during CALL/RET for address manipulation        â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 6.2 Instruction Register (IR)

```
INSTRUCTION REGISTER:

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   INSTRUCTION REGISTER (IR)                      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                   â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                    8-bit Register                        â”‚   â”‚
â”‚   â”‚   â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”                     â”‚   â”‚
â”‚   â”‚   â”‚ 7 â”‚ 6 â”‚ 5 â”‚ 4 â”‚ 3 â”‚ 2 â”‚ 1 â”‚ 0 â”‚                     â”‚   â”‚
â”‚   â”‚   â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”˜                     â”‚   â”‚
â”‚   â”‚              Holds Opcode                                â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                   â”‚
â”‚   Operation:                                                     â”‚
â”‚   1. During Opcode Fetch, instruction byte â†’ IR                 â”‚
â”‚   2. IR contents sent to Instruction Decoder                    â”‚
â”‚   3. Decoder generates control signals                          â”‚
â”‚                                                                   â”‚
â”‚   Example: MOV A, B (Opcode 78H)                                â”‚
â”‚   IR = 0111 1000                                                 â”‚
â”‚        â””â”€â”€â”¬â”€â”€â”˜â””â”€â”¬â”˜                                               â”‚
â”‚         MOV   A, B                                               â”‚
â”‚                                                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 7. Register Encoding in Instructions

### 7.1 Register Codes

```
REGISTER ENCODING IN OPCODES:

Register Code (3 bits):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚ Register â”‚ Code â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚    B     â”‚ 000  â”‚
â”‚    C     â”‚ 001  â”‚
â”‚    D     â”‚ 010  â”‚
â”‚    E     â”‚ 011  â”‚
â”‚    H     â”‚ 100  â”‚
â”‚    L     â”‚ 101  â”‚
â”‚    M     â”‚ 110  â”‚ (Memory reference via HL)
â”‚    A     â”‚ 111  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜

Register Pair Code (2 bits):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”
â”‚   Pair   â”‚ Code â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”¤
â”‚    BC    â”‚  00  â”‚
â”‚    DE    â”‚  01  â”‚
â”‚    HL    â”‚  10  â”‚
â”‚  SP/PSW  â”‚  11  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”˜


MOV INSTRUCTION ENCODING:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

    MOV D, S (Move source to destination)
    
    â”Œâ”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚01â”‚   DDD    â”‚   SSS    â”‚
    â””â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         Dest Reg   Src Reg

Examples:
    MOV A, B:  01 111 000 = 78H
    MOV B, C:  01 000 001 = 41H
    MOV M, A:  01 110 111 = 77H
    MOV A, M:  01 111 110 = 7EH
```

---

## ğŸ“‹ Summary Table

| Register | Size | Purpose | Key Instructions |
|----------|------|---------|------------------|
| **A (Accumulator)** | 8-bit | ALU operations, I/O | ADD, SUB, IN, OUT |
| **B, C** | 8-bit each | Data/Counter | MOV, MVI, LDAX B |
| **D, E** | 8-bit each | Data pointer | MOV, MVI, LDAX D |
| **H, L** | 8-bit each | Memory pointer | MOV, MVI, M operations |
| **SP** | 16-bit | Stack top pointer | PUSH, POP, CALL |
| **PC** | 16-bit | Next instruction address | JMP, CALL, RET |
| **Flags** | 8-bit | Status (S,Z,AC,P,CY) | Affected by ALU ops |

---

## â“ Quick Revision Questions

1. **How many general purpose registers are there in 8085? List them.**
   <details>
   <summary>Show Answer</summary>
   8085 has seven general purpose 8-bit registers: A (Accumulator), B, C, D, E, H, and L. They can also be used as three 16-bit register pairs: BC, DE, and HL.
   </details>

2. **What is the role of the HL pair? Why is it called memory pointer?**
   <details>
   <summary>Show Answer</summary>
   HL pair is used as a 16-bit memory pointer. When 'M' is used in instructions (like MOV A, M), it refers to the memory location whose address is in HL. HL pair is the primary way to access memory indirectly.
   </details>

3. **Explain the five flags in 8085 and when each is set.**
   <details>
   <summary>Show Answer</summary>
   S (Sign): Set if bit 7 of result is 1 (negative). Z (Zero): Set if result is 00H. AC (Aux Carry): Set if carry from bit 3 to bit 4. P (Parity): Set if even number of 1s in result. CY (Carry): Set if carry out of bit 7.
   </details>

4. **What happens to SP during PUSH and POP operations?**
   <details>
   <summary>Show Answer</summary>
   PUSH: SP is decremented by 1, high byte stored; SP decremented again, low byte stored. (SP decreases by 2). POP: Low byte loaded, SP incremented; high byte loaded, SP incremented. (SP increases by 2).
   </details>

5. **Which instructions do NOT affect any flags?**
   <details>
   <summary>Show Answer</summary>
   INX (Increment register pair), DCX (Decrement register pair), MOV, MVI, LXI, data transfer instructions, PUSH, POP, XCHG, and most register pair operations do not affect flags.
   </details>

6. **What is the purpose of the WZ register pair?**
   <details>
   <summary>Show Answer</summary>
   WZ is an internal (not programmer-accessible) 16-bit temporary register pair. It's used to store 16-bit addresses during JMP, CALL, and RET instructions before transferring to PC. It helps in fetching the complete address without disturbing PC.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [2.1 Architecture and Pin Diagram](01-architecture-pin-diagram.md) | [Unit 2 Index](README.md) | [2.3 Instruction Set Classification](03-instruction-set-classification.md) |

---

*[â† Previous: Architecture and Pin Diagram](01-architecture-pin-diagram.md) | [Next: Instruction Set Classification â†’](03-instruction-set-classification.md)*
