-- VHDL Entity RISCV_lib.riscv.interface
--
-- Created:
--          by - flxbrggr.meyer (pc084)
--          at - 15:39:44 06/21/22
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2020.2 Built on 12 Apr 2020 at 11:28:22
--
LIBRARY IEEE;
USE ieee.std_logic_1164.all;
library RISCV_lib;
use RISCV_lib.all;
USE RISCV_lib.data_types.all;


ENTITY riscv IS
   PORT( 
      clk         : IN     std_logic;
      res_n       : IN     std_logic;
      hex_disp    : OUT    hex_disp_type 
   );

-- Declarations

END riscv ;

