@W: MT529 :"c:\users\angela\desktop\respaldo\onedrive\documentos\arquitectura de computadoras\07-diamondproyects\03-ramebr00\ramebr0\source\div00.vhdl":21:2:21:3|Found inferred clock oscint00|osc_int_inferred_clock which controls 22 sequential elements including RAEBR00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
