

================================================================
== Vivado HLS Report for 'Block_Rbf_kernel_fun'
================================================================
* Date:           Mon Jun 24 13:17:05 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        rbf_kernel
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.684|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   13|   13|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     420|   1245|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    194|
|Register         |        -|      -|     133|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     10|     553|   1455|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      4|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |rbf_kernel_fexp_3fYi_U28  |rbf_kernel_fexp_3fYi  |        0|      7|  277|  924|
    |rbf_kernel_fmul_3eOg_U27  |rbf_kernel_fmul_3eOg  |        0|      3|  143|  321|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|     10|  420| 1245|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |out_stream_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |out_stream_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14                    |    or    |      0|  0|   2|           1|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0|  16|           6|           5|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  62|         15|    1|         15|
    |ap_done                       |   9|          2|    1|          2|
    |out_stream_TDATA_blk_n        |   9|          2|    1|          2|
    |out_stream_data_V_1_data_out  |   9|          2|   32|         64|
    |out_stream_data_V_1_state     |  15|          3|    2|          6|
    |out_stream_dest_V_1_state     |  15|          3|    2|          6|
    |out_stream_id_V_1_state       |  15|          3|    2|          6|
    |out_stream_keep_V_1_state     |  15|          3|    2|          6|
    |out_stream_last_V_1_state     |  15|          3|    2|          6|
    |out_stream_strb_V_1_state     |  15|          3|    2|          6|
    |out_stream_user_V_1_state     |  15|          3|    2|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 194|         42|   49|        125|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  14|   0|   14|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |out_stream_data_V_1_payload_A  |  32|   0|   32|          0|
    |out_stream_data_V_1_payload_B  |  32|   0|   32|          0|
    |out_stream_data_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_data_V_1_sel_wr     |   1|   0|    1|          0|
    |out_stream_data_V_1_state      |   2|   0|    2|          0|
    |out_stream_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_dest_V_1_state      |   2|   0|    2|          0|
    |out_stream_id_V_1_sel_rd       |   1|   0|    1|          0|
    |out_stream_id_V_1_state        |   2|   0|    2|          0|
    |out_stream_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_keep_V_1_state      |   2|   0|    2|          0|
    |out_stream_last_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_last_V_1_state      |   2|   0|    2|          0|
    |out_stream_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_strb_V_1_state      |   2|   0|    2|          0|
    |out_stream_user_V_1_sel_rd     |   1|   0|    1|          0|
    |out_stream_user_V_1_state      |   2|   0|    2|          0|
    |tmp_8_i_reg_102                |  32|   0|   32|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 133|   0|  133|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_start           |  in |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_done            | out |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_continue        |  in |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_idle            | out |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|ap_ready           | out |    1| ap_ctrl_hs | Block_Rbf_kernel_fun | return value |
|p_read             |  in |   32|   ap_none  |        p_read        |    scalar    |
|out_stream_TDATA   | out |   32|    axis    |   out_stream_data_V  |    pointer   |
|out_stream_TVALID  | out |    1|    axis    |   out_stream_data_V  |    pointer   |
|out_stream_TREADY  |  in |    1|    axis    |   out_stream_data_V  |    pointer   |
|out_stream_TKEEP   | out |    4|    axis    |   out_stream_keep_V  |    pointer   |
|out_stream_TSTRB   | out |    4|    axis    |   out_stream_strb_V  |    pointer   |
|out_stream_TUSER   | out |    4|    axis    |   out_stream_user_V  |    pointer   |
|out_stream_TLAST   | out |    1|    axis    |   out_stream_last_V  |    pointer   |
|out_stream_TID     | out |    5|    axis    |    out_stream_id_V   |    pointer   |
|out_stream_TDEST   | out |    5|    axis    |   out_stream_dest_V  |    pointer   |
+-------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.70>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read_1 = call float @_ssdm_op_Read.ap_auto.float(float %p_read)"   --->   Operation 15 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [4/4] (5.70ns)   --->   "%tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 16 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 17 [3/4] (5.70ns)   --->   "%tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 17 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 18 [2/4] (5.70ns)   --->   "%tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 18 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 19 [1/4] (5.70ns)   --->   "%tmp_8_i = fmul float %p_read_1, 0xBFA99999A0000000" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 19 'fmul' 'tmp_8_i' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.68>
ST_5 : Operation 20 [9/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 20 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.68>
ST_6 : Operation 21 [8/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 21 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.68>
ST_7 : Operation 22 [7/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 22 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.68>
ST_8 : Operation 23 [6/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 23 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.68>
ST_9 : Operation 24 [5/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 24 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.68>
ST_10 : Operation 25 [4/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 25 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.68>
ST_11 : Operation 26 [3/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 26 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.68>
ST_12 : Operation 27 [2/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 27 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 28 [1/9] (7.68ns)   --->   "%tmp_9_i = call float @llvm.exp.f32(float %tmp_8_i) nounwind" [rbf_kernel/top.cpp:75->rbf_kernel/top.cpp:56]   --->   Operation 28 'fexp' 'tmp_9_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 121 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 29 [1/1] (0.00ns)   --->   "%out_stream_data_V_tm = bitcast float %tmp_9_i to i32" [rbf_kernel/top.cpp:56]   --->   Operation 29 'bitcast' 'out_stream_data_V_tm' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, i5 0, i5 0, i1 true, i4 0, i4 -1, i4 -1, i32 %out_stream_data_V_tm)" [rbf_kernel/top.cpp:56]   --->   Operation 30 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 32 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P(i5* %out_stream_dest_V, i5* %out_stream_id_V, i1* %out_stream_last_V, i4* %out_stream_user_V, i4* %out_stream_strb_V, i4* %out_stream_keep_V, i32* %out_stream_data_V, i5 0, i5 0, i1 true, i4 0, i4 -1, i4 -1, i32 %out_stream_data_V_tm)" [rbf_kernel/top.cpp:56]   --->   Operation 32 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1             (read         ) [ 001110000000000]
tmp_8_i              (fmul         ) [ 000001111111110]
tmp_9_i              (fexp         ) [ 000000000000000]
out_stream_data_V_tm (bitcast      ) [ 000000000000001]
StgValue_31          (specinterface) [ 000000000000000]
StgValue_32          (write        ) [ 000000000000000]
StgValue_33          (ret          ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i5P.i5P.i1P.i4P.i4P.i4P.i32P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_1_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_write_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="0" slack="0"/>
<pin id="52" dir="0" index="1" bw="5" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="0" index="3" bw="1" slack="0"/>
<pin id="55" dir="0" index="4" bw="4" slack="0"/>
<pin id="56" dir="0" index="5" bw="4" slack="0"/>
<pin id="57" dir="0" index="6" bw="4" slack="0"/>
<pin id="58" dir="0" index="7" bw="32" slack="0"/>
<pin id="59" dir="0" index="8" bw="1" slack="0"/>
<pin id="60" dir="0" index="9" bw="1" slack="0"/>
<pin id="61" dir="0" index="10" bw="1" slack="0"/>
<pin id="62" dir="0" index="11" bw="1" slack="0"/>
<pin id="63" dir="0" index="12" bw="1" slack="0"/>
<pin id="64" dir="0" index="13" bw="1" slack="0"/>
<pin id="65" dir="0" index="14" bw="32" slack="0"/>
<pin id="66" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/13 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_8_i/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="1"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_9_i/5 "/>
</bind>
</comp>

<comp id="92" class="1004" name="out_stream_data_V_tm_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out_stream_data_V_tm/13 "/>
</bind>
</comp>

<comp id="97" class="1005" name="p_read_1_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="102" class="1005" name="tmp_8_i_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="107" class="1005" name="out_stream_data_V_tm_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_stream_data_V_tm "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="48"><net_src comp="16" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="50" pin=3"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="50" pin=4"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="50" pin=5"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="50" pin=6"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="50" pin=7"/></net>

<net id="75"><net_src comp="24" pin="0"/><net_sink comp="50" pin=8"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="50" pin=9"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="50" pin=10"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="50" pin=11"/></net>

<net id="79"><net_src comp="30" pin="0"/><net_sink comp="50" pin=12"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="50" pin=13"/></net>

<net id="85"><net_src comp="44" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="20" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="87" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="50" pin=14"/></net>

<net id="100"><net_src comp="44" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="105"><net_src comp="81" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="110"><net_src comp="92" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="50" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_data_V | {14 }
	Port: out_stream_keep_V | {14 }
	Port: out_stream_strb_V | {14 }
	Port: out_stream_user_V | {14 }
	Port: out_stream_last_V | {14 }
	Port: out_stream_id_V | {14 }
	Port: out_stream_dest_V | {14 }
 - Input state : 
	Port: Block_Rbf_kernel_fun : p_read | {1 }
	Port: Block_Rbf_kernel_fun : out_stream_data_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_keep_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_strb_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_user_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_last_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_id_V | {}
	Port: Block_Rbf_kernel_fun : out_stream_dest_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		out_stream_data_V_tm : 1
		StgValue_30 : 2
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fexp   |      grp_fu_87      |    7    |   277   |   924   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_81      |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   read   | p_read_1_read_fu_44 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   write  |   grp_write_fu_50   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    10   |   420   |   1245  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|out_stream_data_V_tm_reg_107|   32   |
|       p_read_1_reg_97      |   32   |
|       tmp_8_i_reg_102      |   32   |
+----------------------------+--------+
|            Total           |   96   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_50 |  p14 |   2  |  32  |   64   ||    9    |
|    grp_fu_81    |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   128  ||  3.538  ||    18   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   420  |  1245  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   96   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    3   |   516  |  1263  |
+-----------+--------+--------+--------+--------+
