// Seed: 2724880890
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1
    , id_4,
    input supply0 id_2
);
  for (id_5 = id_4; id_4; id_5 = id_0) begin : LABEL_0
    wire id_6;
    ;
  end
  uwire id_7;
  wire  id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_8
  );
  assign id_7 = "" == id_2;
  initial begin : LABEL_1
    #1;
  end
  assign id_8 = id_2;
endmodule
