library ieee;
use ieee.std_logic_1164. all;

entity Alu is
	port(
	a,b	: in std_logic_vector(4 downto 0);
	sel 	: in std_logic_vector(2 downto 0);
	ov		: out std_logic;
	s		: out std_logic_vector(4 downto 0);
	);
end Alu

architecture structural of Alu is
	signal medias : std_logic_vector(6 downto 0);
	
	component Unidad_control