verilog xil_defaultlib --include "F:/Vivado2022.2/Vivado/2022.2/data/xilinx_vip/include" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/ee60/hdl" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_2_axi_master_ila.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
