
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)

1. Executing Verilog-2005 frontend: /home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_15-22-20/tmp/b7f43376b6ff4eb1bfcec4e88adbfc18.bb.v
Parsing SystemVerilog input from `/home/de_generic/my_designs/bachus_project/F/runs/RUN_2026-01-15_15-22-20/tmp/b7f43376b6ff4eb1bfcec4e88adbfc18.bb.v' to AST representation.
Generating RTLIL representation for module `\sg13g2_a21o_1'.
Generating RTLIL representation for module `\sg13g2_a21o_2'.
Generating RTLIL representation for module `\sg13g2_a21oi_1'.
Generating RTLIL representation for module `\sg13g2_a21oi_2'.
Generating RTLIL representation for module `\sg13g2_a221oi_1'.
Generating RTLIL representation for module `\sg13g2_a22oi_1'.
Generating RTLIL representation for module `\sg13g2_and2_1'.
Generating RTLIL representation for module `\sg13g2_and2_2'.
Generating RTLIL representation for module `\sg13g2_and3_1'.
Generating RTLIL representation for module `\sg13g2_and3_2'.
Generating RTLIL representation for module `\sg13g2_and4_1'.
Generating RTLIL representation for module `\sg13g2_and4_2'.
Generating RTLIL representation for module `\sg13g2_antennanp'.
Generating RTLIL representation for module `\sg13g2_buf_1'.
Generating RTLIL representation for module `\sg13g2_buf_16'.
Generating RTLIL representation for module `\sg13g2_buf_2'.
Generating RTLIL representation for module `\sg13g2_buf_4'.
Generating RTLIL representation for module `\sg13g2_buf_8'.
Generating RTLIL representation for module `\sg13g2_decap_4'.
Generating RTLIL representation for module `\sg13g2_decap_8'.
Generating RTLIL representation for module `\sg13g2_dfrbp_1'.
Generating RTLIL representation for module `\sg13g2_dfrbp_2'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_dfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_dlhq_1'.
Generating RTLIL representation for module `\sg13g2_dlhr_1'.
Generating RTLIL representation for module `\sg13g2_dlhrq_1'.
Generating RTLIL representation for module `\sg13g2_dllr_1'.
Generating RTLIL representation for module `\sg13g2_dllrq_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd1_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd2_1'.
Generating RTLIL representation for module `\sg13g2_dlygate4sd3_1'.
Generating RTLIL representation for module `\sg13g2_ebufn_2'.
Generating RTLIL representation for module `\sg13g2_ebufn_4'.
Generating RTLIL representation for module `\sg13g2_ebufn_8'.
Generating RTLIL representation for module `\sg13g2_einvn_2'.
Generating RTLIL representation for module `\sg13g2_einvn_4'.
Generating RTLIL representation for module `\sg13g2_einvn_8'.
Generating RTLIL representation for module `\sg13g2_fill_1'.
Generating RTLIL representation for module `\sg13g2_fill_2'.
Generating RTLIL representation for module `\sg13g2_fill_4'.
Generating RTLIL representation for module `\sg13g2_fill_8'.
Generating RTLIL representation for module `\sg13g2_inv_1'.
Generating RTLIL representation for module `\sg13g2_inv_16'.
Generating RTLIL representation for module `\sg13g2_inv_2'.
Generating RTLIL representation for module `\sg13g2_inv_4'.
Generating RTLIL representation for module `\sg13g2_inv_8'.
Generating RTLIL representation for module `\sg13g2_lgcp_1'.
Generating RTLIL representation for module `\sg13g2_mux2_1'.
Generating RTLIL representation for module `\sg13g2_mux2_2'.
Generating RTLIL representation for module `\sg13g2_mux4_1'.
Generating RTLIL representation for module `\sg13g2_nand2_1'.
Generating RTLIL representation for module `\sg13g2_nand2_2'.
Generating RTLIL representation for module `\sg13g2_nand2b_1'.
Generating RTLIL representation for module `\sg13g2_nand2b_2'.
Generating RTLIL representation for module `\sg13g2_nand3_1'.
Generating RTLIL representation for module `\sg13g2_nand3b_1'.
Generating RTLIL representation for module `\sg13g2_nand4_1'.
Generating RTLIL representation for module `\sg13g2_nor2_1'.
Generating RTLIL representation for module `\sg13g2_nor2_2'.
Generating RTLIL representation for module `\sg13g2_nor2b_1'.
Generating RTLIL representation for module `\sg13g2_nor2b_2'.
Generating RTLIL representation for module `\sg13g2_nor3_1'.
Generating RTLIL representation for module `\sg13g2_nor3_2'.
Generating RTLIL representation for module `\sg13g2_nor4_1'.
Generating RTLIL representation for module `\sg13g2_nor4_2'.
Generating RTLIL representation for module `\sg13g2_o21ai_1'.
Generating RTLIL representation for module `\sg13g2_or2_1'.
Generating RTLIL representation for module `\sg13g2_or2_2'.
Generating RTLIL representation for module `\sg13g2_or3_1'.
Generating RTLIL representation for module `\sg13g2_or3_2'.
Generating RTLIL representation for module `\sg13g2_or4_1'.
Generating RTLIL representation for module `\sg13g2_or4_2'.
Generating RTLIL representation for module `\sg13g2_sdfbbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbp_2'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_1'.
Generating RTLIL representation for module `\sg13g2_sdfrbpq_2'.
Generating RTLIL representation for module `\sg13g2_sighold'.
Generating RTLIL representation for module `\sg13g2_slgcp_1'.
Generating RTLIL representation for module `\sg13g2_tiehi'.
Generating RTLIL representation for module `\sg13g2_tielo'.
Generating RTLIL representation for module `\sg13g2_xnor2_1'.
Generating RTLIL representation for module `\sg13g2_xor2_1'.
Successfully finished Verilog frontend.
wtaf

2. Executing Verilog-2005 frontend: /home/de_generic/my_designs/bachus_project/F/F_isNaN.sv
Parsing SystemVerilog input from `/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv' to AST representation.
Storing AST representation for module `$abstract\F_isNaN'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).

4. Executing AST frontend in derive mode using pre-parsed AST for module `\F_isNaN'.
Generating RTLIL representation for module `\F_isNaN'.

4.1. Analyzing design hierarchy..
Top module:  \F_isNaN

4.2. Analyzing design hierarchy..
Top module:  \F_isNaN
Removing unused module `$abstract\F_isNaN'.
Removed 1 unused modules.
Renaming module F_isNaN to F_isNaN.

5. Executing PROC pass (convert processes to netlists).

5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 6 switch rules as full_case in process $proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1 in module F_isNaN.
Removed a total of 0 dead cases.

5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 6 assignments to connections.

5.4. Executing PROC_INIT pass (extract init attributes).

5.5. Executing PROC_ARST pass (detect async resets in processes).

5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~6 debug messages>

5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
     1/6: $1\isNormal[0:0]
     2/6: $1\isSubnormal[0:0]
     3/6: $1\isZero[0:0]
     4/6: $1\isNegInf[0:0]
     5/6: $1\isInf[0:0]
     6/6: $1\isNaN[0:0]

5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\F_isNaN.\isNaN' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
No latch inferred for signal `\F_isNaN.\isInf' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
No latch inferred for signal `\F_isNaN.\isNegInf' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
No latch inferred for signal `\F_isNaN.\isSubnormal' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
No latch inferred for signal `\F_isNaN.\isZero' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
No latch inferred for signal `\F_isNaN.\isNormal' from process `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.

5.9. Executing PROC_DFF pass (convert process syncs to FFs).

5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 6 empty switches in `\F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
Removing empty process `F_isNaN.$proc$/home/de_generic/my_designs/bachus_project/F/F_isNaN.sv:0$1'.
Cleaned up 6 empty switches.

5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module F_isNaN.
<suppressed ~1 debug messages>

6. Executing FLATTEN pass (flatten design).

7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \F_isNaN..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>
