Protel Design System Design Rule Check
PCB File : D:\Project\PlantCare\Hardware\PCB_Project\Node_ver2.PcbDoc
Date     : 5/19/2024
Time     : 10:06:09 PM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad AMS2-2(304.927mm,55.266mm) on Top Layer And Pad AMS2-4(304.927mm,61.066mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Pad AMS2-3(307.227mm,55.266mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Pad AMS2-4(304.927mm,61.066mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad BH1750-5(81.153mm,62.103mm) on Multi-Layer And Pad DS18-2(99.568mm,62.103mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Pad BH1750-5(81.153mm,62.103mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Pad C1-1(195.396mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Pad R5-2(222.696mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC11_1 Between Pad U3-4(143.739mm,111.073mm) on Top Layer And Pad C11-1(237.052mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Pad C15-1(274.009mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad U3-16(147.549mm,104.573mm) on Top Layer And Pad C12-1(268.294mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Pad D1-2(290.322mm,60.674mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Pad C17-1(48.773mm,87.249mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Pad R8-2(48.773mm,91.567mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Pad R6-5(48.844mm,84.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad RF-8(161.163mm,77.089mm) on Multi-Layer And Pad C2-1(190.443mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Pad R3-1(101.967mm,66.548mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad U1-3(90.366mm,121.145mm) on Top Layer And Pad C3-1(96.402mm,66.548mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Pad C5-1(284.55mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Pad C4-1(279.597mm,61.592mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD1_1 Between Pad USB1-1(142.666mm,121.158mm) on Top Layer And Pad D1-1(290.322mm,56.674mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetD2_1 Between Pad D2-1(62.103mm,73.438mm) on Top Layer And Pad R7-1(62.799mm,80.715mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad DS18-2(99.568mm,62.103mm) on Multi-Layer And Pad R3-1(101.967mm,66.548mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetL1_1 Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Pad L1-1(50.927mm,93.599mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad P_IN-2(32.131mm,115.57mm) on Multi-Layer And Pad R8-2(48.773mm,91.567mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_5VPW Between Pad P_IN-3(32.131mm,118.11mm) on Multi-Layer And Pad SHT-4(43.688mm,62.103mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net V_SIM_7V Between Pad P_IN-5(32.131mm,123.19mm) on Multi-Layer And Pad SIM-1(42.404mm,119.803mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetQ1_1 Between Pad Q1-1(200.355mm,59.334mm) on Top Layer And Pad R10-2(207.075mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTS Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Pad Q1-2(202.28mm,59.329mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetQ2_1 Between Pad Q2-1(179.908mm,59.334mm) on Top Layer And Pad R12-2(186.755mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RTS Between Pad U3-14(145.009mm,104.573mm) on Top Layer And Pad R12-1(184.855mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Pad R20-2(262.57mm,61.66mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TXD Between Pad U3-2(146.279mm,111.073mm) on Top Layer And Pad R21-1(231.718mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net U0RXD Between Pad U1-30(102.166mm,118.745mm) on Top Layer And Pad R21-2(233.618mm,61.534mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net RXD Between Pad U3-3(145.009mm,111.073mm) on Top Layer And Pad R22-1(225.867mm,59.76mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net U0TXD Between Pad U1-31(102.166mm,119.545mm) on Top Layer And Pad R22-2(225.867mm,61.66mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Pad RF-8(161.163mm,77.089mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_2 Between Pad R4-2(50.421mm,77.569mm) on Top Layer And Pad U2-3(56.769mm,73.935mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_3 Between Pad R4-3(50.419mm,78.437mm) on Top Layer And Pad U2-2(55.499mm,73.935mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR4_4 Between Pad R4-4(50.419mm,79.553mm) on Top Layer And Pad U2-1(54.229mm,73.935mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R4-6(48.843mm,78.437mm) on Top Layer And Pad R4-5(48.844mm,79.553mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R4-5(48.844mm,79.553mm) on Top Layer And Pad R6-8(48.844mm,81.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R4-5(48.844mm,79.553mm) on Top Layer And Pad U2-8(54.229mm,79.735mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R4-7(48.843mm,77.569mm) on Top Layer And Pad R4-6(48.843mm,78.437mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R4-7(48.843mm,77.569mm) on Top Layer And Pad R4-8(48.844mm,76.454mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_1 Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Pad U4-3(56.388mm,85.445mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR6_2 Between Pad R6-2(50.421mm,82.903mm) on Top Layer And Pad U4-1(53.848mm,85.445mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R6-6(48.843mm,83.771mm) on Top Layer And Pad R6-5(48.844mm,84.887mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R6-7(48.843mm,82.903mm) on Top Layer And Pad R6-6(48.843mm,83.771mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad R6-7(48.843mm,82.903mm) on Top Layer And Pad R6-8(48.844mm,81.788mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad U4-2(55.118mm,85.445mm) on Top Layer And Pad R7-2(62.799mm,82.615mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad RF-8(161.163mm,77.089mm) on Multi-Layer And Pad RA-3(166.83mm,107.489mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_5VPW Between Pad SHT-4(43.688mm,62.103mm) on Multi-Layer And Pad Soil-2(59.563mm,62.103mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC_5VPW Between Pad Soil-2(59.563mm,62.103mm) on Multi-Layer And Pad U485-4(70.875mm,83.684mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net VCC_3V3MCU Between Pad U2-8(54.229mm,79.735mm) on Top Layer And Pad U4-2(55.118mm,85.445mm) on Top Layer 
Rule Violations :54

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.254mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Pad R4-2(50.421mm,77.569mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R4-2(50.421mm,77.569mm) on Top Layer And Pad R4-3(50.419mm,78.437mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-3(50.419mm,78.437mm) on Top Layer And Pad R4-4(50.419mm,79.553mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-5(48.844mm,79.553mm) on Top Layer And Pad R4-6(48.843mm,78.437mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R4-6(48.843mm,78.437mm) on Top Layer And Pad R4-7(48.843mm,77.569mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R4-7(48.843mm,77.569mm) on Top Layer And Pad R4-8(48.844mm,76.454mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Pad R6-2(50.421mm,82.903mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R6-2(50.421mm,82.903mm) on Top Layer And Pad R6-3(50.419mm,83.771mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-3(50.419mm,83.771mm) on Top Layer And Pad R6-4(50.419mm,84.887mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-5(48.844mm,84.887mm) on Top Layer And Pad R6-6(48.843mm,83.771mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad R6-6(48.843mm,83.771mm) on Top Layer And Pad R6-7(48.843mm,82.903mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.078mm < 0.254mm) Between Pad R6-7(48.843mm,82.903mm) on Top Layer And Pad R6-8(48.844mm,81.788mm) on Top Layer [Top Solder] Mask Sliver [0.078mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-1(90.366mm,122.745mm) on Top Layer And Pad U1-2(90.366mm,121.945mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-1(90.366mm,122.745mm) on Top Layer And Pad U1-53(90.316mm,123.695mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-10(90.366mm,115.545mm) on Top Layer And Pad U1-11(90.366mm,114.745mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-10(90.366mm,115.545mm) on Top Layer And Pad U1-9(90.366mm,116.345mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-11(90.366mm,114.745mm) on Top Layer And Pad U1-52(90.316mm,113.795mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-12(91.466mm,113.845mm) on Top Layer And Pad U1-13(92.266mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-13(92.266mm,113.845mm) on Top Layer And Pad U1-14(93.066mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-14(93.066mm,113.845mm) on Top Layer And Pad U1-15(93.866mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-15(93.866mm,113.845mm) on Top Layer And Pad U1-16(94.666mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-16(94.666mm,113.845mm) on Top Layer And Pad U1-17(95.466mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-17(95.466mm,113.845mm) on Top Layer And Pad U1-18(96.266mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-18(96.266mm,113.845mm) on Top Layer And Pad U1-19(97.066mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-19(97.066mm,113.845mm) on Top Layer And Pad U1-20(97.866mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-2(90.366mm,121.945mm) on Top Layer And Pad U1-3(90.366mm,121.145mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-20(97.866mm,113.845mm) on Top Layer And Pad U1-21(98.666mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-21(98.666mm,113.845mm) on Top Layer And Pad U1-22(99.466mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-22(99.466mm,113.845mm) on Top Layer And Pad U1-23(100.266mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-23(100.266mm,113.845mm) on Top Layer And Pad U1-24(101.066mm,113.845mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-25(102.166mm,114.745mm) on Top Layer And Pad U1-26(102.166mm,115.545mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-25(102.166mm,114.745mm) on Top Layer And Pad U1-51(102.216mm,113.795mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-26(102.166mm,115.545mm) on Top Layer And Pad U1-27(102.166mm,116.345mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-27(102.166mm,116.345mm) on Top Layer And Pad U1-28(102.166mm,117.145mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-28(102.166mm,117.145mm) on Top Layer And Pad U1-29(102.166mm,117.945mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-29(102.166mm,117.945mm) on Top Layer And Pad U1-30(102.166mm,118.745mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-3(90.366mm,121.145mm) on Top Layer And Pad U1-4(90.366mm,120.345mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-30(102.166mm,118.745mm) on Top Layer And Pad U1-31(102.166mm,119.545mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-31(102.166mm,119.545mm) on Top Layer And Pad U1-32(102.166mm,120.345mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-32(102.166mm,120.345mm) on Top Layer And Pad U1-33(102.166mm,121.145mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-33(102.166mm,121.145mm) on Top Layer And Pad U1-34(102.166mm,121.945mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-34(102.166mm,121.945mm) on Top Layer And Pad U1-35(102.166mm,122.745mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-35(102.166mm,122.745mm) on Top Layer And Pad U1-50(102.216mm,123.695mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-36(101.066mm,123.645mm) on Top Layer And Pad U1-37(100.266mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-37(100.266mm,123.645mm) on Top Layer And Pad U1-38(99.466mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-38(99.466mm,123.645mm) on Top Layer And Pad U1-39(98.666mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-39(98.666mm,123.645mm) on Top Layer And Pad U1-40(97.866mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-4(90.366mm,120.345mm) on Top Layer And Pad U1-5(90.366mm,119.545mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-40(97.866mm,123.645mm) on Top Layer And Pad U1-41(97.066mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-41(97.066mm,123.645mm) on Top Layer And Pad U1-42(96.266mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-42(96.266mm,123.645mm) on Top Layer And Pad U1-43(95.466mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-43(95.466mm,123.645mm) on Top Layer And Pad U1-44(94.666mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-44(94.666mm,123.645mm) on Top Layer And Pad U1-45(93.866mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-45(93.866mm,123.645mm) on Top Layer And Pad U1-46(93.066mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-46(93.066mm,123.645mm) on Top Layer And Pad U1-47(92.266mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-47(92.266mm,123.645mm) on Top Layer And Pad U1-48(91.466mm,123.645mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-5(90.366mm,119.545mm) on Top Layer And Pad U1-6(90.366mm,118.745mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-6(90.366mm,118.745mm) on Top Layer And Pad U1-7(90.366mm,117.945mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-7(90.366mm,117.945mm) on Top Layer And Pad U1-8(90.366mm,117.145mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U1-8(90.366mm,117.145mm) on Top Layer And Pad U1-9(90.366mm,116.345mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-1(142.666mm,121.158mm) on Top Layer And Pad USB1-2(142.016mm,121.158mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-2(142.016mm,121.158mm) on Top Layer And Pad USB1-3(141.366mm,121.158mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.193mm < 0.254mm) Between Pad USB1-3(141.366mm,121.158mm) on Top Layer And Pad USB1-4(140.716mm,121.158mm) on Top Layer [Top Solder] Mask Sliver [0.193mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.163mm < 0.254mm) Between Pad USB1-4(140.716mm,121.158mm) on Top Layer And Pad USB1-5(140.096mm,121.158mm) on Top Layer [Top Solder] Mask Sliver [0.163mm]
Rule Violations :64

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.166mm < 0.254mm) Between Arc (139.23mm,124.13mm) on Top Overlay And Pad USB1-5(137.416mm,124.126mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.166mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (56.446mm,82.555mm) on Bottom Overlay And Pad BT1-2(64.607mm,82.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-1(302.627mm,55.266mm) on Top Layer And Track (301.577mm,56.766mm)(308.277mm,56.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-2(304.927mm,55.266mm) on Top Layer And Track (301.577mm,56.766mm)(308.277mm,56.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-3(307.227mm,55.266mm) on Top Layer And Track (301.577mm,56.766mm)(308.277mm,56.766mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad AMS2-4(304.927mm,61.066mm) on Top Layer And Track (301.577mm,59.566mm)(308.277mm,59.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-1(111.054mm,121.92mm) on Top Layer And Track (111.735mm,120.066mm)(111.735mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-1(111.054mm,121.92mm) on Top Layer And Track (111.735mm,122.631mm)(111.735mm,123.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-2(118.054mm,121.92mm) on Top Layer And Track (117.373mm,120.066mm)(117.373mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_BOT-2(118.054mm,121.92mm) on Top Layer And Track (117.373mm,122.631mm)(117.373mm,123.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-1(128.976mm,121.92mm) on Top Layer And Track (128.295mm,120.066mm)(128.295mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-1(128.976mm,121.92mm) on Top Layer And Track (128.295mm,122.631mm)(128.295mm,123.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-2(121.976mm,121.92mm) on Top Layer And Track (122.657mm,120.066mm)(122.657mm,121.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad BT_EN-2(121.976mm,121.92mm) on Top Layer And Track (122.657mm,122.631mm)(122.657mm,123.774mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad BT1-1(47.407mm,82.55mm) on Bottom Layer And Track (48.407mm,75.682mm)(48.407mm,89.383mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Track (194.589mm,60.706mm)(194.589mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Track (194.589mm,60.706mm)(195.975mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Track (194.589mm,62.484mm)(195.975mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Track (196.118mm,60.906mm)(196.575mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C1-1(195.396mm,61.592mm) on Top Layer And Track (196.118mm,62.277mm)(196.575mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C11-1(237.052mm,61.592mm) on Top Layer And Track (236.245mm,60.706mm)(236.245mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C11-1(237.052mm,61.592mm) on Top Layer And Track (236.245mm,60.706mm)(237.631mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-1(237.052mm,61.592mm) on Top Layer And Track (236.245mm,62.484mm)(237.631mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(237.052mm,61.592mm) on Top Layer And Track (237.774mm,60.906mm)(238.231mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C11-1(237.052mm,61.592mm) on Top Layer And Track (237.774mm,62.277mm)(238.231mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C11-2(238.952mm,61.592mm) on Top Layer And Track (237.774mm,60.906mm)(238.231mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C11-2(238.952mm,61.592mm) on Top Layer And Track (237.774mm,62.277mm)(238.231mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C11-2(238.952mm,61.592mm) on Top Layer And Track (238.406mm,60.706mm)(239.751mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C11-2(238.952mm,61.592mm) on Top Layer And Track (238.406mm,62.484mm)(239.751mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C11-2(238.952mm,61.592mm) on Top Layer And Track (239.751mm,60.706mm)(239.751mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C1-2(197.296mm,61.592mm) on Top Layer And Track (196.118mm,60.906mm)(196.575mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C1-2(197.296mm,61.592mm) on Top Layer And Track (196.118mm,62.277mm)(196.575mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C1-2(197.296mm,61.592mm) on Top Layer And Track (196.75mm,60.706mm)(198.095mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C1-2(197.296mm,61.592mm) on Top Layer And Track (196.75mm,62.484mm)(198.095mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C1-2(197.296mm,61.592mm) on Top Layer And Track (198.095mm,60.706mm)(198.095mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Track (267.487mm,60.706mm)(267.487mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Track (267.487mm,60.706mm)(268.873mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Track (267.487mm,62.484mm)(268.873mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Track (269.016mm,60.906mm)(269.473mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C12-1(268.294mm,61.592mm) on Top Layer And Track (269.016mm,62.277mm)(269.473mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C12-2(270.194mm,61.592mm) on Top Layer And Track (269.016mm,60.906mm)(269.473mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C12-2(270.194mm,61.592mm) on Top Layer And Track (269.016mm,62.277mm)(269.473mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C12-2(270.194mm,61.592mm) on Top Layer And Track (269.648mm,60.706mm)(270.993mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C12-2(270.194mm,61.592mm) on Top Layer And Track (269.648mm,62.484mm)(270.993mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C12-2(270.194mm,61.592mm) on Top Layer And Track (270.993mm,60.706mm)(270.993mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C13-1(321.253mm,61.592mm) on Top Layer And Track (320.446mm,60.706mm)(320.446mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C13-1(321.253mm,61.592mm) on Top Layer And Track (320.446mm,60.706mm)(321.832mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-1(321.253mm,61.592mm) on Top Layer And Track (320.446mm,62.484mm)(321.832mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(321.253mm,61.592mm) on Top Layer And Track (321.975mm,60.906mm)(322.432mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C13-1(321.253mm,61.592mm) on Top Layer And Track (321.975mm,62.277mm)(322.432mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C13-2(323.153mm,61.592mm) on Top Layer And Track (321.975mm,60.906mm)(322.432mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C13-2(323.153mm,61.592mm) on Top Layer And Track (321.975mm,62.277mm)(322.432mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C13-2(323.153mm,61.592mm) on Top Layer And Track (322.607mm,60.706mm)(323.952mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C13-2(323.153mm,61.592mm) on Top Layer And Track (322.607mm,62.484mm)(323.952mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C13-2(323.153mm,61.592mm) on Top Layer And Track (323.952mm,60.706mm)(323.952mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C14-1(315.665mm,61.592mm) on Top Layer And Track (314.858mm,60.706mm)(314.858mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C14-1(315.665mm,61.592mm) on Top Layer And Track (314.858mm,60.706mm)(316.244mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-1(315.665mm,61.592mm) on Top Layer And Track (314.858mm,62.484mm)(316.244mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(315.665mm,61.592mm) on Top Layer And Track (316.387mm,60.906mm)(316.844mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C14-1(315.665mm,61.592mm) on Top Layer And Track (316.387mm,62.277mm)(316.844mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C14-2(317.565mm,61.592mm) on Top Layer And Track (316.387mm,60.906mm)(316.844mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C14-2(317.565mm,61.592mm) on Top Layer And Track (316.387mm,62.277mm)(316.844mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C14-2(317.565mm,61.592mm) on Top Layer And Track (317.019mm,60.706mm)(318.364mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C14-2(317.565mm,61.592mm) on Top Layer And Track (317.019mm,62.484mm)(318.364mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C14-2(317.565mm,61.592mm) on Top Layer And Track (318.364mm,60.706mm)(318.364mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Track (273.202mm,60.706mm)(273.202mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Track (273.202mm,60.706mm)(274.588mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Track (273.202mm,62.484mm)(274.588mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Track (274.731mm,60.906mm)(275.188mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C15-1(274.009mm,61.592mm) on Top Layer And Track (274.731mm,62.277mm)(275.188mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C15-2(275.909mm,61.592mm) on Top Layer And Track (274.731mm,60.906mm)(275.188mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C15-2(275.909mm,61.592mm) on Top Layer And Track (274.731mm,62.277mm)(275.188mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C15-2(275.909mm,61.592mm) on Top Layer And Track (275.363mm,60.706mm)(276.708mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C15-2(275.909mm,61.592mm) on Top Layer And Track (275.363mm,62.484mm)(276.708mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C15-2(275.909mm,61.592mm) on Top Layer And Track (276.708mm,60.706mm)(276.708mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Track (47.961mm,88.649mm)(47.961mm,90.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Track (47.961mm,88.649mm)(49.347mm,88.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Track (47.961mm,90.427mm)(49.347mm,90.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Track (49.489mm,88.849mm)(49.946mm,88.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C16-1(48.768mm,89.535mm) on Top Layer And Track (49.489mm,90.221mm)(49.946mm,90.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C16-2(50.668mm,89.535mm) on Top Layer And Track (49.489mm,88.849mm)(49.946mm,88.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C16-2(50.668mm,89.535mm) on Top Layer And Track (49.489mm,90.221mm)(49.946mm,90.221mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C16-2(50.668mm,89.535mm) on Top Layer And Track (50.122mm,88.649mm)(51.466mm,88.649mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C16-2(50.668mm,89.535mm) on Top Layer And Track (50.122mm,90.427mm)(51.466mm,90.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C16-2(50.668mm,89.535mm) on Top Layer And Track (51.466mm,88.649mm)(51.466mm,90.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Track (47.966mm,86.363mm)(47.966mm,88.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Track (47.966mm,86.363mm)(49.352mm,86.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Track (47.966mm,88.141mm)(49.352mm,88.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Track (49.494mm,86.563mm)(49.951mm,86.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C17-1(48.773mm,87.249mm) on Top Layer And Track (49.494mm,87.935mm)(49.951mm,87.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C17-2(50.673mm,87.249mm) on Top Layer And Track (49.494mm,86.563mm)(49.951mm,86.563mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C17-2(50.673mm,87.249mm) on Top Layer And Track (49.494mm,87.935mm)(49.951mm,87.935mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C17-2(50.673mm,87.249mm) on Top Layer And Track (50.127mm,86.363mm)(51.471mm,86.363mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C17-2(50.673mm,87.249mm) on Top Layer And Track (50.127mm,88.141mm)(51.471mm,88.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C17-2(50.673mm,87.249mm) on Top Layer And Track (51.471mm,86.363mm)(51.471mm,88.141mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Track (189.636mm,60.706mm)(189.636mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Track (189.636mm,60.706mm)(191.022mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Track (189.636mm,62.484mm)(191.022mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Track (191.165mm,60.906mm)(191.622mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C2-1(190.443mm,61.592mm) on Top Layer And Track (191.165mm,62.277mm)(191.622mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C2-2(192.343mm,61.592mm) on Top Layer And Track (191.165mm,60.906mm)(191.622mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C2-2(192.343mm,61.592mm) on Top Layer And Track (191.165mm,62.277mm)(191.622mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C2-2(192.343mm,61.592mm) on Top Layer And Track (191.797mm,60.706mm)(193.142mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C2-2(192.343mm,61.592mm) on Top Layer And Track (191.797mm,62.484mm)(193.142mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C2-2(192.343mm,61.592mm) on Top Layer And Track (193.142mm,60.706mm)(193.142mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Track (95.595mm,65.656mm)(95.595mm,67.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Track (95.595mm,65.656mm)(96.981mm,65.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Track (95.595mm,67.434mm)(96.981mm,67.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Track (97.123mm,65.862mm)(97.58mm,65.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C3-1(96.402mm,66.548mm) on Bottom Layer And Track (97.123mm,67.234mm)(97.58mm,67.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C3-2(98.302mm,66.548mm) on Bottom Layer And Track (97.123mm,65.862mm)(97.58mm,65.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C3-2(98.302mm,66.548mm) on Bottom Layer And Track (97.123mm,67.234mm)(97.58mm,67.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C3-2(98.302mm,66.548mm) on Bottom Layer And Track (97.756mm,65.656mm)(99.1mm,65.656mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C3-2(98.302mm,66.548mm) on Bottom Layer And Track (97.756mm,67.434mm)(99.1mm,67.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C3-2(98.302mm,66.548mm) on Bottom Layer And Track (99.1mm,65.656mm)(99.1mm,67.434mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Track (278.79mm,60.706mm)(278.79mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Track (278.79mm,60.706mm)(280.176mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Track (278.79mm,62.484mm)(280.176mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Track (280.319mm,60.906mm)(280.776mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C4-1(279.597mm,61.592mm) on Top Layer And Track (280.319mm,62.277mm)(280.776mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C4-2(281.497mm,61.592mm) on Top Layer And Track (280.319mm,60.906mm)(280.776mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C4-2(281.497mm,61.592mm) on Top Layer And Track (280.319mm,62.277mm)(280.776mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C4-2(281.497mm,61.592mm) on Top Layer And Track (280.951mm,60.706mm)(282.296mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C4-2(281.497mm,61.592mm) on Top Layer And Track (280.951mm,62.484mm)(282.296mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C4-2(281.497mm,61.592mm) on Top Layer And Track (282.296mm,60.706mm)(282.296mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Track (283.743mm,60.706mm)(283.743mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Track (283.743mm,60.706mm)(285.129mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Track (283.743mm,62.484mm)(285.129mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Track (285.272mm,60.906mm)(285.729mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C5-1(284.55mm,61.592mm) on Top Layer And Track (285.272mm,62.277mm)(285.729mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C5-2(286.45mm,61.592mm) on Top Layer And Track (285.272mm,60.906mm)(285.729mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C5-2(286.45mm,61.592mm) on Top Layer And Track (285.272mm,62.277mm)(285.729mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C5-2(286.45mm,61.592mm) on Top Layer And Track (285.904mm,60.706mm)(287.249mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C5-2(286.45mm,61.592mm) on Top Layer And Track (285.904mm,62.484mm)(287.249mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C5-2(286.45mm,61.592mm) on Top Layer And Track (287.249mm,60.706mm)(287.249mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad C6-1(310.712mm,61.592mm) on Top Layer And Track (309.905mm,60.706mm)(309.905mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.087mm < 0.254mm) Between Pad C6-1(310.712mm,61.592mm) on Top Layer And Track (309.905mm,60.706mm)(311.291mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.087mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-1(310.712mm,61.592mm) on Top Layer And Track (309.905mm,62.484mm)(311.291mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(310.712mm,61.592mm) on Top Layer And Track (311.434mm,60.906mm)(311.891mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad C6-1(310.712mm,61.592mm) on Top Layer And Track (311.434mm,62.277mm)(311.891mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad C6-2(312.612mm,61.592mm) on Top Layer And Track (311.434mm,60.906mm)(311.891mm,60.906mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad C6-2(312.612mm,61.592mm) on Top Layer And Track (311.434mm,62.277mm)(311.891mm,62.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.086mm < 0.254mm) Between Pad C6-2(312.612mm,61.592mm) on Top Layer And Track (312.066mm,60.706mm)(313.411mm,60.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.086mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.092mm < 0.254mm) Between Pad C6-2(312.612mm,61.592mm) on Top Layer And Track (312.066mm,62.484mm)(313.411mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.092mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.098mm < 0.254mm) Between Pad C6-2(312.612mm,61.592mm) on Top Layer And Track (313.411mm,60.706mm)(313.411mm,62.484mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.098mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-1(290.322mm,56.674mm) on Top Layer And Track (290.322mm,58.174mm)(290.322mm,58.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (288.671mm,62.23mm)(290.068mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (289.822mm,59.074mm)(290.822mm,59.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (289.922mm,58.374mm)(290.322mm,59.074mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (290.068mm,62.23mm)(290.068mm,62.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (290.322mm,59.074mm)(290.322mm,59.174mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (290.322mm,59.074mm)(290.822mm,58.374mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (290.576mm,62.23mm)(290.576mm,62.424mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D1-2(290.322mm,60.674mm) on Top Layer And Track (290.576mm,62.23mm)(291.973mm,62.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-1(62.103mm,73.438mm) on Top Layer And Track (62.103mm,74.938mm)(62.103mm,75.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (60.452mm,78.994mm)(61.849mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (61.603mm,75.838mm)(62.603mm,75.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (61.703mm,75.138mm)(62.103mm,75.838mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (61.849mm,78.994mm)(61.849mm,79.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (62.103mm,75.838mm)(62.103mm,75.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (62.103mm,75.838mm)(62.603mm,75.138mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (62.357mm,78.994mm)(62.357mm,79.188mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad D2-2(62.103mm,77.438mm) on Top Layer And Track (62.357mm,78.994mm)(63.754mm,78.994mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(50.927mm,93.599mm) on Top Layer And Track (48.641mm,92.71mm)(50.927mm,92.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-1(50.927mm,93.599mm) on Top Layer And Track (48.641mm,94.488mm)(50.927mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(50.927mm,93.599mm) on Top Layer And Track (50.927mm,92.71mm)(50.927mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-1(50.927mm,93.599mm) on Top Layer And Track (50.927mm,94.361mm)(50.927mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(48.641mm,93.599mm) on Top Layer And Track (48.641mm,92.71mm)(48.641mm,92.837mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(48.641mm,93.599mm) on Top Layer And Track (48.641mm,92.71mm)(50.927mm,92.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.013mm < 0.254mm) Between Pad L1-2(48.641mm,93.599mm) on Top Layer And Track (48.641mm,94.361mm)(48.641mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.013mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad L1-2(48.641mm,93.599mm) on Top Layer And Track (48.641mm,94.488mm)(50.927mm,94.488mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q1-1(200.355mm,59.334mm) on Top Layer And Track (199.644mm,59.309mm)(199.644mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q1-2(202.28mm,59.329mm) on Top Layer And Track (202.946mm,59.309mm)(202.946mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q1-3(201.3mm,61.829mm) on Top Layer And Track (199.644mm,61.849mm)(200.66mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q1-3(201.3mm,61.829mm) on Top Layer And Track (201.93mm,61.849mm)(202.946mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad Q2-1(179.908mm,59.334mm) on Top Layer And Track (179.197mm,59.309mm)(179.197mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.139mm < 0.254mm) Between Pad Q2-2(181.833mm,59.329mm) on Top Layer And Track (182.499mm,59.309mm)(182.499mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.139mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q2-3(180.853mm,61.829mm) on Top Layer And Track (179.197mm,61.849mm)(180.213mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Pad Q2-3(180.853mm,61.829mm) on Top Layer And Track (181.483mm,61.849mm)(182.499mm,61.849mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-1(205.175mm,61.534mm) on Top Layer And Track (204.371mm,60.63mm)(204.371mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R10-1(205.175mm,61.534mm) on Top Layer And Track (204.371mm,60.63mm)(205.754mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-1(205.175mm,61.534mm) on Top Layer And Track (204.371mm,62.433mm)(205.754mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(205.175mm,61.534mm) on Top Layer And Track (205.897mm,60.848mm)(206.354mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R10-1(205.175mm,61.534mm) on Top Layer And Track (205.897mm,62.22mm)(206.354mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R10-2(207.075mm,61.534mm) on Top Layer And Track (205.897mm,60.848mm)(206.354mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R10-2(207.075mm,61.534mm) on Top Layer And Track (205.897mm,62.22mm)(206.354mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R10-2(207.075mm,61.534mm) on Top Layer And Track (206.529mm,60.63mm)(207.871mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R10-2(207.075mm,61.534mm) on Top Layer And Track (206.529mm,62.433mm)(207.871mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R10-2(207.075mm,61.534mm) on Top Layer And Track (207.871mm,60.63mm)(207.871mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-1(247.085mm,61.534mm) on Top Layer And Track (246.281mm,60.63mm)(246.281mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R1-1(247.085mm,61.534mm) on Top Layer And Track (246.281mm,60.63mm)(247.664mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-1(247.085mm,61.534mm) on Top Layer And Track (246.281mm,62.433mm)(247.664mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(247.085mm,61.534mm) on Top Layer And Track (247.807mm,60.848mm)(248.264mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R1-1(247.085mm,61.534mm) on Top Layer And Track (247.807mm,62.22mm)(248.264mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R1-2(248.985mm,61.534mm) on Top Layer And Track (247.807mm,60.848mm)(248.264mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R1-2(248.985mm,61.534mm) on Top Layer And Track (247.807mm,62.22mm)(248.264mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R1-2(248.985mm,61.534mm) on Top Layer And Track (248.439mm,60.63mm)(249.781mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R1-2(248.985mm,61.534mm) on Top Layer And Track (248.439mm,62.433mm)(249.781mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R1-2(248.985mm,61.534mm) on Top Layer And Track (249.781mm,60.63mm)(249.781mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Track (184.051mm,60.63mm)(184.051mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Track (184.051mm,60.63mm)(185.434mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Track (184.051mm,62.433mm)(185.434mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Track (185.577mm,60.848mm)(186.034mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R12-1(184.855mm,61.534mm) on Top Layer And Track (185.577mm,62.22mm)(186.034mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R12-2(186.755mm,61.534mm) on Top Layer And Track (185.577mm,60.848mm)(186.034mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R12-2(186.755mm,61.534mm) on Top Layer And Track (185.577mm,62.22mm)(186.034mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R12-2(186.755mm,61.534mm) on Top Layer And Track (186.209mm,60.63mm)(187.551mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R12-2(186.755mm,61.534mm) on Top Layer And Track (186.209mm,62.433mm)(187.551mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R12-2(186.755mm,61.534mm) on Top Layer And Track (187.551mm,60.63mm)(187.551mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(262.57mm,59.76mm) on Top Layer And Track (261.671mm,58.956mm)(261.671mm,60.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(262.57mm,59.76mm) on Top Layer And Track (261.671mm,58.956mm)(263.474mm,58.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(262.57mm,59.76mm) on Top Layer And Track (261.884mm,60.482mm)(261.884mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R20-1(262.57mm,59.76mm) on Top Layer And Track (263.256mm,60.482mm)(263.256mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-1(262.57mm,59.76mm) on Top Layer And Track (263.474mm,58.956mm)(263.474mm,60.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Track (261.671mm,61.114mm)(261.671mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Track (261.671mm,62.456mm)(263.474mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Track (261.884mm,60.482mm)(261.884mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Track (263.256mm,60.482mm)(263.256mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R20-2(262.57mm,61.66mm) on Top Layer And Track (263.474mm,61.114mm)(263.474mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-1(242.132mm,61.534mm) on Top Layer And Track (241.328mm,60.63mm)(241.328mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R2-1(242.132mm,61.534mm) on Top Layer And Track (241.328mm,60.63mm)(242.711mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-1(242.132mm,61.534mm) on Top Layer And Track (241.328mm,62.433mm)(242.711mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(242.132mm,61.534mm) on Top Layer And Track (242.854mm,60.848mm)(243.311mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R2-1(242.132mm,61.534mm) on Top Layer And Track (242.854mm,62.22mm)(243.311mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-1(231.718mm,61.534mm) on Top Layer And Track (230.914mm,60.63mm)(230.914mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R21-1(231.718mm,61.534mm) on Top Layer And Track (230.914mm,60.63mm)(232.297mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-1(231.718mm,61.534mm) on Top Layer And Track (230.914mm,62.433mm)(232.297mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(231.718mm,61.534mm) on Top Layer And Track (232.44mm,60.848mm)(232.897mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R21-1(231.718mm,61.534mm) on Top Layer And Track (232.44mm,62.22mm)(232.897mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R21-2(233.618mm,61.534mm) on Top Layer And Track (232.44mm,60.848mm)(232.897mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R21-2(233.618mm,61.534mm) on Top Layer And Track (232.44mm,62.22mm)(232.897mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R21-2(233.618mm,61.534mm) on Top Layer And Track (233.072mm,60.63mm)(234.414mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R21-2(233.618mm,61.534mm) on Top Layer And Track (233.072mm,62.433mm)(234.414mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R21-2(233.618mm,61.534mm) on Top Layer And Track (234.414mm,60.63mm)(234.414mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R2-2(244.032mm,61.534mm) on Top Layer And Track (242.854mm,60.848mm)(243.311mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R2-2(244.032mm,61.534mm) on Top Layer And Track (242.854mm,62.22mm)(243.311mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R2-2(244.032mm,61.534mm) on Top Layer And Track (243.486mm,60.63mm)(244.828mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R2-2(244.032mm,61.534mm) on Top Layer And Track (243.486mm,62.433mm)(244.828mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R2-2(244.032mm,61.534mm) on Top Layer And Track (244.828mm,60.63mm)(244.828mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(225.867mm,59.76mm) on Top Layer And Track (224.968mm,58.956mm)(224.968mm,60.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(225.867mm,59.76mm) on Top Layer And Track (224.968mm,58.956mm)(226.771mm,58.956mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R22-1(225.867mm,59.76mm) on Top Layer And Track (225.181mm,60.482mm)(225.181mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R22-1(225.867mm,59.76mm) on Top Layer And Track (226.553mm,60.482mm)(226.553mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-1(225.867mm,59.76mm) on Top Layer And Track (226.771mm,58.956mm)(226.771mm,60.339mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R22-2(225.867mm,61.66mm) on Top Layer And Track (224.968mm,61.114mm)(224.968mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R22-2(225.867mm,61.66mm) on Top Layer And Track (224.968mm,62.456mm)(226.771mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R22-2(225.867mm,61.66mm) on Top Layer And Track (225.181mm,60.482mm)(225.181mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R22-2(225.867mm,61.66mm) on Top Layer And Track (226.553mm,60.482mm)(226.553mm,60.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R22-2(225.867mm,61.66mm) on Top Layer And Track (226.771mm,61.114mm)(226.771mm,62.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Track (100.789mm,65.862mm)(101.246mm,65.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Track (100.789mm,67.234mm)(101.246mm,67.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Track (101.388mm,65.644mm)(102.772mm,65.644mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Track (101.388mm,67.447mm)(102.772mm,67.447mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R3-1(101.967mm,66.548mm) on Bottom Layer And Track (102.772mm,65.644mm)(102.772mm,67.447mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(100.067mm,66.548mm) on Bottom Layer And Track (100.789mm,65.862mm)(101.246mm,65.862mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R3-2(100.067mm,66.548mm) on Bottom Layer And Track (100.789mm,67.234mm)(101.246mm,67.234mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad R3-2(100.067mm,66.548mm) on Bottom Layer And Track (99.272mm,65.644mm)(100.613mm,65.644mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R3-2(100.067mm,66.548mm) on Bottom Layer And Track (99.272mm,65.644mm)(99.272mm,67.447mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R3-2(100.067mm,66.548mm) on Bottom Layer And Track (99.272mm,67.447mm)(100.613mm,67.447mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (48.133mm,75.667mm)(50.349mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (49.708mm,75.844mm)(49.721mm,75.844mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (50.349mm,75.667mm)(50.608mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (50.608mm,75.667mm)(50.871mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (50.871mm,75.667mm)(51.13mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-1(50.419mm,76.454mm) on Top Layer And Track (51.13mm,75.667mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R4-2(50.421mm,77.569mm) on Top Layer And Track (51.13mm,75.667mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-3(50.419mm,78.437mm) on Top Layer And Track (51.13mm,75.667mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-4(50.419mm,79.553mm) on Top Layer And Track (48.133mm,80.34mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-4(50.419mm,79.553mm) on Top Layer And Track (51.13mm,75.667mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-5(48.844mm,79.553mm) on Top Layer And Track (48.133mm,75.667mm)(48.133mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-5(48.844mm,79.553mm) on Top Layer And Track (48.133mm,80.34mm)(51.13mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R4-6(48.843mm,78.437mm) on Top Layer And Track (48.133mm,75.667mm)(48.133mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R4-7(48.843mm,77.569mm) on Top Layer And Track (48.133mm,75.667mm)(48.133mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R4-8(48.844mm,76.454mm) on Top Layer And Track (48.133mm,75.667mm)(48.133mm,80.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R4-8(48.844mm,76.454mm) on Top Layer And Track (48.133mm,75.667mm)(50.349mm,75.667mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-1(220.796mm,61.534mm) on Top Layer And Track (219.992mm,60.63mm)(219.992mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.105mm < 0.254mm) Between Pad R5-1(220.796mm,61.534mm) on Top Layer And Track (219.992mm,60.63mm)(221.375mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.105mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-1(220.796mm,61.534mm) on Top Layer And Track (219.992mm,62.433mm)(221.375mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(220.796mm,61.534mm) on Top Layer And Track (221.518mm,60.848mm)(221.975mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R5-1(220.796mm,61.534mm) on Top Layer And Track (221.518mm,62.22mm)(221.975mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Track (221.518mm,60.848mm)(221.975mm,60.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Track (221.518mm,62.22mm)(221.975mm,62.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Track (222.15mm,60.63mm)(223.492mm,60.63mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Track (222.15mm,62.433mm)(223.492mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R5-2(222.696mm,61.534mm) on Top Layer And Track (223.492mm,60.63mm)(223.492mm,62.433mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (48.133mm,81.001mm)(50.349mm,81.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (49.708mm,81.178mm)(49.721mm,81.178mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (50.349mm,81.001mm)(50.608mm,81.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.149mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (50.608mm,81.001mm)(50.871mm,81.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.149mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (50.871mm,81.001mm)(51.13mm,81.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-1(50.419mm,81.788mm) on Top Layer And Track (51.13mm,81.001mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-2(50.421mm,82.903mm) on Top Layer And Track (51.13mm,81.001mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-3(50.419mm,83.771mm) on Top Layer And Track (51.13mm,81.001mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-4(50.419mm,84.887mm) on Top Layer And Track (48.133mm,85.674mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-4(50.419mm,84.887mm) on Top Layer And Track (51.13mm,81.001mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-5(48.844mm,84.887mm) on Top Layer And Track (48.133mm,81.001mm)(48.133mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-5(48.844mm,84.887mm) on Top Layer And Track (48.133mm,85.674mm)(51.13mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-6(48.843mm,83.771mm) on Top Layer And Track (48.133mm,81.001mm)(48.133mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.146mm < 0.254mm) Between Pad R6-7(48.843mm,82.903mm) on Top Layer And Track (48.133mm,81.001mm)(48.133mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.146mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R6-8(48.844mm,81.788mm) on Top Layer And Track (48.133mm,81.001mm)(48.133mm,85.674mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.144mm < 0.254mm) Between Pad R6-8(48.844mm,81.788mm) on Top Layer And Track (48.133mm,81.001mm)(50.349mm,81.001mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.144mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(62.799mm,80.715mm) on Top Layer And Track (61.9mm,79.911mm)(61.9mm,81.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(62.799mm,80.715mm) on Top Layer And Track (61.9mm,79.911mm)(63.703mm,79.911mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(62.799mm,80.715mm) on Top Layer And Track (62.113mm,81.437mm)(62.113mm,81.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R7-1(62.799mm,80.715mm) on Top Layer And Track (63.485mm,81.437mm)(63.485mm,81.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-1(62.799mm,80.715mm) on Top Layer And Track (63.703mm,79.911mm)(63.703mm,81.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Track (61.9mm,82.069mm)(61.9mm,83.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Track (61.9mm,83.411mm)(63.703mm,83.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Track (62.113mm,81.437mm)(62.113mm,81.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.034mm < 0.254mm) Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Track (63.485mm,81.437mm)(63.485mm,81.894mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.034mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R7-2(62.799mm,82.615mm) on Top Layer And Track (63.703mm,82.069mm)(63.703mm,83.411mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.032mm < 0.254mm) Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Track (49.495mm,90.881mm)(49.952mm,90.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.032mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Track (49.495mm,92.253mm)(49.952mm,92.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.099mm < 0.254mm) Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Track (50.094mm,90.668mm)(51.477mm,90.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.099mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Track (50.094mm,92.471mm)(51.477mm,92.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-1(50.673mm,91.567mm) on Top Layer And Track (51.477mm,90.668mm)(51.477mm,92.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R8-2(48.773mm,91.567mm) on Top Layer And Track (47.977mm,90.668mm)(47.977mm,92.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R8-2(48.773mm,91.567mm) on Top Layer And Track (47.977mm,90.668mm)(49.319mm,90.668mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad R8-2(48.773mm,91.567mm) on Top Layer And Track (47.977mm,92.471mm)(49.319mm,92.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(48.773mm,91.567mm) on Top Layer And Track (49.495mm,90.881mm)(49.952mm,90.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad R8-2(48.773mm,91.567mm) on Top Layer And Track (49.495mm,92.253mm)(49.952mm,92.253mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-1(170.83mm,107.589mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-10(158.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-11(160.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-12(162.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-13(164.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-14(166.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-15(168.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-16(170.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-2(168.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-3(166.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-4(164.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-5(162.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-6(160.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-7(158.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-8(156.83mm,107.489mm) on Bottom Layer And Track (155.33mm,107.189mm)(172.33mm,107.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad RA-9(156.83mm,122.889mm) on Bottom Layer And Track (155.33mm,123.189mm)(172.33mm,123.189mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U2-1(54.229mm,73.935mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-1(54.229mm,73.935mm) on Top Layer And Track (53.684mm,75.035mm)(58.574mm,75.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-2(55.499mm,73.935mm) on Top Layer And Track (53.684mm,75.035mm)(58.574mm,75.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-3(56.769mm,73.935mm) on Top Layer And Track (53.684mm,75.035mm)(58.574mm,75.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad U2-4(58.039mm,73.935mm) on Top Layer And Track (53.684mm,75.035mm)(58.574mm,75.035mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U2-5(58.039mm,79.735mm) on Top Layer And Track (53.684mm,78.635mm)(58.574mm,78.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U2-6(56.769mm,79.735mm) on Top Layer And Track (53.684mm,78.635mm)(58.574mm,78.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U2-7(55.499mm,79.735mm) on Top Layer And Track (53.684mm,78.635mm)(58.574mm,78.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.164mm < 0.254mm) Between Pad U2-8(54.229mm,79.735mm) on Top Layer And Track (53.684mm,78.635mm)(58.574mm,78.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.164mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad U3-1(147.549mm,111.073mm) on Top Layer And Text "1" (148.057mm,111.912mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U3-1(147.549mm,111.073mm) on Top Layer And Track (148.082mm,110.134mm)(148.375mm,110.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-16(147.549mm,104.573mm) on Top Layer And Track (148.082mm,105.562mm)(148.375mm,105.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.152mm < 0.254mm) Between Pad U3-8(138.659mm,111.073mm) on Top Layer And Track (137.834mm,110.134mm)(138.126mm,110.134mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.152mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad U3-9(138.659mm,104.573mm) on Top Layer And Text "9" (137.22mm,103.945mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.21mm < 0.254mm) Between Pad U3-9(138.659mm,104.573mm) on Top Layer And Track (137.834mm,105.562mm)(138.126mm,105.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.21mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(137.416mm,124.126mm) on Top Layer And Track (137.429mm,121.158mm)(137.429mm,122.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(137.416mm,124.126mm) on Top Layer And Track (137.429mm,125.345mm)(137.429mm,126.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.202mm < 0.254mm) Between Pad USB1-5(145.316mm,124.126mm) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [0.202mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(145.316mm,124.126mm) on Top Layer And Track (143.465mm,123.63mm)(144.165mm,124.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad USB1-5(145.316mm,124.126mm) on Top Layer And Track (143.465mm,124.63mm)(144.165mm,124.13mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.169mm < 0.254mm) Between Pad USB1-5(145.316mm,124.126mm) on Top Layer And Track (145.303mm,121.133mm)(145.303mm,122.931mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.169mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad USB1-5(145.316mm,124.126mm) on Top Layer And Track (145.303mm,125.345mm)(145.303mm,126.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
Rule Violations :359

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "BT_BOT" (110.491mm,118.11mm) on Top Overlay And Track (111.735mm,120.066mm)(117.373mm,120.066mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "BT_BOT" (110.491mm,118.11mm) on Top Overlay And Track (117.373mm,120.066mm)(117.373mm,121.209mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "BT_EN" (122.175mm,118.11mm) on Top Overlay And Track (122.657mm,120.066mm)(122.657mm,121.209mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "BT_EN" (122.175mm,118.11mm) on Top Overlay And Track (122.657mm,120.066mm)(128.295mm,120.066mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.179mm < 0.254mm) Between Text "BT_EN" (122.175mm,118.11mm) on Top Overlay And Track (128.295mm,120.066mm)(128.295mm,121.209mm) on Top Overlay Silk Text to Silk Clearance [0.179mm]
   Violation between Silk To Silk Clearance Constraint: (0.128mm < 0.254mm) Between Text "C16" (47.493mm,88.71mm) on Top Overlay And Text "C17" (47.498mm,86.424mm) on Top Overlay Silk Text to Silk Clearance [0.128mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "C16" (47.493mm,88.71mm) on Top Overlay And Text "R8" (47.498mm,91.059mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C16" (47.493mm,88.71mm) on Top Overlay And Track (47.961mm,88.649mm)(47.961mm,90.427mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C16" (47.493mm,88.71mm) on Top Overlay And Track (47.961mm,90.427mm)(49.347mm,90.427mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "C17" (47.498mm,86.424mm) on Top Overlay And Track (47.966mm,86.363mm)(47.966mm,88.141mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.027mm < 0.254mm) Between Text "D2" (60.198mm,74.803mm) on Top Overlay And Track (60.452mm,71.755mm)(60.452mm,79.188mm) on Top Overlay Silk Text to Silk Clearance [0.027mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R4" (47.752mm,77.47mm) on Top Overlay And Track (48.133mm,75.667mm)(48.133mm,80.34mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.191mm < 0.254mm) Between Text "R6" (47.752mm,83.363mm) on Top Overlay And Track (48.133mm,81.001mm)(48.133mm,85.674mm) on Top Overlay Silk Text to Silk Clearance [0.191mm]
   Violation between Silk To Silk Clearance Constraint: (0.078mm < 0.254mm) Between Text "R7" (61.595mm,80.01mm) on Top Overlay And Track (61.9mm,79.911mm)(61.9mm,81.294mm) on Top Overlay Silk Text to Silk Clearance [0.078mm]
   Violation between Silk To Silk Clearance Constraint: (0.094mm < 0.254mm) Between Text "R7" (61.595mm,80.01mm) on Top Overlay And Track (61.9mm,79.911mm)(63.703mm,79.911mm) on Top Overlay Silk Text to Silk Clearance [0.094mm]
   Violation between Silk To Silk Clearance Constraint: (0.253mm < 0.254mm) Between Text "R8" (47.498mm,91.059mm) on Top Overlay And Track (47.977mm,90.668mm)(47.977mm,92.471mm) on Top Overlay Silk Text to Silk Clearance [0.253mm]
Rule Violations :16

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room SHT (Bounding Region = (178.943mm, 186.817mm, 185.674mm, 203.073mm) (InComponentClass('SHT'))
   Violation between Room Definition: Between Room SHT (Bounding Region = (178.943mm, 186.817mm, 185.674mm, 203.073mm) (InComponentClass('SHT')) And SIP Component SHT-Header 4P 2.54 Duc Thang (51.308mm,62.103mm) on Top Layer 
Rule Violations :1

Processing Rule : Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI'))
   Violation between Room Definition: Between Component U1-ESP32-C3-MINI-1U-N4 (96.266mm,118.745mm) on Top Layer And Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) 
   Violation between Room Definition: Between Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) And SIP Component P_IN-Header 5P 2.54 Duc Cong (32.131mm,113.03mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) And SMT SIP Component USB1-USB Micro 5p SMD (141.366mm,121.158mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) And SMT Small Component BT_BOT-Nut Nhan 2 Chan SMD 3x6x2.5 (114.554mm,121.92mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) And SMT Small Component BT_EN-Nut Nhan 2 Chan SMD 3x6x2.5 (125.476mm,121.92mm) on Top Layer 
   Violation between Room Definition: Between Room ESP32C3-MINI (Bounding Region = (178.943mm, 46.863mm, 359.791mm, 65.278mm) (InComponentClass('ESP32C3-MINI')) And SOIC Component U3-CH340C (143.129mm,107.823mm) on Top Layer 
Rule Violations :6

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01