Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Nov 25 16:55:17 2022
| Host         : ZHOUXXXX running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vlg_design_timing_summary_routed.rpt -pb vlg_design_timing_summary_routed.pb -rpx vlg_design_timing_summary_routed.rpx -warn_on_violation
| Design       : vlg_design
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 36 register/latch pins with no clock driven by root clock pin: clk_p (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_gray_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.853ns  (logic 3.477ns (71.636%)  route 1.377ns (28.364%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE                         0.000     0.000 r  r_gray_reg[1]/C
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  r_gray_reg[1]/Q
                         net (fo=1, routed)           1.377     1.636    o_gray_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.218     4.853 r  o_gray_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.853    o_gray[1]
    V19                                                               r  o_gray[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.834ns  (logic 3.515ns (72.720%)  route 1.319ns (27.280%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y121         FDRE                         0.000     0.000 r  r_gray_reg[0]/C
    SLICE_X1Y121         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  r_gray_reg[0]/Q
                         net (fo=1, routed)           1.319     1.542    o_gray_OBUF[0]
    T28                  OBUF (Prop_obuf_I_O)         3.292     4.834 r  o_gray_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.834    o_gray[0]
    T28                                                               r  o_gray[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.828ns  (logic 3.616ns (74.890%)  route 1.212ns (25.110%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE                         0.000     0.000 r  r_gray_reg[2]/C
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  r_gray_reg[2]/Q
                         net (fo=1, routed)           1.212     1.448    o_gray_OBUF[2]
    U30                  OBUF (Prop_obuf_I_O)         3.380     4.828 r  o_gray_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.828    o_gray[2]
    U30                                                               r  o_gray[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_gray_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o_gray[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.680ns  (logic 3.557ns (75.997%)  route 1.123ns (24.003%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y120         FDRE                         0.000     0.000 r  r_gray_reg[3]/C
    SLICE_X2Y120         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  r_gray_reg[3]/Q
                         net (fo=1, routed)           1.123     1.382    o_gray_OBUF[3]
    U29                  OBUF (Prop_obuf_I_O)         3.298     4.680 r  o_gray_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.680    o_gray[3]
    U29                                                               r  o_gray[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.492ns (39.816%)  route 2.255ns (60.184%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.641     3.748    r_cnt[0]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  r_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.492ns (39.816%)  route 2.255ns (60.184%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.641     3.748    r_cnt[0]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  r_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.492ns (39.816%)  route 2.255ns (60.184%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.641     3.748    r_cnt[0]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  r_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.748ns  (logic 1.492ns (39.816%)  route 2.255ns (60.184%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.641     3.748    r_cnt[0]_i_1_n_0
    SLICE_X0Y124         FDRE                                         r  r_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.492ns (40.216%)  route 2.218ns (59.784%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.604     3.710    r_cnt[0]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst_n
                            (input port)
  Destination:            r_cnt_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.710ns  (logic 1.492ns (40.216%)  route 2.218ns (59.784%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R19                                               0.000     0.000 f  i_rst_n (IN)
                         net (fo=0)                   0.000     0.000    i_rst_n
    R19                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  i_rst_n_IBUF_inst/O
                         net (fo=2, routed)           1.614     3.064    i_rst_n_IBUF
    SLICE_X1Y122         LUT5 (Prop_lut5_I4_O)        0.043     3.107 r  r_cnt[0]_i_1/O
                         net (fo=28, routed)          0.604     3.710    r_cnt[0]_i_1_n_0
    SLICE_X0Y119         FDRE                                         r  r_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_second_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_gray_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.091ns (45.552%)  route 0.109ns (54.448%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[3]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.091     0.091 r  r_second_reg[3]/Q
                         net (fo=3, routed)           0.109     0.200    r_second_reg[3]
    SLICE_X2Y120         FDRE                                         r  r_gray_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_gray_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.409%)  route 0.131ns (50.591%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[2]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_second_reg[2]/Q
                         net (fo=4, routed)           0.131     0.231    r_second_reg__0[2]
    SLICE_X2Y120         LUT2 (Prop_lut2_I1_O)        0.028     0.259 r  r_gray[1]_i_1/O
                         net (fo=1, routed)           0.000     0.259    r_gray[1]
    SLICE_X2Y120         FDRE                                         r  r_gray_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_gray_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.129ns (49.604%)  route 0.131ns (50.396%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[2]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_second_reg[2]/Q
                         net (fo=4, routed)           0.131     0.231    r_second_reg__0[2]
    SLICE_X2Y120         LUT2 (Prop_lut2_I0_O)        0.029     0.260 r  r_gray[2]_i_1/O
                         net (fo=1, routed)           0.000     0.260    r_gray[2]
    SLICE_X2Y120         FDRE                                         r  r_gray_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.128ns (48.109%)  route 0.138ns (51.891%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 f  r_second_reg[0]/Q
                         net (fo=4, routed)           0.138     0.238    r_second_reg__0[0]
    SLICE_X3Y120         LUT1 (Prop_lut1_I0_O)        0.028     0.266 r  r_second[0]_i_1/O
                         net (fo=1, routed)           0.000     0.266    p_0_in[0]
    SLICE_X3Y120         FDRE                                         r  r_second_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.751%)  route 0.140ns (52.250%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_second_reg[0]/Q
                         net (fo=4, routed)           0.140     0.240    r_second_reg__0[0]
    SLICE_X3Y120         LUT3 (Prop_lut3_I2_O)        0.028     0.268 r  r_second[2]_i_1/O
                         net (fo=1, routed)           0.000     0.268    p_0_in[2]
    SLICE_X3Y120         FDRE                                         r  r_second_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_second_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_second_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.130ns (48.137%)  route 0.140ns (51.863%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y120         FDRE                         0.000     0.000 r  r_second_reg[0]/C
    SLICE_X3Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_second_reg[0]/Q
                         net (fo=4, routed)           0.140     0.240    r_second_reg__0[0]
    SLICE_X3Y120         LUT4 (Prop_lut4_I1_O)        0.030     0.270 r  r_second[3]_i_2/O
                         net (fo=1, routed)           0.000     0.270    p_0_in[3]
    SLICE_X3Y120         FDRE                                         r  r_second_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.179ns (60.319%)  route 0.118ns (39.681%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE                         0.000     0.000 r  r_cnt_reg[26]/C
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_cnt_reg[26]/Q
                         net (fo=3, routed)           0.118     0.218    r_cnt_reg[26]
    SLICE_X0Y124         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.297 r  r_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.297    r_cnt_reg[24]_i_1_n_5
    SLICE_X0Y124         FDRE                                         r  r_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.179ns (60.257%)  route 0.118ns (39.743%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y118         FDRE                         0.000     0.000 r  r_cnt_reg[2]/C
    SLICE_X0Y118         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_cnt_reg[2]/Q
                         net (fo=2, routed)           0.118     0.218    r_cnt_reg[2]
    SLICE_X0Y118         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.297 r  r_cnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.297    r_cnt_reg[0]_i_2_n_5
    SLICE_X0Y118         FDRE                                         r  r_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.179ns (60.164%)  route 0.119ns (39.836%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y120         FDRE                         0.000     0.000 r  r_cnt_reg[10]/C
    SLICE_X0Y120         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_cnt_reg[10]/Q
                         net (fo=2, routed)           0.119     0.219    r_cnt_reg[10]
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.298 r  r_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.298    r_cnt_reg[8]_i_1_n_5
    SLICE_X0Y120         FDRE                                         r  r_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            r_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.179ns (60.164%)  route 0.119ns (39.836%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDRE                         0.000     0.000 r  r_cnt_reg[14]/C
    SLICE_X0Y121         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  r_cnt_reg[14]/Q
                         net (fo=2, routed)           0.119     0.219    r_cnt_reg[14]
    SLICE_X0Y121         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.079     0.298 r  r_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.298    r_cnt_reg[12]_i_1_n_5
    SLICE_X0Y121         FDRE                                         r  r_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------





