ARM GAS  /tmp/cco6436z.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB138:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
ARM GAS  /tmp/cco6436z.s 			page 2


  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c ****  CAN_HandleTypeDef hcan1;
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** QSPI_HandleTypeDef hqspi;
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** SPI_HandleTypeDef hspi2;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart2;
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE BEGIN PV */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE END PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  57:Core/Src/main.c **** void SystemClock_Config(void);
  58:Core/Src/main.c **** static void MX_GPIO_Init(void);
  59:Core/Src/main.c **** static void MX_CAN1_Init(void);
  60:Core/Src/main.c **** static void MX_CRC_Init(void);
  61:Core/Src/main.c **** static void MX_QUADSPI_Init(void);
  62:Core/Src/main.c **** static void MX_SPI2_Init(void);
  63:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  64:Core/Src/main.c **** static void MX_USB_OTG_HS_USB_Init(void);
  65:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** /* USER CODE END PFP */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  70:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* USER CODE END 0 */
  73:Core/Src/main.c **** 
  74:Core/Src/main.c **** /**
  75:Core/Src/main.c ****   * @brief  The application entry point.
  76:Core/Src/main.c ****   * @retval int
  77:Core/Src/main.c ****   */
  78:Core/Src/main.c **** int main(void)
  79:Core/Src/main.c **** {
  80:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* USER CODE END 1 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  87:Core/Src/main.c ****   HAL_Init();
  88:Core/Src/main.c **** 
ARM GAS  /tmp/cco6436z.s 			page 3


  89:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END Init */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* Configure the system clock */
  94:Core/Src/main.c ****   SystemClock_Config();
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE END SysInit */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* Initialize all configured peripherals */
 101:Core/Src/main.c ****   MX_GPIO_Init();
 102:Core/Src/main.c ****   MX_CAN1_Init();
 103:Core/Src/main.c ****   MX_CRC_Init();
 104:Core/Src/main.c ****   MX_QUADSPI_Init();
 105:Core/Src/main.c ****   MX_SPI2_Init();
 106:Core/Src/main.c ****   MX_USART2_UART_Init();
 107:Core/Src/main.c ****   MX_USB_OTG_HS_USB_Init();
 108:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END 2 */
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* Infinite loop */
 113:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 114:Core/Src/main.c ****   while (1)
 115:Core/Src/main.c ****   {
 116:Core/Src/main.c ****     /* USER CODE END WHILE */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 119:Core/Src/main.c ****   }
 120:Core/Src/main.c ****   /* USER CODE END 3 */
 121:Core/Src/main.c **** }
 122:Core/Src/main.c **** 
 123:Core/Src/main.c **** /**
 124:Core/Src/main.c ****   * @brief System Clock Configuration
 125:Core/Src/main.c ****   * @retval None
 126:Core/Src/main.c ****   */
 127:Core/Src/main.c **** void SystemClock_Config(void)
 128:Core/Src/main.c **** {
 129:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 130:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 131:Core/Src/main.c **** 
 132:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 133:Core/Src/main.c ****   */
 134:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 135:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 136:Core/Src/main.c **** 
 137:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 138:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 139:Core/Src/main.c ****   */
 140:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 141:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
ARM GAS  /tmp/cco6436z.s 			page 4


 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 148:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 149:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 150:Core/Src/main.c ****   {
 151:Core/Src/main.c ****     Error_Handler();
 152:Core/Src/main.c ****   }
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 155:Core/Src/main.c ****   */
 156:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 157:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 158:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 159:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 161:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 164:Core/Src/main.c ****   {
 165:Core/Src/main.c ****     Error_Handler();
 166:Core/Src/main.c ****   }
 167:Core/Src/main.c **** }
 168:Core/Src/main.c **** 
 169:Core/Src/main.c **** /**
 170:Core/Src/main.c ****   * @brief CAN1 Initialization Function
 171:Core/Src/main.c ****   * @param None
 172:Core/Src/main.c ****   * @retval None
 173:Core/Src/main.c ****   */
 174:Core/Src/main.c **** static void MX_CAN1_Init(void)
 175:Core/Src/main.c **** {
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 0 */
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /* USER CODE END CAN1_Init 0 */
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 1 */
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /* USER CODE END CAN1_Init 1 */
 184:Core/Src/main.c ****   hcan1.Instance = CAN1;
 185:Core/Src/main.c ****   hcan1.Init.Prescaler = 16;
 186:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 187:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 188:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 189:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 190:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = ENABLE;
 191:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 192:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 193:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 194:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 195:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 196:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /* USER CODE BEGIN CAN1_Init 2 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END CAN1_Init 2 */
ARM GAS  /tmp/cco6436z.s 			page 5


 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief CRC Initialization Function
 208:Core/Src/main.c ****   * @param None
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** static void MX_CRC_Init(void)
 212:Core/Src/main.c **** {
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 215:Core/Src/main.c **** 
 216:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 217:Core/Src/main.c **** 
 218:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 221:Core/Src/main.c ****   hcrc.Instance = CRC;
 222:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 223:Core/Src/main.c ****   {
 224:Core/Src/main.c ****     Error_Handler();
 225:Core/Src/main.c ****   }
 226:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** }
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /**
 233:Core/Src/main.c ****   * @brief QUADSPI Initialization Function
 234:Core/Src/main.c ****   * @param None
 235:Core/Src/main.c ****   * @retval None
 236:Core/Src/main.c ****   */
 237:Core/Src/main.c **** static void MX_QUADSPI_Init(void)
 238:Core/Src/main.c **** {
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 0 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 0 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 1 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 1 */
 247:Core/Src/main.c ****   /* QUADSPI parameter configuration*/
 248:Core/Src/main.c ****   hqspi.Instance = QUADSPI;
 249:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 250:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 251:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 252:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 253:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 254:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 255:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 256:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 257:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
ARM GAS  /tmp/cco6436z.s 			page 6


 260:Core/Src/main.c ****   }
 261:Core/Src/main.c ****   /* USER CODE BEGIN QUADSPI_Init 2 */
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /* USER CODE END QUADSPI_Init 2 */
 264:Core/Src/main.c **** 
 265:Core/Src/main.c **** }
 266:Core/Src/main.c **** 
 267:Core/Src/main.c **** /**
 268:Core/Src/main.c ****   * @brief SPI2 Initialization Function
 269:Core/Src/main.c ****   * @param None
 270:Core/Src/main.c ****   * @retval None
 271:Core/Src/main.c ****   */
 272:Core/Src/main.c **** static void MX_SPI2_Init(void)
 273:Core/Src/main.c **** {
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 0 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* USER CODE END SPI2_Init 0 */
 278:Core/Src/main.c **** 
 279:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 1 */
 280:Core/Src/main.c **** 
 281:Core/Src/main.c ****   /* USER CODE END SPI2_Init 1 */
 282:Core/Src/main.c ****   /* SPI2 parameter configuration*/
 283:Core/Src/main.c ****   hspi2.Instance = SPI2;
 284:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 285:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 286:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 287:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 288:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 289:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 290:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 291:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 292:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 293:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 294:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 295:Core/Src/main.c ****   {
 296:Core/Src/main.c ****     Error_Handler();
 297:Core/Src/main.c ****   }
 298:Core/Src/main.c ****   /* USER CODE BEGIN SPI2_Init 2 */
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END SPI2_Init 2 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c **** }
 303:Core/Src/main.c **** 
 304:Core/Src/main.c **** /**
 305:Core/Src/main.c ****   * @brief USART2 Initialization Function
 306:Core/Src/main.c ****   * @param None
 307:Core/Src/main.c ****   * @retval None
 308:Core/Src/main.c ****   */
 309:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 310:Core/Src/main.c **** {
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 315:Core/Src/main.c **** 
 316:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
ARM GAS  /tmp/cco6436z.s 			page 7


 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 319:Core/Src/main.c ****   huart2.Instance = USART2;
 320:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 321:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 322:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 323:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 324:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 325:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 326:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 327:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 328:Core/Src/main.c ****   {
 329:Core/Src/main.c ****     Error_Handler();
 330:Core/Src/main.c ****   }
 331:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 334:Core/Src/main.c **** 
 335:Core/Src/main.c **** }
 336:Core/Src/main.c **** 
 337:Core/Src/main.c **** /**
 338:Core/Src/main.c ****   * @brief USB_OTG_HS Initialization Function
 339:Core/Src/main.c ****   * @param None
 340:Core/Src/main.c ****   * @retval None
 341:Core/Src/main.c ****   */
 342:Core/Src/main.c **** static void MX_USB_OTG_HS_USB_Init(void)
 343:Core/Src/main.c **** {
 344:Core/Src/main.c **** 
 345:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 0 */
 346:Core/Src/main.c **** 
 347:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 0 */
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 1 */
 350:Core/Src/main.c **** 
 351:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 1 */
 352:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_HS_Init 2 */
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /* USER CODE END USB_OTG_HS_Init 2 */
 355:Core/Src/main.c **** 
 356:Core/Src/main.c **** }
 357:Core/Src/main.c **** 
 358:Core/Src/main.c **** /**
 359:Core/Src/main.c ****   * @brief GPIO Initialization Function
 360:Core/Src/main.c ****   * @param None
 361:Core/Src/main.c ****   * @retval None
 362:Core/Src/main.c ****   */
 363:Core/Src/main.c **** static void MX_GPIO_Init(void)
 364:Core/Src/main.c **** {
  28              		.loc 1 364 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 28
  35              		.cfi_offset 4, -28
  36              		.cfi_offset 5, -24
ARM GAS  /tmp/cco6436z.s 			page 8


  37              		.cfi_offset 6, -20
  38              		.cfi_offset 7, -16
  39              		.cfi_offset 8, -12
  40              		.cfi_offset 9, -8
  41              		.cfi_offset 14, -4
  42 0004 8BB0     		sub	sp, sp, #44
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 72
 365:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 365 3 view .LVU1
  46              		.loc 1 365 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
 366:Core/Src/main.c **** 
 367:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 368:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  53              		.loc 1 368 3 is_stmt 1 view .LVU3
  54              	.LBB4:
  55              		.loc 1 368 3 view .LVU4
  56 0012 0194     		str	r4, [sp, #4]
  57              		.loc 1 368 3 view .LVU5
  58 0014 3D4B     		ldr	r3, .L3
  59 0016 1A6B     		ldr	r2, [r3, #48]
  60 0018 42F00402 		orr	r2, r2, #4
  61 001c 1A63     		str	r2, [r3, #48]
  62              		.loc 1 368 3 view .LVU6
  63 001e 1A6B     		ldr	r2, [r3, #48]
  64 0020 02F00402 		and	r2, r2, #4
  65 0024 0192     		str	r2, [sp, #4]
  66              		.loc 1 368 3 view .LVU7
  67 0026 019A     		ldr	r2, [sp, #4]
  68              	.LBE4:
  69              		.loc 1 368 3 view .LVU8
 369:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  70              		.loc 1 369 3 view .LVU9
  71              	.LBB5:
  72              		.loc 1 369 3 view .LVU10
  73 0028 0294     		str	r4, [sp, #8]
  74              		.loc 1 369 3 view .LVU11
  75 002a 1A6B     		ldr	r2, [r3, #48]
  76 002c 42F08002 		orr	r2, r2, #128
  77 0030 1A63     		str	r2, [r3, #48]
  78              		.loc 1 369 3 view .LVU12
  79 0032 1A6B     		ldr	r2, [r3, #48]
  80 0034 02F08002 		and	r2, r2, #128
  81 0038 0292     		str	r2, [sp, #8]
  82              		.loc 1 369 3 view .LVU13
  83 003a 029A     		ldr	r2, [sp, #8]
  84              	.LBE5:
  85              		.loc 1 369 3 view .LVU14
 370:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  86              		.loc 1 370 3 view .LVU15
  87              	.LBB6:
ARM GAS  /tmp/cco6436z.s 			page 9


  88              		.loc 1 370 3 view .LVU16
  89 003c 0394     		str	r4, [sp, #12]
  90              		.loc 1 370 3 view .LVU17
  91 003e 1A6B     		ldr	r2, [r3, #48]
  92 0040 42F00102 		orr	r2, r2, #1
  93 0044 1A63     		str	r2, [r3, #48]
  94              		.loc 1 370 3 view .LVU18
  95 0046 1A6B     		ldr	r2, [r3, #48]
  96 0048 02F00102 		and	r2, r2, #1
  97 004c 0392     		str	r2, [sp, #12]
  98              		.loc 1 370 3 view .LVU19
  99 004e 039A     		ldr	r2, [sp, #12]
 100              	.LBE6:
 101              		.loc 1 370 3 view .LVU20
 371:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 102              		.loc 1 371 3 view .LVU21
 103              	.LBB7:
 104              		.loc 1 371 3 view .LVU22
 105 0050 0494     		str	r4, [sp, #16]
 106              		.loc 1 371 3 view .LVU23
 107 0052 1A6B     		ldr	r2, [r3, #48]
 108 0054 42F00202 		orr	r2, r2, #2
 109 0058 1A63     		str	r2, [r3, #48]
 110              		.loc 1 371 3 view .LVU24
 111 005a 1B6B     		ldr	r3, [r3, #48]
 112 005c 03F00203 		and	r3, r3, #2
 113 0060 0493     		str	r3, [sp, #16]
 114              		.loc 1 371 3 view .LVU25
 115 0062 049B     		ldr	r3, [sp, #16]
 116              	.LBE7:
 117              		.loc 1 371 3 view .LVU26
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 374:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 118              		.loc 1 374 3 view .LVU27
 119 0064 2A4E     		ldr	r6, .L3+4
 120 0066 0122     		movs	r2, #1
 121 0068 2021     		movs	r1, #32
 122 006a 3046     		mov	r0, r6
 123 006c FFF7FEFF 		bl	HAL_GPIO_WritePin
 124              	.LVL0:
 375:Core/Src/main.c **** 
 376:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 377:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 125              		.loc 1 377 3 view .LVU28
 126              		.loc 1 377 23 is_stmt 0 view .LVU29
 127 0070 4FF40053 		mov	r3, #8192
 128 0074 0593     		str	r3, [sp, #20]
 378:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 129              		.loc 1 378 3 is_stmt 1 view .LVU30
 130              		.loc 1 378 24 is_stmt 0 view .LVU31
 131 0076 4FF40413 		mov	r3, #2162688
 132 007a 0693     		str	r3, [sp, #24]
 379:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 133              		.loc 1 379 3 is_stmt 1 view .LVU32
 134              		.loc 1 379 24 is_stmt 0 view .LVU33
 135 007c 0794     		str	r4, [sp, #28]
ARM GAS  /tmp/cco6436z.s 			page 10


 380:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 136              		.loc 1 380 3 is_stmt 1 view .LVU34
 137 007e DFF89490 		ldr	r9, .L3+8
 138 0082 05A9     		add	r1, sp, #20
 139 0084 4846     		mov	r0, r9
 140 0086 FFF7FEFF 		bl	HAL_GPIO_Init
 141              	.LVL1:
 381:Core/Src/main.c **** 
 382:Core/Src/main.c ****   /*Configure GPIO pin : PA4 */
 383:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_4;
 142              		.loc 1 383 3 view .LVU35
 143              		.loc 1 383 23 is_stmt 0 view .LVU36
 144 008a 1023     		movs	r3, #16
 145 008c 0593     		str	r3, [sp, #20]
 384:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 146              		.loc 1 384 3 is_stmt 1 view .LVU37
 147              		.loc 1 384 24 is_stmt 0 view .LVU38
 148 008e 4FF00208 		mov	r8, #2
 149 0092 CDF81880 		str	r8, [sp, #24]
 385:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 150              		.loc 1 385 3 is_stmt 1 view .LVU39
 151              		.loc 1 385 24 is_stmt 0 view .LVU40
 152 0096 0794     		str	r4, [sp, #28]
 386:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 153              		.loc 1 386 3 is_stmt 1 view .LVU41
 154              		.loc 1 386 25 is_stmt 0 view .LVU42
 155 0098 0325     		movs	r5, #3
 156 009a 0895     		str	r5, [sp, #32]
 387:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 157              		.loc 1 387 3 is_stmt 1 view .LVU43
 158              		.loc 1 387 29 is_stmt 0 view .LVU44
 159 009c 0C27     		movs	r7, #12
 160 009e 0997     		str	r7, [sp, #36]
 388:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 161              		.loc 1 388 3 is_stmt 1 view .LVU45
 162 00a0 05A9     		add	r1, sp, #20
 163 00a2 3046     		mov	r0, r6
 164 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL2:
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 391:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 166              		.loc 1 391 3 view .LVU46
 167              		.loc 1 391 23 is_stmt 0 view .LVU47
 168 00a8 2023     		movs	r3, #32
 169 00aa 0593     		str	r3, [sp, #20]
 392:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 170              		.loc 1 392 3 is_stmt 1 view .LVU48
 171              		.loc 1 392 24 is_stmt 0 view .LVU49
 172 00ac 0123     		movs	r3, #1
 173 00ae 0693     		str	r3, [sp, #24]
 393:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 393 3 is_stmt 1 view .LVU50
 175              		.loc 1 393 24 is_stmt 0 view .LVU51
 176 00b0 0794     		str	r4, [sp, #28]
 394:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 177              		.loc 1 394 3 is_stmt 1 view .LVU52
ARM GAS  /tmp/cco6436z.s 			page 11


 178              		.loc 1 394 25 is_stmt 0 view .LVU53
 179 00b2 0893     		str	r3, [sp, #32]
 395:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 180              		.loc 1 395 3 is_stmt 1 view .LVU54
 181 00b4 05A9     		add	r1, sp, #20
 182 00b6 3046     		mov	r0, r6
 183 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL3:
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /*Configure GPIO pins : A0_Pin A1_Pin */
 398:Core/Src/main.c ****   GPIO_InitStruct.Pin = A0_Pin|A1_Pin;
 185              		.loc 1 398 3 view .LVU55
 186              		.loc 1 398 23 is_stmt 0 view .LVU56
 187 00bc C023     		movs	r3, #192
 188 00be 0593     		str	r3, [sp, #20]
 399:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 189              		.loc 1 399 3 is_stmt 1 view .LVU57
 190              		.loc 1 399 24 is_stmt 0 view .LVU58
 191 00c0 0695     		str	r5, [sp, #24]
 400:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 400 3 is_stmt 1 view .LVU59
 193              		.loc 1 400 24 is_stmt 0 view .LVU60
 194 00c2 0794     		str	r4, [sp, #28]
 401:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195              		.loc 1 401 3 is_stmt 1 view .LVU61
 196 00c4 05A9     		add	r1, sp, #20
 197 00c6 3046     		mov	r0, r6
 198 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL4:
 402:Core/Src/main.c **** 
 403:Core/Src/main.c ****   /*Configure GPIO pins : A2_Pin A3_Pin */
 404:Core/Src/main.c ****   GPIO_InitStruct.Pin = A2_Pin|A3_Pin;
 200              		.loc 1 404 3 view .LVU62
 201              		.loc 1 404 23 is_stmt 0 view .LVU63
 202 00cc 3023     		movs	r3, #48
 203 00ce 0593     		str	r3, [sp, #20]
 405:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 204              		.loc 1 405 3 is_stmt 1 view .LVU64
 205              		.loc 1 405 24 is_stmt 0 view .LVU65
 206 00d0 0695     		str	r5, [sp, #24]
 406:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 406 3 is_stmt 1 view .LVU66
 208              		.loc 1 406 24 is_stmt 0 view .LVU67
 209 00d2 0794     		str	r4, [sp, #28]
 407:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 210              		.loc 1 407 3 is_stmt 1 view .LVU68
 211 00d4 05A9     		add	r1, sp, #20
 212 00d6 4846     		mov	r0, r9
 213 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL5:
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /*Configure GPIO pins : A4_Pin A5_Pin */
 410:Core/Src/main.c ****   GPIO_InitStruct.Pin = A4_Pin|A5_Pin;
 215              		.loc 1 410 3 view .LVU69
 216              		.loc 1 410 23 is_stmt 0 view .LVU70
 217 00dc 0595     		str	r5, [sp, #20]
 411:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
ARM GAS  /tmp/cco6436z.s 			page 12


 218              		.loc 1 411 3 is_stmt 1 view .LVU71
 219              		.loc 1 411 24 is_stmt 0 view .LVU72
 220 00de 0695     		str	r5, [sp, #24]
 412:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 412 3 is_stmt 1 view .LVU73
 222              		.loc 1 412 24 is_stmt 0 view .LVU74
 223 00e0 0794     		str	r4, [sp, #28]
 413:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 224              		.loc 1 413 3 is_stmt 1 view .LVU75
 225 00e2 06F58066 		add	r6, r6, #1024
 226 00e6 05A9     		add	r1, sp, #20
 227 00e8 3046     		mov	r0, r6
 228 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 229              	.LVL6:
 414:Core/Src/main.c **** 
 415:Core/Src/main.c ****   /*Configure GPIO pins : PB12 PB14 PB15 */
 416:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 230              		.loc 1 416 3 view .LVU76
 231              		.loc 1 416 23 is_stmt 0 view .LVU77
 232 00ee 4FF45043 		mov	r3, #53248
 233 00f2 0593     		str	r3, [sp, #20]
 417:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 234              		.loc 1 417 3 is_stmt 1 view .LVU78
 235              		.loc 1 417 24 is_stmt 0 view .LVU79
 236 00f4 CDF81880 		str	r8, [sp, #24]
 418:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 237              		.loc 1 418 3 is_stmt 1 view .LVU80
 238              		.loc 1 418 24 is_stmt 0 view .LVU81
 239 00f8 0794     		str	r4, [sp, #28]
 419:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 240              		.loc 1 419 3 is_stmt 1 view .LVU82
 241              		.loc 1 419 25 is_stmt 0 view .LVU83
 242 00fa 0895     		str	r5, [sp, #32]
 420:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 243              		.loc 1 420 3 is_stmt 1 view .LVU84
 244              		.loc 1 420 29 is_stmt 0 view .LVU85
 245 00fc 0997     		str	r7, [sp, #36]
 421:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 246              		.loc 1 421 3 is_stmt 1 view .LVU86
 247 00fe 05A9     		add	r1, sp, #20
 248 0100 3046     		mov	r0, r6
 249 0102 FFF7FEFF 		bl	HAL_GPIO_Init
 250              	.LVL7:
 422:Core/Src/main.c **** 
 423:Core/Src/main.c **** }
 251              		.loc 1 423 1 is_stmt 0 view .LVU87
 252 0106 0BB0     		add	sp, sp, #44
 253              	.LCFI2:
 254              		.cfi_def_cfa_offset 28
 255              		@ sp needed
 256 0108 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 257              	.L4:
 258              		.align	2
 259              	.L3:
 260 010c 00380240 		.word	1073887232
 261 0110 00000240 		.word	1073872896
 262 0114 00080240 		.word	1073874944
ARM GAS  /tmp/cco6436z.s 			page 13


 263              		.cfi_endproc
 264              	.LFE138:
 266              		.section	.text.Error_Handler,"ax",%progbits
 267              		.align	1
 268              		.global	Error_Handler
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 272              		.fpu fpv4-sp-d16
 274              	Error_Handler:
 275              	.LFB139:
 424:Core/Src/main.c **** 
 425:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 426:Core/Src/main.c **** 
 427:Core/Src/main.c **** /* USER CODE END 4 */
 428:Core/Src/main.c **** 
 429:Core/Src/main.c **** /**
 430:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 431:Core/Src/main.c ****   * @retval None
 432:Core/Src/main.c ****   */
 433:Core/Src/main.c **** void Error_Handler(void)
 434:Core/Src/main.c **** {
 276              		.loc 1 434 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ Volatile: function does not return.
 279              		@ args = 0, pretend = 0, frame = 0
 280              		@ frame_needed = 0, uses_anonymous_args = 0
 281              		@ link register save eliminated.
 435:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 436:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 437:Core/Src/main.c ****   __disable_irq();
 282              		.loc 1 437 3 view .LVU89
 283              	.LBB8:
 284              	.LBI8:
 285              		.file 2 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Inc
   1:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
ARM GAS  /tmp/cco6436z.s 			page 14


  23:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  /tmp/cco6436z.s 			page 15


  80:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
ARM GAS  /tmp/cco6436z.s 			page 16


 137:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 286              		.loc 2 140 27 view .LVU90
 287              	.LBB9:
 141:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 288              		.loc 2 142 3 view .LVU91
 289              		.syntax unified
 290              	@ 142 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Includ
 291 0000 72B6     		cpsid i
 292              	@ 0 "" 2
 293              		.thumb
 294              		.syntax unified
 295              	.L6:
 296              	.LBE9:
 297              	.LBE8:
 438:Core/Src/main.c ****   while (1)
 298              		.loc 1 438 3 discriminator 1 view .LVU92
 439:Core/Src/main.c ****   {
 440:Core/Src/main.c ****   }
 299              		.loc 1 440 3 discriminator 1 view .LVU93
 438:Core/Src/main.c ****   while (1)
 300              		.loc 1 438 9 discriminator 1 view .LVU94
 301 0002 FEE7     		b	.L6
 302              		.cfi_endproc
 303              	.LFE139:
 305              		.section	.text.MX_CAN1_Init,"ax",%progbits
 306              		.align	1
 307              		.syntax unified
 308              		.thumb
 309              		.thumb_func
 310              		.fpu fpv4-sp-d16
 312              	MX_CAN1_Init:
 313              	.LFB132:
 175:Core/Src/main.c **** 
 314              		.loc 1 175 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318 0000 08B5     		push	{r3, lr}
 319              	.LCFI3:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 3, -8
 322              		.cfi_offset 14, -4
 184:Core/Src/main.c ****   hcan1.Init.Prescaler = 16;
 323              		.loc 1 184 3 view .LVU96
 184:Core/Src/main.c ****   hcan1.Init.Prescaler = 16;
 324              		.loc 1 184 18 is_stmt 0 view .LVU97
 325 0002 0B48     		ldr	r0, .L11
 326 0004 0B4B     		ldr	r3, .L11+4
 327 0006 0360     		str	r3, [r0]
 185:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 328              		.loc 1 185 3 is_stmt 1 view .LVU98
 185:Core/Src/main.c ****   hcan1.Init.Mode = CAN_MODE_NORMAL;
 329              		.loc 1 185 24 is_stmt 0 view .LVU99
ARM GAS  /tmp/cco6436z.s 			page 17


 330 0008 1023     		movs	r3, #16
 331 000a 4360     		str	r3, [r0, #4]
 186:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 332              		.loc 1 186 3 is_stmt 1 view .LVU100
 186:Core/Src/main.c ****   hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 333              		.loc 1 186 19 is_stmt 0 view .LVU101
 334 000c 0023     		movs	r3, #0
 335 000e 8360     		str	r3, [r0, #8]
 187:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 336              		.loc 1 187 3 is_stmt 1 view .LVU102
 187:Core/Src/main.c ****   hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 337              		.loc 1 187 28 is_stmt 0 view .LVU103
 338 0010 C360     		str	r3, [r0, #12]
 188:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 339              		.loc 1 188 3 is_stmt 1 view .LVU104
 188:Core/Src/main.c ****   hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 340              		.loc 1 188 23 is_stmt 0 view .LVU105
 341 0012 0361     		str	r3, [r0, #16]
 189:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = ENABLE;
 342              		.loc 1 189 3 is_stmt 1 view .LVU106
 189:Core/Src/main.c ****   hcan1.Init.TimeTriggeredMode = ENABLE;
 343              		.loc 1 189 23 is_stmt 0 view .LVU107
 344 0014 4361     		str	r3, [r0, #20]
 190:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 345              		.loc 1 190 3 is_stmt 1 view .LVU108
 190:Core/Src/main.c ****   hcan1.Init.AutoBusOff = DISABLE;
 346              		.loc 1 190 32 is_stmt 0 view .LVU109
 347 0016 0122     		movs	r2, #1
 348 0018 0276     		strb	r2, [r0, #24]
 191:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 349              		.loc 1 191 3 is_stmt 1 view .LVU110
 191:Core/Src/main.c ****   hcan1.Init.AutoWakeUp = DISABLE;
 350              		.loc 1 191 25 is_stmt 0 view .LVU111
 351 001a 4376     		strb	r3, [r0, #25]
 192:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 352              		.loc 1 192 3 is_stmt 1 view .LVU112
 192:Core/Src/main.c ****   hcan1.Init.AutoRetransmission = ENABLE;
 353              		.loc 1 192 25 is_stmt 0 view .LVU113
 354 001c 8376     		strb	r3, [r0, #26]
 193:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 355              		.loc 1 193 3 is_stmt 1 view .LVU114
 193:Core/Src/main.c ****   hcan1.Init.ReceiveFifoLocked = DISABLE;
 356              		.loc 1 193 33 is_stmt 0 view .LVU115
 357 001e C276     		strb	r2, [r0, #27]
 194:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 358              		.loc 1 194 3 is_stmt 1 view .LVU116
 194:Core/Src/main.c ****   hcan1.Init.TransmitFifoPriority = DISABLE;
 359              		.loc 1 194 32 is_stmt 0 view .LVU117
 360 0020 0377     		strb	r3, [r0, #28]
 195:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 361              		.loc 1 195 3 is_stmt 1 view .LVU118
 195:Core/Src/main.c ****   if (HAL_CAN_Init(&hcan1) != HAL_OK)
 362              		.loc 1 195 35 is_stmt 0 view .LVU119
 363 0022 4377     		strb	r3, [r0, #29]
 196:Core/Src/main.c ****   {
 364              		.loc 1 196 3 is_stmt 1 view .LVU120
 196:Core/Src/main.c ****   {
ARM GAS  /tmp/cco6436z.s 			page 18


 365              		.loc 1 196 7 is_stmt 0 view .LVU121
 366 0024 FFF7FEFF 		bl	HAL_CAN_Init
 367              	.LVL8:
 196:Core/Src/main.c ****   {
 368              		.loc 1 196 6 view .LVU122
 369 0028 00B9     		cbnz	r0, .L10
 204:Core/Src/main.c **** 
 370              		.loc 1 204 1 view .LVU123
 371 002a 08BD     		pop	{r3, pc}
 372              	.L10:
 198:Core/Src/main.c ****   }
 373              		.loc 1 198 5 is_stmt 1 view .LVU124
 374 002c FFF7FEFF 		bl	Error_Handler
 375              	.LVL9:
 376              	.L12:
 377              		.align	2
 378              	.L11:
 379 0030 00000000 		.word	hcan1
 380 0034 00640040 		.word	1073767424
 381              		.cfi_endproc
 382              	.LFE132:
 384              		.section	.text.MX_CRC_Init,"ax",%progbits
 385              		.align	1
 386              		.syntax unified
 387              		.thumb
 388              		.thumb_func
 389              		.fpu fpv4-sp-d16
 391              	MX_CRC_Init:
 392              	.LFB133:
 212:Core/Src/main.c **** 
 393              		.loc 1 212 1 view -0
 394              		.cfi_startproc
 395              		@ args = 0, pretend = 0, frame = 0
 396              		@ frame_needed = 0, uses_anonymous_args = 0
 397 0000 08B5     		push	{r3, lr}
 398              	.LCFI4:
 399              		.cfi_def_cfa_offset 8
 400              		.cfi_offset 3, -8
 401              		.cfi_offset 14, -4
 221:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 402              		.loc 1 221 3 view .LVU126
 221:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 403              		.loc 1 221 17 is_stmt 0 view .LVU127
 404 0002 0448     		ldr	r0, .L17
 405 0004 044B     		ldr	r3, .L17+4
 406 0006 0360     		str	r3, [r0]
 222:Core/Src/main.c ****   {
 407              		.loc 1 222 3 is_stmt 1 view .LVU128
 222:Core/Src/main.c ****   {
 408              		.loc 1 222 7 is_stmt 0 view .LVU129
 409 0008 FFF7FEFF 		bl	HAL_CRC_Init
 410              	.LVL10:
 222:Core/Src/main.c ****   {
 411              		.loc 1 222 6 view .LVU130
 412 000c 00B9     		cbnz	r0, .L16
 230:Core/Src/main.c **** 
 413              		.loc 1 230 1 view .LVU131
ARM GAS  /tmp/cco6436z.s 			page 19


 414 000e 08BD     		pop	{r3, pc}
 415              	.L16:
 224:Core/Src/main.c ****   }
 416              		.loc 1 224 5 is_stmt 1 view .LVU132
 417 0010 FFF7FEFF 		bl	Error_Handler
 418              	.LVL11:
 419              	.L18:
 420              		.align	2
 421              	.L17:
 422 0014 00000000 		.word	hcrc
 423 0018 00300240 		.word	1073885184
 424              		.cfi_endproc
 425              	.LFE133:
 427              		.section	.text.MX_QUADSPI_Init,"ax",%progbits
 428              		.align	1
 429              		.syntax unified
 430              		.thumb
 431              		.thumb_func
 432              		.fpu fpv4-sp-d16
 434              	MX_QUADSPI_Init:
 435              	.LFB134:
 238:Core/Src/main.c **** 
 436              		.loc 1 238 1 view -0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440 0000 08B5     		push	{r3, lr}
 441              	.LCFI5:
 442              		.cfi_def_cfa_offset 8
 443              		.cfi_offset 3, -8
 444              		.cfi_offset 14, -4
 248:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 445              		.loc 1 248 3 view .LVU134
 248:Core/Src/main.c ****   hqspi.Init.ClockPrescaler = 255;
 446              		.loc 1 248 18 is_stmt 0 view .LVU135
 447 0002 0A48     		ldr	r0, .L23
 448 0004 0A4B     		ldr	r3, .L23+4
 449 0006 0360     		str	r3, [r0]
 249:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 450              		.loc 1 249 3 is_stmt 1 view .LVU136
 249:Core/Src/main.c ****   hqspi.Init.FifoThreshold = 1;
 451              		.loc 1 249 29 is_stmt 0 view .LVU137
 452 0008 FF23     		movs	r3, #255
 453 000a 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 454              		.loc 1 250 3 is_stmt 1 view .LVU138
 250:Core/Src/main.c ****   hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 455              		.loc 1 250 28 is_stmt 0 view .LVU139
 456 000c 0122     		movs	r2, #1
 457 000e 8260     		str	r2, [r0, #8]
 251:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 458              		.loc 1 251 3 is_stmt 1 view .LVU140
 251:Core/Src/main.c ****   hqspi.Init.FlashSize = 1;
 459              		.loc 1 251 29 is_stmt 0 view .LVU141
 460 0010 0023     		movs	r3, #0
 461 0012 C360     		str	r3, [r0, #12]
 252:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
ARM GAS  /tmp/cco6436z.s 			page 20


 462              		.loc 1 252 3 is_stmt 1 view .LVU142
 252:Core/Src/main.c ****   hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 463              		.loc 1 252 24 is_stmt 0 view .LVU143
 464 0014 0261     		str	r2, [r0, #16]
 253:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 465              		.loc 1 253 3 is_stmt 1 view .LVU144
 253:Core/Src/main.c ****   hqspi.Init.ClockMode = QSPI_CLOCK_MODE_3;
 466              		.loc 1 253 33 is_stmt 0 view .LVU145
 467 0016 4361     		str	r3, [r0, #20]
 254:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 468              		.loc 1 254 3 is_stmt 1 view .LVU146
 254:Core/Src/main.c ****   hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 469              		.loc 1 254 24 is_stmt 0 view .LVU147
 470 0018 8261     		str	r2, [r0, #24]
 255:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 471              		.loc 1 255 3 is_stmt 1 view .LVU148
 255:Core/Src/main.c ****   hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 472              		.loc 1 255 22 is_stmt 0 view .LVU149
 473 001a C361     		str	r3, [r0, #28]
 256:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 474              		.loc 1 256 3 is_stmt 1 view .LVU150
 256:Core/Src/main.c ****   if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 475              		.loc 1 256 24 is_stmt 0 view .LVU151
 476 001c 0362     		str	r3, [r0, #32]
 257:Core/Src/main.c ****   {
 477              		.loc 1 257 3 is_stmt 1 view .LVU152
 257:Core/Src/main.c ****   {
 478              		.loc 1 257 7 is_stmt 0 view .LVU153
 479 001e FFF7FEFF 		bl	HAL_QSPI_Init
 480              	.LVL12:
 257:Core/Src/main.c ****   {
 481              		.loc 1 257 6 view .LVU154
 482 0022 00B9     		cbnz	r0, .L22
 265:Core/Src/main.c **** 
 483              		.loc 1 265 1 view .LVU155
 484 0024 08BD     		pop	{r3, pc}
 485              	.L22:
 259:Core/Src/main.c ****   }
 486              		.loc 1 259 5 is_stmt 1 view .LVU156
 487 0026 FFF7FEFF 		bl	Error_Handler
 488              	.LVL13:
 489              	.L24:
 490 002a 00BF     		.align	2
 491              	.L23:
 492 002c 00000000 		.word	hqspi
 493 0030 001000A0 		.word	-1610608640
 494              		.cfi_endproc
 495              	.LFE134:
 497              		.section	.text.MX_SPI2_Init,"ax",%progbits
 498              		.align	1
 499              		.syntax unified
 500              		.thumb
 501              		.thumb_func
 502              		.fpu fpv4-sp-d16
 504              	MX_SPI2_Init:
 505              	.LFB135:
 273:Core/Src/main.c **** 
ARM GAS  /tmp/cco6436z.s 			page 21


 506              		.loc 1 273 1 view -0
 507              		.cfi_startproc
 508              		@ args = 0, pretend = 0, frame = 0
 509              		@ frame_needed = 0, uses_anonymous_args = 0
 510 0000 08B5     		push	{r3, lr}
 511              	.LCFI6:
 512              		.cfi_def_cfa_offset 8
 513              		.cfi_offset 3, -8
 514              		.cfi_offset 14, -4
 283:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 515              		.loc 1 283 3 view .LVU158
 283:Core/Src/main.c ****   hspi2.Init.Mode = SPI_MODE_SLAVE;
 516              		.loc 1 283 18 is_stmt 0 view .LVU159
 517 0002 0C48     		ldr	r0, .L29
 518 0004 0C4B     		ldr	r3, .L29+4
 519 0006 0360     		str	r3, [r0]
 284:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 520              		.loc 1 284 3 is_stmt 1 view .LVU160
 284:Core/Src/main.c ****   hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 521              		.loc 1 284 19 is_stmt 0 view .LVU161
 522 0008 0023     		movs	r3, #0
 523 000a 4360     		str	r3, [r0, #4]
 285:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 524              		.loc 1 285 3 is_stmt 1 view .LVU162
 285:Core/Src/main.c ****   hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 525              		.loc 1 285 24 is_stmt 0 view .LVU163
 526 000c 8360     		str	r3, [r0, #8]
 286:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 527              		.loc 1 286 3 is_stmt 1 view .LVU164
 286:Core/Src/main.c ****   hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 528              		.loc 1 286 23 is_stmt 0 view .LVU165
 529 000e 4FF40062 		mov	r2, #2048
 530 0012 C260     		str	r2, [r0, #12]
 287:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 531              		.loc 1 287 3 is_stmt 1 view .LVU166
 287:Core/Src/main.c ****   hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 532              		.loc 1 287 26 is_stmt 0 view .LVU167
 533 0014 0361     		str	r3, [r0, #16]
 288:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 534              		.loc 1 288 3 is_stmt 1 view .LVU168
 288:Core/Src/main.c ****   hspi2.Init.NSS = SPI_NSS_HARD_INPUT;
 535              		.loc 1 288 23 is_stmt 0 view .LVU169
 536 0016 4361     		str	r3, [r0, #20]
 289:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 537              		.loc 1 289 3 is_stmt 1 view .LVU170
 289:Core/Src/main.c ****   hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 538              		.loc 1 289 18 is_stmt 0 view .LVU171
 539 0018 8361     		str	r3, [r0, #24]
 290:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 540              		.loc 1 290 3 is_stmt 1 view .LVU172
 290:Core/Src/main.c ****   hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 541              		.loc 1 290 23 is_stmt 0 view .LVU173
 542 001a 0362     		str	r3, [r0, #32]
 291:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 543              		.loc 1 291 3 is_stmt 1 view .LVU174
 291:Core/Src/main.c ****   hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_ENABLE;
 544              		.loc 1 291 21 is_stmt 0 view .LVU175
ARM GAS  /tmp/cco6436z.s 			page 22


 545 001c 4362     		str	r3, [r0, #36]
 292:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 546              		.loc 1 292 3 is_stmt 1 view .LVU176
 292:Core/Src/main.c ****   hspi2.Init.CRCPolynomial = 10;
 547              		.loc 1 292 29 is_stmt 0 view .LVU177
 548 001e 4FF40053 		mov	r3, #8192
 549 0022 8362     		str	r3, [r0, #40]
 293:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 550              		.loc 1 293 3 is_stmt 1 view .LVU178
 293:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi2) != HAL_OK)
 551              		.loc 1 293 28 is_stmt 0 view .LVU179
 552 0024 0A23     		movs	r3, #10
 553 0026 C362     		str	r3, [r0, #44]
 294:Core/Src/main.c ****   {
 554              		.loc 1 294 3 is_stmt 1 view .LVU180
 294:Core/Src/main.c ****   {
 555              		.loc 1 294 7 is_stmt 0 view .LVU181
 556 0028 FFF7FEFF 		bl	HAL_SPI_Init
 557              	.LVL14:
 294:Core/Src/main.c ****   {
 558              		.loc 1 294 6 view .LVU182
 559 002c 00B9     		cbnz	r0, .L28
 302:Core/Src/main.c **** 
 560              		.loc 1 302 1 view .LVU183
 561 002e 08BD     		pop	{r3, pc}
 562              	.L28:
 296:Core/Src/main.c ****   }
 563              		.loc 1 296 5 is_stmt 1 view .LVU184
 564 0030 FFF7FEFF 		bl	Error_Handler
 565              	.LVL15:
 566              	.L30:
 567              		.align	2
 568              	.L29:
 569 0034 00000000 		.word	hspi2
 570 0038 00380040 		.word	1073756160
 571              		.cfi_endproc
 572              	.LFE135:
 574              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 575              		.align	1
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 579              		.fpu fpv4-sp-d16
 581              	MX_USART2_UART_Init:
 582              	.LFB136:
 310:Core/Src/main.c **** 
 583              		.loc 1 310 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587 0000 08B5     		push	{r3, lr}
 588              	.LCFI7:
 589              		.cfi_def_cfa_offset 8
 590              		.cfi_offset 3, -8
 591              		.cfi_offset 14, -4
 319:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 592              		.loc 1 319 3 view .LVU186
ARM GAS  /tmp/cco6436z.s 			page 23


 319:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 593              		.loc 1 319 19 is_stmt 0 view .LVU187
 594 0002 0A48     		ldr	r0, .L35
 595 0004 0A4B     		ldr	r3, .L35+4
 596 0006 0360     		str	r3, [r0]
 320:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 597              		.loc 1 320 3 is_stmt 1 view .LVU188
 320:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 598              		.loc 1 320 24 is_stmt 0 view .LVU189
 599 0008 4FF4E133 		mov	r3, #115200
 600 000c 4360     		str	r3, [r0, #4]
 321:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 601              		.loc 1 321 3 is_stmt 1 view .LVU190
 321:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 602              		.loc 1 321 26 is_stmt 0 view .LVU191
 603 000e 0023     		movs	r3, #0
 604 0010 8360     		str	r3, [r0, #8]
 322:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 605              		.loc 1 322 3 is_stmt 1 view .LVU192
 322:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 606              		.loc 1 322 24 is_stmt 0 view .LVU193
 607 0012 C360     		str	r3, [r0, #12]
 323:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 608              		.loc 1 323 3 is_stmt 1 view .LVU194
 323:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 609              		.loc 1 323 22 is_stmt 0 view .LVU195
 610 0014 0361     		str	r3, [r0, #16]
 324:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 611              		.loc 1 324 3 is_stmt 1 view .LVU196
 324:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 612              		.loc 1 324 20 is_stmt 0 view .LVU197
 613 0016 0C22     		movs	r2, #12
 614 0018 4261     		str	r2, [r0, #20]
 325:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 615              		.loc 1 325 3 is_stmt 1 view .LVU198
 325:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 616              		.loc 1 325 25 is_stmt 0 view .LVU199
 617 001a 8361     		str	r3, [r0, #24]
 326:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 618              		.loc 1 326 3 is_stmt 1 view .LVU200
 326:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 619              		.loc 1 326 28 is_stmt 0 view .LVU201
 620 001c C361     		str	r3, [r0, #28]
 327:Core/Src/main.c ****   {
 621              		.loc 1 327 3 is_stmt 1 view .LVU202
 327:Core/Src/main.c ****   {
 622              		.loc 1 327 7 is_stmt 0 view .LVU203
 623 001e FFF7FEFF 		bl	HAL_UART_Init
 624              	.LVL16:
 327:Core/Src/main.c ****   {
 625              		.loc 1 327 6 view .LVU204
 626 0022 00B9     		cbnz	r0, .L34
 335:Core/Src/main.c **** 
 627              		.loc 1 335 1 view .LVU205
 628 0024 08BD     		pop	{r3, pc}
 629              	.L34:
 329:Core/Src/main.c ****   }
ARM GAS  /tmp/cco6436z.s 			page 24


 630              		.loc 1 329 5 is_stmt 1 view .LVU206
 631 0026 FFF7FEFF 		bl	Error_Handler
 632              	.LVL17:
 633              	.L36:
 634 002a 00BF     		.align	2
 635              	.L35:
 636 002c 00000000 		.word	huart2
 637 0030 00440040 		.word	1073759232
 638              		.cfi_endproc
 639              	.LFE136:
 641              		.section	.text.SystemClock_Config,"ax",%progbits
 642              		.align	1
 643              		.global	SystemClock_Config
 644              		.syntax unified
 645              		.thumb
 646              		.thumb_func
 647              		.fpu fpv4-sp-d16
 649              	SystemClock_Config:
 650              	.LFB131:
 128:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 651              		.loc 1 128 1 view -0
 652              		.cfi_startproc
 653              		@ args = 0, pretend = 0, frame = 80
 654              		@ frame_needed = 0, uses_anonymous_args = 0
 655 0000 00B5     		push	{lr}
 656              	.LCFI8:
 657              		.cfi_def_cfa_offset 4
 658              		.cfi_offset 14, -4
 659 0002 95B0     		sub	sp, sp, #84
 660              	.LCFI9:
 661              		.cfi_def_cfa_offset 88
 129:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 662              		.loc 1 129 3 view .LVU208
 129:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 663              		.loc 1 129 22 is_stmt 0 view .LVU209
 664 0004 3422     		movs	r2, #52
 665 0006 0021     		movs	r1, #0
 666 0008 07A8     		add	r0, sp, #28
 667 000a FFF7FEFF 		bl	memset
 668              	.LVL18:
 130:Core/Src/main.c **** 
 669              		.loc 1 130 3 is_stmt 1 view .LVU210
 130:Core/Src/main.c **** 
 670              		.loc 1 130 22 is_stmt 0 view .LVU211
 671 000e 0023     		movs	r3, #0
 672 0010 0293     		str	r3, [sp, #8]
 673 0012 0393     		str	r3, [sp, #12]
 674 0014 0493     		str	r3, [sp, #16]
 675 0016 0593     		str	r3, [sp, #20]
 676 0018 0693     		str	r3, [sp, #24]
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 677              		.loc 1 134 3 is_stmt 1 view .LVU212
 678              	.LBB10:
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 679              		.loc 1 134 3 view .LVU213
 680 001a 0093     		str	r3, [sp]
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
ARM GAS  /tmp/cco6436z.s 			page 25


 681              		.loc 1 134 3 view .LVU214
 682 001c 214A     		ldr	r2, .L43
 683 001e 116C     		ldr	r1, [r2, #64]
 684 0020 41F08051 		orr	r1, r1, #268435456
 685 0024 1164     		str	r1, [r2, #64]
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 686              		.loc 1 134 3 view .LVU215
 687 0026 126C     		ldr	r2, [r2, #64]
 688 0028 02F08052 		and	r2, r2, #268435456
 689 002c 0092     		str	r2, [sp]
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 690              		.loc 1 134 3 view .LVU216
 691 002e 009A     		ldr	r2, [sp]
 692              	.LBE10:
 134:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 693              		.loc 1 134 3 view .LVU217
 135:Core/Src/main.c **** 
 694              		.loc 1 135 3 view .LVU218
 695              	.LBB11:
 135:Core/Src/main.c **** 
 696              		.loc 1 135 3 view .LVU219
 697 0030 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c **** 
 698              		.loc 1 135 3 view .LVU220
 699 0032 1D4A     		ldr	r2, .L43+4
 700 0034 1368     		ldr	r3, [r2]
 701 0036 23F44043 		bic	r3, r3, #49152
 702 003a 43F48043 		orr	r3, r3, #16384
 703 003e 1360     		str	r3, [r2]
 135:Core/Src/main.c **** 
 704              		.loc 1 135 3 view .LVU221
 705 0040 1368     		ldr	r3, [r2]
 706 0042 03F44043 		and	r3, r3, #49152
 707 0046 0193     		str	r3, [sp, #4]
 135:Core/Src/main.c **** 
 708              		.loc 1 135 3 view .LVU222
 709 0048 019B     		ldr	r3, [sp, #4]
 710              	.LBE11:
 135:Core/Src/main.c **** 
 711              		.loc 1 135 3 view .LVU223
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 712              		.loc 1 140 3 view .LVU224
 140:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 713              		.loc 1 140 36 is_stmt 0 view .LVU225
 714 004a 0123     		movs	r3, #1
 715 004c 0793     		str	r3, [sp, #28]
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 716              		.loc 1 141 3 is_stmt 1 view .LVU226
 141:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 717              		.loc 1 141 30 is_stmt 0 view .LVU227
 718 004e 4FF48033 		mov	r3, #65536
 719 0052 0893     		str	r3, [sp, #32]
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 720              		.loc 1 142 3 is_stmt 1 view .LVU228
 142:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 721              		.loc 1 142 34 is_stmt 0 view .LVU229
 722 0054 0223     		movs	r3, #2
ARM GAS  /tmp/cco6436z.s 			page 26


 723 0056 0D93     		str	r3, [sp, #52]
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 724              		.loc 1 143 3 is_stmt 1 view .LVU230
 143:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 725              		.loc 1 143 35 is_stmt 0 view .LVU231
 726 0058 4FF48002 		mov	r2, #4194304
 727 005c 0E92     		str	r2, [sp, #56]
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
 728              		.loc 1 144 3 is_stmt 1 view .LVU232
 144:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 120;
 729              		.loc 1 144 30 is_stmt 0 view .LVU233
 730 005e 0422     		movs	r2, #4
 731 0060 0F92     		str	r2, [sp, #60]
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 732              		.loc 1 145 3 is_stmt 1 view .LVU234
 145:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 733              		.loc 1 145 30 is_stmt 0 view .LVU235
 734 0062 7822     		movs	r2, #120
 735 0064 1092     		str	r2, [sp, #64]
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 736              		.loc 1 146 3 is_stmt 1 view .LVU236
 146:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 5;
 737              		.loc 1 146 30 is_stmt 0 view .LVU237
 738 0066 1193     		str	r3, [sp, #68]
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 739              		.loc 1 147 3 is_stmt 1 view .LVU238
 147:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 740              		.loc 1 147 30 is_stmt 0 view .LVU239
 741 0068 0522     		movs	r2, #5
 742 006a 1292     		str	r2, [sp, #72]
 148:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 743              		.loc 1 148 3 is_stmt 1 view .LVU240
 148:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 744              		.loc 1 148 30 is_stmt 0 view .LVU241
 745 006c 1393     		str	r3, [sp, #76]
 149:Core/Src/main.c ****   {
 746              		.loc 1 149 3 is_stmt 1 view .LVU242
 149:Core/Src/main.c ****   {
 747              		.loc 1 149 7 is_stmt 0 view .LVU243
 748 006e 07A8     		add	r0, sp, #28
 749 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 750              	.LVL19:
 149:Core/Src/main.c ****   {
 751              		.loc 1 149 6 view .LVU244
 752 0074 88B9     		cbnz	r0, .L41
 156:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 753              		.loc 1 156 3 is_stmt 1 view .LVU245
 156:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 754              		.loc 1 156 31 is_stmt 0 view .LVU246
 755 0076 0F23     		movs	r3, #15
 756 0078 0293     		str	r3, [sp, #8]
 158:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 757              		.loc 1 158 3 is_stmt 1 view .LVU247
 158:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 758              		.loc 1 158 34 is_stmt 0 view .LVU248
 759 007a 0223     		movs	r3, #2
 760 007c 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/cco6436z.s 			page 27


 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 761              		.loc 1 159 3 is_stmt 1 view .LVU249
 159:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 762              		.loc 1 159 35 is_stmt 0 view .LVU250
 763 007e 9023     		movs	r3, #144
 764 0080 0493     		str	r3, [sp, #16]
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 765              		.loc 1 160 3 is_stmt 1 view .LVU251
 160:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 766              		.loc 1 160 36 is_stmt 0 view .LVU252
 767 0082 4FF48053 		mov	r3, #4096
 768 0086 0593     		str	r3, [sp, #20]
 161:Core/Src/main.c **** 
 769              		.loc 1 161 3 is_stmt 1 view .LVU253
 161:Core/Src/main.c **** 
 770              		.loc 1 161 36 is_stmt 0 view .LVU254
 771 0088 0021     		movs	r1, #0
 772 008a 0691     		str	r1, [sp, #24]
 163:Core/Src/main.c ****   {
 773              		.loc 1 163 3 is_stmt 1 view .LVU255
 163:Core/Src/main.c ****   {
 774              		.loc 1 163 7 is_stmt 0 view .LVU256
 775 008c 02A8     		add	r0, sp, #8
 776 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 777              	.LVL20:
 163:Core/Src/main.c ****   {
 778              		.loc 1 163 6 view .LVU257
 779 0092 20B9     		cbnz	r0, .L42
 167:Core/Src/main.c **** 
 780              		.loc 1 167 1 view .LVU258
 781 0094 15B0     		add	sp, sp, #84
 782              	.LCFI10:
 783              		.cfi_remember_state
 784              		.cfi_def_cfa_offset 4
 785              		@ sp needed
 786 0096 5DF804FB 		ldr	pc, [sp], #4
 787              	.L41:
 788              	.LCFI11:
 789              		.cfi_restore_state
 151:Core/Src/main.c ****   }
 790              		.loc 1 151 5 is_stmt 1 view .LVU259
 791 009a FFF7FEFF 		bl	Error_Handler
 792              	.LVL21:
 793              	.L42:
 165:Core/Src/main.c ****   }
 794              		.loc 1 165 5 view .LVU260
 795 009e FFF7FEFF 		bl	Error_Handler
 796              	.LVL22:
 797              	.L44:
 798 00a2 00BF     		.align	2
 799              	.L43:
 800 00a4 00380240 		.word	1073887232
 801 00a8 00700040 		.word	1073770496
 802              		.cfi_endproc
 803              	.LFE131:
 805              		.section	.text.main,"ax",%progbits
 806              		.align	1
ARM GAS  /tmp/cco6436z.s 			page 28


 807              		.global	main
 808              		.syntax unified
 809              		.thumb
 810              		.thumb_func
 811              		.fpu fpv4-sp-d16
 813              	main:
 814              	.LFB130:
  79:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 815              		.loc 1 79 1 view -0
 816              		.cfi_startproc
 817              		@ Volatile: function does not return.
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820 0000 08B5     		push	{r3, lr}
 821              	.LCFI12:
 822              		.cfi_def_cfa_offset 8
 823              		.cfi_offset 3, -8
 824              		.cfi_offset 14, -4
  87:Core/Src/main.c **** 
 825              		.loc 1 87 3 view .LVU262
 826 0002 FFF7FEFF 		bl	HAL_Init
 827              	.LVL23:
  94:Core/Src/main.c **** 
 828              		.loc 1 94 3 view .LVU263
 829 0006 FFF7FEFF 		bl	SystemClock_Config
 830              	.LVL24:
 101:Core/Src/main.c ****   MX_CAN1_Init();
 831              		.loc 1 101 3 view .LVU264
 832 000a FFF7FEFF 		bl	MX_GPIO_Init
 833              	.LVL25:
 102:Core/Src/main.c ****   MX_CRC_Init();
 834              		.loc 1 102 3 view .LVU265
 835 000e FFF7FEFF 		bl	MX_CAN1_Init
 836              	.LVL26:
 103:Core/Src/main.c ****   MX_QUADSPI_Init();
 837              		.loc 1 103 3 view .LVU266
 838 0012 FFF7FEFF 		bl	MX_CRC_Init
 839              	.LVL27:
 104:Core/Src/main.c ****   MX_SPI2_Init();
 840              		.loc 1 104 3 view .LVU267
 841 0016 FFF7FEFF 		bl	MX_QUADSPI_Init
 842              	.LVL28:
 105:Core/Src/main.c ****   MX_USART2_UART_Init();
 843              		.loc 1 105 3 view .LVU268
 844 001a FFF7FEFF 		bl	MX_SPI2_Init
 845              	.LVL29:
 106:Core/Src/main.c ****   MX_USB_OTG_HS_USB_Init();
 846              		.loc 1 106 3 view .LVU269
 847 001e FFF7FEFF 		bl	MX_USART2_UART_Init
 848              	.LVL30:
 107:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 849              		.loc 1 107 3 view .LVU270
 850              	.L46:
 114:Core/Src/main.c ****   {
 851              		.loc 1 114 3 discriminator 1 view .LVU271
 119:Core/Src/main.c ****   /* USER CODE END 3 */
 852              		.loc 1 119 3 discriminator 1 view .LVU272
ARM GAS  /tmp/cco6436z.s 			page 29


 114:Core/Src/main.c ****   {
 853              		.loc 1 114 9 discriminator 1 view .LVU273
 854 0022 FEE7     		b	.L46
 855              		.cfi_endproc
 856              	.LFE130:
 858              		.section	.text.assert_failed,"ax",%progbits
 859              		.align	1
 860              		.global	assert_failed
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu fpv4-sp-d16
 866              	assert_failed:
 867              	.LVL31:
 868              	.LFB140:
 441:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 442:Core/Src/main.c **** }
 443:Core/Src/main.c **** 
 444:Core/Src/main.c **** #ifdef  USE_FULL_ASSERT
 445:Core/Src/main.c **** /**
 446:Core/Src/main.c ****   * @brief  Reports the name of the source file and the source line number
 447:Core/Src/main.c ****   *         where the assert_param error has occurred.
 448:Core/Src/main.c ****   * @param  file: pointer to the source file name
 449:Core/Src/main.c ****   * @param  line: assert_param error line source number
 450:Core/Src/main.c ****   * @retval None
 451:Core/Src/main.c ****   */
 452:Core/Src/main.c **** void assert_failed(uint8_t *file, uint32_t line)
 453:Core/Src/main.c **** {
 869              		.loc 1 453 1 view -0
 870              		.cfi_startproc
 871              		@ args = 0, pretend = 0, frame = 0
 872              		@ frame_needed = 0, uses_anonymous_args = 0
 873              		@ link register save eliminated.
 454:Core/Src/main.c ****   /* USER CODE BEGIN 6 */
 455:Core/Src/main.c ****   /* User can add his own implementation to report the file name and line number,
 456:Core/Src/main.c ****      ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
 457:Core/Src/main.c ****   /* USER CODE END 6 */
 458:Core/Src/main.c **** }
 874              		.loc 1 458 1 view .LVU275
 875 0000 7047     		bx	lr
 876              		.cfi_endproc
 877              	.LFE140:
 879              		.comm	huart2,68,4
 880              		.comm	hspi2,88,4
 881              		.comm	hqspi,76,4
 882              		.comm	hcrc,8,4
 883              		.comm	hcan1,40,4
 884              		.text
 885              	.Letext0:
 886              		.file 3 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 887              		.file 4 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Inc
 888              		.file 5 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 889              		.file 6 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 890              		.file 7 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/CMSIS/Dev
 891              		.file 8 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4xx
 892              		.file 9 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4xx
 893              		.file 10 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
ARM GAS  /tmp/cco6436z.s 			page 30


 894              		.file 11 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 895              		.file 12 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 896              		.file 13 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 897              		.file 14 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 898              		.file 15 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 899              		.file 16 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 900              		.file 17 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 901              		.file 18 "/home/christoschristoforou/STM32Cube/Repository/STM32Cube_FW_F4_V1.27.0/Drivers/STM32F4x
 902              		.file 19 "<built-in>"
ARM GAS  /tmp/cco6436z.s 			page 31


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cco6436z.s:18     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cco6436z.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cco6436z.s:260    .text.MX_GPIO_Init:000000000000010c $d
     /tmp/cco6436z.s:267    .text.Error_Handler:0000000000000000 $t
     /tmp/cco6436z.s:274    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cco6436z.s:306    .text.MX_CAN1_Init:0000000000000000 $t
     /tmp/cco6436z.s:312    .text.MX_CAN1_Init:0000000000000000 MX_CAN1_Init
     /tmp/cco6436z.s:379    .text.MX_CAN1_Init:0000000000000030 $d
                            *COM*:0000000000000028 hcan1
     /tmp/cco6436z.s:385    .text.MX_CRC_Init:0000000000000000 $t
     /tmp/cco6436z.s:391    .text.MX_CRC_Init:0000000000000000 MX_CRC_Init
     /tmp/cco6436z.s:422    .text.MX_CRC_Init:0000000000000014 $d
                            *COM*:0000000000000008 hcrc
     /tmp/cco6436z.s:428    .text.MX_QUADSPI_Init:0000000000000000 $t
     /tmp/cco6436z.s:434    .text.MX_QUADSPI_Init:0000000000000000 MX_QUADSPI_Init
     /tmp/cco6436z.s:492    .text.MX_QUADSPI_Init:000000000000002c $d
                            *COM*:000000000000004c hqspi
     /tmp/cco6436z.s:498    .text.MX_SPI2_Init:0000000000000000 $t
     /tmp/cco6436z.s:504    .text.MX_SPI2_Init:0000000000000000 MX_SPI2_Init
     /tmp/cco6436z.s:569    .text.MX_SPI2_Init:0000000000000034 $d
                            *COM*:0000000000000058 hspi2
     /tmp/cco6436z.s:575    .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/cco6436z.s:581    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/cco6436z.s:636    .text.MX_USART2_UART_Init:000000000000002c $d
                            *COM*:0000000000000044 huart2
     /tmp/cco6436z.s:642    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cco6436z.s:649    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cco6436z.s:800    .text.SystemClock_Config:00000000000000a4 $d
     /tmp/cco6436z.s:806    .text.main:0000000000000000 $t
     /tmp/cco6436z.s:813    .text.main:0000000000000000 main
     /tmp/cco6436z.s:859    .text.assert_failed:0000000000000000 $t
     /tmp/cco6436z.s:866    .text.assert_failed:0000000000000000 assert_failed

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_CAN_Init
HAL_CRC_Init
HAL_QSPI_Init
HAL_SPI_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
