0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,xil_defaultlib,,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sim_1/new/TOP_tb.sv,1626419735,systemVerilog,,,,TOP_tb,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,1625806055,verilog,,,,xadc_wiz_0,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/BTN_CHECK.sv,1626331503,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv,,BTN_CHECK,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/FPGA_TOP.sv,1626422128,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DLY_WAVE.sv,,FPGA_TOP,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DELAY_WAVE_40kHz.sv,1626342624,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DLY_WAVE.sv,,GEN_DELAY_WAVE_40kHz,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_DLY_WAVE.sv,1626416358,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_WAVE.sv,,GEN_DLY_WAVE,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_WAVE.sv,1626415782,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sim_1/new/TOP_tb.sv,,GEN_WAVE,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sources_1/new/GEN_WAVE_40kHz.sv,1626337613,systemVerilog,,C:/Users/b183r035m/Documents/workspace/Research/VIVADO/Cmod-A7_SpeakerVR_20210702/Cmod-A7_SpeakerVR_20210702.srcs/sim_1/new/TOP_tb.sv,,GEN_WAVE_40kHz,,xil_defaultlib,C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
