INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/5_simulation/5_simulation.srcs/sources_1/new/light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flowing_led_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/leo/vivado_project/5_simulation/5_simulation.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_flowing_led_sim
