Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to tmpdir


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "design.prj"

---- Target Parameters
Output File Name                   : "design.ngc"
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : snake

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Goal                  : SPEED

=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/grx_types.vhd" into library work
Parsing package <grx_types>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../Debugger/debugpak.vhd" into library work
Parsing package <debugpak>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../snake.vhd" into library work
Parsing entity <snake>.
Parsing architecture <behv> of entity <snake>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GPU/GPU.vhd" into library work
Parsing entity <GPU>.
Parsing architecture <behv> of entity <gpu>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../GMEM/GMEM.vhd" into library work
Parsing entity <GMEM>.
Parsing architecture <GMbehv> of entity <gmem>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/cpu.vhd" into library work
Parsing entity <cpu>.
Parsing architecture <behav> of entity <cpu>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <behav> of entity <alu>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/asr.vhd" into library work
Parsing entity <asr>.
Parsing architecture <behav> of entity <asr>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/grx.vhd" into library work
Parsing entity <grx>.
Parsing architecture <behav> of entity <grx>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/ir.vhd" into library work
Parsing entity <ir>.
Parsing architecture <behav> of entity <ir>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/kr2.vhd" into library work
Parsing entity <kr2>.
Parsing architecture <behav> of entity <kr2>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/pm.vhd" into library work
Parsing entity <pm>.
Parsing architecture <behav> of entity <pm>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/pm.vhd" into library work
Parsing entity <pm>.
Parsing architecture <behav> of entity <pm>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/kr1.vhd" into library work
Parsing entity <kr1>.
Parsing architecture <behav> of entity <kr1>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/pc.vhd" into library work
Parsing entity <pc>.
Parsing architecture <behav> of entity <pc>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../CPU/upc.vhd" into library work
Parsing entity <upc>.
Parsing architecture <behav> of entity <upc>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../leddriver.vhd" into library work
Parsing entity <leddriver>.
Parsing architecture <Behavioral> of entity <leddriver>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../SPI/spi.vhd" into library work
Parsing entity <spi>.
Parsing architecture <behav> of entity <spi>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../SPI/spimaster.vhd" into library work
Parsing entity <spimaster>.
Parsing architecture <behav> of entity <spimaster>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../UART/UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <behav> of entity <uart>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../Common/shiftregister.vhd" into library work
Parsing entity <shiftregi>.
Parsing architecture <behav> of entity <shiftregi>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../Common/register.vhd" into library work
Parsing entity <regi>.
Parsing architecture <behav> of entity <regi>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../Buss/buss.vhd" into library work
Parsing entity <buss>.
Parsing architecture <behav> of entity <buss>.
Parsing VHDL file "/edu/tobhu543/TSEA83/projekt/lab-synthdir/xst/synth/../../../Debugger/debugger.vhd" into library work
Parsing entity <debugger>.
Parsing architecture <behav> of entity <debugger>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <snake> (architecture <behv>) from library <work>.

Elaborating entity <spimaster> (architecture <behav>) with generics from library <work>.

Elaborating entity <spi> (architecture <behav>) from library <work>.

Elaborating entity <UART> (architecture <behav>) with generics from library <work>.

Elaborating entity <shiftregi> (architecture <behav>) with generics from library <work>.

Elaborating entity <regi> (architecture <behav>) with generics from library <work>.

Elaborating entity <GMEM> (architecture <GMbehv>) from library <work>.

Elaborating entity <GPU> (architecture <behv>) from library <work>.

Elaborating entity <leddriver> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu> (architecture <behav>) from library <work>.

Elaborating entity <buss> (architecture <behav>) from library <work>.

Elaborating entity <grx> (architecture <behav>) from library <work>.

Elaborating entity <alu> (architecture <behav>) from library <work>.

Elaborating entity <pm> (architecture <behav>) from library <work>.

Elaborating entity <kr1> (architecture <behav>) from library <work>.

Elaborating entity <kr2> (architecture <behav>) from library <work>.

Elaborating entity <upc> (architecture <behav>) from library <work>.

Elaborating entity <ir> (architecture <behav>) from library <work>.

Elaborating entity <asr> (architecture <behav>) from library <work>.

Elaborating entity <pc> (architecture <behav>) from library <work>.

Elaborating entity <debugger> (architecture <behav>) from library <work>.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[19][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[20][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[21][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[22][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[23][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[24][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[25][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[26][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[27][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[28][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[29][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[30][0]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][15]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][14]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][13]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][12]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][11]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][10]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][9]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][8]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][7]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][6]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][5]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][4]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][3]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][2]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][1]> does not have a driver.
WARNING:HDLCompiler:634 - "Unknown" Line 0: Net <debug_inst_indata[31][0]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <snake>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/snake.vhd".
INFO:Xst:3010 - "/edu/tobhu543/TSEA83/projekt/snake.vhd" line 203: Output port <debug_signal> of the instance <uart_inst> is unconnected or connected to loadless signal.
WARNING:Xst:2563 - Inout <flags<0>> is never assigned. Tied to value Z.
WARNING:Xst:653 - Signal <debug_inst_indata<19><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<19><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<20><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<21><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<22><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<23><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<24><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<25><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<26><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<27><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<28><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<29><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<30><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><15>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><14>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><13>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><12>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><11>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><10>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><9>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><7>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><6>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><5>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><2>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <debug_inst_indata<31><0>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit tristate buffer for signal <flags<0>> created at line 138
    Summary:
	inferred   1 Tristate(s).
Unit <snake> synthesized.

Synthesizing Unit <spimaster>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/SPI/spimaster.vhd".
        amount = 4
WARNING:Xst:647 - Input <frombus<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal outreg<15:12> may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal outreg<7:4> may hinder XST clustering optimizations.
    Summary:
	no macro.
Unit <spimaster> synthesized.

Synthesizing Unit <spi>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/SPI/spi.vhd".
    Found 6-bit register for signal <count6bit>.
    Found 1-bit register for signal <ss_tmp>.
    Found 1-bit register for signal <sclk_tmp>.
    Found 10-bit register for signal <count10bit>.
    Found 1-bit register for signal <mosi_tmp>.
    Found 3-bit register for signal <count3bit>.
    Found 3-bit register for signal <count3bit2>.
    Found 16-bit register for signal <xreg>.
    Found 4-bit register for signal <buss>.
    Found 16-bit register for signal <yreg>.
    Found 8-bit register for signal <breg>.
    Found 8-bit register for signal <count7bit>.
    Found 8-bit adder for signal <count7bit[7]_GND_10_o_add_0_OUT> created at line 50.
    Found 10-bit adder for signal <count10bit[9]_GND_10_o_add_6_OUT> created at line 65.
    Found 6-bit adder for signal <count6bit[5]_GND_10_o_add_15_OUT> created at line 77.
    Found 3-bit adder for signal <count3bit[2]_GND_10_o_add_18_OUT> created at line 79.
    Found 3-bit adder for signal <count3bit2[2]_GND_10_o_add_20_OUT> created at line 81.
    Found 3-bit comparator lessequal for signal <n0025> created at line 83
    Found 16-bit comparator greater for signal <yreg[15]_GND_10_o_LessThan_30_o> created at line 98
    Found 16-bit comparator greater for signal <GND_10_o_yreg[15]_LessThan_31_o> created at line 100
    Found 16-bit comparator greater for signal <xreg[15]_GND_10_o_LessThan_32_o> created at line 102
    Found 16-bit comparator greater for signal <GND_10_o_xreg[15]_LessThan_33_o> created at line 104
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  77 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  29 Multiplexer(s).
Unit <spi> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/UART/UART.vhd".
        N = 16
    Found 1-bit register for signal <uart2>.
    Found 14-bit register for signal <count>.
    Found 1-bit register for signal <cur_byte>.
    Found 1-bit register for signal <uart_word_flipflop>.
    Found 1-bit register for signal <uart1>.
    Found 14-bit adder for signal <count[13]_GND_11_o_add_5_OUT> created at line 99.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <shiftregi>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/Common/shiftregister.vhd".
        N = 10
    Found 10-bit register for signal <regi>.
    Found 1-bit tristate buffer for signal <output<9>> created at line 34
    Found 1-bit tristate buffer for signal <output<8>> created at line 34
    Found 1-bit tristate buffer for signal <output<7>> created at line 34
    Found 1-bit tristate buffer for signal <output<6>> created at line 34
    Found 1-bit tristate buffer for signal <output<5>> created at line 34
    Found 1-bit tristate buffer for signal <output<4>> created at line 34
    Found 1-bit tristate buffer for signal <output<3>> created at line 34
    Found 1-bit tristate buffer for signal <output<2>> created at line 34
    Found 1-bit tristate buffer for signal <output<1>> created at line 34
    Found 1-bit tristate buffer for signal <output<0>> created at line 34
    Summary:
	inferred  10 D-type flip-flop(s).
	inferred  10 Tristate(s).
Unit <shiftregi> synthesized.

Synthesizing Unit <regi>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/Common/register.vhd".
        N = 8
    Found 8-bit register for signal <regi>.
    Found 1-bit tristate buffer for signal <output<7>> created at line 30
    Found 1-bit tristate buffer for signal <output<6>> created at line 30
    Found 1-bit tristate buffer for signal <output<5>> created at line 30
    Found 1-bit tristate buffer for signal <output<4>> created at line 30
    Found 1-bit tristate buffer for signal <output<3>> created at line 30
    Found 1-bit tristate buffer for signal <output<2>> created at line 30
    Found 1-bit tristate buffer for signal <output<1>> created at line 30
    Found 1-bit tristate buffer for signal <output<0>> created at line 30
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <regi> synthesized.

Synthesizing Unit <GMEM>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/GMEM/GMEM.vhd".
    Found 4-bit register for signal <mem<0><1>>.
    Found 4-bit register for signal <mem<0><2>>.
    Found 4-bit register for signal <mem<0><3>>.
    Found 4-bit register for signal <mem<0><4>>.
    Found 4-bit register for signal <mem<0><5>>.
    Found 4-bit register for signal <mem<0><6>>.
    Found 4-bit register for signal <mem<0><7>>.
    Found 4-bit register for signal <mem<0><8>>.
    Found 4-bit register for signal <mem<0><9>>.
    Found 4-bit register for signal <mem<0><10>>.
    Found 4-bit register for signal <mem<0><11>>.
    Found 4-bit register for signal <mem<0><12>>.
    Found 4-bit register for signal <mem<0><13>>.
    Found 4-bit register for signal <mem<0><14>>.
    Found 4-bit register for signal <mem<0><15>>.
    Found 4-bit register for signal <mem<0><16>>.
    Found 4-bit register for signal <mem<0><17>>.
    Found 4-bit register for signal <mem<0><18>>.
    Found 4-bit register for signal <mem<0><19>>.
    Found 4-bit register for signal <mem<0><20>>.
    Found 4-bit register for signal <mem<0><21>>.
    Found 4-bit register for signal <mem<0><22>>.
    Found 4-bit register for signal <mem<0><23>>.
    Found 4-bit register for signal <mem<0><24>>.
    Found 4-bit register for signal <mem<0><25>>.
    Found 4-bit register for signal <mem<0><26>>.
    Found 4-bit register for signal <mem<0><27>>.
    Found 4-bit register for signal <mem<0><28>>.
    Found 4-bit register for signal <mem<0><29>>.
    Found 4-bit register for signal <mem<0><30>>.
    Found 4-bit register for signal <mem<0><31>>.
    Found 4-bit register for signal <mem<1><0>>.
    Found 4-bit register for signal <mem<1><1>>.
    Found 4-bit register for signal <mem<1><2>>.
    Found 4-bit register for signal <mem<1><3>>.
    Found 4-bit register for signal <mem<1><4>>.
    Found 4-bit register for signal <mem<1><5>>.
    Found 4-bit register for signal <mem<1><6>>.
    Found 4-bit register for signal <mem<1><7>>.
    Found 4-bit register for signal <mem<1><8>>.
    Found 4-bit register for signal <mem<1><9>>.
    Found 4-bit register for signal <mem<1><10>>.
    Found 4-bit register for signal <mem<1><11>>.
    Found 4-bit register for signal <mem<1><12>>.
    Found 4-bit register for signal <mem<1><13>>.
    Found 4-bit register for signal <mem<1><14>>.
    Found 4-bit register for signal <mem<1><15>>.
    Found 4-bit register for signal <mem<1><16>>.
    Found 4-bit register for signal <mem<1><17>>.
    Found 4-bit register for signal <mem<1><18>>.
    Found 4-bit register for signal <mem<1><19>>.
    Found 4-bit register for signal <mem<1><20>>.
    Found 4-bit register for signal <mem<1><21>>.
    Found 4-bit register for signal <mem<1><22>>.
    Found 4-bit register for signal <mem<1><23>>.
    Found 4-bit register for signal <mem<1><24>>.
    Found 4-bit register for signal <mem<1><25>>.
    Found 4-bit register for signal <mem<1><26>>.
    Found 4-bit register for signal <mem<1><27>>.
    Found 4-bit register for signal <mem<1><28>>.
    Found 4-bit register for signal <mem<1><29>>.
    Found 4-bit register for signal <mem<1><30>>.
    Found 4-bit register for signal <mem<1><31>>.
    Found 4-bit register for signal <mem<2><0>>.
    Found 4-bit register for signal <mem<2><1>>.
    Found 4-bit register for signal <mem<2><2>>.
    Found 4-bit register for signal <mem<2><3>>.
    Found 4-bit register for signal <mem<2><4>>.
    Found 4-bit register for signal <mem<2><5>>.
    Found 4-bit register for signal <mem<2><6>>.
    Found 4-bit register for signal <mem<2><7>>.
    Found 4-bit register for signal <mem<2><8>>.
    Found 4-bit register for signal <mem<2><9>>.
    Found 4-bit register for signal <mem<2><10>>.
    Found 4-bit register for signal <mem<2><11>>.
    Found 4-bit register for signal <mem<2><12>>.
    Found 4-bit register for signal <mem<2><13>>.
    Found 4-bit register for signal <mem<2><14>>.
    Found 4-bit register for signal <mem<2><15>>.
    Found 4-bit register for signal <mem<2><16>>.
    Found 4-bit register for signal <mem<2><17>>.
    Found 4-bit register for signal <mem<2><18>>.
    Found 4-bit register for signal <mem<2><19>>.
    Found 4-bit register for signal <mem<2><20>>.
    Found 4-bit register for signal <mem<2><21>>.
    Found 4-bit register for signal <mem<2><22>>.
    Found 4-bit register for signal <mem<2><23>>.
    Found 4-bit register for signal <mem<2><24>>.
    Found 4-bit register for signal <mem<2><25>>.
    Found 4-bit register for signal <mem<2><26>>.
    Found 4-bit register for signal <mem<2><27>>.
    Found 4-bit register for signal <mem<2><28>>.
    Found 4-bit register for signal <mem<2><29>>.
    Found 4-bit register for signal <mem<2><30>>.
    Found 4-bit register for signal <mem<2><31>>.
    Found 4-bit register for signal <mem<3><0>>.
    Found 4-bit register for signal <mem<3><1>>.
    Found 4-bit register for signal <mem<3><2>>.
    Found 4-bit register for signal <mem<3><3>>.
    Found 4-bit register for signal <mem<3><4>>.
    Found 4-bit register for signal <mem<3><5>>.
    Found 4-bit register for signal <mem<3><6>>.
    Found 4-bit register for signal <mem<3><7>>.
    Found 4-bit register for signal <mem<3><8>>.
    Found 4-bit register for signal <mem<3><9>>.
    Found 4-bit register for signal <mem<3><10>>.
    Found 4-bit register for signal <mem<3><11>>.
    Found 4-bit register for signal <mem<3><12>>.
    Found 4-bit register for signal <mem<3><13>>.
    Found 4-bit register for signal <mem<3><14>>.
    Found 4-bit register for signal <mem<3><15>>.
    Found 4-bit register for signal <mem<3><16>>.
    Found 4-bit register for signal <mem<3><17>>.
    Found 4-bit register for signal <mem<3><18>>.
    Found 4-bit register for signal <mem<3><19>>.
    Found 4-bit register for signal <mem<3><20>>.
    Found 4-bit register for signal <mem<3><21>>.
    Found 4-bit register for signal <mem<3><22>>.
    Found 4-bit register for signal <mem<3><23>>.
    Found 4-bit register for signal <mem<3><24>>.
    Found 4-bit register for signal <mem<3><25>>.
    Found 4-bit register for signal <mem<3><26>>.
    Found 4-bit register for signal <mem<3><27>>.
    Found 4-bit register for signal <mem<3><28>>.
    Found 4-bit register for signal <mem<3><29>>.
    Found 4-bit register for signal <mem<3><30>>.
    Found 4-bit register for signal <mem<3><31>>.
    Found 4-bit register for signal <mem<4><0>>.
    Found 4-bit register for signal <mem<4><1>>.
    Found 4-bit register for signal <mem<4><2>>.
    Found 4-bit register for signal <mem<4><3>>.
    Found 4-bit register for signal <mem<4><4>>.
    Found 4-bit register for signal <mem<4><5>>.
    Found 4-bit register for signal <mem<4><6>>.
    Found 4-bit register for signal <mem<4><7>>.
    Found 4-bit register for signal <mem<4><8>>.
    Found 4-bit register for signal <mem<4><9>>.
    Found 4-bit register for signal <mem<4><10>>.
    Found 4-bit register for signal <mem<4><11>>.
    Found 4-bit register for signal <mem<4><12>>.
    Found 4-bit register for signal <mem<4><13>>.
    Found 4-bit register for signal <mem<4><14>>.
    Found 4-bit register for signal <mem<4><15>>.
    Found 4-bit register for signal <mem<4><16>>.
    Found 4-bit register for signal <mem<4><17>>.
    Found 4-bit register for signal <mem<4><18>>.
    Found 4-bit register for signal <mem<4><19>>.
    Found 4-bit register for signal <mem<4><20>>.
    Found 4-bit register for signal <mem<4><21>>.
    Found 4-bit register for signal <mem<4><22>>.
    Found 4-bit register for signal <mem<4><23>>.
    Found 4-bit register for signal <mem<4><24>>.
    Found 4-bit register for signal <mem<4><25>>.
    Found 4-bit register for signal <mem<4><26>>.
    Found 4-bit register for signal <mem<4><27>>.
    Found 4-bit register for signal <mem<4><28>>.
    Found 4-bit register for signal <mem<4><29>>.
    Found 4-bit register for signal <mem<4><30>>.
    Found 4-bit register for signal <mem<4><31>>.
    Found 4-bit register for signal <mem<5><0>>.
    Found 4-bit register for signal <mem<5><1>>.
    Found 4-bit register for signal <mem<5><2>>.
    Found 4-bit register for signal <mem<5><3>>.
    Found 4-bit register for signal <mem<5><4>>.
    Found 4-bit register for signal <mem<5><5>>.
    Found 4-bit register for signal <mem<5><6>>.
    Found 4-bit register for signal <mem<5><7>>.
    Found 4-bit register for signal <mem<5><8>>.
    Found 4-bit register for signal <mem<5><9>>.
    Found 4-bit register for signal <mem<5><10>>.
    Found 4-bit register for signal <mem<5><11>>.
    Found 4-bit register for signal <mem<5><12>>.
    Found 4-bit register for signal <mem<5><13>>.
    Found 4-bit register for signal <mem<5><14>>.
    Found 4-bit register for signal <mem<5><15>>.
    Found 4-bit register for signal <mem<5><16>>.
    Found 4-bit register for signal <mem<5><17>>.
    Found 4-bit register for signal <mem<5><18>>.
    Found 4-bit register for signal <mem<5><19>>.
    Found 4-bit register for signal <mem<5><20>>.
    Found 4-bit register for signal <mem<5><21>>.
    Found 4-bit register for signal <mem<5><22>>.
    Found 4-bit register for signal <mem<5><23>>.
    Found 4-bit register for signal <mem<5><24>>.
    Found 4-bit register for signal <mem<5><25>>.
    Found 4-bit register for signal <mem<5><26>>.
    Found 4-bit register for signal <mem<5><27>>.
    Found 4-bit register for signal <mem<5><28>>.
    Found 4-bit register for signal <mem<5><29>>.
    Found 4-bit register for signal <mem<5><30>>.
    Found 4-bit register for signal <mem<5><31>>.
    Found 4-bit register for signal <mem<6><0>>.
    Found 4-bit register for signal <mem<6><1>>.
    Found 4-bit register for signal <mem<6><2>>.
    Found 4-bit register for signal <mem<6><3>>.
    Found 4-bit register for signal <mem<6><4>>.
    Found 4-bit register for signal <mem<6><5>>.
    Found 4-bit register for signal <mem<6><6>>.
    Found 4-bit register for signal <mem<6><7>>.
    Found 4-bit register for signal <mem<6><8>>.
    Found 4-bit register for signal <mem<6><9>>.
    Found 4-bit register for signal <mem<6><10>>.
    Found 4-bit register for signal <mem<6><11>>.
    Found 4-bit register for signal <mem<6><12>>.
    Found 4-bit register for signal <mem<6><13>>.
    Found 4-bit register for signal <mem<6><14>>.
    Found 4-bit register for signal <mem<6><15>>.
    Found 4-bit register for signal <mem<6><16>>.
    Found 4-bit register for signal <mem<6><17>>.
    Found 4-bit register for signal <mem<6><18>>.
    Found 4-bit register for signal <mem<6><19>>.
    Found 4-bit register for signal <mem<6><20>>.
    Found 4-bit register for signal <mem<6><21>>.
    Found 4-bit register for signal <mem<6><22>>.
    Found 4-bit register for signal <mem<6><23>>.
    Found 4-bit register for signal <mem<6><24>>.
    Found 4-bit register for signal <mem<6><25>>.
    Found 4-bit register for signal <mem<6><26>>.
    Found 4-bit register for signal <mem<6><27>>.
    Found 4-bit register for signal <mem<6><28>>.
    Found 4-bit register for signal <mem<6><29>>.
    Found 4-bit register for signal <mem<6><30>>.
    Found 4-bit register for signal <mem<6><31>>.
    Found 4-bit register for signal <mem<7><0>>.
    Found 4-bit register for signal <mem<7><1>>.
    Found 4-bit register for signal <mem<7><2>>.
    Found 4-bit register for signal <mem<7><3>>.
    Found 4-bit register for signal <mem<7><4>>.
    Found 4-bit register for signal <mem<7><5>>.
    Found 4-bit register for signal <mem<7><6>>.
    Found 4-bit register for signal <mem<7><7>>.
    Found 4-bit register for signal <mem<7><8>>.
    Found 4-bit register for signal <mem<7><9>>.
    Found 4-bit register for signal <mem<7><10>>.
    Found 4-bit register for signal <mem<7><11>>.
    Found 4-bit register for signal <mem<7><12>>.
    Found 4-bit register for signal <mem<7><13>>.
    Found 4-bit register for signal <mem<7><14>>.
    Found 4-bit register for signal <mem<7><15>>.
    Found 4-bit register for signal <mem<7><16>>.
    Found 4-bit register for signal <mem<7><17>>.
    Found 4-bit register for signal <mem<7><18>>.
    Found 4-bit register for signal <mem<7><19>>.
    Found 4-bit register for signal <mem<7><20>>.
    Found 4-bit register for signal <mem<7><21>>.
    Found 4-bit register for signal <mem<7><22>>.
    Found 4-bit register for signal <mem<7><23>>.
    Found 4-bit register for signal <mem<7><24>>.
    Found 4-bit register for signal <mem<7><25>>.
    Found 4-bit register for signal <mem<7><26>>.
    Found 4-bit register for signal <mem<7><27>>.
    Found 4-bit register for signal <mem<7><28>>.
    Found 4-bit register for signal <mem<7><29>>.
    Found 4-bit register for signal <mem<7><30>>.
    Found 4-bit register for signal <mem<7><31>>.
    Found 4-bit register for signal <mem<8><0>>.
    Found 4-bit register for signal <mem<8><1>>.
    Found 4-bit register for signal <mem<8><2>>.
    Found 4-bit register for signal <mem<8><3>>.
    Found 4-bit register for signal <mem<8><4>>.
    Found 4-bit register for signal <mem<8><5>>.
    Found 4-bit register for signal <mem<8><6>>.
    Found 4-bit register for signal <mem<8><7>>.
    Found 4-bit register for signal <mem<8><8>>.
    Found 4-bit register for signal <mem<8><9>>.
    Found 4-bit register for signal <mem<8><10>>.
    Found 4-bit register for signal <mem<8><11>>.
    Found 4-bit register for signal <mem<8><12>>.
    Found 4-bit register for signal <mem<8><13>>.
    Found 4-bit register for signal <mem<8><14>>.
    Found 4-bit register for signal <mem<8><15>>.
    Found 4-bit register for signal <mem<8><16>>.
    Found 4-bit register for signal <mem<8><17>>.
    Found 4-bit register for signal <mem<8><18>>.
    Found 4-bit register for signal <mem<8><19>>.
    Found 4-bit register for signal <mem<8><20>>.
    Found 4-bit register for signal <mem<8><21>>.
    Found 4-bit register for signal <mem<8><22>>.
    Found 4-bit register for signal <mem<8><23>>.
    Found 4-bit register for signal <mem<8><24>>.
    Found 4-bit register for signal <mem<8><25>>.
    Found 4-bit register for signal <mem<8><26>>.
    Found 4-bit register for signal <mem<8><27>>.
    Found 4-bit register for signal <mem<8><28>>.
    Found 4-bit register for signal <mem<8><29>>.
    Found 4-bit register for signal <mem<8><30>>.
    Found 4-bit register for signal <mem<8><31>>.
    Found 4-bit register for signal <mem<9><0>>.
    Found 4-bit register for signal <mem<9><1>>.
    Found 4-bit register for signal <mem<9><2>>.
    Found 4-bit register for signal <mem<9><3>>.
    Found 4-bit register for signal <mem<9><4>>.
    Found 4-bit register for signal <mem<9><5>>.
    Found 4-bit register for signal <mem<9><6>>.
    Found 4-bit register for signal <mem<9><7>>.
    Found 4-bit register for signal <mem<9><8>>.
    Found 4-bit register for signal <mem<9><9>>.
    Found 4-bit register for signal <mem<9><10>>.
    Found 4-bit register for signal <mem<9><11>>.
    Found 4-bit register for signal <mem<9><12>>.
    Found 4-bit register for signal <mem<9><13>>.
    Found 4-bit register for signal <mem<9><14>>.
    Found 4-bit register for signal <mem<9><15>>.
    Found 4-bit register for signal <mem<9><16>>.
    Found 4-bit register for signal <mem<9><17>>.
    Found 4-bit register for signal <mem<9><18>>.
    Found 4-bit register for signal <mem<9><19>>.
    Found 4-bit register for signal <mem<9><20>>.
    Found 4-bit register for signal <mem<9><21>>.
    Found 4-bit register for signal <mem<9><22>>.
    Found 4-bit register for signal <mem<9><23>>.
    Found 4-bit register for signal <mem<9><24>>.
    Found 4-bit register for signal <mem<9><25>>.
    Found 4-bit register for signal <mem<9><26>>.
    Found 4-bit register for signal <mem<9><27>>.
    Found 4-bit register for signal <mem<9><28>>.
    Found 4-bit register for signal <mem<9><29>>.
    Found 4-bit register for signal <mem<9><30>>.
    Found 4-bit register for signal <mem<9><31>>.
    Found 4-bit register for signal <mem<10><0>>.
    Found 4-bit register for signal <mem<10><1>>.
    Found 4-bit register for signal <mem<10><2>>.
    Found 4-bit register for signal <mem<10><3>>.
    Found 4-bit register for signal <mem<10><4>>.
    Found 4-bit register for signal <mem<10><5>>.
    Found 4-bit register for signal <mem<10><6>>.
    Found 4-bit register for signal <mem<10><7>>.
    Found 4-bit register for signal <mem<10><8>>.
    Found 4-bit register for signal <mem<10><9>>.
    Found 4-bit register for signal <mem<10><10>>.
    Found 4-bit register for signal <mem<10><11>>.
    Found 4-bit register for signal <mem<10><12>>.
    Found 4-bit register for signal <mem<10><13>>.
    Found 4-bit register for signal <mem<10><14>>.
    Found 4-bit register for signal <mem<10><15>>.
    Found 4-bit register for signal <mem<10><16>>.
    Found 4-bit register for signal <mem<10><17>>.
    Found 4-bit register for signal <mem<10><18>>.
    Found 4-bit register for signal <mem<10><19>>.
    Found 4-bit register for signal <mem<10><20>>.
    Found 4-bit register for signal <mem<10><21>>.
    Found 4-bit register for signal <mem<10><22>>.
    Found 4-bit register for signal <mem<10><23>>.
    Found 4-bit register for signal <mem<10><24>>.
    Found 4-bit register for signal <mem<10><25>>.
    Found 4-bit register for signal <mem<10><26>>.
    Found 4-bit register for signal <mem<10><27>>.
    Found 4-bit register for signal <mem<10><28>>.
    Found 4-bit register for signal <mem<10><29>>.
    Found 4-bit register for signal <mem<10><30>>.
    Found 4-bit register for signal <mem<10><31>>.
    Found 4-bit register for signal <mem<11><0>>.
    Found 4-bit register for signal <mem<11><1>>.
    Found 4-bit register for signal <mem<11><2>>.
    Found 4-bit register for signal <mem<11><3>>.
    Found 4-bit register for signal <mem<11><4>>.
    Found 4-bit register for signal <mem<11><5>>.
    Found 4-bit register for signal <mem<11><6>>.
    Found 4-bit register for signal <mem<11><7>>.
    Found 4-bit register for signal <mem<11><8>>.
    Found 4-bit register for signal <mem<11><9>>.
    Found 4-bit register for signal <mem<11><10>>.
    Found 4-bit register for signal <mem<11><11>>.
    Found 4-bit register for signal <mem<11><12>>.
    Found 4-bit register for signal <mem<11><13>>.
    Found 4-bit register for signal <mem<11><14>>.
    Found 4-bit register for signal <mem<11><15>>.
    Found 4-bit register for signal <mem<11><16>>.
    Found 4-bit register for signal <mem<11><17>>.
    Found 4-bit register for signal <mem<11><18>>.
    Found 4-bit register for signal <mem<11><19>>.
    Found 4-bit register for signal <mem<11><20>>.
    Found 4-bit register for signal <mem<11><21>>.
    Found 4-bit register for signal <mem<11><22>>.
    Found 4-bit register for signal <mem<11><23>>.
    Found 4-bit register for signal <mem<11><24>>.
    Found 4-bit register for signal <mem<11><25>>.
    Found 4-bit register for signal <mem<11><26>>.
    Found 4-bit register for signal <mem<11><27>>.
    Found 4-bit register for signal <mem<11><28>>.
    Found 4-bit register for signal <mem<11><29>>.
    Found 4-bit register for signal <mem<11><30>>.
    Found 4-bit register for signal <mem<11><31>>.
    Found 4-bit register for signal <mem<12><0>>.
    Found 4-bit register for signal <mem<12><1>>.
    Found 4-bit register for signal <mem<12><2>>.
    Found 4-bit register for signal <mem<12><3>>.
    Found 4-bit register for signal <mem<12><4>>.
    Found 4-bit register for signal <mem<12><5>>.
    Found 4-bit register for signal <mem<12><6>>.
    Found 4-bit register for signal <mem<12><7>>.
    Found 4-bit register for signal <mem<12><8>>.
    Found 4-bit register for signal <mem<12><9>>.
    Found 4-bit register for signal <mem<12><10>>.
    Found 4-bit register for signal <mem<12><11>>.
    Found 4-bit register for signal <mem<12><12>>.
    Found 4-bit register for signal <mem<12><13>>.
    Found 4-bit register for signal <mem<12><14>>.
    Found 4-bit register for signal <mem<12><15>>.
    Found 4-bit register for signal <mem<12><16>>.
    Found 4-bit register for signal <mem<12><17>>.
    Found 4-bit register for signal <mem<12><18>>.
    Found 4-bit register for signal <mem<12><19>>.
    Found 4-bit register for signal <mem<12><20>>.
    Found 4-bit register for signal <mem<12><21>>.
    Found 4-bit register for signal <mem<12><22>>.
    Found 4-bit register for signal <mem<12><23>>.
    Found 4-bit register for signal <mem<12><24>>.
    Found 4-bit register for signal <mem<12><25>>.
    Found 4-bit register for signal <mem<12><26>>.
    Found 4-bit register for signal <mem<12><27>>.
    Found 4-bit register for signal <mem<12><28>>.
    Found 4-bit register for signal <mem<12><29>>.
    Found 4-bit register for signal <mem<12><30>>.
    Found 4-bit register for signal <mem<12><31>>.
    Found 4-bit register for signal <mem<13><0>>.
    Found 4-bit register for signal <mem<13><1>>.
    Found 4-bit register for signal <mem<13><2>>.
    Found 4-bit register for signal <mem<13><3>>.
    Found 4-bit register for signal <mem<13><4>>.
    Found 4-bit register for signal <mem<13><5>>.
    Found 4-bit register for signal <mem<13><6>>.
    Found 4-bit register for signal <mem<13><7>>.
    Found 4-bit register for signal <mem<13><8>>.
    Found 4-bit register for signal <mem<13><9>>.
    Found 4-bit register for signal <mem<13><10>>.
    Found 4-bit register for signal <mem<13><11>>.
    Found 4-bit register for signal <mem<13><12>>.
    Found 4-bit register for signal <mem<13><13>>.
    Found 4-bit register for signal <mem<13><14>>.
    Found 4-bit register for signal <mem<13><15>>.
    Found 4-bit register for signal <mem<13><16>>.
    Found 4-bit register for signal <mem<13><17>>.
    Found 4-bit register for signal <mem<13><18>>.
    Found 4-bit register for signal <mem<13><19>>.
    Found 4-bit register for signal <mem<13><20>>.
    Found 4-bit register for signal <mem<13><21>>.
    Found 4-bit register for signal <mem<13><22>>.
    Found 4-bit register for signal <mem<13><23>>.
    Found 4-bit register for signal <mem<13><24>>.
    Found 4-bit register for signal <mem<13><25>>.
    Found 4-bit register for signal <mem<13><26>>.
    Found 4-bit register for signal <mem<13><27>>.
    Found 4-bit register for signal <mem<13><28>>.
    Found 4-bit register for signal <mem<13><29>>.
    Found 4-bit register for signal <mem<13><30>>.
    Found 4-bit register for signal <mem<13><31>>.
    Found 4-bit register for signal <mem<14><0>>.
    Found 4-bit register for signal <mem<14><1>>.
    Found 4-bit register for signal <mem<14><2>>.
    Found 4-bit register for signal <mem<14><3>>.
    Found 4-bit register for signal <mem<14><4>>.
    Found 4-bit register for signal <mem<14><5>>.
    Found 4-bit register for signal <mem<14><6>>.
    Found 4-bit register for signal <mem<14><7>>.
    Found 4-bit register for signal <mem<14><8>>.
    Found 4-bit register for signal <mem<14><9>>.
    Found 4-bit register for signal <mem<14><10>>.
    Found 4-bit register for signal <mem<14><11>>.
    Found 4-bit register for signal <mem<14><12>>.
    Found 4-bit register for signal <mem<14><13>>.
    Found 4-bit register for signal <mem<14><14>>.
    Found 4-bit register for signal <mem<14><15>>.
    Found 4-bit register for signal <mem<14><16>>.
    Found 4-bit register for signal <mem<14><17>>.
    Found 4-bit register for signal <mem<14><18>>.
    Found 4-bit register for signal <mem<14><19>>.
    Found 4-bit register for signal <mem<14><20>>.
    Found 4-bit register for signal <mem<14><21>>.
    Found 4-bit register for signal <mem<14><22>>.
    Found 4-bit register for signal <mem<14><23>>.
    Found 4-bit register for signal <mem<14><24>>.
    Found 4-bit register for signal <mem<14><25>>.
    Found 4-bit register for signal <mem<14><26>>.
    Found 4-bit register for signal <mem<14><27>>.
    Found 4-bit register for signal <mem<14><28>>.
    Found 4-bit register for signal <mem<14><29>>.
    Found 4-bit register for signal <mem<14><30>>.
    Found 4-bit register for signal <mem<14><31>>.
    Found 4-bit register for signal <mem<15><0>>.
    Found 4-bit register for signal <mem<15><1>>.
    Found 4-bit register for signal <mem<15><2>>.
    Found 4-bit register for signal <mem<15><3>>.
    Found 4-bit register for signal <mem<15><4>>.
    Found 4-bit register for signal <mem<15><5>>.
    Found 4-bit register for signal <mem<15><6>>.
    Found 4-bit register for signal <mem<15><7>>.
    Found 4-bit register for signal <mem<15><8>>.
    Found 4-bit register for signal <mem<15><9>>.
    Found 4-bit register for signal <mem<15><10>>.
    Found 4-bit register for signal <mem<15><11>>.
    Found 4-bit register for signal <mem<15><12>>.
    Found 4-bit register for signal <mem<15><13>>.
    Found 4-bit register for signal <mem<15><14>>.
    Found 4-bit register for signal <mem<15><15>>.
    Found 4-bit register for signal <mem<15><16>>.
    Found 4-bit register for signal <mem<15><17>>.
    Found 4-bit register for signal <mem<15><18>>.
    Found 4-bit register for signal <mem<15><19>>.
    Found 4-bit register for signal <mem<15><20>>.
    Found 4-bit register for signal <mem<15><21>>.
    Found 4-bit register for signal <mem<15><22>>.
    Found 4-bit register for signal <mem<15><23>>.
    Found 4-bit register for signal <mem<15><24>>.
    Found 4-bit register for signal <mem<15><25>>.
    Found 4-bit register for signal <mem<15><26>>.
    Found 4-bit register for signal <mem<15><27>>.
    Found 4-bit register for signal <mem<15><28>>.
    Found 4-bit register for signal <mem<15><29>>.
    Found 4-bit register for signal <mem<15><30>>.
    Found 4-bit register for signal <mem<15><31>>.
    Found 4-bit register for signal <mem<16><0>>.
    Found 4-bit register for signal <mem<16><1>>.
    Found 4-bit register for signal <mem<16><2>>.
    Found 4-bit register for signal <mem<16><3>>.
    Found 4-bit register for signal <mem<16><4>>.
    Found 4-bit register for signal <mem<16><5>>.
    Found 4-bit register for signal <mem<16><6>>.
    Found 4-bit register for signal <mem<16><7>>.
    Found 4-bit register for signal <mem<16><8>>.
    Found 4-bit register for signal <mem<16><9>>.
    Found 4-bit register for signal <mem<16><10>>.
    Found 4-bit register for signal <mem<16><11>>.
    Found 4-bit register for signal <mem<16><12>>.
    Found 4-bit register for signal <mem<16><13>>.
    Found 4-bit register for signal <mem<16><14>>.
    Found 4-bit register for signal <mem<16><15>>.
    Found 4-bit register for signal <mem<16><16>>.
    Found 4-bit register for signal <mem<16><17>>.
    Found 4-bit register for signal <mem<16><18>>.
    Found 4-bit register for signal <mem<16><19>>.
    Found 4-bit register for signal <mem<16><20>>.
    Found 4-bit register for signal <mem<16><21>>.
    Found 4-bit register for signal <mem<16><22>>.
    Found 4-bit register for signal <mem<16><23>>.
    Found 4-bit register for signal <mem<16><24>>.
    Found 4-bit register for signal <mem<16><25>>.
    Found 4-bit register for signal <mem<16><26>>.
    Found 4-bit register for signal <mem<16><27>>.
    Found 4-bit register for signal <mem<16><28>>.
    Found 4-bit register for signal <mem<16><29>>.
    Found 4-bit register for signal <mem<16><30>>.
    Found 4-bit register for signal <mem<16><31>>.
    Found 4-bit register for signal <mem<17><0>>.
    Found 4-bit register for signal <mem<17><1>>.
    Found 4-bit register for signal <mem<17><2>>.
    Found 4-bit register for signal <mem<17><3>>.
    Found 4-bit register for signal <mem<17><4>>.
    Found 4-bit register for signal <mem<17><5>>.
    Found 4-bit register for signal <mem<17><6>>.
    Found 4-bit register for signal <mem<17><7>>.
    Found 4-bit register for signal <mem<17><8>>.
    Found 4-bit register for signal <mem<17><9>>.
    Found 4-bit register for signal <mem<17><10>>.
    Found 4-bit register for signal <mem<17><11>>.
    Found 4-bit register for signal <mem<17><12>>.
    Found 4-bit register for signal <mem<17><13>>.
    Found 4-bit register for signal <mem<17><14>>.
    Found 4-bit register for signal <mem<17><15>>.
    Found 4-bit register for signal <mem<17><16>>.
    Found 4-bit register for signal <mem<17><17>>.
    Found 4-bit register for signal <mem<17><18>>.
    Found 4-bit register for signal <mem<17><19>>.
    Found 4-bit register for signal <mem<17><20>>.
    Found 4-bit register for signal <mem<17><21>>.
    Found 4-bit register for signal <mem<17><22>>.
    Found 4-bit register for signal <mem<17><23>>.
    Found 4-bit register for signal <mem<17><24>>.
    Found 4-bit register for signal <mem<17><25>>.
    Found 4-bit register for signal <mem<17><26>>.
    Found 4-bit register for signal <mem<17><27>>.
    Found 4-bit register for signal <mem<17><28>>.
    Found 4-bit register for signal <mem<17><29>>.
    Found 4-bit register for signal <mem<17><30>>.
    Found 4-bit register for signal <mem<17><31>>.
    Found 4-bit register for signal <mem<18><0>>.
    Found 4-bit register for signal <mem<18><1>>.
    Found 4-bit register for signal <mem<18><2>>.
    Found 4-bit register for signal <mem<18><3>>.
    Found 4-bit register for signal <mem<18><4>>.
    Found 4-bit register for signal <mem<18><5>>.
    Found 4-bit register for signal <mem<18><6>>.
    Found 4-bit register for signal <mem<18><7>>.
    Found 4-bit register for signal <mem<18><8>>.
    Found 4-bit register for signal <mem<18><9>>.
    Found 4-bit register for signal <mem<18><10>>.
    Found 4-bit register for signal <mem<18><11>>.
    Found 4-bit register for signal <mem<18><12>>.
    Found 4-bit register for signal <mem<18><13>>.
    Found 4-bit register for signal <mem<18><14>>.
    Found 4-bit register for signal <mem<18><15>>.
    Found 4-bit register for signal <mem<18><16>>.
    Found 4-bit register for signal <mem<18><17>>.
    Found 4-bit register for signal <mem<18><18>>.
    Found 4-bit register for signal <mem<18><19>>.
    Found 4-bit register for signal <mem<18><20>>.
    Found 4-bit register for signal <mem<18><21>>.
    Found 4-bit register for signal <mem<18><22>>.
    Found 4-bit register for signal <mem<18><23>>.
    Found 4-bit register for signal <mem<18><24>>.
    Found 4-bit register for signal <mem<18><25>>.
    Found 4-bit register for signal <mem<18><26>>.
    Found 4-bit register for signal <mem<18><27>>.
    Found 4-bit register for signal <mem<18><28>>.
    Found 4-bit register for signal <mem<18><29>>.
    Found 4-bit register for signal <mem<18><30>>.
    Found 4-bit register for signal <mem<18><31>>.
    Found 4-bit register for signal <mem<19><0>>.
    Found 4-bit register for signal <mem<19><1>>.
    Found 4-bit register for signal <mem<19><2>>.
    Found 4-bit register for signal <mem<19><3>>.
    Found 4-bit register for signal <mem<19><4>>.
    Found 4-bit register for signal <mem<19><5>>.
    Found 4-bit register for signal <mem<19><6>>.
    Found 4-bit register for signal <mem<19><7>>.
    Found 4-bit register for signal <mem<19><8>>.
    Found 4-bit register for signal <mem<19><9>>.
    Found 4-bit register for signal <mem<19><10>>.
    Found 4-bit register for signal <mem<19><11>>.
    Found 4-bit register for signal <mem<19><12>>.
    Found 4-bit register for signal <mem<19><13>>.
    Found 4-bit register for signal <mem<19><14>>.
    Found 4-bit register for signal <mem<19><15>>.
    Found 4-bit register for signal <mem<19><16>>.
    Found 4-bit register for signal <mem<19><17>>.
    Found 4-bit register for signal <mem<19><18>>.
    Found 4-bit register for signal <mem<19><19>>.
    Found 4-bit register for signal <mem<19><20>>.
    Found 4-bit register for signal <mem<19><21>>.
    Found 4-bit register for signal <mem<19><22>>.
    Found 4-bit register for signal <mem<19><23>>.
    Found 4-bit register for signal <mem<19><24>>.
    Found 4-bit register for signal <mem<19><25>>.
    Found 4-bit register for signal <mem<19><26>>.
    Found 4-bit register for signal <mem<19><27>>.
    Found 4-bit register for signal <mem<19><28>>.
    Found 4-bit register for signal <mem<19><29>>.
    Found 4-bit register for signal <mem<19><30>>.
    Found 4-bit register for signal <mem<19><31>>.
    Found 4-bit register for signal <mem<20><0>>.
    Found 4-bit register for signal <mem<20><1>>.
    Found 4-bit register for signal <mem<20><2>>.
    Found 4-bit register for signal <mem<20><3>>.
    Found 4-bit register for signal <mem<20><4>>.
    Found 4-bit register for signal <mem<20><5>>.
    Found 4-bit register for signal <mem<20><6>>.
    Found 4-bit register for signal <mem<20><7>>.
    Found 4-bit register for signal <mem<20><8>>.
    Found 4-bit register for signal <mem<20><9>>.
    Found 4-bit register for signal <mem<20><10>>.
    Found 4-bit register for signal <mem<20><11>>.
    Found 4-bit register for signal <mem<20><12>>.
    Found 4-bit register for signal <mem<20><13>>.
    Found 4-bit register for signal <mem<20><14>>.
    Found 4-bit register for signal <mem<20><15>>.
    Found 4-bit register for signal <mem<20><16>>.
    Found 4-bit register for signal <mem<20><17>>.
    Found 4-bit register for signal <mem<20><18>>.
    Found 4-bit register for signal <mem<20><19>>.
    Found 4-bit register for signal <mem<20><20>>.
    Found 4-bit register for signal <mem<20><21>>.
    Found 4-bit register for signal <mem<20><22>>.
    Found 4-bit register for signal <mem<20><23>>.
    Found 4-bit register for signal <mem<20><24>>.
    Found 4-bit register for signal <mem<20><25>>.
    Found 4-bit register for signal <mem<20><26>>.
    Found 4-bit register for signal <mem<20><27>>.
    Found 4-bit register for signal <mem<20><28>>.
    Found 4-bit register for signal <mem<20><29>>.
    Found 4-bit register for signal <mem<20><30>>.
    Found 4-bit register for signal <mem<20><31>>.
    Found 4-bit register for signal <mem<21><0>>.
    Found 4-bit register for signal <mem<21><1>>.
    Found 4-bit register for signal <mem<21><2>>.
    Found 4-bit register for signal <mem<21><3>>.
    Found 4-bit register for signal <mem<21><4>>.
    Found 4-bit register for signal <mem<21><5>>.
    Found 4-bit register for signal <mem<21><6>>.
    Found 4-bit register for signal <mem<21><7>>.
    Found 4-bit register for signal <mem<21><8>>.
    Found 4-bit register for signal <mem<21><9>>.
    Found 4-bit register for signal <mem<21><10>>.
    Found 4-bit register for signal <mem<21><11>>.
    Found 4-bit register for signal <mem<21><12>>.
    Found 4-bit register for signal <mem<21><13>>.
    Found 4-bit register for signal <mem<21><14>>.
    Found 4-bit register for signal <mem<21><15>>.
    Found 4-bit register for signal <mem<21><16>>.
    Found 4-bit register for signal <mem<21><17>>.
    Found 4-bit register for signal <mem<21><18>>.
    Found 4-bit register for signal <mem<21><19>>.
    Found 4-bit register for signal <mem<21><20>>.
    Found 4-bit register for signal <mem<21><21>>.
    Found 4-bit register for signal <mem<21><22>>.
    Found 4-bit register for signal <mem<21><23>>.
    Found 4-bit register for signal <mem<21><24>>.
    Found 4-bit register for signal <mem<21><25>>.
    Found 4-bit register for signal <mem<21><26>>.
    Found 4-bit register for signal <mem<21><27>>.
    Found 4-bit register for signal <mem<21><28>>.
    Found 4-bit register for signal <mem<21><29>>.
    Found 4-bit register for signal <mem<21><30>>.
    Found 4-bit register for signal <mem<21><31>>.
    Found 4-bit register for signal <mem<22><0>>.
    Found 4-bit register for signal <mem<22><1>>.
    Found 4-bit register for signal <mem<22><2>>.
    Found 4-bit register for signal <mem<22><3>>.
    Found 4-bit register for signal <mem<22><4>>.
    Found 4-bit register for signal <mem<22><5>>.
    Found 4-bit register for signal <mem<22><6>>.
    Found 4-bit register for signal <mem<22><7>>.
    Found 4-bit register for signal <mem<22><8>>.
    Found 4-bit register for signal <mem<22><9>>.
    Found 4-bit register for signal <mem<22><10>>.
    Found 4-bit register for signal <mem<22><11>>.
    Found 4-bit register for signal <mem<22><12>>.
    Found 4-bit register for signal <mem<22><13>>.
    Found 4-bit register for signal <mem<22><14>>.
    Found 4-bit register for signal <mem<22><15>>.
    Found 4-bit register for signal <mem<22><16>>.
    Found 4-bit register for signal <mem<22><17>>.
    Found 4-bit register for signal <mem<22><18>>.
    Found 4-bit register for signal <mem<22><19>>.
    Found 4-bit register for signal <mem<22><20>>.
    Found 4-bit register for signal <mem<22><21>>.
    Found 4-bit register for signal <mem<22><22>>.
    Found 4-bit register for signal <mem<22><23>>.
    Found 4-bit register for signal <mem<22><24>>.
    Found 4-bit register for signal <mem<22><25>>.
    Found 4-bit register for signal <mem<22><26>>.
    Found 4-bit register for signal <mem<22><27>>.
    Found 4-bit register for signal <mem<22><28>>.
    Found 4-bit register for signal <mem<22><29>>.
    Found 4-bit register for signal <mem<22><30>>.
    Found 4-bit register for signal <mem<22><31>>.
    Found 4-bit register for signal <mem<23><0>>.
    Found 4-bit register for signal <mem<23><1>>.
    Found 4-bit register for signal <mem<23><2>>.
    Found 4-bit register for signal <mem<23><3>>.
    Found 4-bit register for signal <mem<23><4>>.
    Found 4-bit register for signal <mem<23><5>>.
    Found 4-bit register for signal <mem<23><6>>.
    Found 4-bit register for signal <mem<23><7>>.
    Found 4-bit register for signal <mem<23><8>>.
    Found 4-bit register for signal <mem<23><9>>.
    Found 4-bit register for signal <mem<23><10>>.
    Found 4-bit register for signal <mem<23><11>>.
    Found 4-bit register for signal <mem<23><12>>.
    Found 4-bit register for signal <mem<23><13>>.
    Found 4-bit register for signal <mem<23><14>>.
    Found 4-bit register for signal <mem<23><15>>.
    Found 4-bit register for signal <mem<23><16>>.
    Found 4-bit register for signal <mem<23><17>>.
    Found 4-bit register for signal <mem<23><18>>.
    Found 4-bit register for signal <mem<23><19>>.
    Found 4-bit register for signal <mem<23><20>>.
    Found 4-bit register for signal <mem<23><21>>.
    Found 4-bit register for signal <mem<23><22>>.
    Found 4-bit register for signal <mem<23><23>>.
    Found 4-bit register for signal <mem<23><24>>.
    Found 4-bit register for signal <mem<23><25>>.
    Found 4-bit register for signal <mem<23><26>>.
    Found 4-bit register for signal <mem<23><27>>.
    Found 4-bit register for signal <mem<23><28>>.
    Found 4-bit register for signal <mem<23><29>>.
    Found 4-bit register for signal <mem<23><30>>.
    Found 4-bit register for signal <mem<23><31>>.
    Found 4-bit register for signal <mem<24><0>>.
    Found 4-bit register for signal <mem<24><1>>.
    Found 4-bit register for signal <mem<24><2>>.
    Found 4-bit register for signal <mem<24><3>>.
    Found 4-bit register for signal <mem<24><4>>.
    Found 4-bit register for signal <mem<24><5>>.
    Found 4-bit register for signal <mem<24><6>>.
    Found 4-bit register for signal <mem<24><7>>.
    Found 4-bit register for signal <mem<24><8>>.
    Found 4-bit register for signal <mem<24><9>>.
    Found 4-bit register for signal <mem<24><10>>.
    Found 4-bit register for signal <mem<24><11>>.
    Found 4-bit register for signal <mem<24><12>>.
    Found 4-bit register for signal <mem<24><13>>.
    Found 4-bit register for signal <mem<24><14>>.
    Found 4-bit register for signal <mem<24><15>>.
    Found 4-bit register for signal <mem<24><16>>.
    Found 4-bit register for signal <mem<24><17>>.
    Found 4-bit register for signal <mem<24><18>>.
    Found 4-bit register for signal <mem<24><19>>.
    Found 4-bit register for signal <mem<24><20>>.
    Found 4-bit register for signal <mem<24><21>>.
    Found 4-bit register for signal <mem<24><22>>.
    Found 4-bit register for signal <mem<24><23>>.
    Found 4-bit register for signal <mem<24><24>>.
    Found 4-bit register for signal <mem<24><25>>.
    Found 4-bit register for signal <mem<24><26>>.
    Found 4-bit register for signal <mem<24><27>>.
    Found 4-bit register for signal <mem<24><28>>.
    Found 4-bit register for signal <mem<24><29>>.
    Found 4-bit register for signal <mem<24><30>>.
    Found 4-bit register for signal <mem<24><31>>.
    Found 4-bit register for signal <mem<25><0>>.
    Found 4-bit register for signal <mem<25><1>>.
    Found 4-bit register for signal <mem<25><2>>.
    Found 4-bit register for signal <mem<25><3>>.
    Found 4-bit register for signal <mem<25><4>>.
    Found 4-bit register for signal <mem<25><5>>.
    Found 4-bit register for signal <mem<25><6>>.
    Found 4-bit register for signal <mem<25><7>>.
    Found 4-bit register for signal <mem<25><8>>.
    Found 4-bit register for signal <mem<25><9>>.
    Found 4-bit register for signal <mem<25><10>>.
    Found 4-bit register for signal <mem<25><11>>.
    Found 4-bit register for signal <mem<25><12>>.
    Found 4-bit register for signal <mem<25><13>>.
    Found 4-bit register for signal <mem<25><14>>.
    Found 4-bit register for signal <mem<25><15>>.
    Found 4-bit register for signal <mem<25><16>>.
    Found 4-bit register for signal <mem<25><17>>.
    Found 4-bit register for signal <mem<25><18>>.
    Found 4-bit register for signal <mem<25><19>>.
    Found 4-bit register for signal <mem<25><20>>.
    Found 4-bit register for signal <mem<25><21>>.
    Found 4-bit register for signal <mem<25><22>>.
    Found 4-bit register for signal <mem<25><23>>.
    Found 4-bit register for signal <mem<25><24>>.
    Found 4-bit register for signal <mem<25><25>>.
    Found 4-bit register for signal <mem<25><26>>.
    Found 4-bit register for signal <mem<25><27>>.
    Found 4-bit register for signal <mem<25><28>>.
    Found 4-bit register for signal <mem<25><29>>.
    Found 4-bit register for signal <mem<25><30>>.
    Found 4-bit register for signal <mem<25><31>>.
    Found 4-bit register for signal <mem<26><0>>.
    Found 4-bit register for signal <mem<26><1>>.
    Found 4-bit register for signal <mem<26><2>>.
    Found 4-bit register for signal <mem<26><3>>.
    Found 4-bit register for signal <mem<26><4>>.
    Found 4-bit register for signal <mem<26><5>>.
    Found 4-bit register for signal <mem<26><6>>.
    Found 4-bit register for signal <mem<26><7>>.
    Found 4-bit register for signal <mem<26><8>>.
    Found 4-bit register for signal <mem<26><9>>.
    Found 4-bit register for signal <mem<26><10>>.
    Found 4-bit register for signal <mem<26><11>>.
    Found 4-bit register for signal <mem<26><12>>.
    Found 4-bit register for signal <mem<26><13>>.
    Found 4-bit register for signal <mem<26><14>>.
    Found 4-bit register for signal <mem<26><15>>.
    Found 4-bit register for signal <mem<26><16>>.
    Found 4-bit register for signal <mem<26><17>>.
    Found 4-bit register for signal <mem<26><18>>.
    Found 4-bit register for signal <mem<26><19>>.
    Found 4-bit register for signal <mem<26><20>>.
    Found 4-bit register for signal <mem<26><21>>.
    Found 4-bit register for signal <mem<26><22>>.
    Found 4-bit register for signal <mem<26><23>>.
    Found 4-bit register for signal <mem<26><24>>.
    Found 4-bit register for signal <mem<26><25>>.
    Found 4-bit register for signal <mem<26><26>>.
    Found 4-bit register for signal <mem<26><27>>.
    Found 4-bit register for signal <mem<26><28>>.
    Found 4-bit register for signal <mem<26><29>>.
    Found 4-bit register for signal <mem<26><30>>.
    Found 4-bit register for signal <mem<26><31>>.
    Found 4-bit register for signal <mem<27><0>>.
    Found 4-bit register for signal <mem<27><1>>.
    Found 4-bit register for signal <mem<27><2>>.
    Found 4-bit register for signal <mem<27><3>>.
    Found 4-bit register for signal <mem<27><4>>.
    Found 4-bit register for signal <mem<27><5>>.
    Found 4-bit register for signal <mem<27><6>>.
    Found 4-bit register for signal <mem<27><7>>.
    Found 4-bit register for signal <mem<27><8>>.
    Found 4-bit register for signal <mem<27><9>>.
    Found 4-bit register for signal <mem<27><10>>.
    Found 4-bit register for signal <mem<27><11>>.
    Found 4-bit register for signal <mem<27><12>>.
    Found 4-bit register for signal <mem<27><13>>.
    Found 4-bit register for signal <mem<27><14>>.
    Found 4-bit register for signal <mem<27><15>>.
    Found 4-bit register for signal <mem<27><16>>.
    Found 4-bit register for signal <mem<27><17>>.
    Found 4-bit register for signal <mem<27><18>>.
    Found 4-bit register for signal <mem<27><19>>.
    Found 4-bit register for signal <mem<27><20>>.
    Found 4-bit register for signal <mem<27><21>>.
    Found 4-bit register for signal <mem<27><22>>.
    Found 4-bit register for signal <mem<27><23>>.
    Found 4-bit register for signal <mem<27><24>>.
    Found 4-bit register for signal <mem<27><25>>.
    Found 4-bit register for signal <mem<27><26>>.
    Found 4-bit register for signal <mem<27><27>>.
    Found 4-bit register for signal <mem<27><28>>.
    Found 4-bit register for signal <mem<27><29>>.
    Found 4-bit register for signal <mem<27><30>>.
    Found 4-bit register for signal <mem<27><31>>.
    Found 4-bit register for signal <mem<28><0>>.
    Found 4-bit register for signal <mem<28><1>>.
    Found 4-bit register for signal <mem<28><2>>.
    Found 4-bit register for signal <mem<28><3>>.
    Found 4-bit register for signal <mem<28><4>>.
    Found 4-bit register for signal <mem<28><5>>.
    Found 4-bit register for signal <mem<28><6>>.
    Found 4-bit register for signal <mem<28><7>>.
    Found 4-bit register for signal <mem<28><8>>.
    Found 4-bit register for signal <mem<28><9>>.
    Found 4-bit register for signal <mem<28><10>>.
    Found 4-bit register for signal <mem<28><11>>.
    Found 4-bit register for signal <mem<28><12>>.
    Found 4-bit register for signal <mem<28><13>>.
    Found 4-bit register for signal <mem<28><14>>.
    Found 4-bit register for signal <mem<28><15>>.
    Found 4-bit register for signal <mem<28><16>>.
    Found 4-bit register for signal <mem<28><17>>.
    Found 4-bit register for signal <mem<28><18>>.
    Found 4-bit register for signal <mem<28><19>>.
    Found 4-bit register for signal <mem<28><20>>.
    Found 4-bit register for signal <mem<28><21>>.
    Found 4-bit register for signal <mem<28><22>>.
    Found 4-bit register for signal <mem<28><23>>.
    Found 4-bit register for signal <mem<28><24>>.
    Found 4-bit register for signal <mem<28><25>>.
    Found 4-bit register for signal <mem<28><26>>.
    Found 4-bit register for signal <mem<28><27>>.
    Found 4-bit register for signal <mem<28><28>>.
    Found 4-bit register for signal <mem<28><29>>.
    Found 4-bit register for signal <mem<28><30>>.
    Found 4-bit register for signal <mem<28><31>>.
    Found 4-bit register for signal <mem<29><0>>.
    Found 4-bit register for signal <mem<29><1>>.
    Found 4-bit register for signal <mem<29><2>>.
    Found 4-bit register for signal <mem<29><3>>.
    Found 4-bit register for signal <mem<29><4>>.
    Found 4-bit register for signal <mem<29><5>>.
    Found 4-bit register for signal <mem<29><6>>.
    Found 4-bit register for signal <mem<29><7>>.
    Found 4-bit register for signal <mem<29><8>>.
    Found 4-bit register for signal <mem<29><9>>.
    Found 4-bit register for signal <mem<29><10>>.
    Found 4-bit register for signal <mem<29><11>>.
    Found 4-bit register for signal <mem<29><12>>.
    Found 4-bit register for signal <mem<29><13>>.
    Found 4-bit register for signal <mem<29><14>>.
    Found 4-bit register for signal <mem<29><15>>.
    Found 4-bit register for signal <mem<29><16>>.
    Found 4-bit register for signal <mem<29><17>>.
    Found 4-bit register for signal <mem<29><18>>.
    Found 4-bit register for signal <mem<29><19>>.
    Found 4-bit register for signal <mem<29><20>>.
    Found 4-bit register for signal <mem<29><21>>.
    Found 4-bit register for signal <mem<29><22>>.
    Found 4-bit register for signal <mem<29><23>>.
    Found 4-bit register for signal <mem<29><24>>.
    Found 4-bit register for signal <mem<29><25>>.
    Found 4-bit register for signal <mem<29><26>>.
    Found 4-bit register for signal <mem<29><27>>.
    Found 4-bit register for signal <mem<29><28>>.
    Found 4-bit register for signal <mem<29><29>>.
    Found 4-bit register for signal <mem<29><30>>.
    Found 4-bit register for signal <mem<29><31>>.
    Found 4-bit register for signal <mem<30><0>>.
    Found 4-bit register for signal <mem<30><1>>.
    Found 4-bit register for signal <mem<30><2>>.
    Found 4-bit register for signal <mem<30><3>>.
    Found 4-bit register for signal <mem<30><4>>.
    Found 4-bit register for signal <mem<30><5>>.
    Found 4-bit register for signal <mem<30><6>>.
    Found 4-bit register for signal <mem<30><7>>.
    Found 4-bit register for signal <mem<30><8>>.
    Found 4-bit register for signal <mem<30><9>>.
    Found 4-bit register for signal <mem<30><10>>.
    Found 4-bit register for signal <mem<30><11>>.
    Found 4-bit register for signal <mem<30><12>>.
    Found 4-bit register for signal <mem<30><13>>.
    Found 4-bit register for signal <mem<30><14>>.
    Found 4-bit register for signal <mem<30><15>>.
    Found 4-bit register for signal <mem<30><16>>.
    Found 4-bit register for signal <mem<30><17>>.
    Found 4-bit register for signal <mem<30><18>>.
    Found 4-bit register for signal <mem<30><19>>.
    Found 4-bit register for signal <mem<30><20>>.
    Found 4-bit register for signal <mem<30><21>>.
    Found 4-bit register for signal <mem<30><22>>.
    Found 4-bit register for signal <mem<30><23>>.
    Found 4-bit register for signal <mem<30><24>>.
    Found 4-bit register for signal <mem<30><25>>.
    Found 4-bit register for signal <mem<30><26>>.
    Found 4-bit register for signal <mem<30><27>>.
    Found 4-bit register for signal <mem<30><28>>.
    Found 4-bit register for signal <mem<30><29>>.
    Found 4-bit register for signal <mem<30><30>>.
    Found 4-bit register for signal <mem<30><31>>.
    Found 4-bit register for signal <mem<31><0>>.
    Found 4-bit register for signal <mem<31><1>>.
    Found 4-bit register for signal <mem<31><2>>.
    Found 4-bit register for signal <mem<31><3>>.
    Found 4-bit register for signal <mem<31><4>>.
    Found 4-bit register for signal <mem<31><5>>.
    Found 4-bit register for signal <mem<31><6>>.
    Found 4-bit register for signal <mem<31><7>>.
    Found 4-bit register for signal <mem<31><8>>.
    Found 4-bit register for signal <mem<31><9>>.
    Found 4-bit register for signal <mem<31><10>>.
    Found 4-bit register for signal <mem<31><11>>.
    Found 4-bit register for signal <mem<31><12>>.
    Found 4-bit register for signal <mem<31><13>>.
    Found 4-bit register for signal <mem<31><14>>.
    Found 4-bit register for signal <mem<31><15>>.
    Found 4-bit register for signal <mem<31><16>>.
    Found 4-bit register for signal <mem<31><17>>.
    Found 4-bit register for signal <mem<31><18>>.
    Found 4-bit register for signal <mem<31><19>>.
    Found 4-bit register for signal <mem<31><20>>.
    Found 4-bit register for signal <mem<31><21>>.
    Found 4-bit register for signal <mem<31><22>>.
    Found 4-bit register for signal <mem<31><23>>.
    Found 4-bit register for signal <mem<31><24>>.
    Found 4-bit register for signal <mem<31><25>>.
    Found 4-bit register for signal <mem<31><26>>.
    Found 4-bit register for signal <mem<31><27>>.
    Found 4-bit register for signal <mem<31><28>>.
    Found 4-bit register for signal <mem<31><29>>.
    Found 4-bit register for signal <mem<31><30>>.
    Found 4-bit register for signal <mem<31><31>>.
    Found 10-bit register for signal <adr_reg>.
    Found 16-bit register for signal <data_reg>.
    Found 4-bit register for signal <mem<0><0>>.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][0][3]_wide_mux_3112_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][1][3]_wide_mux_3113_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][2][3]_wide_mux_3114_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][3][3]_wide_mux_3115_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][4][3]_wide_mux_3116_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][5][3]_wide_mux_3117_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][6][3]_wide_mux_3118_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][7][3]_wide_mux_3119_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][8][3]_wide_mux_3120_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][9][3]_wide_mux_3121_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][10][3]_wide_mux_3122_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][11][3]_wide_mux_3123_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][12][3]_wide_mux_3124_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][13][3]_wide_mux_3125_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][14][3]_wide_mux_3126_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][15][3]_wide_mux_3127_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][16][3]_wide_mux_3128_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][17][3]_wide_mux_3129_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][18][3]_wide_mux_3130_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][19][3]_wide_mux_3131_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][20][3]_wide_mux_3132_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][21][3]_wide_mux_3133_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][22][3]_wide_mux_3134_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][23][3]_wide_mux_3135_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][24][3]_wide_mux_3136_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][25][3]_wide_mux_3137_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][27][3]_wide_mux_3139_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][28][3]_wide_mux_3140_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][29][3]_wide_mux_3141_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][30][3]_wide_mux_3142_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <read_adr[9]_mem[31][31][3]_wide_mux_3143_OUT> created at line 70.
    Found 4-bit 32-to-1 multiplexer for signal <tile_type_out> created at line 71.
    Summary:
	inferred 4122 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
Unit <GMEM> synthesized.

Synthesizing Unit <GPU>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/GPU/GPU.vhd".
    Found 10-bit register for signal <pxX>.
    Found 1-bit register for signal <hs>.
    Found 10-bit register for signal <pxY>.
    Found 1-bit register for signal <vs>.
    Found 2-bit register for signal <clock_ctr>.
    Found 2-bit adder for signal <clock_ctr[1]_GND_33_o_add_1_OUT> created at line 76.
    Found 10-bit adder for signal <pxX[9]_GND_33_o_add_7_OUT> created at line 92.
    Found 10-bit adder for signal <pxY[9]_GND_33_o_add_17_OUT> created at line 114.
    Found 10-bit comparator greater for signal <pxX[9]_GND_33_o_LessThan_27_o> created at line 133
    Found 10-bit comparator greater for signal <pxY[9]_GND_33_o_LessThan_28_o> created at line 133
    Found 10-bit comparator greater for signal <PWR_20_o_pxX[9]_LessThan_30_o> created at line 134
    Found 10-bit comparator greater for signal <GND_33_o_pxY[9]_LessThan_32_o> created at line 134
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <GPU> synthesized.

Synthesizing Unit <leddriver>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/leddriver.vhd".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 7-bit register for signal <segments>.
    Found 4-bit register for signal <an>.
    Found 18-bit register for signal <counter_r>.
    Found 18-bit adder for signal <counter_r[17]_GND_62_o_add_2_OUT> created at line 1241.
    Found 16x7-bit Read Only RAM for signal <v[3]_GND_62_o_wide_mux_3_OUT>
    Found 4x4-bit Read Only RAM for signal <counter_r[17]_PWR_21_o_wide_mux_4_OUT>
    Found 1-bit 4-to-1 multiplexer for signal <v<3>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<2>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<1>> created at line 39.
    Found 1-bit 4-to-1 multiplexer for signal <v<0>> created at line 39.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <leddriver> synthesized.

Synthesizing Unit <cpu>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/cpu.vhd".
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <buss>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/Buss/buss.vhd".
    Found 16-bit register for signal <bussbuss>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <buss> synthesized.

Synthesizing Unit <grx>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/grx.vhd".
    Found 16-bit register for signal <gr<1>>.
    Found 16-bit register for signal <gr<2>>.
    Found 16-bit register for signal <gr<3>>.
    Found 16-bit register for signal <gr<4>>.
    Found 16-bit register for signal <gr<5>>.
    Found 16-bit register for signal <gr<6>>.
    Found 16-bit register for signal <gr<7>>.
    Found 16-bit register for signal <gr<8>>.
    Found 16-bit register for signal <gr<9>>.
    Found 16-bit register for signal <gr<10>>.
    Found 16-bit register for signal <gr<11>>.
    Found 16-bit register for signal <gr<12>>.
    Found 16-bit register for signal <gr<13>>.
    Found 16-bit register for signal <gr<14>>.
    Found 16-bit register for signal <gr<15>>.
    Found 16-bit register for signal <gr<0>>.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <gr>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
INFO:Xst:3019 - HDL ADVISOR - 256 flip-flops were inferred for signal <gr>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Found 16-bit 16-to-1 multiplexer for signal <at[3]_gr[15][15]_wide_mux_51_OUT> created at line 37.
    Found 16-bit 16-to-1 multiplexer for signal <ind[3]_gr[15][15]_wide_mux_52_OUT> created at line 37.
    Summary:
	inferred 256 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <grx> synthesized.

Synthesizing Unit <alu>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/alu.vhd".
    Found 4-bit register for signal <flags_vippor>.
    Found 1-bit register for signal <random_tmp>.
    Found 32-bit register for signal <random_reg>.
    Found 16-bit register for signal <ar>.
    Found 16-bit adder for signal <ar[15]_signed_buss[15]_add_27_OUT> created at line 69.
    Found 17-bit adder for signal <PWR_26_o_PWR_26_o_add_77_OUT> created at line 83.
    Found 17-bit adder for signal <GND_66_o_PWR_26_o_add_79_OUT> created at line 82.
    Found 17-bit adder for signal <PWR_26_o_GND_66_o_add_81_OUT> created at line 81.
    Found 17-bit adder for signal <GND_66_o_GND_66_o_add_83_OUT> created at line 80.
    Found 16-bit subtractor for signal <ar[15]_signed_buss[15]_sub_34_OUT<15:0>> created at line 66.
    Found 16-bit subtractor for signal <PWR_26_o_signed_buss[15]_sub_39_OUT<15:0>> created at line 1326.
    Found 17-bit subtractor for signal <PWR_26_o_PWR_26_o_sub_70_OUT<16:0>> created at line 87.
    Found 17-bit subtractor for signal <GND_66_o_PWR_26_o_sub_72_OUT<16:0>> created at line 86.
    Found 17-bit subtractor for signal <PWR_26_o_GND_66_o_sub_74_OUT<16:0>> created at line 85.
    Found 17-bit subtractor for signal <GND_66_o_GND_66_o_sub_76_OUT<16:0>> created at line 84.
    Found 16-bit 15-to-1 multiplexer for signal <alu_out> created at line 18.
    Found 16-bit comparator greater for signal <n0052> created at line 85
    Found 16-bit comparator greater for signal <n0055> created at line 86
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  53 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  23 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <pm>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/pm.vhd".
    Found 4096x16-bit single-port RAM <Mram_pmem> for signal <pmem>.
    Found 16-bit register for signal <out_tmp>.
    Summary:
	inferred   1 RAM(s).
	inferred  16 D-type flip-flop(s).
Unit <pm> synthesized.

Synthesizing Unit <kr1>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/kr1.vhd".
    Found 64x8-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
Unit <kr1> synthesized.

Synthesizing Unit <kr2>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/kr2.vhd".
    Found 4x8-bit Read Only RAM for signal <output>
    Summary:
	inferred   1 RAM(s).
Unit <kr2> synthesized.

Synthesizing Unit <upc>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/upc.vhd".
    Found 1-bit register for signal <oldHaltUpc>.
    Found 1-bit register for signal <lastBtnState>.
    Found 4-bit register for signal <tobus_tmp>.
    Found 4-bit register for signal <alu_tmp>.
    Found 1-bit register for signal <p_tmp>.
    Found 4-bit register for signal <frombus_tmp>.
    Found 1-bit register for signal <i_state>.
    Found 1-bit register for signal <flags<2>>.
    Found 16-bit register for signal <lc>.
    Found 8-bit register for signal <upc>.
    Found 1-bit register for signal <halting>.
    Found 8-bit adder for signal <upc[7]_GND_70_o_add_64_OUT> created at line 300.
    Found 16-bit subtractor for signal <GND_70_o_GND_70_o_sub_10_OUT<15:0>> created at line 243.
    Found 256x27-bit Read Only RAM for signal <n0112>
    Found 16-bit comparator lessequal for signal <n0097> created at line 317
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <upc> synthesized.

Synthesizing Unit <ir>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/ir.vhd".
    Found 16-bit register for signal <val>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ir> synthesized.

Synthesizing Unit <asr>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/asr.vhd".
    Found 12-bit register for signal <val>.
    Summary:
	inferred  12 D-type flip-flop(s).
Unit <asr> synthesized.

Synthesizing Unit <pc>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/CPU/pc.vhd".
WARNING:Xst:647 - Input <buss<15:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <val>.
    Found 12-bit adder for signal <val[11]_GND_73_o_add_0_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <pc> synthesized.

Synthesizing Unit <debugger>.
    Related source file is "/edu/tobhu543/TSEA83/projekt/Debugger/debugger.vhd".
WARNING:Xst:647 - Input <sw<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <watcher>.
    Found 16-bit register for signal <dataStates<0>>.
    Found 16-bit register for signal <dataStates<1>>.
    Found 16-bit register for signal <dataStates<2>>.
    Found 16-bit register for signal <dataStates<3>>.
    Found 16-bit register for signal <dataStates<4>>.
    Found 16-bit register for signal <dataStates<5>>.
    Found 16-bit register for signal <dataStates<6>>.
    Found 16-bit register for signal <dataStates<7>>.
    Found 16-bit register for signal <dataStates<8>>.
    Found 16-bit register for signal <dataStates<9>>.
    Found 16-bit register for signal <dataStates<10>>.
    Found 16-bit register for signal <dataStates<11>>.
    Found 16-bit register for signal <dataStates<12>>.
    Found 16-bit register for signal <dataStates<13>>.
    Found 16-bit register for signal <dataStates<14>>.
    Found 16-bit register for signal <dataStates<15>>.
    Found 16-bit register for signal <dataStates<16>>.
    Found 16-bit register for signal <dataStates<17>>.
    Found 16-bit register for signal <dataStates<18>>.
    Found 1-bit register for signal <haltUpc>.
    Found 1-bit register for signal <lastBtnState>.
    Found 16-bit register for signal <outgoing>.
    Found 16-bit 22-to-1 multiplexer for signal <sw[4]_dataStates[31][15]_wide_mux_1_OUT> created at line 36.
    Found 16-bit 22-to-1 multiplexer for signal <sw[4]_indata[31][15]_wide_mux_2_OUT> created at line 36.
    Found 16-bit comparator not equal for signal <n0004> created at line 36
    WARNING:Xst:2404 -  FFs/Latches <dataStates<19><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<20><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<21><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<22><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<23><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<24><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<25><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<26><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<27><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<28><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<29><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<30><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    WARNING:Xst:2404 -  FFs/Latches <dataStates<31><15:0>> (without init value) have a constant value of 0 in block <debugger>.
    Summary:
	inferred 323 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <debugger> synthesized.
RTL-Simplification CPUSTAT: 0.39 
RTL-BasicInf CPUSTAT: 3.14 
RTL-BasicOpt CPUSTAT: 0.04 
RTL-Remain-Bus CPUSTAT: 0.05 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port Read Only RAM                    : 1
 256x27-bit single-port Read Only RAM                  : 1
 4096x16-bit single-port RAM                           : 1
 4x4-bit single-port Read Only RAM                     : 1
 4x8-bit single-port Read Only RAM                     : 1
 64x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 6
 12-bit adder                                          : 1
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 3
 17-bit addsub                                         : 1
 18-bit adder                                          : 1
 2-bit adder                                           : 1
 3-bit adder                                           : 8
 6-bit adder                                           : 4
 8-bit adder                                           : 5
# Registers                                            : 1149
 1-bit register                                        : 28
 10-bit register                                       : 8
 12-bit register                                       : 2
 14-bit register                                       : 1
 16-bit register                                       : 50
 18-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 8
 32-bit register                                       : 1
 4-bit register                                        : 1033
 6-bit register                                        : 4
 7-bit register                                        : 1
 8-bit register                                        : 11
# Comparators                                          : 28
 10-bit comparator greater                             : 4
 16-bit comparator greater                             : 18
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 4
# Multiplexers                                         : 239
 1-bit 2-to-1 multiplexer                              : 118
 1-bit 4-to-1 multiplexer                              : 4
 10-bit 2-to-1 multiplexer                             : 4
 12-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 24
 16-bit 22-to-1 multiplexer                            : 2
 17-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 4
 4-bit 32-to-1 multiplexer                             : 33
 8-bit 2-to-1 multiplexer                              : 19
# Tristates                                            : 27
 1-bit tristate buffer                                 : 27
# Xors                                                 : 3
 1-bit xor2                                            : 1
 4-bit xor2                                            : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <GPU>.
The following registers are absorbed into counter <clock_ctr>: 1 register on signal <clock_ctr>.
The following registers are absorbed into counter <pxX>: 1 register on signal <pxX>.
The following registers are absorbed into counter <pxY>: 1 register on signal <pxY>.
Unit <GPU> synthesized (advanced).

Synthesizing (advanced) Unit <kr1>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <kr1> synthesized (advanced).

Synthesizing (advanced) Unit <kr2>.
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_output> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <output>        |          |
    -----------------------------------------------------------------------
Unit <kr2> synthesized (advanced).

Synthesizing (advanced) Unit <leddriver>.
The following registers are absorbed into counter <counter_r>: 1 register on signal <counter_r>.
INFO:Xst:3048 - The small RAM <Mram_v[3]_GND_62_o_wide_mux_3_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <v>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3048 - The small RAM <Mram_counter_r[17]_PWR_21_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <counter_r>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <leddriver> synthesized (advanced).

Synthesizing (advanced) Unit <pc>.
The following registers are absorbed into counter <val>: 1 register on signal <val>.
Unit <pc> synthesized (advanced).

Synthesizing (advanced) Unit <pm>.
INFO:Xst:3040 - The RAM <Mram_pmem> will be implemented as a BLOCK RAM, absorbing the following register(s): <out_tmp>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 16-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <adr>           |          |
    |     diA            | connected to signal <buss>          |          |
    |     doA            | connected to signal <out_tmp>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <pm> synthesized (advanced).

Synthesizing (advanced) Unit <spi>.
The following registers are absorbed into counter <count7bit>: 1 register on signal <count7bit>.
The following registers are absorbed into counter <count3bit>: 1 register on signal <count3bit>.
The following registers are absorbed into counter <count3bit2>: 1 register on signal <count3bit2>.
The following registers are absorbed into counter <count6bit>: 1 register on signal <count6bit>.
The following registers are absorbed into counter <count10bit>: 1 register on signal <count10bit>.
Unit <spi> synthesized (advanced).

Synthesizing (advanced) Unit <upc>.
The following registers are absorbed into counter <lc>: 1 register on signal <lc>.
INFO:Xst:3040 - The RAM <Mram_n0112> will be implemented as a BLOCK RAM, absorbing the following register(s): <upc>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 27-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <upc[7]_upc[7]_mux_80_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <upc> synthesized (advanced).
WARNING:Xst:2677 - Node <breg_2> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <breg_3> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <breg_4> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <breg_5> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <breg_6> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <breg_7> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <data_reg_0> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_1> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_2> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_3> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_4> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_5> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_6> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_7> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_8> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_9> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_10> of sequential type is unconnected in block <GMEM>.
WARNING:Xst:2677 - Node <data_reg_11> of sequential type is unconnected in block <GMEM>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 6
 16x7-bit single-port distributed Read Only RAM        : 1
 256x27-bit single-port block Read Only RAM            : 1
 4096x16-bit single-port block RAM                     : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 4x8-bit single-port distributed Read Only RAM         : 1
 64x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 6
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 16-bit subtractor                                     : 2
 17-bit addsub                                         : 1
 8-bit adder                                           : 1
# Counters                                             : 26
 10-bit up counter                                     : 6
 12-bit up counter                                     : 1
 16-bit down counter                                   : 1
 18-bit up counter                                     : 1
 2-bit up counter                                      : 1
 3-bit up counter                                      : 8
 6-bit up counter                                      : 4
 8-bit up counter                                      : 4
# Registers                                            : 5033
 Flip-Flops                                            : 5033
# Comparators                                          : 28
 10-bit comparator greater                             : 4
 16-bit comparator greater                             : 18
 16-bit comparator lessequal                           : 1
 16-bit comparator not equal                           : 1
 3-bit comparator lessequal                            : 4
# Multiplexers                                         : 260
 1-bit 2-to-1 multiplexer                              : 150
 1-bit 4-to-1 multiplexer                              : 4
 14-bit 2-to-1 multiplexer                             : 2
 16-bit 15-to-1 multiplexer                            : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 2-to-1 multiplexer                             : 22
 16-bit 22-to-1 multiplexer                            : 2
 17-bit 2-to-1 multiplexer                             : 18
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 32-to-1 multiplexer                             : 33
 8-bit 2-to-1 multiplexer                              : 19
# Xors                                                 : 3
 1-bit xor2                                            : 1
 4-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <yreg_0> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_1> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_2> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_3> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_4> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_5> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_6> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <yreg_7> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_0> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_1> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_2> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_3> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_4> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_5> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_6> of sequential type is unconnected in block <spi>.
WARNING:Xst:2677 - Node <xreg_7> of sequential type is unconnected in block <spi>.

Optimizing unit <snake> ...

Optimizing unit <GPU> ...

Optimizing unit <debugger> ...

Optimizing unit <spi> ...

Optimizing unit <UART> ...

Optimizing unit <shiftregi> ...

Optimizing unit <GMEM> ...

Optimizing unit <leddriver> ...

Optimizing unit <cpu> ...

Optimizing unit <buss> ...

Optimizing unit <grx> ...

Optimizing unit <alu> ...

Optimizing unit <upc> ...

Optimizing unit <ir> ...

Optimizing unit <asr> ...
WARNING:Xst:1710 - FF/Latch <debug_inst/dataStates_16_15> (without init value) has a constant value of 0 in block <snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_inst/dataStates_16_14> (without init value) has a constant value of 0 in block <snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_inst/dataStates_16_13> (without init value) has a constant value of 0 in block <snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <debug_inst/dataStates_16_12> (without init value) has a constant value of 0 in block <snake>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <uart_inst/shiftreg/regi_0> of sequential type is unconnected in block <snake>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <debug_inst/lastBtnState> in Unit <snake> is equivalent to the following FF/Latch, which will be removed : <cpu_inst/xupc/lastBtnState> 
Found area constraint ratio of 100 (+ 0) on block snake, actual ratio is 124.
Optimizing block <snake> to meet ratio 100 (+ 0) of 2278 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <snake>, final ratio is 104.
FlipFlop cpu_inst/xbuss/bussbuss_0 has been replicated 1 time(s)
FlipFlop cpu_inst/xbuss/bussbuss_1 has been replicated 1 time(s)
FlipFlop cpu_inst/xbuss/bussbuss_2 has been replicated 1 time(s)
FlipFlop cpu_inst/xbuss/bussbuss_3 has been replicated 1 time(s)
FlipFlop cpu_inst/xupc/alu_tmp_0 has been replicated 2 time(s)
FlipFlop cpu_inst/xupc/alu_tmp_1 has been replicated 2 time(s)
FlipFlop cpu_inst/xupc/alu_tmp_2 has been replicated 2 time(s)
FlipFlop cpu_inst/xupc/alu_tmp_3 has been replicated 1 time(s)
FlipFlop gmem_inst/adr_reg_0 has been replicated 1 time(s)
FlipFlop gmem_inst/adr_reg_1 has been replicated 1 time(s)
FlipFlop gmem_inst/adr_reg_2 has been replicated 1 time(s)
FlipFlop gmem_inst/adr_reg_3 has been replicated 1 time(s)
FlipFlop gmem_inst/adr_reg_4 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <snake> :
	Found 2-bit shift register for signal <spi_inst/SPIGEN[3].spi_inst/breg_1>.
	Found 2-bit shift register for signal <spi_inst/SPIGEN[2].spi_inst/breg_1>.
	Found 2-bit shift register for signal <spi_inst/SPIGEN[1].spi_inst/breg_1>.
	Found 2-bit shift register for signal <spi_inst/SPIGEN[0].spi_inst/breg_1>.
Unit <snake> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 5159
 Flip-Flops                                            : 5159
# Shift Registers                                      : 4
 2-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : design.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 8461
#      GND                         : 1
#      INV                         : 36
#      LUT1                        : 116
#      LUT2                        : 72
#      LUT3                        : 68
#      LUT4                        : 4234
#      LUT5                        : 237
#      LUT6                        : 3022
#      MUXCY                       : 191
#      MUXF7                       : 266
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 185
# FlipFlops/Latches                : 5163
#      FD                          : 4600
#      FDE                         : 460
#      FDR                         : 29
#      FDRE                        : 73
#      FDS                         : 1
# RAMS                             : 5
#      RAMB16BWER                  : 5
# Shift Registers                  : 4
#      SRLC16E                     : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 15
#      OBUF                        : 40
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            5163  out of  18224    28%  
 Number of Slice LUTs:                 7789  out of   9112    85%  
    Number used as Logic:              7785  out of   9112    85%  
    Number used as Memory:                4  out of   2176     0%  
       Number used as SRL:                4

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8330
   Number with an unused Flip Flop:    3167  out of   8330    38%  
   Number with an unused LUT:           541  out of   8330     6%  
   Number of fully used LUT-FF pairs:  4622  out of   8330    55%  
   Number of unique control sets:        54

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    232    24%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of     32    15%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 5172  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.602ns (Maximum Frequency: 151.461MHz)
   Minimum input arrival time before clock: 6.760ns
   Maximum output required time after clock: 12.078ns
   Maximum combinational path delay: 7.482ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.602ns (frequency: 151.461MHz)
  Total number of paths / destination ports: 87331 / 5860
-------------------------------------------------------------------------
Delay:               6.602ns (Levels of Logic = 6)
  Source:            spi_inst/SPIGEN[3].spi_inst/count10bit_6 (FF)
  Destination:       spi_inst/SPIGEN[3].spi_inst/count10bit_8 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: spi_inst/SPIGEN[3].spi_inst/count10bit_6 to spi_inst/SPIGEN[3].spi_inst/count10bit_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  spi_inst/SPIGEN[3].spi_inst/count10bit_6 (spi_inst/SPIGEN[3].spi_inst/count10bit_6)
     LUT4:I0->O            1   0.203   0.580  spi_inst/SPIGEN[3].spi_inst/_n0367_inv1_SW0 (N21)
     LUT6:I5->O            8   0.205   1.031  spi_inst/SPIGEN[3].spi_inst/_n0367_inv1 (spi_inst/SPIGEN[3].spi_inst/N8)
     LUT4:I1->O            6   0.205   0.745  spi_inst/SPIGEN[3].spi_inst/_n02991 (spi_inst/SPIGEN[3].spi_inst/_n0299)
     LUT6:I5->O            5   0.205   0.715  spi_inst/SPIGEN[3].spi_inst/_n0288 (spi_inst/SPIGEN[3].spi_inst/_n0288)
     LUT5:I4->O           10   0.205   0.857  spi_inst/SPIGEN[3].spi_inst/Mcount_count10bit_val1 (spi_inst/SPIGEN[3].spi_inst/Mcount_count10bit_val)
     LUT4:I3->O            1   0.205   0.000  spi_inst/SPIGEN[3].spi_inst/count10bit_8_rstpot (spi_inst/SPIGEN[3].spi_inst/count10bit_8_rstpot)
     FD:D                      0.102          spi_inst/SPIGEN[3].spi_inst/count10bit_8
    ----------------------------------------
    Total                      6.602ns (1.777ns logic, 4.825ns route)
                                       (26.9% logic, 73.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4924 / 4219
-------------------------------------------------------------------------
Offset:              6.760ns (Levels of Logic = 12)
  Source:            sw<0> (PAD)
  Destination:       debug_inst/haltUpc (FF)
  Destination Clock: clk rising

  Data Path: sw<0> to debug_inst/haltUpc
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           161   1.222   2.383  sw_0_IBUF (sw_0_IBUF)
     LUT6:I0->O            1   0.203   0.827  debug_inst/Mmux_sw[4]_indata[31][15]_wide_mux_2_OUT_91 (debug_inst/Mmux_sw[4]_indata[31][15]_wide_mux_2_OUT_91)
     LUT6:I2->O            1   0.203   0.000  debug_inst/Mmux_sw[4]_indata[31][15]_wide_mux_2_OUT_4 (debug_inst/Mmux_sw[4]_indata[31][15]_wide_mux_2_OUT_4)
     MUXF7:I0->O           2   0.131   0.961  debug_inst/Mmux_sw[4]_indata[31][15]_wide_mux_2_OUT_2_f7 (debug_inst/sw[4]_indata[31][15]_wide_mux_2_OUT<0>1)
     LUT6:I1->O            1   0.203   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_lut<0> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<0> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<1> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<2> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<3> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<4> (debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  debug_inst/Mcompar_sw[4]_sw[4]_not_equal_3_o_cy<5> (debug_inst/sw[4]_sw[4]_not_equal_3_o)
     MUXCY:CI->O           1   0.258   0.000  debug_inst/haltUpc_rstpot_cy (debug_inst/haltUpc_rstpot)
     FD:D                      0.102          debug_inst/haltUpc
    ----------------------------------------
    Total                      6.760ns (2.589ns logic, 4.171ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 72405 / 39
-------------------------------------------------------------------------
Offset:              12.078ns (Levels of Logic = 9)
  Source:            gpu_inst/pxY_4 (FF)
  Destination:       vgaRed<1> (PAD)
  Source Clock:      clk rising

  Data Path: gpu_inst/pxY_4 to vgaRed<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q          1027   0.447   2.578  gpu_inst/pxY_4 (gpu_inst/pxY_4)
     LUT6:I0->O            1   0.203   0.827  gmem_inst/Mmux_read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT_810 (gmem_inst/Mmux_read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT_810)
     LUT6:I2->O            1   0.203   0.000  gmem_inst/Mmux_read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT_33 (gmem_inst/Mmux_read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT_33)
     MUXF7:I1->O           1   0.140   0.827  gmem_inst/Mmux_read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT_2_f7_2 (gmem_inst/read_adr[9]_mem[31][26][3]_wide_mux_3138_OUT<3>)
     LUT6:I2->O            1   0.203   0.827  gmem_inst/Mmux_tile_type_out_810 (gmem_inst/Mmux_tile_type_out_810)
     LUT6:I2->O            1   0.203   0.000  gmem_inst/Mmux_tile_type_out_33 (gmem_inst/Mmux_tile_type_out_33)
     MUXF7:I1->O           9   0.140   1.077  gmem_inst/Mmux_tile_type_out_2_f7_2 (gmem_tile_type_out<3>)
     LUT4:I0->O            2   0.203   0.845  gpu_inst/Mmux_vgaRed131 (gpu_inst/N33)
     LUT6:I3->O            1   0.205   0.579  gpu_inst/Mmux_vgaRed21 (vgaRed_1_OBUF)
     OBUF:I->O                 2.571          vgaRed_1_OBUF (vgaRed<1>)
    ----------------------------------------
    Total                     12.078ns (4.518ns logic, 7.560ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               7.482ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       vgaBlue<2> (PAD)

  Data Path: sw<1> to vgaBlue<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           161   1.222   2.123  sw_1_IBUF (sw_1_IBUF)
     LUT2:I0->O            1   0.203   0.580  gpu_inst/Mmux_vgaBlue2_SW0 (N9)
     LUT6:I5->O            1   0.205   0.579  gpu_inst/Mmux_vgaBlue2 (vgaBlue_2_OBUF)
     OBUF:I->O                 2.571          vgaBlue_2_OBUF (vgaBlue<2>)
    ----------------------------------------
    Total                      7.482ns (4.201ns logic, 3.281ns route)
                                       (56.1% logic, 43.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.602|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 43.86 secs
 
--> 


Total memory usage is 633256 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  475 (   0 filtered)
Number of infos    :   13 (   0 filtered)

