# 1. Post Layout synthesis gate count:
<p align="center">
  <img width="600" height="500" src="https://user-images.githubusercontent.com/110991148/192595954-41f91a4c-5901-47a3-88b8-076f9529bf61.png">
</p>
Gate Count = 9

# 2. Area (box command):
<p align="center">
  <img width="600" height="500" src="https://user-images.githubusercontent.com/110991148/192596487-93a8ef88-9d19-45e3-a83e-f6d662c9e353.png">
</p>
Area = 2467.272 Âµm2

# 3. Performance:
<p align="center">
  <img width="600" height="500" src="https://user-images.githubusercontent.com/110991148/192597022-bbf088bd-b8b6-416f-9407-06c0746d48b0.png">
</p>
Clock period = 65ns
Slack = 51.08ns
Performance = 1/(clock period - slack) = 1/(65 - 51.08)ns = 71.84Mhz 

# 4. Flop/standard cell ratio:
<p align="center">
  <img width="600" height="500" src="https://user-images.githubusercontent.com/110991148/192597227-4139f53b-1ca9-4934-a806-e019efb7ed29.png">
</p>
Flop Ratio = Ratio of total number of flip flops / Total number of cells present in the design = 4/9 = 0.44444

# 5. Power (internal, switching, leakage and total):
<p align="center">
  <img width="600" height="500" src="https://user-images.githubusercontent.com/110991148/192597373-8dc25e5c-d529-43c8-aeb5-57b83721c68c.png">
</p>
Internal Power = 10.6 uW (83.9%) 
Switching Power = 2.02 uW (16.1%) 
Leakage Power = 0.188 nW (0.00%) 
Total Power = 12.6 uW (100%)   
