Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Wed May 15 15:39:33 2024
| Host         : Amh2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_block_wrapper_timing_summary_routed.rpt -pb uart_block_wrapper_timing_summary_routed.pb -rpx uart_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_block_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       58          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning           Missing input or output delay                                     1           
TIMING-20  Warning           Non-clocked latch                                                 1           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (145)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 50 register/latch pins with no clock driven by root clock pin: uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uart_block_i/rx_mod_0/U0/intr_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (145)
--------------------------------------------------
 There are 145 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.328        0.000                      0                    9        0.336        0.000                      0                    9        3.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.328        0.000                      0                    9        0.336        0.000                      0                    9        3.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 0.963ns (28.674%)  route 2.395ns (71.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.626     5.077    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           1.124     6.657    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.154     6.811 f  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.700     7.511    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_2_n_0
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.353     7.864 r  uart_block_i/clk_divider_emad_0/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.572     8.436    uart_block_i/clk_divider_emad_0/U0/p_0_in[1]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
                         clock pessimism              0.627    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)       -0.278    12.764    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.436    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.892ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.743ns (23.588%)  route 2.407ns (76.412%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.626     5.077    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/Q
                         net (fo=1, routed)           0.591     6.186    uart_block_i/clk_divider_emad_0/U0/clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.287 r  uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG_inst/O
                         net (fo=51, routed)          1.816     8.103    uart_block_i/clk_divider_emad_0/U0/clk_div_BUFG
    SLICE_X50Y47         LUT6 (Prop_lut6_I5_O)        0.124     8.227 r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     8.227    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
                         clock pessimism              0.627    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X50Y47         FDRE (Setup_fdre_C_D)        0.077    13.119    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         13.119    
                         arrival time                          -8.227    
  -------------------------------------------------------------------
                         slack                                  4.892    

Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.996ns  (logic 0.766ns (25.570%)  route 2.230ns (74.430%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.608     5.059    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.577 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/Q
                         net (fo=6, routed)           1.607     7.184    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]
    SLICE_X50Y47         LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  uart_block_i/clk_divider_emad_0/U0/count_sig[5]_i_2/O
                         net (fo=1, routed)           0.622     7.930    uart_block_i/clk_divider_emad_0/U0/count_sig[5]_i_2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.054 r  uart_block_i/clk_divider_emad_0/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     8.054    uart_block_i/clk_divider_emad_0/U0/p_0_in[5]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
                         clock pessimism              0.537    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.029    12.981    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         12.981    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.217ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.618ns  (logic 0.766ns (29.264%)  route 1.852ns (70.737%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.608     5.059    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.577 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/Q
                         net (fo=6, routed)           1.020     6.597    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.721 r  uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_2/O
                         net (fo=2, routed)           0.263     6.984    uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_2_n_0
    SLICE_X51Y47         LUT3 (Prop_lut3_I0_O)        0.124     7.108 r  uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.569     7.676    uart_block_i/clk_divider_emad_0/U0/p_0_in[7]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.537    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)       -0.058    12.894    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  5.217    

Slack (MET) :             5.482ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.766ns (31.366%)  route 1.676ns (68.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.608     5.059    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.577 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/Q
                         net (fo=6, routed)           1.020     6.597    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]
    SLICE_X51Y47         LUT6 (Prop_lut6_I4_O)        0.124     6.721 r  uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_2/O
                         net (fo=2, routed)           0.656     7.377    uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_2_n_0
    SLICE_X51Y47         LUT6 (Prop_lut6_I0_O)        0.124     7.501 r  uart_block_i/clk_divider_emad_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     7.501    uart_block_i/clk_divider_emad_0/U0/p_0_in[6]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.537    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)        0.031    12.983    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         12.983    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                  5.482    

Slack (MET) :             5.539ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.937ns (39.078%)  route 1.461ns (60.922%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.626     5.077    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.456     5.533 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/Q
                         net (fo=4, routed)           1.124     6.657    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]
    SLICE_X51Y47         LUT4 (Prop_lut4_I3_O)        0.154     6.811 f  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_2/O
                         net (fo=3, routed)           0.337     7.148    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_2_n_0
    SLICE_X50Y46         LUT6 (Prop_lut6_I4_O)        0.327     7.475 r  uart_block_i/clk_divider_emad_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     7.475    uart_block_i/clk_divider_emad_0/U0/p_0_in[4]
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.051    12.431    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
                         clock pessimism              0.537    12.969    
                         clock uncertainty           -0.035    12.933    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.081    13.014    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  5.539    

Slack (MET) :             5.614ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.083ns  (logic 0.747ns (35.863%)  route 1.336ns (64.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.626     5.077    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.419     5.496 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/Q
                         net (fo=8, routed)           0.717     6.213    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]
    SLICE_X50Y47         LUT4 (Prop_lut4_I3_O)        0.328     6.541 r  uart_block_i/clk_divider_emad_0/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.619     7.160    uart_block_i/clk_divider_emad_0/U0/p_0_in[3]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
                         clock pessimism              0.627    13.077    
                         clock uncertainty           -0.035    13.042    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)       -0.268    12.774    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         12.774    
                         arrival time                          -7.160    
  -------------------------------------------------------------------
                         slack                                  5.614    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.100ns  (logic 0.642ns (30.574%)  route 1.458ns (69.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 12.450 - 8.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.537ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.608     5.059    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.577 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           1.268     6.845    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]
    SLICE_X50Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.969 r  uart_block_i/clk_divider_emad_0/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.190     7.159    uart_block_i/clk_divider_emad_0/U0/p_0_in[2]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069    12.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
                         clock pessimism              0.537    12.987    
                         clock uncertainty           -0.035    12.952    
    SLICE_X51Y47         FDCE (Setup_fdce_C_D)       -0.062    12.890    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                          -7.159    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             6.274ns  (required time - arrival time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.768ns  (logic 0.642ns (36.311%)  route 1.126ns (63.689%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 12.431 - 8.000 ) 
    Source Clock Delay      (SCD):    5.059ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.608     5.059    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.518     5.577 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           1.126     6.703    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.827 r  uart_block_i/clk_divider_emad_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     6.827    uart_block_i/clk_divider_emad_0/U0/p_0_in[0]
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.051    12.431    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
                         clock pessimism              0.627    13.059    
                         clock uncertainty           -0.035    13.023    
    SLICE_X50Y46         FDCE (Setup_fdce_C_D)        0.077    13.100    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         13.100    
                         arrival time                          -6.827    
  -------------------------------------------------------------------
                         slack                                  6.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/Q
                         net (fo=4, routed)           0.242     2.081    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]
    SLICE_X51Y47         LUT6 (Prop_lut6_I5_O)        0.045     2.126 r  uart_block_i/clk_divider_emad_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     2.126    uart_block_i/clk_divider_emad_0/U0/p_0_in[6]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.092     1.789    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.423%)  route 0.242ns (56.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/Q
                         net (fo=4, routed)           0.242     2.081    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]
    SLICE_X51Y47         LUT6 (Prop_lut6_I3_O)        0.045     2.126 r  uart_block_i/clk_divider_emad_0/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     2.126    uart_block_i/clk_divider_emad_0/U0/p_0_in[5]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.091     1.788    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.226ns (41.773%)  route 0.315ns (58.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.128     1.825 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.315     2.140    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]
    SLICE_X50Y46         LUT6 (Prop_lut6_I2_O)        0.098     2.238 r  uart_block_i/clk_divider_emad_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     2.238    uart_block_i/clk_divider_emad_0/U0/p_0_in[4]
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.724     2.130    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.406     1.725    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.121     1.846    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.226ns (40.359%)  route 0.334ns (59.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.128     1.825 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.334     2.159    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]
    SLICE_X50Y47         LUT6 (Prop_lut6_I2_O)        0.098     2.257 r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     2.257    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
                         clock pessimism             -0.435     1.710    
    SLICE_X50Y47         FDRE (Hold_fdre_C_D)         0.120     1.830    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.226ns (41.565%)  route 0.318ns (58.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.128     1.825 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/Q
                         net (fo=8, routed)           0.262     2.087    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]
    SLICE_X50Y47         LUT3 (Prop_lut3_I0_O)        0.098     2.185 r  uart_block_i/clk_divider_emad_0/U0/count_sig[2]_i_1/O
                         net (fo=1, routed)           0.056     2.241    uart_block_i/clk_divider_emad_0/U0/p_0_in[2]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.071     1.768    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.499ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.760%)  route 0.410ns (66.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.464     1.683    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDCE (Prop_fdce_C_Q)         0.164     1.847 f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/Q
                         net (fo=9, routed)           0.410     2.257    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.302 r  uart_block_i/clk_divider_emad_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     2.302    uart_block_i/clk_divider_emad_0/U0/p_0_in[0]
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.724     2.130    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.448     1.683    
    SLICE_X50Y46         FDCE (Hold_fdce_C_D)         0.120     1.803    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.189ns (35.984%)  route 0.336ns (64.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/Q
                         net (fo=7, routed)           0.157     1.995    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]
    SLICE_X50Y47         LUT5 (Prop_lut5_I2_O)        0.048     2.043 r  uart_block_i/clk_divider_emad_0/U0/count_sig[1]_i_1/O
                         net (fo=1, routed)           0.180     2.223    uart_block_i/clk_divider_emad_0/U0/p_0_in[1]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.001     1.698    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.186ns (31.103%)  route 0.412ns (68.897%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/Q
                         net (fo=4, routed)           0.235     2.074    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]
    SLICE_X51Y47         LUT3 (Prop_lut3_I1_O)        0.045     2.119 r  uart_block_i/clk_divider_emad_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.177     2.295    uart_block_i/clk_divider_emad_0/U0/p_0_in[7]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.072     1.769    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           2.295    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.190ns (32.629%)  route 0.392ns (67.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.448ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.478     1.697    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y47         FDCE (Prop_fdce_C_Q)         0.141     1.838 r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/Q
                         net (fo=7, routed)           0.173     2.011    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]
    SLICE_X50Y47         LUT4 (Prop_lut4_I1_O)        0.049     2.060 r  uart_block_i/clk_divider_emad_0/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.220     2.280    uart_block_i/clk_divider_emad_0/U0/p_0_in[3]
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.448     1.697    
    SLICE_X51Y47         FDCE (Hold_fdce_C_D)         0.002     1.699    uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.580    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X50Y47  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y47  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y47  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y47  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X50Y47  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X50Y46  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X51Y47  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           154 Endpoints
Min Delay           154 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.488ns  (logic 4.193ns (55.998%)  route 3.295ns (44.002%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[6]/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.693     0.693 r  uart_block_i/d_latch_0/U0/Q_reg[6]/Q
                         net (fo=1, routed)           3.295     3.988    led_OBUF[6]
    G14                  OBUF (Prop_obuf_I_O)         3.500     7.488 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.488    led[6]
    G14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/tx_mod_0/U0/reg_data_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            rxd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.364ns  (logic 4.100ns (64.416%)  route 2.265ns (35.584%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y100       FDPE                         0.000     0.000 r  uart_block_i/tx_mod_0/U0/reg_data_reg[0]/C
    SLICE_X113Y100       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_block_i/tx_mod_0/U0/reg_data_reg[0]/Q
                         net (fo=1, routed)           2.265     2.721    rxd_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644     6.364 r  rxd_OBUF_inst/O
                         net (fo=0)                   0.000     6.364    rxd
    Y14                                                               r  rxd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.223ns (66.637%)  route 2.114ns (33.363%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[0]/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.693     0.693 r  uart_block_i/d_latch_0/U0/Q_reg[0]/Q
                         net (fo=1, routed)           2.114     2.807    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     6.337 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.337    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.329ns  (logic 4.250ns (67.160%)  route 2.078ns (32.840%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[1]/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.693     0.693 r  uart_block_i/d_latch_0/U0/Q_reg[1]/Q
                         net (fo=1, routed)           2.078     2.771    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     6.329 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.329    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.321ns  (logic 4.206ns (66.537%)  route 2.115ns (33.463%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[4]/C
    SLICE_X112Y101       FDRE (Prop_fdre_C_Q)         0.693     0.693 r  uart_block_i/d_latch_0/U0/Q_reg[4]/Q
                         net (fo=1, routed)           2.115     2.808    led_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.513     6.321 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.321    led[4]
    G17                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.137ns  (logic 4.226ns (68.872%)  route 1.910ns (31.128%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[7]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.631     0.631 r  uart_block_i/d_latch_0/U0/Q_reg[7]/Q
                         net (fo=1, routed)           1.910     2.541    led_OBUF[7]
    L14                  OBUF (Prop_obuf_I_O)         3.595     6.137 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.137    led[7]
    L14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 4.206ns (69.322%)  route 1.861ns (30.678%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[5]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.631     0.631 r  uart_block_i/d_latch_0/U0/Q_reg[5]/Q
                         net (fo=1, routed)           1.861     2.492    led_OBUF[5]
    N15                  OBUF (Prop_obuf_I_O)         3.575     6.067 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.067    led[5]
    N15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.930ns  (logic 4.203ns (70.885%)  route 1.727ns (29.115%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[2]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.631     0.631 r  uart_block_i/d_latch_0/U0/Q_reg[2]/Q
                         net (fo=1, routed)           1.727     2.358    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.930 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.930    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/d_latch_0/U0/Q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.212ns (71.608%)  route 1.670ns (28.392%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y103       FDRE                         0.000     0.000 r  uart_block_i/d_latch_0/U0/Q_reg[3]/C
    SLICE_X111Y103       FDRE (Prop_fdre_C_Q)         0.631     0.631 r  uart_block_i/d_latch_0/U0/Q_reg[3]/Q
                         net (fo=1, routed)           1.670     2.301    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     5.882 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.882    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/tx_mod_0/U0/cnt_bit_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.667ns  (logic 1.463ns (31.355%)  route 3.204ns (68.645%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.204     4.667    uart_block_i/tx_mod_0/U0/rst
    SLICE_X110Y98        FDCE                                         f  uart_block_i/tx_mod_0/U0/cnt_bit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/uart_loop_mod_0/U0/uart_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.629%)  route 0.077ns (35.371%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[4]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_block_i/rx_mod_0/U0/rxreg_reg[4]/Q
                         net (fo=3, routed)           0.077     0.218    uart_block_i/uart_loop_mod_0/U0/data_out[3]
    SLICE_X111Y101       FDCE                                         r  uart_block_i/uart_loop_mod_0/U0/uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/uart_loop_mod_0/U0/uart_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.047%)  route 0.120ns (45.953%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[2]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_block_i/rx_mod_0/U0/rxreg_reg[2]/Q
                         net (fo=3, routed)           0.120     0.261    uart_block_i/uart_loop_mod_0/U0/data_out[1]
    SLICE_X111Y101       FDCE                                         r  uart_block_i/uart_loop_mod_0/U0/uart_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/d_latch_0/U0/Q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.660%)  route 0.127ns (47.340%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[2]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_block_i/rx_mod_0/U0/rxreg_reg[2]/Q
                         net (fo=3, routed)           0.127     0.268    uart_block_i/d_latch_0/U0/D[1]
    SLICE_X112Y101       FDRE                                         r  uart_block_i/d_latch_0/U0/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y100       FDCE                         0.000     0.000 r  uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[1]/C
    SLICE_X111Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[1]/Q
                         net (fo=3, routed)           0.128     0.269    uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X111Y100       FDCE                                         r  uart_block_i/uart_loop_mod_0/U0/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/d_latch_0/U0/Q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.031%)  route 0.130ns (47.969%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[6]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_block_i/rx_mod_0/U0/rxreg_reg[6]/Q
                         net (fo=3, routed)           0.130     0.271    uart_block_i/d_latch_0/U0/D[5]
    SLICE_X111Y103       FDRE                                         r  uart_block_i/d_latch_0/U0/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_block_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.093%)  route 0.087ns (31.907%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y100       FDCE                         0.000     0.000 r  uart_block_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/C
    SLICE_X110Y100       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_block_i/tx_mod_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=11, routed)          0.087     0.228    uart_block_i/tx_mod_0/U0/current_state[1]
    SLICE_X111Y100       LUT6 (Prop_lut6_I4_O)        0.045     0.273 r  uart_block_i/tx_mod_0/U0/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.273    uart_block_i/tx_mod_0/U0/next_state[2]
    SLICE_X111Y100       FDCE                                         r  uart_block_i/tx_mod_0/U0/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[8]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/uart_loop_mod_0/U0/uart_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.782%)  route 0.142ns (50.218%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[8]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_block_i/rx_mod_0/U0/rxreg_reg[8]/Q
                         net (fo=3, routed)           0.142     0.283    uart_block_i/uart_loop_mod_0/U0/data_out[7]
    SLICE_X111Y101       FDCE                                         r  uart_block_i/uart_loop_mod_0/U0/uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/tx_mod_0/U0/reg_data_reg[2]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/tx_mod_0/U0/reg_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDPE                         0.000     0.000 r  uart_block_i/tx_mod_0/U0/reg_data_reg[2]/C
    SLICE_X112Y100       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  uart_block_i/tx_mod_0/U0/reg_data_reg[2]/Q
                         net (fo=1, routed)           0.082     0.246    uart_block_i/tx_mod_0/U0/in9[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I1_O)        0.048     0.294 r  uart_block_i/tx_mod_0/U0/reg_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    uart_block_i/tx_mod_0/U0/reg_data0_in[1]
    SLICE_X113Y100       FDPE                                         r  uart_block_i/tx_mod_0/U0/reg_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/tx_mod_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_block_i/tx_mod_0/U0/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDCE                         0.000     0.000 r  uart_block_i/tx_mod_0/U0/count_reg[1]/C
    SLICE_X110Y99        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_block_i/tx_mod_0/U0/count_reg[1]/Q
                         net (fo=3, routed)           0.091     0.219    uart_block_i/tx_mod_0/U0/count_reg_n_0_[1]
    SLICE_X110Y99        LUT6 (Prop_lut6_I5_O)        0.099     0.318 r  uart_block_i/tx_mod_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.318    uart_block_i/tx_mod_0/U0/count[2]_i_1_n_0
    SLICE_X110Y99        FDCE                                         r  uart_block_i/tx_mod_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_block_i/rx_mod_0/U0/rxreg_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_block_i/d_latch_0/U0/Q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (39.986%)  route 0.192ns (60.014%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y101       FDPE                         0.000     0.000 r  uart_block_i/rx_mod_0/U0/rxreg_reg[3]/C
    SLICE_X110Y101       FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  uart_block_i/rx_mod_0/U0/rxreg_reg[3]/Q
                         net (fo=3, routed)           0.192     0.320    uart_block_i/d_latch_0/U0/D[2]
    SLICE_X111Y103       FDRE                                         r  uart_block_i/d_latch_0/U0/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.345ns  (logic 1.587ns (19.023%)  route 6.757ns (80.977%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.757     8.221    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.345 r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     8.345    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.184ns  (logic 1.463ns (17.881%)  route 6.721ns (82.119%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.721     8.184    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.069     4.450    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.183ns  (logic 1.463ns (17.883%)  route 6.720ns (82.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.720     8.183    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y46         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.051     4.431    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.183ns  (logic 1.463ns (17.883%)  route 6.720ns (82.117%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.431ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.431ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          6.720     8.183    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y46         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=9, routed)           3.051     4.431    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.303ns  (logic 0.231ns (7.005%)  route 3.072ns (92.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.072     3.303    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y46         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.724     2.130    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.303ns  (logic 0.231ns (7.005%)  route 3.072ns (92.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.072     3.303    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y46         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.724     2.130    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y46         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.315ns  (logic 0.231ns (6.980%)  route 3.084ns (93.020%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.084     3.315    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X51Y47         FDCE                                         f  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X51Y47         FDCE                                         r  uart_block_i/clk_divider_emad_0/U0/count_sig_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.384ns  (logic 0.276ns (8.169%)  route 3.107ns (91.831%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=59, routed)          3.107     3.339    uart_block_i/clk_divider_emad_0/U0/rst
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     3.384 r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     3.384    uart_block_i/clk_divider_emad_0/U0/clk_div_sig_i_1_n_0
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=9, routed)           1.738     2.145    uart_block_i/clk_divider_emad_0/U0/clk
    SLICE_X50Y47         FDRE                                         r  uart_block_i/clk_divider_emad_0/U0/clk_div_sig_reg/C





