{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 11:15:03 2016 " "Info: Processing started: Wed May 11 11:15:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off VGA -c VGA --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[6\] " "Warning: Node \"segment7:ind\|indicator\[6\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[5\] " "Warning: Node \"segment7:ind\|indicator\[5\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[4\] " "Warning: Node \"segment7:ind\|indicator\[4\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[3\] " "Warning: Node \"segment7:ind\|indicator\[3\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[2\] " "Warning: Node \"segment7:ind\|indicator\[2\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "segment7:ind\|indicator\[1\] " "Warning: Node \"segment7:ind\|indicator\[1\]\" is a latch" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[2\] " "Info: Assuming node \"mode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[1\] " "Info: Assuming node \"mode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "mode\[0\] " "Info: Assuming node \"mode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "segment7:ind\|Mux6~0 " "Info: Detected gated clock \"segment7:ind\|Mux6~0\" as buffer" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "segment7:ind\|Mux6~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register VGA_Timer:Timer_2\|column\[5\] register VGA_Video_Generator:Generator_3\|G\[3\] 3.111 ns " "Info: Slack time is 3.111 ns for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:Timer_2\|column\[5\]\" and destination register \"VGA_Video_Generator:Generator_3\|G\[3\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "58.51 MHz 17.091 ns " "Info: Fmax is 58.51 MHz (period= 17.091 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.961 ns + Largest register register " "Info: + Largest register to register requirement is 19.961 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.202 ns + " "Info: + Setup relationship between source and destination is 20.202 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.759 ns " "Info: + Latch edge is 17.759 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.510 ns + Shortest register " "Info: + Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.510 ns VGA_Video_Generator:Generator_3\|G\[3\] 3 REG LCFF_X33_Y12_N27 3 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.98 % ) " "Info: Total cell delay = 0.602 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 76.02 % ) " "Info: Total interconnect delay = 1.908 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.512 ns - Longest register " "Info: - Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.512 ns VGA_Timer:Timer_2\|column\[5\] 3 REG LCFF_X36_Y15_N29 14 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.512 ns; Loc. = LCFF_X36_Y15_N29; Fanout = 14; REG Node = 'VGA_Timer:Timer_2\|column\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.910 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.910 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns - " "Info: - Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.850 ns - Longest register register " "Info: - Longest register to register delay is 16.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:Timer_2\|column\[5\] 1 REG LCFF_X36_Y15_N29 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y15_N29; Fanout = 14; REG Node = 'VGA_Timer:Timer_2\|column\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.495 ns) 1.951 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[2\]~1 2 COMB LCCOMB_X27_Y15_N16 2 " "Info: 2: + IC(1.456 ns) + CELL(0.495 ns) = 1.951 ns; Loc. = LCCOMB_X27_Y15_N16; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.951 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.031 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~3 3 COMB LCCOMB_X27_Y15_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 2.031 ns; Loc. = LCCOMB_X27_Y15_N18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.111 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~5 4 COMB LCCOMB_X27_Y15_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.111 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.191 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~7 5 COMB LCCOMB_X27_Y15_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.191 ns; Loc. = LCCOMB_X27_Y15_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.271 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[6\]~9 6 COMB LCCOMB_X27_Y15_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.271 ns; Loc. = LCCOMB_X27_Y15_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.351 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[7\]~11 7 COMB LCCOMB_X27_Y15_N26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.351 ns; Loc. = LCCOMB_X27_Y15_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.809 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[8\]~12 8 COMB LCCOMB_X27_Y15_N28 28 " "Info: 8: + IC(0.000 ns) + CELL(0.458 ns) = 2.809 ns; Loc. = LCCOMB_X27_Y15_N28; Fanout = 28; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_7_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 66 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.359 ns) + CELL(0.177 ns) 3.345 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[58\]~61 9 COMB LCCOMB_X27_Y15_N10 2 " "Info: 9: + IC(0.359 ns) + CELL(0.177 ns) = 3.345 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[58\]~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.517 ns) 4.682 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~3 10 COMB LCCOMB_X26_Y15_N18 2 " "Info: 10: + IC(0.820 ns) + CELL(0.517 ns) = 4.682 ns; Loc. = LCCOMB_X26_Y15_N18; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.762 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~5 11 COMB LCCOMB_X26_Y15_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.762 ns; Loc. = LCCOMB_X26_Y15_N20; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.842 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~7 12 COMB LCCOMB_X26_Y15_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.842 ns; Loc. = LCCOMB_X26_Y15_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.922 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[6\]~9 13 COMB LCCOMB_X26_Y15_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 4.922 ns; Loc. = LCCOMB_X26_Y15_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.002 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[7\]~11 14 COMB LCCOMB_X26_Y15_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 5.002 ns; Loc. = LCCOMB_X26_Y15_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.460 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[8\]~12 15 COMB LCCOMB_X26_Y15_N28 20 " "Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 5.460 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 20; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_8_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 71 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.178 ns) 6.260 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[65\]~38 16 COMB LCCOMB_X25_Y15_N22 2 " "Info: 16: + IC(0.622 ns) + CELL(0.178 ns) = 6.260 ns; Loc. = LCCOMB_X25_Y15_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[65\]~38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.517 ns) 7.339 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[2\]~1 17 COMB LCCOMB_X25_Y15_N4 2 " "Info: 17: + IC(0.562 ns) + CELL(0.517 ns) = 7.339 ns; Loc. = LCCOMB_X25_Y15_N4; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.419 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~3 18 COMB LCCOMB_X25_Y15_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 7.419 ns; Loc. = LCCOMB_X25_Y15_N6; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.499 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~5 19 COMB LCCOMB_X25_Y15_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 7.499 ns; Loc. = LCCOMB_X25_Y15_N8; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.579 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~7 20 COMB LCCOMB_X25_Y15_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 7.579 ns; Loc. = LCCOMB_X25_Y15_N10; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.659 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[6\]~9 21 COMB LCCOMB_X25_Y15_N12 1 " "Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 7.659 ns; Loc. = LCCOMB_X25_Y15_N12; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 7.833 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[7\]~11 22 COMB LCCOMB_X25_Y15_N14 1 " "Info: 22: + IC(0.000 ns) + CELL(0.174 ns) = 7.833 ns; Loc. = LCCOMB_X25_Y15_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 8.291 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[8\]~12 23 COMB LCCOMB_X25_Y15_N16 16 " "Info: 23: + IC(0.000 ns) + CELL(0.458 ns) = 8.291 ns; Loc. = LCCOMB_X25_Y15_N16; Fanout = 16; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_9_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 76 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.322 ns) 9.286 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[73\]~30 24 COMB LCCOMB_X24_Y15_N2 1 " "Info: 24: + IC(0.673 ns) + CELL(0.322 ns) = 9.286 ns; Loc. = LCCOMB_X24_Y15_N2; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|StageOut\[73\]~30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.995 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 93 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.603 ns) + CELL(0.620 ns) 10.509 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[2\]~1 25 COMB LCCOMB_X24_Y15_N14 1 " "Info: 25: + IC(0.603 ns) + CELL(0.620 ns) = 10.509 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[2\]~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.589 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[3\]~3 26 COMB LCCOMB_X24_Y15_N16 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 10.589 ns; Loc. = LCCOMB_X24_Y15_N16; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[3\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.669 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~5 27 COMB LCCOMB_X24_Y15_N18 1 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 10.669 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[4\]~5'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.749 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~7 28 COMB LCCOMB_X24_Y15_N20 1 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 10.749 ns; Loc. = LCCOMB_X24_Y15_N20; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[5\]~7'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.829 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[6\]~9 29 COMB LCCOMB_X24_Y15_N22 1 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.829 ns; Loc. = LCCOMB_X24_Y15_N22; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[6\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.909 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[7\]~11 30 COMB LCCOMB_X24_Y15_N24 1 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.909 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[7\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 11.367 ns VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[8\]~12 31 COMB LCCOMB_X24_Y15_N26 4 " "Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 11.367 ns; Loc. = LCCOMB_X24_Y15_N26; Fanout = 4; COMB Node = 'VGA_Video_Generator:Generator_3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_10_result_int\[8\]~12'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 } "NODE_NAME" } } { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/db/alt_u_div_i2f.tdf" 36 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.725 ns) + CELL(0.495 ns) 13.587 ns VGA_Video_Generator:Generator_3\|Add0~1 32 COMB LCCOMB_X33_Y12_N0 2 " "Info: 32: + IC(1.725 ns) + CELL(0.495 ns) = 13.587 ns; Loc. = LCCOMB_X33_Y12_N0; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|Add0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 VGA_Video_Generator:Generator_3|Add0~1 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.667 ns VGA_Video_Generator:Generator_3\|Add0~3 33 COMB LCCOMB_X33_Y12_N2 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 13.667 ns; Loc. = LCCOMB_X33_Y12_N2; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|Add0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { VGA_Video_Generator:Generator_3|Add0~1 VGA_Video_Generator:Generator_3|Add0~3 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.125 ns VGA_Video_Generator:Generator_3\|Add0~4 34 COMB LCCOMB_X33_Y12_N4 2 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 14.125 ns; Loc. = LCCOMB_X33_Y12_N4; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|Add0~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { VGA_Video_Generator:Generator_3|Add0~3 VGA_Video_Generator:Generator_3|Add0~4 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.322 ns) 14.761 ns VGA_Video_Generator:Generator_3\|Mux11~3 35 COMB LCCOMB_X33_Y12_N12 1 " "Info: 35: + IC(0.314 ns) + CELL(0.322 ns) = 14.761 ns; Loc. = LCCOMB_X33_Y12_N12; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux11~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.636 ns" { VGA_Video_Generator:Generator_3|Add0~4 VGA_Video_Generator:Generator_3|Mux11~3 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.544 ns) 15.644 ns VGA_Video_Generator:Generator_3\|Mux11~4 36 COMB LCCOMB_X33_Y12_N22 2 " "Info: 36: + IC(0.339 ns) + CELL(0.544 ns) = 15.644 ns; Loc. = LCCOMB_X33_Y12_N22; Fanout = 2; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux11~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { VGA_Video_Generator:Generator_3|Mux11~3 VGA_Video_Generator:Generator_3|Mux11~4 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.178 ns) 16.121 ns VGA_Video_Generator:Generator_3\|Mux4~0 37 COMB LCCOMB_X33_Y12_N14 1 " "Info: 37: + IC(0.299 ns) + CELL(0.178 ns) = 16.121 ns; Loc. = LCCOMB_X33_Y12_N14; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux4~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { VGA_Video_Generator:Generator_3|Mux11~4 VGA_Video_Generator:Generator_3|Mux4~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.311 ns) + CELL(0.322 ns) 16.754 ns VGA_Video_Generator:Generator_3\|Mux4~1 38 COMB LCCOMB_X33_Y12_N26 1 " "Info: 38: + IC(0.311 ns) + CELL(0.322 ns) = 16.754 ns; Loc. = LCCOMB_X33_Y12_N26; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux4~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { VGA_Video_Generator:Generator_3|Mux4~0 VGA_Video_Generator:Generator_3|Mux4~1 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 16.850 ns VGA_Video_Generator:Generator_3\|G\[3\] 39 REG LCFF_X33_Y12_N27 3 " "Info: 39: + IC(0.000 ns) + CELL(0.096 ns) = 16.850 ns; Loc. = LCFF_X33_Y12_N27; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|G\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:Generator_3|Mux4~1 VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.767 ns ( 52.03 % ) " "Info: Total cell delay = 8.767 ns ( 52.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.083 ns ( 47.97 % ) " "Info: Total interconnect delay = 8.083 ns ( 47.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.850 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 VGA_Video_Generator:Generator_3|Add0~1 VGA_Video_Generator:Generator_3|Add0~3 VGA_Video_Generator:Generator_3|Add0~4 VGA_Video_Generator:Generator_3|Mux11~3 VGA_Video_Generator:Generator_3|Mux11~4 VGA_Video_Generator:Generator_3|Mux4~0 VGA_Video_Generator:Generator_3|Mux4~1 VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.850 ns" { VGA_Timer:Timer_2|column[5] {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 {} VGA_Video_Generator:Generator_3|Add0~1 {} VGA_Video_Generator:Generator_3|Add0~3 {} VGA_Video_Generator:Generator_3|Add0~4 {} VGA_Video_Generator:Generator_3|Mux11~3 {} VGA_Video_Generator:Generator_3|Mux11~4 {} VGA_Video_Generator:Generator_3|Mux4~0 {} VGA_Video_Generator:Generator_3|Mux4~1 {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 1.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.359ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.622ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.603ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.725ns 0.000ns 0.000ns 0.314ns 0.339ns 0.299ns 0.311ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.458ns 0.322ns 0.544ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|column[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|column[5] {} } { 0.000ns 0.918ns 0.992ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.850 ns" { VGA_Timer:Timer_2|column[5] VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 VGA_Video_Generator:Generator_3|Add0~1 VGA_Video_Generator:Generator_3|Add0~3 VGA_Video_Generator:Generator_3|Add0~4 VGA_Video_Generator:Generator_3|Mux11~3 VGA_Video_Generator:Generator_3|Mux11~4 VGA_Video_Generator:Generator_3|Mux4~0 VGA_Video_Generator:Generator_3|Mux4~1 VGA_Video_Generator:Generator_3|G[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.850 ns" { VGA_Timer:Timer_2|column[5] {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_7_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[58]~61 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_8_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[65]~38 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_9_result_int[8]~12 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|StageOut[73]~30 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[2]~1 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[3]~3 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[4]~5 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[5]~7 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[6]~9 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[7]~11 {} VGA_Video_Generator:Generator_3|lpm_divide:Div0|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider|add_sub_10_result_int[8]~12 {} VGA_Video_Generator:Generator_3|Add0~1 {} VGA_Video_Generator:Generator_3|Add0~3 {} VGA_Video_Generator:Generator_3|Add0~4 {} VGA_Video_Generator:Generator_3|Mux11~3 {} VGA_Video_Generator:Generator_3|Mux11~4 {} VGA_Video_Generator:Generator_3|Mux4~0 {} VGA_Video_Generator:Generator_3|Mux4~1 {} VGA_Video_Generator:Generator_3|G[3] {} } { 0.000ns 1.456ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.359ns 0.820ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.622ns 0.562ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.673ns 0.603ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.725ns 0.000ns 0.000ns 0.314ns 0.339ns 0.299ns 0.311ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.458ns 0.322ns 0.544ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock " "Info: No valid register-to-register data paths exist for clock \"clock\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 register VGA_Timer:Timer_2\|hcount\[2\] register VGA_Timer:Timer_2\|hcount\[2\] 445 ps " "Info: Minimum slack time is 445 ps for clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" between source register \"VGA_Timer:Timer_2\|hcount\[2\]\" and destination register \"VGA_Timer:Timer_2\|hcount\[2\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Shortest register register " "Info: + Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_Timer:Timer_2\|hcount\[2\] 1 REG LCFF_X36_Y14_N27 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y14_N27; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns VGA_Timer:Timer_2\|hcount~61 2 COMB LCCOMB_X36_Y14_N26 2 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X36_Y14_N26; Fanout = 2; COMB Node = 'VGA_Timer:Timer_2\|hcount~61'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X36_Y14_N27 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X36_Y14_N27; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] {} VGA_Timer:Timer_2|hcount~61 {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.009 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.009 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.443 ns " "Info: + Latch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Destination clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.443 ns " "Info: - Launch edge is -2.443 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll:pll_1\|altpll:altpll_component\|_clk0 20.202 ns -2.443 ns  50 " "Info: Clock period of Source clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is 20.202 ns with  offset of -2.443 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.513 ns + Longest register " "Info: + Longest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.513 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X36_Y14_N27 4 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X36_Y14_N27; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 source 2.513 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to source register is 2.513 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.513 ns VGA_Timer:Timer_2\|hcount\[2\] 3 REG LCFF_X36_Y14_N27 4 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.513 ns; Loc. = LCFF_X36_Y14_N27; Fanout = 4; REG Node = 'VGA_Timer:Timer_2\|hcount\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.96 % ) " "Info: Total cell delay = 0.602 ns ( 23.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.911 ns ( 76.04 % ) " "Info: Total interconnect delay = 1.911 ns ( 76.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "VGA_Timer.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Timer.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] VGA_Timer:Timer_2|hcount~61 VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { VGA_Timer:Timer_2|hcount[2] {} VGA_Timer:Timer_2|hcount~61 {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Timer:Timer_2|hcount[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.513 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Timer:Timer_2|hcount[2] {} } { 0.000ns 0.918ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VGA_Video_Generator:Generator_3\|R\[3\] mode\[0\] clock 6.089 ns register " "Info: tsu for register \"VGA_Video_Generator:Generator_3\|R\[3\]\" (data pin = \"mode\[0\]\", clock pin = \"clock\") is 6.089 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.194 ns + Longest pin register " "Info: + Longest pin to register delay is 6.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns mode\[0\] 1 CLK PIN_L22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 9; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.821 ns) + CELL(0.545 ns) 3.392 ns VGA_Video_Generator:Generator_3\|B\[3\]~9 2 COMB LCCOMB_X32_Y12_N8 9 " "Info: 2: + IC(1.821 ns) + CELL(0.545 ns) = 3.392 ns; Loc. = LCCOMB_X32_Y12_N8; Fanout = 9; COMB Node = 'VGA_Video_Generator:Generator_3\|B\[3\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.366 ns" { mode[0] VGA_Video_Generator:Generator_3|B[3]~9 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.322 ns) 4.637 ns VGA_Video_Generator:Generator_3\|Mux0~0 3 COMB LCCOMB_X33_Y15_N4 1 " "Info: 3: + IC(0.923 ns) + CELL(0.322 ns) = 4.637 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux0~0 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.545 ns) 6.098 ns VGA_Video_Generator:Generator_3\|Mux0~1 4 COMB LCCOMB_X33_Y12_N18 1 " "Info: 4: + IC(0.916 ns) + CELL(0.545 ns) = 6.098 ns; Loc. = LCCOMB_X33_Y12_N18; Fanout = 1; COMB Node = 'VGA_Video_Generator:Generator_3\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.461 ns" { VGA_Video_Generator:Generator_3|Mux0~0 VGA_Video_Generator:Generator_3|Mux0~1 } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.194 ns VGA_Video_Generator:Generator_3\|R\[3\] 5 REG LCFF_X33_Y12_N19 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 6.194 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|R\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { VGA_Video_Generator:Generator_3|Mux0~1 VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.534 ns ( 40.91 % ) " "Info: Total cell delay = 2.534 ns ( 40.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.660 ns ( 59.09 % ) " "Info: Total interconnect delay = 3.660 ns ( 59.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { mode[0] VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux0~0 VGA_Video_Generator:Generator_3|Mux0~1 VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { mode[0] {} mode[0]~combout {} VGA_Video_Generator:Generator_3|B[3]~9 {} VGA_Video_Generator:Generator_3|Mux0~0 {} VGA_Video_Generator:Generator_3|Mux0~1 {} VGA_Video_Generator:Generator_3|R[3] {} } { 0.000ns 0.000ns 1.821ns 0.923ns 0.916ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.322ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clock pll:pll_1\|altpll:altpll_component\|_clk0 -2.443 ns - " "Info: - Offset between input clock \"clock\" and output clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" is -2.443 ns" {  } { { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 10 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll:pll_1\|altpll:altpll_component\|_clk0 destination 2.510 ns - Shortest register " "Info: - Shortest clock path from clock \"pll:pll_1\|altpll:altpll_component\|_clk0\" to destination register is 2.510 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll:pll_1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'pll:pll_1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll:pll_1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.000 ns) 0.918 ns pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 55 " "Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 55; COMB Node = 'pll:pll_1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.918 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.510 ns VGA_Video_Generator:Generator_3\|R\[3\] 3 REG LCFF_X33_Y12_N19 3 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X33_Y12_N19; Fanout = 3; REG Node = 'VGA_Video_Generator:Generator_3\|R\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "VGA_Video_Generator.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA_Video_Generator.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 23.98 % ) " "Info: Total cell delay = 0.602 ns ( 23.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.908 ns ( 76.02 % ) " "Info: Total interconnect delay = 1.908 ns ( 76.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|R[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.194 ns" { mode[0] VGA_Video_Generator:Generator_3|B[3]~9 VGA_Video_Generator:Generator_3|Mux0~0 VGA_Video_Generator:Generator_3|Mux0~1 VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.194 ns" { mode[0] {} mode[0]~combout {} VGA_Video_Generator:Generator_3|B[3]~9 {} VGA_Video_Generator:Generator_3|Mux0~0 {} VGA_Video_Generator:Generator_3|Mux0~1 {} VGA_Video_Generator:Generator_3|R[3] {} } { 0.000ns 0.000ns 1.821ns 0.923ns 0.916ns 0.000ns } { 0.000ns 1.026ns 0.545ns 0.322ns 0.545ns 0.096ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 pll:pll_1|altpll:altpll_component|_clk0~clkctrl VGA_Video_Generator:Generator_3|R[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.510 ns" { pll:pll_1|altpll:altpll_component|_clk0 {} pll:pll_1|altpll:altpll_component|_clk0~clkctrl {} VGA_Video_Generator:Generator_3|R[3] {} } { 0.000ns 0.918ns 0.990ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "mode\[0\] indicator\[5\] segment7:ind\|indicator\[5\] 8.975 ns register " "Info: tco from clock \"mode\[0\]\" to destination pin \"indicator\[5\]\" through register \"segment7:ind\|indicator\[5\]\" is 8.975 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[0\] source 4.114 ns + Longest register " "Info: + Longest clock path from clock \"mode\[0\]\" to source register is 4.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns mode\[0\] 1 CLK PIN_L22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 9; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.491 ns) 1.950 ns segment7:ind\|Mux6~0 2 COMB LCCOMB_X49_Y14_N6 1 " "Info: 2: + IC(0.433 ns) + CELL(0.491 ns) = 1.950 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'segment7:ind\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { mode[0] segment7:ind|Mux6~0 } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.000 ns) 2.543 ns segment7:ind\|Mux6~0clkctrl 3 COMB CLKCTRL_G4 6 " "Info: 3: + IC(0.593 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'segment7:ind\|Mux6~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.178 ns) 4.114 ns segment7:ind\|indicator\[5\] 4 REG LCCOMB_X32_Y12_N20 1 " "Info: 4: + IC(1.393 ns) + CELL(0.178 ns) = 4.114 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 41.20 % ) " "Info: Total cell delay = 1.695 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 58.80 % ) " "Info: Total interconnect delay = 2.419 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.393ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.861 ns + Longest register pin " "Info: + Longest register to pin delay is 4.861 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns segment7:ind\|indicator\[5\] 1 REG LCCOMB_X32_Y12_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.875 ns) + CELL(2.986 ns) 4.861 ns indicator\[5\] 2 PIN PIN_H12 0 " "Info: 2: + IC(1.875 ns) + CELL(2.986 ns) = 4.861 ns; Loc. = PIN_H12; Fanout = 0; PIN Node = 'indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { segment7:ind|indicator[5] indicator[5] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.986 ns ( 61.43 % ) " "Info: Total cell delay = 2.986 ns ( 61.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.875 ns ( 38.57 % ) " "Info: Total interconnect delay = 1.875 ns ( 38.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { segment7:ind|indicator[5] indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.861 ns" { segment7:ind|indicator[5] {} indicator[5] {} } { 0.000ns 1.875ns } { 0.000ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.393ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { segment7:ind|indicator[5] indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.861 ns" { segment7:ind|indicator[5] {} indicator[5] {} } { 0.000ns 1.875ns } { 0.000ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "segment7:ind\|indicator\[5\] mode\[2\] mode\[0\] 0.940 ns register " "Info: th for register \"segment7:ind\|indicator\[5\]\" (data pin = \"mode\[2\]\", clock pin = \"mode\[0\]\") is 0.940 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "mode\[0\] destination 4.114 ns + Longest register " "Info: + Longest clock path from clock \"mode\[0\]\" to destination register is 4.114 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns mode\[0\] 1 CLK PIN_L22 9 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 9; CLK Node = 'mode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[0] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.491 ns) 1.950 ns segment7:ind\|Mux6~0 2 COMB LCCOMB_X49_Y14_N6 1 " "Info: 2: + IC(0.433 ns) + CELL(0.491 ns) = 1.950 ns; Loc. = LCCOMB_X49_Y14_N6; Fanout = 1; COMB Node = 'segment7:ind\|Mux6~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { mode[0] segment7:ind|Mux6~0 } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.000 ns) 2.543 ns segment7:ind\|Mux6~0clkctrl 3 COMB CLKCTRL_G4 6 " "Info: 3: + IC(0.593 ns) + CELL(0.000 ns) = 2.543 ns; Loc. = CLKCTRL_G4; Fanout = 6; COMB Node = 'segment7:ind\|Mux6~0clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.178 ns) 4.114 ns segment7:ind\|indicator\[5\] 4 REG LCCOMB_X32_Y12_N20 1 " "Info: 4: + IC(1.393 ns) + CELL(0.178 ns) = 4.114 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.695 ns ( 41.20 % ) " "Info: Total cell delay = 1.695 ns ( 41.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.419 ns ( 58.80 % ) " "Info: Total interconnect delay = 2.419 ns ( 58.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.393ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.174 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.036 ns) 1.036 ns mode\[2\] 1 CLK PIN_M22 18 " "Info: 1: + IC(0.000 ns) + CELL(1.036 ns) = 1.036 ns; Loc. = PIN_M22; Fanout = 18; CLK Node = 'mode\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode[2] } "NODE_NAME" } } { "VGA.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/VGA.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.513 ns) 3.174 ns segment7:ind\|indicator\[5\] 2 REG LCCOMB_X32_Y12_N20 1 " "Info: 2: + IC(1.625 ns) + CELL(0.513 ns) = 3.174 ns; Loc. = LCCOMB_X32_Y12_N20; Fanout = 1; REG Node = 'segment7:ind\|indicator\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.138 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "segment7.vhd" "" { Text "C:/Users/CTT/Desktop/ – œÀ»—/segment7.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.549 ns ( 48.80 % ) " "Info: Total cell delay = 1.549 ns ( 48.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.625 ns ( 51.20 % ) " "Info: Total interconnect delay = 1.625 ns ( 51.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { mode[2] {} mode[2]~combout {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 1.036ns 0.513ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.114 ns" { mode[0] segment7:ind|Mux6~0 segment7:ind|Mux6~0clkctrl segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.114 ns" { mode[0] {} mode[0]~combout {} segment7:ind|Mux6~0 {} segment7:ind|Mux6~0clkctrl {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 0.433ns 0.593ns 1.393ns } { 0.000ns 1.026ns 0.491ns 0.000ns 0.178ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.174 ns" { mode[2] segment7:ind|indicator[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.174 ns" { mode[2] {} mode[2]~combout {} segment7:ind|indicator[5] {} } { 0.000ns 0.000ns 1.625ns } { 0.000ns 1.036ns 0.513ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 10 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 11:15:03 2016 " "Info: Processing ended: Wed May 11 11:15:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
