
USB_control.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000188ac  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  08018b4c  08018b4c  00019b4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080193b0  080193b0  0001a3b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080193b8  080193b8  0001a3b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080193bc  080193bc  0001a3bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         0000018c  24000000  080193c0  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003ed8  240001a0  0801954c  0001b1a0  2**5
                  ALLOC
  8 ._user_heap_stack 00002000  24004078  0801954c  0001c078  2**0
                  ALLOC
  9 .dma_buffer   00000000  30000000  30000000  0001b18c  2**0
                  CONTENTS
 10 .ARM.attributes 0000002e  00000000  00000000  0001b18c  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002efa8  00000000  00000000  0001b1ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00006140  00000000  00000000  0004a162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002190  00000000  00000000  000502a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001a23  00000000  00000000  00052438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0003e11a  00000000  00000000  00053e5b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00030d15  00000000  00000000  00091f75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001707e5  00000000  00000000  000c2c8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0023346f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000093cc  00000000  00000000  002334b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 0000003d  00000000  00000000  0023c880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001a0 	.word	0x240001a0
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08018b34 	.word	0x08018b34

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001a4 	.word	0x240001a4
 80002dc:	08018b34 	.word	0x08018b34

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <app_log_boot>:
static PumpProto s_p2;


/* Optional: application boot banner */
static void app_log_boot(const char *line)
{
 80006bc:	b580      	push	{r7, lr}
 80006be:	b082      	sub	sp, #8
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
    if (line == NULL) return;
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d003      	beq.n	80006d2 <app_log_boot+0x16>
    CDC_LOG_Push(line);
 80006ca:	6878      	ldr	r0, [r7, #4]
 80006cc:	f000 fa06 	bl	8000adc <CDC_LOG_Push>
 80006d0:	e000      	b.n	80006d4 <app_log_boot+0x18>
    if (line == NULL) return;
 80006d2:	bf00      	nop
}
 80006d4:	3708      	adds	r7, #8
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
	...

080006dc <uart_name>:

static const char *uart_name(const UART_HandleTypeDef *huart)
{
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return "UART?";
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d101      	bne.n	80006ee <uart_name+0x12>
 80006ea:	4b20      	ldr	r3, [pc, #128]	@ (800076c <uart_name+0x90>)
 80006ec:	e038      	b.n	8000760 <uart_name+0x84>

    /* We only need USART2/USART3 today, but keep it safe */
#ifdef USART1
    if (huart->Instance == USART1) return "USART1";
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	4a1f      	ldr	r2, [pc, #124]	@ (8000770 <uart_name+0x94>)
 80006f4:	4293      	cmp	r3, r2
 80006f6:	d101      	bne.n	80006fc <uart_name+0x20>
 80006f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000774 <uart_name+0x98>)
 80006fa:	e031      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART2
    if (huart->Instance == USART2) return "USART2";
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a1d      	ldr	r2, [pc, #116]	@ (8000778 <uart_name+0x9c>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d101      	bne.n	800070a <uart_name+0x2e>
 8000706:	4b1d      	ldr	r3, [pc, #116]	@ (800077c <uart_name+0xa0>)
 8000708:	e02a      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART3
    if (huart->Instance == USART3) return "USART3";
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	4a1c      	ldr	r2, [pc, #112]	@ (8000780 <uart_name+0xa4>)
 8000710:	4293      	cmp	r3, r2
 8000712:	d101      	bne.n	8000718 <uart_name+0x3c>
 8000714:	4b1b      	ldr	r3, [pc, #108]	@ (8000784 <uart_name+0xa8>)
 8000716:	e023      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART4
    if (huart->Instance == UART4)  return "UART4";
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a1a      	ldr	r2, [pc, #104]	@ (8000788 <uart_name+0xac>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d101      	bne.n	8000726 <uart_name+0x4a>
 8000722:	4b1a      	ldr	r3, [pc, #104]	@ (800078c <uart_name+0xb0>)
 8000724:	e01c      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART5
    if (huart->Instance == UART5)  return "UART5";
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a19      	ldr	r2, [pc, #100]	@ (8000790 <uart_name+0xb4>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d101      	bne.n	8000734 <uart_name+0x58>
 8000730:	4b18      	ldr	r3, [pc, #96]	@ (8000794 <uart_name+0xb8>)
 8000732:	e015      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef USART6
    if (huart->Instance == USART6) return "USART6";
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4a17      	ldr	r2, [pc, #92]	@ (8000798 <uart_name+0xbc>)
 800073a:	4293      	cmp	r3, r2
 800073c:	d101      	bne.n	8000742 <uart_name+0x66>
 800073e:	4b17      	ldr	r3, [pc, #92]	@ (800079c <uart_name+0xc0>)
 8000740:	e00e      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART7
    if (huart->Instance == UART7)  return "UART7";
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	4a16      	ldr	r2, [pc, #88]	@ (80007a0 <uart_name+0xc4>)
 8000748:	4293      	cmp	r3, r2
 800074a:	d101      	bne.n	8000750 <uart_name+0x74>
 800074c:	4b15      	ldr	r3, [pc, #84]	@ (80007a4 <uart_name+0xc8>)
 800074e:	e007      	b.n	8000760 <uart_name+0x84>
#endif
#ifdef UART8
    if (huart->Instance == UART8)  return "UART8";
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a14      	ldr	r2, [pc, #80]	@ (80007a8 <uart_name+0xcc>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d101      	bne.n	800075e <uart_name+0x82>
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <uart_name+0xd0>)
 800075c:	e000      	b.n	8000760 <uart_name+0x84>
#endif

    return "UART?";
 800075e:	4b03      	ldr	r3, [pc, #12]	@ (800076c <uart_name+0x90>)
}
 8000760:	4618      	mov	r0, r3
 8000762:	370c      	adds	r7, #12
 8000764:	46bd      	mov	sp, r7
 8000766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076a:	4770      	bx	lr
 800076c:	08018b4c 	.word	0x08018b4c
 8000770:	40011000 	.word	0x40011000
 8000774:	08018b54 	.word	0x08018b54
 8000778:	40004400 	.word	0x40004400
 800077c:	08018b5c 	.word	0x08018b5c
 8000780:	40004800 	.word	0x40004800
 8000784:	08018b64 	.word	0x08018b64
 8000788:	40004c00 	.word	0x40004c00
 800078c:	08018b6c 	.word	0x08018b6c
 8000790:	40005000 	.word	0x40005000
 8000794:	08018b74 	.word	0x08018b74
 8000798:	40011400 	.word	0x40011400
 800079c:	08018b7c 	.word	0x08018b7c
 80007a0:	40007800 	.word	0x40007800
 80007a4:	08018b84 	.word	0x08018b84
 80007a8:	40007c00 	.word	0x40007c00
 80007ac:	08018b8c 	.word	0x08018b8c

080007b0 <APP_Init>:

void APP_Init(UART_HandleTypeDef *huart_pump1,
              UART_HandleTypeDef *huart_pump2,
              I2C_HandleTypeDef  *hi2c_eeprom)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b0a0      	sub	sp, #128	@ 0x80
 80007b4:	af02      	add	r7, sp, #8
 80007b6:	60f8      	str	r0, [r7, #12]
 80007b8:	60b9      	str	r1, [r7, #8]
 80007ba:	607a      	str	r2, [r7, #4]
    char buf[96];

    /* Settings first (read EEPROM once at boot) */
    Settings_Init(&s_settings, hi2c_eeprom);
 80007bc:	6879      	ldr	r1, [r7, #4]
 80007be:	485c      	ldr	r0, [pc, #368]	@ (8000930 <APP_Init+0x180>)
 80007c0:	f003 fa3c 	bl	8003c3c <Settings_Init>
    bool loaded = Settings_Load(&s_settings);
 80007c4:	485a      	ldr	r0, [pc, #360]	@ (8000930 <APP_Init+0x180>)
 80007c6:	f003 fa57 	bl	8003c78 <Settings_Load>
 80007ca:	4603      	mov	r3, r0
 80007cc:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

    /* Protocol adapters (GasKitLink today; can be swapped later) */
    PumpProtoGKL_Init(&s_proto1, huart_pump1);
 80007d0:	68f9      	ldr	r1, [r7, #12]
 80007d2:	4858      	ldr	r0, [pc, #352]	@ (8000934 <APP_Init+0x184>)
 80007d4:	f002 fec4 	bl	8003560 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto1, "TRK1");
 80007d8:	4957      	ldr	r1, [pc, #348]	@ (8000938 <APP_Init+0x188>)
 80007da:	4856      	ldr	r0, [pc, #344]	@ (8000934 <APP_Init+0x184>)
 80007dc:	f002 fefc 	bl	80035d8 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p1, &s_proto1);
 80007e0:	4954      	ldr	r1, [pc, #336]	@ (8000934 <APP_Init+0x184>)
 80007e2:	4856      	ldr	r0, [pc, #344]	@ (800093c <APP_Init+0x18c>)
 80007e4:	f002 ff30 	bl	8003648 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump1));
 80007e8:	68f8      	ldr	r0, [r7, #12]
 80007ea:	f7ff ff77 	bl	80006dc <uart_name>
 80007ee:	4603      	mov	r3, r0
 80007f0:	f107 0014 	add.w	r0, r7, #20
 80007f4:	4a52      	ldr	r2, [pc, #328]	@ (8000940 <APP_Init+0x190>)
 80007f6:	2160      	movs	r1, #96	@ 0x60
 80007f8:	f017 fcd4 	bl	80181a4 <sniprintf>
    app_log_boot(buf);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f7ff ff5b 	bl	80006bc <app_log_boot>

    PumpProtoGKL_Init(&s_proto2, huart_pump2);
 8000806:	68b9      	ldr	r1, [r7, #8]
 8000808:	484e      	ldr	r0, [pc, #312]	@ (8000944 <APP_Init+0x194>)
 800080a:	f002 fea9 	bl	8003560 <PumpProtoGKL_Init>
    PumpProtoGKL_SetTag(&s_proto2, "TRK2");
 800080e:	494e      	ldr	r1, [pc, #312]	@ (8000948 <APP_Init+0x198>)
 8000810:	484c      	ldr	r0, [pc, #304]	@ (8000944 <APP_Init+0x194>)
 8000812:	f002 fee1 	bl	80035d8 <PumpProtoGKL_SetTag>
    PumpProtoGKL_Bind(&s_p2, &s_proto2);
 8000816:	494b      	ldr	r1, [pc, #300]	@ (8000944 <APP_Init+0x194>)
 8000818:	484c      	ldr	r0, [pc, #304]	@ (800094c <APP_Init+0x19c>)
 800081a:	f002 ff15 	bl	8003648 <PumpProtoGKL_Bind>
    snprintf(buf, sizeof(buf), ">>> GasKitLink Initialized on %s (non-blocking).\r\n", uart_name(huart_pump2));
 800081e:	68b8      	ldr	r0, [r7, #8]
 8000820:	f7ff ff5c 	bl	80006dc <uart_name>
 8000824:	4603      	mov	r3, r0
 8000826:	f107 0014 	add.w	r0, r7, #20
 800082a:	4a45      	ldr	r2, [pc, #276]	@ (8000940 <APP_Init+0x190>)
 800082c:	2160      	movs	r1, #96	@ 0x60
 800082e:	f017 fcb9 	bl	80181a4 <sniprintf>
    app_log_boot(buf);
 8000832:	f107 0314 	add.w	r3, r7, #20
 8000836:	4618      	mov	r0, r3
 8000838:	f7ff ff40 	bl	80006bc <app_log_boot>

    /* Manager (poll period is protocol-agnostic). 200ms is safe for now. */
    PumpMgr_Init(&s_mgr, APP_POLL_PERIOD_MS);
 800083c:	21c8      	movs	r1, #200	@ 0xc8
 800083e:	4844      	ldr	r0, [pc, #272]	@ (8000950 <APP_Init+0x1a0>)
 8000840:	f001 fd90 	bl	8002364 <PumpMgr_Init>

    /* Ensure at least two entries exist in settings */
    if (s_settings.data.pump_count < 2u)
 8000844:	4b3a      	ldr	r3, [pc, #232]	@ (8000930 <APP_Init+0x180>)
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	2b01      	cmp	r3, #1
 800084a:	d802      	bhi.n	8000852 <APP_Init+0xa2>
    {
        s_settings.data.pump_count = 2u;
 800084c:	4b38      	ldr	r3, [pc, #224]	@ (8000930 <APP_Init+0x180>)
 800084e:	2202      	movs	r2, #2
 8000850:	711a      	strb	r2, [r3, #4]
        /* Defaults already clamped inside Settings_Defaults/Load */
    }

    /* Create devices (IDs 1..N) */
    (void)PumpMgr_Add(&s_mgr,
 8000852:	4b37      	ldr	r3, [pc, #220]	@ (8000930 <APP_Init+0x180>)
 8000854:	799a      	ldrb	r2, [r3, #6]
 8000856:	4b36      	ldr	r3, [pc, #216]	@ (8000930 <APP_Init+0x180>)
 8000858:	79db      	ldrb	r3, [r3, #7]
 800085a:	9300      	str	r3, [sp, #0]
 800085c:	4613      	mov	r3, r2
 800085e:	4a37      	ldr	r2, [pc, #220]	@ (800093c <APP_Init+0x18c>)
 8000860:	2101      	movs	r1, #1
 8000862:	483b      	ldr	r0, [pc, #236]	@ (8000950 <APP_Init+0x1a0>)
 8000864:	f001 fda4 	bl	80023b0 <PumpMgr_Add>
                     1u,
                     &s_p1,
                     s_settings.data.pump[0].ctrl_addr,
                     s_settings.data.pump[0].slave_addr);

    (void)PumpMgr_Add(&s_mgr,
 8000868:	4b31      	ldr	r3, [pc, #196]	@ (8000930 <APP_Init+0x180>)
 800086a:	7a9a      	ldrb	r2, [r3, #10]
 800086c:	4b30      	ldr	r3, [pc, #192]	@ (8000930 <APP_Init+0x180>)
 800086e:	7adb      	ldrb	r3, [r3, #11]
 8000870:	9300      	str	r3, [sp, #0]
 8000872:	4613      	mov	r3, r2
 8000874:	4a35      	ldr	r2, [pc, #212]	@ (800094c <APP_Init+0x19c>)
 8000876:	2102      	movs	r1, #2
 8000878:	4835      	ldr	r0, [pc, #212]	@ (8000950 <APP_Init+0x1a0>)
 800087a:	f001 fd99 	bl	80023b0 <PumpMgr_Add>
                     2u,
                     &s_p2,
                     s_settings.data.pump[1].ctrl_addr,
                     s_settings.data.pump[1].slave_addr);

    (void)PumpMgr_SetPrice(&s_mgr, 1u, (uint32_t)s_settings.data.pump[0].price);
 800087e:	4b2c      	ldr	r3, [pc, #176]	@ (8000930 <APP_Init+0x180>)
 8000880:	891b      	ldrh	r3, [r3, #8]
 8000882:	461a      	mov	r2, r3
 8000884:	2101      	movs	r1, #1
 8000886:	4832      	ldr	r0, [pc, #200]	@ (8000950 <APP_Init+0x1a0>)
 8000888:	f001 fe6b 	bl	8002562 <PumpMgr_SetPrice>
    (void)PumpMgr_SetPrice(&s_mgr, 2u, (uint32_t)s_settings.data.pump[1].price);
 800088c:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <APP_Init+0x180>)
 800088e:	899b      	ldrh	r3, [r3, #12]
 8000890:	461a      	mov	r2, r3
 8000892:	2102      	movs	r1, #2
 8000894:	482e      	ldr	r0, [pc, #184]	@ (8000950 <APP_Init+0x1a0>)
 8000896:	f001 fe64 	bl	8002562 <PumpMgr_SetPrice>

    /* UI */
    UI_Init(&s_ui, &s_mgr, &s_settings);
 800089a:	4a25      	ldr	r2, [pc, #148]	@ (8000930 <APP_Init+0x180>)
 800089c:	492c      	ldr	r1, [pc, #176]	@ (8000950 <APP_Init+0x1a0>)
 800089e:	482d      	ldr	r0, [pc, #180]	@ (8000954 <APP_Init+0x1a4>)
 80008a0:	f005 f80c 	bl	80058bc <UI_Init>

    /* Logs */
    app_log_boot(">>> APP: Control Panel started\r\n");
 80008a4:	482c      	ldr	r0, [pc, #176]	@ (8000958 <APP_Init+0x1a8>)
 80008a6:	f7ff ff09 	bl	80006bc <app_log_boot>
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008aa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <APP_Init+0x106>
 80008b2:	4a2a      	ldr	r2, [pc, #168]	@ (800095c <APP_Init+0x1ac>)
 80008b4:	e000      	b.n	80008b8 <APP_Init+0x108>
 80008b6:	4a2a      	ldr	r2, [pc, #168]	@ (8000960 <APP_Init+0x1b0>)
             loaded ? "loaded" : "defaults",
             (unsigned long)s_settings.seq,
 80008b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <APP_Init+0x180>)
 80008ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             (unsigned)s_settings.last_slot);
 80008bc:	491c      	ldr	r1, [pc, #112]	@ (8000930 <APP_Init+0x180>)
 80008be:	f891 102c 	ldrb.w	r1, [r1, #44]	@ 0x2c
    snprintf(buf, sizeof(buf), ">>> APP: Settings %s (seq=%lu, slot=%u)\r\n",
 80008c2:	f107 0014 	add.w	r0, r7, #20
 80008c6:	9101      	str	r1, [sp, #4]
 80008c8:	9300      	str	r3, [sp, #0]
 80008ca:	4613      	mov	r3, r2
 80008cc:	4a25      	ldr	r2, [pc, #148]	@ (8000964 <APP_Init+0x1b4>)
 80008ce:	2160      	movs	r1, #96	@ 0x60
 80008d0:	f017 fc68 	bl	80181a4 <sniprintf>
    app_log_boot(buf);
 80008d4:	f107 0314 	add.w	r3, r7, #20
 80008d8:	4618      	mov	r0, r3
 80008da:	f7ff feef 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[0].slave_addr,
 80008de:	4b14      	ldr	r3, [pc, #80]	@ (8000930 <APP_Init+0x180>)
 80008e0:	79db      	ldrb	r3, [r3, #7]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e2:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[0].price);
 80008e4:	4b12      	ldr	r3, [pc, #72]	@ (8000930 <APP_Init+0x180>)
 80008e6:	891b      	ldrh	r3, [r3, #8]
    snprintf(buf, sizeof(buf), ">>> APP: TRK1 addr=%02u price=%04u\r\n",
 80008e8:	f107 0014 	add.w	r0, r7, #20
 80008ec:	9300      	str	r3, [sp, #0]
 80008ee:	4613      	mov	r3, r2
 80008f0:	4a1d      	ldr	r2, [pc, #116]	@ (8000968 <APP_Init+0x1b8>)
 80008f2:	2160      	movs	r1, #96	@ 0x60
 80008f4:	f017 fc56 	bl	80181a4 <sniprintf>
    app_log_boot(buf);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4618      	mov	r0, r3
 80008fe:	f7ff fedd 	bl	80006bc <app_log_boot>

    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
             (unsigned)s_settings.data.pump[1].slave_addr,
 8000902:	4b0b      	ldr	r3, [pc, #44]	@ (8000930 <APP_Init+0x180>)
 8000904:	7adb      	ldrb	r3, [r3, #11]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 8000906:	461a      	mov	r2, r3
             (unsigned)s_settings.data.pump[1].price);
 8000908:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <APP_Init+0x180>)
 800090a:	899b      	ldrh	r3, [r3, #12]
    snprintf(buf, sizeof(buf), ">>> APP: TRK2 addr=%02u price=%04u\r\n",
 800090c:	f107 0014 	add.w	r0, r7, #20
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	4613      	mov	r3, r2
 8000914:	4a15      	ldr	r2, [pc, #84]	@ (800096c <APP_Init+0x1bc>)
 8000916:	2160      	movs	r1, #96	@ 0x60
 8000918:	f017 fc44 	bl	80181a4 <sniprintf>
    app_log_boot(buf);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4618      	mov	r0, r3
 8000922:	f7ff fecb 	bl	80006bc <app_log_boot>
}
 8000926:	bf00      	nop
 8000928:	3778      	adds	r7, #120	@ 0x78
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	240002fc 	.word	0x240002fc
 8000934:	240003c0 	.word	0x240003c0
 8000938:	08018b94 	.word	0x08018b94
 800093c:	240009c0 	.word	0x240009c0
 8000940:	08018b9c 	.word	0x08018b9c
 8000944:	240006c0 	.word	0x240006c0
 8000948:	08018bd0 	.word	0x08018bd0
 800094c:	240009c8 	.word	0x240009c8
 8000950:	240001bc 	.word	0x240001bc
 8000954:	240002c4 	.word	0x240002c4
 8000958:	08018bd8 	.word	0x08018bd8
 800095c:	08018bfc 	.word	0x08018bfc
 8000960:	08018c04 	.word	0x08018c04
 8000964:	08018c10 	.word	0x08018c10
 8000968:	08018c3c 	.word	0x08018c3c
 800096c:	08018c64 	.word	0x08018c64

08000970 <APP_Task>:

void APP_Task(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
    /* Keyboard events are queued by timer scan. Here we just consume one event. */
    char key = KEYBOARD_GetKey();
 8000976:	f001 f833 	bl	80019e0 <KEYBOARD_GetKey>
 800097a:	4603      	mov	r3, r0
 800097c:	71fb      	strb	r3, [r7, #7]

    /* Run protocol/manager tasks (non-blocking) */
    PumpMgr_Task(&s_mgr);
 800097e:	4808      	ldr	r0, [pc, #32]	@ (80009a0 <APP_Task+0x30>)
 8000980:	f001 ff49 	bl	8002816 <PumpMgr_Task>

    /* Settings async write task (non-blocking) */
    Settings_Task(&s_settings);
 8000984:	4807      	ldr	r0, [pc, #28]	@ (80009a4 <APP_Task+0x34>)
 8000986:	f003 fb2c 	bl	8003fe2 <Settings_Task>

    /* UI */
    UI_Task(&s_ui, key);
 800098a:	79fb      	ldrb	r3, [r7, #7]
 800098c:	4619      	mov	r1, r3
 800098e:	4806      	ldr	r0, [pc, #24]	@ (80009a8 <APP_Task+0x38>)
 8000990:	f004 ffc4 	bl	800591c <UI_Task>

    /* USB CDC logger flush */
    CDC_LOG_Task();
 8000994:	f000 f90c 	bl	8000bb0 <CDC_LOG_Task>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	240001bc 	.word	0x240001bc
 80009a4:	240002fc 	.word	0x240002fc
 80009a8:	240002c4 	.word	0x240002c4

080009ac <ring_used>:
/* Packet buffer (must remain valid until TX complete) */
static uint8_t  s_tx_pkt[CDC_DATA_FS_MAX_PACKET_SIZE] __attribute__((aligned(32)));
static uint16_t s_tx_len = 0;

static uint32_t ring_used(uint32_t head, uint32_t tail)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b083      	sub	sp, #12
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
 80009b4:	6039      	str	r1, [r7, #0]
    if (head >= tail) return (head - tail);
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d303      	bcc.n	80009c6 <ring_used+0x1a>
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	683b      	ldr	r3, [r7, #0]
 80009c2:	1ad3      	subs	r3, r2, r3
 80009c4:	e004      	b.n	80009d0 <ring_used+0x24>
    return (CDC_LOG_RING_SIZE - (tail - head));
 80009c6:	687a      	ldr	r2, [r7, #4]
 80009c8:	683b      	ldr	r3, [r7, #0]
 80009ca:	1ad3      	subs	r3, r2, r3
 80009cc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	370c      	adds	r7, #12
 80009d4:	46bd      	mov	sp, r7
 80009d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009da:	4770      	bx	lr

080009dc <ring_free>:

static uint32_t ring_free(uint32_t head, uint32_t tail)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b084      	sub	sp, #16
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
 80009e4:	6039      	str	r1, [r7, #0]
    /* keep 1 byte empty to distinguish full/empty */
    uint32_t used = ring_used(head, tail);
 80009e6:	6839      	ldr	r1, [r7, #0]
 80009e8:	6878      	ldr	r0, [r7, #4]
 80009ea:	f7ff ffdf 	bl	80009ac <ring_used>
 80009ee:	60f8      	str	r0, [r7, #12]
    if (used >= (CDC_LOG_RING_SIZE - 1u)) return 0u;
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d901      	bls.n	80009fe <ring_free+0x22>
 80009fa:	2300      	movs	r3, #0
 80009fc:	e003      	b.n	8000a06 <ring_free+0x2a>
    return (CDC_LOG_RING_SIZE - 1u - used);
 80009fe:	68fa      	ldr	r2, [r7, #12]
 8000a00:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8000a04:	1a9b      	subs	r3, r3, r2
}
 8000a06:	4618      	mov	r0, r3
 8000a08:	3710      	adds	r7, #16
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
	...

08000a10 <dcache_clean_txpkt>:

static void dcache_clean_txpkt(uint16_t len)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b089      	sub	sp, #36	@ 0x24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	80fb      	strh	r3, [r7, #6]
#if (__DCACHE_PRESENT == 1U)
    /* Clean the cache for the packet buffer before USB reads it */
    uint32_t n = (uint32_t)len;
 8000a1a:	88fb      	ldrh	r3, [r7, #6]
 8000a1c:	61fb      	str	r3, [r7, #28]
    if (n == 0u) return;
 8000a1e:	69fb      	ldr	r3, [r7, #28]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d02a      	beq.n	8000a7a <dcache_clean_txpkt+0x6a>

    /* round up to 32 bytes */
    n = (n + 31u) & ~31u;
 8000a24:	69fb      	ldr	r3, [r7, #28]
 8000a26:	331f      	adds	r3, #31
 8000a28:	f023 031f 	bic.w	r3, r3, #31
 8000a2c:	61fb      	str	r3, [r7, #28]
    SCB_CleanDCache_by_Addr((uint32_t*)s_tx_pkt, (int32_t)n);
 8000a2e:	69fb      	ldr	r3, [r7, #28]
 8000a30:	4a16      	ldr	r2, [pc, #88]	@ (8000a8c <dcache_clean_txpkt+0x7c>)
 8000a32:	61ba      	str	r2, [r7, #24]
 8000a34:	617b      	str	r3, [r7, #20]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	dd20      	ble.n	8000a7e <dcache_clean_txpkt+0x6e>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000a3c:	69bb      	ldr	r3, [r7, #24]
 8000a3e:	f003 021f 	and.w	r2, r3, #31
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	4413      	add	r3, r2
 8000a46:	613b      	str	r3, [r7, #16]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000a4c:	f3bf 8f4f 	dsb	sy
}
 8000a50:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000a52:	4a0f      	ldr	r2, [pc, #60]	@ (8000a90 <dcache_clean_txpkt+0x80>)
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	3320      	adds	r3, #32
 8000a5e:	60fb      	str	r3, [r7, #12]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	3b20      	subs	r3, #32
 8000a64:	613b      	str	r3, [r7, #16]
      } while ( op_size > 0 );
 8000a66:	693b      	ldr	r3, [r7, #16]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	dcf2      	bgt.n	8000a52 <dcache_clean_txpkt+0x42>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a6c:	f3bf 8f4f 	dsb	sy
}
 8000a70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a72:	f3bf 8f6f 	isb	sy
}
 8000a76:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8000a78:	e001      	b.n	8000a7e <dcache_clean_txpkt+0x6e>
    if (n == 0u) return;
 8000a7a:	bf00      	nop
 8000a7c:	e000      	b.n	8000a80 <dcache_clean_txpkt+0x70>
 8000a7e:	bf00      	nop
#else
    (void)len;
#endif
}
 8000a80:	3724      	adds	r7, #36	@ 0x24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	240019e0 	.word	0x240019e0
 8000a90:	e000ed00 	.word	0xe000ed00

08000a94 <CDC_LOG_Init>:

void CDC_LOG_Init(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000a98:	b672      	cpsid	i
}
 8000a9a:	bf00      	nop
    __disable_irq();
    s_head = 0;
 8000a9c:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <CDC_LOG_Init+0x34>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	601a      	str	r2, [r3, #0]
    s_tail = 0;
 8000aa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000acc <CDC_LOG_Init+0x38>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
    s_tx_busy = 0;
 8000aa8:	4b09      	ldr	r3, [pc, #36]	@ (8000ad0 <CDC_LOG_Init+0x3c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	701a      	strb	r2, [r3, #0]
    s_dropped = 0;
 8000aae:	4b09      	ldr	r3, [pc, #36]	@ (8000ad4 <CDC_LOG_Init+0x40>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
    s_tx_len = 0;
 8000ab4:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <CDC_LOG_Init+0x44>)
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000aba:	b662      	cpsie	i
}
 8000abc:	bf00      	nop
    __enable_irq();
}
 8000abe:	bf00      	nop
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac6:	4770      	bx	lr
 8000ac8:	240019d0 	.word	0x240019d0
 8000acc:	240019d4 	.word	0x240019d4
 8000ad0:	240019d8 	.word	0x240019d8
 8000ad4:	240019dc 	.word	0x240019dc
 8000ad8:	24001a20 	.word	0x24001a20

08000adc <CDC_LOG_Push>:
{
    return s_dropped;
}

void CDC_LOG_Push(const char *s)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b086      	sub	sp, #24
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d03f      	beq.n	8000b6a <CDC_LOG_Push+0x8e>

    uint32_t len = (uint32_t)strlen(s);
 8000aea:	6878      	ldr	r0, [r7, #4]
 8000aec:	f7ff fbf8 	bl	80002e0 <strlen>
 8000af0:	60f8      	str	r0, [r7, #12]
    if (len == 0u) return;
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d03a      	beq.n	8000b6e <CDC_LOG_Push+0x92>
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000afc:	4b1e      	ldr	r3, [pc, #120]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	617b      	str	r3, [r7, #20]
    uint32_t tail = s_tail;
 8000b02:	4b1e      	ldr	r3, [pc, #120]	@ (8000b7c <CDC_LOG_Push+0xa0>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	60bb      	str	r3, [r7, #8]

    if (ring_free(head, tail) < len)
 8000b08:	68b9      	ldr	r1, [r7, #8]
 8000b0a:	6978      	ldr	r0, [r7, #20]
 8000b0c:	f7ff ff66 	bl	80009dc <ring_free>
 8000b10:	4602      	mov	r2, r0
 8000b12:	68fb      	ldr	r3, [r7, #12]
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d907      	bls.n	8000b28 <CDC_LOG_Push+0x4c>
    {
        /* no space: drop entire message */
        s_dropped++;
 8000b18:	4b19      	ldr	r3, [pc, #100]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	3301      	adds	r3, #1
 8000b1e:	4a18      	ldr	r2, [pc, #96]	@ (8000b80 <CDC_LOG_Push+0xa4>)
 8000b20:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b22:	b662      	cpsie	i
}
 8000b24:	bf00      	nop
        __enable_irq();
        return;
 8000b26:	e023      	b.n	8000b70 <CDC_LOG_Push+0x94>
    }

    for (uint32_t i = 0; i < len; i++)
 8000b28:	2300      	movs	r3, #0
 8000b2a:	613b      	str	r3, [r7, #16]
 8000b2c:	e014      	b.n	8000b58 <CDC_LOG_Push+0x7c>
    {
        s_ring[head] = (uint8_t)s[i];
 8000b2e:	687a      	ldr	r2, [r7, #4]
 8000b30:	693b      	ldr	r3, [r7, #16]
 8000b32:	4413      	add	r3, r2
 8000b34:	7819      	ldrb	r1, [r3, #0]
 8000b36:	4a13      	ldr	r2, [pc, #76]	@ (8000b84 <CDC_LOG_Push+0xa8>)
 8000b38:	697b      	ldr	r3, [r7, #20]
 8000b3a:	4413      	add	r3, r2
 8000b3c:	460a      	mov	r2, r1
 8000b3e:	701a      	strb	r2, [r3, #0]
        head++;
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	3301      	adds	r3, #1
 8000b44:	617b      	str	r3, [r7, #20]
        if (head >= CDC_LOG_RING_SIZE) head = 0;
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000b4c:	d301      	bcc.n	8000b52 <CDC_LOG_Push+0x76>
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < len; i++)
 8000b52:	693b      	ldr	r3, [r7, #16]
 8000b54:	3301      	adds	r3, #1
 8000b56:	613b      	str	r3, [r7, #16]
 8000b58:	693a      	ldr	r2, [r7, #16]
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d3e6      	bcc.n	8000b2e <CDC_LOG_Push+0x52>
    }

    s_head = head;
 8000b60:	4a05      	ldr	r2, [pc, #20]	@ (8000b78 <CDC_LOG_Push+0x9c>)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000b66:	b662      	cpsie	i
}
 8000b68:	e002      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (s == NULL) return;
 8000b6a:	bf00      	nop
 8000b6c:	e000      	b.n	8000b70 <CDC_LOG_Push+0x94>
    if (len == 0u) return;
 8000b6e:	bf00      	nop
    __enable_irq();
}
 8000b70:	3718      	adds	r7, #24
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	240019d0 	.word	0x240019d0
 8000b7c:	240019d4 	.word	0x240019d4
 8000b80:	240019dc 	.word	0x240019dc
 8000b84:	240009d0 	.word	0x240009d0

08000b88 <CDC_Log>:

void CDC_Log(const char *msg)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	6078      	str	r0, [r7, #4]
    if (msg == NULL) {
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d006      	beq.n	8000ba4 <CDC_Log+0x1c>
        return;
    }

    CDC_LOG_Push(msg);
 8000b96:	6878      	ldr	r0, [r7, #4]
 8000b98:	f7ff ffa0 	bl	8000adc <CDC_LOG_Push>
    CDC_LOG_Push("\r\n");
 8000b9c:	4803      	ldr	r0, [pc, #12]	@ (8000bac <CDC_Log+0x24>)
 8000b9e:	f7ff ff9d 	bl	8000adc <CDC_LOG_Push>
 8000ba2:	e000      	b.n	8000ba6 <CDC_Log+0x1e>
        return;
 8000ba4:	bf00      	nop
}
 8000ba6:	3708      	adds	r7, #8
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	08018c8c 	.word	0x08018c8c

08000bb0 <CDC_LOG_Task>:

void CDC_LOG_Task(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b086      	sub	sp, #24
 8000bb4:	af00      	add	r7, sp, #0
    if (s_tx_busy) return;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000bb8:	781b      	ldrb	r3, [r3, #0]
 8000bba:	b2db      	uxtb	r3, r3
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d152      	bne.n	8000c66 <CDC_LOG_Task+0xb6>
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc0:	b672      	cpsid	i
}
 8000bc2:	bf00      	nop

    __disable_irq();
    uint32_t head = s_head;
 8000bc4:	4b2c      	ldr	r3, [pc, #176]	@ (8000c78 <CDC_LOG_Task+0xc8>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	60fb      	str	r3, [r7, #12]
    uint32_t tail = s_tail;
 8000bca:	4b2c      	ldr	r3, [pc, #176]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsie i" : : : "memory");
 8000bd0:	b662      	cpsie	i
}
 8000bd2:	bf00      	nop
    __enable_irq();

    uint32_t used = ring_used(head, tail);
 8000bd4:	68b9      	ldr	r1, [r7, #8]
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff fee8 	bl	80009ac <ring_used>
 8000bdc:	6078      	str	r0, [r7, #4]
    if (used == 0u) return;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d042      	beq.n	8000c6a <CDC_LOG_Task+0xba>

    uint16_t to_send = (used > (uint32_t)CDC_DATA_FS_MAX_PACKET_SIZE) ?
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b40      	cmp	r3, #64	@ 0x40
 8000be8:	d802      	bhi.n	8000bf0 <CDC_LOG_Task+0x40>
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	e000      	b.n	8000bf2 <CDC_LOG_Task+0x42>
 8000bf0:	2340      	movs	r3, #64	@ 0x40
 8000bf2:	807b      	strh	r3, [r7, #2]
                       (uint16_t)CDC_DATA_FS_MAX_PACKET_SIZE :
                       (uint16_t)used;

    /* Prepare packet (do not advance tail until USBD_OK) */
    uint32_t t = tail;
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	827b      	strh	r3, [r7, #18]
 8000bfc:	e012      	b.n	8000c24 <CDC_LOG_Task+0x74>
    {
        s_tx_pkt[i] = s_ring[t];
 8000bfe:	8a7b      	ldrh	r3, [r7, #18]
 8000c00:	491f      	ldr	r1, [pc, #124]	@ (8000c80 <CDC_LOG_Task+0xd0>)
 8000c02:	697a      	ldr	r2, [r7, #20]
 8000c04:	440a      	add	r2, r1
 8000c06:	7811      	ldrb	r1, [r2, #0]
 8000c08:	4a1e      	ldr	r2, [pc, #120]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c0a:	54d1      	strb	r1, [r2, r3]
        t++;
 8000c0c:	697b      	ldr	r3, [r7, #20]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	617b      	str	r3, [r7, #20]
        if (t >= CDC_LOG_RING_SIZE) t = 0;
 8000c12:	697b      	ldr	r3, [r7, #20]
 8000c14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000c18:	d301      	bcc.n	8000c1e <CDC_LOG_Task+0x6e>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	617b      	str	r3, [r7, #20]
    for (uint16_t i = 0; i < to_send; i++)
 8000c1e:	8a7b      	ldrh	r3, [r7, #18]
 8000c20:	3301      	adds	r3, #1
 8000c22:	827b      	strh	r3, [r7, #18]
 8000c24:	8a7a      	ldrh	r2, [r7, #18]
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	429a      	cmp	r2, r3
 8000c2a:	d3e8      	bcc.n	8000bfe <CDC_LOG_Task+0x4e>
    }
    s_tx_len = to_send;
 8000c2c:	4a16      	ldr	r2, [pc, #88]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c2e:	887b      	ldrh	r3, [r7, #2]
 8000c30:	8013      	strh	r3, [r2, #0]

    dcache_clean_txpkt(s_tx_len);
 8000c32:	4b15      	ldr	r3, [pc, #84]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c34:	881b      	ldrh	r3, [r3, #0]
 8000c36:	4618      	mov	r0, r3
 8000c38:	f7ff feea 	bl	8000a10 <dcache_clean_txpkt>

    uint8_t res = CDC_Transmit_FS(s_tx_pkt, s_tx_len);
 8000c3c:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <CDC_LOG_Task+0xd8>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	4810      	ldr	r0, [pc, #64]	@ (8000c84 <CDC_LOG_Task+0xd4>)
 8000c44:	f016 fe1e 	bl	8017884 <CDC_Transmit_FS>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	707b      	strb	r3, [r7, #1]
    if (res == USBD_OK)
 8000c4c:	787b      	ldrb	r3, [r7, #1]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d10c      	bne.n	8000c6c <CDC_LOG_Task+0xbc>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c52:	b672      	cpsid	i
}
 8000c54:	bf00      	nop
    {
        __disable_irq();
        s_tail = t;
 8000c56:	4a09      	ldr	r2, [pc, #36]	@ (8000c7c <CDC_LOG_Task+0xcc>)
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	6013      	str	r3, [r2, #0]
        s_tx_busy = 1u;
 8000c5c:	4b05      	ldr	r3, [pc, #20]	@ (8000c74 <CDC_LOG_Task+0xc4>)
 8000c5e:	2201      	movs	r2, #1
 8000c60:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000c62:	b662      	cpsie	i
}
 8000c64:	e002      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (s_tx_busy) return;
 8000c66:	bf00      	nop
 8000c68:	e000      	b.n	8000c6c <CDC_LOG_Task+0xbc>
    if (used == 0u) return;
 8000c6a:	bf00      	nop
    }
    else
    {
        /* BUSY/FAIL: keep queue intact, try later */
    }
}
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	240019d8 	.word	0x240019d8
 8000c78:	240019d0 	.word	0x240019d0
 8000c7c:	240019d4 	.word	0x240019d4
 8000c80:	240009d0 	.word	0x240009d0
 8000c84:	240019e0 	.word	0x240019e0
 8000c88:	24001a20 	.word	0x24001a20

08000c8c <CDC_LOG_TxCpltCallback>:

void CDC_LOG_TxCpltCallback(void)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	af00      	add	r7, sp, #0
    s_tx_busy = 0u;
 8000c90:	4b03      	ldr	r3, [pc, #12]	@ (8000ca0 <CDC_LOG_TxCpltCallback+0x14>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	701a      	strb	r2, [r3, #0]
}
 8000c96:	bf00      	nop
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	240019d8 	.word	0x240019d8

08000ca4 <gkl_register_link>:

static GKL_Link *s_links[GKL_MAX_LINKS];
static uint8_t   s_links_count = 0;

static void gkl_register_link(GKL_Link *link)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d034      	beq.n	8000d1c <gkl_register_link+0x78>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d030      	beq.n	8000d1c <gkl_register_link+0x78>

    /* Already registered? */
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cba:	2300      	movs	r3, #0
 8000cbc:	73fb      	strb	r3, [r7, #15]
 8000cbe:	e018      	b.n	8000cf2 <gkl_register_link+0x4e>
    {
        if (s_links[i] == link) return;
 8000cc0:	7bfb      	ldrb	r3, [r7, #15]
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d028      	beq.n	8000d20 <gkl_register_link+0x7c>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000cce:	7bfb      	ldrb	r3, [r7, #15]
 8000cd0:	4a17      	ldr	r2, [pc, #92]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d008      	beq.n	8000cec <gkl_register_link+0x48>
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	4a14      	ldr	r2, [pc, #80]	@ (8000d30 <gkl_register_link+0x8c>)
 8000cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	429a      	cmp	r2, r3
 8000cea:	d01b      	beq.n	8000d24 <gkl_register_link+0x80>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	3301      	adds	r3, #1
 8000cf0:	73fb      	strb	r3, [r7, #15]
 8000cf2:	4b10      	ldr	r3, [pc, #64]	@ (8000d34 <gkl_register_link+0x90>)
 8000cf4:	781b      	ldrb	r3, [r3, #0]
 8000cf6:	7bfa      	ldrb	r2, [r7, #15]
 8000cf8:	429a      	cmp	r2, r3
 8000cfa:	d3e1      	bcc.n	8000cc0 <gkl_register_link+0x1c>
    }

    if (s_links_count < (uint8_t)GKL_MAX_LINKS)
 8000cfc:	4b0d      	ldr	r3, [pc, #52]	@ (8000d34 <gkl_register_link+0x90>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	d810      	bhi.n	8000d26 <gkl_register_link+0x82>
    {
        s_links[s_links_count++] = link;
 8000d04:	4b0b      	ldr	r3, [pc, #44]	@ (8000d34 <gkl_register_link+0x90>)
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	1c5a      	adds	r2, r3, #1
 8000d0a:	b2d1      	uxtb	r1, r2
 8000d0c:	4a09      	ldr	r2, [pc, #36]	@ (8000d34 <gkl_register_link+0x90>)
 8000d0e:	7011      	strb	r1, [r2, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	4a07      	ldr	r2, [pc, #28]	@ (8000d30 <gkl_register_link+0x8c>)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8000d1a:	e004      	b.n	8000d26 <gkl_register_link+0x82>
    if (link == NULL || link->huart == NULL) return;
 8000d1c:	bf00      	nop
 8000d1e:	e002      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] == link) return;
 8000d20:	bf00      	nop
 8000d22:	e000      	b.n	8000d26 <gkl_register_link+0x82>
        if (s_links[i] && s_links[i]->huart == link->huart) return;
 8000d24:	bf00      	nop
    }
}
 8000d26:	3714      	adds	r7, #20
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	24001a24 	.word	0x24001a24
 8000d34:	24001a34 	.word	0x24001a34

08000d38 <gkl_find_by_huart>:

static GKL_Link *gkl_find_by_huart(UART_HandleTypeDef *huart)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
    if (huart == NULL) return NULL;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <gkl_find_by_huart+0x12>
 8000d46:	2300      	movs	r3, #0
 8000d48:	e01e      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e015      	b.n	8000d7c <gkl_find_by_huart+0x44>
    {
        if (s_links[i] && s_links[i]->huart == huart)
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	4a10      	ldr	r2, [pc, #64]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d00c      	beq.n	8000d76 <gkl_find_by_huart+0x3e>
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	429a      	cmp	r2, r3
 8000d6a:	d104      	bne.n	8000d76 <gkl_find_by_huart+0x3e>
        {
            return s_links[i];
 8000d6c:	7bfb      	ldrb	r3, [r7, #15]
 8000d6e:	4a09      	ldr	r2, [pc, #36]	@ (8000d94 <gkl_find_by_huart+0x5c>)
 8000d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d74:	e008      	b.n	8000d88 <gkl_find_by_huart+0x50>
    for (uint8_t i = 0; i < s_links_count; i++)
 8000d76:	7bfb      	ldrb	r3, [r7, #15]
 8000d78:	3301      	adds	r3, #1
 8000d7a:	73fb      	strb	r3, [r7, #15]
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <gkl_find_by_huart+0x60>)
 8000d7e:	781b      	ldrb	r3, [r3, #0]
 8000d80:	7bfa      	ldrb	r2, [r7, #15]
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d3e4      	bcc.n	8000d50 <gkl_find_by_huart+0x18>
        }
    }
    return NULL;
 8000d86:	2300      	movs	r3, #0
}
 8000d88:	4618      	mov	r0, r3
 8000d8a:	3714      	adds	r7, #20
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d92:	4770      	bx	lr
 8000d94:	24001a24 	.word	0x24001a24
 8000d98:	24001a34 	.word	0x24001a34

08000d9c <gkl_raw_rx_push>:
/* ===================== Internal helpers ===================== */

/* ===================== Raw RX logging helpers (IRQ-safe) ===================== */

static inline void gkl_raw_rx_push(GKL_Link *link, uint8_t b)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	460b      	mov	r3, r1
 8000da6:	70fb      	strb	r3, [r7, #3]
    /* Single-producer (IRQ) / single-consumer (main loop) ring buffer */
    uint16_t next = (uint16_t)(link->raw_rx_head + 1u);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dae:	b29b      	uxth	r3, r3
 8000db0:	3301      	adds	r3, #1
 8000db2:	81fb      	strh	r3, [r7, #14]
    if (next >= (uint16_t)GKL_RAW_RX_LOG_SIZE) next = 0u;
 8000db4:	89fb      	ldrh	r3, [r7, #14]
 8000db6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dba:	d301      	bcc.n	8000dc0 <gkl_raw_rx_push+0x24>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	81fb      	strh	r3, [r7, #14]

    if (next == link->raw_rx_tail)
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 8000dc6:	b29b      	uxth	r3, r3
 8000dc8:	89fa      	ldrh	r2, [r7, #14]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d104      	bne.n	8000dd8 <gkl_raw_rx_push+0x3c>
    {
        link->raw_rx_overflow = 1u;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
        /* Drop byte on overflow */
        return;
 8000dd6:	e00d      	b.n	8000df4 <gkl_raw_rx_push+0x58>
    }

    link->raw_rx_log[link->raw_rx_head] = b;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 8000dde:	b29b      	uxth	r3, r3
 8000de0:	461a      	mov	r2, r3
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	4413      	add	r3, r2
 8000de6:	78fa      	ldrb	r2, [r7, #3]
 8000de8:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
    link->raw_rx_head = next;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	89fa      	ldrh	r2, [r7, #14]
 8000df0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
}
 8000df4:	3714      	adds	r7, #20
 8000df6:	46bd      	mov	sp, r7
 8000df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfc:	4770      	bx	lr
	...

08000e00 <dcache_clean_by_addr>:

/* Cache line size on Cortex-M7 is 32 bytes */
#define DCACHE_LINE_SIZE  (32u)

static void dcache_clean_by_addr(void *addr, uint32_t len)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b08b      	sub	sp, #44	@ 0x2c
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	6078      	str	r0, [r7, #4]
 8000e08:	6039      	str	r1, [r7, #0]
#if (__DCACHE_PRESENT == 1U)
    if (addr == NULL || len == 0u) return;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d039      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d036      	beq.n	8000e84 <dcache_clean_by_addr+0x84>
    uintptr_t start = (uintptr_t)addr;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	627b      	str	r3, [r7, #36]	@ 0x24
    uintptr_t end   = start + len;
 8000e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	4413      	add	r3, r2
 8000e20:	623b      	str	r3, [r7, #32]

    uintptr_t start_aligned = start & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e24:	f023 031f 	bic.w	r3, r3, #31
 8000e28:	61fb      	str	r3, [r7, #28]
    uintptr_t end_aligned   = (end + (DCACHE_LINE_SIZE - 1u)) & ~(uintptr_t)(DCACHE_LINE_SIZE - 1u);
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	331f      	adds	r3, #31
 8000e2e:	f023 031f 	bic.w	r3, r3, #31
 8000e32:	61bb      	str	r3, [r7, #24]

    SCB_CleanDCache_by_Addr((uint32_t*)start_aligned, (int32_t)(end_aligned - start_aligned));
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	69b9      	ldr	r1, [r7, #24]
 8000e38:	69fa      	ldr	r2, [r7, #28]
 8000e3a:	1a8a      	subs	r2, r1, r2
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	613a      	str	r2, [r7, #16]
    if ( dsize > 0 ) { 
 8000e40:	693b      	ldr	r3, [r7, #16]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	dd20      	ble.n	8000e88 <dcache_clean_by_addr+0x88>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	4413      	add	r3, r2
 8000e50:	60fb      	str	r3, [r7, #12]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 8000e56:	f3bf 8f4f 	dsb	sy
}
 8000e5a:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	@ (8000e94 <dcache_clean_by_addr+0x94>)
 8000e5e:	68bb      	ldr	r3, [r7, #8]
 8000e60:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8000e64:	68bb      	ldr	r3, [r7, #8]
 8000e66:	3320      	adds	r3, #32
 8000e68:	60bb      	str	r3, [r7, #8]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	3b20      	subs	r3, #32
 8000e6e:	60fb      	str	r3, [r7, #12]
      } while ( op_size > 0 );
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	dcf2      	bgt.n	8000e5c <dcache_clean_by_addr+0x5c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000e76:	f3bf 8f4f 	dsb	sy
}
 8000e7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000e7c:	f3bf 8f6f 	isb	sy
}
 8000e80:	bf00      	nop
}
 8000e82:	e001      	b.n	8000e88 <dcache_clean_by_addr+0x88>
    if (addr == NULL || len == 0u) return;
 8000e84:	bf00      	nop
 8000e86:	e000      	b.n	8000e8a <dcache_clean_by_addr+0x8a>
 8000e88:	bf00      	nop
#else
    (void)addr; (void)len;
#endif
}
 8000e8a:	372c      	adds	r7, #44	@ 0x2c
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr
 8000e94:	e000ed00 	.word	0xe000ed00

08000e98 <gkl_checksum_xor>:

static uint8_t gkl_checksum_xor(const uint8_t *frame, uint8_t len)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	70fb      	strb	r3, [r7, #3]
    /* XOR from 2nd byte (index 1) to (n-1) byte (index len-2) */
    if (frame == NULL || len < 5u) return 0u;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d002      	beq.n	8000eb0 <gkl_checksum_xor+0x18>
 8000eaa:	78fb      	ldrb	r3, [r7, #3]
 8000eac:	2b04      	cmp	r3, #4
 8000eae:	d801      	bhi.n	8000eb4 <gkl_checksum_xor+0x1c>
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	e015      	b.n	8000ee0 <gkl_checksum_xor+0x48>
    uint8_t x = 0u;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000eb8:	2301      	movs	r3, #1
 8000eba:	73bb      	strb	r3, [r7, #14]
 8000ebc:	e009      	b.n	8000ed2 <gkl_checksum_xor+0x3a>
    {
        x ^= frame[i];
 8000ebe:	7bbb      	ldrb	r3, [r7, #14]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	781a      	ldrb	r2, [r3, #0]
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	4053      	eors	r3, r2
 8000eca:	73fb      	strb	r3, [r7, #15]
    for (uint8_t i = 1u; i < (uint8_t)(len - 1u); i++)
 8000ecc:	7bbb      	ldrb	r3, [r7, #14]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	73bb      	strb	r3, [r7, #14]
 8000ed2:	78fb      	ldrb	r3, [r7, #3]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	7bba      	ldrb	r2, [r7, #14]
 8000eda:	429a      	cmp	r2, r3
 8000edc:	d3ef      	bcc.n	8000ebe <gkl_checksum_xor+0x26>
    }
    return x;
 8000ede:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <gkl_resp_data_len_for_cmd>:

static uint8_t gkl_resp_data_len_for_cmd(char resp_cmd)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	71fb      	strb	r3, [r7, #7]
    /* Data length in Application Layer (not counting STX/addr/cmd/checksum) */
    switch (resp_cmd)
 8000ef6:	79fb      	ldrb	r3, [r7, #7]
 8000ef8:	3b43      	subs	r3, #67	@ 0x43
 8000efa:	2b17      	cmp	r3, #23
 8000efc:	d840      	bhi.n	8000f80 <gkl_resp_data_len_for_cmd+0x94>
 8000efe:	a201      	add	r2, pc, #4	@ (adr r2, 8000f04 <gkl_resp_data_len_for_cmd+0x18>)
 8000f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f04:	08000f75 	.word	0x08000f75
 8000f08:	08000f7d 	.word	0x08000f7d
 8000f0c:	08000f81 	.word	0x08000f81
 8000f10:	08000f81 	.word	0x08000f81
 8000f14:	08000f81 	.word	0x08000f81
 8000f18:	08000f81 	.word	0x08000f81
 8000f1c:	08000f81 	.word	0x08000f81
 8000f20:	08000f81 	.word	0x08000f81
 8000f24:	08000f81 	.word	0x08000f81
 8000f28:	08000f69 	.word	0x08000f69
 8000f2c:	08000f81 	.word	0x08000f81
 8000f30:	08000f81 	.word	0x08000f81
 8000f34:	08000f81 	.word	0x08000f81
 8000f38:	08000f81 	.word	0x08000f81
 8000f3c:	08000f81 	.word	0x08000f81
 8000f40:	08000f6d 	.word	0x08000f6d
 8000f44:	08000f65 	.word	0x08000f65
 8000f48:	08000f71 	.word	0x08000f71
 8000f4c:	08000f81 	.word	0x08000f81
 8000f50:	08000f81 	.word	0x08000f81
 8000f54:	08000f81 	.word	0x08000f81
 8000f58:	08000f81 	.word	0x08000f81
 8000f5c:	08000f81 	.word	0x08000f81
 8000f60:	08000f79 	.word	0x08000f79
    {
        case 'S': return 2u;  /* Status response: 2 data bytes (e.g., "10" in "S10S") */
 8000f64:	2302      	movs	r3, #2
 8000f66:	e00c      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'L': return 10u;
 8000f68:	230a      	movs	r3, #10
 8000f6a:	e00a      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'R': return 10u;
 8000f6c:	230a      	movs	r3, #10
 8000f6e:	e008      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'T': return 22u;
 8000f70:	2316      	movs	r3, #22
 8000f72:	e006      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'C': return 11u;
 8000f74:	230b      	movs	r3, #11
 8000f76:	e004      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'Z': return 6u;
 8000f78:	2306      	movs	r3, #6
 8000f7a:	e002      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        case 'D': return 2u;
 8000f7c:	2302      	movs	r3, #2
 8000f7e:	e000      	b.n	8000f82 <gkl_resp_data_len_for_cmd+0x96>
        default:  return 0xFFu; /* unknown/variable */
 8000f80:	23ff      	movs	r3, #255	@ 0xff
    }
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	370c      	adds	r7, #12
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop

08000f90 <gkl_rx_reset>:

static void gkl_rx_reset(GKL_Link *link)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d013      	beq.n	8000fc6 <gkl_rx_reset+0x36>
    link->rx_len = 0u;
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    link->rx_expected_len = 0u;
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	2200      	movs	r2, #0
 8000faa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    link->last_rx_byte_ms = 0u;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* CRITICAL FIX: Clear RX buffer to prevent old data interference */
    memset(link->rx_buf, 0, sizeof(link->rx_buf));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	333d      	adds	r3, #61	@ 0x3d
 8000fba:	221b      	movs	r2, #27
 8000fbc:	2100      	movs	r1, #0
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f017 f926 	bl	8018210 <memset>
 8000fc4:	e000      	b.n	8000fc8 <gkl_rx_reset+0x38>
    if (link == NULL) return;
 8000fc6:	bf00      	nop
}
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}

08000fce <gkl_fail>:

static void gkl_fail(GKL_Link *link, GKL_Result err)
{
 8000fce:	b580      	push	{r7, lr}
 8000fd0:	b082      	sub	sp, #8
 8000fd2:	af00      	add	r7, sp, #0
 8000fd4:	6078      	str	r0, [r7, #4]
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	70fb      	strb	r3, [r7, #3]
    if (link == NULL) return;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d015      	beq.n	800100c <gkl_fail+0x3e>
    link->last_error = err;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	78fa      	ldrb	r2, [r7, #3]
 8000fe4:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	799b      	ldrb	r3, [r3, #6]
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	2bff      	cmp	r3, #255	@ 0xff
 8000fee:	d006      	beq.n	8000ffe <gkl_fail+0x30>
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	799b      	ldrb	r3, [r3, #6]
 8000ff4:	b2db      	uxtb	r3, r3
 8000ff6:	3301      	adds	r3, #1
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	719a      	strb	r2, [r3, #6]
    link->state = GKL_STATE_ERROR;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2204      	movs	r2, #4
 8001002:	711a      	strb	r2, [r3, #4]
    gkl_rx_reset(link);
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f7ff ffc3 	bl	8000f90 <gkl_rx_reset>
 800100a:	e000      	b.n	800100e <gkl_fail+0x40>
    if (link == NULL) return;
 800100c:	bf00      	nop
}
 800100e:	3708      	adds	r7, #8
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}

08001014 <gkl_success>:

static void gkl_success(GKL_Link *link)
{
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d006      	beq.n	8001030 <gkl_success+0x1c>
    link->last_error = GKL_OK;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	2200      	movs	r2, #0
 8001026:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	719a      	strb	r2, [r3, #6]
 800102e:	e000      	b.n	8001032 <gkl_success+0x1e>
    if (link == NULL) return;
 8001030:	bf00      	nop
}
 8001032:	370c      	adds	r7, #12
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <gkl_try_finalize_frame_if_complete>:

static void gkl_try_finalize_frame_if_complete(GKL_Link *link)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    if (link == NULL) return;
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	2b00      	cmp	r3, #0
 8001048:	f000 8086 	beq.w	8001158 <gkl_try_finalize_frame_if_complete+0x11c>

    /* If expected length unknown -> can't finalize here */
    if (link->rx_expected_len == 0u) return;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001052:	2b00      	cmp	r3, #0
 8001054:	f000 8082 	beq.w	800115c <gkl_try_finalize_frame_if_complete+0x120>
    if (link->rx_len < link->rx_expected_len) return;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800105e:	b2da      	uxtb	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001066:	429a      	cmp	r2, r3
 8001068:	d37a      	bcc.n	8001160 <gkl_try_finalize_frame_if_complete+0x124>

    uint8_t len = link->rx_expected_len;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001070:	73fb      	strb	r3, [r7, #15]

    if (link->rx_buf[0] != GKL_STX)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001078:	2b02      	cmp	r3, #2
 800107a:	d004      	beq.n	8001086 <gkl_try_finalize_frame_if_complete+0x4a>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 800107c:	2105      	movs	r1, #5
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ffa5 	bl	8000fce <gkl_fail>
        return;
 8001084:	e06d      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate checksum */
    uint8_t calc = gkl_checksum_xor(link->rx_buf, len);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	333d      	adds	r3, #61	@ 0x3d
 800108a:	7bfa      	ldrb	r2, [r7, #15]
 800108c:	4611      	mov	r1, r2
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff ff02 	bl	8000e98 <gkl_checksum_xor>
 8001094:	4603      	mov	r3, r0
 8001096:	73bb      	strb	r3, [r7, #14]
    uint8_t recv = link->rx_buf[len - 1u];
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	3b01      	subs	r3, #1
 800109c:	687a      	ldr	r2, [r7, #4]
 800109e:	4413      	add	r3, r2
 80010a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80010a4:	737b      	strb	r3, [r7, #13]
    if (calc != recv)
 80010a6:	7bba      	ldrb	r2, [r7, #14]
 80010a8:	7b7b      	ldrb	r3, [r7, #13]
 80010aa:	429a      	cmp	r2, r3
 80010ac:	d004      	beq.n	80010b8 <gkl_try_finalize_frame_if_complete+0x7c>
    {
        gkl_fail(link, GKL_ERR_CRC);
 80010ae:	2104      	movs	r1, #4
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff ff8c 	bl	8000fce <gkl_fail>
        return;
 80010b6:	e054      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Validate response command (if set) */
    if (link->expected_resp_cmd != 0 && (char)link->rx_buf[3] != link->expected_resp_cmd)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d00d      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d004      	beq.n	80010e0 <gkl_try_finalize_frame_if_complete+0xa4>
    {
        gkl_fail(link, GKL_ERR_FORMAT);
 80010d6:	2105      	movs	r1, #5
 80010d8:	6878      	ldr	r0, [r7, #4]
 80010da:	f7ff ff78 	bl	8000fce <gkl_fail>
        return;
 80010de:	e040      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    }

    /* Fill response */
    link->last_resp.ctrl = link->rx_buf[1];
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	f893 203e 	ldrb.w	r2, [r3, #62]	@ 0x3e
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
    link->last_resp.slave = link->rx_buf[2];
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 203f 	ldrb.w	r2, [r3, #63]	@ 0x3f
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
    link->last_resp.cmd = (char)link->rx_buf[3];
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f883 2067 	strb.w	r2, [r3, #103]	@ 0x67
    link->last_resp.checksum = recv;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	7b7a      	ldrb	r2, [r7, #13]
 8001108:	f883 207f 	strb.w	r2, [r3, #127]	@ 0x7f

    uint8_t data_len = (uint8_t)(len - (1u + 2u + 1u + 1u));
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	3b05      	subs	r3, #5
 8001110:	733b      	strb	r3, [r7, #12]
    link->last_resp.data_len = data_len;
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	7b3a      	ldrb	r2, [r7, #12]
 8001116:	f883 207e 	strb.w	r2, [r3, #126]	@ 0x7e
    if (data_len > 0u)
 800111a:	7b3b      	ldrb	r3, [r7, #12]
 800111c:	2b00      	cmp	r3, #0
 800111e:	d008      	beq.n	8001132 <gkl_try_finalize_frame_if_complete+0xf6>
    {
        memcpy(link->last_resp.data, &link->rx_buf[4], data_len);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	f103 0068 	add.w	r0, r3, #104	@ 0x68
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3341      	adds	r3, #65	@ 0x41
 800112a:	7b3a      	ldrb	r2, [r7, #12]
 800112c:	4619      	mov	r1, r3
 800112e:	f017 f8b7 	bl	80182a0 <memcpy>
    }

    link->resp_ready = 1u;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2201      	movs	r2, #1
 8001136:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_GOT_RESP;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2203      	movs	r2, #3
 800113e:	711a      	strb	r2, [r3, #4]

    link->rx_total_frames++;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_success(link);
 800114a:	6878      	ldr	r0, [r7, #4]
 800114c:	f7ff ff62 	bl	8001014 <gkl_success>
    gkl_rx_reset(link);
 8001150:	6878      	ldr	r0, [r7, #4]
 8001152:	f7ff ff1d 	bl	8000f90 <gkl_rx_reset>
 8001156:	e004      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link == NULL) return;
 8001158:	bf00      	nop
 800115a:	e002      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_expected_len == 0u) return;
 800115c:	bf00      	nop
 800115e:	e000      	b.n	8001162 <gkl_try_finalize_frame_if_complete+0x126>
    if (link->rx_len < link->rx_expected_len) return;
 8001160:	bf00      	nop
}
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}

08001168 <GKL_Init>:

/* ===================== Public API ===================== */

void GKL_Init(GKL_Link *link, UART_HandleTypeDef *huart)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	6039      	str	r1, [r7, #0]
    if (link == NULL) return;
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d04e      	beq.n	8001216 <GKL_Init+0xae>

    memset(link, 0, sizeof(*link));
 8001178:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800117c:	2100      	movs	r1, #0
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f017 f846 	bl	8018210 <memset>
    link->huart = huart;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	683a      	ldr	r2, [r7, #0]
 8001188:	601a      	str	r2, [r3, #0]
    link->state = GKL_STATE_IDLE;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2200      	movs	r2, #0
 800118e:	711a      	strb	r2, [r3, #4]
    link->last_error = GKL_OK;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2200      	movs	r2, #0
 8001194:	715a      	strb	r2, [r3, #5]
    link->consecutive_fail = 0u;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	719a      	strb	r2, [r3, #6]
    link->resp_ready = 0u;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2200      	movs	r2, #0
 80011a0:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->expected_resp_cmd = 0;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	2200      	movs	r2, #0
 80011a8:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    /* Raw RX log ring init */
    link->raw_rx_head = 0u;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2200      	movs	r2, #0
 80011b0:	f8a3 228a 	strh.w	r2, [r3, #650]	@ 0x28a
    link->raw_rx_tail = 0u;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	2200      	movs	r2, #0
 80011b8:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    link->raw_rx_overflow = 0u;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	2200      	movs	r2, #0
 80011c0:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e

    /* UART error diagnostics */
    link->last_uart_error = 0u;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 0u;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2200      	movs	r2, #0
 80011d0:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* RX diagnostics */
    link->rx_seen_since_tx = 0u;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	2200      	movs	r2, #0
 80011e0:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes = 0u;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2200      	movs	r2, #0
 80011e8:	65da      	str	r2, [r3, #92]	@ 0x5c
    link->rx_total_frames = 0u;
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	2200      	movs	r2, #0
 80011ee:	661a      	str	r2, [r3, #96]	@ 0x60

    gkl_rx_reset(link);
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f7ff fecd 	bl	8000f90 <gkl_rx_reset>

    gkl_register_link(link);
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f7ff fd54 	bl	8000ca4 <gkl_register_link>

    if (link->huart != NULL)
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d009      	beq.n	8001218 <GKL_Init+0xb0>
    {
        /* Start 1-byte RX interrupt stream (non-blocking, no DMA ring) */
        (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6818      	ldr	r0, [r3, #0]
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	333c      	adds	r3, #60	@ 0x3c
 800120c:	2201      	movs	r2, #1
 800120e:	4619      	mov	r1, r3
 8001210:	f010 fa6e 	bl	80116f0 <HAL_UART_Receive_IT>
 8001214:	e000      	b.n	8001218 <GKL_Init+0xb0>
    if (link == NULL) return;
 8001216:	bf00      	nop
    }
}
 8001218:	3708      	adds	r7, #8
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}

0800121e <GKL_BuildFrame>:
                          char cmd,
                          const uint8_t *data,
                          uint8_t data_len,
                          uint8_t *out_bytes,
                          uint8_t *out_len)
{
 800121e:	b590      	push	{r4, r7, lr}
 8001220:	b085      	sub	sp, #20
 8001222:	af00      	add	r7, sp, #0
 8001224:	603b      	str	r3, [r7, #0]
 8001226:	4603      	mov	r3, r0
 8001228:	71fb      	strb	r3, [r7, #7]
 800122a:	460b      	mov	r3, r1
 800122c:	71bb      	strb	r3, [r7, #6]
 800122e:	4613      	mov	r3, r2
 8001230:	717b      	strb	r3, [r7, #5]
    if (out_bytes == NULL || out_len == NULL) return GKL_ERR_PARAM;
 8001232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <GKL_BuildFrame+0x20>
 8001238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <GKL_BuildFrame+0x24>
 800123e:	2302      	movs	r3, #2
 8001240:	e055      	b.n	80012ee <GKL_BuildFrame+0xd0>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001242:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001246:	2b16      	cmp	r3, #22
 8001248:	d901      	bls.n	800124e <GKL_BuildFrame+0x30>
 800124a:	2302      	movs	r3, #2
 800124c:	e04f      	b.n	80012ee <GKL_BuildFrame+0xd0>

    uint8_t idx = 0u;
 800124e:	2300      	movs	r3, #0
 8001250:	73fb      	strb	r3, [r7, #15]
    out_bytes[idx++] = GKL_STX;
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	1c5a      	adds	r2, r3, #1
 8001256:	73fa      	strb	r2, [r7, #15]
 8001258:	461a      	mov	r2, r3
 800125a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800125c:	4413      	add	r3, r2
 800125e:	2202      	movs	r2, #2
 8001260:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = ctrl;
 8001262:	7bfb      	ldrb	r3, [r7, #15]
 8001264:	1c5a      	adds	r2, r3, #1
 8001266:	73fa      	strb	r2, [r7, #15]
 8001268:	461a      	mov	r2, r3
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	4413      	add	r3, r2
 800126e:	79fa      	ldrb	r2, [r7, #7]
 8001270:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = slave;
 8001272:	7bfb      	ldrb	r3, [r7, #15]
 8001274:	1c5a      	adds	r2, r3, #1
 8001276:	73fa      	strb	r2, [r7, #15]
 8001278:	461a      	mov	r2, r3
 800127a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800127c:	4413      	add	r3, r2
 800127e:	79ba      	ldrb	r2, [r7, #6]
 8001280:	701a      	strb	r2, [r3, #0]
    out_bytes[idx++] = (uint8_t)cmd;
 8001282:	7bfb      	ldrb	r3, [r7, #15]
 8001284:	1c5a      	adds	r2, r3, #1
 8001286:	73fa      	strb	r2, [r7, #15]
 8001288:	461a      	mov	r2, r3
 800128a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800128c:	4413      	add	r3, r2
 800128e:	797a      	ldrb	r2, [r7, #5]
 8001290:	701a      	strb	r2, [r3, #0]

    if (data_len > 0u)
 8001292:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d012      	beq.n	80012c0 <GKL_BuildFrame+0xa2>
    {
        if (data == NULL) return GKL_ERR_PARAM;
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <GKL_BuildFrame+0x86>
 80012a0:	2302      	movs	r3, #2
 80012a2:	e024      	b.n	80012ee <GKL_BuildFrame+0xd0>
        memcpy(&out_bytes[idx], data, data_len);
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012a8:	4413      	add	r3, r2
 80012aa:	f897 2020 	ldrb.w	r2, [r7, #32]
 80012ae:	6839      	ldr	r1, [r7, #0]
 80012b0:	4618      	mov	r0, r3
 80012b2:	f016 fff5 	bl	80182a0 <memcpy>
        idx = (uint8_t)(idx + data_len);
 80012b6:	7bfa      	ldrb	r2, [r7, #15]
 80012b8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012bc:	4413      	add	r3, r2
 80012be:	73fb      	strb	r3, [r7, #15]
    }

    /* checksum placeholder */
    out_bytes[idx++] = 0u;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	1c5a      	adds	r2, r3, #1
 80012c4:	73fa      	strb	r2, [r7, #15]
 80012c6:	461a      	mov	r2, r3
 80012c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012ca:	4413      	add	r3, r2
 80012cc:	2200      	movs	r2, #0
 80012ce:	701a      	strb	r2, [r3, #0]
    out_bytes[idx - 1u] = gkl_checksum_xor(out_bytes, idx);
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012d6:	18d4      	adds	r4, r2, r3
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	4619      	mov	r1, r3
 80012dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80012de:	f7ff fddb 	bl	8000e98 <gkl_checksum_xor>
 80012e2:	4603      	mov	r3, r0
 80012e4:	7023      	strb	r3, [r4, #0]

    *out_len = idx;
 80012e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012e8:	7bfa      	ldrb	r2, [r7, #15]
 80012ea:	701a      	strb	r2, [r3, #0]
    return GKL_OK;
 80012ec:	2300      	movs	r3, #0
}
 80012ee:	4618      	mov	r0, r3
 80012f0:	3714      	adds	r7, #20
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd90      	pop	{r4, r7, pc}

080012f6 <GKL_Send>:
                    uint8_t slave,
                    char cmd,
                    const uint8_t *data,
                    uint8_t data_len,
                    char expected_resp_cmd)
{
 80012f6:	b590      	push	{r4, r7, lr}
 80012f8:	b089      	sub	sp, #36	@ 0x24
 80012fa:	af04      	add	r7, sp, #16
 80012fc:	6078      	str	r0, [r7, #4]
 80012fe:	4608      	mov	r0, r1
 8001300:	4611      	mov	r1, r2
 8001302:	461a      	mov	r2, r3
 8001304:	4603      	mov	r3, r0
 8001306:	70fb      	strb	r3, [r7, #3]
 8001308:	460b      	mov	r3, r1
 800130a:	70bb      	strb	r3, [r7, #2]
 800130c:	4613      	mov	r3, r2
 800130e:	707b      	strb	r3, [r7, #1]
    if (link == NULL || link->huart == NULL) return GKL_ERR_PARAM;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d003      	beq.n	800131e <GKL_Send+0x28>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d101      	bne.n	8001322 <GKL_Send+0x2c>
 800131e:	2302      	movs	r3, #2
 8001320:	e094      	b.n	800144c <GKL_Send+0x156>
    if (data_len > GKL_MAX_DATA_LEN) return GKL_ERR_PARAM;
 8001322:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001326:	2b16      	cmp	r3, #22
 8001328:	d901      	bls.n	800132e <GKL_Send+0x38>
 800132a:	2302      	movs	r3, #2
 800132c:	e08e      	b.n	800144c <GKL_Send+0x156>

    /* Only one in-flight request per link */
    if (link->state != GKL_STATE_IDLE && link->state != GKL_STATE_GOT_RESP && link->state != GKL_STATE_ERROR)
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	791b      	ldrb	r3, [r3, #4]
 8001332:	b2db      	uxtb	r3, r3
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <GKL_Send+0x5a>
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	791b      	ldrb	r3, [r3, #4]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	2b03      	cmp	r3, #3
 8001340:	d006      	beq.n	8001350 <GKL_Send+0x5a>
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	791b      	ldrb	r3, [r3, #4]
 8001346:	b2db      	uxtb	r3, r3
 8001348:	2b04      	cmp	r3, #4
 800134a:	d001      	beq.n	8001350 <GKL_Send+0x5a>
    {
        return GKL_ERR_BUSY;
 800134c:	2301      	movs	r3, #1
 800134e:	e07d      	b.n	800144c <GKL_Send+0x156>
    }

    /* Clear previous response */
    link->resp_ready = 0u;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    memset(&link->last_resp, 0, sizeof(link->last_resp));
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	3365      	adds	r3, #101	@ 0x65
 800135c:	221b      	movs	r2, #27
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f016 ff55 	bl	8018210 <memset>

    /* Reset RX buffer/timestamps for this exchange (IMPORTANT: do it BEFORE setting rx_expected_len) */
    gkl_rx_reset(link);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f7ff fe12 	bl	8000f90 <gkl_rx_reset>

    /* Reset RX diagnostics for this exchange */
    link->rx_seen_since_tx = 0u;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = 0u;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->last_uart_error = 0u;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290

    /* Store expected response command and pre-calc expected response length if known */
    link->expected_resp_cmd = expected_resp_cmd;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 800138a:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88

    uint8_t resp_data_len = gkl_resp_data_len_for_cmd(expected_resp_cmd);
 800138e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fdaa 	bl	8000eec <gkl_resp_data_len_for_cmd>
 8001398:	4603      	mov	r3, r0
 800139a:	73fb      	strb	r3, [r7, #15]
    if (resp_data_len != 0xFFu)
 800139c:	7bfb      	ldrb	r3, [r7, #15]
 800139e:	2bff      	cmp	r3, #255	@ 0xff
 80013a0:	d006      	beq.n	80013b0 <GKL_Send+0xba>
    {
        link->rx_expected_len = (uint8_t)(1u + 2u + 1u + resp_data_len + 1u);
 80013a2:	7bfb      	ldrb	r3, [r7, #15]
 80013a4:	3305      	adds	r3, #5
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80013ae:	e003      	b.n	80013b8 <GKL_Send+0xc2>
    }
    else
    {
        link->rx_expected_len = 0u;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2200      	movs	r2, #0
 80013b4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
    }

    /* Build TX frame */
    uint8_t out_len = 0u;
 80013b8:	2300      	movs	r3, #0
 80013ba:	737b      	strb	r3, [r7, #13]
    GKL_Result br = GKL_BuildFrame(ctrl, slave, cmd, data, data_len, link->tx_buf, &out_len);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	3320      	adds	r3, #32
 80013c0:	787c      	ldrb	r4, [r7, #1]
 80013c2:	78b9      	ldrb	r1, [r7, #2]
 80013c4:	78f8      	ldrb	r0, [r7, #3]
 80013c6:	f107 020d 	add.w	r2, r7, #13
 80013ca:	9202      	str	r2, [sp, #8]
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	6a3b      	ldr	r3, [r7, #32]
 80013d6:	4622      	mov	r2, r4
 80013d8:	f7ff ff21 	bl	800121e <GKL_BuildFrame>
 80013dc:	4603      	mov	r3, r0
 80013de:	73bb      	strb	r3, [r7, #14]
    if (br != GKL_OK) return br;
 80013e0:	7bbb      	ldrb	r3, [r7, #14]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <GKL_Send+0xf4>
 80013e6:	7bbb      	ldrb	r3, [r7, #14]
 80013e8:	e030      	b.n	800144c <GKL_Send+0x156>
    link->tx_len = out_len;
 80013ea:	7b7a      	ldrb	r2, [r7, #13]
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b

    /* Clean DCache before DMA reads tx_buf */
    dcache_clean_by_addr(link->tx_buf, link->tx_len);
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f103 0220 	add.w	r2, r3, #32
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 80013fe:	4619      	mov	r1, r3
 8001400:	4610      	mov	r0, r2
 8001402:	f7ff fcfd 	bl	8000e00 <dcache_clean_by_addr>

    if (HAL_UART_Transmit_DMA(link->huart, (uint8_t*)link->tx_buf, link->tx_len) != HAL_OK)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6818      	ldr	r0, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	f103 0120 	add.w	r1, r3, #32
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8001416:	461a      	mov	r2, r3
 8001418:	f010 f9b6 	bl	8011788 <HAL_UART_Transmit_DMA>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d010      	beq.n	8001444 <GKL_Send+0x14e>
    {
        link->last_error = GKL_ERR_UART;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2206      	movs	r2, #6
 8001426:	715a      	strb	r2, [r3, #5]
        if (link->consecutive_fail < 255u) link->consecutive_fail++;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	799b      	ldrb	r3, [r3, #6]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	2bff      	cmp	r3, #255	@ 0xff
 8001430:	d006      	beq.n	8001440 <GKL_Send+0x14a>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	799b      	ldrb	r3, [r3, #6]
 8001436:	b2db      	uxtb	r3, r3
 8001438:	3301      	adds	r3, #1
 800143a:	b2da      	uxtb	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	719a      	strb	r2, [r3, #6]
        return GKL_ERR_UART;
 8001440:	2306      	movs	r3, #6
 8001442:	e003      	b.n	800144c <GKL_Send+0x156>
    }

    link->state = GKL_STATE_TX_DMA;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2201      	movs	r2, #1
 8001448:	711a      	strb	r2, [r3, #4]
    return GKL_OK;
 800144a:	2300      	movs	r3, #0
}
 800144c:	4618      	mov	r0, r3
 800144e:	3714      	adds	r7, #20
 8001450:	46bd      	mov	sp, r7
 8001452:	bd90      	pop	{r4, r7, pc}

08001454 <GKL_HasResponse>:


bool GKL_HasResponse(GKL_Link *link)
{
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
    if (link == NULL) return false;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2b00      	cmp	r3, #0
 8001460:	d101      	bne.n	8001466 <GKL_HasResponse+0x12>
 8001462:	2300      	movs	r3, #0
 8001464:	e008      	b.n	8001478 <GKL_HasResponse+0x24>
    return (link->resp_ready != 0u);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	bf14      	ite	ne
 8001472:	2301      	movne	r3, #1
 8001474:	2300      	moveq	r3, #0
 8001476:	b2db      	uxtb	r3, r3
}
 8001478:	4618      	mov	r0, r3
 800147a:	370c      	adds	r7, #12
 800147c:	46bd      	mov	sp, r7
 800147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001482:	4770      	bx	lr

08001484 <GKL_GetResponse>:

bool GKL_GetResponse(GKL_Link *link, GKL_Frame *out)
{
 8001484:	b4b0      	push	{r4, r5, r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
    if (link == NULL || out == NULL) return false;
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d002      	beq.n	800149a <GKL_GetResponse+0x16>
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d101      	bne.n	800149e <GKL_GetResponse+0x1a>
 800149a:	2300      	movs	r3, #0
 800149c:	e026      	b.n	80014ec <GKL_GetResponse+0x68>
    if (link->resp_ready == 0u) return false;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d101      	bne.n	80014ae <GKL_GetResponse+0x2a>
 80014aa:	2300      	movs	r3, #0
 80014ac:	e01e      	b.n	80014ec <GKL_GetResponse+0x68>
  __ASM volatile ("cpsid i" : : : "memory");
 80014ae:	b672      	cpsid	i
}
 80014b0:	bf00      	nop

    __disable_irq();
    *out = link->last_resp;
 80014b2:	683a      	ldr	r2, [r7, #0]
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	3365      	adds	r3, #101	@ 0x65
 80014b8:	6818      	ldr	r0, [r3, #0]
 80014ba:	6859      	ldr	r1, [r3, #4]
 80014bc:	689d      	ldr	r5, [r3, #8]
 80014be:	68dc      	ldr	r4, [r3, #12]
 80014c0:	6010      	str	r0, [r2, #0]
 80014c2:	6051      	str	r1, [r2, #4]
 80014c4:	6095      	str	r5, [r2, #8]
 80014c6:	60d4      	str	r4, [r2, #12]
 80014c8:	6918      	ldr	r0, [r3, #16]
 80014ca:	6959      	ldr	r1, [r3, #20]
 80014cc:	6110      	str	r0, [r2, #16]
 80014ce:	6151      	str	r1, [r2, #20]
 80014d0:	8b19      	ldrh	r1, [r3, #24]
 80014d2:	7e9b      	ldrb	r3, [r3, #26]
 80014d4:	8311      	strh	r1, [r2, #24]
 80014d6:	7693      	strb	r3, [r2, #26]
    link->resp_ready = 0u;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2064 	strb.w	r2, [r3, #100]	@ 0x64
    link->state = GKL_STATE_IDLE;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2200      	movs	r2, #0
 80014e4:	711a      	strb	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 80014e6:	b662      	cpsie	i
}
 80014e8:	bf00      	nop
    __enable_irq();

    return true;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bcb0      	pop	{r4, r5, r7}
 80014f4:	4770      	bx	lr

080014f6 <GKL_GetStats>:

GKL_Stats GKL_GetStats(GKL_Link *link)
{
 80014f6:	b490      	push	{r4, r7}
 80014f8:	b086      	sub	sp, #24
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
 80014fe:	6039      	str	r1, [r7, #0]
    GKL_Stats st;
    st.consecutive_fail = 0u;
 8001500:	2300      	movs	r3, #0
 8001502:	723b      	strb	r3, [r7, #8]
    st.last_error = GKL_ERR_PARAM;
 8001504:	2302      	movs	r3, #2
 8001506:	727b      	strb	r3, [r7, #9]
    st.state = GKL_STATE_ERROR;
 8001508:	2304      	movs	r3, #4
 800150a:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = 0u;
 800150c:	2300      	movs	r3, #0
 800150e:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = 0u;
 8001510:	2300      	movs	r3, #0
 8001512:	733b      	strb	r3, [r7, #12]
    st.rx_len = 0u;
 8001514:	2300      	movs	r3, #0
 8001516:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = 0u;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = 0u;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

    if (link == NULL)
 8001520:	683b      	ldr	r3, [r7, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d107      	bne.n	8001536 <GKL_GetStats+0x40>
    {
        return st;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	461c      	mov	r4, r3
 800152a:	f107 0308 	add.w	r3, r7, #8
 800152e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001530:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001534:	e027      	b.n	8001586 <GKL_GetStats+0x90>
    }

    st.consecutive_fail = link->consecutive_fail;
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	799b      	ldrb	r3, [r3, #6]
 800153a:	b2db      	uxtb	r3, r3
 800153c:	723b      	strb	r3, [r7, #8]
    st.last_error = link->last_error;
 800153e:	683b      	ldr	r3, [r7, #0]
 8001540:	795b      	ldrb	r3, [r3, #5]
 8001542:	b2db      	uxtb	r3, r3
 8001544:	727b      	strb	r3, [r7, #9]
    st.state = link->state;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	791b      	ldrb	r3, [r3, #4]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	72bb      	strb	r3, [r7, #10]

    st.rx_seen_since_tx = link->rx_seen_since_tx;
 800154e:	683b      	ldr	r3, [r7, #0]
 8001550:	f893 305a 	ldrb.w	r3, [r3, #90]	@ 0x5a
 8001554:	b2db      	uxtb	r3, r3
 8001556:	72fb      	strb	r3, [r7, #11]
    st.last_rx_byte = link->last_rx_byte;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	f893 305b 	ldrb.w	r3, [r3, #91]	@ 0x5b
 800155e:	b2db      	uxtb	r3, r3
 8001560:	733b      	strb	r3, [r7, #12]
    st.rx_len = link->rx_len;
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001568:	b2db      	uxtb	r3, r3
 800156a:	737b      	strb	r3, [r7, #13]
    st.rx_total_bytes = link->rx_total_bytes;
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001570:	613b      	str	r3, [r7, #16]
    st.rx_total_frames = link->rx_total_frames;
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001576:	617b      	str	r3, [r7, #20]
    return st;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	461c      	mov	r4, r3
 800157c:	f107 0308 	add.w	r3, r7, #8
 8001580:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001582:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	3718      	adds	r7, #24
 800158a:	46bd      	mov	sp, r7
 800158c:	bc90      	pop	{r4, r7}
 800158e:	4770      	bx	lr

08001590 <GKL_Task>:

void GKL_Task(GKL_Link *link)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
    if (link == NULL || link->huart == NULL) return;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d02f      	beq.n	80015fe <GKL_Task+0x6e>
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d02b      	beq.n	80015fe <GKL_Task+0x6e>
    uint32_t now = HAL_GetTick();
 80015a6:	f004 fd53 	bl	8006050 <HAL_GetTick>
 80015aa:	60f8      	str	r0, [r7, #12]

    /* Inter-byte timeout (tif) */
    if (link->rx_len > 0u)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d009      	beq.n	80015cc <GKL_Task+0x3c>
    {
        if ((now - link->last_rx_byte_ms) > (uint32_t)GKL_INTERBYTE_TIMEOUT_MS)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	2b0a      	cmp	r3, #10
 80015c4:	d902      	bls.n	80015cc <GKL_Task+0x3c>
        {
            gkl_rx_reset(link);
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f7ff fce2 	bl	8000f90 <gkl_rx_reset>
        }
    }

    /* Response timeout (ts) */
    if (link->state == GKL_STATE_WAIT_RESP)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	791b      	ldrb	r3, [r3, #4]
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	d10a      	bne.n	80015ec <GKL_Task+0x5c>
    {
        if ((now - link->tx_done_ms) > (uint32_t)GKL_RESP_TIMEOUT_MS)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015dc:	68fa      	ldr	r2, [r7, #12]
 80015de:	1ad3      	subs	r3, r2, r3
 80015e0:	2bc8      	cmp	r3, #200	@ 0xc8
 80015e2:	d903      	bls.n	80015ec <GKL_Task+0x5c>
        {
            gkl_fail(link, GKL_ERR_TIMEOUT);
 80015e4:	2103      	movs	r1, #3
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fcf1 	bl	8000fce <gkl_fail>
        }
    }

    /* Auto-clear error to avoid blocking application */
    if (link->state == GKL_STATE_ERROR)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	791b      	ldrb	r3, [r3, #4]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	2b04      	cmp	r3, #4
 80015f4:	d104      	bne.n	8001600 <GKL_Task+0x70>
    {
        link->state = GKL_STATE_IDLE;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	711a      	strb	r2, [r3, #4]
 80015fc:	e000      	b.n	8001600 <GKL_Task+0x70>
    if (link == NULL || link->huart == NULL) return;
 80015fe:	bf00      	nop
    }
}
 8001600:	3710      	adds	r7, #16
 8001602:	46bd      	mov	sp, r7
 8001604:	bd80      	pop	{r7, pc}

08001606 <GKL_Global_UART_TxCpltCallback>:

/* ===================== HAL callback dispatcher ===================== */

void GKL_Global_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001606:	b580      	push	{r7, lr}
 8001608:	b084      	sub	sp, #16
 800160a:	af00      	add	r7, sp, #0
 800160c:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f7ff fb92 	bl	8000d38 <gkl_find_by_huart>
 8001614:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d009      	beq.n	8001630 <GKL_Global_UART_TxCpltCallback+0x2a>

    link->tx_done_ms = HAL_GetTick();
 800161c:	f004 fd18 	bl	8006050 <HAL_GetTick>
 8001620:	4602      	mov	r2, r0
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    link->state = GKL_STATE_WAIT_RESP;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2202      	movs	r2, #2
 800162c:	711a      	strb	r2, [r3, #4]
 800162e:	e000      	b.n	8001632 <GKL_Global_UART_TxCpltCallback+0x2c>
    if (link == NULL) return;
 8001630:	bf00      	nop
}
 8001632:	3710      	adds	r7, #16
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}

08001638 <GKL_Global_UART_RxCpltCallback>:

void GKL_Global_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff fb79 	bl	8000d38 <gkl_find_by_huart>
 8001646:	6178      	str	r0, [r7, #20]
    if (link == NULL) return;
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d04d      	beq.n	80016ea <GKL_Global_UART_RxCpltCallback+0xb2>

    uint32_t now = HAL_GetTick();
 800164e:	f004 fcff 	bl	8006050 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]
    uint8_t b = link->rx_byte;
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800165a:	73fb      	strb	r3, [r7, #15]

    /* Log EVERY received byte (even garbage/out-of-frame) */
    gkl_raw_rx_push(link, b);
 800165c:	7bfb      	ldrb	r3, [r7, #15]
 800165e:	4619      	mov	r1, r3
 8001660:	6978      	ldr	r0, [r7, #20]
 8001662:	f7ff fb9b 	bl	8000d9c <gkl_raw_rx_push>

    link->last_rx_byte_ms = now;
 8001666:	697b      	ldr	r3, [r7, #20]
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* RX diagnostics */
    link->rx_seen_since_tx = 1u;
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 205a 	strb.w	r2, [r3, #90]	@ 0x5a
    link->last_rx_byte = b;
 8001676:	697b      	ldr	r3, [r7, #20]
 8001678:	7bfa      	ldrb	r2, [r7, #15]
 800167a:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    link->rx_total_bytes++;
 800167e:	697b      	ldr	r3, [r7, #20]
 8001680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001682:	1c5a      	adds	r2, r3, #1
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (link->rx_len == 0u)
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800168e:	b2db      	uxtb	r3, r3
 8001690:	2b00      	cmp	r3, #0
 8001692:	d102      	bne.n	800169a <GKL_Global_UART_RxCpltCallback+0x62>
    {
        /* Wait for STX */
        if (b != GKL_STX)
 8001694:	7bfb      	ldrb	r3, [r7, #15]
 8001696:	2b02      	cmp	r3, #2
 8001698:	d11d      	bne.n	80016d6 <GKL_Global_UART_RxCpltCallback+0x9e>
        {
            goto rearm;
        }
    }

    if (link->rx_len < GKL_MAX_FRAME_LEN)
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b1a      	cmp	r3, #26
 80016a4:	d812      	bhi.n	80016cc <GKL_Global_UART_RxCpltCallback+0x94>
    {
        link->rx_buf[link->rx_len++] = b;
 80016a6:	697b      	ldr	r3, [r7, #20]
 80016a8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	b2d1      	uxtb	r1, r2
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	f882 1059 	strb.w	r1, [r2, #89]	@ 0x59
 80016b8:	461a      	mov	r2, r3
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	4413      	add	r3, r2
 80016be:	7bfa      	ldrb	r2, [r7, #15]
 80016c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    {
        gkl_fail(link, GKL_ERR_FORMAT);
        goto rearm;
    }

    gkl_try_finalize_frame_if_complete(link);
 80016c4:	6978      	ldr	r0, [r7, #20]
 80016c6:	f7ff fcb9 	bl	800103c <gkl_try_finalize_frame_if_complete>
 80016ca:	e005      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
        gkl_fail(link, GKL_ERR_FORMAT);
 80016cc:	2105      	movs	r1, #5
 80016ce:	6978      	ldr	r0, [r7, #20]
 80016d0:	f7ff fc7d 	bl	8000fce <gkl_fail>
        goto rearm;
 80016d4:	e000      	b.n	80016d8 <GKL_Global_UART_RxCpltCallback+0xa0>
            goto rearm;
 80016d6:	bf00      	nop

rearm:
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	6818      	ldr	r0, [r3, #0]
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	333c      	adds	r3, #60	@ 0x3c
 80016e0:	2201      	movs	r2, #1
 80016e2:	4619      	mov	r1, r3
 80016e4:	f010 f804 	bl	80116f0 <HAL_UART_Receive_IT>
 80016e8:	e000      	b.n	80016ec <GKL_Global_UART_RxCpltCallback+0xb4>
    if (link == NULL) return;
 80016ea:	bf00      	nop
}
 80016ec:	3718      	adds	r7, #24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}

080016f2 <GKL_Global_UART_ErrorCallback>:

void GKL_Global_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80016f2:	b580      	push	{r7, lr}
 80016f4:	b084      	sub	sp, #16
 80016f6:	af00      	add	r7, sp, #0
 80016f8:	6078      	str	r0, [r7, #4]
    GKL_Link *link = gkl_find_by_huart(huart);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f7ff fb1c 	bl	8000d38 <gkl_find_by_huart>
 8001700:	60f8      	str	r0, [r7, #12]
    if (link == NULL) return;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d04b      	beq.n	80017a0 <GKL_Global_UART_ErrorCallback+0xae>

    /* Save error code for diagnostics (printed from main loop) */
    link->last_uart_error = huart->ErrorCode;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	f8c3 2290 	str.w	r2, [r3, #656]	@ 0x290
    link->uart_error_pending = 1u;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	2201      	movs	r2, #1
 8001718:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294

    /* Try to grab a byte if it is sitting in RDR (framing/parity error cases) */
    if ((huart->Instance->ISR & USART_ISR_RXNE_RXFNE) != 0u)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 0320 	and.w	r3, r3, #32
 8001726:	2b00      	cmp	r3, #0
 8001728:	d008      	beq.n	800173c <GKL_Global_UART_ErrorCallback+0x4a>
    {
        uint8_t b = (uint8_t)(huart->Instance->RDR & 0xFFu);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001730:	72fb      	strb	r3, [r7, #11]
        gkl_raw_rx_push(link, b);
 8001732:	7afb      	ldrb	r3, [r7, #11]
 8001734:	4619      	mov	r1, r3
 8001736:	68f8      	ldr	r0, [r7, #12]
 8001738:	f7ff fb30 	bl	8000d9c <gkl_raw_rx_push>
    }

    /* Clear UART error flags and restart RX */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2208      	movs	r2, #8
 8001742:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_FEFLAG(huart);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2202      	movs	r2, #2
 800174a:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_NEFLAG(huart);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	2204      	movs	r2, #4
 8001752:	621a      	str	r2, [r3, #32]
    __HAL_UART_CLEAR_PEFLAG(huart);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	2201      	movs	r2, #1
 800175a:	621a      	str	r2, [r3, #32]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2200      	movs	r2, #0
 8001760:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    link->last_error = GKL_ERR_UART;
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	2206      	movs	r2, #6
 8001768:	715a      	strb	r2, [r3, #5]
    if (link->consecutive_fail < 255u) link->consecutive_fail++;
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	799b      	ldrb	r3, [r3, #6]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2bff      	cmp	r3, #255	@ 0xff
 8001772:	d006      	beq.n	8001782 <GKL_Global_UART_ErrorCallback+0x90>
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	799b      	ldrb	r3, [r3, #6]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	3301      	adds	r3, #1
 800177c:	b2da      	uxtb	r2, r3
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	719a      	strb	r2, [r3, #6]
    gkl_rx_reset(link);
 8001782:	68f8      	ldr	r0, [r7, #12]
 8001784:	f7ff fc04 	bl	8000f90 <gkl_rx_reset>

    (void)HAL_UART_AbortReceive_IT(huart);
 8001788:	6878      	ldr	r0, [r7, #4]
 800178a:	f010 f87d 	bl	8011888 <HAL_UART_AbortReceive_IT>
    (void)HAL_UART_Receive_IT(link->huart, (uint8_t*)&link->rx_byte, 1u);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6818      	ldr	r0, [r3, #0]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	333c      	adds	r3, #60	@ 0x3c
 8001796:	2201      	movs	r2, #1
 8001798:	4619      	mov	r1, r3
 800179a:	f00f ffa9 	bl	80116f0 <HAL_UART_Receive_IT>
 800179e:	e000      	b.n	80017a2 <GKL_Global_UART_ErrorCallback+0xb0>
    if (link == NULL) return;
 80017a0:	bf00      	nop
}
 80017a2:	3710      	adds	r7, #16
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}

080017a8 <GKL_RawRxDrain>:

/* ===================== Debug/diagnostics helpers ===================== */

uint16_t GKL_RawRxDrain(GKL_Link *link, uint8_t *out, uint16_t max_len)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	60f8      	str	r0, [r7, #12]
 80017b0:	60b9      	str	r1, [r7, #8]
 80017b2:	4613      	mov	r3, r2
 80017b4:	80fb      	strh	r3, [r7, #6]
    if (link == NULL || out == NULL || max_len == 0u) return 0u;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d005      	beq.n	80017c8 <GKL_RawRxDrain+0x20>
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d002      	beq.n	80017c8 <GKL_RawRxDrain+0x20>
 80017c2:	88fb      	ldrh	r3, [r7, #6]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d101      	bne.n	80017cc <GKL_RawRxDrain+0x24>
 80017c8:	2300      	movs	r3, #0
 80017ca:	e02c      	b.n	8001826 <GKL_RawRxDrain+0x7e>
    uint16_t n = 0u;
 80017cc:	2300      	movs	r3, #0
 80017ce:	82fb      	strh	r3, [r7, #22]
    uint16_t tail = (uint16_t)link->raw_rx_tail;
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f8b3 328c 	ldrh.w	r3, [r3, #652]	@ 0x28c
 80017d6:	82bb      	strh	r3, [r7, #20]
    uint16_t head = (uint16_t)link->raw_rx_head;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f8b3 328a 	ldrh.w	r3, [r3, #650]	@ 0x28a
 80017de:	827b      	strh	r3, [r7, #18]

    while ((tail != head) && (n < max_len))
 80017e0:	e014      	b.n	800180c <GKL_RawRxDrain+0x64>
    {
        out[n++] = link->raw_rx_log[tail];
 80017e2:	8aba      	ldrh	r2, [r7, #20]
 80017e4:	8afb      	ldrh	r3, [r7, #22]
 80017e6:	1c59      	adds	r1, r3, #1
 80017e8:	82f9      	strh	r1, [r7, #22]
 80017ea:	4619      	mov	r1, r3
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	440b      	add	r3, r1
 80017f0:	68f9      	ldr	r1, [r7, #12]
 80017f2:	440a      	add	r2, r1
 80017f4:	f892 2089 	ldrb.w	r2, [r2, #137]	@ 0x89
 80017f8:	701a      	strb	r2, [r3, #0]
        tail++;
 80017fa:	8abb      	ldrh	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	82bb      	strh	r3, [r7, #20]
        if (tail >= (uint16_t)GKL_RAW_RX_LOG_SIZE) tail = 0u;
 8001800:	8abb      	ldrh	r3, [r7, #20]
 8001802:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001806:	d301      	bcc.n	800180c <GKL_RawRxDrain+0x64>
 8001808:	2300      	movs	r3, #0
 800180a:	82bb      	strh	r3, [r7, #20]
    while ((tail != head) && (n < max_len))
 800180c:	8aba      	ldrh	r2, [r7, #20]
 800180e:	8a7b      	ldrh	r3, [r7, #18]
 8001810:	429a      	cmp	r2, r3
 8001812:	d003      	beq.n	800181c <GKL_RawRxDrain+0x74>
 8001814:	8afa      	ldrh	r2, [r7, #22]
 8001816:	88fb      	ldrh	r3, [r7, #6]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3e2      	bcc.n	80017e2 <GKL_RawRxDrain+0x3a>
    }

    link->raw_rx_tail = tail;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	8aba      	ldrh	r2, [r7, #20]
 8001820:	f8a3 228c 	strh.w	r2, [r3, #652]	@ 0x28c
    return n;
 8001824:	8afb      	ldrh	r3, [r7, #22]
}
 8001826:	4618      	mov	r0, r3
 8001828:	371c      	adds	r7, #28
 800182a:	46bd      	mov	sp, r7
 800182c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001830:	4770      	bx	lr

08001832 <GKL_GetAndClearUartError>:

bool GKL_GetAndClearUartError(GKL_Link *link, uint32_t *out_error)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
    if (link == NULL || out_error == NULL) return false;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d002      	beq.n	8001848 <GKL_GetAndClearUartError+0x16>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d101      	bne.n	800184c <GKL_GetAndClearUartError+0x1a>
 8001848:	2300      	movs	r3, #0
 800184a:	e011      	b.n	8001870 <GKL_GetAndClearUartError+0x3e>
    if (link->uart_error_pending == 0u) return false;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3294 	ldrb.w	r3, [r3, #660]	@ 0x294
 8001852:	b2db      	uxtb	r3, r3
 8001854:	2b00      	cmp	r3, #0
 8001856:	d101      	bne.n	800185c <GKL_GetAndClearUartError+0x2a>
 8001858:	2300      	movs	r3, #0
 800185a:	e009      	b.n	8001870 <GKL_GetAndClearUartError+0x3e>

    *out_error = link->last_uart_error;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f8d3 2290 	ldr.w	r2, [r3, #656]	@ 0x290
 8001862:	683b      	ldr	r3, [r7, #0]
 8001864:	601a      	str	r2, [r3, #0]
    link->uart_error_pending = 0u;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	f883 2294 	strb.w	r2, [r3, #660]	@ 0x294
    return true;
 800186e:	2301      	movs	r3, #1
}
 8001870:	4618      	mov	r0, r3
 8001872:	370c      	adds	r7, #12
 8001874:	46bd      	mov	sp, r7
 8001876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187a:	4770      	bx	lr

0800187c <KEYBOARD_Init>:
static uint16_t ColPins[KEY_COLS] = {GPIO_PIN_11, GPIO_PIN_12, GPIO_PIN_13, GPIO_PIN_14};

static volatile char ActiveKey = 0;
static volatile uint8_t KeyReady = 0;

void KEYBOARD_Init(void) {
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
    // ,     High ()
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	e00e      	b.n	80018a6 <KEYBOARD_Init+0x2a>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET);
 8001888:	79fb      	ldrb	r3, [r7, #7]
 800188a:	4a0b      	ldr	r2, [pc, #44]	@ (80018b8 <KEYBOARD_Init+0x3c>)
 800188c:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001890:	79fb      	ldrb	r3, [r7, #7]
 8001892:	4a0a      	ldr	r2, [pc, #40]	@ (80018bc <KEYBOARD_Init+0x40>)
 8001894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001898:	2201      	movs	r2, #1
 800189a:	4619      	mov	r1, r3
 800189c:	f007 fdba 	bl	8009414 <HAL_GPIO_WritePin>
    for(uint8_t r = 0; r < KEY_ROWS; r++) {
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	3301      	adds	r3, #1
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	79fb      	ldrb	r3, [r7, #7]
 80018a8:	2b04      	cmp	r3, #4
 80018aa:	d9ed      	bls.n	8001888 <KEYBOARD_Init+0xc>
    }
}
 80018ac:	bf00      	nop
 80018ae:	bf00      	nop
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	24000000 	.word	0x24000000
 80018bc:	24000014 	.word	0x24000014

080018c0 <KEYBOARD_Scan_Process>:

/**
 *     .
 *   10   HAL_TIM_PeriodElapsedCallback.
 */
void KEYBOARD_Scan_Process(void) {
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
    static uint8_t debounce_timer = 0;
    static char candidate_key = 0;
    char current_detected = 0;
 80018c6:	2300      	movs	r3, #0
 80018c8:	71fb      	strb	r3, [r7, #7]

    // 1.   
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 80018ca:	2300      	movs	r3, #0
 80018cc:	71bb      	strb	r3, [r7, #6]
 80018ce:	e03e      	b.n	800194e <KEYBOARD_Scan_Process+0x8e>
        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_RESET); //  
 80018d0:	79bb      	ldrb	r3, [r7, #6]
 80018d2:	4a3a      	ldr	r2, [pc, #232]	@ (80019bc <KEYBOARD_Scan_Process+0xfc>)
 80018d4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	4a39      	ldr	r2, [pc, #228]	@ (80019c0 <KEYBOARD_Scan_Process+0x100>)
 80018dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80018e0:	2200      	movs	r2, #0
 80018e2:	4619      	mov	r1, r3
 80018e4:	f007 fd96 	bl	8009414 <HAL_GPIO_WritePin>

        for (uint8_t c = 0; c < KEY_COLS; c++) {
 80018e8:	2300      	movs	r3, #0
 80018ea:	717b      	strb	r3, [r7, #5]
 80018ec:	e01a      	b.n	8001924 <KEYBOARD_Scan_Process+0x64>
            if (HAL_GPIO_ReadPin(ColPorts[c], ColPins[c]) == GPIO_PIN_RESET) {
 80018ee:	797b      	ldrb	r3, [r7, #5]
 80018f0:	4a34      	ldr	r2, [pc, #208]	@ (80019c4 <KEYBOARD_Scan_Process+0x104>)
 80018f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80018f6:	797b      	ldrb	r3, [r7, #5]
 80018f8:	4933      	ldr	r1, [pc, #204]	@ (80019c8 <KEYBOARD_Scan_Process+0x108>)
 80018fa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80018fe:	4619      	mov	r1, r3
 8001900:	4610      	mov	r0, r2
 8001902:	f007 fd6f 	bl	80093e4 <HAL_GPIO_ReadPin>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d108      	bne.n	800191e <KEYBOARD_Scan_Process+0x5e>
                current_detected = KeyMap[r][c];
 800190c:	79ba      	ldrb	r2, [r7, #6]
 800190e:	797b      	ldrb	r3, [r7, #5]
 8001910:	492e      	ldr	r1, [pc, #184]	@ (80019cc <KEYBOARD_Scan_Process+0x10c>)
 8001912:	0092      	lsls	r2, r2, #2
 8001914:	440a      	add	r2, r1
 8001916:	4413      	add	r3, r2
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	71fb      	strb	r3, [r7, #7]
                break;
 800191c:	e005      	b.n	800192a <KEYBOARD_Scan_Process+0x6a>
        for (uint8_t c = 0; c < KEY_COLS; c++) {
 800191e:	797b      	ldrb	r3, [r7, #5]
 8001920:	3301      	adds	r3, #1
 8001922:	717b      	strb	r3, [r7, #5]
 8001924:	797b      	ldrb	r3, [r7, #5]
 8001926:	2b03      	cmp	r3, #3
 8001928:	d9e1      	bls.n	80018ee <KEYBOARD_Scan_Process+0x2e>
            }
        }

        HAL_GPIO_WritePin(RowPorts[r], RowPins[r], GPIO_PIN_SET); //  
 800192a:	79bb      	ldrb	r3, [r7, #6]
 800192c:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <KEYBOARD_Scan_Process+0xfc>)
 800192e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001932:	79bb      	ldrb	r3, [r7, #6]
 8001934:	4a22      	ldr	r2, [pc, #136]	@ (80019c0 <KEYBOARD_Scan_Process+0x100>)
 8001936:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800193a:	2201      	movs	r2, #1
 800193c:	4619      	mov	r1, r3
 800193e:	f007 fd69 	bl	8009414 <HAL_GPIO_WritePin>
        if (current_detected) break;
 8001942:	79fb      	ldrb	r3, [r7, #7]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d106      	bne.n	8001956 <KEYBOARD_Scan_Process+0x96>
    for (uint8_t r = 0; r < KEY_ROWS; r++) {
 8001948:	79bb      	ldrb	r3, [r7, #6]
 800194a:	3301      	adds	r3, #1
 800194c:	71bb      	strb	r3, [r7, #6]
 800194e:	79bb      	ldrb	r3, [r7, #6]
 8001950:	2b04      	cmp	r3, #4
 8001952:	d9bd      	bls.n	80018d0 <KEYBOARD_Scan_Process+0x10>
 8001954:	e000      	b.n	8001958 <KEYBOARD_Scan_Process+0x98>
        if (current_detected) break;
 8001956:	bf00      	nop
    }

    // 2.  
    if (current_detected != 0 && current_detected == candidate_key) {
 8001958:	79fb      	ldrb	r3, [r7, #7]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d01d      	beq.n	800199a <KEYBOARD_Scan_Process+0xda>
 800195e:	4b1c      	ldr	r3, [pc, #112]	@ (80019d0 <KEYBOARD_Scan_Process+0x110>)
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	79fa      	ldrb	r2, [r7, #7]
 8001964:	429a      	cmp	r2, r3
 8001966:	d118      	bne.n	800199a <KEYBOARD_Scan_Process+0xda>
        if (++debounce_timer >= 3) { //  30 
 8001968:	4b1a      	ldr	r3, [pc, #104]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	3301      	adds	r3, #1
 800196e:	b2da      	uxtb	r2, r3
 8001970:	4b18      	ldr	r3, [pc, #96]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001972:	701a      	strb	r2, [r3, #0]
 8001974:	4b17      	ldr	r3, [pc, #92]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b02      	cmp	r3, #2
 800197a:	d91b      	bls.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
            if (!KeyReady) {
 800197c:	4b16      	ldr	r3, [pc, #88]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	b2db      	uxtb	r3, r3
 8001982:	2b00      	cmp	r3, #0
 8001984:	d105      	bne.n	8001992 <KEYBOARD_Scan_Process+0xd2>
                ActiveKey = current_detected;
 8001986:	4a15      	ldr	r2, [pc, #84]	@ (80019dc <KEYBOARD_Scan_Process+0x11c>)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	7013      	strb	r3, [r2, #0]
                KeyReady = 1;
 800198c:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
            }
            debounce_timer = 3;
 8001992:	4b10      	ldr	r3, [pc, #64]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 8001994:	2203      	movs	r2, #3
 8001996:	701a      	strb	r2, [r3, #0]
        if (++debounce_timer >= 3) { //  30 
 8001998:	e00c      	b.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
        }
    } else {
        debounce_timer = 0;
 800199a:	4b0e      	ldr	r3, [pc, #56]	@ (80019d4 <KEYBOARD_Scan_Process+0x114>)
 800199c:	2200      	movs	r2, #0
 800199e:	701a      	strb	r2, [r3, #0]
        candidate_key = current_detected;
 80019a0:	4a0b      	ldr	r2, [pc, #44]	@ (80019d0 <KEYBOARD_Scan_Process+0x110>)
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	7013      	strb	r3, [r2, #0]
        if (current_detected == 0) KeyReady = 0; //  
 80019a6:	79fb      	ldrb	r3, [r7, #7]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d103      	bne.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
 80019ac:	4b0a      	ldr	r3, [pc, #40]	@ (80019d8 <KEYBOARD_Scan_Process+0x118>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	701a      	strb	r2, [r3, #0]
    }
}
 80019b2:	e7ff      	b.n	80019b4 <KEYBOARD_Scan_Process+0xf4>
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}
 80019bc:	24000000 	.word	0x24000000
 80019c0:	24000014 	.word	0x24000014
 80019c4:	24000020 	.word	0x24000020
 80019c8:	24000030 	.word	0x24000030
 80019cc:	08019148 	.word	0x08019148
 80019d0:	24001a37 	.word	0x24001a37
 80019d4:	24001a38 	.word	0x24001a38
 80019d8:	24001a36 	.word	0x24001a36
 80019dc:	24001a35 	.word	0x24001a35

080019e0 <KEYBOARD_GetKey>:

char KEYBOARD_GetKey(void) {
 80019e0:	b480      	push	{r7}
 80019e2:	b083      	sub	sp, #12
 80019e4:	af00      	add	r7, sp, #0
    if (KeyReady && ActiveKey != 0) {
 80019e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <KEYBOARD_GetKey+0x38>)
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	b2db      	uxtb	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00c      	beq.n	8001a0a <KEYBOARD_GetKey+0x2a>
 80019f0:	4b0a      	ldr	r3, [pc, #40]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 80019f2:	781b      	ldrb	r3, [r3, #0]
 80019f4:	b2db      	uxtb	r3, r3
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d007      	beq.n	8001a0a <KEYBOARD_GetKey+0x2a>
        char temp = ActiveKey;
 80019fa:	4b08      	ldr	r3, [pc, #32]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 80019fc:	781b      	ldrb	r3, [r3, #0]
 80019fe:	71fb      	strb	r3, [r7, #7]
        ActiveKey = 0; //   ,   
 8001a00:	4b06      	ldr	r3, [pc, #24]	@ (8001a1c <KEYBOARD_GetKey+0x3c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
        return temp;
 8001a06:	79fb      	ldrb	r3, [r7, #7]
 8001a08:	e000      	b.n	8001a0c <KEYBOARD_GetKey+0x2c>
    }
    return 0;
 8001a0a:	2300      	movs	r3, #0
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	24001a36 	.word	0x24001a36
 8001a1c:	24001a35 	.word	0x24001a35

08001a20 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
/**
  * @brief     
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM3)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a04      	ldr	r2, [pc, #16]	@ (8001a40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d101      	bne.n	8001a36 <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        KEYBOARD_Scan_Process();
 8001a32:	f7ff ff45 	bl	80018c0 <KEYBOARD_Scan_Process>
    }
}
 8001a36:	bf00      	nop
 8001a38:	3708      	adds	r7, #8
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	40000400 	.word	0x40000400

08001a44 <System_Log>:

/**
  * @brief    USB CDC ( ,      CPU)
  */
void System_Log(const char* message)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
    CDC_LOG_Push(message);
 8001a4c:	6878      	ldr	r0, [r7, #4]
 8001a4e:	f7ff f845 	bl	8000adc <CDC_LOG_Push>
}
 8001a52:	bf00      	nop
 8001a54:	3708      	adds	r7, #8
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}

08001a5a <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @note  USART2/USART3      (GKL     ).
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b082      	sub	sp, #8
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_TxCpltCallback(huart);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f7ff fdcf 	bl	8001606 <GKL_Global_UART_TxCpltCallback>
}
 8001a68:	bf00      	nop
 8001a6a:	3708      	adds	r7, #8
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}

08001a70 <HAL_UART_RxCpltCallback>:

/**
  * @brief UART RX complete callback
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b082      	sub	sp, #8
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_RxCpltCallback(huart);
 8001a78:	6878      	ldr	r0, [r7, #4]
 8001a7a:	f7ff fddd 	bl	8001638 <GKL_Global_UART_RxCpltCallback>
}
 8001a7e:	bf00      	nop
 8001a80:	3708      	adds	r7, #8
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}

08001a86 <HAL_UART_ErrorCallback>:

/**
  * @brief UART error callback
  */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001a86:	b580      	push	{r7, lr}
 8001a88:	b082      	sub	sp, #8
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
    /* Forward to GasKitLink driver dispatcher (supports multiple UART links) */
    GKL_Global_UART_ErrorCallback(huart);
 8001a8e:	6878      	ldr	r0, [r7, #4]
 8001a90:	f7ff fe2f 	bl	80016f2 <GKL_Global_UART_ErrorCallback>
}
 8001a94:	bf00      	nop
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}

08001a9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
  /*  MPU     */
  MPU_Config();
 8001aa2:	f000 fbb1 	bl	8002208 <MPU_Config>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001aa6:	4b60      	ldr	r3, [pc, #384]	@ (8001c28 <main+0x18c>)
 8001aa8:	695b      	ldr	r3, [r3, #20]
 8001aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d11b      	bne.n	8001aea <main+0x4e>
  __ASM volatile ("dsb 0xF":::"memory");
 8001ab2:	f3bf 8f4f 	dsb	sy
}
 8001ab6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ab8:	f3bf 8f6f 	isb	sy
}
 8001abc:	bf00      	nop
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001abe:	4b5a      	ldr	r3, [pc, #360]	@ (8001c28 <main+0x18c>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001ac6:	f3bf 8f4f 	dsb	sy
}
 8001aca:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001acc:	f3bf 8f6f 	isb	sy
}
 8001ad0:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001ad2:	4b55      	ldr	r3, [pc, #340]	@ (8001c28 <main+0x18c>)
 8001ad4:	695b      	ldr	r3, [r3, #20]
 8001ad6:	4a54      	ldr	r2, [pc, #336]	@ (8001c28 <main+0x18c>)
 8001ad8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001adc:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001ade:	f3bf 8f4f 	dsb	sy
}
 8001ae2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001ae4:	f3bf 8f6f 	isb	sy
}
 8001ae8:	e000      	b.n	8001aec <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8001aea:	bf00      	nop
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001aec:	4b4e      	ldr	r3, [pc, #312]	@ (8001c28 <main+0x18c>)
 8001aee:	695b      	ldr	r3, [r3, #20]
 8001af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d138      	bne.n	8001b6a <main+0xce>
    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001af8:	4b4b      	ldr	r3, [pc, #300]	@ (8001c28 <main+0x18c>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001b00:	f3bf 8f4f 	dsb	sy
}
 8001b04:	bf00      	nop
    ccsidr = SCB->CCSIDR;
 8001b06:	4b48      	ldr	r3, [pc, #288]	@ (8001c28 <main+0x18c>)
 8001b08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001b0c:	60fb      	str	r3, [r7, #12]
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	0b5b      	lsrs	r3, r3, #13
 8001b12:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001b16:	60bb      	str	r3, [r7, #8]
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	08db      	lsrs	r3, r3, #3
 8001b1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b20:	607b      	str	r3, [r7, #4]
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	015a      	lsls	r2, r3, #5
 8001b26:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8001b2a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8001b30:	493d      	ldr	r1, [pc, #244]	@ (8001c28 <main+0x18c>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
      } while (ways-- != 0U);
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	1e5a      	subs	r2, r3, #1
 8001b3c:	607a      	str	r2, [r7, #4]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1ef      	bne.n	8001b22 <main+0x86>
    } while(sets-- != 0U);
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1e5a      	subs	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d1e5      	bne.n	8001b18 <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8001b4c:	f3bf 8f4f 	dsb	sy
}
 8001b50:	bf00      	nop
    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8001b52:	4b35      	ldr	r3, [pc, #212]	@ (8001c28 <main+0x18c>)
 8001b54:	695b      	ldr	r3, [r3, #20]
 8001b56:	4a34      	ldr	r2, [pc, #208]	@ (8001c28 <main+0x18c>)
 8001b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b5c:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001b5e:	f3bf 8f4f 	dsb	sy
}
 8001b62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001b64:	f3bf 8f6f 	isb	sy
}
 8001b68:	e000      	b.n	8001b6c <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8001b6a:	bf00      	nop
  /*     H7 */
  SCB_EnableICache();
  SCB_EnableDCache();

  /*   ,  Flash   Systick. */
  HAL_Init();
 8001b6c:	f004 f9ea 	bl	8005f44 <HAL_Init>

  /*    */
  SystemClock_Config();
 8001b70:	f000 f86e 	bl	8001c50 <SystemClock_Config>

  /*     */
  MX_GPIO_Init();
 8001b74:	f000 fab0 	bl	80020d8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001b78:	f000 fa6e 	bl	8002058 <MX_DMA_Init>
  MX_I2C1_Init();
 8001b7c:	f000 f8e4 	bl	8001d48 <MX_I2C1_Init>
  MX_SPI2_Init();
 8001b80:	f000 f910 	bl	8001da4 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001b84:	f000 f966 	bl	8001e54 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001b88:	f000 f9b2 	bl	8001ef0 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001b8c:	f000 fa00 	bl	8001f90 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001b90:	f000 fa30 	bl	8001ff4 <MX_USART3_UART_Init>
  MX_USB_DEVICE_Init();
 8001b94:	f015 fdb6 	bl	8017704 <MX_USB_DEVICE_Init>

  /* USER CODE BEGIN 2 */
  CDC_LOG_Init();
 8001b98:	f7fe ff7c 	bl	8000a94 <CDC_LOG_Init>
  HAL_Delay(1000);
 8001b9c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001ba0:	f004 fa62 	bl	8006068 <HAL_Delay>
  System_Log(">>> System Booting...\r\n");
 8001ba4:	4821      	ldr	r0, [pc, #132]	@ (8001c2c <main+0x190>)
 8001ba6:	f7ff ff4d 	bl	8001a44 <System_Log>

  /*         main.h */
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8001baa:	2200      	movs	r2, #0
 8001bac:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bb0:	481f      	ldr	r0, [pc, #124]	@ (8001c30 <main+0x194>)
 8001bb2:	f007 fc2f 	bl	8009414 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8001bb6:	2064      	movs	r0, #100	@ 0x64
 8001bb8:	f004 fa56 	bl	8006068 <HAL_Delay>
  HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bc2:	481b      	ldr	r0, [pc, #108]	@ (8001c30 <main+0x194>)
 8001bc4:	f007 fc26 	bl	8009414 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 8001bc8:	20c8      	movs	r0, #200	@ 0xc8
 8001bca:	f004 fa4d 	bl	8006068 <HAL_Delay>

  /*  SSD1309 */
  SSD1309_Init();
 8001bce:	f002 fc29 	bl	8004424 <SSD1309_Init>

  /*     ( ) */
  SSD1309_Fill(0);
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f002 fc80 	bl	80044d8 <SSD1309_Fill>
  SSD1309_UpdateScreen();
 8001bd8:	f002 fc96 	bl	8004508 <SSD1309_UpdateScreen>
  HAL_Delay(100);
 8001bdc:	2064      	movs	r0, #100	@ 0x64
 8001bde:	f004 fa43 	bl	8006068 <HAL_Delay>

  /*    */
  KEYBOARD_Init();
 8001be2:	f7ff fe4b 	bl	800187c <KEYBOARD_Init>

  /*    */
  SSD1309_SetCursor(30, 10);
 8001be6:	210a      	movs	r1, #10
 8001be8:	201e      	movs	r0, #30
 8001bea:	f002 fce7 	bl	80045bc <SSD1309_SetCursor>
  SSD1309_WriteString("H750 CONTROL", 1);
 8001bee:	2101      	movs	r1, #1
 8001bf0:	4810      	ldr	r0, [pc, #64]	@ (8001c34 <main+0x198>)
 8001bf2:	f002 fd8f 	bl	8004714 <SSD1309_WriteString>
  SSD1309_SetCursor(30, 30);
 8001bf6:	211e      	movs	r1, #30
 8001bf8:	201e      	movs	r0, #30
 8001bfa:	f002 fcdf 	bl	80045bc <SSD1309_SetCursor>
  SSD1309_WriteString("STATUS: READY", 1);
 8001bfe:	2101      	movs	r1, #1
 8001c00:	480d      	ldr	r0, [pc, #52]	@ (8001c38 <main+0x19c>)
 8001c02:	f002 fd87 	bl	8004714 <SSD1309_WriteString>
  SSD1309_UpdateScreen();
 8001c06:	f002 fc7f 	bl	8004508 <SSD1309_UpdateScreen>

  System_Log(">>> Display Initialized. Starting Timers.\r\n");
 8001c0a:	480c      	ldr	r0, [pc, #48]	@ (8001c3c <main+0x1a0>)
 8001c0c:	f7ff ff1a 	bl	8001a44 <System_Log>

  /*     () */
  HAL_TIM_Base_Start_IT(&htim3);
 8001c10:	480b      	ldr	r0, [pc, #44]	@ (8001c40 <main+0x1a4>)
 8001c12:	f00f f893 	bl	8010d3c <HAL_TIM_Base_Start_IT>

  /* Application init (protocol plugins + UI + managers)
     NOTE: USART2/USART3 are reserved for TRK links (no USART2 logging). */
  APP_Init(&huart2, &huart3, &hi2c1);
 8001c16:	4a0b      	ldr	r2, [pc, #44]	@ (8001c44 <main+0x1a8>)
 8001c18:	490b      	ldr	r1, [pc, #44]	@ (8001c48 <main+0x1ac>)
 8001c1a:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <main+0x1b0>)
 8001c1c:	f7fe fdc8 	bl	80007b0 <APP_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Run application (USB logging, protocol plugins, UI, managers) */
    APP_Task();
 8001c20:	f7fe fea6 	bl	8000970 <APP_Task>
 8001c24:	e7fc      	b.n	8001c20 <main+0x184>
 8001c26:	bf00      	nop
 8001c28:	e000ed00 	.word	0xe000ed00
 8001c2c:	08018c90 	.word	0x08018c90
 8001c30:	58020400 	.word	0x58020400
 8001c34:	08018ca8 	.word	0x08018ca8
 8001c38:	08018cb8 	.word	0x08018cb8
 8001c3c:	08018cc8 	.word	0x08018cc8
 8001c40:	24001bdc 	.word	0x24001bdc
 8001c44:	24001a3c 	.word	0x24001a3c
 8001c48:	24001cbc 	.word	0x24001cbc
 8001c4c:	24001c28 	.word	0x24001c28

08001c50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b09c      	sub	sp, #112	@ 0x70
 8001c54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c56:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c5a:	224c      	movs	r2, #76	@ 0x4c
 8001c5c:	2100      	movs	r1, #0
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f016 fad6 	bl	8018210 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c64:	1d3b      	adds	r3, r7, #4
 8001c66:	2220      	movs	r2, #32
 8001c68:	2100      	movs	r1, #0
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f016 fad0 	bl	8018210 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8001c70:	2002      	movs	r0, #2
 8001c72:	f00b f9fb 	bl	800d06c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001c76:	2300      	movs	r3, #0
 8001c78:	603b      	str	r3, [r7, #0]
 8001c7a:	4b31      	ldr	r3, [pc, #196]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c7c:	699b      	ldr	r3, [r3, #24]
 8001c7e:	4a30      	ldr	r2, [pc, #192]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c80:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001c84:	6193      	str	r3, [r2, #24]
 8001c86:	4b2e      	ldr	r3, [pc, #184]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001c8e:	603b      	str	r3, [r7, #0]
 8001c90:	4b2c      	ldr	r3, [pc, #176]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c94:	4a2b      	ldr	r2, [pc, #172]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c96:	f043 0301 	orr.w	r3, r3, #1
 8001c9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001c9c:	4b29      	ldr	r3, [pc, #164]	@ (8001d44 <SystemClock_Config+0xf4>)
 8001c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca0:	f003 0301 	and.w	r3, r3, #1
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001ca8:	bf00      	nop
 8001caa:	4b25      	ldr	r3, [pc, #148]	@ (8001d40 <SystemClock_Config+0xf0>)
 8001cac:	699b      	ldr	r3, [r3, #24]
 8001cae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001cb6:	d1f8      	bne.n	8001caa <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_HSI48;
 8001cb8:	2321      	movs	r3, #33	@ 0x21
 8001cba:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001cbc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001cc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cc6:	2302      	movs	r3, #2
 8001cc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cca:	2302      	movs	r3, #2
 8001ccc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001cce:	2305      	movs	r3, #5
 8001cd0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001cd2:	23c0      	movs	r3, #192	@ 0xc0
 8001cd4:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 15;
 8001cda:	230f      	movs	r3, #15
 8001cdc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001cde:	2302      	movs	r3, #2
 8001ce0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8001ce2:	2308      	movs	r3, #8
 8001ce4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001cea:	2300      	movs	r3, #0
 8001cec:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f00b fa04 	bl	800d100 <HAL_RCC_OscConfig>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001cfe:	f000 faae 	bl	800225e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d02:	233f      	movs	r3, #63	@ 0x3f
 8001d04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d06:	2303      	movs	r3, #3
 8001d08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8001d0e:	2308      	movs	r3, #8
 8001d10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001d12:	2340      	movs	r3, #64	@ 0x40
 8001d14:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001d16:	2340      	movs	r3, #64	@ 0x40
 8001d18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001d1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d1e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001d20:	2340      	movs	r3, #64	@ 0x40
 8001d22:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001d24:	1d3b      	adds	r3, r7, #4
 8001d26:	2104      	movs	r1, #4
 8001d28:	4618      	mov	r0, r3
 8001d2a:	f00b fe43 	bl	800d9b4 <HAL_RCC_ClockConfig>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8001d34:	f000 fa93 	bl	800225e <Error_Handler>
  }
}
 8001d38:	bf00      	nop
 8001d3a:	3770      	adds	r7, #112	@ 0x70
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	58024800 	.word	0x58024800
 8001d44:	58000400 	.word	0x58000400

08001d48 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d4e:	4a13      	ldr	r2, [pc, #76]	@ (8001d9c <MX_I2C1_Init+0x54>)
 8001d50:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8001d52:	4b11      	ldr	r3, [pc, #68]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d54:	4a12      	ldr	r2, [pc, #72]	@ (8001da0 <MX_I2C1_Init+0x58>)
 8001d56:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001d58:	4b0f      	ldr	r3, [pc, #60]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d60:	2201      	movs	r2, #1
 8001d62:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d64:	4b0c      	ldr	r3, [pc, #48]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d70:	4b09      	ldr	r3, [pc, #36]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d76:	4b08      	ldr	r3, [pc, #32]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d7c:	4b06      	ldr	r3, [pc, #24]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001d82:	4805      	ldr	r0, [pc, #20]	@ (8001d98 <MX_I2C1_Init+0x50>)
 8001d84:	f007 fb60 	bl	8009448 <HAL_I2C_Init>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001d8e:	f000 fa66 	bl	800225e <Error_Handler>
  }
}
 8001d92:	bf00      	nop
 8001d94:	bd80      	pop	{r7, pc}
 8001d96:	bf00      	nop
 8001d98:	24001a3c 	.word	0x24001a3c
 8001d9c:	40005400 	.word	0x40005400
 8001da0:	00b03fdb 	.word	0x00b03fdb

08001da4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001da8:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001daa:	4a29      	ldr	r2, [pc, #164]	@ (8001e50 <MX_SPI2_Init+0xac>)
 8001dac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001dae:	4b27      	ldr	r3, [pc, #156]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001db0:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001db4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8001db6:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001db8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001dbc:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001dbe:	4b23      	ldr	r3, [pc, #140]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dc0:	2207      	movs	r2, #7
 8001dc2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001dc4:	4b21      	ldr	r3, [pc, #132]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001dca:	4b20      	ldr	r3, [pc, #128]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dcc:	2200      	movs	r2, #0
 8001dce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001dd0:	4b1e      	ldr	r3, [pc, #120]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dd2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001dd6:	619a      	str	r2, [r3, #24]
  /*   32     OLED  */
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001dd8:	4b1c      	ldr	r3, [pc, #112]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dda:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dde:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001de0:	4b1a      	ldr	r3, [pc, #104]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001de6:	4b19      	ldr	r3, [pc, #100]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001dec:	4b17      	ldr	r3, [pc, #92]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 0x0;
 8001df2:	4b16      	ldr	r3, [pc, #88]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001df8:	4b14      	ldr	r3, [pc, #80]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001dfa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001dfe:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi2.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8001e00:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi2.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8001e06:	4b11      	ldr	r3, [pc, #68]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi2.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e0e:	2200      	movs	r2, #0
 8001e10:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi2.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8001e12:	4b0e      	ldr	r3, [pc, #56]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi2.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8001e18:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi2.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e20:	2200      	movs	r2, #0
 8001e22:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi2.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8001e24:	4b09      	ldr	r3, [pc, #36]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi2.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8001e2a:	4b08      	ldr	r3, [pc, #32]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi2.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001e36:	4805      	ldr	r0, [pc, #20]	@ (8001e4c <MX_SPI2_Init+0xa8>)
 8001e38:	f00d ff74 	bl	800fd24 <HAL_SPI_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d001      	beq.n	8001e46 <MX_SPI2_Init+0xa2>
  {
    Error_Handler();
 8001e42:	f000 fa0c 	bl	800225e <Error_Handler>
  }
}
 8001e46:	bf00      	nop
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	24001a90 	.word	0x24001a90
 8001e50:	40003800 	.word	0x40003800

08001e54 <MX_TIM2_Init>:

/**
  * @brief TIM2 Initialization Function (System Tick replacement/General)
  */
static void MX_TIM2_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b088      	sub	sp, #32
 8001e58:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e5a:	f107 0310 	add.w	r3, r7, #16
 8001e5e:	2200      	movs	r2, #0
 8001e60:	601a      	str	r2, [r3, #0]
 8001e62:	605a      	str	r2, [r3, #4]
 8001e64:	609a      	str	r2, [r3, #8]
 8001e66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e68:	1d3b      	adds	r3, r7, #4
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 8001e72:	4b1e      	ldr	r3, [pc, #120]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e74:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e78:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 4799;
 8001e7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e7c:	f241 22bf 	movw	r2, #4799	@ 0x12bf
 8001e80:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e82:	4b1a      	ldr	r3, [pc, #104]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499;
 8001e88:	4b18      	ldr	r3, [pc, #96]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e8a:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001e8e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e90:	4b16      	ldr	r3, [pc, #88]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e92:	2200      	movs	r2, #0
 8001e94:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e96:	4b15      	ldr	r3, [pc, #84]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e98:	2280      	movs	r2, #128	@ 0x80
 8001e9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e9c:	4813      	ldr	r0, [pc, #76]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001e9e:	f00e fef6 	bl	8010c8e <HAL_TIM_Base_Init>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001ea8:	f000 f9d9 	bl	800225e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001eb0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eb2:	f107 0310 	add.w	r3, r7, #16
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	480c      	ldr	r0, [pc, #48]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001eba:	f00f f8bf 	bl	801103c <HAL_TIM_ConfigClockSource>
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d001      	beq.n	8001ec8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001ec4:	f000 f9cb 	bl	800225e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ed0:	1d3b      	adds	r3, r7, #4
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	4805      	ldr	r0, [pc, #20]	@ (8001eec <MX_TIM2_Init+0x98>)
 8001ed6:	f00f fb0f 	bl	80114f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8001ee0:	f000 f9bd 	bl	800225e <Error_Handler>
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	3720      	adds	r7, #32
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	24001b90 	.word	0x24001b90

08001ef0 <MX_TIM3_Init>:

/**
  * @brief TIM3 Initialization Function (Keyboard Scan Timer)
  */
static void MX_TIM3_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b088      	sub	sp, #32
 8001ef4:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ef6:	f107 0310 	add.w	r3, r7, #16
 8001efa:	2200      	movs	r2, #0
 8001efc:	601a      	str	r2, [r3, #0]
 8001efe:	605a      	str	r2, [r3, #4]
 8001f00:	609a      	str	r2, [r3, #8]
 8001f02:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8001f0e:	4b1e      	ldr	r3, [pc, #120]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f10:	4a1e      	ldr	r2, [pc, #120]	@ (8001f8c <MX_TIM3_Init+0x9c>)
 8001f12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 479;
 8001f14:	4b1c      	ldr	r3, [pc, #112]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f16:	f240 12df 	movw	r2, #479	@ 0x1df
 8001f1a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 499;
 8001f22:	4b19      	ldr	r3, [pc, #100]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f24:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001f28:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f2a:	4b17      	ldr	r3, [pc, #92]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001f30:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f32:	2280      	movs	r2, #128	@ 0x80
 8001f34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001f36:	4814      	ldr	r0, [pc, #80]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f38:	f00e fea9 	bl	8010c8e <HAL_TIM_Base_Init>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d001      	beq.n	8001f46 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8001f42:	f000 f98c 	bl	800225e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f4a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001f4c:	f107 0310 	add.w	r3, r7, #16
 8001f50:	4619      	mov	r1, r3
 8001f52:	480d      	ldr	r0, [pc, #52]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f54:	f00f f872 	bl	801103c <HAL_TIM_ConfigClockSource>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8001f5e:	f000 f97e 	bl	800225e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4806      	ldr	r0, [pc, #24]	@ (8001f88 <MX_TIM3_Init+0x98>)
 8001f70:	f00f fac2 	bl	80114f8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8001f7a:	f000 f970 	bl	800225e <Error_Handler>
  }
}
 8001f7e:	bf00      	nop
 8001f80:	3720      	adds	r7, #32
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	24001bdc 	.word	0x24001bdc
 8001f8c:	40000400 	.word	0x40000400

08001f90 <MX_USART2_UART_Init>:

/**
  * @brief USART2 Initialization Function (System Logs)
  */
static void MX_USART2_UART_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001f94:	4b15      	ldr	r3, [pc, #84]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001f96:	4a16      	ldr	r2, [pc, #88]	@ (8001ff0 <MX_USART2_UART_Init+0x60>)
 8001f98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f9a:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001f9c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001fa0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b12      	ldr	r3, [pc, #72]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b0f      	ldr	r3, [pc, #60]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001fcc:	4b07      	ldr	r3, [pc, #28]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fce:	2200      	movs	r2, #0
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001fd2:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fd8:	4804      	ldr	r0, [pc, #16]	@ (8001fec <MX_USART2_UART_Init+0x5c>)
 8001fda:	f00f fb39 	bl	8011650 <HAL_UART_Init>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001fe4:	f000 f93b 	bl	800225e <Error_Handler>
  }
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	24001c28 	.word	0x24001c28
 8001ff0:	40004400 	.word	0x40004400

08001ff4 <MX_USART3_UART_Init>:

/**
  * @brief USART3 Initialization Function (Protocol Traffic)
  */
static void MX_USART3_UART_Init(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  huart3.Instance = USART3;
 8001ff8:	4b15      	ldr	r3, [pc, #84]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8001ffa:	4a16      	ldr	r2, [pc, #88]	@ (8002054 <MX_USART3_UART_Init+0x60>)
 8001ffc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001ffe:	4b14      	ldr	r3, [pc, #80]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002000:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002004:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800200c:	4b10      	ldr	r3, [pc, #64]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800200e:	2200      	movs	r2, #0
 8002010:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002012:	4b0f      	ldr	r3, [pc, #60]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002014:	2200      	movs	r2, #0
 8002016:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002018:	4b0d      	ldr	r3, [pc, #52]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800201a:	220c      	movs	r2, #12
 800201c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800201e:	4b0c      	ldr	r3, [pc, #48]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002020:	2200      	movs	r2, #0
 8002022:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002024:	4b0a      	ldr	r3, [pc, #40]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002026:	2200      	movs	r2, #0
 8002028:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800202a:	4b09      	ldr	r3, [pc, #36]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800202c:	2200      	movs	r2, #0
 800202e:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002030:	4b07      	ldr	r3, [pc, #28]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002032:	2200      	movs	r2, #0
 8002034:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002036:	4b06      	ldr	r3, [pc, #24]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 8002038:	2200      	movs	r2, #0
 800203a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800203c:	4804      	ldr	r0, [pc, #16]	@ (8002050 <MX_USART3_UART_Init+0x5c>)
 800203e:	f00f fb07 	bl	8011650 <HAL_UART_Init>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002048:	f000 f909 	bl	800225e <Error_Handler>
  }
}
 800204c:	bf00      	nop
 800204e:	bd80      	pop	{r7, pc}
 8002050:	24001cbc 	.word	0x24001cbc
 8002054:	40004800 	.word	0x40004800

08002058 <MX_DMA_Init>:

/**
  * @brief Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800205e:	4b1d      	ldr	r3, [pc, #116]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002060:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002064:	4a1b      	ldr	r2, [pc, #108]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002066:	f043 0301 	orr.w	r3, r3, #1
 800206a:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800206e:	4b19      	ldr	r3, [pc, #100]	@ (80020d4 <MX_DMA_Init+0x7c>)
 8002070:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002074:	f003 0301 	and.w	r3, r3, #1
 8002078:	607b      	str	r3, [r7, #4]
 800207a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration (USART2_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 2, 0);
 800207c:	2200      	movs	r2, #0
 800207e:	2102      	movs	r1, #2
 8002080:	200c      	movs	r0, #12
 8002082:	f004 f8fc 	bl	800627e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8002086:	200c      	movs	r0, #12
 8002088:	f004 f913 	bl	80062b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration (USART2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 2, 0);
 800208c:	2200      	movs	r2, #0
 800208e:	2102      	movs	r1, #2
 8002090:	200d      	movs	r0, #13
 8002092:	f004 f8f4 	bl	800627e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002096:	200d      	movs	r0, #13
 8002098:	f004 f90b 	bl	80062b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration (USART3_RX) */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 2, 0);
 800209c:	2200      	movs	r2, #0
 800209e:	2102      	movs	r1, #2
 80020a0:	200e      	movs	r0, #14
 80020a2:	f004 f8ec 	bl	800627e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80020a6:	200e      	movs	r0, #14
 80020a8:	f004 f903 	bl	80062b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration (USART3_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 2, 0);
 80020ac:	2200      	movs	r2, #0
 80020ae:	2102      	movs	r1, #2
 80020b0:	200f      	movs	r0, #15
 80020b2:	f004 f8e4 	bl	800627e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80020b6:	200f      	movs	r0, #15
 80020b8:	f004 f8fb 	bl	80062b2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration (SPI2_TX) */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80020bc:	2200      	movs	r2, #0
 80020be:	2102      	movs	r1, #2
 80020c0:	2010      	movs	r0, #16
 80020c2:	f004 f8dc 	bl	800627e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80020c6:	2010      	movs	r0, #16
 80020c8:	f004 f8f3 	bl	80062b2 <HAL_NVIC_EnableIRQ>
}
 80020cc:	bf00      	nop
 80020ce:	3708      	adds	r7, #8
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	58024400 	.word	0x58024400

080020d8 <MX_GPIO_Init>:

/**
  * @brief GPIO Initialization Function
  */
static void MX_GPIO_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b08a      	sub	sp, #40	@ 0x28
 80020dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
 80020e6:	605a      	str	r2, [r3, #4]
 80020e8:	609a      	str	r2, [r3, #8]
 80020ea:	60da      	str	r2, [r3, #12]
 80020ec:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ee:	4b43      	ldr	r3, [pc, #268]	@ (80021fc <MX_GPIO_Init+0x124>)
 80020f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80020f4:	4a41      	ldr	r2, [pc, #260]	@ (80021fc <MX_GPIO_Init+0x124>)
 80020f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020fa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80020fe:	4b3f      	ldr	r3, [pc, #252]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002100:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002104:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800210c:	4b3b      	ldr	r3, [pc, #236]	@ (80021fc <MX_GPIO_Init+0x124>)
 800210e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002112:	4a3a      	ldr	r2, [pc, #232]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002114:	f043 0304 	orr.w	r3, r3, #4
 8002118:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800211c:	4b37      	ldr	r3, [pc, #220]	@ (80021fc <MX_GPIO_Init+0x124>)
 800211e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002122:	f003 0304 	and.w	r3, r3, #4
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800212a:	4b34      	ldr	r3, [pc, #208]	@ (80021fc <MX_GPIO_Init+0x124>)
 800212c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002130:	4a32      	ldr	r2, [pc, #200]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002132:	f043 0301 	orr.w	r3, r3, #1
 8002136:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800213a:	4b30      	ldr	r3, [pc, #192]	@ (80021fc <MX_GPIO_Init+0x124>)
 800213c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002148:	4b2c      	ldr	r3, [pc, #176]	@ (80021fc <MX_GPIO_Init+0x124>)
 800214a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800214e:	4a2b      	ldr	r2, [pc, #172]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002150:	f043 0302 	orr.w	r3, r3, #2
 8002154:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002158:	4b28      	ldr	r3, [pc, #160]	@ (80021fc <MX_GPIO_Init+0x124>)
 800215a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800215e:	f003 0302 	and.w	r3, r3, #2
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002166:	4b25      	ldr	r3, [pc, #148]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002168:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800216c:	4a23      	ldr	r2, [pc, #140]	@ (80021fc <MX_GPIO_Init+0x124>)
 800216e:	f043 0310 	orr.w	r3, r3, #16
 8002172:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002176:	4b21      	ldr	r3, [pc, #132]	@ (80021fc <MX_GPIO_Init+0x124>)
 8002178:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800217c:	f003 0310 	and.w	r3, r3, #16
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	683b      	ldr	r3, [r7, #0]

  /* Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin, GPIO_PIN_SET);
 8002184:	2201      	movs	r2, #1
 8002186:	f245 0106 	movw	r1, #20486	@ 0x5006
 800218a:	481d      	ldr	r0, [pc, #116]	@ (8002200 <MX_GPIO_Init+0x128>)
 800218c:	f007 f942 	bl	8009414 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin, GPIO_PIN_SET);
 8002190:	2201      	movs	r2, #1
 8002192:	f44f 61f0 	mov.w	r1, #1920	@ 0x780
 8002196:	481b      	ldr	r0, [pc, #108]	@ (8002204 <MX_GPIO_Init+0x12c>)
 8002198:	f007 f93c 	bl	8009414 <HAL_GPIO_WritePin>

  /* Configure GPIO pins : SPI2_DC_Pin KeyRow_1_Pin SPI2_CS_Pin SPI2_RST_Pin */
  GPIO_InitStruct.Pin = SPI2_DC_Pin|KeyRow_1_Pin|SPI2_CS_Pin|SPI2_RST_Pin;
 800219c:	f245 0306 	movw	r3, #20486	@ 0x5006
 80021a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021a2:	2301      	movs	r3, #1
 80021a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021aa:	2302      	movs	r3, #2
 80021ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ae:	f107 0314 	add.w	r3, r7, #20
 80021b2:	4619      	mov	r1, r3
 80021b4:	4812      	ldr	r0, [pc, #72]	@ (8002200 <MX_GPIO_Init+0x128>)
 80021b6:	f006 ff65 	bl	8009084 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyRow_2_Pin KeyRow_3_Pin KeyRow_4_Pin KeyRow_5_Pin */
  GPIO_InitStruct.Pin = KeyRow_2_Pin|KeyRow_3_Pin|KeyRow_4_Pin|KeyRow_5_Pin;
 80021ba:	f44f 63f0 	mov.w	r3, #1920	@ 0x780
 80021be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c0:	2301      	movs	r3, #1
 80021c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021c8:	2302      	movs	r3, #2
 80021ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4619      	mov	r1, r3
 80021d2:	480c      	ldr	r0, [pc, #48]	@ (8002204 <MX_GPIO_Init+0x12c>)
 80021d4:	f006 ff56 	bl	8009084 <HAL_GPIO_Init>

  /* Configure GPIO pins : KeyCol_1_Pin KeyCol_2_Pin KeyCol_3_Pin KeyCol_4_Pin */
  GPIO_InitStruct.Pin = KeyCol_1_Pin|KeyCol_2_Pin|KeyCol_3_Pin|KeyCol_4_Pin;
 80021d8:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 80021dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021de:	2300      	movs	r3, #0
 80021e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021e2:	2301      	movs	r3, #1
 80021e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021e6:	f107 0314 	add.w	r3, r7, #20
 80021ea:	4619      	mov	r1, r3
 80021ec:	4805      	ldr	r0, [pc, #20]	@ (8002204 <MX_GPIO_Init+0x12c>)
 80021ee:	f006 ff49 	bl	8009084 <HAL_GPIO_Init>
}
 80021f2:	bf00      	nop
 80021f4:	3728      	adds	r7, #40	@ 0x28
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	58024400 	.word	0x58024400
 8002200:	58020400 	.word	0x58020400
 8002204:	58021000 	.word	0x58021000

08002208 <MPU_Config>:

/**
  * @brief MPU Configuration
  */
static void MPU_Config(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b084      	sub	sp, #16
 800220c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800220e:	463b      	mov	r3, r7
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800221a:	f004 f865 	bl	80062e8 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800221e:	2301      	movs	r3, #1
 8002220:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8002222:	2300      	movs	r3, #0
 8002224:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 8002226:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 800222a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 800222c:	2312      	movs	r3, #18
 800222e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8002230:	2300      	movs	r3, #0
 8002232:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8002234:	2303      	movs	r3, #3
 8002236:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8002238:	2300      	movs	r3, #0
 800223a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800223c:	2300      	movs	r3, #0
 800223e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8002240:	2301      	movs	r3, #1
 8002242:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8002244:	2301      	movs	r3, #1
 8002246:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8002248:	463b      	mov	r3, r7
 800224a:	4618      	mov	r0, r3
 800224c:	f004 f884 	bl	8006358 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8002250:	2004      	movs	r0, #4
 8002252:	f004 f861 	bl	8006318 <HAL_MPU_Enable>
}
 8002256:	bf00      	nop
 8002258:	3710      	adds	r7, #16
 800225a:	46bd      	mov	sp, r7
 800225c:	bd80      	pop	{r7, pc}

0800225e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002262:	b672      	cpsid	i
}
 8002264:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  while (1)
  {
    CDC_LOG_Task();
 8002266:	f7fe fca3 	bl	8000bb0 <CDC_LOG_Task>
 800226a:	e7fc      	b.n	8002266 <Error_Handler+0x8>

0800226c <PumpProto_Task>:
    const PumpProtoVTable *vt;
    void *ctx;
} PumpProto;

static inline void PumpProto_Task(PumpProto *p)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b082      	sub	sp, #8
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->task) p->vt->task(p->ctx);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d00f      	beq.n	800229a <PumpProto_Task+0x2e>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2b00      	cmp	r3, #0
 8002280:	d00b      	beq.n	800229a <PumpProto_Task+0x2e>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d006      	beq.n	800229a <PumpProto_Task+0x2e>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	6852      	ldr	r2, [r2, #4]
 8002296:	4610      	mov	r0, r2
 8002298:	4798      	blx	r3
}
 800229a:	bf00      	nop
 800229c:	3708      	adds	r7, #8
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd80      	pop	{r7, pc}

080022a2 <PumpProto_IsIdle>:

static inline bool PumpProto_IsIdle(PumpProto *p)
{
 80022a2:	b580      	push	{r7, lr}
 80022a4:	b082      	sub	sp, #8
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	6078      	str	r0, [r7, #4]
    if (p && p->vt && p->vt->is_idle) return p->vt->is_idle(p->ctx);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d011      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d00d      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d008      	beq.n	80022d4 <PumpProto_IsIdle+0x32>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	687a      	ldr	r2, [r7, #4]
 80022ca:	6852      	ldr	r2, [r2, #4]
 80022cc:	4610      	mov	r0, r2
 80022ce:	4798      	blx	r3
 80022d0:	4603      	mov	r3, r0
 80022d2:	e000      	b.n	80022d6 <PumpProto_IsIdle+0x34>
    return false;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3708      	adds	r7, #8
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}

080022de <PumpProto_PollStatus>:

static inline PumpProtoResult PumpProto_PollStatus(PumpProto *p, uint8_t ctrl, uint8_t slave)
{
 80022de:	b580      	push	{r7, lr}
 80022e0:	b082      	sub	sp, #8
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	460b      	mov	r3, r1
 80022e8:	70fb      	strb	r3, [r7, #3]
 80022ea:	4613      	mov	r3, r2
 80022ec:	70bb      	strb	r3, [r7, #2]
    if (p == NULL || p->vt == NULL || p->vt->send_poll_status == NULL) return PUMP_PROTO_ERR;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d008      	beq.n	8002306 <PumpProto_PollStatus+0x28>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d004      	beq.n	8002306 <PumpProto_PollStatus+0x28>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	2b00      	cmp	r3, #0
 8002304:	d101      	bne.n	800230a <PumpProto_PollStatus+0x2c>
 8002306:	2302      	movs	r3, #2
 8002308:	e008      	b.n	800231c <PumpProto_PollStatus+0x3e>
    return p->vt->send_poll_status(p->ctx, ctrl, slave);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	687a      	ldr	r2, [r7, #4]
 8002312:	6850      	ldr	r0, [r2, #4]
 8002314:	78ba      	ldrb	r2, [r7, #2]
 8002316:	78f9      	ldrb	r1, [r7, #3]
 8002318:	4798      	blx	r3
 800231a:	4603      	mov	r3, r0
}
 800231c:	4618      	mov	r0, r3
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <PumpProto_PopEvent>:

static inline bool PumpProto_PopEvent(PumpProto *p, PumpEvent *out)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
 800232c:	6039      	str	r1, [r7, #0]
    if (p && p->vt && p->vt->pop_event) return p->vt->pop_event(p->ctx, out);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d012      	beq.n	800235a <PumpProto_PopEvent+0x36>
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d00e      	beq.n	800235a <PumpProto_PopEvent+0x36>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d009      	beq.n	800235a <PumpProto_PopEvent+0x36>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	6852      	ldr	r2, [r2, #4]
 8002350:	6839      	ldr	r1, [r7, #0]
 8002352:	4610      	mov	r0, r2
 8002354:	4798      	blx	r3
 8002356:	4603      	mov	r3, r0
 8002358:	e000      	b.n	800235c <PumpProto_PopEvent+0x38>
    return false;
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	3708      	adds	r7, #8
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}

08002364 <PumpMgr_Init>:

#include "pump_mgr.h"
#include <string.h>

void PumpMgr_Init(PumpMgr *m, uint32_t poll_period_ms)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
 800236c:	6039      	str	r1, [r7, #0]
    if (m == NULL) return;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d019      	beq.n	80023a8 <PumpMgr_Init+0x44>
    memset(m, 0, sizeof(*m));
 8002374:	f44f 7284 	mov.w	r2, #264	@ 0x108
 8002378:	2100      	movs	r1, #0
 800237a:	6878      	ldr	r0, [r7, #4]
 800237c:	f015 ff48 	bl	8018210 <memset>
    m->poll_period_ms = poll_period_ms;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	683a      	ldr	r2, [r7, #0]
 8002384:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 8002388:	2300      	movs	r3, #0
 800238a:	73fb      	strb	r3, [r7, #15]
 800238c:	e008      	b.n	80023a0 <PumpMgr_Init+0x3c>
    {
        m->next_poll_ms[i] = 0u;
 800238e:	7bfa      	ldrb	r2, [r7, #15]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	323a      	adds	r2, #58	@ 0x3a
 8002394:	2100      	movs	r1, #0
 8002396:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < (uint8_t)PUMP_MAX_DEVICES; i++)
 800239a:	7bfb      	ldrb	r3, [r7, #15]
 800239c:	3301      	adds	r3, #1
 800239e:	73fb      	strb	r3, [r7, #15]
 80023a0:	7bfb      	ldrb	r3, [r7, #15]
 80023a2:	2b07      	cmp	r3, #7
 80023a4:	d9f3      	bls.n	800238e <PumpMgr_Init+0x2a>
 80023a6:	e000      	b.n	80023aa <PumpMgr_Init+0x46>
    if (m == NULL) return;
 80023a8:	bf00      	nop
    }
}
 80023aa:	3710      	adds	r7, #16
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}

080023b0 <PumpMgr_Add>:

bool PumpMgr_Add(PumpMgr *m, uint8_t id, PumpProto *proto, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b086      	sub	sp, #24
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	60f8      	str	r0, [r7, #12]
 80023b8:	607a      	str	r2, [r7, #4]
 80023ba:	461a      	mov	r2, r3
 80023bc:	460b      	mov	r3, r1
 80023be:	72fb      	strb	r3, [r7, #11]
 80023c0:	4613      	mov	r3, r2
 80023c2:	72bb      	strb	r3, [r7, #10]
    if (m == NULL || proto == NULL) return false;
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d002      	beq.n	80023d0 <PumpMgr_Add+0x20>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d101      	bne.n	80023d4 <PumpMgr_Add+0x24>
 80023d0:	2300      	movs	r3, #0
 80023d2:	e060      	b.n	8002496 <PumpMgr_Add+0xe6>
    if (m->count >= (uint8_t)PUMP_MAX_DEVICES) return false;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80023da:	2b07      	cmp	r3, #7
 80023dc:	d901      	bls.n	80023e2 <PumpMgr_Add+0x32>
 80023de:	2300      	movs	r3, #0
 80023e0:	e059      	b.n	8002496 <PumpMgr_Add+0xe6>

    /* Ensure unique id */
    for (uint8_t i = 0u; i < m->count; i++)
 80023e2:	2300      	movs	r3, #0
 80023e4:	75fb      	strb	r3, [r7, #23]
 80023e6:	e00f      	b.n	8002408 <PumpMgr_Add+0x58>
    {
        if (m->dev[i].id == id) return false;
 80023e8:	7dfa      	ldrb	r2, [r7, #23]
 80023ea:	68f9      	ldr	r1, [r7, #12]
 80023ec:	4613      	mov	r3, r2
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	1a9b      	subs	r3, r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	440b      	add	r3, r1
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	7afa      	ldrb	r2, [r7, #11]
 80023fa:	429a      	cmp	r2, r3
 80023fc:	d101      	bne.n	8002402 <PumpMgr_Add+0x52>
 80023fe:	2300      	movs	r3, #0
 8002400:	e049      	b.n	8002496 <PumpMgr_Add+0xe6>
    for (uint8_t i = 0u; i < m->count; i++)
 8002402:	7dfb      	ldrb	r3, [r7, #23]
 8002404:	3301      	adds	r3, #1
 8002406:	75fb      	strb	r3, [r7, #23]
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800240e:	7dfa      	ldrb	r2, [r7, #23]
 8002410:	429a      	cmp	r2, r3
 8002412:	d3e9      	bcc.n	80023e8 <PumpMgr_Add+0x38>
    }

    PumpDevice *d = &m->dev[m->count];
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800241a:	461a      	mov	r2, r3
 800241c:	4613      	mov	r3, r2
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	1a9b      	subs	r3, r3, r2
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	4413      	add	r3, r2
 8002428:	613b      	str	r3, [r7, #16]
    memset(d, 0, sizeof(*d));
 800242a:	221c      	movs	r2, #28
 800242c:	2100      	movs	r1, #0
 800242e:	6938      	ldr	r0, [r7, #16]
 8002430:	f015 feee 	bl	8018210 <memset>
    d->id = id;
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	7afa      	ldrb	r2, [r7, #11]
 8002438:	701a      	strb	r2, [r3, #0]
    d->proto = proto;
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	687a      	ldr	r2, [r7, #4]
 800243e:	605a      	str	r2, [r3, #4]
    d->ctrl_addr = ctrl_addr;
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	7aba      	ldrb	r2, [r7, #10]
 8002444:	721a      	strb	r2, [r3, #8]
    d->slave_addr = slave_addr;
 8002446:	693b      	ldr	r3, [r7, #16]
 8002448:	f897 2020 	ldrb.w	r2, [r7, #32]
 800244c:	725a      	strb	r2, [r3, #9]
    d->price = 0u;
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	2200      	movs	r2, #0
 8002452:	60da      	str	r2, [r3, #12]
    d->status = 0u;
 8002454:	693b      	ldr	r3, [r7, #16]
 8002456:	2200      	movs	r2, #0
 8002458:	741a      	strb	r2, [r3, #16]
    d->nozzle = 0u;
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	2200      	movs	r2, #0
 800245e:	745a      	strb	r2, [r3, #17]
    d->last_status_ms = 0u;
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	2200      	movs	r2, #0
 8002464:	615a      	str	r2, [r3, #20]
    d->last_error = 0u;
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	2200      	movs	r2, #0
 800246a:	761a      	strb	r2, [r3, #24]
    d->fail_count = 0u;
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	2200      	movs	r2, #0
 8002470:	765a      	strb	r2, [r3, #25]

    m->next_poll_ms[m->count] = 0u;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002478:	461a      	mov	r2, r3
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	323a      	adds	r2, #58	@ 0x3a
 800247e:	2100      	movs	r1, #0
 8002480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    m->count++;
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800248a:	3301      	adds	r3, #1
 800248c:	b2da      	uxtb	r2, r3
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    return true;
 8002494:	2301      	movs	r3, #1
}
 8002496:	4618      	mov	r0, r3
 8002498:	3718      	adds	r7, #24
 800249a:	46bd      	mov	sp, r7
 800249c:	bd80      	pop	{r7, pc}

0800249e <PumpMgr_Get>:

PumpDevice *PumpMgr_Get(PumpMgr *m, uint8_t id)
{
 800249e:	b480      	push	{r7}
 80024a0:	b085      	sub	sp, #20
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
 80024a6:	460b      	mov	r3, r1
 80024a8:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d101      	bne.n	80024b4 <PumpMgr_Get+0x16>
 80024b0:	2300      	movs	r3, #0
 80024b2:	e01f      	b.n	80024f4 <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
 80024b8:	e015      	b.n	80024e6 <PumpMgr_Get+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 80024ba:	7bfa      	ldrb	r2, [r7, #15]
 80024bc:	6879      	ldr	r1, [r7, #4]
 80024be:	4613      	mov	r3, r2
 80024c0:	00db      	lsls	r3, r3, #3
 80024c2:	1a9b      	subs	r3, r3, r2
 80024c4:	009b      	lsls	r3, r3, #2
 80024c6:	440b      	add	r3, r1
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	78fa      	ldrb	r2, [r7, #3]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d107      	bne.n	80024e0 <PumpMgr_Get+0x42>
 80024d0:	7bfa      	ldrb	r2, [r7, #15]
 80024d2:	4613      	mov	r3, r2
 80024d4:	00db      	lsls	r3, r3, #3
 80024d6:	1a9b      	subs	r3, r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	4413      	add	r3, r2
 80024de:	e009      	b.n	80024f4 <PumpMgr_Get+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 80024e0:	7bfb      	ldrb	r3, [r7, #15]
 80024e2:	3301      	adds	r3, #1
 80024e4:	73fb      	strb	r3, [r7, #15]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80024ec:	7bfa      	ldrb	r2, [r7, #15]
 80024ee:	429a      	cmp	r2, r3
 80024f0:	d3e3      	bcc.n	80024ba <PumpMgr_Get+0x1c>
    }
    return NULL;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3714      	adds	r7, #20
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <PumpMgr_GetConst>:

const PumpDevice *PumpMgr_GetConst(const PumpMgr *m, uint8_t id)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	460b      	mov	r3, r1
 800250a:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return NULL;
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d101      	bne.n	8002516 <PumpMgr_GetConst+0x16>
 8002512:	2300      	movs	r3, #0
 8002514:	e01f      	b.n	8002556 <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]
 800251a:	e015      	b.n	8002548 <PumpMgr_GetConst+0x48>
    {
        if (m->dev[i].id == id) return &m->dev[i];
 800251c:	7bfa      	ldrb	r2, [r7, #15]
 800251e:	6879      	ldr	r1, [r7, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	00db      	lsls	r3, r3, #3
 8002524:	1a9b      	subs	r3, r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	440b      	add	r3, r1
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	78fa      	ldrb	r2, [r7, #3]
 800252e:	429a      	cmp	r2, r3
 8002530:	d107      	bne.n	8002542 <PumpMgr_GetConst+0x42>
 8002532:	7bfa      	ldrb	r2, [r7, #15]
 8002534:	4613      	mov	r3, r2
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	1a9b      	subs	r3, r3, r2
 800253a:	009b      	lsls	r3, r3, #2
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	4413      	add	r3, r2
 8002540:	e009      	b.n	8002556 <PumpMgr_GetConst+0x56>
    for (uint8_t i = 0u; i < m->count; i++)
 8002542:	7bfb      	ldrb	r3, [r7, #15]
 8002544:	3301      	adds	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800254e:	7bfa      	ldrb	r2, [r7, #15]
 8002550:	429a      	cmp	r2, r3
 8002552:	d3e3      	bcc.n	800251c <PumpMgr_GetConst+0x1c>
    }
    return NULL;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3714      	adds	r7, #20
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr

08002562 <PumpMgr_SetPrice>:

bool PumpMgr_SetPrice(PumpMgr *m, uint8_t id, uint32_t price)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b086      	sub	sp, #24
 8002566:	af00      	add	r7, sp, #0
 8002568:	60f8      	str	r0, [r7, #12]
 800256a:	460b      	mov	r3, r1
 800256c:	607a      	str	r2, [r7, #4]
 800256e:	72fb      	strb	r3, [r7, #11]
    PumpDevice *d = PumpMgr_Get(m, id);
 8002570:	7afb      	ldrb	r3, [r7, #11]
 8002572:	4619      	mov	r1, r3
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f7ff ff92 	bl	800249e <PumpMgr_Get>
 800257a:	6178      	str	r0, [r7, #20]
    if (d == NULL) return false;
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d101      	bne.n	8002586 <PumpMgr_SetPrice+0x24>
 8002582:	2300      	movs	r3, #0
 8002584:	e003      	b.n	800258e <PumpMgr_SetPrice+0x2c>
    d->price = price;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	60da      	str	r2, [r3, #12]
    return true;
 800258c:	2301      	movs	r3, #1
}
 800258e:	4618      	mov	r0, r3
 8002590:	3718      	adds	r7, #24
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}

08002596 <PumpMgr_GetPrice>:

uint32_t PumpMgr_GetPrice(const PumpMgr *m, uint8_t id)
{
 8002596:	b580      	push	{r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
 800259e:	460b      	mov	r3, r1
 80025a0:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 80025a2:	78fb      	ldrb	r3, [r7, #3]
 80025a4:	4619      	mov	r1, r3
 80025a6:	6878      	ldr	r0, [r7, #4]
 80025a8:	f7ff ffaa 	bl	8002500 <PumpMgr_GetConst>
 80025ac:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d101      	bne.n	80025b8 <PumpMgr_GetPrice+0x22>
 80025b4:	2300      	movs	r3, #0
 80025b6:	e001      	b.n	80025bc <PumpMgr_GetPrice+0x26>
    return d->price;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	68db      	ldr	r3, [r3, #12]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}

080025c4 <PumpMgr_SetSlaveAddr>:

bool PumpMgr_SetSlaveAddr(PumpMgr *m, uint8_t id, uint8_t slave_addr)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	b084      	sub	sp, #16
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	70fb      	strb	r3, [r7, #3]
 80025d0:	4613      	mov	r3, r2
 80025d2:	70bb      	strb	r3, [r7, #2]
    PumpDevice *d = PumpMgr_Get(m, id);
 80025d4:	78fb      	ldrb	r3, [r7, #3]
 80025d6:	4619      	mov	r1, r3
 80025d8:	6878      	ldr	r0, [r7, #4]
 80025da:	f7ff ff60 	bl	800249e <PumpMgr_Get>
 80025de:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return false;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <PumpMgr_SetSlaveAddr+0x26>
 80025e6:	2300      	movs	r3, #0
 80025e8:	e003      	b.n	80025f2 <PumpMgr_SetSlaveAddr+0x2e>
    d->slave_addr = slave_addr;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	78ba      	ldrb	r2, [r7, #2]
 80025ee:	725a      	strb	r2, [r3, #9]
    return true;
 80025f0:	2301      	movs	r3, #1
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <PumpMgr_GetSlaveAddr>:

uint8_t PumpMgr_GetSlaveAddr(const PumpMgr *m, uint8_t id)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
 8002602:	460b      	mov	r3, r1
 8002604:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 8002606:	78fb      	ldrb	r3, [r7, #3]
 8002608:	4619      	mov	r1, r3
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7ff ff78 	bl	8002500 <PumpMgr_GetConst>
 8002610:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d101      	bne.n	800261c <PumpMgr_GetSlaveAddr+0x22>
 8002618:	2300      	movs	r3, #0
 800261a:	e001      	b.n	8002620 <PumpMgr_GetSlaveAddr+0x26>
    return d->slave_addr;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	7a5b      	ldrb	r3, [r3, #9]
}
 8002620:	4618      	mov	r0, r3
 8002622:	3710      	adds	r7, #16
 8002624:	46bd      	mov	sp, r7
 8002626:	bd80      	pop	{r7, pc}

08002628 <PumpMgr_GetCtrlAddr>:
    d->ctrl_addr = ctrl_addr;
    return true;
}

uint8_t PumpMgr_GetCtrlAddr(const PumpMgr *m, uint8_t id)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
 8002630:	460b      	mov	r3, r1
 8002632:	70fb      	strb	r3, [r7, #3]
    const PumpDevice *d = PumpMgr_GetConst(m, id);
 8002634:	78fb      	ldrb	r3, [r7, #3]
 8002636:	4619      	mov	r1, r3
 8002638:	6878      	ldr	r0, [r7, #4]
 800263a:	f7ff ff61 	bl	8002500 <PumpMgr_GetConst>
 800263e:	60f8      	str	r0, [r7, #12]
    if (d == NULL) return 0u;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d101      	bne.n	800264a <PumpMgr_GetCtrlAddr+0x22>
 8002646:	2300      	movs	r3, #0
 8002648:	e001      	b.n	800264e <PumpMgr_GetCtrlAddr+0x26>
    return d->ctrl_addr;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	7a1b      	ldrb	r3, [r3, #8]
}
 800264e:	4618      	mov	r0, r3
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <PumpMgr_ClearFail>:

void PumpMgr_ClearFail(PumpMgr *m, uint8_t id)
{
 8002656:	b480      	push	{r7}
 8002658:	b085      	sub	sp, #20
 800265a:	af00      	add	r7, sp, #0
 800265c:	6078      	str	r0, [r7, #4]
 800265e:	460b      	mov	r3, r1
 8002660:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d02c      	beq.n	80026c2 <PumpMgr_ClearFail+0x6c>
    for (uint8_t i = 0u; i < m->count; i++)
 8002668:	2300      	movs	r3, #0
 800266a:	73fb      	strb	r3, [r7, #15]
 800266c:	e022      	b.n	80026b4 <PumpMgr_ClearFail+0x5e>
    {
        if (m->dev[i].id == id)
 800266e:	7bfa      	ldrb	r2, [r7, #15]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	4613      	mov	r3, r2
 8002674:	00db      	lsls	r3, r3, #3
 8002676:	1a9b      	subs	r3, r3, r2
 8002678:	009b      	lsls	r3, r3, #2
 800267a:	440b      	add	r3, r1
 800267c:	781b      	ldrb	r3, [r3, #0]
 800267e:	78fa      	ldrb	r2, [r7, #3]
 8002680:	429a      	cmp	r2, r3
 8002682:	d114      	bne.n	80026ae <PumpMgr_ClearFail+0x58>
        {
            m->dev[i].last_error = 0u;
 8002684:	7bfa      	ldrb	r2, [r7, #15]
 8002686:	6879      	ldr	r1, [r7, #4]
 8002688:	4613      	mov	r3, r2
 800268a:	00db      	lsls	r3, r3, #3
 800268c:	1a9b      	subs	r3, r3, r2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	440b      	add	r3, r1
 8002692:	3318      	adds	r3, #24
 8002694:	2200      	movs	r2, #0
 8002696:	701a      	strb	r2, [r3, #0]
            m->dev[i].fail_count = 0u;
 8002698:	7bfa      	ldrb	r2, [r7, #15]
 800269a:	6879      	ldr	r1, [r7, #4]
 800269c:	4613      	mov	r3, r2
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	1a9b      	subs	r3, r3, r2
 80026a2:	009b      	lsls	r3, r3, #2
 80026a4:	440b      	add	r3, r1
 80026a6:	3319      	adds	r3, #25
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]
            return;
 80026ac:	e00a      	b.n	80026c4 <PumpMgr_ClearFail+0x6e>
    for (uint8_t i = 0u; i < m->count; i++)
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	3301      	adds	r3, #1
 80026b2:	73fb      	strb	r3, [r7, #15]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80026ba:	7bfa      	ldrb	r2, [r7, #15]
 80026bc:	429a      	cmp	r2, r3
 80026be:	d3d6      	bcc.n	800266e <PumpMgr_ClearFail+0x18>
 80026c0:	e000      	b.n	80026c4 <PumpMgr_ClearFail+0x6e>
    if (m == NULL) return;
 80026c2:	bf00      	nop
        }
    }
}
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <PumpMgr_RequestPollNow>:

void PumpMgr_RequestPollNow(PumpMgr *m, uint8_t id)
{
 80026ce:	b580      	push	{r7, lr}
 80026d0:	b084      	sub	sp, #16
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
 80026d6:	460b      	mov	r3, r1
 80026d8:	70fb      	strb	r3, [r7, #3]
    if (m == NULL) return;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d021      	beq.n	8002724 <PumpMgr_RequestPollNow+0x56>
    uint32_t now = HAL_GetTick();
 80026e0:	f003 fcb6 	bl	8006050 <HAL_GetTick>
 80026e4:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 80026e6:	2300      	movs	r3, #0
 80026e8:	73fb      	strb	r3, [r7, #15]
 80026ea:	e014      	b.n	8002716 <PumpMgr_RequestPollNow+0x48>
    {
        if (m->dev[i].id == id)
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	1a9b      	subs	r3, r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	78fa      	ldrb	r2, [r7, #3]
 80026fe:	429a      	cmp	r2, r3
 8002700:	d106      	bne.n	8002710 <PumpMgr_RequestPollNow+0x42>
        {
            m->next_poll_ms[i] = now;
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	323a      	adds	r2, #58	@ 0x3a
 8002708:	68b9      	ldr	r1, [r7, #8]
 800270a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
            return;
 800270e:	e00a      	b.n	8002726 <PumpMgr_RequestPollNow+0x58>
    for (uint8_t i = 0u; i < m->count; i++)
 8002710:	7bfb      	ldrb	r3, [r7, #15]
 8002712:	3301      	adds	r3, #1
 8002714:	73fb      	strb	r3, [r7, #15]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800271c:	7bfa      	ldrb	r2, [r7, #15]
 800271e:	429a      	cmp	r2, r3
 8002720:	d3e4      	bcc.n	80026ec <PumpMgr_RequestPollNow+0x1e>
 8002722:	e000      	b.n	8002726 <PumpMgr_RequestPollNow+0x58>
    if (m == NULL) return;
 8002724:	bf00      	nop
        }
    }
}
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <PumpMgr_RequestPollAllNow>:

void PumpMgr_RequestPollAllNow(PumpMgr *m)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b084      	sub	sp, #16
 8002730:	af00      	add	r7, sp, #0
 8002732:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2b00      	cmp	r3, #0
 8002738:	d015      	beq.n	8002766 <PumpMgr_RequestPollAllNow+0x3a>
    uint32_t now = HAL_GetTick();
 800273a:	f003 fc89 	bl	8006050 <HAL_GetTick>
 800273e:	60b8      	str	r0, [r7, #8]
    for (uint8_t i = 0u; i < m->count; i++)
 8002740:	2300      	movs	r3, #0
 8002742:	73fb      	strb	r3, [r7, #15]
 8002744:	e008      	b.n	8002758 <PumpMgr_RequestPollAllNow+0x2c>
    {
        m->next_poll_ms[i] = now;
 8002746:	7bfa      	ldrb	r2, [r7, #15]
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	323a      	adds	r2, #58	@ 0x3a
 800274c:	68b9      	ldr	r1, [r7, #8]
 800274e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (uint8_t i = 0u; i < m->count; i++)
 8002752:	7bfb      	ldrb	r3, [r7, #15]
 8002754:	3301      	adds	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 800275e:	7bfa      	ldrb	r2, [r7, #15]
 8002760:	429a      	cmp	r2, r3
 8002762:	d3f0      	bcc.n	8002746 <PumpMgr_RequestPollAllNow+0x1a>
 8002764:	e000      	b.n	8002768 <PumpMgr_RequestPollAllNow+0x3c>
    if (m == NULL) return;
 8002766:	bf00      	nop
    }
}
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}

0800276e <pumpmgr_handle_event>:

static void pumpmgr_handle_event(PumpMgr *m, const PumpEvent *ev)
{
 800276e:	b580      	push	{r7, lr}
 8002770:	b084      	sub	sp, #16
 8002772:	af00      	add	r7, sp, #0
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	6039      	str	r1, [r7, #0]
    if (m == NULL || ev == NULL) return;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d047      	beq.n	800280e <pumpmgr_handle_event+0xa0>
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d044      	beq.n	800280e <pumpmgr_handle_event+0xa0>

    /* Find matching device by address */
    for (uint8_t i = 0u; i < m->count; i++)
 8002784:	2300      	movs	r3, #0
 8002786:	73fb      	strb	r3, [r7, #15]
 8002788:	e03a      	b.n	8002800 <pumpmgr_handle_event+0x92>
    {
        PumpDevice *d = &m->dev[i];
 800278a:	7bfa      	ldrb	r2, [r7, #15]
 800278c:	4613      	mov	r3, r2
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	1a9b      	subs	r3, r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	4413      	add	r3, r2
 8002798:	60bb      	str	r3, [r7, #8]
        if (d->ctrl_addr == ev->ctrl_addr && d->slave_addr == ev->slave_addr)
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	7a1a      	ldrb	r2, [r3, #8]
 800279e:	683b      	ldr	r3, [r7, #0]
 80027a0:	785b      	ldrb	r3, [r3, #1]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d129      	bne.n	80027fa <pumpmgr_handle_event+0x8c>
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	7a5a      	ldrb	r2, [r3, #9]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	789b      	ldrb	r3, [r3, #2]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d123      	bne.n	80027fa <pumpmgr_handle_event+0x8c>
        {
            if (ev->type == PUMP_EVT_STATUS)
 80027b2:	683b      	ldr	r3, [r7, #0]
 80027b4:	781b      	ldrb	r3, [r3, #0]
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d113      	bne.n	80027e2 <pumpmgr_handle_event+0x74>
            {
                d->status = ev->status;
 80027ba:	683b      	ldr	r3, [r7, #0]
 80027bc:	78da      	ldrb	r2, [r3, #3]
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	741a      	strb	r2, [r3, #16]
                d->nozzle = ev->nozzle;
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	791a      	ldrb	r2, [r3, #4]
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	745a      	strb	r2, [r3, #17]
                d->last_status_ms = HAL_GetTick();
 80027ca:	f003 fc41 	bl	8006050 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	615a      	str	r2, [r3, #20]
                d->last_error = 0u;
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	2200      	movs	r2, #0
 80027d8:	761a      	strb	r2, [r3, #24]
                d->fail_count = 0u;
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	2200      	movs	r2, #0
 80027de:	765a      	strb	r2, [r3, #25]
 80027e0:	e00b      	b.n	80027fa <pumpmgr_handle_event+0x8c>
            }
            else if (ev->type == PUMP_EVT_ERROR)
 80027e2:	683b      	ldr	r3, [r7, #0]
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d107      	bne.n	80027fa <pumpmgr_handle_event+0x8c>
            {
                d->last_error = ev->error_code;
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	795a      	ldrb	r2, [r3, #5]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	761a      	strb	r2, [r3, #24]
                d->fail_count = ev->fail_count;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	799a      	ldrb	r2, [r3, #6]
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	765a      	strb	r2, [r3, #25]
    for (uint8_t i = 0u; i < m->count; i++)
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	3301      	adds	r3, #1
 80027fe:	73fb      	strb	r3, [r7, #15]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8002806:	7bfa      	ldrb	r2, [r7, #15]
 8002808:	429a      	cmp	r2, r3
 800280a:	d3be      	bcc.n	800278a <pumpmgr_handle_event+0x1c>
 800280c:	e000      	b.n	8002810 <pumpmgr_handle_event+0xa2>
    if (m == NULL || ev == NULL) return;
 800280e:	bf00      	nop
            }
        }
    }
}
 8002810:	3710      	adds	r7, #16
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}

08002816 <PumpMgr_Task>:

void PumpMgr_Task(PumpMgr *m)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b092      	sub	sp, #72	@ 0x48
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
    if (m == NULL) return;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2b00      	cmp	r3, #0
 8002822:	f000 80d2 	beq.w	80029ca <PumpMgr_Task+0x1b4>
    uint32_t now = HAL_GetTick();
 8002826:	f003 fc13 	bl	8006050 <HAL_GetTick>
 800282a:	63f8      	str	r0, [r7, #60]	@ 0x3c

    /* Build unique protocol list so we don't call Task/PopEvent multiple times
       for the same protocol instance when multiple pumps share one bus/port. */
    PumpProto *protos[PUMP_MAX_DEVICES];
    uint8_t proto_count = 0u;
 800282c:	2300      	movs	r3, #0
 800282e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    for (uint8_t i = 0u; i < m->count; i++)
 8002832:	2300      	movs	r3, #0
 8002834:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 8002838:	e04a      	b.n	80028d0 <PumpMgr_Task+0xba>
    {
        PumpProto *p = m->dev[i].proto;
 800283a:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	4613      	mov	r3, r2
 8002842:	00db      	lsls	r3, r3, #3
 8002844:	1a9b      	subs	r3, r3, r2
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	440b      	add	r3, r1
 800284a:	3304      	adds	r3, #4
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	633b      	str	r3, [r7, #48]	@ 0x30
        if (p == NULL) continue;
 8002850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002852:	2b00      	cmp	r3, #0
 8002854:	d036      	beq.n	80028c4 <PumpMgr_Task+0xae>

        bool seen = false;
 8002856:	2300      	movs	r3, #0
 8002858:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        for (uint8_t j = 0u; j < proto_count; j++)
 800285c:	2300      	movs	r3, #0
 800285e:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 8002862:	e012      	b.n	800288a <PumpMgr_Task+0x74>
        {
            if (protos[j] == p)
 8002864:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	3348      	adds	r3, #72	@ 0x48
 800286c:	443b      	add	r3, r7
 800286e:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8002872:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002874:	429a      	cmp	r2, r3
 8002876:	d103      	bne.n	8002880 <PumpMgr_Task+0x6a>
            {
                seen = true;
 8002878:	2301      	movs	r3, #1
 800287a:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
                break;
 800287e:	e00a      	b.n	8002896 <PumpMgr_Task+0x80>
        for (uint8_t j = 0u; j < proto_count; j++)
 8002880:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8002884:	3301      	adds	r3, #1
 8002886:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
 800288a:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 800288e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8002892:	429a      	cmp	r2, r3
 8002894:	d3e6      	bcc.n	8002864 <PumpMgr_Task+0x4e>
            }
        }

        if (!seen && proto_count < (uint8_t)PUMP_MAX_DEVICES)
 8002896:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800289a:	f083 0301 	eor.w	r3, r3, #1
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d010      	beq.n	80028c6 <PumpMgr_Task+0xb0>
 80028a4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80028a8:	2b07      	cmp	r3, #7
 80028aa:	d80c      	bhi.n	80028c6 <PumpMgr_Task+0xb0>
        {
            protos[proto_count++] = p;
 80028ac:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80028b0:	1c5a      	adds	r2, r3, #1
 80028b2:	f887 2047 	strb.w	r2, [r7, #71]	@ 0x47
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	3348      	adds	r3, #72	@ 0x48
 80028ba:	443b      	add	r3, r7
 80028bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028be:	f843 2c38 	str.w	r2, [r3, #-56]
 80028c2:	e000      	b.n	80028c6 <PumpMgr_Task+0xb0>
        if (p == NULL) continue;
 80028c4:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80028c6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80028ca:	3301      	adds	r3, #1
 80028cc:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80028d6:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 80028da:	429a      	cmp	r2, r3
 80028dc:	d3ad      	bcc.n	800283a <PumpMgr_Task+0x24>
        }
    }

    /* 1) Drive protocols and consume their events */
    for (uint8_t i = 0u; i < proto_count; i++)
 80028de:	2300      	movs	r3, #0
 80028e0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80028e4:	e01f      	b.n	8002926 <PumpMgr_Task+0x110>
    {
        PumpProto *p = protos[i];
 80028e6:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80028ea:	009b      	lsls	r3, r3, #2
 80028ec:	3348      	adds	r3, #72	@ 0x48
 80028ee:	443b      	add	r3, r7
 80028f0:	f853 3c38 	ldr.w	r3, [r3, #-56]
 80028f4:	637b      	str	r3, [r7, #52]	@ 0x34
        PumpProto_Task(p);
 80028f6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80028f8:	f7ff fcb8 	bl	800226c <PumpProto_Task>

        PumpEvent ev;
        while (PumpProto_PopEvent(p, &ev))
 80028fc:	e005      	b.n	800290a <PumpMgr_Task+0xf4>
        {
            pumpmgr_handle_event(m, &ev);
 80028fe:	f107 0308 	add.w	r3, r7, #8
 8002902:	4619      	mov	r1, r3
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ff32 	bl	800276e <pumpmgr_handle_event>
        while (PumpProto_PopEvent(p, &ev))
 800290a:	f107 0308 	add.w	r3, r7, #8
 800290e:	4619      	mov	r1, r3
 8002910:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002912:	f7ff fd07 	bl	8002324 <PumpProto_PopEvent>
 8002916:	4603      	mov	r3, r0
 8002918:	2b00      	cmp	r3, #0
 800291a:	d1f0      	bne.n	80028fe <PumpMgr_Task+0xe8>
    for (uint8_t i = 0u; i < proto_count; i++)
 800291c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8002920:	3301      	adds	r3, #1
 8002922:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8002926:	f897 2043 	ldrb.w	r2, [r7, #67]	@ 0x43
 800292a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800292e:	429a      	cmp	r2, r3
 8002930:	d3d9      	bcc.n	80028e6 <PumpMgr_Task+0xd0>
        }
    }

    /* 2) Periodic polling (round-robin per device, but respecting per-proto busy) */
    for (uint8_t i = 0u; i < m->count; i++)
 8002932:	2300      	movs	r3, #0
 8002934:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8002938:	e03f      	b.n	80029ba <PumpMgr_Task+0x1a4>
    {
        PumpDevice *d = &m->dev[i];
 800293a:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 800293e:	4613      	mov	r3, r2
 8002940:	00db      	lsls	r3, r3, #3
 8002942:	1a9b      	subs	r3, r3, r2
 8002944:	009b      	lsls	r3, r3, #2
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	4413      	add	r3, r2
 800294a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if (d->proto == NULL) continue;
 800294c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d028      	beq.n	80029a6 <PumpMgr_Task+0x190>

        if (now < m->next_poll_ms[i]) continue;
 8002954:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	323a      	adds	r2, #58	@ 0x3a
 800295c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002960:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002962:	429a      	cmp	r2, r3
 8002964:	d321      	bcc.n	80029aa <PumpMgr_Task+0x194>

        if (!PumpProto_IsIdle(d->proto))
 8002966:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fc99 	bl	80022a2 <PumpProto_IsIdle>
 8002970:	4603      	mov	r3, r0
 8002972:	f083 0301 	eor.w	r3, r3, #1
 8002976:	b2db      	uxtb	r3, r3
 8002978:	2b00      	cmp	r3, #0
 800297a:	d118      	bne.n	80029ae <PumpMgr_Task+0x198>
        {
            /* try later */
            continue;
        }

        (void)PumpProto_PollStatus(d->proto, d->ctrl_addr, d->slave_addr);
 800297c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800297e:	6858      	ldr	r0, [r3, #4]
 8002980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002982:	7a19      	ldrb	r1, [r3, #8]
 8002984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002986:	7a5b      	ldrb	r3, [r3, #9]
 8002988:	461a      	mov	r2, r3
 800298a:	f7ff fca8 	bl	80022de <PumpProto_PollStatus>
        m->next_poll_ms[i] = now + m->poll_period_ms;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8002994:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 8002998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800299a:	4419      	add	r1, r3
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	323a      	adds	r2, #58	@ 0x3a
 80029a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80029a4:	e004      	b.n	80029b0 <PumpMgr_Task+0x19a>
        if (d->proto == NULL) continue;
 80029a6:	bf00      	nop
 80029a8:	e002      	b.n	80029b0 <PumpMgr_Task+0x19a>
        if (now < m->next_poll_ms[i]) continue;
 80029aa:	bf00      	nop
 80029ac:	e000      	b.n	80029b0 <PumpMgr_Task+0x19a>
            continue;
 80029ae:	bf00      	nop
    for (uint8_t i = 0u; i < m->count; i++)
 80029b0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 80029b4:	3301      	adds	r3, #1
 80029b6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80029c0:	f897 2042 	ldrb.w	r2, [r7, #66]	@ 0x42
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d3b8      	bcc.n	800293a <PumpMgr_Task+0x124>
 80029c8:	e000      	b.n	80029cc <PumpMgr_Task+0x1b6>
    if (m == NULL) return;
 80029ca:	bf00      	nop
    }
}
 80029cc:	3748      	adds	r7, #72	@ 0x48
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <q_next>:
#include <stdio.h>

/* ===================== Small local helpers ===================== */

static uint8_t q_next(uint8_t v)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	4603      	mov	r3, r0
 80029da:	71fb      	strb	r3, [r7, #7]
    return (uint8_t)((uint8_t)(v + 1u) % (uint8_t)PUMP_GKL_EVTQ_LEN);
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	3301      	adds	r3, #1
 80029e0:	b2db      	uxtb	r3, r3
 80029e2:	f003 0307 	and.w	r3, r3, #7
 80029e6:	b2db      	uxtb	r3, r3
}
 80029e8:	4618      	mov	r0, r3
 80029ea:	370c      	adds	r7, #12
 80029ec:	46bd      	mov	sp, r7
 80029ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f2:	4770      	bx	lr

080029f4 <q_is_full>:

static bool q_is_full(PumpProtoGKL *gkl)
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
    return (q_next(gkl->q_head) == gkl->q_tail);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a02:	4618      	mov	r0, r3
 8002a04:	f7ff ffe5 	bl	80029d2 <q_next>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	461a      	mov	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a12:	429a      	cmp	r2, r3
 8002a14:	bf0c      	ite	eq
 8002a16:	2301      	moveq	r3, #1
 8002a18:	2300      	movne	r3, #0
 8002a1a:	b2db      	uxtb	r3, r3
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <q_is_empty>:

static bool q_is_empty(PumpProtoGKL *gkl)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b083      	sub	sp, #12
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
    return (gkl->q_head == gkl->q_tail);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 22e0 	ldrb.w	r2, [r3, #736]	@ 0x2e0
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	bf0c      	ite	eq
 8002a3c:	2301      	moveq	r3, #1
 8002a3e:	2300      	movne	r3, #0
 8002a40:	b2db      	uxtb	r3, r3
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	370c      	adds	r7, #12
 8002a46:	46bd      	mov	sp, r7
 8002a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4c:	4770      	bx	lr

08002a4e <q_push>:

static void q_push(PumpProtoGKL *gkl, const PumpEvent *e)
{
 8002a4e:	b580      	push	{r7, lr}
 8002a50:	b082      	sub	sp, #8
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || e == NULL) return;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d031      	beq.n	8002ac2 <q_push+0x74>
 8002a5e:	683b      	ldr	r3, [r7, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d02e      	beq.n	8002ac2 <q_push+0x74>
    if (q_is_full(gkl))
 8002a64:	6878      	ldr	r0, [r7, #4]
 8002a66:	f7ff ffc5 	bl	80029f4 <q_is_full>
 8002a6a:	4603      	mov	r3, r0
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d00a      	beq.n	8002a86 <q_push+0x38>
    {
        /* Drop oldest (never block CPU) */
        gkl->q_tail = q_next(gkl->q_tail);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002a76:	4618      	mov	r0, r3
 8002a78:	f7ff ffab 	bl	80029d2 <q_next>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	461a      	mov	r2, r3
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    }
    gkl->q[gkl->q_head] = *e;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	460b      	mov	r3, r1
 8002a92:	00db      	lsls	r3, r3, #3
 8002a94:	1a5b      	subs	r3, r3, r1
 8002a96:	4413      	add	r3, r2
 8002a98:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8002a9c:	683a      	ldr	r2, [r7, #0]
 8002a9e:	6811      	ldr	r1, [r2, #0]
 8002aa0:	6019      	str	r1, [r3, #0]
 8002aa2:	8891      	ldrh	r1, [r2, #4]
 8002aa4:	7992      	ldrb	r2, [r2, #6]
 8002aa6:	8099      	strh	r1, [r3, #4]
 8002aa8:	719a      	strb	r2, [r3, #6]
    gkl->q_head = q_next(gkl->q_head);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	f893 32e0 	ldrb.w	r3, [r3, #736]	@ 0x2e0
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7ff ff8e 	bl	80029d2 <q_next>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	461a      	mov	r2, r3
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
 8002ac0:	e000      	b.n	8002ac4 <q_push+0x76>
    if (gkl == NULL || e == NULL) return;
 8002ac2:	bf00      	nop
}
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}

08002aca <q_pop>:

static bool q_pop(PumpProtoGKL *gkl, PumpEvent *out)
{
 8002aca:	b580      	push	{r7, lr}
 8002acc:	b082      	sub	sp, #8
 8002ace:	af00      	add	r7, sp, #0
 8002ad0:	6078      	str	r0, [r7, #4]
 8002ad2:	6039      	str	r1, [r7, #0]
    if (gkl == NULL || out == NULL) return false;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d002      	beq.n	8002ae0 <q_pop+0x16>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d101      	bne.n	8002ae4 <q_pop+0x1a>
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	e026      	b.n	8002b32 <q_pop+0x68>
    if (q_is_empty(gkl)) return false;
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff ff9d 	bl	8002a24 <q_is_empty>
 8002aea:	4603      	mov	r3, r0
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d001      	beq.n	8002af4 <q_pop+0x2a>
 8002af0:	2300      	movs	r3, #0
 8002af2:	e01e      	b.n	8002b32 <q_pop+0x68>
    *out = gkl->q[gkl->q_tail];
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002afa:	4619      	mov	r1, r3
 8002afc:	6838      	ldr	r0, [r7, #0]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	460b      	mov	r3, r1
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	1a5b      	subs	r3, r3, r1
 8002b06:	4413      	add	r3, r2
 8002b08:	f503 722a 	add.w	r2, r3, #680	@ 0x2a8
 8002b0c:	4603      	mov	r3, r0
 8002b0e:	6811      	ldr	r1, [r2, #0]
 8002b10:	6019      	str	r1, [r3, #0]
 8002b12:	8891      	ldrh	r1, [r2, #4]
 8002b14:	7992      	ldrb	r2, [r2, #6]
 8002b16:	8099      	strh	r1, [r3, #4]
 8002b18:	719a      	strb	r2, [r3, #6]
    gkl->q_tail = q_next(gkl->q_tail);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 32e1 	ldrb.w	r3, [r3, #737]	@ 0x2e1
 8002b20:	4618      	mov	r0, r3
 8002b22:	f7ff ff56 	bl	80029d2 <q_next>
 8002b26:	4603      	mov	r3, r0
 8002b28:	461a      	mov	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    return true;
 8002b30:	2301      	movs	r3, #1
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3708      	adds	r7, #8
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <maybe_report_error>:

static void maybe_report_error(PumpProtoGKL *gkl)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b088      	sub	sp, #32
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
    if (gkl == NULL) return;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d039      	beq.n	8002bbc <maybe_report_error+0x82>

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	f107 0310 	add.w	r3, r7, #16
 8002b4e:	4611      	mov	r1, r2
 8002b50:	4618      	mov	r0, r3
 8002b52:	f7fe fcd0 	bl	80014f6 <GKL_GetStats>
    if (st.last_error == GKL_OK) return;
 8002b56:	7c7b      	ldrb	r3, [r7, #17]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d031      	beq.n	8002bc0 <maybe_report_error+0x86>

    /* Avoid spamming same error repeatedly */
    if (gkl->last_reported_err == st.last_error && gkl->last_reported_failcnt == st.consecutive_fail)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	f893 22e5 	ldrb.w	r2, [r3, #741]	@ 0x2e5
 8002b62:	7c7b      	ldrb	r3, [r7, #17]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d105      	bne.n	8002b74 <maybe_report_error+0x3a>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 22e6 	ldrb.w	r2, [r3, #742]	@ 0x2e6
 8002b6e:	7c3b      	ldrb	r3, [r7, #16]
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d027      	beq.n	8002bc4 <maybe_report_error+0x8a>
    {
        return;
    }

    gkl->last_reported_err = st.last_error;
 8002b74:	7c7a      	ldrb	r2, [r7, #17]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = st.consecutive_fail;
 8002b7c:	7c3a      	ldrb	r2, [r7, #16]
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6

    PumpEvent ev;
    memset(&ev, 0, sizeof(ev));
 8002b84:	f107 0308 	add.w	r3, r7, #8
 8002b88:	2207      	movs	r2, #7
 8002b8a:	2100      	movs	r1, #0
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	f015 fb3f 	bl	8018210 <memset>
    ev.type = PUMP_EVT_ERROR;
 8002b92:	2302      	movs	r3, #2
 8002b94:	723b      	strb	r3, [r7, #8]
    ev.ctrl_addr = gkl->pending_ctrl;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f893 32e3 	ldrb.w	r3, [r3, #739]	@ 0x2e3
 8002b9c:	727b      	strb	r3, [r7, #9]
    ev.slave_addr = gkl->pending_slave;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f893 32e4 	ldrb.w	r3, [r3, #740]	@ 0x2e4
 8002ba4:	72bb      	strb	r3, [r7, #10]
    ev.error_code = (uint8_t)st.last_error;
 8002ba6:	7c7b      	ldrb	r3, [r7, #17]
 8002ba8:	737b      	strb	r3, [r7, #13]
    ev.fail_count = st.consecutive_fail;
 8002baa:	7c3b      	ldrb	r3, [r7, #16]
 8002bac:	73bb      	strb	r3, [r7, #14]
    q_push(gkl, &ev);
 8002bae:	f107 0308 	add.w	r3, r7, #8
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7ff ff4a 	bl	8002a4e <q_push>
 8002bba:	e004      	b.n	8002bc6 <maybe_report_error+0x8c>
    if (gkl == NULL) return;
 8002bbc:	bf00      	nop
 8002bbe:	e002      	b.n	8002bc6 <maybe_report_error+0x8c>
    if (st.last_error == GKL_OK) return;
 8002bc0:	bf00      	nop
 8002bc2:	e000      	b.n	8002bc6 <maybe_report_error+0x8c>
        return;
 8002bc4:	bf00      	nop
}
 8002bc6:	3720      	adds	r7, #32
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <gkl_err_str>:

/* ===================== Logging helpers (USB CDC) ===================== */

static const char* gkl_err_str(GKL_Result e)
{
 8002bcc:	b480      	push	{r7}
 8002bce:	b083      	sub	sp, #12
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	71fb      	strb	r3, [r7, #7]
    switch (e)
 8002bd6:	79fb      	ldrb	r3, [r7, #7]
 8002bd8:	2b06      	cmp	r3, #6
 8002bda:	d81f      	bhi.n	8002c1c <gkl_err_str+0x50>
 8002bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8002be4 <gkl_err_str+0x18>)
 8002bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be2:	bf00      	nop
 8002be4:	08002c01 	.word	0x08002c01
 8002be8:	08002c09 	.word	0x08002c09
 8002bec:	08002c05 	.word	0x08002c05
 8002bf0:	08002c11 	.word	0x08002c11
 8002bf4:	08002c15 	.word	0x08002c15
 8002bf8:	08002c19 	.word	0x08002c19
 8002bfc:	08002c0d 	.word	0x08002c0d
    {
        case GKL_OK: return "OK";
 8002c00:	4b0a      	ldr	r3, [pc, #40]	@ (8002c2c <gkl_err_str+0x60>)
 8002c02:	e00c      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_PARAM: return "PARAM";
 8002c04:	4b0a      	ldr	r3, [pc, #40]	@ (8002c30 <gkl_err_str+0x64>)
 8002c06:	e00a      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_BUSY: return "BUSY";
 8002c08:	4b0a      	ldr	r3, [pc, #40]	@ (8002c34 <gkl_err_str+0x68>)
 8002c0a:	e008      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_UART: return "UART";
 8002c0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c38 <gkl_err_str+0x6c>)
 8002c0e:	e006      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_TIMEOUT: return "TIMEOUT";
 8002c10:	4b0a      	ldr	r3, [pc, #40]	@ (8002c3c <gkl_err_str+0x70>)
 8002c12:	e004      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_CRC: return "CRC";
 8002c14:	4b0a      	ldr	r3, [pc, #40]	@ (8002c40 <gkl_err_str+0x74>)
 8002c16:	e002      	b.n	8002c1e <gkl_err_str+0x52>
        case GKL_ERR_FORMAT: return "FORMAT";
 8002c18:	4b0a      	ldr	r3, [pc, #40]	@ (8002c44 <gkl_err_str+0x78>)
 8002c1a:	e000      	b.n	8002c1e <gkl_err_str+0x52>
        default: return "ERR";
 8002c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002c48 <gkl_err_str+0x7c>)
    }
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	370c      	adds	r7, #12
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	08018cf4 	.word	0x08018cf4
 8002c30:	08018cf8 	.word	0x08018cf8
 8002c34:	08018d00 	.word	0x08018d00
 8002c38:	08018d08 	.word	0x08018d08
 8002c3c:	08018d10 	.word	0x08018d10
 8002c40:	08018d18 	.word	0x08018d18
 8002c44:	08018d1c 	.word	0x08018d1c
 8002c48:	08018d24 	.word	0x08018d24

08002c4c <gkl_append_token>:

static void gkl_append_token(char *out, size_t outsz, size_t *pos, const char *t)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b085      	sub	sp, #20
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	60f8      	str	r0, [r7, #12]
 8002c54:	60b9      	str	r1, [r7, #8]
 8002c56:	607a      	str	r2, [r7, #4]
 8002c58:	603b      	str	r3, [r7, #0]
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d02b      	beq.n	8002cb8 <gkl_append_token+0x6c>
 8002c60:	68bb      	ldr	r3, [r7, #8]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d028      	beq.n	8002cb8 <gkl_append_token+0x6c>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d025      	beq.n	8002cb8 <gkl_append_token+0x6c>
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d022      	beq.n	8002cb8 <gkl_append_token+0x6c>
    while (*t)
 8002c72:	e014      	b.n	8002c9e <gkl_append_token+0x52>
    {
        if ((*pos + 1u) >= outsz) break;
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	3301      	adds	r3, #1
 8002c7a:	68ba      	ldr	r2, [r7, #8]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d913      	bls.n	8002ca8 <gkl_append_token+0x5c>
        out[*pos] = *t;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68fa      	ldr	r2, [r7, #12]
 8002c86:	4413      	add	r3, r2
 8002c88:	683a      	ldr	r2, [r7, #0]
 8002c8a:	7812      	ldrb	r2, [r2, #0]
 8002c8c:	701a      	strb	r2, [r3, #0]
        (*pos)++;
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	1c5a      	adds	r2, r3, #1
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	601a      	str	r2, [r3, #0]
        t++;
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	603b      	str	r3, [r7, #0]
    while (*t)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	781b      	ldrb	r3, [r3, #0]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1e6      	bne.n	8002c74 <gkl_append_token+0x28>
 8002ca6:	e000      	b.n	8002caa <gkl_append_token+0x5e>
        if ((*pos + 1u) >= outsz) break;
 8002ca8:	bf00      	nop
    }
    out[*pos] = 0;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	4413      	add	r3, r2
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	701a      	strb	r2, [r3, #0]
 8002cb6:	e000      	b.n	8002cba <gkl_append_token+0x6e>
    if (out == NULL || outsz == 0u || pos == NULL || t == NULL) return;
 8002cb8:	bf00      	nop
}
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <gkl_append_byte_token>:

static void gkl_append_byte_token(char *out, size_t outsz, size_t *pos, uint8_t b)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b086      	sub	sp, #24
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	60b9      	str	r1, [r7, #8]
 8002cce:	607a      	str	r2, [r7, #4]
 8002cd0:	70fb      	strb	r3, [r7, #3]
    switch (b)
 8002cd2:	78fb      	ldrb	r3, [r7, #3]
 8002cd4:	2b03      	cmp	r3, #3
 8002cd6:	d827      	bhi.n	8002d28 <gkl_append_byte_token+0x64>
 8002cd8:	a201      	add	r2, pc, #4	@ (adr r2, 8002ce0 <gkl_append_byte_token+0x1c>)
 8002cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cde:	bf00      	nop
 8002ce0:	08002cff 	.word	0x08002cff
 8002ce4:	08002d0d 	.word	0x08002d0d
 8002ce8:	08002cf1 	.word	0x08002cf1
 8002cec:	08002d1b 	.word	0x08002d1b
    {
        case 0x02: gkl_append_token(out, outsz, pos, "<STX>"); return;
 8002cf0:	4b26      	ldr	r3, [pc, #152]	@ (8002d8c <gkl_append_byte_token+0xc8>)
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	68b9      	ldr	r1, [r7, #8]
 8002cf6:	68f8      	ldr	r0, [r7, #12]
 8002cf8:	f7ff ffa8 	bl	8002c4c <gkl_append_token>
 8002cfc:	e043      	b.n	8002d86 <gkl_append_byte_token+0xc2>
        case 0x00: gkl_append_token(out, outsz, pos, "<NUL>"); return;
 8002cfe:	4b24      	ldr	r3, [pc, #144]	@ (8002d90 <gkl_append_byte_token+0xcc>)
 8002d00:	687a      	ldr	r2, [r7, #4]
 8002d02:	68b9      	ldr	r1, [r7, #8]
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f7ff ffa1 	bl	8002c4c <gkl_append_token>
 8002d0a:	e03c      	b.n	8002d86 <gkl_append_byte_token+0xc2>
        case 0x01: gkl_append_token(out, outsz, pos, "<SOH>"); return;
 8002d0c:	4b21      	ldr	r3, [pc, #132]	@ (8002d94 <gkl_append_byte_token+0xd0>)
 8002d0e:	687a      	ldr	r2, [r7, #4]
 8002d10:	68b9      	ldr	r1, [r7, #8]
 8002d12:	68f8      	ldr	r0, [r7, #12]
 8002d14:	f7ff ff9a 	bl	8002c4c <gkl_append_token>
 8002d18:	e035      	b.n	8002d86 <gkl_append_byte_token+0xc2>
        case 0x03: gkl_append_token(out, outsz, pos, "<ETX>"); return;
 8002d1a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d98 <gkl_append_byte_token+0xd4>)
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	68b9      	ldr	r1, [r7, #8]
 8002d20:	68f8      	ldr	r0, [r7, #12]
 8002d22:	f7ff ff93 	bl	8002c4c <gkl_append_token>
 8002d26:	e02e      	b.n	8002d86 <gkl_append_byte_token+0xc2>
        default: break;
 8002d28:	bf00      	nop
    }

    if (b >= 0x20u && b <= 0x7Eu)
 8002d2a:	78fb      	ldrb	r3, [r7, #3]
 8002d2c:	2b1f      	cmp	r3, #31
 8002d2e:	d91a      	bls.n	8002d66 <gkl_append_byte_token+0xa2>
 8002d30:	78fb      	ldrb	r3, [r7, #3]
 8002d32:	2b7e      	cmp	r3, #126	@ 0x7e
 8002d34:	d817      	bhi.n	8002d66 <gkl_append_byte_token+0xa2>
    {
        if ((*pos + 1u) < outsz)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	68ba      	ldr	r2, [r7, #8]
 8002d3e:	429a      	cmp	r2, r3
 8002d40:	d920      	bls.n	8002d84 <gkl_append_byte_token+0xc0>
        {
            out[*pos] = (char)b;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	68fa      	ldr	r2, [r7, #12]
 8002d48:	4413      	add	r3, r2
 8002d4a:	78fa      	ldrb	r2, [r7, #3]
 8002d4c:	701a      	strb	r2, [r3, #0]
            (*pos)++;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	1c5a      	adds	r2, r3, #1
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	601a      	str	r2, [r3, #0]
            out[*pos] = 0;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	68fa      	ldr	r2, [r7, #12]
 8002d5e:	4413      	add	r3, r2
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
        }
        return;
 8002d64:	e00e      	b.n	8002d84 <gkl_append_byte_token+0xc0>
    }

    /* Non-printable -> hex token */
    char tmp[8];
    (void)snprintf(tmp, sizeof(tmp), "<%02X>", (unsigned)b);
 8002d66:	78fb      	ldrb	r3, [r7, #3]
 8002d68:	f107 0010 	add.w	r0, r7, #16
 8002d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002d9c <gkl_append_byte_token+0xd8>)
 8002d6e:	2108      	movs	r1, #8
 8002d70:	f015 fa18 	bl	80181a4 <sniprintf>
    gkl_append_token(out, outsz, pos, tmp);
 8002d74:	f107 0310 	add.w	r3, r7, #16
 8002d78:	687a      	ldr	r2, [r7, #4]
 8002d7a:	68b9      	ldr	r1, [r7, #8]
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f7ff ff65 	bl	8002c4c <gkl_append_token>
 8002d82:	e000      	b.n	8002d86 <gkl_append_byte_token+0xc2>
        return;
 8002d84:	bf00      	nop
}
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}
 8002d8c:	08018d28 	.word	0x08018d28
 8002d90:	08018d30 	.word	0x08018d30
 8002d94:	08018d38 	.word	0x08018d38
 8002d98:	08018d40 	.word	0x08018d40
 8002d9c:	08018d48 	.word	0x08018d48

08002da0 <gkl_format_hex_bytes>:

static void gkl_format_hex_bytes(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b086      	sub	sp, #24
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	607a      	str	r2, [r7, #4]
 8002daa:	603b      	str	r3, [r7, #0]
 8002dac:	460b      	mov	r3, r1
 8002dae:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d037      	beq.n	8002e26 <gkl_format_hex_bytes+0x86>
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d034      	beq.n	8002e26 <gkl_format_hex_bytes+0x86>
    out[0] = 0;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d030      	beq.n	8002e2a <gkl_format_hex_bytes+0x8a>
 8002dc8:	7afb      	ldrb	r3, [r7, #11]
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d02d      	beq.n	8002e2a <gkl_format_hex_bytes+0x8a>

    size_t pos = 0u;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0u; i < len; i++)
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	74fb      	strb	r3, [r7, #19]
 8002dd6:	e019      	b.n	8002e0c <gkl_format_hex_bytes+0x6c>
    {
        if ((pos + 4u) >= outsz) break;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	3304      	adds	r3, #4
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d919      	bls.n	8002e16 <gkl_format_hex_bytes+0x76>
        pos += (size_t)snprintf(&out[pos], outsz - pos, "%02X ", (unsigned)bytes[i]);
 8002de2:	687a      	ldr	r2, [r7, #4]
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	18d0      	adds	r0, r2, r3
 8002de8:	683a      	ldr	r2, [r7, #0]
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	1ad1      	subs	r1, r2, r3
 8002dee:	7cfb      	ldrb	r3, [r7, #19]
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	4413      	add	r3, r2
 8002df4:	781b      	ldrb	r3, [r3, #0]
 8002df6:	4a0f      	ldr	r2, [pc, #60]	@ (8002e34 <gkl_format_hex_bytes+0x94>)
 8002df8:	f015 f9d4 	bl	80181a4 <sniprintf>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	461a      	mov	r2, r3
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	4413      	add	r3, r2
 8002e04:	617b      	str	r3, [r7, #20]
    for (uint8_t i = 0u; i < len; i++)
 8002e06:	7cfb      	ldrb	r3, [r7, #19]
 8002e08:	3301      	adds	r3, #1
 8002e0a:	74fb      	strb	r3, [r7, #19]
 8002e0c:	7cfa      	ldrb	r2, [r7, #19]
 8002e0e:	7afb      	ldrb	r3, [r7, #11]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d3e1      	bcc.n	8002dd8 <gkl_format_hex_bytes+0x38>
 8002e14:	e000      	b.n	8002e18 <gkl_format_hex_bytes+0x78>
        if ((pos + 4u) >= outsz) break;
 8002e16:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	4413      	add	r3, r2
 8002e20:	2200      	movs	r2, #0
 8002e22:	701a      	strb	r2, [r3, #0]
 8002e24:	e002      	b.n	8002e2c <gkl_format_hex_bytes+0x8c>
    if (out == NULL || outsz == 0u) return;
 8002e26:	bf00      	nop
 8002e28:	e000      	b.n	8002e2c <gkl_format_hex_bytes+0x8c>
    if (bytes == NULL || len == 0u) return;
 8002e2a:	bf00      	nop
}
 8002e2c:	3718      	adds	r7, #24
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	08018d50 	.word	0x08018d50

08002e38 <gkl_format_frame_bytes>:

static void gkl_format_frame_bytes(const uint8_t *bytes, uint8_t len, char *out, size_t outsz)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	607a      	str	r2, [r7, #4]
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	460b      	mov	r3, r1
 8002e46:	72fb      	strb	r3, [r7, #11]
    if (out == NULL || outsz == 0u) return;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d02f      	beq.n	8002eae <gkl_format_frame_bytes+0x76>
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d02c      	beq.n	8002eae <gkl_format_frame_bytes+0x76>
    out[0] = 0;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	701a      	strb	r2, [r3, #0]
    if (bytes == NULL || len == 0u) return;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d028      	beq.n	8002eb2 <gkl_format_frame_bytes+0x7a>
 8002e60:	7afb      	ldrb	r3, [r7, #11]
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d025      	beq.n	8002eb2 <gkl_format_frame_bytes+0x7a>

    size_t pos = 0u;
 8002e66:	2300      	movs	r3, #0
 8002e68:	613b      	str	r3, [r7, #16]
    for (uint8_t i = 0u; i < len; i++)
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	75fb      	strb	r3, [r7, #23]
 8002e6e:	e011      	b.n	8002e94 <gkl_format_frame_bytes+0x5c>
    {
        gkl_append_byte_token(out, outsz, &pos, bytes[i]);
 8002e70:	7dfb      	ldrb	r3, [r7, #23]
 8002e72:	68fa      	ldr	r2, [r7, #12]
 8002e74:	4413      	add	r3, r2
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	f107 0210 	add.w	r2, r7, #16
 8002e7c:	6839      	ldr	r1, [r7, #0]
 8002e7e:	6878      	ldr	r0, [r7, #4]
 8002e80:	f7ff ff20 	bl	8002cc4 <gkl_append_byte_token>
        if ((pos + 1u) >= outsz) break;
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	3301      	adds	r3, #1
 8002e88:	683a      	ldr	r2, [r7, #0]
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d907      	bls.n	8002e9e <gkl_format_frame_bytes+0x66>
    for (uint8_t i = 0u; i < len; i++)
 8002e8e:	7dfb      	ldrb	r3, [r7, #23]
 8002e90:	3301      	adds	r3, #1
 8002e92:	75fb      	strb	r3, [r7, #23]
 8002e94:	7dfa      	ldrb	r2, [r7, #23]
 8002e96:	7afb      	ldrb	r3, [r7, #11]
 8002e98:	429a      	cmp	r2, r3
 8002e9a:	d3e9      	bcc.n	8002e70 <gkl_format_frame_bytes+0x38>
 8002e9c:	e000      	b.n	8002ea0 <gkl_format_frame_bytes+0x68>
        if ((pos + 1u) >= outsz) break;
 8002e9e:	bf00      	nop
    }
    out[outsz - 1u] = 0;
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	4413      	add	r3, r2
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
 8002eac:	e002      	b.n	8002eb4 <gkl_format_frame_bytes+0x7c>
    if (out == NULL || outsz == 0u) return;
 8002eae:	bf00      	nop
 8002eb0:	e000      	b.n	8002eb4 <gkl_format_frame_bytes+0x7c>
    if (bytes == NULL || len == 0u) return;
 8002eb2:	bf00      	nop
}
 8002eb4:	3718      	adds	r7, #24
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
	...

08002ebc <gkl_log_line>:

static void gkl_log_line(PumpProtoGKL *gkl, const char *line)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b0d4      	sub	sp, #336	@ 0x150
 8002ec0:	af02      	add	r7, sp, #8
 8002ec2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002ec6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002eca:	6018      	str	r0, [r3, #0]
 8002ecc:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002ed0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ed4:	6019      	str	r1, [r3, #0]
    if (line == NULL) return;
 8002ed6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002eda:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d032      	beq.n	8002f4a <gkl_log_line+0x8e>

    if (gkl && gkl->tag[0] != 0)
 8002ee4:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002ee8:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d023      	beq.n	8002f3a <gkl_log_line+0x7e>
 8002ef2:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002ef6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d01a      	beq.n	8002f3a <gkl_log_line+0x7e>
    {
        char buf[320];
        (void)snprintf(buf, sizeof(buf), "%s %s", gkl->tag, line);
 8002f04:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002f08:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f503 7228 	add.w	r2, r3, #672	@ 0x2a0
 8002f12:	f107 0008 	add.w	r0, r7, #8
 8002f16:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002f1a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	9300      	str	r3, [sp, #0]
 8002f22:	4613      	mov	r3, r2
 8002f24:	4a0b      	ldr	r2, [pc, #44]	@ (8002f54 <gkl_log_line+0x98>)
 8002f26:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8002f2a:	f015 f93b 	bl	80181a4 <sniprintf>
        CDC_LOG_Push(buf);
 8002f2e:	f107 0308 	add.w	r3, r7, #8
 8002f32:	4618      	mov	r0, r3
 8002f34:	f7fd fdd2 	bl	8000adc <CDC_LOG_Push>
    {
 8002f38:	e008      	b.n	8002f4c <gkl_log_line+0x90>
    }
    else
    {
        CDC_LOG_Push(line);
 8002f3a:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8002f3e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002f42:	6818      	ldr	r0, [r3, #0]
 8002f44:	f7fd fdca 	bl	8000adc <CDC_LOG_Push>
 8002f48:	e000      	b.n	8002f4c <gkl_log_line+0x90>
    if (line == NULL) return;
 8002f4a:	bf00      	nop
    }
}
 8002f4c:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	08018d58 	.word	0x08018d58

08002f58 <gkl_task>:

/* ===================== PumpProto vtable implementation ===================== */

static void gkl_task(void *ctx)
{
 8002f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f5c:	f5ad 7d66 	sub.w	sp, sp, #920	@ 0x398
 8002f60:	af06      	add	r7, sp, #24
 8002f62:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8002f66:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 8002f6a:	6018      	str	r0, [r3, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 8002f6c:	f507 7360 	add.w	r3, r7, #896	@ 0x380
 8002f70:	f5a3 735f 	sub.w	r3, r3, #892	@ 0x37c
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f8c7 3370 	str.w	r3, [r7, #880]	@ 0x370
    if (gkl == NULL) return;
 8002f7a:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	f000 8201 	beq.w	8003386 <gkl_task+0x42e>

    /* ===================== DEBUG: dump any raw RX bytes ===================== */
    {
        uint32_t uerr = 0u;
 8002f84:	2300      	movs	r3, #0
 8002f86:	f8c7 3368 	str.w	r3, [r7, #872]	@ 0x368
        if (GKL_GetAndClearUartError(&gkl->link, &uerr))
 8002f8a:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002f8e:	f507 725a 	add.w	r2, r7, #872	@ 0x368
 8002f92:	4611      	mov	r1, r2
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7fe fc4c 	bl	8001832 <GKL_GetAndClearUartError>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d00e      	beq.n	8002fbe <gkl_task+0x66>
        {
            char l[80];
            (void)snprintf(l, sizeof(l), "UART_ERR=0x%08lX\r\n", (unsigned long)uerr);
 8002fa0:	f8d7 3368 	ldr.w	r3, [r7, #872]	@ 0x368
 8002fa4:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 8002fa8:	4ac5      	ldr	r2, [pc, #788]	@ (80032c0 <gkl_task+0x368>)
 8002faa:	2150      	movs	r1, #80	@ 0x50
 8002fac:	f015 f8fa 	bl	80181a4 <sniprintf>
            gkl_log_line(gkl, l);
 8002fb0:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8002fb4:	4619      	mov	r1, r3
 8002fb6:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8002fba:	f7ff ff7f 	bl	8002ebc <gkl_log_line>
        }

        if (gkl->link.raw_rx_overflow)
 8002fbe:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002fc2:	f893 328e 	ldrb.w	r3, [r3, #654]	@ 0x28e
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d06a      	beq.n	80030a2 <gkl_task+0x14a>
        {
            gkl->link.raw_rx_overflow = 0u;
 8002fcc:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	f883 228e 	strb.w	r2, [r3, #654]	@ 0x28e
            gkl_log_line(gkl, "RAW_RX overflow\r\n");
 8002fd6:	49bb      	ldr	r1, [pc, #748]	@ (80032c4 <gkl_task+0x36c>)
 8002fd8:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8002fdc:	f7ff ff6e 	bl	8002ebc <gkl_log_line>
        }

        uint8_t tmp[48];
        uint16_t n;
        while ((n = GKL_RawRxDrain(&gkl->link, tmp, (uint16_t)sizeof(tmp))) != 0u)
 8002fe0:	e05f      	b.n	80030a2 <gkl_task+0x14a>
        {
            char line[240];
            size_t pos = 0u;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
            pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "RAW_RX ");
 8002fe8:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 8002fec:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002ff0:	18d0      	adds	r0, r2, r3
 8002ff2:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8002ff6:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8002ffa:	4ab3      	ldr	r2, [pc, #716]	@ (80032c8 <gkl_task+0x370>)
 8002ffc:	4619      	mov	r1, r3
 8002ffe:	f015 f8d1 	bl	80181a4 <sniprintf>
 8003002:	4603      	mov	r3, r0
 8003004:	461a      	mov	r2, r3
 8003006:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 800300a:	4413      	add	r3, r2
 800300c:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
            for (uint16_t i = 0u; i < n && (pos + 4u) < sizeof(line); i++)
 8003010:	2300      	movs	r3, #0
 8003012:	f8a7 337a 	strh.w	r3, [r7, #890]	@ 0x37a
 8003016:	e01e      	b.n	8003056 <gkl_task+0xfe>
            {
                pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "%02X ", (unsigned)tmp[i]);
 8003018:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 800301c:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8003020:	18d0      	adds	r0, r2, r3
 8003022:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8003026:	f1c3 01f0 	rsb	r1, r3, #240	@ 0xf0
 800302a:	f8b7 337a 	ldrh.w	r3, [r7, #890]	@ 0x37a
 800302e:	f507 7260 	add.w	r2, r7, #896	@ 0x380
 8003032:	f5a2 7221 	sub.w	r2, r2, #644	@ 0x284
 8003036:	5cd3      	ldrb	r3, [r2, r3]
 8003038:	4aa4      	ldr	r2, [pc, #656]	@ (80032cc <gkl_task+0x374>)
 800303a:	f015 f8b3 	bl	80181a4 <sniprintf>
 800303e:	4603      	mov	r3, r0
 8003040:	461a      	mov	r2, r3
 8003042:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8003046:	4413      	add	r3, r2
 8003048:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
            for (uint16_t i = 0u; i < n && (pos + 4u) < sizeof(line); i++)
 800304c:	f8b7 337a 	ldrh.w	r3, [r7, #890]	@ 0x37a
 8003050:	3301      	adds	r3, #1
 8003052:	f8a7 337a 	strh.w	r3, [r7, #890]	@ 0x37a
 8003056:	f8b7 237a 	ldrh.w	r2, [r7, #890]	@ 0x37a
 800305a:	f8b7 336e 	ldrh.w	r3, [r7, #878]	@ 0x36e
 800305e:	429a      	cmp	r2, r3
 8003060:	d204      	bcs.n	800306c <gkl_task+0x114>
 8003062:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8003066:	3304      	adds	r3, #4
 8003068:	2bef      	cmp	r3, #239	@ 0xef
 800306a:	d9d5      	bls.n	8003018 <gkl_task+0xc0>
            }
            pos += (size_t)snprintf(&line[pos], sizeof(line) - pos, "\r\n");
 800306c:	f507 72f6 	add.w	r2, r7, #492	@ 0x1ec
 8003070:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 8003074:	18d0      	adds	r0, r2, r3
 8003076:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 800307a:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 800307e:	4a94      	ldr	r2, [pc, #592]	@ (80032d0 <gkl_task+0x378>)
 8003080:	4619      	mov	r1, r3
 8003082:	f015 f88f 	bl	80181a4 <sniprintf>
 8003086:	4603      	mov	r3, r0
 8003088:	461a      	mov	r2, r3
 800308a:	f8d7 337c 	ldr.w	r3, [r7, #892]	@ 0x37c
 800308e:	4413      	add	r3, r2
 8003090:	f8c7 337c 	str.w	r3, [r7, #892]	@ 0x37c
            gkl_log_line(gkl, line);
 8003094:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8003098:	4619      	mov	r1, r3
 800309a:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 800309e:	f7ff ff0d 	bl	8002ebc <gkl_log_line>
        while ((n = GKL_RawRxDrain(&gkl->link, tmp, (uint16_t)sizeof(tmp))) != 0u)
 80030a2:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80030a6:	f107 01fc 	add.w	r1, r7, #252	@ 0xfc
 80030aa:	2230      	movs	r2, #48	@ 0x30
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7fe fb7b 	bl	80017a8 <GKL_RawRxDrain>
 80030b2:	4603      	mov	r3, r0
 80030b4:	f8a7 336e 	strh.w	r3, [r7, #878]	@ 0x36e
 80030b8:	f8b7 336e 	ldrh.w	r3, [r7, #878]	@ 0x36e
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d190      	bne.n	8002fe2 <gkl_task+0x8a>
        }
    }

    GKL_Task(&gkl->link);
 80030c0:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fe fa63 	bl	8001590 <GKL_Task>

    if (GKL_HasResponse(&gkl->link))
 80030ca:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7fe f9c0 	bl	8001454 <GKL_HasResponse>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 8100 	beq.w	80032dc <gkl_task+0x384>
    {
        GKL_Frame fr;
        if (GKL_GetResponse(&gkl->link, &fr))
 80030dc:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80030e0:	f507 7253 	add.w	r2, r7, #844	@ 0x34c
 80030e4:	4611      	mov	r1, r2
 80030e6:	4618      	mov	r0, r3
 80030e8:	f7fe f9cc 	bl	8001484 <GKL_GetResponse>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	f000 80e0 	beq.w	80032b4 <gkl_task+0x35c>
        {
#if (PUMP_GKL_TRACE_FRAMES)
            uint8_t raw[GKL_MAX_FRAME_LEN];
            uint8_t raw_len = 0u;
 80030f4:	2300      	movs	r3, #0
 80030f6:	f887 336d 	strb.w	r3, [r7, #877]	@ 0x36d
            raw[0] = GKL_STX;
 80030fa:	2302      	movs	r3, #2
 80030fc:	f887 3330 	strb.w	r3, [r7, #816]	@ 0x330
            raw[1] = fr.ctrl;
 8003100:	f897 334c 	ldrb.w	r3, [r7, #844]	@ 0x34c
 8003104:	f887 3331 	strb.w	r3, [r7, #817]	@ 0x331
            raw[2] = fr.slave;
 8003108:	f897 334d 	ldrb.w	r3, [r7, #845]	@ 0x34d
 800310c:	f887 3332 	strb.w	r3, [r7, #818]	@ 0x332
            raw[3] = (uint8_t)fr.cmd;
 8003110:	f897 334e 	ldrb.w	r3, [r7, #846]	@ 0x34e
 8003114:	f887 3333 	strb.w	r3, [r7, #819]	@ 0x333
            for (uint8_t i = 0u; i < fr.data_len; i++)
 8003118:	2300      	movs	r3, #0
 800311a:	f887 3379 	strb.w	r3, [r7, #889]	@ 0x379
 800311e:	e013      	b.n	8003148 <gkl_task+0x1f0>
            {
                raw[4u + i] = fr.data[i];
 8003120:	f897 2379 	ldrb.w	r2, [r7, #889]	@ 0x379
 8003124:	f897 3379 	ldrb.w	r3, [r7, #889]	@ 0x379
 8003128:	3304      	adds	r3, #4
 800312a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800312e:	443a      	add	r2, r7
 8003130:	f812 2c31 	ldrb.w	r2, [r2, #-49]
 8003134:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8003138:	443b      	add	r3, r7
 800313a:	f803 2c50 	strb.w	r2, [r3, #-80]
            for (uint8_t i = 0u; i < fr.data_len; i++)
 800313e:	f897 3379 	ldrb.w	r3, [r7, #889]	@ 0x379
 8003142:	3301      	adds	r3, #1
 8003144:	f887 3379 	strb.w	r3, [r7, #889]	@ 0x379
 8003148:	f897 3365 	ldrb.w	r3, [r7, #869]	@ 0x365
 800314c:	f897 2379 	ldrb.w	r2, [r7, #889]	@ 0x379
 8003150:	429a      	cmp	r2, r3
 8003152:	d3e5      	bcc.n	8003120 <gkl_task+0x1c8>
            }
            raw_len = (uint8_t)(5u + fr.data_len);
 8003154:	f897 3365 	ldrb.w	r3, [r7, #869]	@ 0x365
 8003158:	3305      	adds	r3, #5
 800315a:	f887 336d 	strb.w	r3, [r7, #877]	@ 0x36d
            uint8_t c = 0u;
 800315e:	2300      	movs	r3, #0
 8003160:	f887 3378 	strb.w	r3, [r7, #888]	@ 0x378
            for (uint8_t i = 1u; i < (uint8_t)(raw_len - 1u); i++) c ^= raw[i];
 8003164:	2301      	movs	r3, #1
 8003166:	f887 3377 	strb.w	r3, [r7, #887]	@ 0x377
 800316a:	e010      	b.n	800318e <gkl_task+0x236>
 800316c:	f897 3377 	ldrb.w	r3, [r7, #887]	@ 0x377
 8003170:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 8003174:	443b      	add	r3, r7
 8003176:	f813 2c50 	ldrb.w	r2, [r3, #-80]
 800317a:	f897 3378 	ldrb.w	r3, [r7, #888]	@ 0x378
 800317e:	4053      	eors	r3, r2
 8003180:	f887 3378 	strb.w	r3, [r7, #888]	@ 0x378
 8003184:	f897 3377 	ldrb.w	r3, [r7, #887]	@ 0x377
 8003188:	3301      	adds	r3, #1
 800318a:	f887 3377 	strb.w	r3, [r7, #887]	@ 0x377
 800318e:	f897 336d 	ldrb.w	r3, [r7, #877]	@ 0x36d
 8003192:	3b01      	subs	r3, #1
 8003194:	b2db      	uxtb	r3, r3
 8003196:	f897 2377 	ldrb.w	r2, [r7, #887]	@ 0x377
 800319a:	429a      	cmp	r2, r3
 800319c:	d3e6      	bcc.n	800316c <gkl_task+0x214>
            raw[raw_len - 1u] = c;
 800319e:	f897 336d 	ldrb.w	r3, [r7, #877]	@ 0x36d
 80031a2:	3b01      	subs	r3, #1
 80031a4:	f503 7360 	add.w	r3, r3, #896	@ 0x380
 80031a8:	443b      	add	r3, r7
 80031aa:	f897 2378 	ldrb.w	r2, [r7, #888]	@ 0x378
 80031ae:	f803 2c50 	strb.w	r2, [r3, #-80]

            char fstr[240];
            gkl_format_frame_bytes(raw, raw_len, fstr, sizeof(fstr));
 80031b2:	f107 020c 	add.w	r2, r7, #12
 80031b6:	f897 136d 	ldrb.w	r1, [r7, #877]	@ 0x36d
 80031ba:	f507 704c 	add.w	r0, r7, #816	@ 0x330
 80031be:	23f0      	movs	r3, #240	@ 0xf0
 80031c0:	f7ff fe3a 	bl	8002e38 <gkl_format_frame_bytes>
            char l[300];
            char hstr[240];
            gkl_format_hex_bytes(raw, raw_len, hstr, sizeof(hstr));
 80031c4:	f107 02fc 	add.w	r2, r7, #252	@ 0xfc
 80031c8:	f897 136d 	ldrb.w	r1, [r7, #877]	@ 0x36d
 80031cc:	f507 704c 	add.w	r0, r7, #816	@ 0x330
 80031d0:	23f0      	movs	r3, #240	@ 0xf0
 80031d2:	f7ff fde5 	bl	8002da0 <gkl_format_hex_bytes>
            (void)snprintf(l, sizeof(l), "RX %s | HEX: %s\r\n", fstr, hstr);
 80031d6:	f107 020c 	add.w	r2, r7, #12
 80031da:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 80031de:	f107 03fc 	add.w	r3, r7, #252	@ 0xfc
 80031e2:	9300      	str	r3, [sp, #0]
 80031e4:	4613      	mov	r3, r2
 80031e6:	4a3b      	ldr	r2, [pc, #236]	@ (80032d4 <gkl_task+0x37c>)
 80031e8:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80031ec:	f014 ffda 	bl	80181a4 <sniprintf>
            gkl_log_line(gkl, l);
 80031f0:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 80031f4:	4619      	mov	r1, r3
 80031f6:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 80031fa:	f7ff fe5f 	bl	8002ebc <gkl_log_line>
#endif

            if (gkl->no_connect_latched)
 80031fe:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8003202:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 8003206:	2b00      	cmp	r3, #0
 8003208:	d009      	beq.n	800321e <gkl_task+0x2c6>
            {
                gkl->no_connect_latched = 0u;
 800320a:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 800320e:	2200      	movs	r2, #0
 8003210:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
                gkl_log_line(gkl, "LINK OK\r\n");
 8003214:	4930      	ldr	r1, [pc, #192]	@ (80032d8 <gkl_task+0x380>)
 8003216:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 800321a:	f7ff fe4f 	bl	8002ebc <gkl_log_line>
            }

            if (fr.cmd == 'S' && fr.data_len >= 2u)
 800321e:	f897 334e 	ldrb.w	r3, [r7, #846]	@ 0x34e
 8003222:	2b53      	cmp	r3, #83	@ 0x53
 8003224:	d146      	bne.n	80032b4 <gkl_task+0x35c>
 8003226:	f897 3365 	ldrb.w	r3, [r7, #869]	@ 0x365
 800322a:	2b01      	cmp	r3, #1
 800322c:	d942      	bls.n	80032b4 <gkl_task+0x35c>
            {
                uint8_t st = fr.data[0];
 800322e:	f897 334f 	ldrb.w	r3, [r7, #847]	@ 0x34f
 8003232:	f887 3376 	strb.w	r3, [r7, #886]	@ 0x376
                uint8_t noz = fr.data[1];
 8003236:	f897 3350 	ldrb.w	r3, [r7, #848]	@ 0x350
 800323a:	f887 3375 	strb.w	r3, [r7, #885]	@ 0x375

                if (st >= (uint8_t)'0' && st <= (uint8_t)'9') st -= (uint8_t)'0';
 800323e:	f897 3376 	ldrb.w	r3, [r7, #886]	@ 0x376
 8003242:	2b2f      	cmp	r3, #47	@ 0x2f
 8003244:	d908      	bls.n	8003258 <gkl_task+0x300>
 8003246:	f897 3376 	ldrb.w	r3, [r7, #886]	@ 0x376
 800324a:	2b39      	cmp	r3, #57	@ 0x39
 800324c:	d804      	bhi.n	8003258 <gkl_task+0x300>
 800324e:	f897 3376 	ldrb.w	r3, [r7, #886]	@ 0x376
 8003252:	3b30      	subs	r3, #48	@ 0x30
 8003254:	f887 3376 	strb.w	r3, [r7, #886]	@ 0x376
                if (noz >= (uint8_t)'0' && noz <= (uint8_t)'9') noz -= (uint8_t)'0';
 8003258:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 800325c:	2b2f      	cmp	r3, #47	@ 0x2f
 800325e:	d908      	bls.n	8003272 <gkl_task+0x31a>
 8003260:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 8003264:	2b39      	cmp	r3, #57	@ 0x39
 8003266:	d804      	bhi.n	8003272 <gkl_task+0x31a>
 8003268:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 800326c:	3b30      	subs	r3, #48	@ 0x30
 800326e:	f887 3375 	strb.w	r3, [r7, #885]	@ 0x375

                PumpEvent ev;
                memset(&ev, 0, sizeof(ev));
 8003272:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8003276:	2207      	movs	r2, #7
 8003278:	2100      	movs	r1, #0
 800327a:	4618      	mov	r0, r3
 800327c:	f014 ffc8 	bl	8018210 <memset>
                ev.type = PUMP_EVT_STATUS;
 8003280:	2301      	movs	r3, #1
 8003282:	f887 3328 	strb.w	r3, [r7, #808]	@ 0x328
                ev.ctrl_addr = fr.ctrl;
 8003286:	f897 334c 	ldrb.w	r3, [r7, #844]	@ 0x34c
 800328a:	f887 3329 	strb.w	r3, [r7, #809]	@ 0x329
                ev.slave_addr = fr.slave;
 800328e:	f897 334d 	ldrb.w	r3, [r7, #845]	@ 0x34d
 8003292:	f887 332a 	strb.w	r3, [r7, #810]	@ 0x32a
                ev.status = st;
 8003296:	f897 3376 	ldrb.w	r3, [r7, #886]	@ 0x376
 800329a:	f887 332b 	strb.w	r3, [r7, #811]	@ 0x32b
                ev.nozzle = noz;
 800329e:	f897 3375 	ldrb.w	r3, [r7, #885]	@ 0x375
 80032a2:	f887 332c 	strb.w	r3, [r7, #812]	@ 0x32c
                q_push(gkl, &ev);
 80032a6:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80032aa:	4619      	mov	r1, r3
 80032ac:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 80032b0:	f7ff fbcd 	bl	8002a4e <q_push>
            }
        }
        gkl->pending = 0u;
 80032b4:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 80032be:	e063      	b.n	8003388 <gkl_task+0x430>
 80032c0:	08018d60 	.word	0x08018d60
 80032c4:	08018d74 	.word	0x08018d74
 80032c8:	08018d88 	.word	0x08018d88
 80032cc:	08018d50 	.word	0x08018d50
 80032d0:	08018d90 	.word	0x08018d90
 80032d4:	08018d94 	.word	0x08018d94
 80032d8:	08018da8 	.word	0x08018da8
        return;
    }

    if (gkl->pending)
 80032dc:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 80032e0:	f893 32e2 	ldrb.w	r3, [r3, #738]	@ 0x2e2
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d04f      	beq.n	8003388 <gkl_task+0x430>
    {
        GKL_Stats st = GKL_GetStats(&gkl->link);
 80032e8:	f8d7 2370 	ldr.w	r2, [r7, #880]	@ 0x370
 80032ec:	f507 7346 	add.w	r3, r7, #792	@ 0x318
 80032f0:	4611      	mov	r1, r2
 80032f2:	4618      	mov	r0, r3
 80032f4:	f7fe f8ff 	bl	80014f6 <GKL_GetStats>
        if (st.last_error != GKL_OK)
 80032f8:	f897 3319 	ldrb.w	r3, [r7, #793]	@ 0x319
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d043      	beq.n	8003388 <gkl_task+0x430>
        {
            maybe_report_error(gkl);
 8003300:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8003304:	f7ff fc19 	bl	8002b3a <maybe_report_error>

            if ((st.consecutive_fail >= (uint8_t)PUMP_GKL_NO_CONNECT_THRESHOLD) && (gkl->no_connect_latched == 0u))
 8003308:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
 800330c:	2b09      	cmp	r3, #9
 800330e:	d934      	bls.n	800337a <gkl_task+0x422>
 8003310:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8003314:	f893 32e7 	ldrb.w	r3, [r3, #743]	@ 0x2e7
 8003318:	2b00      	cmp	r3, #0
 800331a:	d12e      	bne.n	800337a <gkl_task+0x422>
            {
                gkl->no_connect_latched = 1u;
 800331c:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 8003320:	2201      	movs	r2, #1
 8003322:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7
                char l[128];
                (void)snprintf(l, sizeof(l),
                               "No Connect!! fail=%u err=%s rx=%u len=%u last=0x%02X tot=%lu/%lu\r\n",
                               (unsigned)st.consecutive_fail,
 8003326:	f897 3318 	ldrb.w	r3, [r7, #792]	@ 0x318
                (void)snprintf(l, sizeof(l),
 800332a:	4698      	mov	r8, r3
 800332c:	f897 3319 	ldrb.w	r3, [r7, #793]	@ 0x319
 8003330:	4618      	mov	r0, r3
 8003332:	f7ff fc4b 	bl	8002bcc <gkl_err_str>
 8003336:	4601      	mov	r1, r0
                               gkl_err_str(st.last_error),
                               (unsigned)st.rx_seen_since_tx,
 8003338:	f897 331b 	ldrb.w	r3, [r7, #795]	@ 0x31b
                (void)snprintf(l, sizeof(l),
 800333c:	461c      	mov	r4, r3
                               (unsigned)st.rx_len,
 800333e:	f897 331d 	ldrb.w	r3, [r7, #797]	@ 0x31d
                (void)snprintf(l, sizeof(l),
 8003342:	461d      	mov	r5, r3
                               (unsigned)st.last_rx_byte,
 8003344:	f897 331c 	ldrb.w	r3, [r7, #796]	@ 0x31c
                (void)snprintf(l, sizeof(l),
 8003348:	461e      	mov	r6, r3
                               (unsigned long)st.rx_total_bytes,
 800334a:	f8d7 3320 	ldr.w	r3, [r7, #800]	@ 0x320
                               (unsigned long)st.rx_total_frames);
 800334e:	f8d7 2324 	ldr.w	r2, [r7, #804]	@ 0x324
                (void)snprintf(l, sizeof(l),
 8003352:	f507 70f6 	add.w	r0, r7, #492	@ 0x1ec
 8003356:	9205      	str	r2, [sp, #20]
 8003358:	9304      	str	r3, [sp, #16]
 800335a:	9603      	str	r6, [sp, #12]
 800335c:	9502      	str	r5, [sp, #8]
 800335e:	9401      	str	r4, [sp, #4]
 8003360:	9100      	str	r1, [sp, #0]
 8003362:	4643      	mov	r3, r8
 8003364:	4a0b      	ldr	r2, [pc, #44]	@ (8003394 <gkl_task+0x43c>)
 8003366:	2180      	movs	r1, #128	@ 0x80
 8003368:	f014 ff1c 	bl	80181a4 <sniprintf>
                gkl_log_line(gkl, l);
 800336c:	f507 73f6 	add.w	r3, r7, #492	@ 0x1ec
 8003370:	4619      	mov	r1, r3
 8003372:	f8d7 0370 	ldr.w	r0, [r7, #880]	@ 0x370
 8003376:	f7ff fda1 	bl	8002ebc <gkl_log_line>
            }
            gkl->pending = 0u;
 800337a:	f8d7 3370 	ldr.w	r3, [r7, #880]	@ 0x370
 800337e:	2200      	movs	r2, #0
 8003380:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
 8003384:	e000      	b.n	8003388 <gkl_task+0x430>
    if (gkl == NULL) return;
 8003386:	bf00      	nop
        }
    }
}
 8003388:	f507 7760 	add.w	r7, r7, #896	@ 0x380
 800338c:	46bd      	mov	sp, r7
 800338e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003392:	bf00      	nop
 8003394:	08018db4 	.word	0x08018db4

08003398 <gkl_is_idle>:

static bool gkl_is_idle(void *ctx)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b088      	sub	sp, #32
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	61fb      	str	r3, [r7, #28]
    if (gkl == NULL) return false;
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d101      	bne.n	80033ae <gkl_is_idle+0x16>
 80033aa:	2300      	movs	r3, #0
 80033ac:	e00c      	b.n	80033c8 <gkl_is_idle+0x30>
    return (GKL_GetStats(&gkl->link).state == GKL_STATE_IDLE);
 80033ae:	69fa      	ldr	r2, [r7, #28]
 80033b0:	f107 030c 	add.w	r3, r7, #12
 80033b4:	4611      	mov	r1, r2
 80033b6:	4618      	mov	r0, r3
 80033b8:	f7fe f89d 	bl	80014f6 <GKL_GetStats>
 80033bc:	7bbb      	ldrb	r3, [r7, #14]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	bf0c      	ite	eq
 80033c2:	2301      	moveq	r3, #1
 80033c4:	2300      	movne	r3, #0
 80033c6:	b2db      	uxtb	r3, r3
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3720      	adds	r7, #32
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <gkl_send_poll_status>:

static PumpProtoResult gkl_send_poll_status(void *ctx, uint8_t ctrl_addr, uint8_t slave_addr)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	f5ad 7d56 	sub.w	sp, sp, #856	@ 0x358
 80033d6:	af04      	add	r7, sp, #16
 80033d8:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80033dc:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 80033e0:	6018      	str	r0, [r3, #0]
 80033e2:	4608      	mov	r0, r1
 80033e4:	4611      	mov	r1, r2
 80033e6:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80033ea:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 80033ee:	4602      	mov	r2, r0
 80033f0:	701a      	strb	r2, [r3, #0]
 80033f2:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 80033f6:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 80033fa:	460a      	mov	r2, r1
 80033fc:	701a      	strb	r2, [r3, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL *)ctx;
 80033fe:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003402:	f5a3 7351 	sub.w	r3, r3, #836	@ 0x344
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f8c7 3344 	str.w	r3, [r7, #836]	@ 0x344
    if (gkl == NULL) return PUMP_PROTO_ERR;
 800340c:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003410:	2b00      	cmp	r3, #0
 8003412:	d101      	bne.n	8003418 <gkl_send_poll_status+0x48>
 8003414:	2302      	movs	r3, #2
 8003416:	e08b      	b.n	8003530 <gkl_send_poll_status+0x160>

    GKL_Result r = GKL_Send(&gkl->link, ctrl_addr, slave_addr, 'S', NULL, 0u, 'S');
 8003418:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 800341c:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003420:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 8003424:	781a      	ldrb	r2, [r3, #0]
 8003426:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800342a:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 800342e:	7819      	ldrb	r1, [r3, #0]
 8003430:	2353      	movs	r3, #83	@ 0x53
 8003432:	9302      	str	r3, [sp, #8]
 8003434:	2300      	movs	r3, #0
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	2300      	movs	r3, #0
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	2353      	movs	r3, #83	@ 0x53
 800343e:	f7fd ff5a 	bl	80012f6 <GKL_Send>
 8003442:	4603      	mov	r3, r0
 8003444:	f887 3343 	strb.w	r3, [r7, #835]	@ 0x343
    if (r == GKL_ERR_BUSY) return PUMP_PROTO_BUSY;
 8003448:	f897 3343 	ldrb.w	r3, [r7, #835]	@ 0x343
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <gkl_send_poll_status+0x84>
 8003450:	2301      	movs	r3, #1
 8003452:	e06d      	b.n	8003530 <gkl_send_poll_status+0x160>
    if (r != GKL_OK) return PUMP_PROTO_ERR;
 8003454:	f897 3343 	ldrb.w	r3, [r7, #835]	@ 0x343
 8003458:	2b00      	cmp	r3, #0
 800345a:	d001      	beq.n	8003460 <gkl_send_poll_status+0x90>
 800345c:	2302      	movs	r3, #2
 800345e:	e067      	b.n	8003530 <gkl_send_poll_status+0x160>

#if (PUMP_GKL_TRACE_FRAMES)
    uint8_t raw[GKL_MAX_FRAME_LEN];
    uint8_t raw_len = 0u;
 8003460:	2300      	movs	r3, #0
 8003462:	f887 3327 	strb.w	r3, [r7, #807]	@ 0x327
    if (GKL_BuildFrame(ctrl_addr, slave_addr, 'S', NULL, 0u, raw, &raw_len) == GKL_OK)
 8003466:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 800346a:	f2a3 3346 	subw	r3, r3, #838	@ 0x346
 800346e:	7819      	ldrb	r1, [r3, #0]
 8003470:	f507 7352 	add.w	r3, r7, #840	@ 0x348
 8003474:	f2a3 3345 	subw	r3, r3, #837	@ 0x345
 8003478:	7818      	ldrb	r0, [r3, #0]
 800347a:	f207 3327 	addw	r3, r7, #807	@ 0x327
 800347e:	9302      	str	r3, [sp, #8]
 8003480:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 8003484:	9301      	str	r3, [sp, #4]
 8003486:	2300      	movs	r3, #0
 8003488:	9300      	str	r3, [sp, #0]
 800348a:	2300      	movs	r3, #0
 800348c:	2253      	movs	r2, #83	@ 0x53
 800348e:	f7fd fec6 	bl	800121e <GKL_BuildFrame>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d125      	bne.n	80034e4 <gkl_send_poll_status+0x114>
    {
        char fstr[240];
        gkl_format_frame_bytes(raw, raw_len, fstr, sizeof(fstr));
 8003498:	f897 1327 	ldrb.w	r1, [r7, #807]	@ 0x327
 800349c:	f107 0208 	add.w	r2, r7, #8
 80034a0:	f507 704a 	add.w	r0, r7, #808	@ 0x328
 80034a4:	23f0      	movs	r3, #240	@ 0xf0
 80034a6:	f7ff fcc7 	bl	8002e38 <gkl_format_frame_bytes>
        char l[300];
        char hstr[240];
        gkl_format_hex_bytes(raw, raw_len, hstr, sizeof(hstr));
 80034aa:	f897 1327 	ldrb.w	r1, [r7, #807]	@ 0x327
 80034ae:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 80034b2:	f507 704a 	add.w	r0, r7, #808	@ 0x328
 80034b6:	23f0      	movs	r3, #240	@ 0xf0
 80034b8:	f7ff fc72 	bl	8002da0 <gkl_format_hex_bytes>
        (void)snprintf(l, sizeof(l), "TX %s | HEX: %s\r\n", fstr, hstr);
 80034bc:	f107 0208 	add.w	r2, r7, #8
 80034c0:	f507 70f4 	add.w	r0, r7, #488	@ 0x1e8
 80034c4:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80034c8:	9300      	str	r3, [sp, #0]
 80034ca:	4613      	mov	r3, r2
 80034cc:	4a1b      	ldr	r2, [pc, #108]	@ (800353c <gkl_send_poll_status+0x16c>)
 80034ce:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 80034d2:	f014 fe67 	bl	80181a4 <sniprintf>
        gkl_log_line(gkl, l);
 80034d6:	f507 73f4 	add.w	r3, r7, #488	@ 0x1e8
 80034da:	4619      	mov	r1, r3
 80034dc:	f8d7 0344 	ldr.w	r0, [r7, #836]	@ 0x344
 80034e0:	f7ff fcec 	bl	8002ebc <gkl_log_line>
    }
#endif

    gkl->pending = 1u;
 80034e4:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 80034e8:	2201      	movs	r2, #1
 80034ea:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = ctrl_addr;
 80034ee:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 80034f2:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 80034f6:	f2a2 3245 	subw	r2, r2, #837	@ 0x345
 80034fa:	7812      	ldrb	r2, [r2, #0]
 80034fc:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = slave_addr;
 8003500:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 8003504:	f507 7252 	add.w	r2, r7, #840	@ 0x348
 8003508:	f2a2 3246 	subw	r2, r2, #838	@ 0x346
 800350c:	7812      	ldrb	r2, [r2, #0]
 800350e:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4

    GKL_Stats st = GKL_GetStats(&gkl->link);
 8003512:	f8d7 2344 	ldr.w	r2, [r7, #836]	@ 0x344
 8003516:	f507 7345 	add.w	r3, r7, #788	@ 0x314
 800351a:	4611      	mov	r1, r2
 800351c:	4618      	mov	r0, r3
 800351e:	f7fd ffea 	bl	80014f6 <GKL_GetStats>
    gkl->pending_rx_bytes_start = st.rx_total_bytes;
 8003522:	f8d7 231c 	ldr.w	r2, [r7, #796]	@ 0x31c
 8003526:	f8d7 3344 	ldr.w	r3, [r7, #836]	@ 0x344
 800352a:	f8c3 22f0 	str.w	r2, [r3, #752]	@ 0x2f0

    return PUMP_PROTO_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	f507 7752 	add.w	r7, r7, #840	@ 0x348
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	08018df8 	.word	0x08018df8

08003540 <gkl_pop_event>:

static bool gkl_pop_event(void *ctx, PumpEvent *out)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
    PumpProtoGKL *gkl = (PumpProtoGKL*)ctx;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	60fb      	str	r3, [r7, #12]
    return q_pop(gkl, out);
 800354e:	6839      	ldr	r1, [r7, #0]
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f7ff faba 	bl	8002aca <q_pop>
 8003556:	4603      	mov	r3, r0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <PumpProtoGKL_Init>:
};

/* ===================== Public API ===================== */

void PumpProtoGKL_Init(PumpProtoGKL *gkl, UART_HandleTypeDef *huart)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	6078      	str	r0, [r7, #4]
 8003568:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d02f      	beq.n	80035d0 <PumpProtoGKL_Init+0x70>
    memset(gkl, 0, sizeof(*gkl));
 8003570:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003574:	2100      	movs	r1, #0
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f014 fe4a 	bl	8018210 <memset>
    gkl->q_head = 0u;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
    gkl->q_tail = 0u;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2200      	movs	r2, #0
 8003588:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
    gkl->pending = 0u;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2200      	movs	r2, #0
 8003590:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
    gkl->pending_ctrl = 0u;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
    gkl->pending_slave = 0u;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2200      	movs	r2, #0
 80035a0:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
    gkl->last_reported_err = GKL_OK;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
    gkl->last_reported_failcnt = 0u;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2200      	movs	r2, #0
 80035b0:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
    gkl->no_connect_latched = 0u;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7

    gkl->tag[0] = 0;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0

    GKL_Init(&gkl->link, huart);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6839      	ldr	r1, [r7, #0]
 80035c8:	4618      	mov	r0, r3
 80035ca:	f7fd fdcd 	bl	8001168 <GKL_Init>
 80035ce:	e000      	b.n	80035d2 <PumpProtoGKL_Init+0x72>
    if (gkl == NULL) return;
 80035d0:	bf00      	nop
}
 80035d2:	3708      	adds	r7, #8
 80035d4:	46bd      	mov	sp, r7
 80035d6:	bd80      	pop	{r7, pc}

080035d8 <PumpProtoGKL_SetTag>:

void PumpProtoGKL_SetTag(PumpProtoGKL *gkl, const char *tag)
{
 80035d8:	b480      	push	{r7}
 80035da:	b085      	sub	sp, #20
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
 80035e0:	6039      	str	r1, [r7, #0]
    if (gkl == NULL) return;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d029      	beq.n	800363c <PumpProtoGKL_SetTag+0x64>
    if (tag == NULL)
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d104      	bne.n	80035f8 <PumpProtoGKL_SetTag+0x20>
    {
        gkl->tag[0] = 0;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
        return;
 80035f6:	e022      	b.n	800363e <PumpProtoGKL_SetTag+0x66>
    }

    size_t i = 0u;
 80035f8:	2300      	movs	r3, #0
 80035fa:	60fb      	str	r3, [r7, #12]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 80035fc:	e00d      	b.n	800361a <PumpProtoGKL_SetTag+0x42>
    {
        gkl->tag[i] = tag[i];
 80035fe:	683a      	ldr	r2, [r7, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	4413      	add	r3, r2
 8003604:	7819      	ldrb	r1, [r3, #0]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	4413      	add	r3, r2
 800360c:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003610:	460a      	mov	r2, r1
 8003612:	701a      	strb	r2, [r3, #0]
    for (; i < (sizeof(gkl->tag) - 1u) && tag[i] != 0; i++)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3301      	adds	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b06      	cmp	r3, #6
 800361e:	d805      	bhi.n	800362c <PumpProtoGKL_SetTag+0x54>
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	4413      	add	r3, r2
 8003626:	781b      	ldrb	r3, [r3, #0]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d1e8      	bne.n	80035fe <PumpProtoGKL_SetTag+0x26>
    }
    gkl->tag[i] = 0;
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	4413      	add	r3, r2
 8003632:	f503 7328 	add.w	r3, r3, #672	@ 0x2a0
 8003636:	2200      	movs	r2, #0
 8003638:	701a      	strb	r2, [r3, #0]
 800363a:	e000      	b.n	800363e <PumpProtoGKL_SetTag+0x66>
    if (gkl == NULL) return;
 800363c:	bf00      	nop
}
 800363e:	3714      	adds	r7, #20
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <PumpProtoGKL_Bind>:

void PumpProtoGKL_Bind(PumpProto *out, PumpProtoGKL *gkl)
{
 8003648:	b480      	push	{r7}
 800364a:	b083      	sub	sp, #12
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
 8003650:	6039      	str	r1, [r7, #0]
    if (out == NULL) return;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d006      	beq.n	8003666 <PumpProtoGKL_Bind+0x1e>
    out->vt  = &s_vt;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a06      	ldr	r2, [pc, #24]	@ (8003674 <PumpProtoGKL_Bind+0x2c>)
 800365c:	601a      	str	r2, [r3, #0]
    out->ctx = (void*)gkl;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	605a      	str	r2, [r3, #4]
 8003664:	e000      	b.n	8003668 <PumpProtoGKL_Bind+0x20>
    if (out == NULL) return;
 8003666:	bf00      	nop
}
 8003668:	370c      	adds	r7, #12
 800366a:	46bd      	mov	sp, r7
 800366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003670:	4770      	bx	lr
 8003672:	bf00      	nop
 8003674:	0801915c 	.word	0x0801915c

08003678 <crc32_update>:
/* Singleton pointer for HAL I2C callbacks dispatching */
static Settings *s_settings_singleton = NULL;

/* ---------------- CRC32 (standard, little-endian) ---------------- */
static uint32_t crc32_update(uint32_t crc, const uint8_t *data, uint32_t len)
{
 8003678:	b480      	push	{r7}
 800367a:	b089      	sub	sp, #36	@ 0x24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
    uint32_t c = crc;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < len; i++)
 8003688:	2300      	movs	r3, #0
 800368a:	61bb      	str	r3, [r7, #24]
 800368c:	e021      	b.n	80036d2 <crc32_update+0x5a>
    {
        c ^= (uint32_t)data[i];
 800368e:	68ba      	ldr	r2, [r7, #8]
 8003690:	69bb      	ldr	r3, [r7, #24]
 8003692:	4413      	add	r3, r2
 8003694:	781b      	ldrb	r3, [r3, #0]
 8003696:	461a      	mov	r2, r3
 8003698:	69fb      	ldr	r3, [r7, #28]
 800369a:	4053      	eors	r3, r2
 800369c:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 800369e:	2300      	movs	r3, #0
 80036a0:	75fb      	strb	r3, [r7, #23]
 80036a2:	e010      	b.n	80036c6 <crc32_update+0x4e>
        {
            if (c & 1u) c = (c >> 1) ^ 0xEDB88320u;
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d005      	beq.n	80036ba <crc32_update+0x42>
 80036ae:	69fb      	ldr	r3, [r7, #28]
 80036b0:	085a      	lsrs	r2, r3, #1
 80036b2:	4b0d      	ldr	r3, [pc, #52]	@ (80036e8 <crc32_update+0x70>)
 80036b4:	4053      	eors	r3, r2
 80036b6:	61fb      	str	r3, [r7, #28]
 80036b8:	e002      	b.n	80036c0 <crc32_update+0x48>
            else        c = (c >> 1);
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	085b      	lsrs	r3, r3, #1
 80036be:	61fb      	str	r3, [r7, #28]
        for (uint8_t b = 0; b < 8; b++)
 80036c0:	7dfb      	ldrb	r3, [r7, #23]
 80036c2:	3301      	adds	r3, #1
 80036c4:	75fb      	strb	r3, [r7, #23]
 80036c6:	7dfb      	ldrb	r3, [r7, #23]
 80036c8:	2b07      	cmp	r3, #7
 80036ca:	d9eb      	bls.n	80036a4 <crc32_update+0x2c>
    for (uint32_t i = 0; i < len; i++)
 80036cc:	69bb      	ldr	r3, [r7, #24]
 80036ce:	3301      	adds	r3, #1
 80036d0:	61bb      	str	r3, [r7, #24]
 80036d2:	69ba      	ldr	r2, [r7, #24]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	429a      	cmp	r2, r3
 80036d8:	d3d9      	bcc.n	800368e <crc32_update+0x16>
        }
    }
    return c;
 80036da:	69fb      	ldr	r3, [r7, #28]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3724      	adds	r7, #36	@ 0x24
 80036e0:	46bd      	mov	sp, r7
 80036e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e6:	4770      	bx	lr
 80036e8:	edb88320 	.word	0xedb88320

080036ec <crc32_calc>:

static uint32_t crc32_calc(const uint8_t *data, uint32_t len)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
 80036f4:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFFu;
 80036f6:	f04f 33ff 	mov.w	r3, #4294967295
 80036fa:	60fb      	str	r3, [r7, #12]
    crc = crc32_update(crc, data, len);
 80036fc:	683a      	ldr	r2, [r7, #0]
 80036fe:	6879      	ldr	r1, [r7, #4]
 8003700:	68f8      	ldr	r0, [r7, #12]
 8003702:	f7ff ffb9 	bl	8003678 <crc32_update>
 8003706:	60f8      	str	r0, [r7, #12]
    return crc ^ 0xFFFFFFFFu;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	43db      	mvns	r3, r3
}
 800370c:	4618      	mov	r0, r3
 800370e:	3710      	adds	r7, #16
 8003710:	46bd      	mov	sp, r7
 8003712:	bd80      	pop	{r7, pc}

08003714 <rd_u16_le>:

/* ---------------- Little-endian helpers ---------------- */
static uint16_t rd_u16_le(const uint8_t *p)
{
 8003714:	b480      	push	{r7}
 8003716:	b083      	sub	sp, #12
 8003718:	af00      	add	r7, sp, #0
 800371a:	6078      	str	r0, [r7, #4]
    return (uint16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	b21a      	sxth	r2, r3
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	3301      	adds	r3, #1
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	b21b      	sxth	r3, r3
 800372a:	021b      	lsls	r3, r3, #8
 800372c:	b21b      	sxth	r3, r3
 800372e:	4313      	orrs	r3, r2
 8003730:	b21b      	sxth	r3, r3
 8003732:	b29b      	uxth	r3, r3
}
 8003734:	4618      	mov	r0, r3
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <wr_u16_le>:

static void wr_u16_le(uint8_t *p, uint16_t v)
{
 8003740:	b480      	push	{r7}
 8003742:	b083      	sub	sp, #12
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	807b      	strh	r3, [r7, #2]
    p[0] = (uint8_t)(v & 0xFFu);
 800374c:	887b      	ldrh	r3, [r7, #2]
 800374e:	b2da      	uxtb	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 8003754:	887b      	ldrh	r3, [r7, #2]
 8003756:	0a1b      	lsrs	r3, r3, #8
 8003758:	b29a      	uxth	r2, r3
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	3301      	adds	r3, #1
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	701a      	strb	r2, [r3, #0]
}
 8003762:	bf00      	nop
 8003764:	370c      	adds	r7, #12
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <rd_u32_le>:

static uint32_t rd_u32_le(const uint8_t *p)
{
 800376e:	b480      	push	{r7}
 8003770:	b083      	sub	sp, #12
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]
    return (uint32_t)p[0] |
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	461a      	mov	r2, r3
           ((uint32_t)p[1] << 8) |
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	3301      	adds	r3, #1
 8003780:	781b      	ldrb	r3, [r3, #0]
 8003782:	021b      	lsls	r3, r3, #8
    return (uint32_t)p[0] |
 8003784:	431a      	orrs	r2, r3
           ((uint32_t)p[2] << 16) |
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	3302      	adds	r3, #2
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	041b      	lsls	r3, r3, #16
           ((uint32_t)p[1] << 8) |
 800378e:	431a      	orrs	r2, r3
           ((uint32_t)p[3] << 24);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	3303      	adds	r3, #3
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	061b      	lsls	r3, r3, #24
           ((uint32_t)p[2] << 16) |
 8003798:	4313      	orrs	r3, r2
}
 800379a:	4618      	mov	r0, r3
 800379c:	370c      	adds	r7, #12
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr

080037a6 <wr_u32_le>:

static void wr_u32_le(uint8_t *p, uint32_t v)
{
 80037a6:	b480      	push	{r7}
 80037a8:	b083      	sub	sp, #12
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
 80037ae:	6039      	str	r1, [r7, #0]
    p[0] = (uint8_t)(v & 0xFFu);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	b2da      	uxtb	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	701a      	strb	r2, [r3, #0]
    p[1] = (uint8_t)((v >> 8) & 0xFFu);
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	0a1a      	lsrs	r2, r3, #8
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	3301      	adds	r3, #1
 80037c0:	b2d2      	uxtb	r2, r2
 80037c2:	701a      	strb	r2, [r3, #0]
    p[2] = (uint8_t)((v >> 16) & 0xFFu);
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	0c1a      	lsrs	r2, r3, #16
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	3302      	adds	r3, #2
 80037cc:	b2d2      	uxtb	r2, r2
 80037ce:	701a      	strb	r2, [r3, #0]
    p[3] = (uint8_t)((v >> 24) & 0xFFu);
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	0e1a      	lsrs	r2, r3, #24
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	3303      	adds	r3, #3
 80037d8:	b2d2      	uxtb	r2, r2
 80037da:	701a      	strb	r2, [r3, #0]
}
 80037dc:	bf00      	nop
 80037de:	370c      	adds	r7, #12
 80037e0:	46bd      	mov	sp, r7
 80037e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e6:	4770      	bx	lr

080037e8 <eeprom_read_block>:

/* ---------------- EEPROM blocking read (startup only) ---------------- */
static bool eeprom_read_block(I2C_HandleTypeDef *hi2c, uint16_t mem_addr, uint8_t *dst, uint16_t len)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b088      	sub	sp, #32
 80037ec:	af04      	add	r7, sp, #16
 80037ee:	60f8      	str	r0, [r7, #12]
 80037f0:	607a      	str	r2, [r7, #4]
 80037f2:	461a      	mov	r2, r3
 80037f4:	460b      	mov	r3, r1
 80037f6:	817b      	strh	r3, [r7, #10]
 80037f8:	4613      	mov	r3, r2
 80037fa:	813b      	strh	r3, [r7, #8]
    if (hi2c == NULL || dst == NULL || len == 0u) return false;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d005      	beq.n	800380e <eeprom_read_block+0x26>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d002      	beq.n	800380e <eeprom_read_block+0x26>
 8003808:	893b      	ldrh	r3, [r7, #8]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d101      	bne.n	8003812 <eeprom_read_block+0x2a>
 800380e:	2300      	movs	r3, #0
 8003810:	e011      	b.n	8003836 <eeprom_read_block+0x4e>

    /* Timeout: small but enough for 128 bytes at 100 kHz */
    if (HAL_I2C_Mem_Read(hi2c,
 8003812:	897a      	ldrh	r2, [r7, #10]
 8003814:	2332      	movs	r3, #50	@ 0x32
 8003816:	9302      	str	r3, [sp, #8]
 8003818:	893b      	ldrh	r3, [r7, #8]
 800381a:	9301      	str	r3, [sp, #4]
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	2302      	movs	r3, #2
 8003822:	21a0      	movs	r1, #160	@ 0xa0
 8003824:	68f8      	ldr	r0, [r7, #12]
 8003826:	f005 feab 	bl	8009580 <HAL_I2C_Mem_Read>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d101      	bne.n	8003834 <eeprom_read_block+0x4c>
                         SETTINGS_EEPROM_MEMADD_SIZE,
                         dst,
                         len,
                         50u) == HAL_OK)
    {
        return true;
 8003830:	2301      	movs	r3, #1
 8003832:	e000      	b.n	8003836 <eeprom_read_block+0x4e>
    }
    return false;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3710      	adds	r7, #16
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
	...

08003840 <parse_slot>:

/* ---------------- Record parse/build ---------------- */
static bool parse_slot(const uint8_t *slot, SettingsData *out, uint32_t *out_seq)
{
 8003840:	b590      	push	{r4, r7, lr}
 8003842:	b08f      	sub	sp, #60	@ 0x3c
 8003844:	af00      	add	r7, sp, #0
 8003846:	60f8      	str	r0, [r7, #12]
 8003848:	60b9      	str	r1, [r7, #8]
 800384a:	607a      	str	r2, [r7, #4]
    if (slot == NULL || out == NULL || out_seq == NULL) return false;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d005      	beq.n	800385e <parse_slot+0x1e>
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	2b00      	cmp	r3, #0
 8003856:	d002      	beq.n	800385e <parse_slot+0x1e>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b00      	cmp	r3, #0
 800385c:	d101      	bne.n	8003862 <parse_slot+0x22>
 800385e:	2300      	movs	r3, #0
 8003860:	e0a6      	b.n	80039b0 <parse_slot+0x170>

    uint32_t magic = rd_u32_le(&slot[0]);
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f7ff ff83 	bl	800376e <rd_u32_le>
 8003868:	62b8      	str	r0, [r7, #40]	@ 0x28
    uint16_t ver   = rd_u16_le(&slot[4]);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	3304      	adds	r3, #4
 800386e:	4618      	mov	r0, r3
 8003870:	f7ff ff50 	bl	8003714 <rd_u16_le>
 8003874:	4603      	mov	r3, r0
 8003876:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t plen  = rd_u16_le(&slot[6]);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	3306      	adds	r3, #6
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff49 	bl	8003714 <rd_u16_le>
 8003882:	4603      	mov	r3, r0
 8003884:	84bb      	strh	r3, [r7, #36]	@ 0x24
    uint32_t seq   = rd_u32_le(&slot[8]);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	3308      	adds	r3, #8
 800388a:	4618      	mov	r0, r3
 800388c:	f7ff ff6f 	bl	800376e <rd_u32_le>
 8003890:	6238      	str	r0, [r7, #32]
    uint32_t crc_s = rd_u32_le(&slot[12]);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	330c      	adds	r3, #12
 8003896:	4618      	mov	r0, r3
 8003898:	f7ff ff69 	bl	800376e <rd_u32_le>
 800389c:	61f8      	str	r0, [r7, #28]

    if (magic != SETTINGS_MAGIC) return false;
 800389e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038a0:	4a45      	ldr	r2, [pc, #276]	@ (80039b8 <parse_slot+0x178>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d001      	beq.n	80038aa <parse_slot+0x6a>
 80038a6:	2300      	movs	r3, #0
 80038a8:	e082      	b.n	80039b0 <parse_slot+0x170>
    if (ver != (uint16_t)SETTINGS_VERSION) return false;
 80038aa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d001      	beq.n	80038b4 <parse_slot+0x74>
 80038b0:	2300      	movs	r3, #0
 80038b2:	e07d      	b.n	80039b0 <parse_slot+0x170>
    if (plen == 0u) return false;
 80038b4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <parse_slot+0x7e>
 80038ba:	2300      	movs	r3, #0
 80038bc:	e078      	b.n	80039b0 <parse_slot+0x170>
    if ((uint32_t)(16u + plen) > (uint32_t)SETTINGS_SLOT_SIZE) return false;
 80038be:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80038c0:	3310      	adds	r3, #16
 80038c2:	2b80      	cmp	r3, #128	@ 0x80
 80038c4:	d901      	bls.n	80038ca <parse_slot+0x8a>
 80038c6:	2300      	movs	r3, #0
 80038c8:	e072      	b.n	80039b0 <parse_slot+0x170>

    const uint8_t *payload = &slot[16];
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	3310      	adds	r3, #16
 80038ce:	61bb      	str	r3, [r7, #24]
    uint32_t crc_c = crc32_calc(payload, (uint32_t)plen);
 80038d0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80038d2:	4619      	mov	r1, r3
 80038d4:	69b8      	ldr	r0, [r7, #24]
 80038d6:	f7ff ff09 	bl	80036ec <crc32_calc>
 80038da:	6178      	str	r0, [r7, #20]
    if (crc_c != crc_s) return false;
 80038dc:	697a      	ldr	r2, [r7, #20]
 80038de:	69fb      	ldr	r3, [r7, #28]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d001      	beq.n	80038e8 <parse_slot+0xa8>
 80038e4:	2300      	movs	r3, #0
 80038e6:	e063      	b.n	80039b0 <parse_slot+0x170>

    /* Decode payload */
    memset(out, 0, sizeof(*out));
 80038e8:	2222      	movs	r2, #34	@ 0x22
 80038ea:	2100      	movs	r1, #0
 80038ec:	68b8      	ldr	r0, [r7, #8]
 80038ee:	f014 fc8f 	bl	8018210 <memset>

    uint8_t pump_count = payload[0];
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	781b      	ldrb	r3, [r3, #0]
 80038f6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (pump_count == 0u) return false;
 80038fa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <parse_slot+0xc6>
 8003902:	2300      	movs	r3, #0
 8003904:	e054      	b.n	80039b0 <parse_slot+0x170>
    if (pump_count > (uint8_t)SETTINGS_MAX_PUMPS) pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003906:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800390a:	2b08      	cmp	r3, #8
 800390c:	d902      	bls.n	8003914 <parse_slot+0xd4>
 800390e:	2308      	movs	r3, #8
 8003910:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    uint32_t needed = 1u + (uint32_t)pump_count * 4u;
 8003914:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8003918:	009b      	lsls	r3, r3, #2
 800391a:	3301      	adds	r3, #1
 800391c:	613b      	str	r3, [r7, #16]
    if ((uint32_t)plen < needed) return false;
 800391e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003920:	693a      	ldr	r2, [r7, #16]
 8003922:	429a      	cmp	r2, r3
 8003924:	d901      	bls.n	800392a <parse_slot+0xea>
 8003926:	2300      	movs	r3, #0
 8003928:	e042      	b.n	80039b0 <parse_slot+0x170>

    out->pump_count = pump_count;
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8003930:	701a      	strb	r2, [r3, #0]
    uint32_t off = 1u;
 8003932:	2301      	movs	r3, #1
 8003934:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8003936:	2300      	movs	r3, #0
 8003938:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800393c:	e02e      	b.n	800399c <parse_slot+0x15c>
    {
        out->pump[i].ctrl_addr  = payload[off + 0u];
 800393e:	69ba      	ldr	r2, [r7, #24]
 8003940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003942:	441a      	add	r2, r3
 8003944:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003948:	7811      	ldrb	r1, [r2, #0]
 800394a:	68ba      	ldr	r2, [r7, #8]
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	4413      	add	r3, r2
 8003950:	460a      	mov	r2, r1
 8003952:	709a      	strb	r2, [r3, #2]
        out->pump[i].slave_addr = payload[off + 1u];
 8003954:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003956:	3301      	adds	r3, #1
 8003958:	69ba      	ldr	r2, [r7, #24]
 800395a:	441a      	add	r2, r3
 800395c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003960:	7811      	ldrb	r1, [r2, #0]
 8003962:	68ba      	ldr	r2, [r7, #8]
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	4413      	add	r3, r2
 8003968:	460a      	mov	r2, r1
 800396a:	70da      	strb	r2, [r3, #3]
        out->pump[i].price      = rd_u16_le(&payload[off + 2u]);
 800396c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800396e:	3302      	adds	r3, #2
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	4413      	add	r3, r2
 8003974:	f897 402f 	ldrb.w	r4, [r7, #47]	@ 0x2f
 8003978:	4618      	mov	r0, r3
 800397a:	f7ff fecb 	bl	8003714 <rd_u16_le>
 800397e:	4603      	mov	r3, r0
 8003980:	4619      	mov	r1, r3
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	00a3      	lsls	r3, r4, #2
 8003986:	4413      	add	r3, r2
 8003988:	460a      	mov	r2, r1
 800398a:	809a      	strh	r2, [r3, #4]
        off += 4u;
 800398c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800398e:	3304      	adds	r3, #4
 8003990:	633b      	str	r3, [r7, #48]	@ 0x30
    for (uint8_t i = 0; i < pump_count; i++)
 8003992:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8003996:	3301      	adds	r3, #1
 8003998:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800399c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80039a0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80039a4:	429a      	cmp	r2, r3
 80039a6:	d3ca      	bcc.n	800393e <parse_slot+0xfe>
    }

    *out_seq = seq;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6a3a      	ldr	r2, [r7, #32]
 80039ac:	601a      	str	r2, [r3, #0]
    return true;
 80039ae:	2301      	movs	r3, #1
}
 80039b0:	4618      	mov	r0, r3
 80039b2:	373c      	adds	r7, #60	@ 0x3c
 80039b4:	46bd      	mov	sp, r7
 80039b6:	bd90      	pop	{r4, r7, pc}
 80039b8:	53455431 	.word	0x53455431

080039bc <build_slot_image>:

static void build_slot_image(const Settings *s, uint32_t seq, uint8_t *slot_out)
{
 80039bc:	b580      	push	{r7, lr}
 80039be:	b0a4      	sub	sp, #144	@ 0x90
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
    memset(slot_out, 0xFF, SETTINGS_SLOT_SIZE);
 80039c8:	2280      	movs	r2, #128	@ 0x80
 80039ca:	21ff      	movs	r1, #255	@ 0xff
 80039cc:	6878      	ldr	r0, [r7, #4]
 80039ce:	f014 fc1f 	bl	8018210 <memset>

    /* Build payload */
    uint8_t payload[SETTINGS_SLOT_SIZE - 16u];
    memset(payload, 0, sizeof(payload));
 80039d2:	f107 0310 	add.w	r3, r7, #16
 80039d6:	2270      	movs	r2, #112	@ 0x70
 80039d8:	2100      	movs	r1, #0
 80039da:	4618      	mov	r0, r3
 80039dc:	f014 fc18 	bl	8018210 <memset>

    uint8_t count = s->data.pump_count;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	791b      	ldrb	r3, [r3, #4]
 80039e4:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count == 0u) count = 1u;
 80039e8:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d102      	bne.n	80039f6 <build_slot_image+0x3a>
 80039f0:	2301      	movs	r3, #1
 80039f2:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 80039f6:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 80039fa:	2b08      	cmp	r3, #8
 80039fc:	d902      	bls.n	8003a04 <build_slot_image+0x48>
 80039fe:	2308      	movs	r3, #8
 8003a00:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

    payload[0] = count;
 8003a04:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003a08:	743b      	strb	r3, [r7, #16]
    uint32_t poff = 1u;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    for (uint8_t i = 0; i < count; i++)
 8003a10:	2300      	movs	r3, #0
 8003a12:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003a16:	e034      	b.n	8003a82 <build_slot_image+0xc6>
    {
        payload[poff + 0u] = s->data.pump[i].ctrl_addr;
 8003a18:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	7999      	ldrb	r1, [r3, #6]
 8003a24:	f107 0210 	add.w	r2, r7, #16
 8003a28:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a2c:	4413      	add	r3, r2
 8003a2e:	460a      	mov	r2, r1
 8003a30:	701a      	strb	r2, [r3, #0]
        payload[poff + 1u] = s->data.pump[i].slave_addr;
 8003a32:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a36:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8003a3a:	3201      	adds	r2, #1
 8003a3c:	68f9      	ldr	r1, [r7, #12]
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	79d9      	ldrb	r1, [r3, #7]
 8003a44:	f102 0390 	add.w	r3, r2, #144	@ 0x90
 8003a48:	443b      	add	r3, r7
 8003a4a:	460a      	mov	r2, r1
 8003a4c:	f803 2c80 	strb.w	r2, [r3, #-128]
        wr_u16_le(&payload[poff + 2u], s->data.pump[i].price);
 8003a50:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a54:	3302      	adds	r3, #2
 8003a56:	f107 0210 	add.w	r2, r7, #16
 8003a5a:	18d0      	adds	r0, r2, r3
 8003a5c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	4413      	add	r3, r2
 8003a66:	891b      	ldrh	r3, [r3, #8]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f7ff fe69 	bl	8003740 <wr_u16_le>
        poff += 4u;
 8003a6e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a72:	3304      	adds	r3, #4
 8003a74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    for (uint8_t i = 0; i < count; i++)
 8003a78:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8003a7c:	3301      	adds	r3, #1
 8003a7e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
 8003a82:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8003a86:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d3c4      	bcc.n	8003a18 <build_slot_image+0x5c>
    }

    uint16_t payload_len = (uint16_t)poff;
 8003a8e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003a92:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
    uint32_t crc = crc32_calc(payload, payload_len);
 8003a96:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003a9a:	f107 0310 	add.w	r3, r7, #16
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f7ff fe23 	bl	80036ec <crc32_calc>
 8003aa6:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80

    /* Header */
    wr_u32_le(&slot_out[0], SETTINGS_MAGIC);
 8003aaa:	4916      	ldr	r1, [pc, #88]	@ (8003b04 <build_slot_image+0x148>)
 8003aac:	6878      	ldr	r0, [r7, #4]
 8003aae:	f7ff fe7a 	bl	80037a6 <wr_u32_le>
    wr_u16_le(&slot_out[4], (uint16_t)SETTINGS_VERSION);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f7ff fe41 	bl	8003740 <wr_u16_le>
    wr_u16_le(&slot_out[6], payload_len);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	3306      	adds	r3, #6
 8003ac2:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003ac6:	4611      	mov	r1, r2
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fe39 	bl	8003740 <wr_u16_le>
    wr_u32_le(&slot_out[8], seq);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	3308      	adds	r3, #8
 8003ad2:	68b9      	ldr	r1, [r7, #8]
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	f7ff fe66 	bl	80037a6 <wr_u32_le>
    wr_u32_le(&slot_out[12], crc);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	330c      	adds	r3, #12
 8003ade:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff fe5f 	bl	80037a6 <wr_u32_le>

    memcpy(&slot_out[16], payload, payload_len);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	3310      	adds	r3, #16
 8003aec:	f8b7 2084 	ldrh.w	r2, [r7, #132]	@ 0x84
 8003af0:	f107 0110 	add.w	r1, r7, #16
 8003af4:	4618      	mov	r0, r3
 8003af6:	f014 fbd3 	bl	80182a0 <memcpy>
}
 8003afa:	bf00      	nop
 8003afc:	3790      	adds	r7, #144	@ 0x90
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd80      	pop	{r7, pc}
 8003b02:	bf00      	nop
 8003b04:	53455431 	.word	0x53455431

08003b08 <clamp_data>:

static void clamp_data(SettingsData *d)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b085      	sub	sp, #20
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
    if (d == NULL) return;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d043      	beq.n	8003b9e <clamp_data+0x96>

    if (d->pump_count == 0u) d->pump_count = 1u;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	781b      	ldrb	r3, [r3, #0]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d102      	bne.n	8003b24 <clamp_data+0x1c>
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2201      	movs	r2, #1
 8003b22:	701a      	strb	r2, [r3, #0]
    if (d->pump_count > (uint8_t)SETTINGS_MAX_PUMPS) d->pump_count = (uint8_t)SETTINGS_MAX_PUMPS;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	781b      	ldrb	r3, [r3, #0]
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d902      	bls.n	8003b32 <clamp_data+0x2a>
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2208      	movs	r2, #8
 8003b30:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < d->pump_count; i++)
 8003b32:	2300      	movs	r3, #0
 8003b34:	73fb      	strb	r3, [r7, #15]
 8003b36:	e02c      	b.n	8003b92 <clamp_data+0x8a>
    {
        if (d->pump[i].slave_addr == 0u) d->pump[i].slave_addr = 1u;
 8003b38:	7bfb      	ldrb	r3, [r7, #15]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	009b      	lsls	r3, r3, #2
 8003b3e:	4413      	add	r3, r2
 8003b40:	78db      	ldrb	r3, [r3, #3]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d105      	bne.n	8003b52 <clamp_data+0x4a>
 8003b46:	7bfb      	ldrb	r3, [r7, #15]
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	009b      	lsls	r3, r3, #2
 8003b4c:	4413      	add	r3, r2
 8003b4e:	2201      	movs	r2, #1
 8003b50:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].slave_addr > 32u) d->pump[i].slave_addr = 32u;
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	687a      	ldr	r2, [r7, #4]
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	4413      	add	r3, r2
 8003b5a:	78db      	ldrb	r3, [r3, #3]
 8003b5c:	2b20      	cmp	r3, #32
 8003b5e:	d905      	bls.n	8003b6c <clamp_data+0x64>
 8003b60:	7bfb      	ldrb	r3, [r7, #15]
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	009b      	lsls	r3, r3, #2
 8003b66:	4413      	add	r3, r2
 8003b68:	2220      	movs	r2, #32
 8003b6a:	70da      	strb	r2, [r3, #3]
        if (d->pump[i].price > 9999u) d->pump[i].price = 9999u;
 8003b6c:	7bfb      	ldrb	r3, [r7, #15]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	889b      	ldrh	r3, [r3, #4]
 8003b76:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d906      	bls.n	8003b8c <clamp_data+0x84>
 8003b7e:	7bfb      	ldrb	r3, [r7, #15]
 8003b80:	687a      	ldr	r2, [r7, #4]
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4413      	add	r3, r2
 8003b86:	f242 720f 	movw	r2, #9999	@ 0x270f
 8003b8a:	809a      	strh	r2, [r3, #4]
    for (uint8_t i = 0; i < d->pump_count; i++)
 8003b8c:	7bfb      	ldrb	r3, [r7, #15]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	73fb      	strb	r3, [r7, #15]
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	781b      	ldrb	r3, [r3, #0]
 8003b96:	7bfa      	ldrb	r2, [r7, #15]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d3cd      	bcc.n	8003b38 <clamp_data+0x30>
 8003b9c:	e000      	b.n	8003ba0 <clamp_data+0x98>
    if (d == NULL) return;
 8003b9e:	bf00      	nop
    }
}
 8003ba0:	3714      	adds	r7, #20
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba8:	4770      	bx	lr

08003baa <Settings_Defaults>:

/* ---------------- Public API ---------------- */

void Settings_Defaults(Settings *s)
{
 8003baa:	b580      	push	{r7, lr}
 8003bac:	b082      	sub	sp, #8
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d03c      	beq.n	8003c32 <Settings_Defaults+0x88>

    memset(&s->data, 0, sizeof(s->data));
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	3304      	adds	r3, #4
 8003bbc:	2222      	movs	r2, #34	@ 0x22
 8003bbe:	2100      	movs	r1, #0
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f014 fb25 	bl	8018210 <memset>
    s->data.pump_count = 2u;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2202      	movs	r2, #2
 8003bca:	711a      	strb	r2, [r3, #4]

    /* TRK1 default */
    s->data.pump[0].ctrl_addr  = 0x00u;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	719a      	strb	r2, [r3, #6]
    s->data.pump[0].slave_addr = 0x01u;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	71da      	strb	r2, [r3, #7]
    s->data.pump[0].price      = 0u;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2200      	movs	r2, #0
 8003bdc:	811a      	strh	r2, [r3, #8]

    /* TRK2 default (different address for debug) */
    s->data.pump[1].ctrl_addr  = 0x00u;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2200      	movs	r2, #0
 8003be2:	729a      	strb	r2, [r3, #10]
    s->data.pump[1].slave_addr = 0x02u;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	72da      	strb	r2, [r3, #11]
    s->data.pump[1].price      = 0u;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	819a      	strh	r2, [r3, #12]

    s->seq = 0u;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	629a      	str	r2, [r3, #40]	@ 0x28
    s->last_slot = 0u;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    s->save_state = SETTINGS_SAVE_IDLE;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2200      	movs	r2, #0
 8003c02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2200      	movs	r2, #0
 8003c0a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    s->wr_active = 0u;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2200      	movs	r2, #0
 8003c1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    clamp_data(&s->data);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	3304      	adds	r3, #4
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	f7ff ff6c 	bl	8003b08 <clamp_data>
 8003c30:	e000      	b.n	8003c34 <Settings_Defaults+0x8a>
    if (s == NULL) return;
 8003c32:	bf00      	nop
}
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
	...

08003c3c <Settings_Init>:

void Settings_Init(Settings *s, I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
 8003c44:	6039      	str	r1, [r7, #0]
    if (s == NULL) return;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d00e      	beq.n	8003c6a <Settings_Init+0x2e>
    memset(s, 0, sizeof(*s));
 8003c4c:	22c0      	movs	r2, #192	@ 0xc0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f014 fadd 	bl	8018210 <memset>

    s->hi2c = hi2c;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	683a      	ldr	r2, [r7, #0]
 8003c5a:	601a      	str	r2, [r3, #0]
    s_settings_singleton = s;
 8003c5c:	4a05      	ldr	r2, [pc, #20]	@ (8003c74 <Settings_Init+0x38>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6013      	str	r3, [r2, #0]

    Settings_Defaults(s);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f7ff ffa1 	bl	8003baa <Settings_Defaults>
 8003c68:	e000      	b.n	8003c6c <Settings_Init+0x30>
    if (s == NULL) return;
 8003c6a:	bf00      	nop
}
 8003c6c:	3708      	adds	r7, #8
 8003c6e:	46bd      	mov	sp, r7
 8003c70:	bd80      	pop	{r7, pc}
 8003c72:	bf00      	nop
 8003c74:	24001f30 	.word	0x24001f30

08003c78 <Settings_Load>:

bool Settings_Load(Settings *s)
{
 8003c78:	b5b0      	push	{r4, r5, r7, lr}
 8003c7a:	b0d8      	sub	sp, #352	@ 0x160
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003c82:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003c86:	6018      	str	r0, [r3, #0]
    if (s == NULL || s->hi2c == NULL) return false;
 8003c88:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003c8c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d007      	beq.n	8003ca6 <Settings_Load+0x2e>
 8003c96:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003c9a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d101      	bne.n	8003caa <Settings_Load+0x32>
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e0f8      	b.n	8003e9c <Settings_Load+0x224>

    uint8_t slot0[SETTINGS_SLOT_SIZE];
    uint8_t slot1[SETTINGS_SLOT_SIZE];

    bool r0 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT0_ADDR, slot0, SETTINGS_SLOT_SIZE);
 8003caa:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003cae:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	6818      	ldr	r0, [r3, #0]
 8003cb6:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 8003cba:	2380      	movs	r3, #128	@ 0x80
 8003cbc:	2100      	movs	r1, #0
 8003cbe:	f7ff fd93 	bl	80037e8 <eeprom_read_block>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	f887 315d 	strb.w	r3, [r7, #349]	@ 0x15d
    bool r1 = eeprom_read_block(s->hi2c, (uint16_t)SETTINGS_SLOT1_ADDR, slot1, SETTINGS_SLOT_SIZE);
 8003cc8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003ccc:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	6818      	ldr	r0, [r3, #0]
 8003cd4:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8003cd8:	2380      	movs	r3, #128	@ 0x80
 8003cda:	2180      	movs	r1, #128	@ 0x80
 8003cdc:	f7ff fd84 	bl	80037e8 <eeprom_read_block>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f887 315c 	strb.w	r3, [r7, #348]	@ 0x15c

    SettingsData d0, d1;
    uint32_t seq0 = 0u, seq1 = 0u;
 8003ce6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003cea:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003cee:	2200      	movs	r2, #0
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003cf6:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	601a      	str	r2, [r3, #0]

    bool v0 = false;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    bool v1 = false;
 8003d04:	2300      	movs	r3, #0
 8003d06:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (r0) v0 = parse_slot(slot0, &d0, &seq0);
 8003d0a:	f897 315d 	ldrb.w	r3, [r7, #349]	@ 0x15d
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <Settings_Load+0xb2>
 8003d12:	f107 0210 	add.w	r2, r7, #16
 8003d16:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8003d1a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7ff fd8e 	bl	8003840 <parse_slot>
 8003d24:	4603      	mov	r3, r0
 8003d26:	f887 315f 	strb.w	r3, [r7, #351]	@ 0x15f
    if (r1) v1 = parse_slot(slot1, &d1, &seq1);
 8003d2a:	f897 315c 	ldrb.w	r3, [r7, #348]	@ 0x15c
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00b      	beq.n	8003d4a <Settings_Load+0xd2>
 8003d32:	f107 020c 	add.w	r2, r7, #12
 8003d36:	f107 0114 	add.w	r1, r7, #20
 8003d3a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003d3e:	4618      	mov	r0, r3
 8003d40:	f7ff fd7e 	bl	8003840 <parse_slot>
 8003d44:	4603      	mov	r3, r0
 8003d46:	f887 315e 	strb.w	r3, [r7, #350]	@ 0x15e

    if (!v0 && !v1)
 8003d4a:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8003d4e:	f083 0301 	eor.w	r3, r3, #1
 8003d52:	b2db      	uxtb	r3, r3
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d00f      	beq.n	8003d78 <Settings_Load+0x100>
 8003d58:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003d5c:	f083 0301 	eor.w	r3, r3, #1
 8003d60:	b2db      	uxtb	r3, r3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d008      	beq.n	8003d78 <Settings_Load+0x100>
    {
        Settings_Defaults(s);
 8003d66:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003d6a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003d6e:	6818      	ldr	r0, [r3, #0]
 8003d70:	f7ff ff1b 	bl	8003baa <Settings_Defaults>
        return false;
 8003d74:	2300      	movs	r3, #0
 8003d76:	e091      	b.n	8003e9c <Settings_Load+0x224>
    }

    if (v0 && (!v1 || (seq0 >= seq1)))
 8003d78:	f897 315f 	ldrb.w	r3, [r7, #351]	@ 0x15f
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d037      	beq.n	8003df0 <Settings_Load+0x178>
 8003d80:	f897 315e 	ldrb.w	r3, [r7, #350]	@ 0x15e
 8003d84:	f083 0301 	eor.w	r3, r3, #1
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d10b      	bne.n	8003da6 <Settings_Load+0x12e>
 8003d8e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003d92:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003d9c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d324      	bcc.n	8003df0 <Settings_Load+0x178>
    {
        s->data = d0;
 8003da6:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003daa:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003db4:	f5a2 7294 	sub.w	r2, r2, #296	@ 0x128
 8003db8:	1d1c      	adds	r4, r3, #4
 8003dba:	4615      	mov	r5, r2
 8003dbc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dbe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003dc4:	682b      	ldr	r3, [r5, #0]
 8003dc6:	8023      	strh	r3, [r4, #0]
        s->seq = seq0;
 8003dc8:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003dcc:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003dd6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 0u;
 8003dde:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003de2:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	2200      	movs	r2, #0
 8003dea:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8003dee:	e023      	b.n	8003e38 <Settings_Load+0x1c0>
    }
    else
    {
        s->data = d1;
 8003df0:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003df4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f507 72b0 	add.w	r2, r7, #352	@ 0x160
 8003dfe:	f5a2 72a6 	sub.w	r2, r2, #332	@ 0x14c
 8003e02:	1d1c      	adds	r4, r3, #4
 8003e04:	4615      	mov	r5, r2
 8003e06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e08:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e0e:	682b      	ldr	r3, [r5, #0]
 8003e10:	8023      	strh	r3, [r4, #0]
        s->seq = seq1;
 8003e12:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e16:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e20:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	629a      	str	r2, [r3, #40]	@ 0x28
        s->last_slot = 1u;
 8003e28:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e2c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    }

    clamp_data(&s->data);
 8003e38:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e3c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	3304      	adds	r3, #4
 8003e44:	4618      	mov	r0, r3
 8003e46:	f7ff fe5f 	bl	8003b08 <clamp_data>
    s->save_state = SETTINGS_SAVE_IDLE;
 8003e4a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e4e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003e5a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e5e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
    s->wr_active = 0u;
 8003e6a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e6e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2200      	movs	r2, #0
 8003e76:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003e7a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e7e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2200      	movs	r2, #0
 8003e86:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003e8a:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003e8e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    return true;
 8003e9a:	2301      	movs	r3, #1
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f507 77b0 	add.w	r7, r7, #352	@ 0x160
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bdb0      	pop	{r4, r5, r7, pc}

08003ea6 <Settings_GetSaveState>:

SettingsSaveState Settings_GetSaveState(const Settings *s)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]
    if (s == NULL) return SETTINGS_SAVE_ERROR;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d101      	bne.n	8003eb8 <Settings_GetSaveState+0x12>
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e003      	b.n	8003ec0 <Settings_GetSaveState+0x1a>
    return s->save_state;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003ebe:	b2db      	uxtb	r3, r3
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <Settings_GetSaveError>:

uint8_t Settings_GetSaveError(const Settings *s)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
    if (s == NULL) return 0xFFu;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d101      	bne.n	8003ede <Settings_GetSaveError+0x12>
 8003eda:	23ff      	movs	r3, #255	@ 0xff
 8003edc:	e003      	b.n	8003ee6 <Settings_GetSaveError+0x1a>
    return s->save_error;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8003ee4:	b2db      	uxtb	r3, r3
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	370c      	adds	r7, #12
 8003eea:	46bd      	mov	sp, r7
 8003eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef0:	4770      	bx	lr

08003ef2 <Settings_RequestSave>:

bool Settings_RequestSave(Settings *s)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b084      	sub	sp, #16
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return false;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <Settings_RequestSave+0x16>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d101      	bne.n	8003f0c <Settings_RequestSave+0x1a>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	e052      	b.n	8003fb2 <Settings_RequestSave+0xc0>
    if (s->wr_active) return false;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8003f12:	b2db      	uxtb	r3, r3
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d001      	beq.n	8003f1c <Settings_RequestSave+0x2a>
 8003f18:	2300      	movs	r3, #0
 8003f1a:	e04a      	b.n	8003fb2 <Settings_RequestSave+0xc0>

    clamp_data(&s->data);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	3304      	adds	r3, #4
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7ff fdf1 	bl	8003b08 <clamp_data>

    uint8_t next_slot = (s->last_slot == 0u) ? 1u : 0u;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d101      	bne.n	8003f34 <Settings_RequestSave+0x42>
 8003f30:	2301      	movs	r3, #1
 8003f32:	e000      	b.n	8003f36 <Settings_RequestSave+0x44>
 8003f34:	2300      	movs	r3, #0
 8003f36:	73fb      	strb	r3, [r7, #15]
    uint16_t base = (next_slot == 0u) ? (uint16_t)SETTINGS_SLOT0_ADDR : (uint16_t)SETTINGS_SLOT1_ADDR;
 8003f38:	7bfb      	ldrb	r3, [r7, #15]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d101      	bne.n	8003f42 <Settings_RequestSave+0x50>
 8003f3e:	2300      	movs	r3, #0
 8003f40:	e000      	b.n	8003f44 <Settings_RequestSave+0x52>
 8003f42:	2380      	movs	r3, #128	@ 0x80
 8003f44:	81bb      	strh	r3, [r7, #12]

    uint32_t new_seq = s->seq + 1u;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4a:	3301      	adds	r3, #1
 8003f4c:	60bb      	str	r3, [r7, #8]
    build_slot_image(s, new_seq, s->wr_buf);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	3340      	adds	r3, #64	@ 0x40
 8003f52:	461a      	mov	r2, r3
 8003f54:	68b9      	ldr	r1, [r7, #8]
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7ff fd30 	bl	80039bc <build_slot_image>

    s->wr_active = 1u;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2201      	movs	r2, #1
 8003f60:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
    s->wr_inflight = 0u;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    s->wr_wait_ready = 0u;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2200      	movs	r2, #0
 8003f70:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

    s->wr_base = base;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	89ba      	ldrh	r2, [r7, #12]
 8003f78:	865a      	strh	r2, [r3, #50]	@ 0x32
    s->wr_off = 0u;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	869a      	strh	r2, [r3, #52]	@ 0x34
    s->wr_len = SETTINGS_SLOT_SIZE;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2280      	movs	r2, #128	@ 0x80
 8003f84:	86da      	strh	r2, [r3, #54]	@ 0x36
    s->wr_chunk = 0u;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	871a      	strh	r2, [r3, #56]	@ 0x38

    s->wr_ready_start_ms = 0u;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2200      	movs	r2, #0
 8003f90:	63da      	str	r2, [r3, #60]	@ 0x3c

    s->save_state = SETTINGS_SAVE_BUSY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2201      	movs	r2, #1
 8003f96:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    s->save_error = 0u;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    /* Temporarily store planned slot in save_error high bit (internal), finalized on success */
    s->save_error = (uint8_t)(next_slot & 0x01u);
 8003fa2:	7bfb      	ldrb	r3, [r7, #15]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	b2da      	uxtb	r2, r3
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e

    return true;
 8003fb0:	2301      	movs	r3, #1
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3710      	adds	r7, #16
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <min_u16>:

static uint16_t min_u16(uint16_t a, uint16_t b)
{
 8003fba:	b480      	push	{r7}
 8003fbc:	b083      	sub	sp, #12
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	460a      	mov	r2, r1
 8003fc4:	80fb      	strh	r3, [r7, #6]
 8003fc6:	4613      	mov	r3, r2
 8003fc8:	80bb      	strh	r3, [r7, #4]
    return (a < b) ? a : b;
 8003fca:	88ba      	ldrh	r2, [r7, #4]
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	bf28      	it	cs
 8003fd2:	4613      	movcs	r3, r2
 8003fd4:	b29b      	uxth	r3, r3
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	370c      	adds	r7, #12
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr

08003fe2 <Settings_Task>:

void Settings_Task(Settings *s)
{
 8003fe2:	b580      	push	{r7, lr}
 8003fe4:	b08a      	sub	sp, #40	@ 0x28
 8003fe6:	af02      	add	r7, sp, #8
 8003fe8:	6078      	str	r0, [r7, #4]
    if (s == NULL || s->hi2c == NULL) return;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	f000 80b9 	beq.w	8004164 <Settings_Task+0x182>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	f000 80b4 	beq.w	8004164 <Settings_Task+0x182>
    if (!s->wr_active) return;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	f000 80af 	beq.w	8004168 <Settings_Task+0x186>

    uint32_t now = HAL_GetTick();
 800400a:	f002 f821 	bl	8006050 <HAL_GetTick>
 800400e:	61b8      	str	r0, [r7, #24]

    /* 1) Wait for HAL TX complete callback */
    if (s->wr_inflight)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	f040 80a7 	bne.w	800416c <Settings_Task+0x18a>
    {
        return;
    }

    /* 2) Wait EEPROM internal write cycle (ACK polling) */
    if (s->wr_wait_ready)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8004024:	b2db      	uxtb	r3, r3
 8004026:	2b00      	cmp	r3, #0
 8004028:	d030      	beq.n	800408c <Settings_Task+0xaa>
    {
        if (s->wr_ready_start_ms == 0u)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800402e:	2b00      	cmp	r3, #0
 8004030:	d102      	bne.n	8004038 <Settings_Task+0x56>
        {
            s->wr_ready_start_ms = now;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	69ba      	ldr	r2, [r7, #24]
 8004036:	63da      	str	r2, [r3, #60]	@ 0x3c
        }

        /* Lightweight poll: 1 trial, 1 ms timeout */
        if (HAL_I2C_IsDeviceReady(s->hi2c, SETTINGS_EEPROM_I2C_ADDR, 1u, 2u) == HAL_OK)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6818      	ldr	r0, [r3, #0]
 800403c:	2302      	movs	r3, #2
 800403e:	2201      	movs	r2, #1
 8004040:	21a0      	movs	r1, #160	@ 0xa0
 8004042:	f005 fc41 	bl	80098c8 <HAL_I2C_IsDeviceReady>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d107      	bne.n	800405c <Settings_Task+0x7a>
        {
            s->wr_wait_ready = 0u;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2200      	movs	r2, #0
 8004050:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            s->wr_ready_start_ms = 0u;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	63da      	str	r2, [r3, #60]	@ 0x3c
 800405a:	e017      	b.n	800408c <Settings_Task+0xaa>
        }
        else
        {
            /* Give EEPROM some time (typical write cycle up to 5 ms) */
            if ((now - s->wr_ready_start_ms) > 50u)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004060:	69ba      	ldr	r2, [r7, #24]
 8004062:	1ad3      	subs	r3, r2, r3
 8004064:	2b32      	cmp	r3, #50	@ 0x32
 8004066:	f240 8083 	bls.w	8004170 <Settings_Task+0x18e>
            {
                s->wr_active = 0u;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                s->wr_wait_ready = 0u;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                s->save_state = SETTINGS_SAVE_ERROR;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2203      	movs	r2, #3
 800407e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
                s->save_error = 1u; /* ready timeout */
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
            }
            return;
 800408a:	e071      	b.n	8004170 <Settings_Task+0x18e>
        }
    }

    /* 3) Done? */
    if (s->wr_off >= s->wr_len)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004094:	429a      	cmp	r2, r3
 8004096:	d31c      	bcc.n	80040d2 <Settings_Task+0xf0>
    {
        /* Success */
        uint8_t next_slot = (uint8_t)(s->save_error & 0x01u);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	f003 0301 	and.w	r3, r3, #1
 80040a4:	73fb      	strb	r3, [r7, #15]
        s->last_slot = next_slot;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	7bfa      	ldrb	r2, [r7, #15]
 80040aa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
        s->seq = s->seq + 1u;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b2:	1c5a      	adds	r2, r3, #1
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	629a      	str	r2, [r3, #40]	@ 0x28

        s->wr_active = 0u;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_OK;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2202      	movs	r2, #2
 80040c4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 0u;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 80040d0:	e04f      	b.n	8004172 <Settings_Task+0x190>
    }

    /* 4) Start next page write */
    uint16_t abs_addr = (uint16_t)(s->wr_base + s->wr_off);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80040da:	4413      	add	r3, r2
 80040dc:	82fb      	strh	r3, [r7, #22]

    uint16_t remaining = (uint16_t)(s->wr_len - s->wr_off);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	8eda      	ldrh	r2, [r3, #54]	@ 0x36
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	82bb      	strh	r3, [r7, #20]

    uint16_t page_off = (uint16_t)(abs_addr % (uint16_t)SETTINGS_EEPROM_PAGE_SIZE);
 80040ea:	8afb      	ldrh	r3, [r7, #22]
 80040ec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80040f0:	827b      	strh	r3, [r7, #18]
    uint16_t page_rem = (uint16_t)((uint16_t)SETTINGS_EEPROM_PAGE_SIZE - page_off);
 80040f2:	8a7b      	ldrh	r3, [r7, #18]
 80040f4:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 80040f8:	823b      	strh	r3, [r7, #16]

    uint16_t chunk = min_u16(page_rem, remaining);
 80040fa:	8aba      	ldrh	r2, [r7, #20]
 80040fc:	8a3b      	ldrh	r3, [r7, #16]
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff ff5a 	bl	8003fba <min_u16>
 8004106:	4603      	mov	r3, r0
 8004108:	83fb      	strh	r3, [r7, #30]
    if (chunk == 0u) chunk = remaining;
 800410a:	8bfb      	ldrh	r3, [r7, #30]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d101      	bne.n	8004114 <Settings_Task+0x132>
 8004110:	8abb      	ldrh	r3, [r7, #20]
 8004112:	83fb      	strh	r3, [r7, #30]

    s->wr_chunk = chunk;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	8bfa      	ldrh	r2, [r7, #30]
 8004118:	871a      	strh	r2, [r3, #56]	@ 0x38

    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6818      	ldr	r0, [r3, #0]
                            SETTINGS_EEPROM_I2C_ADDR,
                            abs_addr,
                            SETTINGS_EEPROM_MEMADD_SIZE,
                            (uint8_t*)&s->wr_buf[s->wr_off],
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
    if (HAL_I2C_Mem_Write_IT(s->hi2c,
 8004122:	3340      	adds	r3, #64	@ 0x40
 8004124:	687a      	ldr	r2, [r7, #4]
 8004126:	4413      	add	r3, r2
 8004128:	8af9      	ldrh	r1, [r7, #22]
 800412a:	8bfa      	ldrh	r2, [r7, #30]
 800412c:	9201      	str	r2, [sp, #4]
 800412e:	9300      	str	r3, [sp, #0]
 8004130:	2302      	movs	r3, #2
 8004132:	460a      	mov	r2, r1
 8004134:	21a0      	movs	r1, #160	@ 0xa0
 8004136:	f005 fb3d 	bl	80097b4 <HAL_I2C_Mem_Write_IT>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d00c      	beq.n	800415a <Settings_Task+0x178>
                            chunk) != HAL_OK)
    {
        s->wr_active = 0u;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2200      	movs	r2, #0
 8004144:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->save_state = SETTINGS_SAVE_ERROR;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2203      	movs	r2, #3
 800414c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 2u; /* HAL write start error */
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2202      	movs	r2, #2
 8004154:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        return;
 8004158:	e00b      	b.n	8004172 <Settings_Task+0x190>
    }

    s->wr_inflight = 1u;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 8004162:	e006      	b.n	8004172 <Settings_Task+0x190>
    if (s == NULL || s->hi2c == NULL) return;
 8004164:	bf00      	nop
 8004166:	e004      	b.n	8004172 <Settings_Task+0x190>
    if (!s->wr_active) return;
 8004168:	bf00      	nop
 800416a:	e002      	b.n	8004172 <Settings_Task+0x190>
        return;
 800416c:	bf00      	nop
 800416e:	e000      	b.n	8004172 <Settings_Task+0x190>
            return;
 8004170:	bf00      	nop
}
 8004172:	3720      	adds	r7, #32
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}

08004178 <Settings_CaptureFromPumpMgr>:
        (void)PumpMgr_SetPrice(m, id, (uint32_t)s->data.pump[i].price);
    }
}

void Settings_CaptureFromPumpMgr(Settings *s, const PumpMgr *m)
{
 8004178:	b590      	push	{r4, r7, lr}
 800417a:	b087      	sub	sp, #28
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]
 8004180:	6039      	str	r1, [r7, #0]
    if (s == NULL || m == NULL) return;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d056      	beq.n	8004236 <Settings_CaptureFromPumpMgr+0xbe>
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d053      	beq.n	8004236 <Settings_CaptureFromPumpMgr+0xbe>

    uint8_t count = m->count;
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8004194:	75fb      	strb	r3, [r7, #23]
    if (count == 0u) count = 1u;
 8004196:	7dfb      	ldrb	r3, [r7, #23]
 8004198:	2b00      	cmp	r3, #0
 800419a:	d101      	bne.n	80041a0 <Settings_CaptureFromPumpMgr+0x28>
 800419c:	2301      	movs	r3, #1
 800419e:	75fb      	strb	r3, [r7, #23]
    if (count > (uint8_t)SETTINGS_MAX_PUMPS) count = (uint8_t)SETTINGS_MAX_PUMPS;
 80041a0:	7dfb      	ldrb	r3, [r7, #23]
 80041a2:	2b08      	cmp	r3, #8
 80041a4:	d901      	bls.n	80041aa <Settings_CaptureFromPumpMgr+0x32>
 80041a6:	2308      	movs	r3, #8
 80041a8:	75fb      	strb	r3, [r7, #23]

    s->data.pump_count = count;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	7dfa      	ldrb	r2, [r7, #23]
 80041ae:	711a      	strb	r2, [r3, #4]

    for (uint8_t i = 0u; i < count; i++)
 80041b0:	2300      	movs	r3, #0
 80041b2:	75bb      	strb	r3, [r7, #22]
 80041b4:	e035      	b.n	8004222 <Settings_CaptureFromPumpMgr+0xaa>
    {
        uint8_t id = (uint8_t)(i + 1u);
 80041b6:	7dbb      	ldrb	r3, [r7, #22]
 80041b8:	3301      	adds	r3, #1
 80041ba:	73fb      	strb	r3, [r7, #15]
        s->data.pump[i].ctrl_addr  = PumpMgr_GetCtrlAddr(m, id);
 80041bc:	7dbc      	ldrb	r4, [r7, #22]
 80041be:	7bfb      	ldrb	r3, [r7, #15]
 80041c0:	4619      	mov	r1, r3
 80041c2:	6838      	ldr	r0, [r7, #0]
 80041c4:	f7fe fa30 	bl	8002628 <PumpMgr_GetCtrlAddr>
 80041c8:	4603      	mov	r3, r0
 80041ca:	4619      	mov	r1, r3
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	00a3      	lsls	r3, r4, #2
 80041d0:	4413      	add	r3, r2
 80041d2:	460a      	mov	r2, r1
 80041d4:	719a      	strb	r2, [r3, #6]
        s->data.pump[i].slave_addr = PumpMgr_GetSlaveAddr(m, id);
 80041d6:	7dbc      	ldrb	r4, [r7, #22]
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
 80041da:	4619      	mov	r1, r3
 80041dc:	6838      	ldr	r0, [r7, #0]
 80041de:	f7fe fa0c 	bl	80025fa <PumpMgr_GetSlaveAddr>
 80041e2:	4603      	mov	r3, r0
 80041e4:	4619      	mov	r1, r3
 80041e6:	687a      	ldr	r2, [r7, #4]
 80041e8:	00a3      	lsls	r3, r4, #2
 80041ea:	4413      	add	r3, r2
 80041ec:	460a      	mov	r2, r1
 80041ee:	71da      	strb	r2, [r3, #7]
        uint32_t pr = PumpMgr_GetPrice(m, id);
 80041f0:	7bfb      	ldrb	r3, [r7, #15]
 80041f2:	4619      	mov	r1, r3
 80041f4:	6838      	ldr	r0, [r7, #0]
 80041f6:	f7fe f9ce 	bl	8002596 <PumpMgr_GetPrice>
 80041fa:	6138      	str	r0, [r7, #16]
        if (pr > 9999u) pr = 9999u;
 80041fc:	693b      	ldr	r3, [r7, #16]
 80041fe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8004202:	4293      	cmp	r3, r2
 8004204:	d902      	bls.n	800420c <Settings_CaptureFromPumpMgr+0x94>
 8004206:	f242 730f 	movw	r3, #9999	@ 0x270f
 800420a:	613b      	str	r3, [r7, #16]
        s->data.pump[i].price = (uint16_t)pr;
 800420c:	7dbb      	ldrb	r3, [r7, #22]
 800420e:	693a      	ldr	r2, [r7, #16]
 8004210:	b291      	uxth	r1, r2
 8004212:	687a      	ldr	r2, [r7, #4]
 8004214:	009b      	lsls	r3, r3, #2
 8004216:	4413      	add	r3, r2
 8004218:	460a      	mov	r2, r1
 800421a:	811a      	strh	r2, [r3, #8]
    for (uint8_t i = 0u; i < count; i++)
 800421c:	7dbb      	ldrb	r3, [r7, #22]
 800421e:	3301      	adds	r3, #1
 8004220:	75bb      	strb	r3, [r7, #22]
 8004222:	7dba      	ldrb	r2, [r7, #22]
 8004224:	7dfb      	ldrb	r3, [r7, #23]
 8004226:	429a      	cmp	r2, r3
 8004228:	d3c5      	bcc.n	80041b6 <Settings_CaptureFromPumpMgr+0x3e>
    }

    clamp_data(&s->data);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	3304      	adds	r3, #4
 800422e:	4618      	mov	r0, r3
 8004230:	f7ff fc6a 	bl	8003b08 <clamp_data>
 8004234:	e000      	b.n	8004238 <Settings_CaptureFromPumpMgr+0xc0>
    if (s == NULL || m == NULL) return;
 8004236:	bf00      	nop
}
 8004238:	371c      	adds	r7, #28
 800423a:	46bd      	mov	sp, r7
 800423c:	bd90      	pop	{r4, r7, pc}

0800423e <Settings_SetPumpPrice>:

bool Settings_SetPumpPrice(Settings *s, uint8_t pump_index, uint16_t price)
{
 800423e:	b480      	push	{r7}
 8004240:	b083      	sub	sp, #12
 8004242:	af00      	add	r7, sp, #0
 8004244:	6078      	str	r0, [r7, #4]
 8004246:	460b      	mov	r3, r1
 8004248:	70fb      	strb	r3, [r7, #3]
 800424a:	4613      	mov	r3, r2
 800424c:	803b      	strh	r3, [r7, #0]
    if (s == NULL) return false;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d101      	bne.n	8004258 <Settings_SetPumpPrice+0x1a>
 8004254:	2300      	movs	r3, #0
 8004256:	e015      	b.n	8004284 <Settings_SetPumpPrice+0x46>
    if (pump_index >= s->data.pump_count) return false;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	791b      	ldrb	r3, [r3, #4]
 800425c:	78fa      	ldrb	r2, [r7, #3]
 800425e:	429a      	cmp	r2, r3
 8004260:	d301      	bcc.n	8004266 <Settings_SetPumpPrice+0x28>
 8004262:	2300      	movs	r3, #0
 8004264:	e00e      	b.n	8004284 <Settings_SetPumpPrice+0x46>
    if (price > 9999u) price = 9999u;
 8004266:	883b      	ldrh	r3, [r7, #0]
 8004268:	f242 720f 	movw	r2, #9999	@ 0x270f
 800426c:	4293      	cmp	r3, r2
 800426e:	d902      	bls.n	8004276 <Settings_SetPumpPrice+0x38>
 8004270:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004274:	803b      	strh	r3, [r7, #0]

    s->data.pump[pump_index].price = price;
 8004276:	78fb      	ldrb	r3, [r7, #3]
 8004278:	687a      	ldr	r2, [r7, #4]
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	4413      	add	r3, r2
 800427e:	883a      	ldrh	r2, [r7, #0]
 8004280:	811a      	strh	r2, [r3, #8]
    return true;
 8004282:	2301      	movs	r3, #1
}
 8004284:	4618      	mov	r0, r3
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <Settings_SetPumpSlaveAddr>:

bool Settings_SetPumpSlaveAddr(Settings *s, uint8_t pump_index, uint8_t slave_addr)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]
 8004298:	460b      	mov	r3, r1
 800429a:	70fb      	strb	r3, [r7, #3]
 800429c:	4613      	mov	r3, r2
 800429e:	70bb      	strb	r3, [r7, #2]
    if (s == NULL) return false;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <Settings_SetPumpSlaveAddr+0x1a>
 80042a6:	2300      	movs	r3, #0
 80042a8:	e017      	b.n	80042da <Settings_SetPumpSlaveAddr+0x4a>
    if (pump_index >= s->data.pump_count) return false;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	791b      	ldrb	r3, [r3, #4]
 80042ae:	78fa      	ldrb	r2, [r7, #3]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d301      	bcc.n	80042b8 <Settings_SetPumpSlaveAddr+0x28>
 80042b4:	2300      	movs	r3, #0
 80042b6:	e010      	b.n	80042da <Settings_SetPumpSlaveAddr+0x4a>

    if (slave_addr < 1u) slave_addr = 1u;
 80042b8:	78bb      	ldrb	r3, [r7, #2]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d101      	bne.n	80042c2 <Settings_SetPumpSlaveAddr+0x32>
 80042be:	2301      	movs	r3, #1
 80042c0:	70bb      	strb	r3, [r7, #2]
    if (slave_addr > 32u) slave_addr = 32u;
 80042c2:	78bb      	ldrb	r3, [r7, #2]
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d901      	bls.n	80042cc <Settings_SetPumpSlaveAddr+0x3c>
 80042c8:	2320      	movs	r3, #32
 80042ca:	70bb      	strb	r3, [r7, #2]

    s->data.pump[pump_index].slave_addr = slave_addr;
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	4413      	add	r3, r2
 80042d4:	78ba      	ldrb	r2, [r7, #2]
 80042d6:	71da      	strb	r2, [r3, #7]
    return true;
 80042d8:	2301      	movs	r3, #1
}
 80042da:	4618      	mov	r0, r3
 80042dc:	370c      	adds	r7, #12
 80042de:	46bd      	mov	sp, r7
 80042e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e4:	4770      	bx	lr
	...

080042e8 <HAL_I2C_MemTxCpltCallback>:
}

/* ---------------- HAL I2C callbacks ---------------- */

void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b085      	sub	sp, #20
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 80042f0:	4b1c      	ldr	r3, [pc, #112]	@ (8004364 <HAL_I2C_MemTxCpltCallback+0x7c>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d02a      	beq.n	8004352 <HAL_I2C_MemTxCpltCallback+0x6a>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d027      	beq.n	8004352 <HAL_I2C_MemTxCpltCallback+0x6a>
    if (hi2c != s->hi2c) return;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	429a      	cmp	r2, r3
 800430a:	d124      	bne.n	8004356 <HAL_I2C_MemTxCpltCallback+0x6e>

    if (s->wr_active && s->wr_inflight)
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b00      	cmp	r3, #0
 8004316:	d01f      	beq.n	8004358 <HAL_I2C_MemTxCpltCallback+0x70>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d019      	beq.n	8004358 <HAL_I2C_MemTxCpltCallback+0x70>
    {
        s->wr_inflight = 0u;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_off = (uint16_t)(s->wr_off + s->wr_chunk);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8e9a      	ldrh	r2, [r3, #52]	@ 0x34
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8004334:	4413      	add	r3, r2
 8004336:	b29a      	uxth	r2, r3
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	869a      	strh	r2, [r3, #52]	@ 0x34
        s->wr_chunk = 0u;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2200      	movs	r2, #0
 8004340:	871a      	strh	r2, [r3, #56]	@ 0x38

        /* After each page write - wait internal cycle */
        s->wr_wait_ready = 1u;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	2201      	movs	r2, #1
 8004346:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->wr_ready_start_ms = 0u;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004350:	e002      	b.n	8004358 <HAL_I2C_MemTxCpltCallback+0x70>
    if (s == NULL || hi2c == NULL) return;
 8004352:	bf00      	nop
 8004354:	e000      	b.n	8004358 <HAL_I2C_MemTxCpltCallback+0x70>
    if (hi2c != s->hi2c) return;
 8004356:	bf00      	nop
    }
}
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr
 8004362:	bf00      	nop
 8004364:	24001f30 	.word	0x24001f30

08004368 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004368:	b480      	push	{r7}
 800436a:	b085      	sub	sp, #20
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
    Settings *s = s_settings_singleton;
 8004370:	4b18      	ldr	r3, [pc, #96]	@ (80043d4 <HAL_I2C_ErrorCallback+0x6c>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	60fb      	str	r3, [r7, #12]
    if (s == NULL || hi2c == NULL) return;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d022      	beq.n	80043c2 <HAL_I2C_ErrorCallback+0x5a>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2b00      	cmp	r3, #0
 8004380:	d01f      	beq.n	80043c2 <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != s->hi2c) return;
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	429a      	cmp	r2, r3
 800438a:	d11c      	bne.n	80043c6 <HAL_I2C_ErrorCallback+0x5e>

    if (s->wr_active)
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8004392:	b2db      	uxtb	r3, r3
 8004394:	2b00      	cmp	r3, #0
 8004396:	d017      	beq.n	80043c8 <HAL_I2C_ErrorCallback+0x60>
    {
        s->wr_active = 0u;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
        s->wr_inflight = 0u;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        s->wr_wait_ready = 0u;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        s->save_state = SETTINGS_SAVE_ERROR;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2203      	movs	r2, #3
 80043b4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        s->save_error = 3u; /* HAL I2C error */
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2203      	movs	r2, #3
 80043bc:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 80043c0:	e002      	b.n	80043c8 <HAL_I2C_ErrorCallback+0x60>
    if (s == NULL || hi2c == NULL) return;
 80043c2:	bf00      	nop
 80043c4:	e000      	b.n	80043c8 <HAL_I2C_ErrorCallback+0x60>
    if (hi2c != s->hi2c) return;
 80043c6:	bf00      	nop
    }
}
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr
 80043d2:	bf00      	nop
 80043d4:	24001f30 	.word	0x24001f30

080043d8 <SSD1309_WriteCommand>:
static uint8_t CurrentX = 0, CurrentY = 0;

/**
 *    
 */
static void SSD1309_WriteCommand(uint8_t byte) {
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	4603      	mov	r3, r0
 80043e0:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_RESET);
 80043e2:	2200      	movs	r2, #0
 80043e4:	2102      	movs	r1, #2
 80043e6:	480d      	ldr	r0, [pc, #52]	@ (800441c <SSD1309_WriteCommand+0x44>)
 80043e8:	f005 f814 	bl	8009414 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80043ec:	2200      	movs	r2, #0
 80043ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80043f2:	480a      	ldr	r0, [pc, #40]	@ (800441c <SSD1309_WriteCommand+0x44>)
 80043f4:	f005 f80e 	bl	8009414 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi2, &byte, 1, HAL_MAX_DELAY);
 80043f8:	1df9      	adds	r1, r7, #7
 80043fa:	f04f 33ff 	mov.w	r3, #4294967295
 80043fe:	2201      	movs	r2, #1
 8004400:	4807      	ldr	r0, [pc, #28]	@ (8004420 <SSD1309_WriteCommand+0x48>)
 8004402:	f00b fdb3 	bl	800ff6c <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 8004406:	2201      	movs	r2, #1
 8004408:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800440c:	4803      	ldr	r0, [pc, #12]	@ (800441c <SSD1309_WriteCommand+0x44>)
 800440e:	f005 f801 	bl	8009414 <HAL_GPIO_WritePin>
}
 8004412:	bf00      	nop
 8004414:	3708      	adds	r7, #8
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	58020400 	.word	0x58020400
 8004420:	24001a90 	.word	0x24001a90

08004424 <SSD1309_Init>:

void SSD1309_Init(void) {
 8004424:	b580      	push	{r7, lr}
 8004426:	af00      	add	r7, sp, #0
    //   (   main.h)
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_RESET);
 8004428:	2200      	movs	r2, #0
 800442a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800442e:	4829      	ldr	r0, [pc, #164]	@ (80044d4 <SSD1309_Init+0xb0>)
 8004430:	f004 fff0 	bl	8009414 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004434:	2032      	movs	r0, #50	@ 0x32
 8004436:	f001 fe17 	bl	8006068 <HAL_Delay>
    HAL_GPIO_WritePin(SPI2_RST_GPIO_Port, SPI2_RST_Pin, GPIO_PIN_SET);
 800443a:	2201      	movs	r2, #1
 800443c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8004440:	4824      	ldr	r0, [pc, #144]	@ (80044d4 <SSD1309_Init+0xb0>)
 8004442:	f004 ffe7 	bl	8009414 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8004446:	2032      	movs	r0, #50	@ 0x32
 8004448:	f001 fe0e 	bl	8006068 <HAL_Delay>

    SSD1309_WriteCommand(0xAE); // Display Off
 800444c:	20ae      	movs	r0, #174	@ 0xae
 800444e:	f7ff ffc3 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20); // Set Memory Addressing Mode
 8004452:	2020      	movs	r0, #32
 8004454:	f7ff ffc0 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00); // Horizontal addressing mode
 8004458:	2000      	movs	r0, #0
 800445a:	f7ff ffbd 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA1); // Set Segment Re-map (X-flip)
 800445e:	20a1      	movs	r0, #161	@ 0xa1
 8004460:	f7ff ffba 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xC8); // Set COM Output Scan Direction (Y-flip)
 8004464:	20c8      	movs	r0, #200	@ 0xc8
 8004466:	f7ff ffb7 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xA8); // Set Multiplex Ratio
 800446a:	20a8      	movs	r0, #168	@ 0xa8
 800446c:	f7ff ffb4 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x3F);
 8004470:	203f      	movs	r0, #63	@ 0x3f
 8004472:	f7ff ffb1 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD3); // Set Display Offset
 8004476:	20d3      	movs	r0, #211	@ 0xd3
 8004478:	f7ff ffae 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x00);
 800447c:	2000      	movs	r0, #0
 800447e:	f7ff ffab 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD5); // Set Display Clock Divide Ratio
 8004482:	20d5      	movs	r0, #213	@ 0xd5
 8004484:	f7ff ffa8 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x80);
 8004488:	2080      	movs	r0, #128	@ 0x80
 800448a:	f7ff ffa5 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xD9); // Set Pre-charge Period
 800448e:	20d9      	movs	r0, #217	@ 0xd9
 8004490:	f7ff ffa2 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x22);
 8004494:	2022      	movs	r0, #34	@ 0x22
 8004496:	f7ff ff9f 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDA); // Set COM Pins Hardware Configuration
 800449a:	20da      	movs	r0, #218	@ 0xda
 800449c:	f7ff ff9c 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x12);
 80044a0:	2012      	movs	r0, #18
 80044a2:	f7ff ff99 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xDB); // Set VCOMH Deselect Level
 80044a6:	20db      	movs	r0, #219	@ 0xdb
 80044a8:	f7ff ff96 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x20);
 80044ac:	2020      	movs	r0, #32
 80044ae:	f7ff ff93 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x8D); // Charge Pump Settings
 80044b2:	208d      	movs	r0, #141	@ 0x8d
 80044b4:	f7ff ff90 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0x14);
 80044b8:	2014      	movs	r0, #20
 80044ba:	f7ff ff8d 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0xAF); // Display On
 80044be:	20af      	movs	r0, #175	@ 0xaf
 80044c0:	f7ff ff8a 	bl	80043d8 <SSD1309_WriteCommand>

    SSD1309_Fill(0);
 80044c4:	2000      	movs	r0, #0
 80044c6:	f000 f807 	bl	80044d8 <SSD1309_Fill>
    SSD1309_UpdateScreen();
 80044ca:	f000 f81d 	bl	8004508 <SSD1309_UpdateScreen>
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	58020400 	.word	0x58020400

080044d8 <SSD1309_Fill>:

void SSD1309_Fill(uint8_t color) {
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	4603      	mov	r3, r0
 80044e0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1309_Buffer, (color ? 0xFF : 0x00), sizeof(SSD1309_Buffer));
 80044e2:	79fb      	ldrb	r3, [r7, #7]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <SSD1309_Fill+0x14>
 80044e8:	23ff      	movs	r3, #255	@ 0xff
 80044ea:	e000      	b.n	80044ee <SSD1309_Fill+0x16>
 80044ec:	2300      	movs	r3, #0
 80044ee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044f2:	4619      	mov	r1, r3
 80044f4:	4803      	ldr	r0, [pc, #12]	@ (8004504 <SSD1309_Fill+0x2c>)
 80044f6:	f013 fe8b 	bl	8018210 <memset>
}
 80044fa:	bf00      	nop
 80044fc:	3708      	adds	r7, #8
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	24001f40 	.word	0x24001f40

08004508 <SSD1309_UpdateScreen>:

/**
 *    DMA.
 *         .
 */
void SSD1309_UpdateScreen(void) {
 8004508:	b580      	push	{r7, lr}
 800450a:	b084      	sub	sp, #16
 800450c:	af00      	add	r7, sp, #0
    // 1.      
    SSD1309_WriteCommand(0x21); // Column address range
 800450e:	2021      	movs	r0, #33	@ 0x21
 8004510:	f7ff ff62 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004514:	2000      	movs	r0, #0
 8004516:	f7ff ff5f 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(127);  // End
 800451a:	207f      	movs	r0, #127	@ 0x7f
 800451c:	f7ff ff5c 	bl	80043d8 <SSD1309_WriteCommand>

    SSD1309_WriteCommand(0x22); // Page address range
 8004520:	2022      	movs	r0, #34	@ 0x22
 8004522:	f7ff ff59 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(0);    // Start
 8004526:	2000      	movs	r0, #0
 8004528:	f7ff ff56 	bl	80043d8 <SSD1309_WriteCommand>
    SSD1309_WriteCommand(7);    // End
 800452c:	2007      	movs	r0, #7
 800452e:	f7ff ff53 	bl	80043d8 <SSD1309_WriteCommand>

    // 2.    
    HAL_GPIO_WritePin(SPI2_DC_GPIO_Port, SPI2_DC_Pin, GPIO_PIN_SET);
 8004532:	2201      	movs	r2, #1
 8004534:	2102      	movs	r1, #2
 8004536:	481d      	ldr	r0, [pc, #116]	@ (80045ac <SSD1309_UpdateScreen+0xa4>)
 8004538:	f004 ff6c 	bl	8009414 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800453c:	2200      	movs	r2, #0
 800453e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8004542:	481a      	ldr	r0, [pc, #104]	@ (80045ac <SSD1309_UpdateScreen+0xa4>)
 8004544:	f004 ff66 	bl	8009414 <HAL_GPIO_WritePin>
 8004548:	4b19      	ldr	r3, [pc, #100]	@ (80045b0 <SSD1309_UpdateScreen+0xa8>)
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004550:	60bb      	str	r3, [r7, #8]
    if ( dsize > 0 ) { 
 8004552:	68bb      	ldr	r3, [r7, #8]
 8004554:	2b00      	cmp	r3, #0
 8004556:	dd1d      	ble.n	8004594 <SSD1309_UpdateScreen+0x8c>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f003 021f 	and.w	r2, r3, #31
 800455e:	68bb      	ldr	r3, [r7, #8]
 8004560:	4413      	add	r3, r2
 8004562:	607b      	str	r3, [r7, #4]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	603b      	str	r3, [r7, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8004568:	f3bf 8f4f 	dsb	sy
}
 800456c:	bf00      	nop
        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800456e:	4a11      	ldr	r2, [pc, #68]	@ (80045b4 <SSD1309_UpdateScreen+0xac>)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8004576:	683b      	ldr	r3, [r7, #0]
 8004578:	3320      	adds	r3, #32
 800457a:	603b      	str	r3, [r7, #0]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	3b20      	subs	r3, #32
 8004580:	607b      	str	r3, [r7, #4]
      } while ( op_size > 0 );
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2b00      	cmp	r3, #0
 8004586:	dcf2      	bgt.n	800456e <SSD1309_UpdateScreen+0x66>
  __ASM volatile ("dsb 0xF":::"memory");
 8004588:	f3bf 8f4f 	dsb	sy
}
 800458c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800458e:	f3bf 8f6f 	isb	sy
}
 8004592:	bf00      	nop
}
 8004594:	bf00      	nop

    //   H7:    RAM    DMA  
    SCB_CleanDCache_by_Addr((uint32_t*)SSD1309_Buffer, sizeof(SSD1309_Buffer));

    // 3.      DMA
    HAL_SPI_Transmit_DMA(&hspi2, SSD1309_Buffer, sizeof(SSD1309_Buffer));
 8004596:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800459a:	4905      	ldr	r1, [pc, #20]	@ (80045b0 <SSD1309_UpdateScreen+0xa8>)
 800459c:	4806      	ldr	r0, [pc, #24]	@ (80045b8 <SSD1309_UpdateScreen+0xb0>)
 800459e:	f00b fed3 	bl	8010348 <HAL_SPI_Transmit_DMA>

    // :      (while),  CPU    .
    // CS      DMA,    ,
    //    CS ,       .
}
 80045a2:	bf00      	nop
 80045a4:	3710      	adds	r7, #16
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	58020400 	.word	0x58020400
 80045b0:	24001f40 	.word	0x24001f40
 80045b4:	e000ed00 	.word	0xe000ed00
 80045b8:	24001a90 	.word	0x24001a90

080045bc <SSD1309_SetCursor>:

void SSD1309_SetCursor(uint8_t x, uint8_t y) {
 80045bc:	b480      	push	{r7}
 80045be:	b083      	sub	sp, #12
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	4603      	mov	r3, r0
 80045c4:	460a      	mov	r2, r1
 80045c6:	71fb      	strb	r3, [r7, #7]
 80045c8:	4613      	mov	r3, r2
 80045ca:	71bb      	strb	r3, [r7, #6]
    CurrentX = x;
 80045cc:	4a05      	ldr	r2, [pc, #20]	@ (80045e4 <SSD1309_SetCursor+0x28>)
 80045ce:	79fb      	ldrb	r3, [r7, #7]
 80045d0:	7013      	strb	r3, [r2, #0]
    CurrentY = y;
 80045d2:	4a05      	ldr	r2, [pc, #20]	@ (80045e8 <SSD1309_SetCursor+0x2c>)
 80045d4:	79bb      	ldrb	r3, [r7, #6]
 80045d6:	7013      	strb	r3, [r2, #0]
}
 80045d8:	bf00      	nop
 80045da:	370c      	adds	r7, #12
 80045dc:	46bd      	mov	sp, r7
 80045de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e2:	4770      	bx	lr
 80045e4:	24002340 	.word	0x24002340
 80045e8:	24002341 	.word	0x24002341

080045ec <SSD1309_WriteChar>:

void SSD1309_WriteChar(char ch, uint8_t color) {
 80045ec:	b480      	push	{r7}
 80045ee:	b085      	sub	sp, #20
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	4603      	mov	r3, r0
 80045f4:	460a      	mov	r2, r1
 80045f6:	71fb      	strb	r3, [r7, #7]
 80045f8:	4613      	mov	r3, r2
 80045fa:	71bb      	strb	r3, [r7, #6]
    if (ch < 32 || ch > 126) return;
 80045fc:	79fb      	ldrb	r3, [r7, #7]
 80045fe:	2b1f      	cmp	r3, #31
 8004600:	d979      	bls.n	80046f6 <SSD1309_WriteChar+0x10a>
 8004602:	79fb      	ldrb	r3, [r7, #7]
 8004604:	2b7e      	cmp	r3, #126	@ 0x7e
 8004606:	d876      	bhi.n	80046f6 <SSD1309_WriteChar+0x10a>

    for (uint8_t i = 0; i < 5; i++) {
 8004608:	2300      	movs	r3, #0
 800460a:	73fb      	strb	r3, [r7, #15]
 800460c:	e069      	b.n	80046e2 <SSD1309_WriteChar+0xf6>
        uint8_t b = Font5x7[(ch - 32) * 5 + i];
 800460e:	79fb      	ldrb	r3, [r7, #7]
 8004610:	f1a3 0220 	sub.w	r2, r3, #32
 8004614:	4613      	mov	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	441a      	add	r2, r3
 800461a:	7bfb      	ldrb	r3, [r7, #15]
 800461c:	4413      	add	r3, r2
 800461e:	4a39      	ldr	r2, [pc, #228]	@ (8004704 <SSD1309_WriteChar+0x118>)
 8004620:	5cd3      	ldrb	r3, [r2, r3]
 8004622:	737b      	strb	r3, [r7, #13]
        for (uint8_t j = 0; j < 8; j++) {
 8004624:	2300      	movs	r3, #0
 8004626:	73bb      	strb	r3, [r7, #14]
 8004628:	e055      	b.n	80046d6 <SSD1309_WriteChar+0xea>
            if ((b >> j) & 0x01) {
 800462a:	7b7a      	ldrb	r2, [r7, #13]
 800462c:	7bbb      	ldrb	r3, [r7, #14]
 800462e:	fa42 f303 	asr.w	r3, r2, r3
 8004632:	f003 0301 	and.w	r3, r3, #1
 8004636:	2b00      	cmp	r3, #0
 8004638:	d04a      	beq.n	80046d0 <SSD1309_WriteChar+0xe4>
                uint8_t x = CurrentX + i;
 800463a:	4b33      	ldr	r3, [pc, #204]	@ (8004708 <SSD1309_WriteChar+0x11c>)
 800463c:	781a      	ldrb	r2, [r3, #0]
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	4413      	add	r3, r2
 8004642:	733b      	strb	r3, [r7, #12]
                uint8_t y = CurrentY + j;
 8004644:	4b31      	ldr	r3, [pc, #196]	@ (800470c <SSD1309_WriteChar+0x120>)
 8004646:	781a      	ldrb	r2, [r3, #0]
 8004648:	7bbb      	ldrb	r3, [r7, #14]
 800464a:	4413      	add	r3, r2
 800464c:	72fb      	strb	r3, [r7, #11]

                if (x < SSD1309_WIDTH && y < SSD1309_HEIGHT) {
 800464e:	f997 300c 	ldrsb.w	r3, [r7, #12]
 8004652:	2b00      	cmp	r3, #0
 8004654:	db3c      	blt.n	80046d0 <SSD1309_WriteChar+0xe4>
 8004656:	7afb      	ldrb	r3, [r7, #11]
 8004658:	2b3f      	cmp	r3, #63	@ 0x3f
 800465a:	d839      	bhi.n	80046d0 <SSD1309_WriteChar+0xe4>
                    if (color)
 800465c:	79bb      	ldrb	r3, [r7, #6]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d01a      	beq.n	8004698 <SSD1309_WriteChar+0xac>
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] |= (1 << (y % 8));
 8004662:	7b3a      	ldrb	r2, [r7, #12]
 8004664:	7afb      	ldrb	r3, [r7, #11]
 8004666:	08db      	lsrs	r3, r3, #3
 8004668:	b2d8      	uxtb	r0, r3
 800466a:	4603      	mov	r3, r0
 800466c:	01db      	lsls	r3, r3, #7
 800466e:	4413      	add	r3, r2
 8004670:	4a27      	ldr	r2, [pc, #156]	@ (8004710 <SSD1309_WriteChar+0x124>)
 8004672:	5cd3      	ldrb	r3, [r2, r3]
 8004674:	b25a      	sxtb	r2, r3
 8004676:	7afb      	ldrb	r3, [r7, #11]
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	2101      	movs	r1, #1
 800467e:	fa01 f303 	lsl.w	r3, r1, r3
 8004682:	b25b      	sxtb	r3, r3
 8004684:	4313      	orrs	r3, r2
 8004686:	b259      	sxtb	r1, r3
 8004688:	7b3a      	ldrb	r2, [r7, #12]
 800468a:	4603      	mov	r3, r0
 800468c:	01db      	lsls	r3, r3, #7
 800468e:	4413      	add	r3, r2
 8004690:	b2c9      	uxtb	r1, r1
 8004692:	4a1f      	ldr	r2, [pc, #124]	@ (8004710 <SSD1309_WriteChar+0x124>)
 8004694:	54d1      	strb	r1, [r2, r3]
 8004696:	e01b      	b.n	80046d0 <SSD1309_WriteChar+0xe4>
                    else
                        SSD1309_Buffer[x + (y / 8) * SSD1309_WIDTH] &= ~(1 << (y % 8));
 8004698:	7b3a      	ldrb	r2, [r7, #12]
 800469a:	7afb      	ldrb	r3, [r7, #11]
 800469c:	08db      	lsrs	r3, r3, #3
 800469e:	b2d8      	uxtb	r0, r3
 80046a0:	4603      	mov	r3, r0
 80046a2:	01db      	lsls	r3, r3, #7
 80046a4:	4413      	add	r3, r2
 80046a6:	4a1a      	ldr	r2, [pc, #104]	@ (8004710 <SSD1309_WriteChar+0x124>)
 80046a8:	5cd3      	ldrb	r3, [r2, r3]
 80046aa:	b25a      	sxtb	r2, r3
 80046ac:	7afb      	ldrb	r3, [r7, #11]
 80046ae:	f003 0307 	and.w	r3, r3, #7
 80046b2:	2101      	movs	r1, #1
 80046b4:	fa01 f303 	lsl.w	r3, r1, r3
 80046b8:	b25b      	sxtb	r3, r3
 80046ba:	43db      	mvns	r3, r3
 80046bc:	b25b      	sxtb	r3, r3
 80046be:	4013      	ands	r3, r2
 80046c0:	b259      	sxtb	r1, r3
 80046c2:	7b3a      	ldrb	r2, [r7, #12]
 80046c4:	4603      	mov	r3, r0
 80046c6:	01db      	lsls	r3, r3, #7
 80046c8:	4413      	add	r3, r2
 80046ca:	b2c9      	uxtb	r1, r1
 80046cc:	4a10      	ldr	r2, [pc, #64]	@ (8004710 <SSD1309_WriteChar+0x124>)
 80046ce:	54d1      	strb	r1, [r2, r3]
        for (uint8_t j = 0; j < 8; j++) {
 80046d0:	7bbb      	ldrb	r3, [r7, #14]
 80046d2:	3301      	adds	r3, #1
 80046d4:	73bb      	strb	r3, [r7, #14]
 80046d6:	7bbb      	ldrb	r3, [r7, #14]
 80046d8:	2b07      	cmp	r3, #7
 80046da:	d9a6      	bls.n	800462a <SSD1309_WriteChar+0x3e>
    for (uint8_t i = 0; i < 5; i++) {
 80046dc:	7bfb      	ldrb	r3, [r7, #15]
 80046de:	3301      	adds	r3, #1
 80046e0:	73fb      	strb	r3, [r7, #15]
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	2b04      	cmp	r3, #4
 80046e6:	d992      	bls.n	800460e <SSD1309_WriteChar+0x22>
                }
            }
        }
    }
    CurrentX += 6;
 80046e8:	4b07      	ldr	r3, [pc, #28]	@ (8004708 <SSD1309_WriteChar+0x11c>)
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	3306      	adds	r3, #6
 80046ee:	b2da      	uxtb	r2, r3
 80046f0:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <SSD1309_WriteChar+0x11c>)
 80046f2:	701a      	strb	r2, [r3, #0]
 80046f4:	e000      	b.n	80046f8 <SSD1309_WriteChar+0x10c>
    if (ch < 32 || ch > 126) return;
 80046f6:	bf00      	nop
}
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	0801916c 	.word	0x0801916c
 8004708:	24002340 	.word	0x24002340
 800470c:	24002341 	.word	0x24002341
 8004710:	24001f40 	.word	0x24001f40

08004714 <SSD1309_WriteString>:

void SSD1309_WriteString(const char *str, uint8_t color) {
 8004714:	b580      	push	{r7, lr}
 8004716:	b082      	sub	sp, #8
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	460b      	mov	r3, r1
 800471e:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8004720:	e008      	b.n	8004734 <SSD1309_WriteString+0x20>
        SSD1309_WriteChar(*str++, color);
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	1c5a      	adds	r2, r3, #1
 8004726:	607a      	str	r2, [r7, #4]
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	78fa      	ldrb	r2, [r7, #3]
 800472c:	4611      	mov	r1, r2
 800472e:	4618      	mov	r0, r3
 8004730:	f7ff ff5c 	bl	80045ec <SSD1309_WriteChar>
    while (*str) {
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d1f2      	bne.n	8004722 <SSD1309_WriteString+0xe>
    }
}
 800473c:	bf00      	nop
 800473e:	bf00      	nop
 8004740:	3708      	adds	r7, #8
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}
	...

08004748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004748:	b480      	push	{r7}
 800474a:	b083      	sub	sp, #12
 800474c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800474e:	4b0a      	ldr	r3, [pc, #40]	@ (8004778 <HAL_MspInit+0x30>)
 8004750:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004754:	4a08      	ldr	r2, [pc, #32]	@ (8004778 <HAL_MspInit+0x30>)
 8004756:	f043 0302 	orr.w	r3, r3, #2
 800475a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800475e:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <HAL_MspInit+0x30>)
 8004760:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	607b      	str	r3, [r7, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	58024400 	.word	0x58024400

0800477c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b0ba      	sub	sp, #232	@ 0xe8
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004784:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004788:	2200      	movs	r2, #0
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	605a      	str	r2, [r3, #4]
 800478e:	609a      	str	r2, [r3, #8]
 8004790:	60da      	str	r2, [r3, #12]
 8004792:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004794:	f107 0310 	add.w	r3, r7, #16
 8004798:	22c0      	movs	r2, #192	@ 0xc0
 800479a:	2100      	movs	r1, #0
 800479c:	4618      	mov	r0, r3
 800479e:	f013 fd37 	bl	8018210 <memset>
  if(hi2c->Instance==I2C1)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a2e      	ldr	r2, [pc, #184]	@ (8004860 <HAL_I2C_MspInit+0xe4>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d155      	bne.n	8004858 <HAL_I2C_MspInit+0xdc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80047ac:	f04f 0208 	mov.w	r2, #8
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80047b8:	2300      	movs	r3, #0
 80047ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80047be:	f107 0310 	add.w	r3, r7, #16
 80047c2:	4618      	mov	r0, r3
 80047c4:	f009 fc82 	bl	800e0cc <HAL_RCCEx_PeriphCLKConfig>
 80047c8:	4603      	mov	r3, r0
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d001      	beq.n	80047d2 <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 80047ce:	f7fd fd46 	bl	800225e <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80047d2:	4b24      	ldr	r3, [pc, #144]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 80047d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047d8:	4a22      	ldr	r2, [pc, #136]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 80047da:	f043 0302 	orr.w	r3, r3, #2
 80047de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047e2:	4b20      	ldr	r3, [pc, #128]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 80047e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	60fb      	str	r3, [r7, #12]
 80047ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80047f0:	23c0      	movs	r3, #192	@ 0xc0
 80047f2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80047f6:	2312      	movs	r3, #18
 80047f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fc:	2300      	movs	r3, #0
 80047fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004802:	2302      	movs	r3, #2
 8004804:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004808:	2304      	movs	r3, #4
 800480a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800480e:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004812:	4619      	mov	r1, r3
 8004814:	4814      	ldr	r0, [pc, #80]	@ (8004868 <HAL_I2C_MspInit+0xec>)
 8004816:	f004 fc35 	bl	8009084 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800481a:	4b12      	ldr	r3, [pc, #72]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 800481c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004820:	4a10      	ldr	r2, [pc, #64]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 8004822:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004826:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800482a:	4b0e      	ldr	r3, [pc, #56]	@ (8004864 <HAL_I2C_MspInit+0xe8>)
 800482c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004830:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 12, 0);
 8004838:	2200      	movs	r2, #0
 800483a:	210c      	movs	r1, #12
 800483c:	201f      	movs	r0, #31
 800483e:	f001 fd1e 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004842:	201f      	movs	r0, #31
 8004844:	f001 fd35 	bl	80062b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 12, 0);
 8004848:	2200      	movs	r2, #0
 800484a:	210c      	movs	r1, #12
 800484c:	2020      	movs	r0, #32
 800484e:	f001 fd16 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004852:	2020      	movs	r0, #32
 8004854:	f001 fd2d 	bl	80062b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004858:	bf00      	nop
 800485a:	37e8      	adds	r7, #232	@ 0xe8
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	40005400 	.word	0x40005400
 8004864:	58024400 	.word	0x58024400
 8004868:	58020400 	.word	0x58020400

0800486c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b0ba      	sub	sp, #232	@ 0xe8
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004874:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004878:	2200      	movs	r2, #0
 800487a:	601a      	str	r2, [r3, #0]
 800487c:	605a      	str	r2, [r3, #4]
 800487e:	609a      	str	r2, [r3, #8]
 8004880:	60da      	str	r2, [r3, #12]
 8004882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004884:	f107 0310 	add.w	r3, r7, #16
 8004888:	22c0      	movs	r2, #192	@ 0xc0
 800488a:	2100      	movs	r1, #0
 800488c:	4618      	mov	r0, r3
 800488e:	f013 fcbf 	bl	8018210 <memset>
  if(hspi->Instance==SPI2)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4a41      	ldr	r2, [pc, #260]	@ (800499c <HAL_SPI_MspInit+0x130>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d17b      	bne.n	8004994 <HAL_SPI_MspInit+0x128>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 800489c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80048a8:	2300      	movs	r3, #0
 80048aa:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80048ac:	f107 0310 	add.w	r3, r7, #16
 80048b0:	4618      	mov	r0, r3
 80048b2:	f009 fc0b 	bl	800e0cc <HAL_RCCEx_PeriphCLKConfig>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d001      	beq.n	80048c0 <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 80048bc:	f7fd fccf 	bl	800225e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80048c0:	4b37      	ldr	r3, [pc, #220]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048c6:	4a36      	ldr	r2, [pc, #216]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80048cc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80048d0:	4b33      	ldr	r3, [pc, #204]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048de:	4b30      	ldr	r3, [pc, #192]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048e4:	4a2e      	ldr	r2, [pc, #184]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048e6:	f043 0302 	orr.w	r3, r3, #2
 80048ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80048ee:	4b2c      	ldr	r3, [pc, #176]	@ (80049a0 <HAL_SPI_MspInit+0x134>)
 80048f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048f4:	f003 0302 	and.w	r3, r3, #2
 80048f8:	60bb      	str	r3, [r7, #8]
 80048fa:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = SPI2_SCK_Pin|SPI2_SDA_Pin;
 80048fc:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8004900:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004904:	2302      	movs	r3, #2
 8004906:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490a:	2300      	movs	r3, #0
 800490c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004910:	2302      	movs	r3, #2
 8004912:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004916:	2305      	movs	r3, #5
 8004918:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800491c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8004920:	4619      	mov	r1, r3
 8004922:	4820      	ldr	r0, [pc, #128]	@ (80049a4 <HAL_SPI_MspInit+0x138>)
 8004924:	f004 fbae 	bl	8009084 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream5;
 8004928:	4b1f      	ldr	r3, [pc, #124]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800492a:	4a20      	ldr	r2, [pc, #128]	@ (80049ac <HAL_SPI_MspInit+0x140>)
 800492c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_SPI2_TX;
 800492e:	4b1e      	ldr	r3, [pc, #120]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004930:	2228      	movs	r2, #40	@ 0x28
 8004932:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004934:	4b1c      	ldr	r3, [pc, #112]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004936:	2240      	movs	r2, #64	@ 0x40
 8004938:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800493a:	4b1b      	ldr	r3, [pc, #108]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800493c:	2200      	movs	r2, #0
 800493e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004940:	4b19      	ldr	r3, [pc, #100]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004942:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004946:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004948:	4b17      	ldr	r3, [pc, #92]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800494a:	2200      	movs	r2, #0
 800494c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800494e:	4b16      	ldr	r3, [pc, #88]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004950:	2200      	movs	r2, #0
 8004952:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004954:	4b14      	ldr	r3, [pc, #80]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004956:	2200      	movs	r2, #0
 8004958:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 800495a:	4b13      	ldr	r3, [pc, #76]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800495c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004960:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004962:	4b11      	ldr	r3, [pc, #68]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004964:	2200      	movs	r2, #0
 8004966:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004968:	480f      	ldr	r0, [pc, #60]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800496a:	f001 fd35 	bl	80063d8 <HAL_DMA_Init>
 800496e:	4603      	mov	r3, r0
 8004970:	2b00      	cmp	r3, #0
 8004972:	d001      	beq.n	8004978 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 8004974:	f7fd fc73 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	4a0b      	ldr	r2, [pc, #44]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 800497c:	679a      	str	r2, [r3, #120]	@ 0x78
 800497e:	4a0a      	ldr	r2, [pc, #40]	@ (80049a8 <HAL_SPI_MspInit+0x13c>)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8004984:	2200      	movs	r2, #0
 8004986:	2102      	movs	r1, #2
 8004988:	2024      	movs	r0, #36	@ 0x24
 800498a:	f001 fc78 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800498e:	2024      	movs	r0, #36	@ 0x24
 8004990:	f001 fc8f 	bl	80062b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 8004994:	bf00      	nop
 8004996:	37e8      	adds	r7, #232	@ 0xe8
 8004998:	46bd      	mov	sp, r7
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40003800 	.word	0x40003800
 80049a0:	58024400 	.word	0x58024400
 80049a4:	58020400 	.word	0x58020400
 80049a8:	24001b18 	.word	0x24001b18
 80049ac:	40020088 	.word	0x40020088

080049b0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b084      	sub	sp, #16
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049c0:	d117      	bne.n	80049f2 <HAL_TIM_Base_MspInit+0x42>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80049c2:	4b1c      	ldr	r3, [pc, #112]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 80049c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 80049ca:	f043 0301 	orr.w	r3, r3, #1
 80049ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80049d2:	4b18      	ldr	r3, [pc, #96]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 80049d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	60fb      	str	r3, [r7, #12]
 80049de:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 10, 0);
 80049e0:	2200      	movs	r2, #0
 80049e2:	210a      	movs	r1, #10
 80049e4:	201c      	movs	r0, #28
 80049e6:	f001 fc4a 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80049ea:	201c      	movs	r0, #28
 80049ec:	f001 fc61 	bl	80062b2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80049f0:	e01b      	b.n	8004a2a <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM3)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	4a10      	ldr	r2, [pc, #64]	@ (8004a38 <HAL_TIM_Base_MspInit+0x88>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d116      	bne.n	8004a2a <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80049fc:	4b0d      	ldr	r3, [pc, #52]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 80049fe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a02:	4a0c      	ldr	r2, [pc, #48]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 8004a04:	f043 0302 	orr.w	r3, r3, #2
 8004a08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004a0c:	4b09      	ldr	r3, [pc, #36]	@ (8004a34 <HAL_TIM_Base_MspInit+0x84>)
 8004a0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a12:	f003 0302 	and.w	r3, r3, #2
 8004a16:	60bb      	str	r3, [r7, #8]
 8004a18:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	2101      	movs	r1, #1
 8004a1e:	201d      	movs	r0, #29
 8004a20:	f001 fc2d 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004a24:	201d      	movs	r0, #29
 8004a26:	f001 fc44 	bl	80062b2 <HAL_NVIC_EnableIRQ>
}
 8004a2a:	bf00      	nop
 8004a2c:	3710      	adds	r7, #16
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bd80      	pop	{r7, pc}
 8004a32:	bf00      	nop
 8004a34:	58024400 	.word	0x58024400
 8004a38:	40000400 	.word	0x40000400

08004a3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b0bc      	sub	sp, #240	@ 0xf0
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004a44:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004a48:	2200      	movs	r2, #0
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	605a      	str	r2, [r3, #4]
 8004a4e:	609a      	str	r2, [r3, #8]
 8004a50:	60da      	str	r2, [r3, #12]
 8004a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004a54:	f107 0318 	add.w	r3, r7, #24
 8004a58:	22c0      	movs	r2, #192	@ 0xc0
 8004a5a:	2100      	movs	r1, #0
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	f013 fbd7 	bl	8018210 <memset>
  if(huart->Instance==USART2)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a58      	ldr	r2, [pc, #352]	@ (8004bc8 <HAL_UART_MspInit+0x18c>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	f040 80bb 	bne.w	8004be4 <HAL_UART_MspInit+0x1a8>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004a6e:	f04f 0202 	mov.w	r2, #2
 8004a72:	f04f 0300 	mov.w	r3, #0
 8004a76:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a80:	f107 0318 	add.w	r3, r7, #24
 8004a84:	4618      	mov	r0, r3
 8004a86:	f009 fb21 	bl	800e0cc <HAL_RCCEx_PeriphCLKConfig>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d001      	beq.n	8004a94 <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8004a90:	f7fd fbe5 	bl	800225e <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a94:	4b4d      	ldr	r3, [pc, #308]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004a96:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a9a:	4a4c      	ldr	r2, [pc, #304]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004a9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aa0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004aa4:	4b49      	ldr	r3, [pc, #292]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004aa6:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ab2:	4b46      	ldr	r3, [pc, #280]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ab8:	4a44      	ldr	r2, [pc, #272]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004aba:	f043 0301 	orr.w	r3, r3, #1
 8004abe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ac2:	4b42      	ldr	r3, [pc, #264]	@ (8004bcc <HAL_UART_MspInit+0x190>)
 8004ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	613b      	str	r3, [r7, #16]
 8004ace:	693b      	ldr	r3, [r7, #16]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004ad0:	230c      	movs	r3, #12
 8004ad2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ad6:	2302      	movs	r3, #2
 8004ad8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004adc:	2300      	movs	r3, #0
 8004ade:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004ae2:	2302      	movs	r3, #2
 8004ae4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ae8:	2307      	movs	r3, #7
 8004aea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004aee:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004af2:	4619      	mov	r1, r3
 8004af4:	4836      	ldr	r0, [pc, #216]	@ (8004bd0 <HAL_UART_MspInit+0x194>)
 8004af6:	f004 fac5 	bl	8009084 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream1;
 8004afa:	4b36      	ldr	r3, [pc, #216]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004afc:	4a36      	ldr	r2, [pc, #216]	@ (8004bd8 <HAL_UART_MspInit+0x19c>)
 8004afe:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004b00:	4b34      	ldr	r3, [pc, #208]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b02:	222b      	movs	r2, #43	@ 0x2b
 8004b04:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004b06:	4b33      	ldr	r3, [pc, #204]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b0c:	4b31      	ldr	r3, [pc, #196]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b0e:	2200      	movs	r2, #0
 8004b10:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004b12:	4b30      	ldr	r3, [pc, #192]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b14:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b18:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b1a:	4b2e      	ldr	r3, [pc, #184]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b1c:	2200      	movs	r2, #0
 8004b1e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b20:	4b2c      	ldr	r3, [pc, #176]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b22:	2200      	movs	r2, #0
 8004b24:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8004b26:	4b2b      	ldr	r3, [pc, #172]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004b2c:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004b2e:	4b29      	ldr	r3, [pc, #164]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b30:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b34:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b36:	4b27      	ldr	r3, [pc, #156]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b38:	2200      	movs	r2, #0
 8004b3a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004b3c:	4825      	ldr	r0, [pc, #148]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b3e:	f001 fc4b 	bl	80063d8 <HAL_DMA_Init>
 8004b42:	4603      	mov	r3, r0
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d001      	beq.n	8004b4c <HAL_UART_MspInit+0x110>
    {
      Error_Handler();
 8004b48:	f7fd fb89 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a21      	ldr	r2, [pc, #132]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b50:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004b54:	4a1f      	ldr	r2, [pc, #124]	@ (8004bd4 <HAL_UART_MspInit+0x198>)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream2;
 8004b5a:	4b20      	ldr	r3, [pc, #128]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b5c:	4a20      	ldr	r2, [pc, #128]	@ (8004be0 <HAL_UART_MspInit+0x1a4>)
 8004b5e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004b60:	4b1e      	ldr	r3, [pc, #120]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b62:	222c      	movs	r2, #44	@ 0x2c
 8004b64:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004b66:	4b1d      	ldr	r3, [pc, #116]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b68:	2240      	movs	r2, #64	@ 0x40
 8004b6a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b6e:	2200      	movs	r2, #0
 8004b70:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004b72:	4b1a      	ldr	r3, [pc, #104]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b74:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004b78:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004b7a:	4b18      	ldr	r3, [pc, #96]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004b80:	4b16      	ldr	r3, [pc, #88]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b82:	2200      	movs	r2, #0
 8004b84:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004b86:	4b15      	ldr	r3, [pc, #84]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b88:	2200      	movs	r2, #0
 8004b8a:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004b8c:	4b13      	ldr	r3, [pc, #76]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b8e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004b92:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004b94:	4b11      	ldr	r3, [pc, #68]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b96:	2200      	movs	r2, #0
 8004b98:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004b9a:	4810      	ldr	r0, [pc, #64]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004b9c:	f001 fc1c 	bl	80063d8 <HAL_DMA_Init>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d001      	beq.n	8004baa <HAL_UART_MspInit+0x16e>
    {
      Error_Handler();
 8004ba6:	f7fd fb5a 	bl	800225e <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	4a0b      	ldr	r2, [pc, #44]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004bae:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004bb0:	4a0a      	ldr	r2, [pc, #40]	@ (8004bdc <HAL_UART_MspInit+0x1a0>)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	2102      	movs	r1, #2
 8004bba:	2026      	movs	r0, #38	@ 0x26
 8004bbc:	f001 fb5f 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004bc0:	2026      	movs	r0, #38	@ 0x26
 8004bc2:	f001 fb76 	bl	80062b2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 8004bc6:	e0c0      	b.n	8004d4a <HAL_UART_MspInit+0x30e>
 8004bc8:	40004400 	.word	0x40004400
 8004bcc:	58024400 	.word	0x58024400
 8004bd0:	58020000 	.word	0x58020000
 8004bd4:	24001d50 	.word	0x24001d50
 8004bd8:	40020028 	.word	0x40020028
 8004bdc:	24001dc8 	.word	0x24001dc8
 8004be0:	40020040 	.word	0x40020040
  else if(huart->Instance==USART3)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a5a      	ldr	r2, [pc, #360]	@ (8004d54 <HAL_UART_MspInit+0x318>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	f040 80ad 	bne.w	8004d4a <HAL_UART_MspInit+0x30e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8004bf0:	f04f 0202 	mov.w	r2, #2
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004c02:	f107 0318 	add.w	r3, r7, #24
 8004c06:	4618      	mov	r0, r3
 8004c08:	f009 fa60 	bl	800e0cc <HAL_RCCEx_PeriphCLKConfig>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d001      	beq.n	8004c16 <HAL_UART_MspInit+0x1da>
      Error_Handler();
 8004c12:	f7fd fb24 	bl	800225e <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004c16:	4b50      	ldr	r3, [pc, #320]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c1c:	4a4e      	ldr	r2, [pc, #312]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004c26:	4b4c      	ldr	r3, [pc, #304]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004c2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004c30:	60fb      	str	r3, [r7, #12]
 8004c32:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c34:	4b48      	ldr	r3, [pc, #288]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c3a:	4a47      	ldr	r2, [pc, #284]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c3c:	f043 0302 	orr.w	r3, r3, #2
 8004c40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c44:	4b44      	ldr	r3, [pc, #272]	@ (8004d58 <HAL_UART_MspInit+0x31c>)
 8004c46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c4a:	f003 0302 	and.w	r3, r3, #2
 8004c4e:	60bb      	str	r3, [r7, #8]
 8004c50:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004c52:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004c56:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c60:	2300      	movs	r3, #0
 8004c62:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c66:	2302      	movs	r3, #2
 8004c68:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004c6c:	2307      	movs	r3, #7
 8004c6e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c72:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8004c76:	4619      	mov	r1, r3
 8004c78:	4838      	ldr	r0, [pc, #224]	@ (8004d5c <HAL_UART_MspInit+0x320>)
 8004c7a:	f004 fa03 	bl	8009084 <HAL_GPIO_Init>
    hdma_usart3_rx.Instance = DMA1_Stream3;
 8004c7e:	4b38      	ldr	r3, [pc, #224]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004c80:	4a38      	ldr	r2, [pc, #224]	@ (8004d64 <HAL_UART_MspInit+0x328>)
 8004c82:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Request = DMA_REQUEST_USART3_RX;
 8004c84:	4b36      	ldr	r3, [pc, #216]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004c86:	222d      	movs	r2, #45	@ 0x2d
 8004c88:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004c8a:	4b35      	ldr	r3, [pc, #212]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c90:	4b33      	ldr	r3, [pc, #204]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004c96:	4b32      	ldr	r3, [pc, #200]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004c98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004c9c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c9e:	4b30      	ldr	r3, [pc, #192]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004ca4:	4b2e      	ldr	r3, [pc, #184]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8004caa:	4b2d      	ldr	r3, [pc, #180]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004cb0:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cb4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004cb8:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004cba:	4b29      	ldr	r3, [pc, #164]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8004cc0:	4827      	ldr	r0, [pc, #156]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cc2:	f001 fb89 	bl	80063d8 <HAL_DMA_Init>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <HAL_UART_MspInit+0x294>
      Error_Handler();
 8004ccc:	f7fd fac7 	bl	800225e <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	4a23      	ldr	r2, [pc, #140]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cd4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8004cd8:	4a21      	ldr	r2, [pc, #132]	@ (8004d60 <HAL_UART_MspInit+0x324>)
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart3_tx.Instance = DMA1_Stream4;
 8004cde:	4b22      	ldr	r3, [pc, #136]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004ce0:	4a22      	ldr	r2, [pc, #136]	@ (8004d6c <HAL_UART_MspInit+0x330>)
 8004ce2:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Request = DMA_REQUEST_USART3_TX;
 8004ce4:	4b20      	ldr	r3, [pc, #128]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004ce6:	222e      	movs	r2, #46	@ 0x2e
 8004ce8:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004cea:	4b1f      	ldr	r3, [pc, #124]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004cec:	2240      	movs	r2, #64	@ 0x40
 8004cee:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004cf2:	2200      	movs	r2, #0
 8004cf4:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004cf8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004cfc:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d04:	4b18      	ldr	r3, [pc, #96]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8004d0a:	4b17      	ldr	r3, [pc, #92]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004d10:	4b15      	ldr	r3, [pc, #84]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d12:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004d16:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004d18:	4b13      	ldr	r3, [pc, #76]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8004d1e:	4812      	ldr	r0, [pc, #72]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d20:	f001 fb5a 	bl	80063d8 <HAL_DMA_Init>
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <HAL_UART_MspInit+0x2f2>
      Error_Handler();
 8004d2a:	f7fd fa98 	bl	800225e <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a0d      	ldr	r2, [pc, #52]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d32:	67da      	str	r2, [r3, #124]	@ 0x7c
 8004d34:	4a0c      	ldr	r2, [pc, #48]	@ (8004d68 <HAL_UART_MspInit+0x32c>)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	2102      	movs	r1, #2
 8004d3e:	2027      	movs	r0, #39	@ 0x27
 8004d40:	f001 fa9d 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8004d44:	2027      	movs	r0, #39	@ 0x27
 8004d46:	f001 fab4 	bl	80062b2 <HAL_NVIC_EnableIRQ>
}
 8004d4a:	bf00      	nop
 8004d4c:	37f0      	adds	r7, #240	@ 0xf0
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}
 8004d52:	bf00      	nop
 8004d54:	40004800 	.word	0x40004800
 8004d58:	58024400 	.word	0x58024400
 8004d5c:	58020400 	.word	0x58020400
 8004d60:	24001e40 	.word	0x24001e40
 8004d64:	40020058 	.word	0x40020058
 8004d68:	24001eb8 	.word	0x24001eb8
 8004d6c:	40020070 	.word	0x40020070

08004d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d70:	b480      	push	{r7}
 8004d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d74:	bf00      	nop
 8004d76:	e7fd      	b.n	8004d74 <NMI_Handler+0x4>

08004d78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d7c:	bf00      	nop
 8004d7e:	e7fd      	b.n	8004d7c <HardFault_Handler+0x4>

08004d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d80:	b480      	push	{r7}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d84:	bf00      	nop
 8004d86:	e7fd      	b.n	8004d84 <MemManage_Handler+0x4>

08004d88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d8c:	bf00      	nop
 8004d8e:	e7fd      	b.n	8004d8c <BusFault_Handler+0x4>

08004d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d90:	b480      	push	{r7}
 8004d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d94:	bf00      	nop
 8004d96:	e7fd      	b.n	8004d94 <UsageFault_Handler+0x4>

08004d98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004d9c:	bf00      	nop
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da4:	4770      	bx	lr

08004da6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004da6:	b480      	push	{r7}
 8004da8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004daa:	bf00      	nop
 8004dac:	46bd      	mov	sp, r7
 8004dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db2:	4770      	bx	lr

08004db4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004db4:	b480      	push	{r7}
 8004db6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004db8:	bf00      	nop
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc0:	4770      	bx	lr

08004dc2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004dc2:	b580      	push	{r7, lr}
 8004dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004dc6:	f001 f92f 	bl	8006028 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004dca:	bf00      	nop
 8004dcc:	bd80      	pop	{r7, pc}
	...

08004dd0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004dd4:	4802      	ldr	r0, [pc, #8]	@ (8004de0 <DMA1_Stream1_IRQHandler+0x10>)
 8004dd6:	f002 fe29 	bl	8007a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8004dda:	bf00      	nop
 8004ddc:	bd80      	pop	{r7, pc}
 8004dde:	bf00      	nop
 8004de0:	24001d50 	.word	0x24001d50

08004de4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004de4:	b580      	push	{r7, lr}
 8004de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004de8:	4802      	ldr	r0, [pc, #8]	@ (8004df4 <DMA1_Stream2_IRQHandler+0x10>)
 8004dea:	f002 fe1f 	bl	8007a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8004dee:	bf00      	nop
 8004df0:	bd80      	pop	{r7, pc}
 8004df2:	bf00      	nop
 8004df4:	24001dc8 	.word	0x24001dc8

08004df8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8004dfc:	4802      	ldr	r0, [pc, #8]	@ (8004e08 <DMA1_Stream3_IRQHandler+0x10>)
 8004dfe:	f002 fe15 	bl	8007a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8004e02:	bf00      	nop
 8004e04:	bd80      	pop	{r7, pc}
 8004e06:	bf00      	nop
 8004e08:	24001e40 	.word	0x24001e40

08004e0c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8004e10:	4802      	ldr	r0, [pc, #8]	@ (8004e1c <DMA1_Stream4_IRQHandler+0x10>)
 8004e12:	f002 fe0b 	bl	8007a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8004e16:	bf00      	nop
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	24001eb8 	.word	0x24001eb8

08004e20 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004e24:	4802      	ldr	r0, [pc, #8]	@ (8004e30 <DMA1_Stream5_IRQHandler+0x10>)
 8004e26:	f002 fe01 	bl	8007a2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004e2a:	bf00      	nop
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	24001b18 	.word	0x24001b18

08004e34 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004e38:	4802      	ldr	r0, [pc, #8]	@ (8004e44 <TIM2_IRQHandler+0x10>)
 8004e3a:	f00b fff7 	bl	8010e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004e3e:	bf00      	nop
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	24001b90 	.word	0x24001b90

08004e48 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004e4c:	4802      	ldr	r0, [pc, #8]	@ (8004e58 <TIM3_IRQHandler+0x10>)
 8004e4e:	f00b ffed 	bl	8010e2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004e52:	bf00      	nop
 8004e54:	bd80      	pop	{r7, pc}
 8004e56:	bf00      	nop
 8004e58:	24001bdc 	.word	0x24001bdc

08004e5c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004e60:	4802      	ldr	r0, [pc, #8]	@ (8004e6c <I2C1_EV_IRQHandler+0x10>)
 8004e62:	f004 fe37 	bl	8009ad4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}
 8004e6a:	bf00      	nop
 8004e6c:	24001a3c 	.word	0x24001a3c

08004e70 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8004e74:	4802      	ldr	r0, [pc, #8]	@ (8004e80 <I2C1_ER_IRQHandler+0x10>)
 8004e76:	f004 fe47 	bl	8009b08 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004e7a:	bf00      	nop
 8004e7c:	bd80      	pop	{r7, pc}
 8004e7e:	bf00      	nop
 8004e80:	24001a3c 	.word	0x24001a3c

08004e84 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8004e88:	4802      	ldr	r0, [pc, #8]	@ (8004e94 <SPI2_IRQHandler+0x10>)
 8004e8a:	f00b fb9f 	bl	80105cc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8004e8e:	bf00      	nop
 8004e90:	bd80      	pop	{r7, pc}
 8004e92:	bf00      	nop
 8004e94:	24001a90 	.word	0x24001a90

08004e98 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004e9c:	4802      	ldr	r0, [pc, #8]	@ (8004ea8 <USART2_IRQHandler+0x10>)
 8004e9e:	f00c fdc1 	bl	8011a24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004ea2:	bf00      	nop
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	24001c28 	.word	0x24001c28

08004eac <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8004eb0:	4802      	ldr	r0, [pc, #8]	@ (8004ebc <USART3_IRQHandler+0x10>)
 8004eb2:	f00c fdb7 	bl	8011a24 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8004eb6:	bf00      	nop
 8004eb8:	bd80      	pop	{r7, pc}
 8004eba:	bf00      	nop
 8004ebc:	24001cbc 	.word	0x24001cbc

08004ec0 <OTG_FS_EP1_OUT_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 Out global interrupt.
  */
void OTG_FS_EP1_OUT_IRQHandler(void)
{
 8004ec0:	b580      	push	{r7, lr}
 8004ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ec4:	4802      	ldr	r0, [pc, #8]	@ (8004ed0 <OTG_FS_EP1_OUT_IRQHandler+0x10>)
 8004ec6:	f006 ff72 	bl	800bdae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_OUT_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_OUT_IRQn 1 */
}
 8004eca:	bf00      	nop
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	bf00      	nop
 8004ed0:	2400382c 	.word	0x2400382c

08004ed4 <OTG_FS_EP1_IN_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS End Point 1 In global interrupt.
  */
void OTG_FS_EP1_IN_IRQHandler(void)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 0 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004ed8:	4802      	ldr	r0, [pc, #8]	@ (8004ee4 <OTG_FS_EP1_IN_IRQHandler+0x10>)
 8004eda:	f006 ff68 	bl	800bdae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_EP1_IN_IRQn 1 */

  /* USER CODE END OTG_FS_EP1_IN_IRQn 1 */
}
 8004ede:	bf00      	nop
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	2400382c 	.word	0x2400382c

08004ee8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004ee8:	b580      	push	{r7, lr}
 8004eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004eec:	4802      	ldr	r0, [pc, #8]	@ (8004ef8 <OTG_FS_IRQHandler+0x10>)
 8004eee:	f006 ff5e 	bl	800bdae <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8004ef2:	bf00      	nop
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	2400382c 	.word	0x2400382c

08004efc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004f04:	4a14      	ldr	r2, [pc, #80]	@ (8004f58 <_sbrk+0x5c>)
 8004f06:	4b15      	ldr	r3, [pc, #84]	@ (8004f5c <_sbrk+0x60>)
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004f10:	4b13      	ldr	r3, [pc, #76]	@ (8004f60 <_sbrk+0x64>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d102      	bne.n	8004f1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004f18:	4b11      	ldr	r3, [pc, #68]	@ (8004f60 <_sbrk+0x64>)
 8004f1a:	4a12      	ldr	r2, [pc, #72]	@ (8004f64 <_sbrk+0x68>)
 8004f1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004f1e:	4b10      	ldr	r3, [pc, #64]	@ (8004f60 <_sbrk+0x64>)
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	4413      	add	r3, r2
 8004f26:	693a      	ldr	r2, [r7, #16]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d207      	bcs.n	8004f3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004f2c:	f013 f98c 	bl	8018248 <__errno>
 8004f30:	4603      	mov	r3, r0
 8004f32:	220c      	movs	r2, #12
 8004f34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004f36:	f04f 33ff 	mov.w	r3, #4294967295
 8004f3a:	e009      	b.n	8004f50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004f3c:	4b08      	ldr	r3, [pc, #32]	@ (8004f60 <_sbrk+0x64>)
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f42:	4b07      	ldr	r3, [pc, #28]	@ (8004f60 <_sbrk+0x64>)
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	4413      	add	r3, r2
 8004f4a:	4a05      	ldr	r2, [pc, #20]	@ (8004f60 <_sbrk+0x64>)
 8004f4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3718      	adds	r7, #24
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	24080000 	.word	0x24080000
 8004f5c:	00001000 	.word	0x00001000
 8004f60:	24002344 	.word	0x24002344
 8004f64:	24004078 	.word	0x24004078

08004f68 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004f6c:	4b43      	ldr	r3, [pc, #268]	@ (800507c <SystemInit+0x114>)
 8004f6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f72:	4a42      	ldr	r2, [pc, #264]	@ (800507c <SystemInit+0x114>)
 8004f74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004f78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004f7c:	4b40      	ldr	r3, [pc, #256]	@ (8005080 <SystemInit+0x118>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f003 030f 	and.w	r3, r3, #15
 8004f84:	2b06      	cmp	r3, #6
 8004f86:	d807      	bhi.n	8004f98 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004f88:	4b3d      	ldr	r3, [pc, #244]	@ (8005080 <SystemInit+0x118>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f023 030f 	bic.w	r3, r3, #15
 8004f90:	4a3b      	ldr	r2, [pc, #236]	@ (8005080 <SystemInit+0x118>)
 8004f92:	f043 0307 	orr.w	r3, r3, #7
 8004f96:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004f98:	4b3a      	ldr	r3, [pc, #232]	@ (8005084 <SystemInit+0x11c>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a39      	ldr	r2, [pc, #228]	@ (8005084 <SystemInit+0x11c>)
 8004f9e:	f043 0301 	orr.w	r3, r3, #1
 8004fa2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8004fa4:	4b37      	ldr	r3, [pc, #220]	@ (8005084 <SystemInit+0x11c>)
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8004faa:	4b36      	ldr	r3, [pc, #216]	@ (8005084 <SystemInit+0x11c>)
 8004fac:	681a      	ldr	r2, [r3, #0]
 8004fae:	4935      	ldr	r1, [pc, #212]	@ (8005084 <SystemInit+0x11c>)
 8004fb0:	4b35      	ldr	r3, [pc, #212]	@ (8005088 <SystemInit+0x120>)
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8004fb6:	4b32      	ldr	r3, [pc, #200]	@ (8005080 <SystemInit+0x118>)
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d007      	beq.n	8004fd2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8005080 <SystemInit+0x118>)
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f023 030f 	bic.w	r3, r3, #15
 8004fca:	4a2d      	ldr	r2, [pc, #180]	@ (8005080 <SystemInit+0x118>)
 8004fcc:	f043 0307 	orr.w	r3, r3, #7
 8004fd0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8004fd2:	4b2c      	ldr	r3, [pc, #176]	@ (8005084 <SystemInit+0x11c>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8004fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8005084 <SystemInit+0x11c>)
 8004fda:	2200      	movs	r2, #0
 8004fdc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8004fde:	4b29      	ldr	r3, [pc, #164]	@ (8005084 <SystemInit+0x11c>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8004fe4:	4b27      	ldr	r3, [pc, #156]	@ (8005084 <SystemInit+0x11c>)
 8004fe6:	4a29      	ldr	r2, [pc, #164]	@ (800508c <SystemInit+0x124>)
 8004fe8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8004fea:	4b26      	ldr	r3, [pc, #152]	@ (8005084 <SystemInit+0x11c>)
 8004fec:	4a28      	ldr	r2, [pc, #160]	@ (8005090 <SystemInit+0x128>)
 8004fee:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8004ff0:	4b24      	ldr	r3, [pc, #144]	@ (8005084 <SystemInit+0x11c>)
 8004ff2:	4a28      	ldr	r2, [pc, #160]	@ (8005094 <SystemInit+0x12c>)
 8004ff4:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8004ff6:	4b23      	ldr	r3, [pc, #140]	@ (8005084 <SystemInit+0x11c>)
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8004ffc:	4b21      	ldr	r3, [pc, #132]	@ (8005084 <SystemInit+0x11c>)
 8004ffe:	4a25      	ldr	r2, [pc, #148]	@ (8005094 <SystemInit+0x12c>)
 8005000:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8005002:	4b20      	ldr	r3, [pc, #128]	@ (8005084 <SystemInit+0x11c>)
 8005004:	2200      	movs	r2, #0
 8005006:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8005008:	4b1e      	ldr	r3, [pc, #120]	@ (8005084 <SystemInit+0x11c>)
 800500a:	4a22      	ldr	r2, [pc, #136]	@ (8005094 <SystemInit+0x12c>)
 800500c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800500e:	4b1d      	ldr	r3, [pc, #116]	@ (8005084 <SystemInit+0x11c>)
 8005010:	2200      	movs	r2, #0
 8005012:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005014:	4b1b      	ldr	r3, [pc, #108]	@ (8005084 <SystemInit+0x11c>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1a      	ldr	r2, [pc, #104]	@ (8005084 <SystemInit+0x11c>)
 800501a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800501e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8005020:	4b18      	ldr	r3, [pc, #96]	@ (8005084 <SystemInit+0x11c>)
 8005022:	2200      	movs	r2, #0
 8005024:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8005026:	4b1c      	ldr	r3, [pc, #112]	@ (8005098 <SystemInit+0x130>)
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	4b1c      	ldr	r3, [pc, #112]	@ (800509c <SystemInit+0x134>)
 800502c:	4013      	ands	r3, r2
 800502e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005032:	d202      	bcs.n	800503a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8005034:	4b1a      	ldr	r3, [pc, #104]	@ (80050a0 <SystemInit+0x138>)
 8005036:	2201      	movs	r2, #1
 8005038:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800503a:	4b12      	ldr	r3, [pc, #72]	@ (8005084 <SystemInit+0x11c>)
 800503c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d113      	bne.n	8005070 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005048:	4b0e      	ldr	r3, [pc, #56]	@ (8005084 <SystemInit+0x11c>)
 800504a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800504e:	4a0d      	ldr	r2, [pc, #52]	@ (8005084 <SystemInit+0x11c>)
 8005050:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005054:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8005058:	4b12      	ldr	r3, [pc, #72]	@ (80050a4 <SystemInit+0x13c>)
 800505a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 800505e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8005060:	4b08      	ldr	r3, [pc, #32]	@ (8005084 <SystemInit+0x11c>)
 8005062:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8005066:	4a07      	ldr	r2, [pc, #28]	@ (8005084 <SystemInit+0x11c>)
 8005068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800506c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8005070:	bf00      	nop
 8005072:	46bd      	mov	sp, r7
 8005074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005078:	4770      	bx	lr
 800507a:	bf00      	nop
 800507c:	e000ed00 	.word	0xe000ed00
 8005080:	52002000 	.word	0x52002000
 8005084:	58024400 	.word	0x58024400
 8005088:	eaf6ed7f 	.word	0xeaf6ed7f
 800508c:	02020200 	.word	0x02020200
 8005090:	01ff0000 	.word	0x01ff0000
 8005094:	01010280 	.word	0x01010280
 8005098:	5c001000 	.word	0x5c001000
 800509c:	ffff0000 	.word	0xffff0000
 80050a0:	51008108 	.word	0x51008108
 80050a4:	52004000 	.word	0x52004000

080050a8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 80050a8:	b480      	push	{r7}
 80050aa:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80050ac:	4b09      	ldr	r3, [pc, #36]	@ (80050d4 <ExitRun0Mode+0x2c>)
 80050ae:	68db      	ldr	r3, [r3, #12]
 80050b0:	4a08      	ldr	r2, [pc, #32]	@ (80050d4 <ExitRun0Mode+0x2c>)
 80050b2:	f043 0302 	orr.w	r3, r3, #2
 80050b6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80050b8:	bf00      	nop
 80050ba:	4b06      	ldr	r3, [pc, #24]	@ (80050d4 <ExitRun0Mode+0x2c>)
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d0f9      	beq.n	80050ba <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80050c6:	bf00      	nop
 80050c8:	bf00      	nop
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	58024800 	.word	0x58024800

080050d8 <ui_toast>:

/* UI-only disconnect threshold (must match protocol policy, but UI stays protocol-agnostic) */
#define UI_NO_CONNECT_THRESHOLD   (10u)

static void ui_toast(UI_Context *ui, const char *text, uint32_t ms)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
    if (ui == NULL || text == NULL) return;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d015      	beq.n	8005116 <ui_toast+0x3e>
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d012      	beq.n	8005116 <ui_toast+0x3e>
    strncpy(ui->toast_line, text, sizeof(ui->toast_line) - 1u);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	3320      	adds	r3, #32
 80050f4:	2217      	movs	r2, #23
 80050f6:	68b9      	ldr	r1, [r7, #8]
 80050f8:	4618      	mov	r0, r3
 80050fa:	f013 f891 	bl	8018220 <strncpy>
    ui->toast_line[sizeof(ui->toast_line) - 1u] = 0;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
    ui->toast_until_ms = HAL_GetTick() + ms;
 8005106:	f000 ffa3 	bl	8006050 <HAL_GetTick>
 800510a:	4602      	mov	r2, r0
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	441a      	add	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	61da      	str	r2, [r3, #28]
 8005114:	e000      	b.n	8005118 <ui_toast+0x40>
    if (ui == NULL || text == NULL) return;
 8005116:	bf00      	nop
}
 8005118:	3710      	adds	r7, #16
 800511a:	46bd      	mov	sp, r7
 800511c:	bd80      	pop	{r7, pc}

0800511e <ui_clear_screen>:

static void ui_clear_screen(void)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	af00      	add	r7, sp, #0
    SSD1309_Fill(0);
 8005122:	2000      	movs	r0, #0
 8005124:	f7ff f9d8 	bl	80044d8 <SSD1309_Fill>
}
 8005128:	bf00      	nop
 800512a:	bd80      	pop	{r7, pc}

0800512c <ui_draw_line>:

static void ui_draw_line(uint8_t row, const char *text)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b082      	sub	sp, #8
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	6039      	str	r1, [r7, #0]
 8005136:	71fb      	strb	r3, [r7, #7]
    /* 8px font assumed by SSD1309_WriteString(..., 1) */
    SSD1309_SetCursor(0, (uint8_t)(row * 8u));
 8005138:	79fb      	ldrb	r3, [r7, #7]
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	b2db      	uxtb	r3, r3
 800513e:	4619      	mov	r1, r3
 8005140:	2000      	movs	r0, #0
 8005142:	f7ff fa3b 	bl	80045bc <SSD1309_SetCursor>
    SSD1309_WriteString(text, 1);
 8005146:	2101      	movs	r1, #1
 8005148:	6838      	ldr	r0, [r7, #0]
 800514a:	f7ff fae3 	bl	8004714 <SSD1309_WriteString>
}
 800514e:	bf00      	nop
 8005150:	3708      	adds	r7, #8
 8005152:	46bd      	mov	sp, r7
 8005154:	bd80      	pop	{r7, pc}
	...

08005158 <ui_save_state_str>:

static const char* ui_save_state_str(const Settings *s, char *buf, size_t buflen)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b086      	sub	sp, #24
 800515c:	af00      	add	r7, sp, #0
 800515e:	60f8      	str	r0, [r7, #12]
 8005160:	60b9      	str	r1, [r7, #8]
 8005162:	607a      	str	r2, [r7, #4]
    if (s == NULL || buf == NULL || buflen < 10u) return "";
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d005      	beq.n	8005176 <ui_save_state_str+0x1e>
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <ui_save_state_str+0x1e>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b09      	cmp	r3, #9
 8005174:	d801      	bhi.n	800517a <ui_save_state_str+0x22>
 8005176:	4b18      	ldr	r3, [pc, #96]	@ (80051d8 <ui_save_state_str+0x80>)
 8005178:	e029      	b.n	80051ce <ui_save_state_str+0x76>

    SettingsSaveState st = Settings_GetSaveState(s);
 800517a:	68f8      	ldr	r0, [r7, #12]
 800517c:	f7fe fe93 	bl	8003ea6 <Settings_GetSaveState>
 8005180:	4603      	mov	r3, r0
 8005182:	75fb      	strb	r3, [r7, #23]
    if (st == SETTINGS_SAVE_BUSY)
 8005184:	7dfb      	ldrb	r3, [r7, #23]
 8005186:	2b01      	cmp	r3, #1
 8005188:	d105      	bne.n	8005196 <ui_save_state_str+0x3e>
    {
        snprintf(buf, buflen, "EEP: SAVING");
 800518a:	4a14      	ldr	r2, [pc, #80]	@ (80051dc <ui_save_state_str+0x84>)
 800518c:	6879      	ldr	r1, [r7, #4]
 800518e:	68b8      	ldr	r0, [r7, #8]
 8005190:	f013 f808 	bl	80181a4 <sniprintf>
 8005194:	e01a      	b.n	80051cc <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_OK)
 8005196:	7dfb      	ldrb	r3, [r7, #23]
 8005198:	2b02      	cmp	r3, #2
 800519a:	d105      	bne.n	80051a8 <ui_save_state_str+0x50>
    {
        snprintf(buf, buflen, "EEP: OK");
 800519c:	4a10      	ldr	r2, [pc, #64]	@ (80051e0 <ui_save_state_str+0x88>)
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	68b8      	ldr	r0, [r7, #8]
 80051a2:	f012 ffff 	bl	80181a4 <sniprintf>
 80051a6:	e011      	b.n	80051cc <ui_save_state_str+0x74>
    }
    else if (st == SETTINGS_SAVE_ERROR)
 80051a8:	7dfb      	ldrb	r3, [r7, #23]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d109      	bne.n	80051c2 <ui_save_state_str+0x6a>
    {
        snprintf(buf, buflen, "EEP: ERR%u", (unsigned)Settings_GetSaveError(s));
 80051ae:	68f8      	ldr	r0, [r7, #12]
 80051b0:	f7fe fe8c 	bl	8003ecc <Settings_GetSaveError>
 80051b4:	4603      	mov	r3, r0
 80051b6:	4a0b      	ldr	r2, [pc, #44]	@ (80051e4 <ui_save_state_str+0x8c>)
 80051b8:	6879      	ldr	r1, [r7, #4]
 80051ba:	68b8      	ldr	r0, [r7, #8]
 80051bc:	f012 fff2 	bl	80181a4 <sniprintf>
 80051c0:	e004      	b.n	80051cc <ui_save_state_str+0x74>
    }
    else
    {
        snprintf(buf, buflen, "EEP: IDLE");
 80051c2:	4a09      	ldr	r2, [pc, #36]	@ (80051e8 <ui_save_state_str+0x90>)
 80051c4:	6879      	ldr	r1, [r7, #4]
 80051c6:	68b8      	ldr	r0, [r7, #8]
 80051c8:	f012 ffec 	bl	80181a4 <sniprintf>
    }
    return buf;
 80051cc:	68bb      	ldr	r3, [r7, #8]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3718      	adds	r7, #24
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	08018e0c 	.word	0x08018e0c
 80051dc:	08018e10 	.word	0x08018e10
 80051e0:	08018e1c 	.word	0x08018e1c
 80051e4:	08018e24 	.word	0x08018e24
 80051e8:	08018e30 	.word	0x08018e30

080051ec <ui_render_home>:

static void ui_render_home(UI_Context *ui)
{
 80051ec:	b580      	push	{r7, lr}
 80051ee:	b092      	sub	sp, #72	@ 0x48
 80051f0:	af02      	add	r7, sp, #8
 80051f2:	6078      	str	r0, [r7, #4]
    char line[32];
    char sbuf[16];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2101      	movs	r1, #1
 80051fa:	4618      	mov	r0, r3
 80051fc:	f7fd f980 	bl	8002500 <PumpMgr_GetConst>
 8005200:	63f8      	str	r0, [r7, #60]	@ 0x3c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2102      	movs	r1, #2
 8005208:	4618      	mov	r0, r3
 800520a:	f7fd f979 	bl	8002500 <PumpMgr_GetConst>
 800520e:	63b8      	str	r0, [r7, #56]	@ 0x38

    ui_clear_screen();
 8005210:	f7ff ff85 	bl	800511e <ui_clear_screen>

    /* Line0: short help */
    ui_draw_line(0, "HOME SET=MENU SEL=TRK");
 8005214:	4963      	ldr	r1, [pc, #396]	@ (80053a4 <ui_render_home+0x1b8>)
 8005216:	2000      	movs	r0, #0
 8005218:	f7ff ff88 	bl	800512c <ui_draw_line>

    if (d1)
 800521c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800521e:	2b00      	cmp	r3, #0
 8005220:	d03f      	beq.n	80052a2 <ui_render_home+0xb6>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
                 (ui->active_pump_id == 1u) ? '>' : ' ',
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8005226:	2b01      	cmp	r3, #1
 8005228:	d101      	bne.n	800522e <ui_render_home+0x42>
 800522a:	223e      	movs	r2, #62	@ 0x3e
 800522c:	e000      	b.n	8005230 <ui_render_home+0x44>
 800522e:	2220      	movs	r2, #32
                 (unsigned)d1->slave_addr,
 8005230:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005232:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 8005234:	4619      	mov	r1, r3
                 (unsigned long)d1->price);
 8005236:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005238:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK1 A%02u P%04lu",
 800523a:	f107 0018 	add.w	r0, r7, #24
 800523e:	9301      	str	r3, [sp, #4]
 8005240:	9100      	str	r1, [sp, #0]
 8005242:	4613      	mov	r3, r2
 8005244:	4a58      	ldr	r2, [pc, #352]	@ (80053a8 <ui_render_home+0x1bc>)
 8005246:	2120      	movs	r1, #32
 8005248:	f012 ffac 	bl	80181a4 <sniprintf>
        ui_draw_line(1, line);
 800524c:	f107 0318 	add.w	r3, r7, #24
 8005250:	4619      	mov	r1, r3
 8005252:	2001      	movs	r0, #1
 8005254:	f7ff ff6a 	bl	800512c <ui_draw_line>
        if (d1->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 8005258:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800525a:	7e5b      	ldrb	r3, [r3, #25]
 800525c:	2b09      	cmp	r3, #9
 800525e:	d908      	bls.n	8005272 <ui_render_home+0x86>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d1->fail_count);
 8005260:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005262:	7e5b      	ldrb	r3, [r3, #25]
 8005264:	f107 0018 	add.w	r0, r7, #24
 8005268:	4a50      	ldr	r2, [pc, #320]	@ (80053ac <ui_render_home+0x1c0>)
 800526a:	2120      	movs	r1, #32
 800526c:	f012 ff9a 	bl	80181a4 <sniprintf>
 8005270:	e010      	b.n	8005294 <ui_render_home+0xa8>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d1->status, (unsigned)d1->nozzle, (unsigned)d1->fail_count);
 8005272:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005274:	7c1b      	ldrb	r3, [r3, #16]
 8005276:	4619      	mov	r1, r3
 8005278:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800527a:	7c5b      	ldrb	r3, [r3, #17]
 800527c:	461a      	mov	r2, r3
 800527e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005280:	7e5b      	ldrb	r3, [r3, #25]
 8005282:	f107 0018 	add.w	r0, r7, #24
 8005286:	9301      	str	r3, [sp, #4]
 8005288:	9200      	str	r2, [sp, #0]
 800528a:	460b      	mov	r3, r1
 800528c:	4a48      	ldr	r2, [pc, #288]	@ (80053b0 <ui_render_home+0x1c4>)
 800528e:	2120      	movs	r1, #32
 8005290:	f012 ff88 	bl	80181a4 <sniprintf>
        }
        ui_draw_line(2, line);
 8005294:	f107 0318 	add.w	r3, r7, #24
 8005298:	4619      	mov	r1, r3
 800529a:	2002      	movs	r0, #2
 800529c:	f7ff ff46 	bl	800512c <ui_draw_line>
 80052a0:	e007      	b.n	80052b2 <ui_render_home+0xc6>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 80052a2:	4944      	ldr	r1, [pc, #272]	@ (80053b4 <ui_render_home+0x1c8>)
 80052a4:	2001      	movs	r0, #1
 80052a6:	f7ff ff41 	bl	800512c <ui_draw_line>
        ui_draw_line(2, "");
 80052aa:	4943      	ldr	r1, [pc, #268]	@ (80053b8 <ui_render_home+0x1cc>)
 80052ac:	2002      	movs	r0, #2
 80052ae:	f7ff ff3d 	bl	800512c <ui_draw_line>
    }

    if (d2)
 80052b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	d03f      	beq.n	8005338 <ui_render_home+0x14c>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
                 (ui->active_pump_id == 2u) ? '>' : ' ',
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	7b5b      	ldrb	r3, [r3, #13]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d101      	bne.n	80052c4 <ui_render_home+0xd8>
 80052c0:	223e      	movs	r2, #62	@ 0x3e
 80052c2:	e000      	b.n	80052c6 <ui_render_home+0xda>
 80052c4:	2220      	movs	r2, #32
                 (unsigned)d2->slave_addr,
 80052c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052c8:	7a5b      	ldrb	r3, [r3, #9]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80052ca:	4619      	mov	r1, r3
                 (unsigned long)d2->price);
 80052cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052ce:	68db      	ldr	r3, [r3, #12]
        snprintf(line, sizeof(line), "%cTRK2 A%02u P%04lu",
 80052d0:	f107 0018 	add.w	r0, r7, #24
 80052d4:	9301      	str	r3, [sp, #4]
 80052d6:	9100      	str	r1, [sp, #0]
 80052d8:	4613      	mov	r3, r2
 80052da:	4a38      	ldr	r2, [pc, #224]	@ (80053bc <ui_render_home+0x1d0>)
 80052dc:	2120      	movs	r1, #32
 80052de:	f012 ff61 	bl	80181a4 <sniprintf>
        ui_draw_line(3, line);
 80052e2:	f107 0318 	add.w	r3, r7, #24
 80052e6:	4619      	mov	r1, r3
 80052e8:	2003      	movs	r0, #3
 80052ea:	f7ff ff1f 	bl	800512c <ui_draw_line>
        if (d2->fail_count >= (uint8_t)UI_NO_CONNECT_THRESHOLD)
 80052ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f0:	7e5b      	ldrb	r3, [r3, #25]
 80052f2:	2b09      	cmp	r3, #9
 80052f4:	d908      	bls.n	8005308 <ui_render_home+0x11c>
        {
            snprintf(line, sizeof(line), " No Connect!! F%u", (unsigned)d2->fail_count);
 80052f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052f8:	7e5b      	ldrb	r3, [r3, #25]
 80052fa:	f107 0018 	add.w	r0, r7, #24
 80052fe:	4a2b      	ldr	r2, [pc, #172]	@ (80053ac <ui_render_home+0x1c0>)
 8005300:	2120      	movs	r1, #32
 8005302:	f012 ff4f 	bl	80181a4 <sniprintf>
 8005306:	e010      	b.n	800532a <ui_render_home+0x13e>
        }
        else
        {
            snprintf(line, sizeof(line), " S%u N%u F%u", (unsigned)d2->status, (unsigned)d2->nozzle, (unsigned)d2->fail_count);
 8005308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800530a:	7c1b      	ldrb	r3, [r3, #16]
 800530c:	4619      	mov	r1, r3
 800530e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005310:	7c5b      	ldrb	r3, [r3, #17]
 8005312:	461a      	mov	r2, r3
 8005314:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005316:	7e5b      	ldrb	r3, [r3, #25]
 8005318:	f107 0018 	add.w	r0, r7, #24
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	9200      	str	r2, [sp, #0]
 8005320:	460b      	mov	r3, r1
 8005322:	4a23      	ldr	r2, [pc, #140]	@ (80053b0 <ui_render_home+0x1c4>)
 8005324:	2120      	movs	r1, #32
 8005326:	f012 ff3d 	bl	80181a4 <sniprintf>
        }
        ui_draw_line(4, line);
 800532a:	f107 0318 	add.w	r3, r7, #24
 800532e:	4619      	mov	r1, r3
 8005330:	2004      	movs	r0, #4
 8005332:	f7ff fefb 	bl	800512c <ui_draw_line>
 8005336:	e007      	b.n	8005348 <ui_render_home+0x15c>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 8005338:	4921      	ldr	r1, [pc, #132]	@ (80053c0 <ui_render_home+0x1d4>)
 800533a:	2003      	movs	r0, #3
 800533c:	f7ff fef6 	bl	800512c <ui_draw_line>
        ui_draw_line(4, "");
 8005340:	491d      	ldr	r1, [pc, #116]	@ (80053b8 <ui_render_home+0x1cc>)
 8005342:	2004      	movs	r0, #4
 8005344:	f7ff fef2 	bl	800512c <ui_draw_line>
    }

    /* Bottom lines */
    ui_draw_line(5, "PRI=PRICE INQ=POLL");
 8005348:	491e      	ldr	r1, [pc, #120]	@ (80053c4 <ui_render_home+0x1d8>)
 800534a:	2005      	movs	r0, #5
 800534c:	f7ff feee 	bl	800512c <ui_draw_line>
    ui_draw_line(6, ui_save_state_str(ui->settings, sbuf, sizeof(sbuf)));
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	f107 0108 	add.w	r1, r7, #8
 8005358:	2210      	movs	r2, #16
 800535a:	4618      	mov	r0, r3
 800535c:	f7ff fefc 	bl	8005158 <ui_save_state_str>
 8005360:	4603      	mov	r3, r0
 8005362:	4619      	mov	r1, r3
 8005364:	2006      	movs	r0, #6
 8005366:	f7ff fee1 	bl	800512c <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	69db      	ldr	r3, [r3, #28]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00e      	beq.n	8005390 <ui_render_home+0x1a4>
 8005372:	f000 fe6d 	bl	8006050 <HAL_GetTick>
 8005376:	4602      	mov	r2, r0
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	69db      	ldr	r3, [r3, #28]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	da06      	bge.n	8005390 <ui_render_home+0x1a4>
    {
        ui_draw_line(7, ui->toast_line);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	3320      	adds	r3, #32
 8005386:	4619      	mov	r1, r3
 8005388:	2007      	movs	r0, #7
 800538a:	f7ff fecf 	bl	800512c <ui_draw_line>
 800538e:	e003      	b.n	8005398 <ui_render_home+0x1ac>
    }
    else
    {
        ui_draw_line(7, "");
 8005390:	4909      	ldr	r1, [pc, #36]	@ (80053b8 <ui_render_home+0x1cc>)
 8005392:	2007      	movs	r0, #7
 8005394:	f7ff feca 	bl	800512c <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005398:	f7ff f8b6 	bl	8004508 <SSD1309_UpdateScreen>
}
 800539c:	bf00      	nop
 800539e:	3740      	adds	r7, #64	@ 0x40
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	08018e3c 	.word	0x08018e3c
 80053a8:	08018e54 	.word	0x08018e54
 80053ac:	08018e68 	.word	0x08018e68
 80053b0:	08018e7c 	.word	0x08018e7c
 80053b4:	08018e8c 	.word	0x08018e8c
 80053b8:	08018e0c 	.word	0x08018e0c
 80053bc:	08018e98 	.word	0x08018e98
 80053c0:	08018eac 	.word	0x08018eac
 80053c4:	08018eb8 	.word	0x08018eb8

080053c8 <ui_render_diag>:

static void ui_render_diag(UI_Context *ui)
{
 80053c8:	b590      	push	{r4, r7, lr}
 80053ca:	b091      	sub	sp, #68	@ 0x44
 80053cc:	af04      	add	r7, sp, #16
 80053ce:	6078      	str	r0, [r7, #4]
    char line[32];

    const PumpDevice *d1 = PumpMgr_GetConst(ui->mgr, 1u);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	2101      	movs	r1, #1
 80053d6:	4618      	mov	r0, r3
 80053d8:	f7fd f892 	bl	8002500 <PumpMgr_GetConst>
 80053dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const PumpDevice *d2 = PumpMgr_GetConst(ui->mgr, 2u);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	2102      	movs	r1, #2
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7fd f88b 	bl	8002500 <PumpMgr_GetConst>
 80053ea:	62b8      	str	r0, [r7, #40]	@ 0x28

    ui_clear_screen();
 80053ec:	f7ff fe97 	bl	800511e <ui_clear_screen>
    ui_draw_line(0, "DIAG INQ=POLL RES=RETRY");
 80053f0:	4950      	ldr	r1, [pc, #320]	@ (8005534 <ui_render_diag+0x16c>)
 80053f2:	2000      	movs	r0, #0
 80053f4:	f7ff fe9a 	bl	800512c <ui_draw_line>

    if (d1)
 80053f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d032      	beq.n	8005464 <ui_render_diag+0x9c>
    {
        snprintf(line, sizeof(line), "%cTRK1 A%02u", (ui->active_pump_id == 1u) ? '>' : ' ', (unsigned)d1->slave_addr);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	7b5b      	ldrb	r3, [r3, #13]
 8005402:	2b01      	cmp	r3, #1
 8005404:	d101      	bne.n	800540a <ui_render_diag+0x42>
 8005406:	223e      	movs	r2, #62	@ 0x3e
 8005408:	e000      	b.n	800540c <ui_render_diag+0x44>
 800540a:	2220      	movs	r2, #32
 800540c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800540e:	7a5b      	ldrb	r3, [r3, #9]
 8005410:	f107 0008 	add.w	r0, r7, #8
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	4613      	mov	r3, r2
 8005418:	4a47      	ldr	r2, [pc, #284]	@ (8005538 <ui_render_diag+0x170>)
 800541a:	2120      	movs	r1, #32
 800541c:	f012 fec2 	bl	80181a4 <sniprintf>
        ui_draw_line(1, line);
 8005420:	f107 0308 	add.w	r3, r7, #8
 8005424:	4619      	mov	r1, r3
 8005426:	2001      	movs	r0, #1
 8005428:	f7ff fe80 	bl	800512c <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 800542c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542e:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005430:	461c      	mov	r4, r3
                 (unsigned)d1->status, (unsigned)d1->nozzle,
 8005432:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005434:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005436:	461a      	mov	r2, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 8005438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543a:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 800543c:	4619      	mov	r1, r3
                 (unsigned)d1->fail_count, (unsigned)d1->last_error);
 800543e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005440:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 8005442:	f107 0008 	add.w	r0, r7, #8
 8005446:	9302      	str	r3, [sp, #8]
 8005448:	9101      	str	r1, [sp, #4]
 800544a:	9200      	str	r2, [sp, #0]
 800544c:	4623      	mov	r3, r4
 800544e:	4a3b      	ldr	r2, [pc, #236]	@ (800553c <ui_render_diag+0x174>)
 8005450:	2120      	movs	r1, #32
 8005452:	f012 fea7 	bl	80181a4 <sniprintf>
        ui_draw_line(2, line);
 8005456:	f107 0308 	add.w	r3, r7, #8
 800545a:	4619      	mov	r1, r3
 800545c:	2002      	movs	r0, #2
 800545e:	f7ff fe65 	bl	800512c <ui_draw_line>
 8005462:	e007      	b.n	8005474 <ui_render_diag+0xac>
    }
    else
    {
        ui_draw_line(1, "TRK1: --");
 8005464:	4936      	ldr	r1, [pc, #216]	@ (8005540 <ui_render_diag+0x178>)
 8005466:	2001      	movs	r0, #1
 8005468:	f7ff fe60 	bl	800512c <ui_draw_line>
        ui_draw_line(2, "");
 800546c:	4935      	ldr	r1, [pc, #212]	@ (8005544 <ui_render_diag+0x17c>)
 800546e:	2002      	movs	r0, #2
 8005470:	f7ff fe5c 	bl	800512c <ui_draw_line>
    }

    if (d2)
 8005474:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005476:	2b00      	cmp	r3, #0
 8005478:	d032      	beq.n	80054e0 <ui_render_diag+0x118>
    {
        snprintf(line, sizeof(line), "%cTRK2 A%02u", (ui->active_pump_id == 2u) ? '>' : ' ', (unsigned)d2->slave_addr);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	7b5b      	ldrb	r3, [r3, #13]
 800547e:	2b02      	cmp	r3, #2
 8005480:	d101      	bne.n	8005486 <ui_render_diag+0xbe>
 8005482:	223e      	movs	r2, #62	@ 0x3e
 8005484:	e000      	b.n	8005488 <ui_render_diag+0xc0>
 8005486:	2220      	movs	r2, #32
 8005488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800548a:	7a5b      	ldrb	r3, [r3, #9]
 800548c:	f107 0008 	add.w	r0, r7, #8
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	4613      	mov	r3, r2
 8005494:	4a2c      	ldr	r2, [pc, #176]	@ (8005548 <ui_render_diag+0x180>)
 8005496:	2120      	movs	r1, #32
 8005498:	f012 fe84 	bl	80181a4 <sniprintf>
        ui_draw_line(3, line);
 800549c:	f107 0308 	add.w	r3, r7, #8
 80054a0:	4619      	mov	r1, r3
 80054a2:	2003      	movs	r0, #3
 80054a4:	f7ff fe42 	bl	800512c <ui_draw_line>
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 80054a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054aa:	7c1b      	ldrb	r3, [r3, #16]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80054ac:	461c      	mov	r4, r3
                 (unsigned)d2->status, (unsigned)d2->nozzle,
 80054ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b0:	7c5b      	ldrb	r3, [r3, #17]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80054b2:	461a      	mov	r2, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 80054b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b6:	7e5b      	ldrb	r3, [r3, #25]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80054b8:	4619      	mov	r1, r3
                 (unsigned)d2->fail_count, (unsigned)d2->last_error);
 80054ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054bc:	7e1b      	ldrb	r3, [r3, #24]
        snprintf(line, sizeof(line), " S%u N%u F%u E%u",
 80054be:	f107 0008 	add.w	r0, r7, #8
 80054c2:	9302      	str	r3, [sp, #8]
 80054c4:	9101      	str	r1, [sp, #4]
 80054c6:	9200      	str	r2, [sp, #0]
 80054c8:	4623      	mov	r3, r4
 80054ca:	4a1c      	ldr	r2, [pc, #112]	@ (800553c <ui_render_diag+0x174>)
 80054cc:	2120      	movs	r1, #32
 80054ce:	f012 fe69 	bl	80181a4 <sniprintf>
        ui_draw_line(4, line);
 80054d2:	f107 0308 	add.w	r3, r7, #8
 80054d6:	4619      	mov	r1, r3
 80054d8:	2004      	movs	r0, #4
 80054da:	f7ff fe27 	bl	800512c <ui_draw_line>
 80054de:	e007      	b.n	80054f0 <ui_render_diag+0x128>
    }
    else
    {
        ui_draw_line(3, "TRK2: --");
 80054e0:	491a      	ldr	r1, [pc, #104]	@ (800554c <ui_render_diag+0x184>)
 80054e2:	2003      	movs	r0, #3
 80054e4:	f7ff fe22 	bl	800512c <ui_draw_line>
        ui_draw_line(4, "");
 80054e8:	4916      	ldr	r1, [pc, #88]	@ (8005544 <ui_render_diag+0x17c>)
 80054ea:	2004      	movs	r0, #4
 80054ec:	f7ff fe1e 	bl	800512c <ui_draw_line>
    }

    ui_draw_line(6, "SEL=TRK ESC=HOME");
 80054f0:	4917      	ldr	r1, [pc, #92]	@ (8005550 <ui_render_diag+0x188>)
 80054f2:	2006      	movs	r0, #6
 80054f4:	f7ff fe1a 	bl	800512c <ui_draw_line>

    if (ui->toast_until_ms != 0u && (int32_t)(HAL_GetTick() - ui->toast_until_ms) < 0)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	69db      	ldr	r3, [r3, #28]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d00e      	beq.n	800551e <ui_render_diag+0x156>
 8005500:	f000 fda6 	bl	8006050 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	69db      	ldr	r3, [r3, #28]
 800550a:	1ad3      	subs	r3, r2, r3
 800550c:	2b00      	cmp	r3, #0
 800550e:	da06      	bge.n	800551e <ui_render_diag+0x156>
    {
        ui_draw_line(7, ui->toast_line);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	3320      	adds	r3, #32
 8005514:	4619      	mov	r1, r3
 8005516:	2007      	movs	r0, #7
 8005518:	f7ff fe08 	bl	800512c <ui_draw_line>
 800551c:	e003      	b.n	8005526 <ui_render_diag+0x15e>
    }
    else
    {
        ui_draw_line(7, "");
 800551e:	4909      	ldr	r1, [pc, #36]	@ (8005544 <ui_render_diag+0x17c>)
 8005520:	2007      	movs	r0, #7
 8005522:	f7ff fe03 	bl	800512c <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 8005526:	f7fe ffef 	bl	8004508 <SSD1309_UpdateScreen>
}
 800552a:	bf00      	nop
 800552c:	3734      	adds	r7, #52	@ 0x34
 800552e:	46bd      	mov	sp, r7
 8005530:	bd90      	pop	{r4, r7, pc}
 8005532:	bf00      	nop
 8005534:	08018ecc 	.word	0x08018ecc
 8005538:	08018ee4 	.word	0x08018ee4
 800553c:	08018ef4 	.word	0x08018ef4
 8005540:	08018e8c 	.word	0x08018e8c
 8005544:	08018e0c 	.word	0x08018e0c
 8005548:	08018f08 	.word	0x08018f08
 800554c:	08018eac 	.word	0x08018eac
 8005550:	08018f18 	.word	0x08018f18

08005554 <ui_menu_item>:

static const char *ui_menu_item(uint8_t idx)
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	4603      	mov	r3, r0
 800555c:	71fb      	strb	r3, [r7, #7]
    switch (idx)
 800555e:	79fb      	ldrb	r3, [r7, #7]
 8005560:	2b05      	cmp	r3, #5
 8005562:	d81b      	bhi.n	800559c <ui_menu_item+0x48>
 8005564:	a201      	add	r2, pc, #4	@ (adr r2, 800556c <ui_menu_item+0x18>)
 8005566:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556a:	bf00      	nop
 800556c:	08005585 	.word	0x08005585
 8005570:	08005589 	.word	0x08005589
 8005574:	0800558d 	.word	0x0800558d
 8005578:	08005591 	.word	0x08005591
 800557c:	08005595 	.word	0x08005595
 8005580:	08005599 	.word	0x08005599
    {
        case 0: return "TRK1 PRICE";
 8005584:	4b09      	ldr	r3, [pc, #36]	@ (80055ac <ui_menu_item+0x58>)
 8005586:	e00a      	b.n	800559e <ui_menu_item+0x4a>
        case 1: return "TRK1 ADDR";
 8005588:	4b09      	ldr	r3, [pc, #36]	@ (80055b0 <ui_menu_item+0x5c>)
 800558a:	e008      	b.n	800559e <ui_menu_item+0x4a>
        case 2: return "TRK2 PRICE";
 800558c:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <ui_menu_item+0x60>)
 800558e:	e006      	b.n	800559e <ui_menu_item+0x4a>
        case 3: return "TRK2 ADDR";
 8005590:	4b09      	ldr	r3, [pc, #36]	@ (80055b8 <ui_menu_item+0x64>)
 8005592:	e004      	b.n	800559e <ui_menu_item+0x4a>
        case 4: return "SAVE EEPROM";
 8005594:	4b09      	ldr	r3, [pc, #36]	@ (80055bc <ui_menu_item+0x68>)
 8005596:	e002      	b.n	800559e <ui_menu_item+0x4a>
        case 5: return "EXIT";
 8005598:	4b09      	ldr	r3, [pc, #36]	@ (80055c0 <ui_menu_item+0x6c>)
 800559a:	e000      	b.n	800559e <ui_menu_item+0x4a>
        default: return "";
 800559c:	4b09      	ldr	r3, [pc, #36]	@ (80055c4 <ui_menu_item+0x70>)
    }
}
 800559e:	4618      	mov	r0, r3
 80055a0:	370c      	adds	r7, #12
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	08018f2c 	.word	0x08018f2c
 80055b0:	08018f38 	.word	0x08018f38
 80055b4:	08018f44 	.word	0x08018f44
 80055b8:	08018f50 	.word	0x08018f50
 80055bc:	08018f5c 	.word	0x08018f5c
 80055c0:	08018f68 	.word	0x08018f68
 80055c4:	08018e0c 	.word	0x08018e0c

080055c8 <ui_render_menu>:

static void ui_render_menu(UI_Context *ui)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b08c      	sub	sp, #48	@ 0x30
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
    char line[32];

    ui_clear_screen();
 80055d0:	f7ff fda5 	bl	800511e <ui_clear_screen>
    ui_draw_line(0, "MENU <SET >INQ OK SEL ESC");
 80055d4:	4922      	ldr	r1, [pc, #136]	@ (8005660 <ui_render_menu+0x98>)
 80055d6:	2000      	movs	r0, #0
 80055d8:	f7ff fda8 	bl	800512c <ui_draw_line>

    /* 6 items, show 6 lines max (rows 1..6) */
    for (uint8_t r = 0u; r < 6u; r++)
 80055dc:	2300      	movs	r3, #0
 80055de:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80055e2:	e033      	b.n	800564c <ui_render_menu+0x84>
    {
        uint8_t idx = r; /* no scrolling for now */
 80055e4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80055e8:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
        const char *item = ui_menu_item(idx);
 80055ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80055f0:	4618      	mov	r0, r3
 80055f2:	f7ff ffaf 	bl	8005554 <ui_menu_item>
 80055f6:	62b8      	str	r0, [r7, #40]	@ 0x28
        if (item[0] == 0) continue;
 80055f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d01f      	beq.n	8005640 <ui_render_menu+0x78>

        if (ui->menu_index == idx)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	7b9b      	ldrb	r3, [r3, #14]
 8005604:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8005608:	429a      	cmp	r2, r3
 800560a:	d107      	bne.n	800561c <ui_render_menu+0x54>
        {
            snprintf(line, sizeof(line), "> %s", item);
 800560c:	f107 0008 	add.w	r0, r7, #8
 8005610:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005612:	4a14      	ldr	r2, [pc, #80]	@ (8005664 <ui_render_menu+0x9c>)
 8005614:	2120      	movs	r1, #32
 8005616:	f012 fdc5 	bl	80181a4 <sniprintf>
 800561a:	e006      	b.n	800562a <ui_render_menu+0x62>
        }
        else
        {
            snprintf(line, sizeof(line), "  %s", item);
 800561c:	f107 0008 	add.w	r0, r7, #8
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	4a11      	ldr	r2, [pc, #68]	@ (8005668 <ui_render_menu+0xa0>)
 8005624:	2120      	movs	r1, #32
 8005626:	f012 fdbd 	bl	80181a4 <sniprintf>
        }
        ui_draw_line((uint8_t)(r + 1u), line);
 800562a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800562e:	3301      	adds	r3, #1
 8005630:	b2db      	uxtb	r3, r3
 8005632:	f107 0208 	add.w	r2, r7, #8
 8005636:	4611      	mov	r1, r2
 8005638:	4618      	mov	r0, r3
 800563a:	f7ff fd77 	bl	800512c <ui_draw_line>
 800563e:	e000      	b.n	8005642 <ui_render_menu+0x7a>
        if (item[0] == 0) continue;
 8005640:	bf00      	nop
    for (uint8_t r = 0u; r < 6u; r++)
 8005642:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005646:	3301      	adds	r3, #1
 8005648:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800564c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005650:	2b05      	cmp	r3, #5
 8005652:	d9c7      	bls.n	80055e4 <ui_render_menu+0x1c>
    }

    SSD1309_UpdateScreen();
 8005654:	f7fe ff58 	bl	8004508 <SSD1309_UpdateScreen>
}
 8005658:	bf00      	nop
 800565a:	3730      	adds	r7, #48	@ 0x30
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}
 8005660:	08018f70 	.word	0x08018f70
 8005664:	08018f8c 	.word	0x08018f8c
 8005668:	08018f94 	.word	0x08018f94

0800566c <ui_render_edit>:

static void ui_render_edit(UI_Context *ui, bool is_price)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b092      	sub	sp, #72	@ 0x48
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	460b      	mov	r3, r1
 8005676:	70fb      	strb	r3, [r7, #3]
    char line[32];
    char title[24];

    uint8_t trk = (uint8_t)(ui->edit_pump_index + 1u);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	7bdb      	ldrb	r3, [r3, #15]
 800567c:	3301      	adds	r3, #1
 800567e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    ui_clear_screen();
 8005682:	f7ff fd4c 	bl	800511e <ui_clear_screen>

    if (is_price)
 8005686:	78fb      	ldrb	r3, [r7, #3]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d028      	beq.n	80056de <ui_render_edit+0x72>
    {
        snprintf(title, sizeof(title), "EDIT TRK%u PRICE", (unsigned)trk);
 800568c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8005690:	f107 000c 	add.w	r0, r7, #12
 8005694:	4a29      	ldr	r2, [pc, #164]	@ (800573c <ui_render_edit+0xd0>)
 8005696:	2118      	movs	r1, #24
 8005698:	f012 fd84 	bl	80181a4 <sniprintf>
        ui_draw_line(0, title);
 800569c:	f107 030c 	add.w	r3, r7, #12
 80056a0:	4619      	mov	r1, r3
 80056a2:	2000      	movs	r0, #0
 80056a4:	f7ff fd42 	bl	800512c <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 80056a8:	4925      	ldr	r1, [pc, #148]	@ (8005740 <ui_render_edit+0xd4>)
 80056aa:	2001      	movs	r0, #1
 80056ac:	f7ff fd3e 	bl	800512c <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 80056b0:	4924      	ldr	r1, [pc, #144]	@ (8005744 <ui_render_edit+0xd8>)
 80056b2:	2002      	movs	r0, #2
 80056b4:	f7ff fd3a 	bl	800512c <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	3310      	adds	r3, #16
 80056bc:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80056c0:	4a21      	ldr	r2, [pc, #132]	@ (8005748 <ui_render_edit+0xdc>)
 80056c2:	2120      	movs	r1, #32
 80056c4:	f012 fd6e 	bl	80181a4 <sniprintf>
        ui_draw_line(4, line);
 80056c8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80056cc:	4619      	mov	r1, r3
 80056ce:	2004      	movs	r0, #4
 80056d0:	f7ff fd2c 	bl	800512c <ui_draw_line>
        ui_draw_line(6, "Range: 0000..9999");
 80056d4:	491d      	ldr	r1, [pc, #116]	@ (800574c <ui_render_edit+0xe0>)
 80056d6:	2006      	movs	r0, #6
 80056d8:	f7ff fd28 	bl	800512c <ui_draw_line>
 80056dc:	e027      	b.n	800572e <ui_render_edit+0xc2>
    }
    else
    {
        snprintf(title, sizeof(title), "EDIT TRK%u ADDR", (unsigned)trk);
 80056de:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80056e2:	f107 000c 	add.w	r0, r7, #12
 80056e6:	4a1a      	ldr	r2, [pc, #104]	@ (8005750 <ui_render_edit+0xe4>)
 80056e8:	2118      	movs	r1, #24
 80056ea:	f012 fd5b 	bl	80181a4 <sniprintf>
        ui_draw_line(0, title);
 80056ee:	f107 030c 	add.w	r3, r7, #12
 80056f2:	4619      	mov	r1, r3
 80056f4:	2000      	movs	r0, #0
 80056f6:	f7ff fd19 	bl	800512c <ui_draw_line>
        ui_draw_line(1, "Digits: 0-9");
 80056fa:	4911      	ldr	r1, [pc, #68]	@ (8005740 <ui_render_edit+0xd4>)
 80056fc:	2001      	movs	r0, #1
 80056fe:	f7ff fd15 	bl	800512c <ui_draw_line>
        ui_draw_line(2, "RES/. BKSP OK=OK ESC=CAN");
 8005702:	4910      	ldr	r1, [pc, #64]	@ (8005744 <ui_render_edit+0xd8>)
 8005704:	2002      	movs	r0, #2
 8005706:	f7ff fd11 	bl	800512c <ui_draw_line>
        snprintf(line, sizeof(line), "VALUE: %s", ui->edit_buf);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	3310      	adds	r3, #16
 800570e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005712:	4a0d      	ldr	r2, [pc, #52]	@ (8005748 <ui_render_edit+0xdc>)
 8005714:	2120      	movs	r1, #32
 8005716:	f012 fd45 	bl	80181a4 <sniprintf>
        ui_draw_line(4, line);
 800571a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800571e:	4619      	mov	r1, r3
 8005720:	2004      	movs	r0, #4
 8005722:	f7ff fd03 	bl	800512c <ui_draw_line>
        ui_draw_line(6, "Range: 01..32");
 8005726:	490b      	ldr	r1, [pc, #44]	@ (8005754 <ui_render_edit+0xe8>)
 8005728:	2006      	movs	r0, #6
 800572a:	f7ff fcff 	bl	800512c <ui_draw_line>
    }

    SSD1309_UpdateScreen();
 800572e:	f7fe feeb 	bl	8004508 <SSD1309_UpdateScreen>
}
 8005732:	bf00      	nop
 8005734:	3748      	adds	r7, #72	@ 0x48
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	08018f9c 	.word	0x08018f9c
 8005740:	08018fb0 	.word	0x08018fb0
 8005744:	08018fbc 	.word	0x08018fbc
 8005748:	08018fd8 	.word	0x08018fd8
 800574c:	08018fe4 	.word	0x08018fe4
 8005750:	08018ff8 	.word	0x08018ff8
 8005754:	08019008 	.word	0x08019008

08005758 <ui_is_digit>:

static bool ui_is_digit(char k)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	4603      	mov	r3, r0
 8005760:	71fb      	strb	r3, [r7, #7]
    return (k >= '0' && k <= '9');
 8005762:	79fb      	ldrb	r3, [r7, #7]
 8005764:	2b2f      	cmp	r3, #47	@ 0x2f
 8005766:	d904      	bls.n	8005772 <ui_is_digit+0x1a>
 8005768:	79fb      	ldrb	r3, [r7, #7]
 800576a:	2b39      	cmp	r3, #57	@ 0x39
 800576c:	d801      	bhi.n	8005772 <ui_is_digit+0x1a>
 800576e:	2301      	movs	r3, #1
 8005770:	e000      	b.n	8005774 <ui_is_digit+0x1c>
 8005772:	2300      	movs	r3, #0
 8005774:	f003 0301 	and.w	r3, r3, #1
 8005778:	b2db      	uxtb	r3, r3
}
 800577a:	4618      	mov	r0, r3
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <ui_parse_u32>:

static uint32_t ui_parse_u32(const char *s)
{
 8005786:	b480      	push	{r7}
 8005788:	b085      	sub	sp, #20
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
    uint32_t v = 0u;
 800578e:	2300      	movs	r3, #0
 8005790:	60fb      	str	r3, [r7, #12]
    while (s && *s)
 8005792:	e015      	b.n	80057c0 <ui_parse_u32+0x3a>
    {
        if (*s < '0' || *s > '9') break;
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	781b      	ldrb	r3, [r3, #0]
 8005798:	2b2f      	cmp	r3, #47	@ 0x2f
 800579a:	d918      	bls.n	80057ce <ui_parse_u32+0x48>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2b39      	cmp	r3, #57	@ 0x39
 80057a2:	d814      	bhi.n	80057ce <ui_parse_u32+0x48>
        v = (v * 10u) + (uint32_t)(*s - '0');
 80057a4:	68fa      	ldr	r2, [r7, #12]
 80057a6:	4613      	mov	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	4413      	add	r3, r2
 80057ac:	005b      	lsls	r3, r3, #1
 80057ae:	461a      	mov	r2, r3
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	781b      	ldrb	r3, [r3, #0]
 80057b4:	4413      	add	r3, r2
 80057b6:	3b30      	subs	r3, #48	@ 0x30
 80057b8:	60fb      	str	r3, [r7, #12]
        s++;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	3301      	adds	r3, #1
 80057be:	607b      	str	r3, [r7, #4]
    while (s && *s)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <ui_parse_u32+0x48>
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	781b      	ldrb	r3, [r3, #0]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1e2      	bne.n	8005794 <ui_parse_u32+0xe>
    }
    return v;
 80057ce:	68fb      	ldr	r3, [r7, #12]
}
 80057d0:	4618      	mov	r0, r3
 80057d2:	3714      	adds	r7, #20
 80057d4:	46bd      	mov	sp, r7
 80057d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057da:	4770      	bx	lr

080057dc <ui_edit_start>:

static void ui_edit_start(UI_Context *ui, uint8_t pump_index, bool is_price)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	460b      	mov	r3, r1
 80057e6:	70fb      	strb	r3, [r7, #3]
 80057e8:	4613      	mov	r3, r2
 80057ea:	70bb      	strb	r3, [r7, #2]
    ui->edit_pump_index = pump_index;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	78fa      	ldrb	r2, [r7, #3]
 80057f0:	73da      	strb	r2, [r3, #15]
    ui->edit_len = 0u;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2200      	movs	r2, #0
 80057f6:	761a      	strb	r2, [r3, #24]
    memset(ui->edit_buf, 0, sizeof(ui->edit_buf));
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	3310      	adds	r3, #16
 80057fc:	2208      	movs	r2, #8
 80057fe:	2100      	movs	r1, #0
 8005800:	4618      	mov	r0, r3
 8005802:	f012 fd05 	bl	8018210 <memset>

    if (is_price)
 8005806:	78bb      	ldrb	r3, [r7, #2]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d026      	beq.n	800585a <ui_edit_start+0x7e>
    {
        uint32_t pr = PumpMgr_GetPrice(ui->mgr, (uint8_t)(pump_index + 1u));
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681a      	ldr	r2, [r3, #0]
 8005810:	78fb      	ldrb	r3, [r7, #3]
 8005812:	3301      	adds	r3, #1
 8005814:	b2db      	uxtb	r3, r3
 8005816:	4619      	mov	r1, r3
 8005818:	4610      	mov	r0, r2
 800581a:	f7fc febc 	bl	8002596 <PumpMgr_GetPrice>
 800581e:	60f8      	str	r0, [r7, #12]
        if (pr > 9999u) pr = 9999u;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005826:	4293      	cmp	r3, r2
 8005828:	d902      	bls.n	8005830 <ui_edit_start+0x54>
 800582a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800582e:	60fb      	str	r3, [r7, #12]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%04lu", (unsigned long)pr);
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	f103 0010 	add.w	r0, r3, #16
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	4a1e      	ldr	r2, [pc, #120]	@ (80058b4 <ui_edit_start+0xd8>)
 800583a:	2108      	movs	r1, #8
 800583c:	f012 fcb2 	bl	80181a4 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	3310      	adds	r3, #16
 8005844:	4618      	mov	r0, r3
 8005846:	f7fa fd4b 	bl	80002e0 <strlen>
 800584a:	4603      	mov	r3, r0
 800584c:	b2da      	uxtb	r2, r3
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_PRICE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2203      	movs	r2, #3
 8005856:	731a      	strb	r2, [r3, #12]
        if (addr > 32u) addr = 32u;
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
        ui->screen = UI_SCREEN_EDIT_ADDR;
    }
}
 8005858:	e028      	b.n	80058ac <ui_edit_start+0xd0>
        uint8_t addr = PumpMgr_GetSlaveAddr(ui->mgr, (uint8_t)(pump_index + 1u));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681a      	ldr	r2, [r3, #0]
 800585e:	78fb      	ldrb	r3, [r7, #3]
 8005860:	3301      	adds	r3, #1
 8005862:	b2db      	uxtb	r3, r3
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f7fc fec7 	bl	80025fa <PumpMgr_GetSlaveAddr>
 800586c:	4603      	mov	r3, r0
 800586e:	72fb      	strb	r3, [r7, #11]
        if (addr < 1u) addr = 1u;
 8005870:	7afb      	ldrb	r3, [r7, #11]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d101      	bne.n	800587a <ui_edit_start+0x9e>
 8005876:	2301      	movs	r3, #1
 8005878:	72fb      	strb	r3, [r7, #11]
        if (addr > 32u) addr = 32u;
 800587a:	7afb      	ldrb	r3, [r7, #11]
 800587c:	2b20      	cmp	r3, #32
 800587e:	d901      	bls.n	8005884 <ui_edit_start+0xa8>
 8005880:	2320      	movs	r3, #32
 8005882:	72fb      	strb	r3, [r7, #11]
        snprintf(ui->edit_buf, sizeof(ui->edit_buf), "%02u", (unsigned)addr);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f103 0010 	add.w	r0, r3, #16
 800588a:	7afb      	ldrb	r3, [r7, #11]
 800588c:	4a0a      	ldr	r2, [pc, #40]	@ (80058b8 <ui_edit_start+0xdc>)
 800588e:	2108      	movs	r1, #8
 8005890:	f012 fc88 	bl	80181a4 <sniprintf>
        ui->edit_len = (uint8_t)strlen(ui->edit_buf);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	3310      	adds	r3, #16
 8005898:	4618      	mov	r0, r3
 800589a:	f7fa fd21 	bl	80002e0 <strlen>
 800589e:	4603      	mov	r3, r0
 80058a0:	b2da      	uxtb	r2, r3
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	761a      	strb	r2, [r3, #24]
        ui->screen = UI_SCREEN_EDIT_ADDR;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2204      	movs	r2, #4
 80058aa:	731a      	strb	r2, [r3, #12]
}
 80058ac:	bf00      	nop
 80058ae:	3710      	adds	r7, #16
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	08019018 	.word	0x08019018
 80058b8:	08019020 	.word	0x08019020

080058bc <UI_Init>:

void UI_Init(UI_Context *ui, PumpMgr *mgr, Settings *settings)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b084      	sub	sp, #16
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	60f8      	str	r0, [r7, #12]
 80058c4:	60b9      	str	r1, [r7, #8]
 80058c6:	607a      	str	r2, [r7, #4]
    if (ui == NULL) return;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d021      	beq.n	8005912 <UI_Init+0x56>
    memset(ui, 0, sizeof(*ui));
 80058ce:	2238      	movs	r2, #56	@ 0x38
 80058d0:	2100      	movs	r1, #0
 80058d2:	68f8      	ldr	r0, [r7, #12]
 80058d4:	f012 fc9c 	bl	8018210 <memset>
    ui->mgr = mgr;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	68ba      	ldr	r2, [r7, #8]
 80058dc:	601a      	str	r2, [r3, #0]
    ui->settings = settings;
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	605a      	str	r2, [r3, #4]
    ui->last_render_ms = 0u;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	2200      	movs	r2, #0
 80058e8:	609a      	str	r2, [r3, #8]
    ui->screen = UI_SCREEN_HOME;
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	2200      	movs	r2, #0
 80058ee:	731a      	strb	r2, [r3, #12]
    ui->active_pump_id = 1u;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2201      	movs	r2, #1
 80058f4:	735a      	strb	r2, [r3, #13]
    ui->menu_index = 0u;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	2200      	movs	r2, #0
 80058fa:	739a      	strb	r2, [r3, #14]
    ui->toast_until_ms = 0u;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	2200      	movs	r2, #0
 8005900:	61da      	str	r2, [r3, #28]
    ui->toast_line[0] = 0;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 2020 	strb.w	r2, [r3, #32]

    ui_render_home(ui);
 800590a:	68f8      	ldr	r0, [r7, #12]
 800590c:	f7ff fc6e 	bl	80051ec <ui_render_home>
 8005910:	e000      	b.n	8005914 <UI_Init+0x58>
    if (ui == NULL) return;
 8005912:	bf00      	nop
}
 8005914:	3710      	adds	r7, #16
 8005916:	46bd      	mov	sp, r7
 8005918:	bd80      	pop	{r7, pc}
	...

0800591c <UI_Task>:

void UI_Task(UI_Context *ui, char key)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	b086      	sub	sp, #24
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	460b      	mov	r3, r1
 8005926:	70fb      	strb	r3, [r7, #3]
    if (ui == NULL || ui->mgr == NULL) return;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 82ca 	beq.w	8005ec4 <UI_Task+0x5a8>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	2b00      	cmp	r3, #0
 8005936:	f000 82c5 	beq.w	8005ec4 <UI_Task+0x5a8>

    uint32_t now = HAL_GetTick();
 800593a:	f000 fb89 	bl	8006050 <HAL_GetTick>
 800593e:	6138      	str	r0, [r7, #16]

    /* --------- Key handling --------- */
    if (key != 0)
 8005940:	78fb      	ldrb	r3, [r7, #3]
 8005942:	2b00      	cmp	r3, #0
 8005944:	f000 82a5 	beq.w	8005e92 <UI_Task+0x576>
    {
        /* Safety clamp for active pump */
        if (ui->active_pump_id < 1u) ui->active_pump_id = 1u;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	7b5b      	ldrb	r3, [r3, #13]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d102      	bne.n	8005956 <UI_Task+0x3a>
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	735a      	strb	r2, [r3, #13]
        if (ui->active_pump_id > 2u) ui->active_pump_id = 2u;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	7b5b      	ldrb	r3, [r3, #13]
 800595a:	2b02      	cmp	r3, #2
 800595c:	d902      	bls.n	8005964 <UI_Task+0x48>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2202      	movs	r2, #2
 8005962:	735a      	strb	r2, [r3, #13]

        if (ui->screen == UI_SCREEN_HOME)
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	7b1b      	ldrb	r3, [r3, #12]
 8005968:	2b00      	cmp	r3, #0
 800596a:	f040 8098 	bne.w	8005a9e <UI_Task+0x182>
        {
            if (key == KEY_SET)
 800596e:	78fb      	ldrb	r3, [r7, #3]
 8005970:	2b47      	cmp	r3, #71	@ 0x47
 8005972:	d109      	bne.n	8005988 <UI_Task+0x6c>
            {
                ui->screen = UI_SCREEN_MENU;
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	731a      	strb	r2, [r3, #12]
                ui->menu_index = 0u;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005980:	6878      	ldr	r0, [r7, #4]
 8005982:	f7ff fe21 	bl	80055c8 <ui_render_menu>
                return;
 8005986:	e2a0      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 8005988:	78fb      	ldrb	r3, [r7, #3]
 800598a:	2b43      	cmp	r3, #67	@ 0x43
 800598c:	d119      	bne.n	80059c2 <UI_Task+0xa6>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	7b5b      	ldrb	r3, [r3, #13]
 8005992:	2b01      	cmp	r3, #1
 8005994:	d101      	bne.n	800599a <UI_Task+0x7e>
 8005996:	2202      	movs	r2, #2
 8005998:	e000      	b.n	800599c <UI_Task+0x80>
 800599a:	2201      	movs	r2, #1
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	735a      	strb	r2, [r3, #13]
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Active TRK1" : "Active TRK2", 900u);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	7b5b      	ldrb	r3, [r3, #13]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d101      	bne.n	80059ac <UI_Task+0x90>
 80059a8:	4b9d      	ldr	r3, [pc, #628]	@ (8005c20 <UI_Task+0x304>)
 80059aa:	e000      	b.n	80059ae <UI_Task+0x92>
 80059ac:	4b9d      	ldr	r3, [pc, #628]	@ (8005c24 <UI_Task+0x308>)
 80059ae:	f44f 7261 	mov.w	r2, #900	@ 0x384
 80059b2:	4619      	mov	r1, r3
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f7ff fb8f 	bl	80050d8 <ui_toast>
                ui_render_home(ui);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7ff fc16 	bl	80051ec <ui_render_home>
                return;
 80059c0:	e283      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_PRI)
 80059c2:	78fb      	ldrb	r3, [r7, #3]
 80059c4:	2b44      	cmp	r3, #68	@ 0x44
 80059c6:	d10d      	bne.n	80059e4 <UI_Task+0xc8>
            {
                ui_edit_start(ui, (uint8_t)(ui->active_pump_id - 1u), true);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	7b5b      	ldrb	r3, [r3, #13]
 80059cc:	3b01      	subs	r3, #1
 80059ce:	b2db      	uxtb	r3, r3
 80059d0:	2201      	movs	r2, #1
 80059d2:	4619      	mov	r1, r3
 80059d4:	6878      	ldr	r0, [r7, #4]
 80059d6:	f7ff ff01 	bl	80057dc <ui_edit_start>
                ui_render_edit(ui, true);
 80059da:	2101      	movs	r1, #1
 80059dc:	6878      	ldr	r0, [r7, #4]
 80059de:	f7ff fe45 	bl	800566c <ui_render_edit>
                return;
 80059e2:	e272      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_TOT)
 80059e4:	78fb      	ldrb	r3, [r7, #3]
 80059e6:	2b41      	cmp	r3, #65	@ 0x41
 80059e8:	d106      	bne.n	80059f8 <UI_Task+0xdc>
            {
                ui->screen = UI_SCREEN_DIAG;
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	2202      	movs	r2, #2
 80059ee:	731a      	strb	r2, [r3, #12]
                ui_render_diag(ui);
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f7ff fce9 	bl	80053c8 <ui_render_diag>
                return;
 80059f6:	e268      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 80059f8:	78fb      	ldrb	r3, [r7, #3]
 80059fa:	2b48      	cmp	r3, #72	@ 0x48
 80059fc:	d10e      	bne.n	8005a1c <UI_Task+0x100>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4618      	mov	r0, r3
 8005a04:	f7fc fe92 	bl	800272c <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8005a08:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005a0c:	4986      	ldr	r1, [pc, #536]	@ (8005c28 <UI_Task+0x30c>)
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f7ff fb62 	bl	80050d8 <ui_toast>
                ui_render_home(ui);
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f7ff fbe9 	bl	80051ec <ui_render_home>
                return;
 8005a1a:	e256      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005a1c:	78fb      	ldrb	r3, [r7, #3]
 8005a1e:	2b4b      	cmp	r3, #75	@ 0x4b
 8005a20:	d118      	bne.n	8005a54 <UI_Task+0x138>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	7b5b      	ldrb	r3, [r3, #13]
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	4610      	mov	r0, r2
 8005a2e:	f7fc fe4e 	bl	80026ce <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	7b5b      	ldrb	r3, [r3, #13]
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d101      	bne.n	8005a3e <UI_Task+0x122>
 8005a3a:	4b7c      	ldr	r3, [pc, #496]	@ (8005c2c <UI_Task+0x310>)
 8005a3c:	e000      	b.n	8005a40 <UI_Task+0x124>
 8005a3e:	4b7c      	ldr	r3, [pc, #496]	@ (8005c30 <UI_Task+0x314>)
 8005a40:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005a44:	4619      	mov	r1, r3
 8005a46:	6878      	ldr	r0, [r7, #4]
 8005a48:	f7ff fb46 	bl	80050d8 <ui_toast>
                ui_render_home(ui);
 8005a4c:	6878      	ldr	r0, [r7, #4]
 8005a4e:	f7ff fbcd 	bl	80051ec <ui_render_home>
                return;
 8005a52:	e23a      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 8005a54:	78fb      	ldrb	r3, [r7, #3]
 8005a56:	2b45      	cmp	r3, #69	@ 0x45
 8005a58:	f040 821b 	bne.w	8005e92 <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	7b5b      	ldrb	r3, [r3, #13]
 8005a64:	4619      	mov	r1, r3
 8005a66:	4610      	mov	r0, r2
 8005a68:	f7fc fdf5 	bl	8002656 <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681a      	ldr	r2, [r3, #0]
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	7b5b      	ldrb	r3, [r3, #13]
 8005a74:	4619      	mov	r1, r3
 8005a76:	4610      	mov	r0, r2
 8005a78:	f7fc fe29 	bl	80026ce <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	7b5b      	ldrb	r3, [r3, #13]
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d101      	bne.n	8005a88 <UI_Task+0x16c>
 8005a84:	4b6b      	ldr	r3, [pc, #428]	@ (8005c34 <UI_Task+0x318>)
 8005a86:	e000      	b.n	8005a8a <UI_Task+0x16e>
 8005a88:	4b6b      	ldr	r3, [pc, #428]	@ (8005c38 <UI_Task+0x31c>)
 8005a8a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f7ff fb21 	bl	80050d8 <ui_toast>
                ui_render_home(ui);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7ff fba8 	bl	80051ec <ui_render_home>
                return;
 8005a9c:	e215      	b.n	8005eca <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	7b1b      	ldrb	r3, [r3, #12]
 8005aa2:	2b02      	cmp	r3, #2
 8005aa4:	d16c      	bne.n	8005b80 <UI_Task+0x264>
        {
            if (key == KEY_ESC)
 8005aa6:	78fb      	ldrb	r3, [r7, #3]
 8005aa8:	2b46      	cmp	r3, #70	@ 0x46
 8005aaa:	d106      	bne.n	8005aba <UI_Task+0x19e>
            {
                ui->screen = UI_SCREEN_HOME;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005ab2:	6878      	ldr	r0, [r7, #4]
 8005ab4:	f7ff fb9a 	bl	80051ec <ui_render_home>
                return;
 8005ab8:	e207      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_SEL)
 8005aba:	78fb      	ldrb	r3, [r7, #3]
 8005abc:	2b43      	cmp	r3, #67	@ 0x43
 8005abe:	d10c      	bne.n	8005ada <UI_Task+0x1be>
            {
                ui->active_pump_id = (ui->active_pump_id == 1u) ? 2u : 1u;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	7b5b      	ldrb	r3, [r3, #13]
 8005ac4:	2b01      	cmp	r3, #1
 8005ac6:	d101      	bne.n	8005acc <UI_Task+0x1b0>
 8005ac8:	2202      	movs	r2, #2
 8005aca:	e000      	b.n	8005ace <UI_Task+0x1b2>
 8005acc:	2201      	movs	r2, #1
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	735a      	strb	r2, [r3, #13]
                ui_render_diag(ui);
 8005ad2:	6878      	ldr	r0, [r7, #4]
 8005ad4:	f7ff fc78 	bl	80053c8 <ui_render_diag>
                return;
 8005ad8:	e1f7      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 8005ada:	78fb      	ldrb	r3, [r7, #3]
 8005adc:	2b48      	cmp	r3, #72	@ 0x48
 8005ade:	d10e      	bne.n	8005afe <UI_Task+0x1e2>
            {
                PumpMgr_RequestPollAllNow(ui->mgr);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	f7fc fe21 	bl	800272c <PumpMgr_RequestPollAllNow>
                ui_toast(ui, "Poll now (all)", 900u);
 8005aea:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005aee:	494e      	ldr	r1, [pc, #312]	@ (8005c28 <UI_Task+0x30c>)
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff faf1 	bl	80050d8 <ui_toast>
                ui_render_diag(ui);
 8005af6:	6878      	ldr	r0, [r7, #4]
 8005af8:	f7ff fc66 	bl	80053c8 <ui_render_diag>
                return;
 8005afc:	e1e5      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005afe:	78fb      	ldrb	r3, [r7, #3]
 8005b00:	2b4b      	cmp	r3, #75	@ 0x4b
 8005b02:	d118      	bne.n	8005b36 <UI_Task+0x21a>
            {
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681a      	ldr	r2, [r3, #0]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	7b5b      	ldrb	r3, [r3, #13]
 8005b0c:	4619      	mov	r1, r3
 8005b0e:	4610      	mov	r0, r2
 8005b10:	f7fc fddd 	bl	80026ce <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Poll TRK1" : "Poll TRK2", 900u);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	7b5b      	ldrb	r3, [r3, #13]
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d101      	bne.n	8005b20 <UI_Task+0x204>
 8005b1c:	4b43      	ldr	r3, [pc, #268]	@ (8005c2c <UI_Task+0x310>)
 8005b1e:	e000      	b.n	8005b22 <UI_Task+0x206>
 8005b20:	4b43      	ldr	r3, [pc, #268]	@ (8005c30 <UI_Task+0x314>)
 8005b22:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005b26:	4619      	mov	r1, r3
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f7ff fad5 	bl	80050d8 <ui_toast>
                ui_render_diag(ui);
 8005b2e:	6878      	ldr	r0, [r7, #4]
 8005b30:	f7ff fc4a 	bl	80053c8 <ui_render_diag>
                return;
 8005b34:	e1c9      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_RES)
 8005b36:	78fb      	ldrb	r3, [r7, #3]
 8005b38:	2b45      	cmp	r3, #69	@ 0x45
 8005b3a:	f040 81aa 	bne.w	8005e92 <UI_Task+0x576>
            {
                PumpMgr_ClearFail(ui->mgr, ui->active_pump_id);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681a      	ldr	r2, [r3, #0]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	7b5b      	ldrb	r3, [r3, #13]
 8005b46:	4619      	mov	r1, r3
 8005b48:	4610      	mov	r0, r2
 8005b4a:	f7fc fd84 	bl	8002656 <PumpMgr_ClearFail>
                PumpMgr_RequestPollNow(ui->mgr, ui->active_pump_id);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	7b5b      	ldrb	r3, [r3, #13]
 8005b56:	4619      	mov	r1, r3
 8005b58:	4610      	mov	r0, r2
 8005b5a:	f7fc fdb8 	bl	80026ce <PumpMgr_RequestPollNow>
                ui_toast(ui, (ui->active_pump_id == 1u) ? "Retry TRK1" : "Retry TRK2", 900u);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	7b5b      	ldrb	r3, [r3, #13]
 8005b62:	2b01      	cmp	r3, #1
 8005b64:	d101      	bne.n	8005b6a <UI_Task+0x24e>
 8005b66:	4b33      	ldr	r3, [pc, #204]	@ (8005c34 <UI_Task+0x318>)
 8005b68:	e000      	b.n	8005b6c <UI_Task+0x250>
 8005b6a:	4b33      	ldr	r3, [pc, #204]	@ (8005c38 <UI_Task+0x31c>)
 8005b6c:	f44f 7261 	mov.w	r2, #900	@ 0x384
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7ff fab0 	bl	80050d8 <ui_toast>
                ui_render_diag(ui);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7ff fc25 	bl	80053c8 <ui_render_diag>
                return;
 8005b7e:	e1a4      	b.n	8005eca <UI_Task+0x5ae>
            }
        }
        else if (ui->screen == UI_SCREEN_MENU)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	7b1b      	ldrb	r3, [r3, #12]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	f040 80aa 	bne.w	8005cde <UI_Task+0x3c2>
        {
            if (key == KEY_ESC)
 8005b8a:	78fb      	ldrb	r3, [r7, #3]
 8005b8c:	2b46      	cmp	r3, #70	@ 0x46
 8005b8e:	d106      	bne.n	8005b9e <UI_Task+0x282>
            {
                ui->screen = UI_SCREEN_HOME;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	731a      	strb	r2, [r3, #12]
                ui_render_home(ui);
 8005b96:	6878      	ldr	r0, [r7, #4]
 8005b98:	f7ff fb28 	bl	80051ec <ui_render_home>
                return;
 8005b9c:	e195      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_SET)
 8005b9e:	78fb      	ldrb	r3, [r7, #3]
 8005ba0:	2b47      	cmp	r3, #71	@ 0x47
 8005ba2:	d10d      	bne.n	8005bc0 <UI_Task+0x2a4>
            {
                if (ui->menu_index > 0u) ui->menu_index--;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	7b9b      	ldrb	r3, [r3, #14]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <UI_Task+0x29c>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	7b9b      	ldrb	r3, [r3, #14]
 8005bb0:	3b01      	subs	r3, #1
 8005bb2:	b2da      	uxtb	r2, r3
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f7ff fd05 	bl	80055c8 <ui_render_menu>
                return;
 8005bbe:	e184      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_INQ)
 8005bc0:	78fb      	ldrb	r3, [r7, #3]
 8005bc2:	2b48      	cmp	r3, #72	@ 0x48
 8005bc4:	d10d      	bne.n	8005be2 <UI_Task+0x2c6>
            {
                if (ui->menu_index < 5u) ui->menu_index++;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	7b9b      	ldrb	r3, [r3, #14]
 8005bca:	2b04      	cmp	r3, #4
 8005bcc:	d805      	bhi.n	8005bda <UI_Task+0x2be>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	7b9b      	ldrb	r3, [r3, #14]
 8005bd2:	3301      	adds	r3, #1
 8005bd4:	b2da      	uxtb	r2, r3
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	739a      	strb	r2, [r3, #14]
                ui_render_menu(ui);
 8005bda:	6878      	ldr	r0, [r7, #4]
 8005bdc:	f7ff fcf4 	bl	80055c8 <ui_render_menu>
                return;
 8005be0:	e173      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005be2:	78fb      	ldrb	r3, [r7, #3]
 8005be4:	2b4b      	cmp	r3, #75	@ 0x4b
 8005be6:	f040 8154 	bne.w	8005e92 <UI_Task+0x576>
            {
                switch (ui->menu_index)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	7b9b      	ldrb	r3, [r3, #14]
 8005bee:	2b04      	cmp	r3, #4
 8005bf0:	d86e      	bhi.n	8005cd0 <UI_Task+0x3b4>
 8005bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8005bf8 <UI_Task+0x2dc>)
 8005bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bf8:	08005c0d 	.word	0x08005c0d
 8005bfc:	08005c3d 	.word	0x08005c3d
 8005c00:	08005c51 	.word	0x08005c51
 8005c04:	08005c65 	.word	0x08005c65
 8005c08:	08005c79 	.word	0x08005c79
                {
                    case 0: ui_edit_start(ui, 0u, true);  ui_render_edit(ui, true);  return;
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	2100      	movs	r1, #0
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7ff fde3 	bl	80057dc <ui_edit_start>
 8005c16:	2101      	movs	r1, #1
 8005c18:	6878      	ldr	r0, [r7, #4]
 8005c1a:	f7ff fd27 	bl	800566c <ui_render_edit>
 8005c1e:	e154      	b.n	8005eca <UI_Task+0x5ae>
 8005c20:	08019028 	.word	0x08019028
 8005c24:	08019034 	.word	0x08019034
 8005c28:	08019040 	.word	0x08019040
 8005c2c:	08019050 	.word	0x08019050
 8005c30:	0801905c 	.word	0x0801905c
 8005c34:	08019068 	.word	0x08019068
 8005c38:	08019074 	.word	0x08019074
                    case 1: ui_edit_start(ui, 0u, false); ui_render_edit(ui, false); return;
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	2100      	movs	r1, #0
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f7ff fdcb 	bl	80057dc <ui_edit_start>
 8005c46:	2100      	movs	r1, #0
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f7ff fd0f 	bl	800566c <ui_render_edit>
 8005c4e:	e13c      	b.n	8005eca <UI_Task+0x5ae>
                    case 2: ui_edit_start(ui, 1u, true);  ui_render_edit(ui, true);  return;
 8005c50:	2201      	movs	r2, #1
 8005c52:	2101      	movs	r1, #1
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f7ff fdc1 	bl	80057dc <ui_edit_start>
 8005c5a:	2101      	movs	r1, #1
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f7ff fd05 	bl	800566c <ui_render_edit>
 8005c62:	e132      	b.n	8005eca <UI_Task+0x5ae>
                    case 3: ui_edit_start(ui, 1u, false); ui_render_edit(ui, false); return;
 8005c64:	2200      	movs	r2, #0
 8005c66:	2101      	movs	r1, #1
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f7ff fdb7 	bl	80057dc <ui_edit_start>
 8005c6e:	2100      	movs	r1, #0
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f7ff fcfb 	bl	800566c <ui_render_edit>
 8005c76:	e128      	b.n	8005eca <UI_Task+0x5ae>
                    case 4:
                    {
                        if (ui->settings)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	685b      	ldr	r3, [r3, #4]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	f000 8123 	beq.w	8005ec8 <UI_Task+0x5ac>
                        {
                            Settings_CaptureFromPumpMgr(ui->settings, ui->mgr);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	685a      	ldr	r2, [r3, #4]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	f7fe fa73 	bl	8004178 <Settings_CaptureFromPumpMgr>
                            if (Settings_RequestSave(ui->settings))
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	4618      	mov	r0, r3
 8005c98:	f7fe f92b 	bl	8003ef2 <Settings_RequestSave>
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d00c      	beq.n	8005cbc <UI_Task+0x3a0>
                            {
                                ui_toast(ui, "Saving...", 1500u);
 8005ca2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005ca6:	498a      	ldr	r1, [pc, #552]	@ (8005ed0 <UI_Task+0x5b4>)
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f7ff fa15 	bl	80050d8 <ui_toast>
                                ui->screen = UI_SCREEN_HOME;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	2200      	movs	r2, #0
 8005cb2:	731a      	strb	r2, [r3, #12]
                                ui_render_home(ui);
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7ff fa99 	bl	80051ec <ui_render_home>
                            {
                                ui_toast(ui, "Save busy", 1500u);
                                ui_render_menu(ui);
                            }
                        }
                        return;
 8005cba:	e105      	b.n	8005ec8 <UI_Task+0x5ac>
                                ui_toast(ui, "Save busy", 1500u);
 8005cbc:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8005cc0:	4984      	ldr	r1, [pc, #528]	@ (8005ed4 <UI_Task+0x5b8>)
 8005cc2:	6878      	ldr	r0, [r7, #4]
 8005cc4:	f7ff fa08 	bl	80050d8 <ui_toast>
                                ui_render_menu(ui);
 8005cc8:	6878      	ldr	r0, [r7, #4]
 8005cca:	f7ff fc7d 	bl	80055c8 <ui_render_menu>
                        return;
 8005cce:	e0fb      	b.n	8005ec8 <UI_Task+0x5ac>
                    }
                    case 5:
                    default:
                        ui->screen = UI_SCREEN_HOME;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	731a      	strb	r2, [r3, #12]
                        ui_render_home(ui);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f7ff fa88 	bl	80051ec <ui_render_home>
                        return;
 8005cdc:	e0f5      	b.n	8005eca <UI_Task+0x5ae>
                }
            }
        }
        else if (ui->screen == UI_SCREEN_EDIT_PRICE || ui->screen == UI_SCREEN_EDIT_ADDR)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	7b1b      	ldrb	r3, [r3, #12]
 8005ce2:	2b03      	cmp	r3, #3
 8005ce4:	d004      	beq.n	8005cf0 <UI_Task+0x3d4>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	7b1b      	ldrb	r3, [r3, #12]
 8005cea:	2b04      	cmp	r3, #4
 8005cec:	f040 80d1 	bne.w	8005e92 <UI_Task+0x576>
        {
            bool is_price = (ui->screen == UI_SCREEN_EDIT_PRICE);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	7b1b      	ldrb	r3, [r3, #12]
 8005cf4:	2b03      	cmp	r3, #3
 8005cf6:	bf0c      	ite	eq
 8005cf8:	2301      	moveq	r3, #1
 8005cfa:	2300      	movne	r3, #0
 8005cfc:	73fb      	strb	r3, [r7, #15]
            uint8_t max_len = is_price ? 4u : 2u;
 8005cfe:	7bfb      	ldrb	r3, [r7, #15]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d001      	beq.n	8005d08 <UI_Task+0x3ec>
 8005d04:	2304      	movs	r3, #4
 8005d06:	e000      	b.n	8005d0a <UI_Task+0x3ee>
 8005d08:	2302      	movs	r3, #2
 8005d0a:	73bb      	strb	r3, [r7, #14]

            if (key == KEY_ESC)
 8005d0c:	78fb      	ldrb	r3, [r7, #3]
 8005d0e:	2b46      	cmp	r3, #70	@ 0x46
 8005d10:	d106      	bne.n	8005d20 <UI_Task+0x404>
            {
                ui->screen = UI_SCREEN_MENU;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f7ff fc55 	bl	80055c8 <ui_render_menu>
                return;
 8005d1e:	e0d4      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == '.' || key == KEY_RES)
 8005d20:	78fb      	ldrb	r3, [r7, #3]
 8005d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8005d24:	d002      	beq.n	8005d2c <UI_Task+0x410>
 8005d26:	78fb      	ldrb	r3, [r7, #3]
 8005d28:	2b45      	cmp	r3, #69	@ 0x45
 8005d2a:	d116      	bne.n	8005d5a <UI_Task+0x43e>
            {
                if (ui->edit_len > 0u)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	7e1b      	ldrb	r3, [r3, #24]
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00c      	beq.n	8005d4e <UI_Task+0x432>
                {
                    ui->edit_len--;
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	7e1b      	ldrb	r3, [r3, #24]
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b2da      	uxtb	r2, r3
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	761a      	strb	r2, [r3, #24]
                    ui->edit_buf[ui->edit_len] = 0;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	7e1b      	ldrb	r3, [r3, #24]
 8005d44:	461a      	mov	r2, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4413      	add	r3, r2
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005d4e:	7bfb      	ldrb	r3, [r7, #15]
 8005d50:	4619      	mov	r1, r3
 8005d52:	6878      	ldr	r0, [r7, #4]
 8005d54:	f7ff fc8a 	bl	800566c <ui_render_edit>
                return;
 8005d58:	e0b7      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (key == KEY_OK)
 8005d5a:	78fb      	ldrb	r3, [r7, #3]
 8005d5c:	2b4b      	cmp	r3, #75	@ 0x4b
 8005d5e:	d174      	bne.n	8005e4a <UI_Task+0x52e>
            {
                uint32_t v = ui_parse_u32(ui->edit_buf);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	3310      	adds	r3, #16
 8005d64:	4618      	mov	r0, r3
 8005d66:	f7ff fd0e 	bl	8005786 <ui_parse_u32>
 8005d6a:	6178      	str	r0, [r7, #20]
                uint8_t id = (uint8_t)(ui->edit_pump_index + 1u);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	7bdb      	ldrb	r3, [r3, #15]
 8005d70:	3301      	adds	r3, #1
 8005d72:	737b      	strb	r3, [r7, #13]

                if (is_price)
 8005d74:	7bfb      	ldrb	r3, [r7, #15]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d022      	beq.n	8005dc0 <UI_Task+0x4a4>
                {
                    if (v > 9999u) v = 9999u;
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	f242 720f 	movw	r2, #9999	@ 0x270f
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d902      	bls.n	8005d8a <UI_Task+0x46e>
 8005d84:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d88:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetPrice(ui->mgr, id, v);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	7b79      	ldrb	r1, [r7, #13]
 8005d90:	697a      	ldr	r2, [r7, #20]
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7fc fbe5 	bl	8002562 <PumpMgr_SetPrice>
                    if (ui->settings)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	685b      	ldr	r3, [r3, #4]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d008      	beq.n	8005db2 <UI_Task+0x496>
                    {
                        (void)Settings_SetPumpPrice(ui->settings, ui->edit_pump_index, (uint16_t)v);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6858      	ldr	r0, [r3, #4]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	7bdb      	ldrb	r3, [r3, #15]
 8005da8:	697a      	ldr	r2, [r7, #20]
 8005daa:	b292      	uxth	r2, r2
 8005dac:	4619      	mov	r1, r3
 8005dae:	f7fe fa46 	bl	800423e <Settings_SetPumpPrice>
                    }
                    ui_toast(ui, "Price updated", 1200u);
 8005db2:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005db6:	4948      	ldr	r1, [pc, #288]	@ (8005ed8 <UI_Task+0x5bc>)
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f7ff f98d 	bl	80050d8 <ui_toast>
 8005dbe:	e024      	b.n	8005e0a <UI_Task+0x4ee>
                }
                else
                {
                    if (v < 1u) v = 1u;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d101      	bne.n	8005dca <UI_Task+0x4ae>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	617b      	str	r3, [r7, #20]
                    if (v > 32u) v = 32u;
 8005dca:	697b      	ldr	r3, [r7, #20]
 8005dcc:	2b20      	cmp	r3, #32
 8005dce:	d901      	bls.n	8005dd4 <UI_Task+0x4b8>
 8005dd0:	2320      	movs	r3, #32
 8005dd2:	617b      	str	r3, [r7, #20]
                    (void)PumpMgr_SetSlaveAddr(ui->mgr, id, (uint8_t)v);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	697a      	ldr	r2, [r7, #20]
 8005dda:	b2d2      	uxtb	r2, r2
 8005ddc:	7b79      	ldrb	r1, [r7, #13]
 8005dde:	4618      	mov	r0, r3
 8005de0:	f7fc fbf0 	bl	80025c4 <PumpMgr_SetSlaveAddr>
                    if (ui->settings)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d008      	beq.n	8005dfe <UI_Task+0x4e2>
                    {
                        (void)Settings_SetPumpSlaveAddr(ui->settings, ui->edit_pump_index, (uint8_t)v);
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6858      	ldr	r0, [r3, #4]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	7bdb      	ldrb	r3, [r3, #15]
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	4619      	mov	r1, r3
 8005dfa:	f7fe fa49 	bl	8004290 <Settings_SetPumpSlaveAddr>
                    }
                    ui_toast(ui, "Addr updated", 1200u);
 8005dfe:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005e02:	4936      	ldr	r1, [pc, #216]	@ (8005edc <UI_Task+0x5c0>)
 8005e04:	6878      	ldr	r0, [r7, #4]
 8005e06:	f7ff f967 	bl	80050d8 <ui_toast>
                }

                if (ui->settings)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d014      	beq.n	8005e3c <UI_Task+0x520>
                {
                    if (Settings_RequestSave(ui->settings))
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fe f86b 	bl	8003ef2 <Settings_RequestSave>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d009      	beq.n	8005e36 <UI_Task+0x51a>
                    {
                        CDC_Log("UI: Settings save requested");
 8005e22:	482f      	ldr	r0, [pc, #188]	@ (8005ee0 <UI_Task+0x5c4>)
 8005e24:	f7fa feb0 	bl	8000b88 <CDC_Log>
                        ui_toast(ui, "Saved to EEPROM", 1200u);
 8005e28:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 8005e2c:	492d      	ldr	r1, [pc, #180]	@ (8005ee4 <UI_Task+0x5c8>)
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f7ff f952 	bl	80050d8 <ui_toast>
 8005e34:	e002      	b.n	8005e3c <UI_Task+0x520>
                    }
                    else
                    {
                        CDC_Log("UI: Settings save pending");
 8005e36:	482c      	ldr	r0, [pc, #176]	@ (8005ee8 <UI_Task+0x5cc>)
 8005e38:	f7fa fea6 	bl	8000b88 <CDC_Log>
                    }
                }

                ui->screen = UI_SCREEN_MENU;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	731a      	strb	r2, [r3, #12]
                ui_render_menu(ui);
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	f7ff fbc0 	bl	80055c8 <ui_render_menu>
                return;
 8005e48:	e03f      	b.n	8005eca <UI_Task+0x5ae>
            }
            else if (ui_is_digit(key))
 8005e4a:	78fb      	ldrb	r3, [r7, #3]
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	f7ff fc83 	bl	8005758 <ui_is_digit>
 8005e52:	4603      	mov	r3, r0
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d01c      	beq.n	8005e92 <UI_Task+0x576>
            {
                if (ui->edit_len < max_len)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	7e1b      	ldrb	r3, [r3, #24]
 8005e5c:	7bba      	ldrb	r2, [r7, #14]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d911      	bls.n	8005e86 <UI_Task+0x56a>
                {
                    ui->edit_buf[ui->edit_len++] = key;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	7e1b      	ldrb	r3, [r3, #24]
 8005e66:	1c5a      	adds	r2, r3, #1
 8005e68:	b2d1      	uxtb	r1, r2
 8005e6a:	687a      	ldr	r2, [r7, #4]
 8005e6c:	7611      	strb	r1, [r2, #24]
 8005e6e:	461a      	mov	r2, r3
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4413      	add	r3, r2
 8005e74:	78fa      	ldrb	r2, [r7, #3]
 8005e76:	741a      	strb	r2, [r3, #16]
                    ui->edit_buf[ui->edit_len] = 0;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	7e1b      	ldrb	r3, [r3, #24]
 8005e7c:	461a      	mov	r2, r3
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	4413      	add	r3, r2
 8005e82:	2200      	movs	r2, #0
 8005e84:	741a      	strb	r2, [r3, #16]
                }
                ui_render_edit(ui, is_price);
 8005e86:	7bfb      	ldrb	r3, [r7, #15]
 8005e88:	4619      	mov	r1, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f7ff fbee 	bl	800566c <ui_render_edit>
                return;
 8005e90:	e01b      	b.n	8005eca <UI_Task+0x5ae>
            }
        }
    }

    /* --------- Periodic render --------- */
    if ((now - ui->last_render_ms) >= UI_RENDER_PERIOD_MS)
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	693a      	ldr	r2, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b63      	cmp	r3, #99	@ 0x63
 8005e9c:	d915      	bls.n	8005eca <UI_Task+0x5ae>
    {
        ui->last_render_ms = now;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	693a      	ldr	r2, [r7, #16]
 8005ea2:	609a      	str	r2, [r3, #8]

        if (ui->screen == UI_SCREEN_HOME)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	7b1b      	ldrb	r3, [r3, #12]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d103      	bne.n	8005eb4 <UI_Task+0x598>
        {
            ui_render_home(ui);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f7ff f99d 	bl	80051ec <ui_render_home>
 8005eb2:	e00a      	b.n	8005eca <UI_Task+0x5ae>
        }
        else if (ui->screen == UI_SCREEN_DIAG)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	7b1b      	ldrb	r3, [r3, #12]
 8005eb8:	2b02      	cmp	r3, #2
 8005eba:	d106      	bne.n	8005eca <UI_Task+0x5ae>
        {
            ui_render_diag(ui);
 8005ebc:	6878      	ldr	r0, [r7, #4]
 8005ebe:	f7ff fa83 	bl	80053c8 <ui_render_diag>
 8005ec2:	e002      	b.n	8005eca <UI_Task+0x5ae>
    if (ui == NULL || ui->mgr == NULL) return;
 8005ec4:	bf00      	nop
 8005ec6:	e000      	b.n	8005eca <UI_Task+0x5ae>
                        return;
 8005ec8:	bf00      	nop
        else
        {
            /* edit screens redraw only on key */
        }
    }
}
 8005eca:	3718      	adds	r7, #24
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	bd80      	pop	{r7, pc}
 8005ed0:	08019080 	.word	0x08019080
 8005ed4:	0801908c 	.word	0x0801908c
 8005ed8:	08019098 	.word	0x08019098
 8005edc:	080190a8 	.word	0x080190a8
 8005ee0:	080190b8 	.word	0x080190b8
 8005ee4:	080190d4 	.word	0x080190d4
 8005ee8:	080190e4 	.word	0x080190e4

08005eec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8005eec:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8005f28 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8005ef0:	f7ff f8da 	bl	80050a8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8005ef4:	f7ff f838 	bl	8004f68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005ef8:	480c      	ldr	r0, [pc, #48]	@ (8005f2c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005efa:	490d      	ldr	r1, [pc, #52]	@ (8005f30 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005efc:	4a0d      	ldr	r2, [pc, #52]	@ (8005f34 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005efe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005f00:	e002      	b.n	8005f08 <LoopCopyDataInit>

08005f02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005f02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005f04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005f06:	3304      	adds	r3, #4

08005f08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005f08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005f0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005f0c:	d3f9      	bcc.n	8005f02 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005f0e:	4a0a      	ldr	r2, [pc, #40]	@ (8005f38 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005f10:	4c0a      	ldr	r4, [pc, #40]	@ (8005f3c <LoopFillZerobss+0x22>)
  movs r3, #0
 8005f12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005f14:	e001      	b.n	8005f1a <LoopFillZerobss>

08005f16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005f16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005f18:	3204      	adds	r2, #4

08005f1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005f1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005f1c:	d3fb      	bcc.n	8005f16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005f1e:	f012 f999 	bl	8018254 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005f22:	f7fb fdbb 	bl	8001a9c <main>
  bx  lr
 8005f26:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005f28:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8005f2c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8005f30:	2400018c 	.word	0x2400018c
  ldr r2, =_sidata
 8005f34:	080193c0 	.word	0x080193c0
  ldr r2, =_sbss
 8005f38:	240001a0 	.word	0x240001a0
  ldr r4, =_ebss
 8005f3c:	24004078 	.word	0x24004078

08005f40 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005f40:	e7fe      	b.n	8005f40 <ADC3_IRQHandler>
	...

08005f44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b082      	sub	sp, #8
 8005f48:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005f4a:	2003      	movs	r0, #3
 8005f4c:	f000 f98c 	bl	8006268 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005f50:	f007 fee6 	bl	800dd20 <HAL_RCC_GetSysClockFreq>
 8005f54:	4602      	mov	r2, r0
 8005f56:	4b15      	ldr	r3, [pc, #84]	@ (8005fac <HAL_Init+0x68>)
 8005f58:	699b      	ldr	r3, [r3, #24]
 8005f5a:	0a1b      	lsrs	r3, r3, #8
 8005f5c:	f003 030f 	and.w	r3, r3, #15
 8005f60:	4913      	ldr	r1, [pc, #76]	@ (8005fb0 <HAL_Init+0x6c>)
 8005f62:	5ccb      	ldrb	r3, [r1, r3]
 8005f64:	f003 031f 	and.w	r3, r3, #31
 8005f68:	fa22 f303 	lsr.w	r3, r2, r3
 8005f6c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005f6e:	4b0f      	ldr	r3, [pc, #60]	@ (8005fac <HAL_Init+0x68>)
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f003 030f 	and.w	r3, r3, #15
 8005f76:	4a0e      	ldr	r2, [pc, #56]	@ (8005fb0 <HAL_Init+0x6c>)
 8005f78:	5cd3      	ldrb	r3, [r2, r3]
 8005f7a:	f003 031f 	and.w	r3, r3, #31
 8005f7e:	687a      	ldr	r2, [r7, #4]
 8005f80:	fa22 f303 	lsr.w	r3, r2, r3
 8005f84:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb4 <HAL_Init+0x70>)
 8005f86:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005f88:	4a0b      	ldr	r2, [pc, #44]	@ (8005fb8 <HAL_Init+0x74>)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005f8e:	200f      	movs	r0, #15
 8005f90:	f000 f814 	bl	8005fbc <HAL_InitTick>
 8005f94:	4603      	mov	r3, r0
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d001      	beq.n	8005f9e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	e002      	b.n	8005fa4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005f9e:	f7fe fbd3 	bl	8004748 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005fa2:	2300      	movs	r3, #0
}
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}
 8005fac:	58024400 	.word	0x58024400
 8005fb0:	0801934c 	.word	0x0801934c
 8005fb4:	2400003c 	.word	0x2400003c
 8005fb8:	24000038 	.word	0x24000038

08005fbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b082      	sub	sp, #8
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005fc4:	4b15      	ldr	r3, [pc, #84]	@ (800601c <HAL_InitTick+0x60>)
 8005fc6:	781b      	ldrb	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e021      	b.n	8006014 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005fd0:	4b13      	ldr	r3, [pc, #76]	@ (8006020 <HAL_InitTick+0x64>)
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	4b11      	ldr	r3, [pc, #68]	@ (800601c <HAL_InitTick+0x60>)
 8005fd6:	781b      	ldrb	r3, [r3, #0]
 8005fd8:	4619      	mov	r1, r3
 8005fda:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005fde:	fbb3 f3f1 	udiv	r3, r3, r1
 8005fe2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fe6:	4618      	mov	r0, r3
 8005fe8:	f000 f971 	bl	80062ce <HAL_SYSTICK_Config>
 8005fec:	4603      	mov	r3, r0
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d001      	beq.n	8005ff6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e00e      	b.n	8006014 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2b0f      	cmp	r3, #15
 8005ffa:	d80a      	bhi.n	8006012 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	6879      	ldr	r1, [r7, #4]
 8006000:	f04f 30ff 	mov.w	r0, #4294967295
 8006004:	f000 f93b 	bl	800627e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006008:	4a06      	ldr	r2, [pc, #24]	@ (8006024 <HAL_InitTick+0x68>)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800600e:	2300      	movs	r3, #0
 8006010:	e000      	b.n	8006014 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006012:	2301      	movs	r3, #1
}
 8006014:	4618      	mov	r0, r3
 8006016:	3708      	adds	r7, #8
 8006018:	46bd      	mov	sp, r7
 800601a:	bd80      	pop	{r7, pc}
 800601c:	24000044 	.word	0x24000044
 8006020:	24000038 	.word	0x24000038
 8006024:	24000040 	.word	0x24000040

08006028 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006028:	b480      	push	{r7}
 800602a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800602c:	4b06      	ldr	r3, [pc, #24]	@ (8006048 <HAL_IncTick+0x20>)
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	461a      	mov	r2, r3
 8006032:	4b06      	ldr	r3, [pc, #24]	@ (800604c <HAL_IncTick+0x24>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4413      	add	r3, r2
 8006038:	4a04      	ldr	r2, [pc, #16]	@ (800604c <HAL_IncTick+0x24>)
 800603a:	6013      	str	r3, [r2, #0]
}
 800603c:	bf00      	nop
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	24000044 	.word	0x24000044
 800604c:	24002348 	.word	0x24002348

08006050 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006050:	b480      	push	{r7}
 8006052:	af00      	add	r7, sp, #0
  return uwTick;
 8006054:	4b03      	ldr	r3, [pc, #12]	@ (8006064 <HAL_GetTick+0x14>)
 8006056:	681b      	ldr	r3, [r3, #0]
}
 8006058:	4618      	mov	r0, r3
 800605a:	46bd      	mov	sp, r7
 800605c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006060:	4770      	bx	lr
 8006062:	bf00      	nop
 8006064:	24002348 	.word	0x24002348

08006068 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b084      	sub	sp, #16
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006070:	f7ff ffee 	bl	8006050 <HAL_GetTick>
 8006074:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006080:	d005      	beq.n	800608e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006082:	4b0a      	ldr	r3, [pc, #40]	@ (80060ac <HAL_Delay+0x44>)
 8006084:	781b      	ldrb	r3, [r3, #0]
 8006086:	461a      	mov	r2, r3
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	4413      	add	r3, r2
 800608c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800608e:	bf00      	nop
 8006090:	f7ff ffde 	bl	8006050 <HAL_GetTick>
 8006094:	4602      	mov	r2, r0
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	1ad3      	subs	r3, r2, r3
 800609a:	68fa      	ldr	r2, [r7, #12]
 800609c:	429a      	cmp	r2, r3
 800609e:	d8f7      	bhi.n	8006090 <HAL_Delay+0x28>
  {
  }
}
 80060a0:	bf00      	nop
 80060a2:	bf00      	nop
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	24000044 	.word	0x24000044

080060b0 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80060b0:	b480      	push	{r7}
 80060b2:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80060b4:	4b03      	ldr	r3, [pc, #12]	@ (80060c4 <HAL_GetREVID+0x14>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	0c1b      	lsrs	r3, r3, #16
}
 80060ba:	4618      	mov	r0, r3
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	5c001000 	.word	0x5c001000

080060c8 <__NVIC_SetPriorityGrouping>:
{
 80060c8:	b480      	push	{r7}
 80060ca:	b085      	sub	sp, #20
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f003 0307 	and.w	r3, r3, #7
 80060d6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060d8:	4b0b      	ldr	r3, [pc, #44]	@ (8006108 <__NVIC_SetPriorityGrouping+0x40>)
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060de:	68ba      	ldr	r2, [r7, #8]
 80060e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80060e4:	4013      	ands	r3, r2
 80060e6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80060f0:	4b06      	ldr	r3, [pc, #24]	@ (800610c <__NVIC_SetPriorityGrouping+0x44>)
 80060f2:	4313      	orrs	r3, r2
 80060f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060f6:	4a04      	ldr	r2, [pc, #16]	@ (8006108 <__NVIC_SetPriorityGrouping+0x40>)
 80060f8:	68bb      	ldr	r3, [r7, #8]
 80060fa:	60d3      	str	r3, [r2, #12]
}
 80060fc:	bf00      	nop
 80060fe:	3714      	adds	r7, #20
 8006100:	46bd      	mov	sp, r7
 8006102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006106:	4770      	bx	lr
 8006108:	e000ed00 	.word	0xe000ed00
 800610c:	05fa0000 	.word	0x05fa0000

08006110 <__NVIC_GetPriorityGrouping>:
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006114:	4b04      	ldr	r3, [pc, #16]	@ (8006128 <__NVIC_GetPriorityGrouping+0x18>)
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	0a1b      	lsrs	r3, r3, #8
 800611a:	f003 0307 	and.w	r3, r3, #7
}
 800611e:	4618      	mov	r0, r3
 8006120:	46bd      	mov	sp, r7
 8006122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006126:	4770      	bx	lr
 8006128:	e000ed00 	.word	0xe000ed00

0800612c <__NVIC_EnableIRQ>:
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	4603      	mov	r3, r0
 8006134:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006136:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800613a:	2b00      	cmp	r3, #0
 800613c:	db0b      	blt.n	8006156 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800613e:	88fb      	ldrh	r3, [r7, #6]
 8006140:	f003 021f 	and.w	r2, r3, #31
 8006144:	4907      	ldr	r1, [pc, #28]	@ (8006164 <__NVIC_EnableIRQ+0x38>)
 8006146:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800614a:	095b      	lsrs	r3, r3, #5
 800614c:	2001      	movs	r0, #1
 800614e:	fa00 f202 	lsl.w	r2, r0, r2
 8006152:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006156:	bf00      	nop
 8006158:	370c      	adds	r7, #12
 800615a:	46bd      	mov	sp, r7
 800615c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006160:	4770      	bx	lr
 8006162:	bf00      	nop
 8006164:	e000e100 	.word	0xe000e100

08006168 <__NVIC_SetPriority>:
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	4603      	mov	r3, r0
 8006170:	6039      	str	r1, [r7, #0]
 8006172:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006174:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006178:	2b00      	cmp	r3, #0
 800617a:	db0a      	blt.n	8006192 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	b2da      	uxtb	r2, r3
 8006180:	490c      	ldr	r1, [pc, #48]	@ (80061b4 <__NVIC_SetPriority+0x4c>)
 8006182:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006186:	0112      	lsls	r2, r2, #4
 8006188:	b2d2      	uxtb	r2, r2
 800618a:	440b      	add	r3, r1
 800618c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006190:	e00a      	b.n	80061a8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	b2da      	uxtb	r2, r3
 8006196:	4908      	ldr	r1, [pc, #32]	@ (80061b8 <__NVIC_SetPriority+0x50>)
 8006198:	88fb      	ldrh	r3, [r7, #6]
 800619a:	f003 030f 	and.w	r3, r3, #15
 800619e:	3b04      	subs	r3, #4
 80061a0:	0112      	lsls	r2, r2, #4
 80061a2:	b2d2      	uxtb	r2, r2
 80061a4:	440b      	add	r3, r1
 80061a6:	761a      	strb	r2, [r3, #24]
}
 80061a8:	bf00      	nop
 80061aa:	370c      	adds	r7, #12
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr
 80061b4:	e000e100 	.word	0xe000e100
 80061b8:	e000ed00 	.word	0xe000ed00

080061bc <NVIC_EncodePriority>:
{
 80061bc:	b480      	push	{r7}
 80061be:	b089      	sub	sp, #36	@ 0x24
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	60f8      	str	r0, [r7, #12]
 80061c4:	60b9      	str	r1, [r7, #8]
 80061c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	f003 0307 	and.w	r3, r3, #7
 80061ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	f1c3 0307 	rsb	r3, r3, #7
 80061d6:	2b04      	cmp	r3, #4
 80061d8:	bf28      	it	cs
 80061da:	2304      	movcs	r3, #4
 80061dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	3304      	adds	r3, #4
 80061e2:	2b06      	cmp	r3, #6
 80061e4:	d902      	bls.n	80061ec <NVIC_EncodePriority+0x30>
 80061e6:	69fb      	ldr	r3, [r7, #28]
 80061e8:	3b03      	subs	r3, #3
 80061ea:	e000      	b.n	80061ee <NVIC_EncodePriority+0x32>
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061f0:	f04f 32ff 	mov.w	r2, #4294967295
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	fa02 f303 	lsl.w	r3, r2, r3
 80061fa:	43da      	mvns	r2, r3
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	401a      	ands	r2, r3
 8006200:	697b      	ldr	r3, [r7, #20]
 8006202:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006204:	f04f 31ff 	mov.w	r1, #4294967295
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	fa01 f303 	lsl.w	r3, r1, r3
 800620e:	43d9      	mvns	r1, r3
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006214:	4313      	orrs	r3, r2
}
 8006216:	4618      	mov	r0, r3
 8006218:	3724      	adds	r7, #36	@ 0x24
 800621a:	46bd      	mov	sp, r7
 800621c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006220:	4770      	bx	lr
	...

08006224 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006224:	b580      	push	{r7, lr}
 8006226:	b082      	sub	sp, #8
 8006228:	af00      	add	r7, sp, #0
 800622a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3b01      	subs	r3, #1
 8006230:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006234:	d301      	bcc.n	800623a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006236:	2301      	movs	r3, #1
 8006238:	e00f      	b.n	800625a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800623a:	4a0a      	ldr	r2, [pc, #40]	@ (8006264 <SysTick_Config+0x40>)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	3b01      	subs	r3, #1
 8006240:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006242:	210f      	movs	r1, #15
 8006244:	f04f 30ff 	mov.w	r0, #4294967295
 8006248:	f7ff ff8e 	bl	8006168 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800624c:	4b05      	ldr	r3, [pc, #20]	@ (8006264 <SysTick_Config+0x40>)
 800624e:	2200      	movs	r2, #0
 8006250:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006252:	4b04      	ldr	r3, [pc, #16]	@ (8006264 <SysTick_Config+0x40>)
 8006254:	2207      	movs	r2, #7
 8006256:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006258:	2300      	movs	r3, #0
}
 800625a:	4618      	mov	r0, r3
 800625c:	3708      	adds	r7, #8
 800625e:	46bd      	mov	sp, r7
 8006260:	bd80      	pop	{r7, pc}
 8006262:	bf00      	nop
 8006264:	e000e010 	.word	0xe000e010

08006268 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006270:	6878      	ldr	r0, [r7, #4]
 8006272:	f7ff ff29 	bl	80060c8 <__NVIC_SetPriorityGrouping>
}
 8006276:	bf00      	nop
 8006278:	3708      	adds	r7, #8
 800627a:	46bd      	mov	sp, r7
 800627c:	bd80      	pop	{r7, pc}

0800627e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800627e:	b580      	push	{r7, lr}
 8006280:	b086      	sub	sp, #24
 8006282:	af00      	add	r7, sp, #0
 8006284:	4603      	mov	r3, r0
 8006286:	60b9      	str	r1, [r7, #8]
 8006288:	607a      	str	r2, [r7, #4]
 800628a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800628c:	f7ff ff40 	bl	8006110 <__NVIC_GetPriorityGrouping>
 8006290:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006292:	687a      	ldr	r2, [r7, #4]
 8006294:	68b9      	ldr	r1, [r7, #8]
 8006296:	6978      	ldr	r0, [r7, #20]
 8006298:	f7ff ff90 	bl	80061bc <NVIC_EncodePriority>
 800629c:	4602      	mov	r2, r0
 800629e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80062a2:	4611      	mov	r1, r2
 80062a4:	4618      	mov	r0, r3
 80062a6:	f7ff ff5f 	bl	8006168 <__NVIC_SetPriority>
}
 80062aa:	bf00      	nop
 80062ac:	3718      	adds	r7, #24
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b082      	sub	sp, #8
 80062b6:	af00      	add	r7, sp, #0
 80062b8:	4603      	mov	r3, r0
 80062ba:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80062bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80062c0:	4618      	mov	r0, r3
 80062c2:	f7ff ff33 	bl	800612c <__NVIC_EnableIRQ>
}
 80062c6:	bf00      	nop
 80062c8:	3708      	adds	r7, #8
 80062ca:	46bd      	mov	sp, r7
 80062cc:	bd80      	pop	{r7, pc}

080062ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80062ce:	b580      	push	{r7, lr}
 80062d0:	b082      	sub	sp, #8
 80062d2:	af00      	add	r7, sp, #0
 80062d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062d6:	6878      	ldr	r0, [r7, #4]
 80062d8:	f7ff ffa4 	bl	8006224 <SysTick_Config>
 80062dc:	4603      	mov	r3, r0
}
 80062de:	4618      	mov	r0, r3
 80062e0:	3708      	adds	r7, #8
 80062e2:	46bd      	mov	sp, r7
 80062e4:	bd80      	pop	{r7, pc}
	...

080062e8 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80062e8:	b480      	push	{r7}
 80062ea:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80062ec:	f3bf 8f5f 	dmb	sy
}
 80062f0:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80062f2:	4b07      	ldr	r3, [pc, #28]	@ (8006310 <HAL_MPU_Disable+0x28>)
 80062f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062f6:	4a06      	ldr	r2, [pc, #24]	@ (8006310 <HAL_MPU_Disable+0x28>)
 80062f8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062fc:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80062fe:	4b05      	ldr	r3, [pc, #20]	@ (8006314 <HAL_MPU_Disable+0x2c>)
 8006300:	2200      	movs	r2, #0
 8006302:	605a      	str	r2, [r3, #4]
}
 8006304:	bf00      	nop
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop
 8006310:	e000ed00 	.word	0xe000ed00
 8006314:	e000ed90 	.word	0xe000ed90

08006318 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8006320:	4a0b      	ldr	r2, [pc, #44]	@ (8006350 <HAL_MPU_Enable+0x38>)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	f043 0301 	orr.w	r3, r3, #1
 8006328:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800632a:	4b0a      	ldr	r3, [pc, #40]	@ (8006354 <HAL_MPU_Enable+0x3c>)
 800632c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800632e:	4a09      	ldr	r2, [pc, #36]	@ (8006354 <HAL_MPU_Enable+0x3c>)
 8006330:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006334:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8006336:	f3bf 8f4f 	dsb	sy
}
 800633a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800633c:	f3bf 8f6f 	isb	sy
}
 8006340:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8006342:	bf00      	nop
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
 800634e:	bf00      	nop
 8006350:	e000ed90 	.word	0xe000ed90
 8006354:	e000ed00 	.word	0xe000ed00

08006358 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	785a      	ldrb	r2, [r3, #1]
 8006364:	4b1b      	ldr	r3, [pc, #108]	@ (80063d4 <HAL_MPU_ConfigRegion+0x7c>)
 8006366:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8006368:	4b1a      	ldr	r3, [pc, #104]	@ (80063d4 <HAL_MPU_ConfigRegion+0x7c>)
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	4a19      	ldr	r2, [pc, #100]	@ (80063d4 <HAL_MPU_ConfigRegion+0x7c>)
 800636e:	f023 0301 	bic.w	r3, r3, #1
 8006372:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8006374:	4a17      	ldr	r2, [pc, #92]	@ (80063d4 <HAL_MPU_ConfigRegion+0x7c>)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	7b1b      	ldrb	r3, [r3, #12]
 8006380:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	7adb      	ldrb	r3, [r3, #11]
 8006386:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8006388:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	7a9b      	ldrb	r3, [r3, #10]
 800638e:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8006390:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	7b5b      	ldrb	r3, [r3, #13]
 8006396:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8006398:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	7b9b      	ldrb	r3, [r3, #14]
 800639e:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80063a0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	7bdb      	ldrb	r3, [r3, #15]
 80063a6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80063a8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	7a5b      	ldrb	r3, [r3, #9]
 80063ae:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80063b0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	7a1b      	ldrb	r3, [r3, #8]
 80063b6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80063b8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80063ba:	687a      	ldr	r2, [r7, #4]
 80063bc:	7812      	ldrb	r2, [r2, #0]
 80063be:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80063c0:	4a04      	ldr	r2, [pc, #16]	@ (80063d4 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80063c2:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80063c4:	6113      	str	r3, [r2, #16]
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d0:	4770      	bx	lr
 80063d2:	bf00      	nop
 80063d4:	e000ed90 	.word	0xe000ed90

080063d8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b086      	sub	sp, #24
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 80063e0:	f7ff fe36 	bl	8006050 <HAL_GetTick>
 80063e4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d101      	bne.n	80063f0 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80063ec:	2301      	movs	r3, #1
 80063ee:	e316      	b.n	8006a1e <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	4a66      	ldr	r2, [pc, #408]	@ (8006590 <HAL_DMA_Init+0x1b8>)
 80063f6:	4293      	cmp	r3, r2
 80063f8:	d04a      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a65      	ldr	r2, [pc, #404]	@ (8006594 <HAL_DMA_Init+0x1bc>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d045      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a63      	ldr	r2, [pc, #396]	@ (8006598 <HAL_DMA_Init+0x1c0>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d040      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a62      	ldr	r2, [pc, #392]	@ (800659c <HAL_DMA_Init+0x1c4>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d03b      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	4a60      	ldr	r2, [pc, #384]	@ (80065a0 <HAL_DMA_Init+0x1c8>)
 800641e:	4293      	cmp	r3, r2
 8006420:	d036      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	4a5f      	ldr	r2, [pc, #380]	@ (80065a4 <HAL_DMA_Init+0x1cc>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d031      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	4a5d      	ldr	r2, [pc, #372]	@ (80065a8 <HAL_DMA_Init+0x1d0>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d02c      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a5c      	ldr	r2, [pc, #368]	@ (80065ac <HAL_DMA_Init+0x1d4>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d027      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a5a      	ldr	r2, [pc, #360]	@ (80065b0 <HAL_DMA_Init+0x1d8>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d022      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a59      	ldr	r2, [pc, #356]	@ (80065b4 <HAL_DMA_Init+0x1dc>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d01d      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a57      	ldr	r2, [pc, #348]	@ (80065b8 <HAL_DMA_Init+0x1e0>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d018      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a56      	ldr	r2, [pc, #344]	@ (80065bc <HAL_DMA_Init+0x1e4>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d013      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	4a54      	ldr	r2, [pc, #336]	@ (80065c0 <HAL_DMA_Init+0x1e8>)
 800646e:	4293      	cmp	r3, r2
 8006470:	d00e      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4a53      	ldr	r2, [pc, #332]	@ (80065c4 <HAL_DMA_Init+0x1ec>)
 8006478:	4293      	cmp	r3, r2
 800647a:	d009      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	4a51      	ldr	r2, [pc, #324]	@ (80065c8 <HAL_DMA_Init+0x1f0>)
 8006482:	4293      	cmp	r3, r2
 8006484:	d004      	beq.n	8006490 <HAL_DMA_Init+0xb8>
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	4a50      	ldr	r2, [pc, #320]	@ (80065cc <HAL_DMA_Init+0x1f4>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d101      	bne.n	8006494 <HAL_DMA_Init+0xbc>
 8006490:	2301      	movs	r3, #1
 8006492:	e000      	b.n	8006496 <HAL_DMA_Init+0xbe>
 8006494:	2300      	movs	r3, #0
 8006496:	2b00      	cmp	r3, #0
 8006498:	f000 813b 	beq.w	8006712 <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2202      	movs	r2, #2
 80064a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a37      	ldr	r2, [pc, #220]	@ (8006590 <HAL_DMA_Init+0x1b8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d04a      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a36      	ldr	r2, [pc, #216]	@ (8006594 <HAL_DMA_Init+0x1bc>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d045      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a34      	ldr	r2, [pc, #208]	@ (8006598 <HAL_DMA_Init+0x1c0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d040      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a33      	ldr	r2, [pc, #204]	@ (800659c <HAL_DMA_Init+0x1c4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d03b      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a31      	ldr	r2, [pc, #196]	@ (80065a0 <HAL_DMA_Init+0x1c8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d036      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a30      	ldr	r2, [pc, #192]	@ (80065a4 <HAL_DMA_Init+0x1cc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d031      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a2e      	ldr	r2, [pc, #184]	@ (80065a8 <HAL_DMA_Init+0x1d0>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d02c      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a2d      	ldr	r2, [pc, #180]	@ (80065ac <HAL_DMA_Init+0x1d4>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d027      	beq.n	800654c <HAL_DMA_Init+0x174>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a2b      	ldr	r2, [pc, #172]	@ (80065b0 <HAL_DMA_Init+0x1d8>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d022      	beq.n	800654c <HAL_DMA_Init+0x174>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a2a      	ldr	r2, [pc, #168]	@ (80065b4 <HAL_DMA_Init+0x1dc>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d01d      	beq.n	800654c <HAL_DMA_Init+0x174>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a28      	ldr	r2, [pc, #160]	@ (80065b8 <HAL_DMA_Init+0x1e0>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d018      	beq.n	800654c <HAL_DMA_Init+0x174>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a27      	ldr	r2, [pc, #156]	@ (80065bc <HAL_DMA_Init+0x1e4>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d013      	beq.n	800654c <HAL_DMA_Init+0x174>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a25      	ldr	r2, [pc, #148]	@ (80065c0 <HAL_DMA_Init+0x1e8>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d00e      	beq.n	800654c <HAL_DMA_Init+0x174>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a24      	ldr	r2, [pc, #144]	@ (80065c4 <HAL_DMA_Init+0x1ec>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d009      	beq.n	800654c <HAL_DMA_Init+0x174>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	4a22      	ldr	r2, [pc, #136]	@ (80065c8 <HAL_DMA_Init+0x1f0>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d004      	beq.n	800654c <HAL_DMA_Init+0x174>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a21      	ldr	r2, [pc, #132]	@ (80065cc <HAL_DMA_Init+0x1f4>)
 8006548:	4293      	cmp	r3, r2
 800654a:	d108      	bne.n	800655e <HAL_DMA_Init+0x186>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	681a      	ldr	r2, [r3, #0]
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f022 0201 	bic.w	r2, r2, #1
 800655a:	601a      	str	r2, [r3, #0]
 800655c:	e007      	b.n	800656e <HAL_DMA_Init+0x196>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	681a      	ldr	r2, [r3, #0]
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f022 0201 	bic.w	r2, r2, #1
 800656c:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800656e:	e02f      	b.n	80065d0 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006570:	f7ff fd6e 	bl	8006050 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b05      	cmp	r3, #5
 800657c:	d928      	bls.n	80065d0 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2203      	movs	r2, #3
 8006588:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 800658c:	2301      	movs	r3, #1
 800658e:	e246      	b.n	8006a1e <HAL_DMA_Init+0x646>
 8006590:	40020010 	.word	0x40020010
 8006594:	40020028 	.word	0x40020028
 8006598:	40020040 	.word	0x40020040
 800659c:	40020058 	.word	0x40020058
 80065a0:	40020070 	.word	0x40020070
 80065a4:	40020088 	.word	0x40020088
 80065a8:	400200a0 	.word	0x400200a0
 80065ac:	400200b8 	.word	0x400200b8
 80065b0:	40020410 	.word	0x40020410
 80065b4:	40020428 	.word	0x40020428
 80065b8:	40020440 	.word	0x40020440
 80065bc:	40020458 	.word	0x40020458
 80065c0:	40020470 	.word	0x40020470
 80065c4:	40020488 	.word	0x40020488
 80065c8:	400204a0 	.word	0x400204a0
 80065cc:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 0301 	and.w	r3, r3, #1
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1c8      	bne.n	8006570 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80065e6:	697a      	ldr	r2, [r7, #20]
 80065e8:	4b83      	ldr	r3, [pc, #524]	@ (80067f8 <HAL_DMA_Init+0x420>)
 80065ea:	4013      	ands	r3, r2
 80065ec:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80065f6:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	691b      	ldr	r3, [r3, #16]
 80065fc:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006602:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800660e:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 8006616:	697a      	ldr	r2, [r7, #20]
 8006618:	4313      	orrs	r3, r2
 800661a:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006620:	2b04      	cmp	r3, #4
 8006622:	d107      	bne.n	8006634 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800662c:	4313      	orrs	r3, r2
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	4313      	orrs	r3, r2
 8006632:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 8006634:	4b71      	ldr	r3, [pc, #452]	@ (80067fc <HAL_DMA_Init+0x424>)
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	4b71      	ldr	r3, [pc, #452]	@ (8006800 <HAL_DMA_Init+0x428>)
 800663a:	4013      	ands	r3, r2
 800663c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006640:	d328      	bcc.n	8006694 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	685b      	ldr	r3, [r3, #4]
 8006646:	2b28      	cmp	r3, #40	@ 0x28
 8006648:	d903      	bls.n	8006652 <HAL_DMA_Init+0x27a>
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	685b      	ldr	r3, [r3, #4]
 800664e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006650:	d917      	bls.n	8006682 <HAL_DMA_Init+0x2aa>
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	685b      	ldr	r3, [r3, #4]
 8006656:	2b3e      	cmp	r3, #62	@ 0x3e
 8006658:	d903      	bls.n	8006662 <HAL_DMA_Init+0x28a>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	2b42      	cmp	r3, #66	@ 0x42
 8006660:	d90f      	bls.n	8006682 <HAL_DMA_Init+0x2aa>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	685b      	ldr	r3, [r3, #4]
 8006666:	2b46      	cmp	r3, #70	@ 0x46
 8006668:	d903      	bls.n	8006672 <HAL_DMA_Init+0x29a>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	2b48      	cmp	r3, #72	@ 0x48
 8006670:	d907      	bls.n	8006682 <HAL_DMA_Init+0x2aa>
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	685b      	ldr	r3, [r3, #4]
 8006676:	2b4e      	cmp	r3, #78	@ 0x4e
 8006678:	d905      	bls.n	8006686 <HAL_DMA_Init+0x2ae>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	685b      	ldr	r3, [r3, #4]
 800667e:	2b52      	cmp	r3, #82	@ 0x52
 8006680:	d801      	bhi.n	8006686 <HAL_DMA_Init+0x2ae>
 8006682:	2301      	movs	r3, #1
 8006684:	e000      	b.n	8006688 <HAL_DMA_Init+0x2b0>
 8006686:	2300      	movs	r3, #0
 8006688:	2b00      	cmp	r3, #0
 800668a:	d003      	beq.n	8006694 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 800668c:	697b      	ldr	r3, [r7, #20]
 800668e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006692:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	695b      	ldr	r3, [r3, #20]
 80066a2:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f023 0307 	bic.w	r3, r3, #7
 80066aa:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b0:	697a      	ldr	r2, [r7, #20]
 80066b2:	4313      	orrs	r3, r2
 80066b4:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066ba:	2b04      	cmp	r3, #4
 80066bc:	d117      	bne.n	80066ee <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	4313      	orrs	r3, r2
 80066c6:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d00e      	beq.n	80066ee <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80066d0:	6878      	ldr	r0, [r7, #4]
 80066d2:	f002 fb4d 	bl	8008d70 <DMA_CheckFifoParam>
 80066d6:	4603      	mov	r3, r0
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d008      	beq.n	80066ee <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2240      	movs	r2, #64	@ 0x40
 80066e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e197      	b.n	8006a1e <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	697a      	ldr	r2, [r7, #20]
 80066f4:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f002 fa88 	bl	8008c0c <DMA_CalcBaseAndBitshift>
 80066fc:	4603      	mov	r3, r0
 80066fe:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006704:	f003 031f 	and.w	r3, r3, #31
 8006708:	223f      	movs	r2, #63	@ 0x3f
 800670a:	409a      	lsls	r2, r3
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	609a      	str	r2, [r3, #8]
 8006710:	e0cd      	b.n	80068ae <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	4a3b      	ldr	r2, [pc, #236]	@ (8006804 <HAL_DMA_Init+0x42c>)
 8006718:	4293      	cmp	r3, r2
 800671a:	d022      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	4a39      	ldr	r2, [pc, #228]	@ (8006808 <HAL_DMA_Init+0x430>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d01d      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a38      	ldr	r2, [pc, #224]	@ (800680c <HAL_DMA_Init+0x434>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d018      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	4a36      	ldr	r2, [pc, #216]	@ (8006810 <HAL_DMA_Init+0x438>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d013      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a35      	ldr	r2, [pc, #212]	@ (8006814 <HAL_DMA_Init+0x43c>)
 8006740:	4293      	cmp	r3, r2
 8006742:	d00e      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a33      	ldr	r2, [pc, #204]	@ (8006818 <HAL_DMA_Init+0x440>)
 800674a:	4293      	cmp	r3, r2
 800674c:	d009      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	4a32      	ldr	r2, [pc, #200]	@ (800681c <HAL_DMA_Init+0x444>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d004      	beq.n	8006762 <HAL_DMA_Init+0x38a>
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4a30      	ldr	r2, [pc, #192]	@ (8006820 <HAL_DMA_Init+0x448>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d101      	bne.n	8006766 <HAL_DMA_Init+0x38e>
 8006762:	2301      	movs	r3, #1
 8006764:	e000      	b.n	8006768 <HAL_DMA_Init+0x390>
 8006766:	2300      	movs	r3, #0
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 8097 	beq.w	800689c <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a24      	ldr	r2, [pc, #144]	@ (8006804 <HAL_DMA_Init+0x42c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d021      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a22      	ldr	r2, [pc, #136]	@ (8006808 <HAL_DMA_Init+0x430>)
 800677e:	4293      	cmp	r3, r2
 8006780:	d01c      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	4a21      	ldr	r2, [pc, #132]	@ (800680c <HAL_DMA_Init+0x434>)
 8006788:	4293      	cmp	r3, r2
 800678a:	d017      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4a1f      	ldr	r2, [pc, #124]	@ (8006810 <HAL_DMA_Init+0x438>)
 8006792:	4293      	cmp	r3, r2
 8006794:	d012      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	4a1e      	ldr	r2, [pc, #120]	@ (8006814 <HAL_DMA_Init+0x43c>)
 800679c:	4293      	cmp	r3, r2
 800679e:	d00d      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006818 <HAL_DMA_Init+0x440>)
 80067a6:	4293      	cmp	r3, r2
 80067a8:	d008      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	4a1b      	ldr	r2, [pc, #108]	@ (800681c <HAL_DMA_Init+0x444>)
 80067b0:	4293      	cmp	r3, r2
 80067b2:	d003      	beq.n	80067bc <HAL_DMA_Init+0x3e4>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	4a19      	ldr	r2, [pc, #100]	@ (8006820 <HAL_DMA_Init+0x448>)
 80067ba:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2202      	movs	r2, #2
 80067c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80067d4:	697a      	ldr	r2, [r7, #20]
 80067d6:	4b13      	ldr	r3, [pc, #76]	@ (8006824 <HAL_DMA_Init+0x44c>)
 80067d8:	4013      	ands	r3, r2
 80067da:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	2b40      	cmp	r3, #64	@ 0x40
 80067e2:	d021      	beq.n	8006828 <HAL_DMA_Init+0x450>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689b      	ldr	r3, [r3, #8]
 80067e8:	2b80      	cmp	r3, #128	@ 0x80
 80067ea:	d102      	bne.n	80067f2 <HAL_DMA_Init+0x41a>
 80067ec:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80067f0:	e01b      	b.n	800682a <HAL_DMA_Init+0x452>
 80067f2:	2300      	movs	r3, #0
 80067f4:	e019      	b.n	800682a <HAL_DMA_Init+0x452>
 80067f6:	bf00      	nop
 80067f8:	fe10803f 	.word	0xfe10803f
 80067fc:	5c001000 	.word	0x5c001000
 8006800:	ffff0000 	.word	0xffff0000
 8006804:	58025408 	.word	0x58025408
 8006808:	5802541c 	.word	0x5802541c
 800680c:	58025430 	.word	0x58025430
 8006810:	58025444 	.word	0x58025444
 8006814:	58025458 	.word	0x58025458
 8006818:	5802546c 	.word	0x5802546c
 800681c:	58025480 	.word	0x58025480
 8006820:	58025494 	.word	0x58025494
 8006824:	fffe000f 	.word	0xfffe000f
 8006828:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	68d2      	ldr	r2, [r2, #12]
 800682e:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8006830:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8006838:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	695b      	ldr	r3, [r3, #20]
 800683e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8006840:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	699b      	ldr	r3, [r3, #24]
 8006846:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8006848:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	69db      	ldr	r3, [r3, #28]
 800684e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8006850:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	6a1b      	ldr	r3, [r3, #32]
 8006856:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8006858:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	4313      	orrs	r3, r2
 800685e:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	697a      	ldr	r2, [r7, #20]
 8006866:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	461a      	mov	r2, r3
 800686e:	4b6e      	ldr	r3, [pc, #440]	@ (8006a28 <HAL_DMA_Init+0x650>)
 8006870:	4413      	add	r3, r2
 8006872:	4a6e      	ldr	r2, [pc, #440]	@ (8006a2c <HAL_DMA_Init+0x654>)
 8006874:	fba2 2303 	umull	r2, r3, r2, r3
 8006878:	091b      	lsrs	r3, r3, #4
 800687a:	009a      	lsls	r2, r3, #2
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006880:	6878      	ldr	r0, [r7, #4]
 8006882:	f002 f9c3 	bl	8008c0c <DMA_CalcBaseAndBitshift>
 8006886:	4603      	mov	r3, r0
 8006888:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800688e:	f003 031f 	and.w	r3, r3, #31
 8006892:	2201      	movs	r2, #1
 8006894:	409a      	lsls	r2, r3
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	605a      	str	r2, [r3, #4]
 800689a:	e008      	b.n	80068ae <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2240      	movs	r2, #64	@ 0x40
 80068a0:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2203      	movs	r2, #3
 80068a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80068aa:	2301      	movs	r3, #1
 80068ac:	e0b7      	b.n	8006a1e <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a5f      	ldr	r2, [pc, #380]	@ (8006a30 <HAL_DMA_Init+0x658>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d072      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a5d      	ldr	r2, [pc, #372]	@ (8006a34 <HAL_DMA_Init+0x65c>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d06d      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a5c      	ldr	r2, [pc, #368]	@ (8006a38 <HAL_DMA_Init+0x660>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d068      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a5a      	ldr	r2, [pc, #360]	@ (8006a3c <HAL_DMA_Init+0x664>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d063      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a59      	ldr	r2, [pc, #356]	@ (8006a40 <HAL_DMA_Init+0x668>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d05e      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a57      	ldr	r2, [pc, #348]	@ (8006a44 <HAL_DMA_Init+0x66c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d059      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a56      	ldr	r2, [pc, #344]	@ (8006a48 <HAL_DMA_Init+0x670>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d054      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a54      	ldr	r2, [pc, #336]	@ (8006a4c <HAL_DMA_Init+0x674>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d04f      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a53      	ldr	r2, [pc, #332]	@ (8006a50 <HAL_DMA_Init+0x678>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d04a      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4a51      	ldr	r2, [pc, #324]	@ (8006a54 <HAL_DMA_Init+0x67c>)
 800690e:	4293      	cmp	r3, r2
 8006910:	d045      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	4a50      	ldr	r2, [pc, #320]	@ (8006a58 <HAL_DMA_Init+0x680>)
 8006918:	4293      	cmp	r3, r2
 800691a:	d040      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	4a4e      	ldr	r2, [pc, #312]	@ (8006a5c <HAL_DMA_Init+0x684>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d03b      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	4a4d      	ldr	r2, [pc, #308]	@ (8006a60 <HAL_DMA_Init+0x688>)
 800692c:	4293      	cmp	r3, r2
 800692e:	d036      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a4b      	ldr	r2, [pc, #300]	@ (8006a64 <HAL_DMA_Init+0x68c>)
 8006936:	4293      	cmp	r3, r2
 8006938:	d031      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	4a4a      	ldr	r2, [pc, #296]	@ (8006a68 <HAL_DMA_Init+0x690>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d02c      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	4a48      	ldr	r2, [pc, #288]	@ (8006a6c <HAL_DMA_Init+0x694>)
 800694a:	4293      	cmp	r3, r2
 800694c:	d027      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	4a47      	ldr	r2, [pc, #284]	@ (8006a70 <HAL_DMA_Init+0x698>)
 8006954:	4293      	cmp	r3, r2
 8006956:	d022      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	4a45      	ldr	r2, [pc, #276]	@ (8006a74 <HAL_DMA_Init+0x69c>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d01d      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	4a44      	ldr	r2, [pc, #272]	@ (8006a78 <HAL_DMA_Init+0x6a0>)
 8006968:	4293      	cmp	r3, r2
 800696a:	d018      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4a42      	ldr	r2, [pc, #264]	@ (8006a7c <HAL_DMA_Init+0x6a4>)
 8006972:	4293      	cmp	r3, r2
 8006974:	d013      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	4a41      	ldr	r2, [pc, #260]	@ (8006a80 <HAL_DMA_Init+0x6a8>)
 800697c:	4293      	cmp	r3, r2
 800697e:	d00e      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a3f      	ldr	r2, [pc, #252]	@ (8006a84 <HAL_DMA_Init+0x6ac>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d009      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	4a3e      	ldr	r2, [pc, #248]	@ (8006a88 <HAL_DMA_Init+0x6b0>)
 8006990:	4293      	cmp	r3, r2
 8006992:	d004      	beq.n	800699e <HAL_DMA_Init+0x5c6>
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a3c      	ldr	r2, [pc, #240]	@ (8006a8c <HAL_DMA_Init+0x6b4>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d101      	bne.n	80069a2 <HAL_DMA_Init+0x5ca>
 800699e:	2301      	movs	r3, #1
 80069a0:	e000      	b.n	80069a4 <HAL_DMA_Init+0x5cc>
 80069a2:	2300      	movs	r3, #0
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d032      	beq.n	8006a0e <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f002 fa5d 	bl	8008e68 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	2b80      	cmp	r3, #128	@ 0x80
 80069b4:	d102      	bne.n	80069bc <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	685a      	ldr	r2, [r3, #4]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069c4:	b2d2      	uxtb	r2, r2
 80069c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80069cc:	687a      	ldr	r2, [r7, #4]
 80069ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80069d0:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d010      	beq.n	80069fc <HAL_DMA_Init+0x624>
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	2b08      	cmp	r3, #8
 80069e0:	d80c      	bhi.n	80069fc <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f002 fada 	bl	8008f9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80069ec:	2200      	movs	r2, #0
 80069ee:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80069f4:	687a      	ldr	r2, [r7, #4]
 80069f6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80069f8:	605a      	str	r2, [r3, #4]
 80069fa:	e008      	b.n	8006a0e <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	2200      	movs	r2, #0
 8006a12:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2201      	movs	r2, #1
 8006a18:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006a1c:	2300      	movs	r3, #0
}
 8006a1e:	4618      	mov	r0, r3
 8006a20:	3718      	adds	r7, #24
 8006a22:	46bd      	mov	sp, r7
 8006a24:	bd80      	pop	{r7, pc}
 8006a26:	bf00      	nop
 8006a28:	a7fdabf8 	.word	0xa7fdabf8
 8006a2c:	cccccccd 	.word	0xcccccccd
 8006a30:	40020010 	.word	0x40020010
 8006a34:	40020028 	.word	0x40020028
 8006a38:	40020040 	.word	0x40020040
 8006a3c:	40020058 	.word	0x40020058
 8006a40:	40020070 	.word	0x40020070
 8006a44:	40020088 	.word	0x40020088
 8006a48:	400200a0 	.word	0x400200a0
 8006a4c:	400200b8 	.word	0x400200b8
 8006a50:	40020410 	.word	0x40020410
 8006a54:	40020428 	.word	0x40020428
 8006a58:	40020440 	.word	0x40020440
 8006a5c:	40020458 	.word	0x40020458
 8006a60:	40020470 	.word	0x40020470
 8006a64:	40020488 	.word	0x40020488
 8006a68:	400204a0 	.word	0x400204a0
 8006a6c:	400204b8 	.word	0x400204b8
 8006a70:	58025408 	.word	0x58025408
 8006a74:	5802541c 	.word	0x5802541c
 8006a78:	58025430 	.word	0x58025430
 8006a7c:	58025444 	.word	0x58025444
 8006a80:	58025458 	.word	0x58025458
 8006a84:	5802546c 	.word	0x5802546c
 8006a88:	58025480 	.word	0x58025480
 8006a8c:	58025494 	.word	0x58025494

08006a90 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b086      	sub	sp, #24
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	60f8      	str	r0, [r7, #12]
 8006a98:	60b9      	str	r1, [r7, #8]
 8006a9a:	607a      	str	r2, [r7, #4]
 8006a9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e226      	b.n	8006efa <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8006ab2:	2b01      	cmp	r3, #1
 8006ab4:	d101      	bne.n	8006aba <HAL_DMA_Start_IT+0x2a>
 8006ab6:	2302      	movs	r3, #2
 8006ab8:	e21f      	b.n	8006efa <HAL_DMA_Start_IT+0x46a>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2201      	movs	r2, #1
 8006abe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	f040 820a 	bne.w	8006ee4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	4a68      	ldr	r2, [pc, #416]	@ (8006c84 <HAL_DMA_Start_IT+0x1f4>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d04a      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	4a66      	ldr	r2, [pc, #408]	@ (8006c88 <HAL_DMA_Start_IT+0x1f8>)
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d045      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	4a65      	ldr	r2, [pc, #404]	@ (8006c8c <HAL_DMA_Start_IT+0x1fc>)
 8006af8:	4293      	cmp	r3, r2
 8006afa:	d040      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	4a63      	ldr	r2, [pc, #396]	@ (8006c90 <HAL_DMA_Start_IT+0x200>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d03b      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	4a62      	ldr	r2, [pc, #392]	@ (8006c94 <HAL_DMA_Start_IT+0x204>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d036      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	4a60      	ldr	r2, [pc, #384]	@ (8006c98 <HAL_DMA_Start_IT+0x208>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d031      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	4a5f      	ldr	r2, [pc, #380]	@ (8006c9c <HAL_DMA_Start_IT+0x20c>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d02c      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	4a5d      	ldr	r2, [pc, #372]	@ (8006ca0 <HAL_DMA_Start_IT+0x210>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d027      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	4a5c      	ldr	r2, [pc, #368]	@ (8006ca4 <HAL_DMA_Start_IT+0x214>)
 8006b34:	4293      	cmp	r3, r2
 8006b36:	d022      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	4a5a      	ldr	r2, [pc, #360]	@ (8006ca8 <HAL_DMA_Start_IT+0x218>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d01d      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	4a59      	ldr	r2, [pc, #356]	@ (8006cac <HAL_DMA_Start_IT+0x21c>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d018      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a57      	ldr	r2, [pc, #348]	@ (8006cb0 <HAL_DMA_Start_IT+0x220>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d013      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	4a56      	ldr	r2, [pc, #344]	@ (8006cb4 <HAL_DMA_Start_IT+0x224>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d00e      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	4a54      	ldr	r2, [pc, #336]	@ (8006cb8 <HAL_DMA_Start_IT+0x228>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d009      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	4a53      	ldr	r2, [pc, #332]	@ (8006cbc <HAL_DMA_Start_IT+0x22c>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d004      	beq.n	8006b7e <HAL_DMA_Start_IT+0xee>
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	4a51      	ldr	r2, [pc, #324]	@ (8006cc0 <HAL_DMA_Start_IT+0x230>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d108      	bne.n	8006b90 <HAL_DMA_Start_IT+0x100>
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	681a      	ldr	r2, [r3, #0]
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f022 0201 	bic.w	r2, r2, #1
 8006b8c:	601a      	str	r2, [r3, #0]
 8006b8e:	e007      	b.n	8006ba0 <HAL_DMA_Start_IT+0x110>
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	681a      	ldr	r2, [r3, #0]
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f022 0201 	bic.w	r2, r2, #1
 8006b9e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	68b9      	ldr	r1, [r7, #8]
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f001 fe84 	bl	80088b4 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a34      	ldr	r2, [pc, #208]	@ (8006c84 <HAL_DMA_Start_IT+0x1f4>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d04a      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	4a33      	ldr	r2, [pc, #204]	@ (8006c88 <HAL_DMA_Start_IT+0x1f8>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d045      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a31      	ldr	r2, [pc, #196]	@ (8006c8c <HAL_DMA_Start_IT+0x1fc>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d040      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a30      	ldr	r2, [pc, #192]	@ (8006c90 <HAL_DMA_Start_IT+0x200>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d03b      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a2e      	ldr	r2, [pc, #184]	@ (8006c94 <HAL_DMA_Start_IT+0x204>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d036      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	4a2d      	ldr	r2, [pc, #180]	@ (8006c98 <HAL_DMA_Start_IT+0x208>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d031      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	4a2b      	ldr	r2, [pc, #172]	@ (8006c9c <HAL_DMA_Start_IT+0x20c>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d02c      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	4a2a      	ldr	r2, [pc, #168]	@ (8006ca0 <HAL_DMA_Start_IT+0x210>)
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d027      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4a28      	ldr	r2, [pc, #160]	@ (8006ca4 <HAL_DMA_Start_IT+0x214>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d022      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a27      	ldr	r2, [pc, #156]	@ (8006ca8 <HAL_DMA_Start_IT+0x218>)
 8006c0c:	4293      	cmp	r3, r2
 8006c0e:	d01d      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	4a25      	ldr	r2, [pc, #148]	@ (8006cac <HAL_DMA_Start_IT+0x21c>)
 8006c16:	4293      	cmp	r3, r2
 8006c18:	d018      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	4a24      	ldr	r2, [pc, #144]	@ (8006cb0 <HAL_DMA_Start_IT+0x220>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d013      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a22      	ldr	r2, [pc, #136]	@ (8006cb4 <HAL_DMA_Start_IT+0x224>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d00e      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a21      	ldr	r2, [pc, #132]	@ (8006cb8 <HAL_DMA_Start_IT+0x228>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d009      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a1f      	ldr	r2, [pc, #124]	@ (8006cbc <HAL_DMA_Start_IT+0x22c>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d004      	beq.n	8006c4c <HAL_DMA_Start_IT+0x1bc>
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a1e      	ldr	r2, [pc, #120]	@ (8006cc0 <HAL_DMA_Start_IT+0x230>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d101      	bne.n	8006c50 <HAL_DMA_Start_IT+0x1c0>
 8006c4c:	2301      	movs	r3, #1
 8006c4e:	e000      	b.n	8006c52 <HAL_DMA_Start_IT+0x1c2>
 8006c50:	2300      	movs	r3, #0
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d036      	beq.n	8006cc4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f023 021e 	bic.w	r2, r3, #30
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f042 0216 	orr.w	r2, r2, #22
 8006c68:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d03e      	beq.n	8006cf0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f042 0208 	orr.w	r2, r2, #8
 8006c80:	601a      	str	r2, [r3, #0]
 8006c82:	e035      	b.n	8006cf0 <HAL_DMA_Start_IT+0x260>
 8006c84:	40020010 	.word	0x40020010
 8006c88:	40020028 	.word	0x40020028
 8006c8c:	40020040 	.word	0x40020040
 8006c90:	40020058 	.word	0x40020058
 8006c94:	40020070 	.word	0x40020070
 8006c98:	40020088 	.word	0x40020088
 8006c9c:	400200a0 	.word	0x400200a0
 8006ca0:	400200b8 	.word	0x400200b8
 8006ca4:	40020410 	.word	0x40020410
 8006ca8:	40020428 	.word	0x40020428
 8006cac:	40020440 	.word	0x40020440
 8006cb0:	40020458 	.word	0x40020458
 8006cb4:	40020470 	.word	0x40020470
 8006cb8:	40020488 	.word	0x40020488
 8006cbc:	400204a0 	.word	0x400204a0
 8006cc0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	f023 020e 	bic.w	r2, r3, #14
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f042 020a 	orr.w	r2, r2, #10
 8006cd6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d007      	beq.n	8006cf0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	681a      	ldr	r2, [r3, #0]
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f042 0204 	orr.w	r2, r2, #4
 8006cee:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	4a83      	ldr	r2, [pc, #524]	@ (8006f04 <HAL_DMA_Start_IT+0x474>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d072      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	4a82      	ldr	r2, [pc, #520]	@ (8006f08 <HAL_DMA_Start_IT+0x478>)
 8006d00:	4293      	cmp	r3, r2
 8006d02:	d06d      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	4a80      	ldr	r2, [pc, #512]	@ (8006f0c <HAL_DMA_Start_IT+0x47c>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d068      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	4a7f      	ldr	r2, [pc, #508]	@ (8006f10 <HAL_DMA_Start_IT+0x480>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d063      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	4a7d      	ldr	r2, [pc, #500]	@ (8006f14 <HAL_DMA_Start_IT+0x484>)
 8006d1e:	4293      	cmp	r3, r2
 8006d20:	d05e      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4a7c      	ldr	r2, [pc, #496]	@ (8006f18 <HAL_DMA_Start_IT+0x488>)
 8006d28:	4293      	cmp	r3, r2
 8006d2a:	d059      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a7a      	ldr	r2, [pc, #488]	@ (8006f1c <HAL_DMA_Start_IT+0x48c>)
 8006d32:	4293      	cmp	r3, r2
 8006d34:	d054      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	4a79      	ldr	r2, [pc, #484]	@ (8006f20 <HAL_DMA_Start_IT+0x490>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d04f      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a77      	ldr	r2, [pc, #476]	@ (8006f24 <HAL_DMA_Start_IT+0x494>)
 8006d46:	4293      	cmp	r3, r2
 8006d48:	d04a      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	4a76      	ldr	r2, [pc, #472]	@ (8006f28 <HAL_DMA_Start_IT+0x498>)
 8006d50:	4293      	cmp	r3, r2
 8006d52:	d045      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	4a74      	ldr	r2, [pc, #464]	@ (8006f2c <HAL_DMA_Start_IT+0x49c>)
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d040      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	4a73      	ldr	r2, [pc, #460]	@ (8006f30 <HAL_DMA_Start_IT+0x4a0>)
 8006d64:	4293      	cmp	r3, r2
 8006d66:	d03b      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	4a71      	ldr	r2, [pc, #452]	@ (8006f34 <HAL_DMA_Start_IT+0x4a4>)
 8006d6e:	4293      	cmp	r3, r2
 8006d70:	d036      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	4a70      	ldr	r2, [pc, #448]	@ (8006f38 <HAL_DMA_Start_IT+0x4a8>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d031      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a6e      	ldr	r2, [pc, #440]	@ (8006f3c <HAL_DMA_Start_IT+0x4ac>)
 8006d82:	4293      	cmp	r3, r2
 8006d84:	d02c      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	4a6d      	ldr	r2, [pc, #436]	@ (8006f40 <HAL_DMA_Start_IT+0x4b0>)
 8006d8c:	4293      	cmp	r3, r2
 8006d8e:	d027      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a6b      	ldr	r2, [pc, #428]	@ (8006f44 <HAL_DMA_Start_IT+0x4b4>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d022      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a6a      	ldr	r2, [pc, #424]	@ (8006f48 <HAL_DMA_Start_IT+0x4b8>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d01d      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a68      	ldr	r2, [pc, #416]	@ (8006f4c <HAL_DMA_Start_IT+0x4bc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d018      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a67      	ldr	r2, [pc, #412]	@ (8006f50 <HAL_DMA_Start_IT+0x4c0>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d013      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a65      	ldr	r2, [pc, #404]	@ (8006f54 <HAL_DMA_Start_IT+0x4c4>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d00e      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a64      	ldr	r2, [pc, #400]	@ (8006f58 <HAL_DMA_Start_IT+0x4c8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d009      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a62      	ldr	r2, [pc, #392]	@ (8006f5c <HAL_DMA_Start_IT+0x4cc>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d004      	beq.n	8006de0 <HAL_DMA_Start_IT+0x350>
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a61      	ldr	r2, [pc, #388]	@ (8006f60 <HAL_DMA_Start_IT+0x4d0>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d101      	bne.n	8006de4 <HAL_DMA_Start_IT+0x354>
 8006de0:	2301      	movs	r3, #1
 8006de2:	e000      	b.n	8006de6 <HAL_DMA_Start_IT+0x356>
 8006de4:	2300      	movs	r3, #0
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d01a      	beq.n	8006e20 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d007      	beq.n	8006e08 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e06:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d007      	beq.n	8006e20 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006e1a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e1e:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	4a37      	ldr	r2, [pc, #220]	@ (8006f04 <HAL_DMA_Start_IT+0x474>)
 8006e26:	4293      	cmp	r3, r2
 8006e28:	d04a      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a36      	ldr	r2, [pc, #216]	@ (8006f08 <HAL_DMA_Start_IT+0x478>)
 8006e30:	4293      	cmp	r3, r2
 8006e32:	d045      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a34      	ldr	r2, [pc, #208]	@ (8006f0c <HAL_DMA_Start_IT+0x47c>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d040      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4a33      	ldr	r2, [pc, #204]	@ (8006f10 <HAL_DMA_Start_IT+0x480>)
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d03b      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a31      	ldr	r2, [pc, #196]	@ (8006f14 <HAL_DMA_Start_IT+0x484>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d036      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a30      	ldr	r2, [pc, #192]	@ (8006f18 <HAL_DMA_Start_IT+0x488>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d031      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a2e      	ldr	r2, [pc, #184]	@ (8006f1c <HAL_DMA_Start_IT+0x48c>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d02c      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a2d      	ldr	r2, [pc, #180]	@ (8006f20 <HAL_DMA_Start_IT+0x490>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d027      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a2b      	ldr	r2, [pc, #172]	@ (8006f24 <HAL_DMA_Start_IT+0x494>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d022      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f28 <HAL_DMA_Start_IT+0x498>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d01d      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a28      	ldr	r2, [pc, #160]	@ (8006f2c <HAL_DMA_Start_IT+0x49c>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d018      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	4a27      	ldr	r2, [pc, #156]	@ (8006f30 <HAL_DMA_Start_IT+0x4a0>)
 8006e94:	4293      	cmp	r3, r2
 8006e96:	d013      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	4a25      	ldr	r2, [pc, #148]	@ (8006f34 <HAL_DMA_Start_IT+0x4a4>)
 8006e9e:	4293      	cmp	r3, r2
 8006ea0:	d00e      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	4a24      	ldr	r2, [pc, #144]	@ (8006f38 <HAL_DMA_Start_IT+0x4a8>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d009      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	4a22      	ldr	r2, [pc, #136]	@ (8006f3c <HAL_DMA_Start_IT+0x4ac>)
 8006eb2:	4293      	cmp	r3, r2
 8006eb4:	d004      	beq.n	8006ec0 <HAL_DMA_Start_IT+0x430>
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	4a21      	ldr	r2, [pc, #132]	@ (8006f40 <HAL_DMA_Start_IT+0x4b0>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d108      	bne.n	8006ed2 <HAL_DMA_Start_IT+0x442>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f042 0201 	orr.w	r2, r2, #1
 8006ece:	601a      	str	r2, [r3, #0]
 8006ed0:	e012      	b.n	8006ef8 <HAL_DMA_Start_IT+0x468>
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681a      	ldr	r2, [r3, #0]
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	f042 0201 	orr.w	r2, r2, #1
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	e009      	b.n	8006ef8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006eea:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8006ef4:	2301      	movs	r3, #1
 8006ef6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006efa:	4618      	mov	r0, r3
 8006efc:	3718      	adds	r7, #24
 8006efe:	46bd      	mov	sp, r7
 8006f00:	bd80      	pop	{r7, pc}
 8006f02:	bf00      	nop
 8006f04:	40020010 	.word	0x40020010
 8006f08:	40020028 	.word	0x40020028
 8006f0c:	40020040 	.word	0x40020040
 8006f10:	40020058 	.word	0x40020058
 8006f14:	40020070 	.word	0x40020070
 8006f18:	40020088 	.word	0x40020088
 8006f1c:	400200a0 	.word	0x400200a0
 8006f20:	400200b8 	.word	0x400200b8
 8006f24:	40020410 	.word	0x40020410
 8006f28:	40020428 	.word	0x40020428
 8006f2c:	40020440 	.word	0x40020440
 8006f30:	40020458 	.word	0x40020458
 8006f34:	40020470 	.word	0x40020470
 8006f38:	40020488 	.word	0x40020488
 8006f3c:	400204a0 	.word	0x400204a0
 8006f40:	400204b8 	.word	0x400204b8
 8006f44:	58025408 	.word	0x58025408
 8006f48:	5802541c 	.word	0x5802541c
 8006f4c:	58025430 	.word	0x58025430
 8006f50:	58025444 	.word	0x58025444
 8006f54:	58025458 	.word	0x58025458
 8006f58:	5802546c 	.word	0x5802546c
 8006f5c:	58025480 	.word	0x58025480
 8006f60:	58025494 	.word	0x58025494

08006f64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8006f6c:	f7ff f870 	bl	8006050 <HAL_GetTick>
 8006f70:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d101      	bne.n	8006f7c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8006f78:	2301      	movs	r3, #1
 8006f7a:	e2dc      	b.n	8007536 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b02      	cmp	r3, #2
 8006f86:	d008      	beq.n	8006f9a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	2280      	movs	r2, #128	@ 0x80
 8006f8c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e2cd      	b.n	8007536 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a76      	ldr	r2, [pc, #472]	@ (8007178 <HAL_DMA_Abort+0x214>)
 8006fa0:	4293      	cmp	r3, r2
 8006fa2:	d04a      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	4a74      	ldr	r2, [pc, #464]	@ (800717c <HAL_DMA_Abort+0x218>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d045      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	4a73      	ldr	r2, [pc, #460]	@ (8007180 <HAL_DMA_Abort+0x21c>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d040      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	4a71      	ldr	r2, [pc, #452]	@ (8007184 <HAL_DMA_Abort+0x220>)
 8006fbe:	4293      	cmp	r3, r2
 8006fc0:	d03b      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	4a70      	ldr	r2, [pc, #448]	@ (8007188 <HAL_DMA_Abort+0x224>)
 8006fc8:	4293      	cmp	r3, r2
 8006fca:	d036      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a6e      	ldr	r2, [pc, #440]	@ (800718c <HAL_DMA_Abort+0x228>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d031      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	4a6d      	ldr	r2, [pc, #436]	@ (8007190 <HAL_DMA_Abort+0x22c>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d02c      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a6b      	ldr	r2, [pc, #428]	@ (8007194 <HAL_DMA_Abort+0x230>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d027      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a6a      	ldr	r2, [pc, #424]	@ (8007198 <HAL_DMA_Abort+0x234>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d022      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a68      	ldr	r2, [pc, #416]	@ (800719c <HAL_DMA_Abort+0x238>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d01d      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a67      	ldr	r2, [pc, #412]	@ (80071a0 <HAL_DMA_Abort+0x23c>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d018      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a65      	ldr	r2, [pc, #404]	@ (80071a4 <HAL_DMA_Abort+0x240>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d013      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4a64      	ldr	r2, [pc, #400]	@ (80071a8 <HAL_DMA_Abort+0x244>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00e      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	4a62      	ldr	r2, [pc, #392]	@ (80071ac <HAL_DMA_Abort+0x248>)
 8007022:	4293      	cmp	r3, r2
 8007024:	d009      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4a61      	ldr	r2, [pc, #388]	@ (80071b0 <HAL_DMA_Abort+0x24c>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d004      	beq.n	800703a <HAL_DMA_Abort+0xd6>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a5f      	ldr	r2, [pc, #380]	@ (80071b4 <HAL_DMA_Abort+0x250>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d101      	bne.n	800703e <HAL_DMA_Abort+0xda>
 800703a:	2301      	movs	r3, #1
 800703c:	e000      	b.n	8007040 <HAL_DMA_Abort+0xdc>
 800703e:	2300      	movs	r3, #0
 8007040:	2b00      	cmp	r3, #0
 8007042:	d013      	beq.n	800706c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681a      	ldr	r2, [r3, #0]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 021e 	bic.w	r2, r2, #30
 8007052:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	695a      	ldr	r2, [r3, #20]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007062:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	617b      	str	r3, [r7, #20]
 800706a:	e00a      	b.n	8007082 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 020e 	bic.w	r2, r2, #14
 800707a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	4a3c      	ldr	r2, [pc, #240]	@ (8007178 <HAL_DMA_Abort+0x214>)
 8007088:	4293      	cmp	r3, r2
 800708a:	d072      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	4a3a      	ldr	r2, [pc, #232]	@ (800717c <HAL_DMA_Abort+0x218>)
 8007092:	4293      	cmp	r3, r2
 8007094:	d06d      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4a39      	ldr	r2, [pc, #228]	@ (8007180 <HAL_DMA_Abort+0x21c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d068      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	4a37      	ldr	r2, [pc, #220]	@ (8007184 <HAL_DMA_Abort+0x220>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d063      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	4a36      	ldr	r2, [pc, #216]	@ (8007188 <HAL_DMA_Abort+0x224>)
 80070b0:	4293      	cmp	r3, r2
 80070b2:	d05e      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a34      	ldr	r2, [pc, #208]	@ (800718c <HAL_DMA_Abort+0x228>)
 80070ba:	4293      	cmp	r3, r2
 80070bc:	d059      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a33      	ldr	r2, [pc, #204]	@ (8007190 <HAL_DMA_Abort+0x22c>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d054      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a31      	ldr	r2, [pc, #196]	@ (8007194 <HAL_DMA_Abort+0x230>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d04f      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	4a30      	ldr	r2, [pc, #192]	@ (8007198 <HAL_DMA_Abort+0x234>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d04a      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4a2e      	ldr	r2, [pc, #184]	@ (800719c <HAL_DMA_Abort+0x238>)
 80070e2:	4293      	cmp	r3, r2
 80070e4:	d045      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4a2d      	ldr	r2, [pc, #180]	@ (80071a0 <HAL_DMA_Abort+0x23c>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d040      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4a2b      	ldr	r2, [pc, #172]	@ (80071a4 <HAL_DMA_Abort+0x240>)
 80070f6:	4293      	cmp	r3, r2
 80070f8:	d03b      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	4a2a      	ldr	r2, [pc, #168]	@ (80071a8 <HAL_DMA_Abort+0x244>)
 8007100:	4293      	cmp	r3, r2
 8007102:	d036      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	4a28      	ldr	r2, [pc, #160]	@ (80071ac <HAL_DMA_Abort+0x248>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d031      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a27      	ldr	r2, [pc, #156]	@ (80071b0 <HAL_DMA_Abort+0x24c>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d02c      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4a25      	ldr	r2, [pc, #148]	@ (80071b4 <HAL_DMA_Abort+0x250>)
 800711e:	4293      	cmp	r3, r2
 8007120:	d027      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a24      	ldr	r2, [pc, #144]	@ (80071b8 <HAL_DMA_Abort+0x254>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d022      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a22      	ldr	r2, [pc, #136]	@ (80071bc <HAL_DMA_Abort+0x258>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d01d      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a21      	ldr	r2, [pc, #132]	@ (80071c0 <HAL_DMA_Abort+0x25c>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d018      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a1f      	ldr	r2, [pc, #124]	@ (80071c4 <HAL_DMA_Abort+0x260>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d013      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1e      	ldr	r2, [pc, #120]	@ (80071c8 <HAL_DMA_Abort+0x264>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d00e      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a1c      	ldr	r2, [pc, #112]	@ (80071cc <HAL_DMA_Abort+0x268>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d009      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	4a1b      	ldr	r2, [pc, #108]	@ (80071d0 <HAL_DMA_Abort+0x26c>)
 8007164:	4293      	cmp	r3, r2
 8007166:	d004      	beq.n	8007172 <HAL_DMA_Abort+0x20e>
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	4a19      	ldr	r2, [pc, #100]	@ (80071d4 <HAL_DMA_Abort+0x270>)
 800716e:	4293      	cmp	r3, r2
 8007170:	d132      	bne.n	80071d8 <HAL_DMA_Abort+0x274>
 8007172:	2301      	movs	r3, #1
 8007174:	e031      	b.n	80071da <HAL_DMA_Abort+0x276>
 8007176:	bf00      	nop
 8007178:	40020010 	.word	0x40020010
 800717c:	40020028 	.word	0x40020028
 8007180:	40020040 	.word	0x40020040
 8007184:	40020058 	.word	0x40020058
 8007188:	40020070 	.word	0x40020070
 800718c:	40020088 	.word	0x40020088
 8007190:	400200a0 	.word	0x400200a0
 8007194:	400200b8 	.word	0x400200b8
 8007198:	40020410 	.word	0x40020410
 800719c:	40020428 	.word	0x40020428
 80071a0:	40020440 	.word	0x40020440
 80071a4:	40020458 	.word	0x40020458
 80071a8:	40020470 	.word	0x40020470
 80071ac:	40020488 	.word	0x40020488
 80071b0:	400204a0 	.word	0x400204a0
 80071b4:	400204b8 	.word	0x400204b8
 80071b8:	58025408 	.word	0x58025408
 80071bc:	5802541c 	.word	0x5802541c
 80071c0:	58025430 	.word	0x58025430
 80071c4:	58025444 	.word	0x58025444
 80071c8:	58025458 	.word	0x58025458
 80071cc:	5802546c 	.word	0x5802546c
 80071d0:	58025480 	.word	0x58025480
 80071d4:	58025494 	.word	0x58025494
 80071d8:	2300      	movs	r3, #0
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d007      	beq.n	80071ee <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e2:	681a      	ldr	r2, [r3, #0]
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80071ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	4a6d      	ldr	r2, [pc, #436]	@ (80073a8 <HAL_DMA_Abort+0x444>)
 80071f4:	4293      	cmp	r3, r2
 80071f6:	d04a      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a6b      	ldr	r2, [pc, #428]	@ (80073ac <HAL_DMA_Abort+0x448>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d045      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4a6a      	ldr	r2, [pc, #424]	@ (80073b0 <HAL_DMA_Abort+0x44c>)
 8007208:	4293      	cmp	r3, r2
 800720a:	d040      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4a68      	ldr	r2, [pc, #416]	@ (80073b4 <HAL_DMA_Abort+0x450>)
 8007212:	4293      	cmp	r3, r2
 8007214:	d03b      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	4a67      	ldr	r2, [pc, #412]	@ (80073b8 <HAL_DMA_Abort+0x454>)
 800721c:	4293      	cmp	r3, r2
 800721e:	d036      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	4a65      	ldr	r2, [pc, #404]	@ (80073bc <HAL_DMA_Abort+0x458>)
 8007226:	4293      	cmp	r3, r2
 8007228:	d031      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	4a64      	ldr	r2, [pc, #400]	@ (80073c0 <HAL_DMA_Abort+0x45c>)
 8007230:	4293      	cmp	r3, r2
 8007232:	d02c      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	4a62      	ldr	r2, [pc, #392]	@ (80073c4 <HAL_DMA_Abort+0x460>)
 800723a:	4293      	cmp	r3, r2
 800723c:	d027      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	4a61      	ldr	r2, [pc, #388]	@ (80073c8 <HAL_DMA_Abort+0x464>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d022      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	4a5f      	ldr	r2, [pc, #380]	@ (80073cc <HAL_DMA_Abort+0x468>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d01d      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a5e      	ldr	r2, [pc, #376]	@ (80073d0 <HAL_DMA_Abort+0x46c>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d018      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	4a5c      	ldr	r2, [pc, #368]	@ (80073d4 <HAL_DMA_Abort+0x470>)
 8007262:	4293      	cmp	r3, r2
 8007264:	d013      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a5b      	ldr	r2, [pc, #364]	@ (80073d8 <HAL_DMA_Abort+0x474>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d00e      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a59      	ldr	r2, [pc, #356]	@ (80073dc <HAL_DMA_Abort+0x478>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d009      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	4a58      	ldr	r2, [pc, #352]	@ (80073e0 <HAL_DMA_Abort+0x47c>)
 8007280:	4293      	cmp	r3, r2
 8007282:	d004      	beq.n	800728e <HAL_DMA_Abort+0x32a>
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	4a56      	ldr	r2, [pc, #344]	@ (80073e4 <HAL_DMA_Abort+0x480>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d108      	bne.n	80072a0 <HAL_DMA_Abort+0x33c>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	681a      	ldr	r2, [r3, #0]
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f022 0201 	bic.w	r2, r2, #1
 800729c:	601a      	str	r2, [r3, #0]
 800729e:	e007      	b.n	80072b0 <HAL_DMA_Abort+0x34c>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	681a      	ldr	r2, [r3, #0]
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f022 0201 	bic.w	r2, r2, #1
 80072ae:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80072b0:	e013      	b.n	80072da <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80072b2:	f7fe fecd 	bl	8006050 <HAL_GetTick>
 80072b6:	4602      	mov	r2, r0
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	1ad3      	subs	r3, r2, r3
 80072bc:	2b05      	cmp	r3, #5
 80072be:	d90c      	bls.n	80072da <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2220      	movs	r2, #32
 80072c4:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2203      	movs	r2, #3
 80072ca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2200      	movs	r2, #0
 80072d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 80072d6:	2301      	movs	r3, #1
 80072d8:	e12d      	b.n	8007536 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0301 	and.w	r3, r3, #1
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d1e5      	bne.n	80072b2 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	4a2f      	ldr	r2, [pc, #188]	@ (80073a8 <HAL_DMA_Abort+0x444>)
 80072ec:	4293      	cmp	r3, r2
 80072ee:	d04a      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a2d      	ldr	r2, [pc, #180]	@ (80073ac <HAL_DMA_Abort+0x448>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d045      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4a2c      	ldr	r2, [pc, #176]	@ (80073b0 <HAL_DMA_Abort+0x44c>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d040      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a2a      	ldr	r2, [pc, #168]	@ (80073b4 <HAL_DMA_Abort+0x450>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d03b      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a29      	ldr	r2, [pc, #164]	@ (80073b8 <HAL_DMA_Abort+0x454>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d036      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a27      	ldr	r2, [pc, #156]	@ (80073bc <HAL_DMA_Abort+0x458>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d031      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a26      	ldr	r2, [pc, #152]	@ (80073c0 <HAL_DMA_Abort+0x45c>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d02c      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a24      	ldr	r2, [pc, #144]	@ (80073c4 <HAL_DMA_Abort+0x460>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d027      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a23      	ldr	r2, [pc, #140]	@ (80073c8 <HAL_DMA_Abort+0x464>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d022      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	4a21      	ldr	r2, [pc, #132]	@ (80073cc <HAL_DMA_Abort+0x468>)
 8007346:	4293      	cmp	r3, r2
 8007348:	d01d      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a20      	ldr	r2, [pc, #128]	@ (80073d0 <HAL_DMA_Abort+0x46c>)
 8007350:	4293      	cmp	r3, r2
 8007352:	d018      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	4a1e      	ldr	r2, [pc, #120]	@ (80073d4 <HAL_DMA_Abort+0x470>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d013      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	4a1d      	ldr	r2, [pc, #116]	@ (80073d8 <HAL_DMA_Abort+0x474>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d00e      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a1b      	ldr	r2, [pc, #108]	@ (80073dc <HAL_DMA_Abort+0x478>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d009      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a1a      	ldr	r2, [pc, #104]	@ (80073e0 <HAL_DMA_Abort+0x47c>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d004      	beq.n	8007386 <HAL_DMA_Abort+0x422>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a18      	ldr	r2, [pc, #96]	@ (80073e4 <HAL_DMA_Abort+0x480>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d101      	bne.n	800738a <HAL_DMA_Abort+0x426>
 8007386:	2301      	movs	r3, #1
 8007388:	e000      	b.n	800738c <HAL_DMA_Abort+0x428>
 800738a:	2300      	movs	r3, #0
 800738c:	2b00      	cmp	r3, #0
 800738e:	d02b      	beq.n	80073e8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007394:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800739a:	f003 031f 	and.w	r3, r3, #31
 800739e:	223f      	movs	r2, #63	@ 0x3f
 80073a0:	409a      	lsls	r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	609a      	str	r2, [r3, #8]
 80073a6:	e02a      	b.n	80073fe <HAL_DMA_Abort+0x49a>
 80073a8:	40020010 	.word	0x40020010
 80073ac:	40020028 	.word	0x40020028
 80073b0:	40020040 	.word	0x40020040
 80073b4:	40020058 	.word	0x40020058
 80073b8:	40020070 	.word	0x40020070
 80073bc:	40020088 	.word	0x40020088
 80073c0:	400200a0 	.word	0x400200a0
 80073c4:	400200b8 	.word	0x400200b8
 80073c8:	40020410 	.word	0x40020410
 80073cc:	40020428 	.word	0x40020428
 80073d0:	40020440 	.word	0x40020440
 80073d4:	40020458 	.word	0x40020458
 80073d8:	40020470 	.word	0x40020470
 80073dc:	40020488 	.word	0x40020488
 80073e0:	400204a0 	.word	0x400204a0
 80073e4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80073ec:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80073f2:	f003 031f 	and.w	r3, r3, #31
 80073f6:	2201      	movs	r2, #1
 80073f8:	409a      	lsls	r2, r3
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a4f      	ldr	r2, [pc, #316]	@ (8007540 <HAL_DMA_Abort+0x5dc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d072      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	4a4d      	ldr	r2, [pc, #308]	@ (8007544 <HAL_DMA_Abort+0x5e0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d06d      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	4a4c      	ldr	r2, [pc, #304]	@ (8007548 <HAL_DMA_Abort+0x5e4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d068      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	4a4a      	ldr	r2, [pc, #296]	@ (800754c <HAL_DMA_Abort+0x5e8>)
 8007422:	4293      	cmp	r3, r2
 8007424:	d063      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4a49      	ldr	r2, [pc, #292]	@ (8007550 <HAL_DMA_Abort+0x5ec>)
 800742c:	4293      	cmp	r3, r2
 800742e:	d05e      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4a47      	ldr	r2, [pc, #284]	@ (8007554 <HAL_DMA_Abort+0x5f0>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d059      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	4a46      	ldr	r2, [pc, #280]	@ (8007558 <HAL_DMA_Abort+0x5f4>)
 8007440:	4293      	cmp	r3, r2
 8007442:	d054      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a44      	ldr	r2, [pc, #272]	@ (800755c <HAL_DMA_Abort+0x5f8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d04f      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	4a43      	ldr	r2, [pc, #268]	@ (8007560 <HAL_DMA_Abort+0x5fc>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d04a      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	4a41      	ldr	r2, [pc, #260]	@ (8007564 <HAL_DMA_Abort+0x600>)
 800745e:	4293      	cmp	r3, r2
 8007460:	d045      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	4a40      	ldr	r2, [pc, #256]	@ (8007568 <HAL_DMA_Abort+0x604>)
 8007468:	4293      	cmp	r3, r2
 800746a:	d040      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	4a3e      	ldr	r2, [pc, #248]	@ (800756c <HAL_DMA_Abort+0x608>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d03b      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	4a3d      	ldr	r2, [pc, #244]	@ (8007570 <HAL_DMA_Abort+0x60c>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d036      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	4a3b      	ldr	r2, [pc, #236]	@ (8007574 <HAL_DMA_Abort+0x610>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d031      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	4a3a      	ldr	r2, [pc, #232]	@ (8007578 <HAL_DMA_Abort+0x614>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d02c      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4a38      	ldr	r2, [pc, #224]	@ (800757c <HAL_DMA_Abort+0x618>)
 800749a:	4293      	cmp	r3, r2
 800749c:	d027      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	4a37      	ldr	r2, [pc, #220]	@ (8007580 <HAL_DMA_Abort+0x61c>)
 80074a4:	4293      	cmp	r3, r2
 80074a6:	d022      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	4a35      	ldr	r2, [pc, #212]	@ (8007584 <HAL_DMA_Abort+0x620>)
 80074ae:	4293      	cmp	r3, r2
 80074b0:	d01d      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4a34      	ldr	r2, [pc, #208]	@ (8007588 <HAL_DMA_Abort+0x624>)
 80074b8:	4293      	cmp	r3, r2
 80074ba:	d018      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a32      	ldr	r2, [pc, #200]	@ (800758c <HAL_DMA_Abort+0x628>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d013      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a31      	ldr	r2, [pc, #196]	@ (8007590 <HAL_DMA_Abort+0x62c>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d00e      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	4a2f      	ldr	r2, [pc, #188]	@ (8007594 <HAL_DMA_Abort+0x630>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d009      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	4a2e      	ldr	r2, [pc, #184]	@ (8007598 <HAL_DMA_Abort+0x634>)
 80074e0:	4293      	cmp	r3, r2
 80074e2:	d004      	beq.n	80074ee <HAL_DMA_Abort+0x58a>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	4a2c      	ldr	r2, [pc, #176]	@ (800759c <HAL_DMA_Abort+0x638>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d101      	bne.n	80074f2 <HAL_DMA_Abort+0x58e>
 80074ee:	2301      	movs	r3, #1
 80074f0:	e000      	b.n	80074f4 <HAL_DMA_Abort+0x590>
 80074f2:	2300      	movs	r3, #0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d015      	beq.n	8007524 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8007500:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00c      	beq.n	8007524 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800750e:	681a      	ldr	r2, [r3, #0]
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007514:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007518:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800751e:	687a      	ldr	r2, [r7, #4]
 8007520:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007522:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	2201      	movs	r2, #1
 8007528:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8007534:	2300      	movs	r3, #0
}
 8007536:	4618      	mov	r0, r3
 8007538:	3718      	adds	r7, #24
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}
 800753e:	bf00      	nop
 8007540:	40020010 	.word	0x40020010
 8007544:	40020028 	.word	0x40020028
 8007548:	40020040 	.word	0x40020040
 800754c:	40020058 	.word	0x40020058
 8007550:	40020070 	.word	0x40020070
 8007554:	40020088 	.word	0x40020088
 8007558:	400200a0 	.word	0x400200a0
 800755c:	400200b8 	.word	0x400200b8
 8007560:	40020410 	.word	0x40020410
 8007564:	40020428 	.word	0x40020428
 8007568:	40020440 	.word	0x40020440
 800756c:	40020458 	.word	0x40020458
 8007570:	40020470 	.word	0x40020470
 8007574:	40020488 	.word	0x40020488
 8007578:	400204a0 	.word	0x400204a0
 800757c:	400204b8 	.word	0x400204b8
 8007580:	58025408 	.word	0x58025408
 8007584:	5802541c 	.word	0x5802541c
 8007588:	58025430 	.word	0x58025430
 800758c:	58025444 	.word	0x58025444
 8007590:	58025458 	.word	0x58025458
 8007594:	5802546c 	.word	0x5802546c
 8007598:	58025480 	.word	0x58025480
 800759c:	58025494 	.word	0x58025494

080075a0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d101      	bne.n	80075b2 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80075ae:	2301      	movs	r3, #1
 80075b0:	e237      	b.n	8007a22 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80075b8:	b2db      	uxtb	r3, r3
 80075ba:	2b02      	cmp	r3, #2
 80075bc:	d004      	beq.n	80075c8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	2280      	movs	r2, #128	@ 0x80
 80075c2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e22c      	b.n	8007a22 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a5c      	ldr	r2, [pc, #368]	@ (8007740 <HAL_DMA_Abort_IT+0x1a0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d04a      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a5b      	ldr	r2, [pc, #364]	@ (8007744 <HAL_DMA_Abort_IT+0x1a4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d045      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a59      	ldr	r2, [pc, #356]	@ (8007748 <HAL_DMA_Abort_IT+0x1a8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d040      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a58      	ldr	r2, [pc, #352]	@ (800774c <HAL_DMA_Abort_IT+0x1ac>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d03b      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a56      	ldr	r2, [pc, #344]	@ (8007750 <HAL_DMA_Abort_IT+0x1b0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d036      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	4a55      	ldr	r2, [pc, #340]	@ (8007754 <HAL_DMA_Abort_IT+0x1b4>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d031      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4a53      	ldr	r2, [pc, #332]	@ (8007758 <HAL_DMA_Abort_IT+0x1b8>)
 800760a:	4293      	cmp	r3, r2
 800760c:	d02c      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	4a52      	ldr	r2, [pc, #328]	@ (800775c <HAL_DMA_Abort_IT+0x1bc>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d027      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a50      	ldr	r2, [pc, #320]	@ (8007760 <HAL_DMA_Abort_IT+0x1c0>)
 800761e:	4293      	cmp	r3, r2
 8007620:	d022      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	4a4f      	ldr	r2, [pc, #316]	@ (8007764 <HAL_DMA_Abort_IT+0x1c4>)
 8007628:	4293      	cmp	r3, r2
 800762a:	d01d      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a4d      	ldr	r2, [pc, #308]	@ (8007768 <HAL_DMA_Abort_IT+0x1c8>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d018      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	4a4c      	ldr	r2, [pc, #304]	@ (800776c <HAL_DMA_Abort_IT+0x1cc>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d013      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a4a      	ldr	r2, [pc, #296]	@ (8007770 <HAL_DMA_Abort_IT+0x1d0>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d00e      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a49      	ldr	r2, [pc, #292]	@ (8007774 <HAL_DMA_Abort_IT+0x1d4>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d009      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a47      	ldr	r2, [pc, #284]	@ (8007778 <HAL_DMA_Abort_IT+0x1d8>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d004      	beq.n	8007668 <HAL_DMA_Abort_IT+0xc8>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a46      	ldr	r2, [pc, #280]	@ (800777c <HAL_DMA_Abort_IT+0x1dc>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d101      	bne.n	800766c <HAL_DMA_Abort_IT+0xcc>
 8007668:	2301      	movs	r3, #1
 800766a:	e000      	b.n	800766e <HAL_DMA_Abort_IT+0xce>
 800766c:	2300      	movs	r3, #0
 800766e:	2b00      	cmp	r3, #0
 8007670:	f000 8086 	beq.w	8007780 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2204      	movs	r2, #4
 8007678:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a2f      	ldr	r2, [pc, #188]	@ (8007740 <HAL_DMA_Abort_IT+0x1a0>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d04a      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	4a2e      	ldr	r2, [pc, #184]	@ (8007744 <HAL_DMA_Abort_IT+0x1a4>)
 800768c:	4293      	cmp	r3, r2
 800768e:	d045      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	4a2c      	ldr	r2, [pc, #176]	@ (8007748 <HAL_DMA_Abort_IT+0x1a8>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d040      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	4a2b      	ldr	r2, [pc, #172]	@ (800774c <HAL_DMA_Abort_IT+0x1ac>)
 80076a0:	4293      	cmp	r3, r2
 80076a2:	d03b      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4a29      	ldr	r2, [pc, #164]	@ (8007750 <HAL_DMA_Abort_IT+0x1b0>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d036      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a28      	ldr	r2, [pc, #160]	@ (8007754 <HAL_DMA_Abort_IT+0x1b4>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d031      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	4a26      	ldr	r2, [pc, #152]	@ (8007758 <HAL_DMA_Abort_IT+0x1b8>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d02c      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	4a25      	ldr	r2, [pc, #148]	@ (800775c <HAL_DMA_Abort_IT+0x1bc>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d027      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4a23      	ldr	r2, [pc, #140]	@ (8007760 <HAL_DMA_Abort_IT+0x1c0>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d022      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	4a22      	ldr	r2, [pc, #136]	@ (8007764 <HAL_DMA_Abort_IT+0x1c4>)
 80076dc:	4293      	cmp	r3, r2
 80076de:	d01d      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	4a20      	ldr	r2, [pc, #128]	@ (8007768 <HAL_DMA_Abort_IT+0x1c8>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d018      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	4a1f      	ldr	r2, [pc, #124]	@ (800776c <HAL_DMA_Abort_IT+0x1cc>)
 80076f0:	4293      	cmp	r3, r2
 80076f2:	d013      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007770 <HAL_DMA_Abort_IT+0x1d0>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d00e      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	4a1c      	ldr	r2, [pc, #112]	@ (8007774 <HAL_DMA_Abort_IT+0x1d4>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d009      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a1a      	ldr	r2, [pc, #104]	@ (8007778 <HAL_DMA_Abort_IT+0x1d8>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d004      	beq.n	800771c <HAL_DMA_Abort_IT+0x17c>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a19      	ldr	r2, [pc, #100]	@ (800777c <HAL_DMA_Abort_IT+0x1dc>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d108      	bne.n	800772e <HAL_DMA_Abort_IT+0x18e>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	681a      	ldr	r2, [r3, #0]
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 0201 	bic.w	r2, r2, #1
 800772a:	601a      	str	r2, [r3, #0]
 800772c:	e178      	b.n	8007a20 <HAL_DMA_Abort_IT+0x480>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f022 0201 	bic.w	r2, r2, #1
 800773c:	601a      	str	r2, [r3, #0]
 800773e:	e16f      	b.n	8007a20 <HAL_DMA_Abort_IT+0x480>
 8007740:	40020010 	.word	0x40020010
 8007744:	40020028 	.word	0x40020028
 8007748:	40020040 	.word	0x40020040
 800774c:	40020058 	.word	0x40020058
 8007750:	40020070 	.word	0x40020070
 8007754:	40020088 	.word	0x40020088
 8007758:	400200a0 	.word	0x400200a0
 800775c:	400200b8 	.word	0x400200b8
 8007760:	40020410 	.word	0x40020410
 8007764:	40020428 	.word	0x40020428
 8007768:	40020440 	.word	0x40020440
 800776c:	40020458 	.word	0x40020458
 8007770:	40020470 	.word	0x40020470
 8007774:	40020488 	.word	0x40020488
 8007778:	400204a0 	.word	0x400204a0
 800777c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	681a      	ldr	r2, [r3, #0]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f022 020e 	bic.w	r2, r2, #14
 800778e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a6c      	ldr	r2, [pc, #432]	@ (8007948 <HAL_DMA_Abort_IT+0x3a8>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d04a      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a6b      	ldr	r2, [pc, #428]	@ (800794c <HAL_DMA_Abort_IT+0x3ac>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d045      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a69      	ldr	r2, [pc, #420]	@ (8007950 <HAL_DMA_Abort_IT+0x3b0>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d040      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a68      	ldr	r2, [pc, #416]	@ (8007954 <HAL_DMA_Abort_IT+0x3b4>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d03b      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a66      	ldr	r2, [pc, #408]	@ (8007958 <HAL_DMA_Abort_IT+0x3b8>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d036      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a65      	ldr	r2, [pc, #404]	@ (800795c <HAL_DMA_Abort_IT+0x3bc>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d031      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a63      	ldr	r2, [pc, #396]	@ (8007960 <HAL_DMA_Abort_IT+0x3c0>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d02c      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a62      	ldr	r2, [pc, #392]	@ (8007964 <HAL_DMA_Abort_IT+0x3c4>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d027      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a60      	ldr	r2, [pc, #384]	@ (8007968 <HAL_DMA_Abort_IT+0x3c8>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d022      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a5f      	ldr	r2, [pc, #380]	@ (800796c <HAL_DMA_Abort_IT+0x3cc>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d01d      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a5d      	ldr	r2, [pc, #372]	@ (8007970 <HAL_DMA_Abort_IT+0x3d0>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d018      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a5c      	ldr	r2, [pc, #368]	@ (8007974 <HAL_DMA_Abort_IT+0x3d4>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d013      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a5a      	ldr	r2, [pc, #360]	@ (8007978 <HAL_DMA_Abort_IT+0x3d8>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d00e      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a59      	ldr	r2, [pc, #356]	@ (800797c <HAL_DMA_Abort_IT+0x3dc>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d009      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a57      	ldr	r2, [pc, #348]	@ (8007980 <HAL_DMA_Abort_IT+0x3e0>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d004      	beq.n	8007830 <HAL_DMA_Abort_IT+0x290>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a56      	ldr	r2, [pc, #344]	@ (8007984 <HAL_DMA_Abort_IT+0x3e4>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d108      	bne.n	8007842 <HAL_DMA_Abort_IT+0x2a2>
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f022 0201 	bic.w	r2, r2, #1
 800783e:	601a      	str	r2, [r3, #0]
 8007840:	e007      	b.n	8007852 <HAL_DMA_Abort_IT+0x2b2>
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	681a      	ldr	r2, [r3, #0]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f022 0201 	bic.w	r2, r2, #1
 8007850:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	4a3c      	ldr	r2, [pc, #240]	@ (8007948 <HAL_DMA_Abort_IT+0x3a8>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d072      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	4a3a      	ldr	r2, [pc, #232]	@ (800794c <HAL_DMA_Abort_IT+0x3ac>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d06d      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	4a39      	ldr	r2, [pc, #228]	@ (8007950 <HAL_DMA_Abort_IT+0x3b0>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d068      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	4a37      	ldr	r2, [pc, #220]	@ (8007954 <HAL_DMA_Abort_IT+0x3b4>)
 8007876:	4293      	cmp	r3, r2
 8007878:	d063      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	4a36      	ldr	r2, [pc, #216]	@ (8007958 <HAL_DMA_Abort_IT+0x3b8>)
 8007880:	4293      	cmp	r3, r2
 8007882:	d05e      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	4a34      	ldr	r2, [pc, #208]	@ (800795c <HAL_DMA_Abort_IT+0x3bc>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d059      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a33      	ldr	r2, [pc, #204]	@ (8007960 <HAL_DMA_Abort_IT+0x3c0>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d054      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	4a31      	ldr	r2, [pc, #196]	@ (8007964 <HAL_DMA_Abort_IT+0x3c4>)
 800789e:	4293      	cmp	r3, r2
 80078a0:	d04f      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a30      	ldr	r2, [pc, #192]	@ (8007968 <HAL_DMA_Abort_IT+0x3c8>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d04a      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a2e      	ldr	r2, [pc, #184]	@ (800796c <HAL_DMA_Abort_IT+0x3cc>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d045      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a2d      	ldr	r2, [pc, #180]	@ (8007970 <HAL_DMA_Abort_IT+0x3d0>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d040      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a2b      	ldr	r2, [pc, #172]	@ (8007974 <HAL_DMA_Abort_IT+0x3d4>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d03b      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a2a      	ldr	r2, [pc, #168]	@ (8007978 <HAL_DMA_Abort_IT+0x3d8>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d036      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a28      	ldr	r2, [pc, #160]	@ (800797c <HAL_DMA_Abort_IT+0x3dc>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d031      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	4a27      	ldr	r2, [pc, #156]	@ (8007980 <HAL_DMA_Abort_IT+0x3e0>)
 80078e4:	4293      	cmp	r3, r2
 80078e6:	d02c      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a25      	ldr	r2, [pc, #148]	@ (8007984 <HAL_DMA_Abort_IT+0x3e4>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d027      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	4a24      	ldr	r2, [pc, #144]	@ (8007988 <HAL_DMA_Abort_IT+0x3e8>)
 80078f8:	4293      	cmp	r3, r2
 80078fa:	d022      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	4a22      	ldr	r2, [pc, #136]	@ (800798c <HAL_DMA_Abort_IT+0x3ec>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d01d      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4a21      	ldr	r2, [pc, #132]	@ (8007990 <HAL_DMA_Abort_IT+0x3f0>)
 800790c:	4293      	cmp	r3, r2
 800790e:	d018      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a1f      	ldr	r2, [pc, #124]	@ (8007994 <HAL_DMA_Abort_IT+0x3f4>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d013      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	4a1e      	ldr	r2, [pc, #120]	@ (8007998 <HAL_DMA_Abort_IT+0x3f8>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d00e      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	4a1c      	ldr	r2, [pc, #112]	@ (800799c <HAL_DMA_Abort_IT+0x3fc>)
 800792a:	4293      	cmp	r3, r2
 800792c:	d009      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	4a1b      	ldr	r2, [pc, #108]	@ (80079a0 <HAL_DMA_Abort_IT+0x400>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d004      	beq.n	8007942 <HAL_DMA_Abort_IT+0x3a2>
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	4a19      	ldr	r2, [pc, #100]	@ (80079a4 <HAL_DMA_Abort_IT+0x404>)
 800793e:	4293      	cmp	r3, r2
 8007940:	d132      	bne.n	80079a8 <HAL_DMA_Abort_IT+0x408>
 8007942:	2301      	movs	r3, #1
 8007944:	e031      	b.n	80079aa <HAL_DMA_Abort_IT+0x40a>
 8007946:	bf00      	nop
 8007948:	40020010 	.word	0x40020010
 800794c:	40020028 	.word	0x40020028
 8007950:	40020040 	.word	0x40020040
 8007954:	40020058 	.word	0x40020058
 8007958:	40020070 	.word	0x40020070
 800795c:	40020088 	.word	0x40020088
 8007960:	400200a0 	.word	0x400200a0
 8007964:	400200b8 	.word	0x400200b8
 8007968:	40020410 	.word	0x40020410
 800796c:	40020428 	.word	0x40020428
 8007970:	40020440 	.word	0x40020440
 8007974:	40020458 	.word	0x40020458
 8007978:	40020470 	.word	0x40020470
 800797c:	40020488 	.word	0x40020488
 8007980:	400204a0 	.word	0x400204a0
 8007984:	400204b8 	.word	0x400204b8
 8007988:	58025408 	.word	0x58025408
 800798c:	5802541c 	.word	0x5802541c
 8007990:	58025430 	.word	0x58025430
 8007994:	58025444 	.word	0x58025444
 8007998:	58025458 	.word	0x58025458
 800799c:	5802546c 	.word	0x5802546c
 80079a0:	58025480 	.word	0x58025480
 80079a4:	58025494 	.word	0x58025494
 80079a8:	2300      	movs	r3, #0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d028      	beq.n	8007a00 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079b2:	681a      	ldr	r2, [r3, #0]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079b8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079bc:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80079c2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80079c8:	f003 031f 	and.w	r3, r3, #31
 80079cc:	2201      	movs	r2, #1
 80079ce:	409a      	lsls	r2, r3
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80079d8:	687a      	ldr	r2, [r7, #4]
 80079da:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80079dc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d00c      	beq.n	8007a00 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80079f0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80079f4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80079fe:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2201      	movs	r2, #1
 8007a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d003      	beq.n	8007a20 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}
 8007a2a:	bf00      	nop

08007a2c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b08a      	sub	sp, #40	@ 0x28
 8007a30:	af00      	add	r7, sp, #0
 8007a32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8007a34:	2300      	movs	r3, #0
 8007a36:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8007a38:	4b67      	ldr	r3, [pc, #412]	@ (8007bd8 <HAL_DMA_IRQHandler+0x1ac>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a67      	ldr	r2, [pc, #412]	@ (8007bdc <HAL_DMA_IRQHandler+0x1b0>)
 8007a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a42:	0a9b      	lsrs	r3, r3, #10
 8007a44:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a4a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007a50:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8007a52:	6a3b      	ldr	r3, [r7, #32]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8007a58:	69fb      	ldr	r3, [r7, #28]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	4a5f      	ldr	r2, [pc, #380]	@ (8007be0 <HAL_DMA_IRQHandler+0x1b4>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d04a      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a5d      	ldr	r2, [pc, #372]	@ (8007be4 <HAL_DMA_IRQHandler+0x1b8>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d045      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	4a5c      	ldr	r2, [pc, #368]	@ (8007be8 <HAL_DMA_IRQHandler+0x1bc>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d040      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a5a      	ldr	r2, [pc, #360]	@ (8007bec <HAL_DMA_IRQHandler+0x1c0>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d03b      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	4a59      	ldr	r2, [pc, #356]	@ (8007bf0 <HAL_DMA_IRQHandler+0x1c4>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d036      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	4a57      	ldr	r2, [pc, #348]	@ (8007bf4 <HAL_DMA_IRQHandler+0x1c8>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d031      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	4a56      	ldr	r2, [pc, #344]	@ (8007bf8 <HAL_DMA_IRQHandler+0x1cc>)
 8007aa0:	4293      	cmp	r3, r2
 8007aa2:	d02c      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	4a54      	ldr	r2, [pc, #336]	@ (8007bfc <HAL_DMA_IRQHandler+0x1d0>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d027      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	4a53      	ldr	r2, [pc, #332]	@ (8007c00 <HAL_DMA_IRQHandler+0x1d4>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d022      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	4a51      	ldr	r2, [pc, #324]	@ (8007c04 <HAL_DMA_IRQHandler+0x1d8>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d01d      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	4a50      	ldr	r2, [pc, #320]	@ (8007c08 <HAL_DMA_IRQHandler+0x1dc>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d018      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a4e      	ldr	r2, [pc, #312]	@ (8007c0c <HAL_DMA_IRQHandler+0x1e0>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d013      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a4d      	ldr	r2, [pc, #308]	@ (8007c10 <HAL_DMA_IRQHandler+0x1e4>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00e      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a4b      	ldr	r2, [pc, #300]	@ (8007c14 <HAL_DMA_IRQHandler+0x1e8>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d009      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a4a      	ldr	r2, [pc, #296]	@ (8007c18 <HAL_DMA_IRQHandler+0x1ec>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d004      	beq.n	8007afe <HAL_DMA_IRQHandler+0xd2>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a48      	ldr	r2, [pc, #288]	@ (8007c1c <HAL_DMA_IRQHandler+0x1f0>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d101      	bne.n	8007b02 <HAL_DMA_IRQHandler+0xd6>
 8007afe:	2301      	movs	r3, #1
 8007b00:	e000      	b.n	8007b04 <HAL_DMA_IRQHandler+0xd8>
 8007b02:	2300      	movs	r3, #0
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	f000 842b 	beq.w	8008360 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007b0e:	f003 031f 	and.w	r3, r3, #31
 8007b12:	2208      	movs	r2, #8
 8007b14:	409a      	lsls	r2, r3
 8007b16:	69bb      	ldr	r3, [r7, #24]
 8007b18:	4013      	ands	r3, r2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 80a2 	beq.w	8007c64 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	4a2e      	ldr	r2, [pc, #184]	@ (8007be0 <HAL_DMA_IRQHandler+0x1b4>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d04a      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	4a2d      	ldr	r2, [pc, #180]	@ (8007be4 <HAL_DMA_IRQHandler+0x1b8>)
 8007b30:	4293      	cmp	r3, r2
 8007b32:	d045      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a2b      	ldr	r2, [pc, #172]	@ (8007be8 <HAL_DMA_IRQHandler+0x1bc>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d040      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	4a2a      	ldr	r2, [pc, #168]	@ (8007bec <HAL_DMA_IRQHandler+0x1c0>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d03b      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	4a28      	ldr	r2, [pc, #160]	@ (8007bf0 <HAL_DMA_IRQHandler+0x1c4>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d036      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	4a27      	ldr	r2, [pc, #156]	@ (8007bf4 <HAL_DMA_IRQHandler+0x1c8>)
 8007b58:	4293      	cmp	r3, r2
 8007b5a:	d031      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a25      	ldr	r2, [pc, #148]	@ (8007bf8 <HAL_DMA_IRQHandler+0x1cc>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d02c      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a24      	ldr	r2, [pc, #144]	@ (8007bfc <HAL_DMA_IRQHandler+0x1d0>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d027      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	4a22      	ldr	r2, [pc, #136]	@ (8007c00 <HAL_DMA_IRQHandler+0x1d4>)
 8007b76:	4293      	cmp	r3, r2
 8007b78:	d022      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	4a21      	ldr	r2, [pc, #132]	@ (8007c04 <HAL_DMA_IRQHandler+0x1d8>)
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d01d      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	4a1f      	ldr	r2, [pc, #124]	@ (8007c08 <HAL_DMA_IRQHandler+0x1dc>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d018      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	4a1e      	ldr	r2, [pc, #120]	@ (8007c0c <HAL_DMA_IRQHandler+0x1e0>)
 8007b94:	4293      	cmp	r3, r2
 8007b96:	d013      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	4a1c      	ldr	r2, [pc, #112]	@ (8007c10 <HAL_DMA_IRQHandler+0x1e4>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d00e      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a1b      	ldr	r2, [pc, #108]	@ (8007c14 <HAL_DMA_IRQHandler+0x1e8>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d009      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	4a19      	ldr	r2, [pc, #100]	@ (8007c18 <HAL_DMA_IRQHandler+0x1ec>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <HAL_DMA_IRQHandler+0x194>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4a18      	ldr	r2, [pc, #96]	@ (8007c1c <HAL_DMA_IRQHandler+0x1f0>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	d12f      	bne.n	8007c20 <HAL_DMA_IRQHandler+0x1f4>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	f003 0304 	and.w	r3, r3, #4
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	bf14      	ite	ne
 8007bce:	2301      	movne	r3, #1
 8007bd0:	2300      	moveq	r3, #0
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	e02e      	b.n	8007c34 <HAL_DMA_IRQHandler+0x208>
 8007bd6:	bf00      	nop
 8007bd8:	24000038 	.word	0x24000038
 8007bdc:	1b4e81b5 	.word	0x1b4e81b5
 8007be0:	40020010 	.word	0x40020010
 8007be4:	40020028 	.word	0x40020028
 8007be8:	40020040 	.word	0x40020040
 8007bec:	40020058 	.word	0x40020058
 8007bf0:	40020070 	.word	0x40020070
 8007bf4:	40020088 	.word	0x40020088
 8007bf8:	400200a0 	.word	0x400200a0
 8007bfc:	400200b8 	.word	0x400200b8
 8007c00:	40020410 	.word	0x40020410
 8007c04:	40020428 	.word	0x40020428
 8007c08:	40020440 	.word	0x40020440
 8007c0c:	40020458 	.word	0x40020458
 8007c10:	40020470 	.word	0x40020470
 8007c14:	40020488 	.word	0x40020488
 8007c18:	400204a0 	.word	0x400204a0
 8007c1c:	400204b8 	.word	0x400204b8
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	f003 0308 	and.w	r3, r3, #8
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	bf14      	ite	ne
 8007c2e:	2301      	movne	r3, #1
 8007c30:	2300      	moveq	r3, #0
 8007c32:	b2db      	uxtb	r3, r3
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d015      	beq.n	8007c64 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	681a      	ldr	r2, [r3, #0]
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	f022 0204 	bic.w	r2, r2, #4
 8007c46:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c4c:	f003 031f 	and.w	r3, r3, #31
 8007c50:	2208      	movs	r2, #8
 8007c52:	409a      	lsls	r2, r3
 8007c54:	6a3b      	ldr	r3, [r7, #32]
 8007c56:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c5c:	f043 0201 	orr.w	r2, r3, #1
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c68:	f003 031f 	and.w	r3, r3, #31
 8007c6c:	69ba      	ldr	r2, [r7, #24]
 8007c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8007c72:	f003 0301 	and.w	r3, r3, #1
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d06e      	beq.n	8007d58 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a69      	ldr	r2, [pc, #420]	@ (8007e24 <HAL_DMA_IRQHandler+0x3f8>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d04a      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a67      	ldr	r2, [pc, #412]	@ (8007e28 <HAL_DMA_IRQHandler+0x3fc>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d045      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a66      	ldr	r2, [pc, #408]	@ (8007e2c <HAL_DMA_IRQHandler+0x400>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d040      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a64      	ldr	r2, [pc, #400]	@ (8007e30 <HAL_DMA_IRQHandler+0x404>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d03b      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a63      	ldr	r2, [pc, #396]	@ (8007e34 <HAL_DMA_IRQHandler+0x408>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d036      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a61      	ldr	r2, [pc, #388]	@ (8007e38 <HAL_DMA_IRQHandler+0x40c>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d031      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a60      	ldr	r2, [pc, #384]	@ (8007e3c <HAL_DMA_IRQHandler+0x410>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d02c      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a5e      	ldr	r2, [pc, #376]	@ (8007e40 <HAL_DMA_IRQHandler+0x414>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d027      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	4a5d      	ldr	r2, [pc, #372]	@ (8007e44 <HAL_DMA_IRQHandler+0x418>)
 8007cd0:	4293      	cmp	r3, r2
 8007cd2:	d022      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	4a5b      	ldr	r2, [pc, #364]	@ (8007e48 <HAL_DMA_IRQHandler+0x41c>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d01d      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a5a      	ldr	r2, [pc, #360]	@ (8007e4c <HAL_DMA_IRQHandler+0x420>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d018      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	4a58      	ldr	r2, [pc, #352]	@ (8007e50 <HAL_DMA_IRQHandler+0x424>)
 8007cee:	4293      	cmp	r3, r2
 8007cf0:	d013      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	4a57      	ldr	r2, [pc, #348]	@ (8007e54 <HAL_DMA_IRQHandler+0x428>)
 8007cf8:	4293      	cmp	r3, r2
 8007cfa:	d00e      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	4a55      	ldr	r2, [pc, #340]	@ (8007e58 <HAL_DMA_IRQHandler+0x42c>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d009      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	4a54      	ldr	r2, [pc, #336]	@ (8007e5c <HAL_DMA_IRQHandler+0x430>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d004      	beq.n	8007d1a <HAL_DMA_IRQHandler+0x2ee>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	4a52      	ldr	r2, [pc, #328]	@ (8007e60 <HAL_DMA_IRQHandler+0x434>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d10a      	bne.n	8007d30 <HAL_DMA_IRQHandler+0x304>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	695b      	ldr	r3, [r3, #20]
 8007d20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	bf14      	ite	ne
 8007d28:	2301      	movne	r3, #1
 8007d2a:	2300      	moveq	r3, #0
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	e003      	b.n	8007d38 <HAL_DMA_IRQHandler+0x30c>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	2300      	movs	r3, #0
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d00d      	beq.n	8007d58 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d40:	f003 031f 	and.w	r3, r3, #31
 8007d44:	2201      	movs	r2, #1
 8007d46:	409a      	lsls	r2, r3
 8007d48:	6a3b      	ldr	r3, [r7, #32]
 8007d4a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007d50:	f043 0202 	orr.w	r2, r3, #2
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007d5c:	f003 031f 	and.w	r3, r3, #31
 8007d60:	2204      	movs	r2, #4
 8007d62:	409a      	lsls	r2, r3
 8007d64:	69bb      	ldr	r3, [r7, #24]
 8007d66:	4013      	ands	r3, r2
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 808f 	beq.w	8007e8c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	4a2c      	ldr	r2, [pc, #176]	@ (8007e24 <HAL_DMA_IRQHandler+0x3f8>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d04a      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a2a      	ldr	r2, [pc, #168]	@ (8007e28 <HAL_DMA_IRQHandler+0x3fc>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d045      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	4a29      	ldr	r2, [pc, #164]	@ (8007e2c <HAL_DMA_IRQHandler+0x400>)
 8007d88:	4293      	cmp	r3, r2
 8007d8a:	d040      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	4a27      	ldr	r2, [pc, #156]	@ (8007e30 <HAL_DMA_IRQHandler+0x404>)
 8007d92:	4293      	cmp	r3, r2
 8007d94:	d03b      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a26      	ldr	r2, [pc, #152]	@ (8007e34 <HAL_DMA_IRQHandler+0x408>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d036      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a24      	ldr	r2, [pc, #144]	@ (8007e38 <HAL_DMA_IRQHandler+0x40c>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d031      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4a23      	ldr	r2, [pc, #140]	@ (8007e3c <HAL_DMA_IRQHandler+0x410>)
 8007db0:	4293      	cmp	r3, r2
 8007db2:	d02c      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a21      	ldr	r2, [pc, #132]	@ (8007e40 <HAL_DMA_IRQHandler+0x414>)
 8007dba:	4293      	cmp	r3, r2
 8007dbc:	d027      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	4a20      	ldr	r2, [pc, #128]	@ (8007e44 <HAL_DMA_IRQHandler+0x418>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d022      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	4a1e      	ldr	r2, [pc, #120]	@ (8007e48 <HAL_DMA_IRQHandler+0x41c>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d01d      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	4a1d      	ldr	r2, [pc, #116]	@ (8007e4c <HAL_DMA_IRQHandler+0x420>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d018      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	4a1b      	ldr	r2, [pc, #108]	@ (8007e50 <HAL_DMA_IRQHandler+0x424>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d013      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	4a1a      	ldr	r2, [pc, #104]	@ (8007e54 <HAL_DMA_IRQHandler+0x428>)
 8007dec:	4293      	cmp	r3, r2
 8007dee:	d00e      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a18      	ldr	r2, [pc, #96]	@ (8007e58 <HAL_DMA_IRQHandler+0x42c>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d009      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	4a17      	ldr	r2, [pc, #92]	@ (8007e5c <HAL_DMA_IRQHandler+0x430>)
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d004      	beq.n	8007e0e <HAL_DMA_IRQHandler+0x3e2>
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	4a15      	ldr	r2, [pc, #84]	@ (8007e60 <HAL_DMA_IRQHandler+0x434>)
 8007e0a:	4293      	cmp	r3, r2
 8007e0c:	d12a      	bne.n	8007e64 <HAL_DMA_IRQHandler+0x438>
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	f003 0302 	and.w	r3, r3, #2
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bf14      	ite	ne
 8007e1c:	2301      	movne	r3, #1
 8007e1e:	2300      	moveq	r3, #0
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	e023      	b.n	8007e6c <HAL_DMA_IRQHandler+0x440>
 8007e24:	40020010 	.word	0x40020010
 8007e28:	40020028 	.word	0x40020028
 8007e2c:	40020040 	.word	0x40020040
 8007e30:	40020058 	.word	0x40020058
 8007e34:	40020070 	.word	0x40020070
 8007e38:	40020088 	.word	0x40020088
 8007e3c:	400200a0 	.word	0x400200a0
 8007e40:	400200b8 	.word	0x400200b8
 8007e44:	40020410 	.word	0x40020410
 8007e48:	40020428 	.word	0x40020428
 8007e4c:	40020440 	.word	0x40020440
 8007e50:	40020458 	.word	0x40020458
 8007e54:	40020470 	.word	0x40020470
 8007e58:	40020488 	.word	0x40020488
 8007e5c:	400204a0 	.word	0x400204a0
 8007e60:	400204b8 	.word	0x400204b8
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d00d      	beq.n	8007e8c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e74:	f003 031f 	and.w	r3, r3, #31
 8007e78:	2204      	movs	r2, #4
 8007e7a:	409a      	lsls	r2, r3
 8007e7c:	6a3b      	ldr	r3, [r7, #32]
 8007e7e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e84:	f043 0204 	orr.w	r2, r3, #4
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007e90:	f003 031f 	and.w	r3, r3, #31
 8007e94:	2210      	movs	r2, #16
 8007e96:	409a      	lsls	r2, r3
 8007e98:	69bb      	ldr	r3, [r7, #24]
 8007e9a:	4013      	ands	r3, r2
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	f000 80a6 	beq.w	8007fee <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a85      	ldr	r2, [pc, #532]	@ (80080bc <HAL_DMA_IRQHandler+0x690>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d04a      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a83      	ldr	r2, [pc, #524]	@ (80080c0 <HAL_DMA_IRQHandler+0x694>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d045      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a82      	ldr	r2, [pc, #520]	@ (80080c4 <HAL_DMA_IRQHandler+0x698>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d040      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	4a80      	ldr	r2, [pc, #512]	@ (80080c8 <HAL_DMA_IRQHandler+0x69c>)
 8007ec6:	4293      	cmp	r3, r2
 8007ec8:	d03b      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	4a7f      	ldr	r2, [pc, #508]	@ (80080cc <HAL_DMA_IRQHandler+0x6a0>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d036      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	4a7d      	ldr	r2, [pc, #500]	@ (80080d0 <HAL_DMA_IRQHandler+0x6a4>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d031      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4a7c      	ldr	r2, [pc, #496]	@ (80080d4 <HAL_DMA_IRQHandler+0x6a8>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d02c      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	4a7a      	ldr	r2, [pc, #488]	@ (80080d8 <HAL_DMA_IRQHandler+0x6ac>)
 8007eee:	4293      	cmp	r3, r2
 8007ef0:	d027      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	4a79      	ldr	r2, [pc, #484]	@ (80080dc <HAL_DMA_IRQHandler+0x6b0>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d022      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	4a77      	ldr	r2, [pc, #476]	@ (80080e0 <HAL_DMA_IRQHandler+0x6b4>)
 8007f02:	4293      	cmp	r3, r2
 8007f04:	d01d      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a76      	ldr	r2, [pc, #472]	@ (80080e4 <HAL_DMA_IRQHandler+0x6b8>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d018      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a74      	ldr	r2, [pc, #464]	@ (80080e8 <HAL_DMA_IRQHandler+0x6bc>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d013      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a73      	ldr	r2, [pc, #460]	@ (80080ec <HAL_DMA_IRQHandler+0x6c0>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d00e      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	4a71      	ldr	r2, [pc, #452]	@ (80080f0 <HAL_DMA_IRQHandler+0x6c4>)
 8007f2a:	4293      	cmp	r3, r2
 8007f2c:	d009      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	4a70      	ldr	r2, [pc, #448]	@ (80080f4 <HAL_DMA_IRQHandler+0x6c8>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d004      	beq.n	8007f42 <HAL_DMA_IRQHandler+0x516>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	4a6e      	ldr	r2, [pc, #440]	@ (80080f8 <HAL_DMA_IRQHandler+0x6cc>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d10a      	bne.n	8007f58 <HAL_DMA_IRQHandler+0x52c>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f003 0308 	and.w	r3, r3, #8
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	bf14      	ite	ne
 8007f50:	2301      	movne	r3, #1
 8007f52:	2300      	moveq	r3, #0
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	e009      	b.n	8007f6c <HAL_DMA_IRQHandler+0x540>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f003 0304 	and.w	r3, r3, #4
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	bf14      	ite	ne
 8007f66:	2301      	movne	r3, #1
 8007f68:	2300      	moveq	r3, #0
 8007f6a:	b2db      	uxtb	r3, r3
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d03e      	beq.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007f74:	f003 031f 	and.w	r3, r3, #31
 8007f78:	2210      	movs	r2, #16
 8007f7a:	409a      	lsls	r2, r3
 8007f7c:	6a3b      	ldr	r3, [r7, #32]
 8007f7e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d018      	beq.n	8007fc0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d108      	bne.n	8007fae <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d024      	beq.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	4798      	blx	r3
 8007fac:	e01f      	b.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d01b      	beq.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	4798      	blx	r3
 8007fbe:	e016      	b.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d107      	bne.n	8007fde <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	681a      	ldr	r2, [r3, #0]
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	f022 0208 	bic.w	r2, r2, #8
 8007fdc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d003      	beq.n	8007fee <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007fea:	6878      	ldr	r0, [r7, #4]
 8007fec:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007ff2:	f003 031f 	and.w	r3, r3, #31
 8007ff6:	2220      	movs	r2, #32
 8007ff8:	409a      	lsls	r2, r3
 8007ffa:	69bb      	ldr	r3, [r7, #24]
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	f000 8110 	beq.w	8008224 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a2c      	ldr	r2, [pc, #176]	@ (80080bc <HAL_DMA_IRQHandler+0x690>)
 800800a:	4293      	cmp	r3, r2
 800800c:	d04a      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	4a2b      	ldr	r2, [pc, #172]	@ (80080c0 <HAL_DMA_IRQHandler+0x694>)
 8008014:	4293      	cmp	r3, r2
 8008016:	d045      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	4a29      	ldr	r2, [pc, #164]	@ (80080c4 <HAL_DMA_IRQHandler+0x698>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d040      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	4a28      	ldr	r2, [pc, #160]	@ (80080c8 <HAL_DMA_IRQHandler+0x69c>)
 8008028:	4293      	cmp	r3, r2
 800802a:	d03b      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	4a26      	ldr	r2, [pc, #152]	@ (80080cc <HAL_DMA_IRQHandler+0x6a0>)
 8008032:	4293      	cmp	r3, r2
 8008034:	d036      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	4a25      	ldr	r2, [pc, #148]	@ (80080d0 <HAL_DMA_IRQHandler+0x6a4>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d031      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	4a23      	ldr	r2, [pc, #140]	@ (80080d4 <HAL_DMA_IRQHandler+0x6a8>)
 8008046:	4293      	cmp	r3, r2
 8008048:	d02c      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a22      	ldr	r2, [pc, #136]	@ (80080d8 <HAL_DMA_IRQHandler+0x6ac>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d027      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a20      	ldr	r2, [pc, #128]	@ (80080dc <HAL_DMA_IRQHandler+0x6b0>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d022      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a1f      	ldr	r2, [pc, #124]	@ (80080e0 <HAL_DMA_IRQHandler+0x6b4>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d01d      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a1d      	ldr	r2, [pc, #116]	@ (80080e4 <HAL_DMA_IRQHandler+0x6b8>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d018      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a1c      	ldr	r2, [pc, #112]	@ (80080e8 <HAL_DMA_IRQHandler+0x6bc>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d013      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a1a      	ldr	r2, [pc, #104]	@ (80080ec <HAL_DMA_IRQHandler+0x6c0>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d00e      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a19      	ldr	r2, [pc, #100]	@ (80080f0 <HAL_DMA_IRQHandler+0x6c4>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d009      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a17      	ldr	r2, [pc, #92]	@ (80080f4 <HAL_DMA_IRQHandler+0x6c8>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d004      	beq.n	80080a4 <HAL_DMA_IRQHandler+0x678>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a16      	ldr	r2, [pc, #88]	@ (80080f8 <HAL_DMA_IRQHandler+0x6cc>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d12b      	bne.n	80080fc <HAL_DMA_IRQHandler+0x6d0>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f003 0310 	and.w	r3, r3, #16
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	bf14      	ite	ne
 80080b2:	2301      	movne	r3, #1
 80080b4:	2300      	moveq	r3, #0
 80080b6:	b2db      	uxtb	r3, r3
 80080b8:	e02a      	b.n	8008110 <HAL_DMA_IRQHandler+0x6e4>
 80080ba:	bf00      	nop
 80080bc:	40020010 	.word	0x40020010
 80080c0:	40020028 	.word	0x40020028
 80080c4:	40020040 	.word	0x40020040
 80080c8:	40020058 	.word	0x40020058
 80080cc:	40020070 	.word	0x40020070
 80080d0:	40020088 	.word	0x40020088
 80080d4:	400200a0 	.word	0x400200a0
 80080d8:	400200b8 	.word	0x400200b8
 80080dc:	40020410 	.word	0x40020410
 80080e0:	40020428 	.word	0x40020428
 80080e4:	40020440 	.word	0x40020440
 80080e8:	40020458 	.word	0x40020458
 80080ec:	40020470 	.word	0x40020470
 80080f0:	40020488 	.word	0x40020488
 80080f4:	400204a0 	.word	0x400204a0
 80080f8:	400204b8 	.word	0x400204b8
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f003 0302 	and.w	r3, r3, #2
 8008106:	2b00      	cmp	r3, #0
 8008108:	bf14      	ite	ne
 800810a:	2301      	movne	r3, #1
 800810c:	2300      	moveq	r3, #0
 800810e:	b2db      	uxtb	r3, r3
 8008110:	2b00      	cmp	r3, #0
 8008112:	f000 8087 	beq.w	8008224 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800811a:	f003 031f 	and.w	r3, r3, #31
 800811e:	2220      	movs	r2, #32
 8008120:	409a      	lsls	r2, r3
 8008122:	6a3b      	ldr	r3, [r7, #32]
 8008124:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800812c:	b2db      	uxtb	r3, r3
 800812e:	2b04      	cmp	r3, #4
 8008130:	d139      	bne.n	80081a6 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	681a      	ldr	r2, [r3, #0]
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f022 0216 	bic.w	r2, r2, #22
 8008140:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	695a      	ldr	r2, [r3, #20]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008150:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008156:	2b00      	cmp	r3, #0
 8008158:	d103      	bne.n	8008162 <HAL_DMA_IRQHandler+0x736>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800815e:	2b00      	cmp	r3, #0
 8008160:	d007      	beq.n	8008172 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	681a      	ldr	r2, [r3, #0]
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f022 0208 	bic.w	r2, r2, #8
 8008170:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008176:	f003 031f 	and.w	r3, r3, #31
 800817a:	223f      	movs	r2, #63	@ 0x3f
 800817c:	409a      	lsls	r2, r3
 800817e:	6a3b      	ldr	r3, [r7, #32]
 8008180:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	2201      	movs	r2, #1
 8008186:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2200      	movs	r2, #0
 800818e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008196:	2b00      	cmp	r3, #0
 8008198:	f000 834a 	beq.w	8008830 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081a0:	6878      	ldr	r0, [r7, #4]
 80081a2:	4798      	blx	r3
          }
          return;
 80081a4:	e344      	b.n	8008830 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	681b      	ldr	r3, [r3, #0]
 80081ac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d018      	beq.n	80081e6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d108      	bne.n	80081d4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d02c      	beq.n	8008224 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	4798      	blx	r3
 80081d2:	e027      	b.n	8008224 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d023      	beq.n	8008224 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	4798      	blx	r3
 80081e4:	e01e      	b.n	8008224 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d10f      	bne.n	8008214 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	681a      	ldr	r2, [r3, #0]
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f022 0210 	bic.w	r2, r2, #16
 8008202:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008218:	2b00      	cmp	r3, #0
 800821a:	d003      	beq.n	8008224 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008228:	2b00      	cmp	r3, #0
 800822a:	f000 8306 	beq.w	800883a <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008232:	f003 0301 	and.w	r3, r3, #1
 8008236:	2b00      	cmp	r3, #0
 8008238:	f000 8088 	beq.w	800834c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2204      	movs	r2, #4
 8008240:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a7a      	ldr	r2, [pc, #488]	@ (8008434 <HAL_DMA_IRQHandler+0xa08>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d04a      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a79      	ldr	r2, [pc, #484]	@ (8008438 <HAL_DMA_IRQHandler+0xa0c>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d045      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	4a77      	ldr	r2, [pc, #476]	@ (800843c <HAL_DMA_IRQHandler+0xa10>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d040      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	4a76      	ldr	r2, [pc, #472]	@ (8008440 <HAL_DMA_IRQHandler+0xa14>)
 8008268:	4293      	cmp	r3, r2
 800826a:	d03b      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a74      	ldr	r2, [pc, #464]	@ (8008444 <HAL_DMA_IRQHandler+0xa18>)
 8008272:	4293      	cmp	r3, r2
 8008274:	d036      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a73      	ldr	r2, [pc, #460]	@ (8008448 <HAL_DMA_IRQHandler+0xa1c>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d031      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	4a71      	ldr	r2, [pc, #452]	@ (800844c <HAL_DMA_IRQHandler+0xa20>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d02c      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	4a70      	ldr	r2, [pc, #448]	@ (8008450 <HAL_DMA_IRQHandler+0xa24>)
 8008290:	4293      	cmp	r3, r2
 8008292:	d027      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a6e      	ldr	r2, [pc, #440]	@ (8008454 <HAL_DMA_IRQHandler+0xa28>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d022      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4a6d      	ldr	r2, [pc, #436]	@ (8008458 <HAL_DMA_IRQHandler+0xa2c>)
 80082a4:	4293      	cmp	r3, r2
 80082a6:	d01d      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	4a6b      	ldr	r2, [pc, #428]	@ (800845c <HAL_DMA_IRQHandler+0xa30>)
 80082ae:	4293      	cmp	r3, r2
 80082b0:	d018      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a6a      	ldr	r2, [pc, #424]	@ (8008460 <HAL_DMA_IRQHandler+0xa34>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d013      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a68      	ldr	r2, [pc, #416]	@ (8008464 <HAL_DMA_IRQHandler+0xa38>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d00e      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a67      	ldr	r2, [pc, #412]	@ (8008468 <HAL_DMA_IRQHandler+0xa3c>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d009      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a65      	ldr	r2, [pc, #404]	@ (800846c <HAL_DMA_IRQHandler+0xa40>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d004      	beq.n	80082e4 <HAL_DMA_IRQHandler+0x8b8>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a64      	ldr	r2, [pc, #400]	@ (8008470 <HAL_DMA_IRQHandler+0xa44>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d108      	bne.n	80082f6 <HAL_DMA_IRQHandler+0x8ca>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	681a      	ldr	r2, [r3, #0]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f022 0201 	bic.w	r2, r2, #1
 80082f2:	601a      	str	r2, [r3, #0]
 80082f4:	e007      	b.n	8008306 <HAL_DMA_IRQHandler+0x8da>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	681a      	ldr	r2, [r3, #0]
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f022 0201 	bic.w	r2, r2, #1
 8008304:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8008306:	68fb      	ldr	r3, [r7, #12]
 8008308:	3301      	adds	r3, #1
 800830a:	60fb      	str	r3, [r7, #12]
 800830c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800830e:	429a      	cmp	r2, r3
 8008310:	d307      	bcc.n	8008322 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	2b00      	cmp	r3, #0
 800831e:	d1f2      	bne.n	8008306 <HAL_DMA_IRQHandler+0x8da>
 8008320:	e000      	b.n	8008324 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8008322:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	f003 0301 	and.w	r3, r3, #1
 800832e:	2b00      	cmp	r3, #0
 8008330:	d004      	beq.n	800833c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2203      	movs	r2, #3
 8008336:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 800833a:	e003      	b.n	8008344 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	2201      	movs	r2, #1
 8008340:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	2200      	movs	r2, #0
 8008348:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008350:	2b00      	cmp	r3, #0
 8008352:	f000 8272 	beq.w	800883a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	4798      	blx	r3
 800835e:	e26c      	b.n	800883a <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4a43      	ldr	r2, [pc, #268]	@ (8008474 <HAL_DMA_IRQHandler+0xa48>)
 8008366:	4293      	cmp	r3, r2
 8008368:	d022      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4a42      	ldr	r2, [pc, #264]	@ (8008478 <HAL_DMA_IRQHandler+0xa4c>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d01d      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a40      	ldr	r2, [pc, #256]	@ (800847c <HAL_DMA_IRQHandler+0xa50>)
 800837a:	4293      	cmp	r3, r2
 800837c:	d018      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4a3f      	ldr	r2, [pc, #252]	@ (8008480 <HAL_DMA_IRQHandler+0xa54>)
 8008384:	4293      	cmp	r3, r2
 8008386:	d013      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	4a3d      	ldr	r2, [pc, #244]	@ (8008484 <HAL_DMA_IRQHandler+0xa58>)
 800838e:	4293      	cmp	r3, r2
 8008390:	d00e      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	4a3c      	ldr	r2, [pc, #240]	@ (8008488 <HAL_DMA_IRQHandler+0xa5c>)
 8008398:	4293      	cmp	r3, r2
 800839a:	d009      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a3a      	ldr	r2, [pc, #232]	@ (800848c <HAL_DMA_IRQHandler+0xa60>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d004      	beq.n	80083b0 <HAL_DMA_IRQHandler+0x984>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	4a39      	ldr	r2, [pc, #228]	@ (8008490 <HAL_DMA_IRQHandler+0xa64>)
 80083ac:	4293      	cmp	r3, r2
 80083ae:	d101      	bne.n	80083b4 <HAL_DMA_IRQHandler+0x988>
 80083b0:	2301      	movs	r3, #1
 80083b2:	e000      	b.n	80083b6 <HAL_DMA_IRQHandler+0x98a>
 80083b4:	2300      	movs	r3, #0
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	f000 823f 	beq.w	800883a <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083c8:	f003 031f 	and.w	r3, r3, #31
 80083cc:	2204      	movs	r2, #4
 80083ce:	409a      	lsls	r2, r3
 80083d0:	697b      	ldr	r3, [r7, #20]
 80083d2:	4013      	ands	r3, r2
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f000 80cd 	beq.w	8008574 <HAL_DMA_IRQHandler+0xb48>
 80083da:	693b      	ldr	r3, [r7, #16]
 80083dc:	f003 0304 	and.w	r3, r3, #4
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	f000 80c7 	beq.w	8008574 <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80083ea:	f003 031f 	and.w	r3, r3, #31
 80083ee:	2204      	movs	r2, #4
 80083f0:	409a      	lsls	r2, r3
 80083f2:	69fb      	ldr	r3, [r7, #28]
 80083f4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80083f6:	693b      	ldr	r3, [r7, #16]
 80083f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d049      	beq.n	8008494 <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8008400:	693b      	ldr	r3, [r7, #16]
 8008402:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008406:	2b00      	cmp	r3, #0
 8008408:	d109      	bne.n	800841e <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800840e:	2b00      	cmp	r3, #0
 8008410:	f000 8210 	beq.w	8008834 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008418:	6878      	ldr	r0, [r7, #4]
 800841a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800841c:	e20a      	b.n	8008834 <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008422:	2b00      	cmp	r3, #0
 8008424:	f000 8206 	beq.w	8008834 <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800842c:	6878      	ldr	r0, [r7, #4]
 800842e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008430:	e200      	b.n	8008834 <HAL_DMA_IRQHandler+0xe08>
 8008432:	bf00      	nop
 8008434:	40020010 	.word	0x40020010
 8008438:	40020028 	.word	0x40020028
 800843c:	40020040 	.word	0x40020040
 8008440:	40020058 	.word	0x40020058
 8008444:	40020070 	.word	0x40020070
 8008448:	40020088 	.word	0x40020088
 800844c:	400200a0 	.word	0x400200a0
 8008450:	400200b8 	.word	0x400200b8
 8008454:	40020410 	.word	0x40020410
 8008458:	40020428 	.word	0x40020428
 800845c:	40020440 	.word	0x40020440
 8008460:	40020458 	.word	0x40020458
 8008464:	40020470 	.word	0x40020470
 8008468:	40020488 	.word	0x40020488
 800846c:	400204a0 	.word	0x400204a0
 8008470:	400204b8 	.word	0x400204b8
 8008474:	58025408 	.word	0x58025408
 8008478:	5802541c 	.word	0x5802541c
 800847c:	58025430 	.word	0x58025430
 8008480:	58025444 	.word	0x58025444
 8008484:	58025458 	.word	0x58025458
 8008488:	5802546c 	.word	0x5802546c
 800848c:	58025480 	.word	0x58025480
 8008490:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8008494:	693b      	ldr	r3, [r7, #16]
 8008496:	f003 0320 	and.w	r3, r3, #32
 800849a:	2b00      	cmp	r3, #0
 800849c:	d160      	bne.n	8008560 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	4a7f      	ldr	r2, [pc, #508]	@ (80086a0 <HAL_DMA_IRQHandler+0xc74>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d04a      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4a7d      	ldr	r2, [pc, #500]	@ (80086a4 <HAL_DMA_IRQHandler+0xc78>)
 80084ae:	4293      	cmp	r3, r2
 80084b0:	d045      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a7c      	ldr	r2, [pc, #496]	@ (80086a8 <HAL_DMA_IRQHandler+0xc7c>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d040      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a7a      	ldr	r2, [pc, #488]	@ (80086ac <HAL_DMA_IRQHandler+0xc80>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d03b      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4a79      	ldr	r2, [pc, #484]	@ (80086b0 <HAL_DMA_IRQHandler+0xc84>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d036      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a77      	ldr	r2, [pc, #476]	@ (80086b4 <HAL_DMA_IRQHandler+0xc88>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d031      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	4a76      	ldr	r2, [pc, #472]	@ (80086b8 <HAL_DMA_IRQHandler+0xc8c>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d02c      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	4a74      	ldr	r2, [pc, #464]	@ (80086bc <HAL_DMA_IRQHandler+0xc90>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d027      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a73      	ldr	r2, [pc, #460]	@ (80086c0 <HAL_DMA_IRQHandler+0xc94>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d022      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	4a71      	ldr	r2, [pc, #452]	@ (80086c4 <HAL_DMA_IRQHandler+0xc98>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d01d      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	4a70      	ldr	r2, [pc, #448]	@ (80086c8 <HAL_DMA_IRQHandler+0xc9c>)
 8008508:	4293      	cmp	r3, r2
 800850a:	d018      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a6e      	ldr	r2, [pc, #440]	@ (80086cc <HAL_DMA_IRQHandler+0xca0>)
 8008512:	4293      	cmp	r3, r2
 8008514:	d013      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	4a6d      	ldr	r2, [pc, #436]	@ (80086d0 <HAL_DMA_IRQHandler+0xca4>)
 800851c:	4293      	cmp	r3, r2
 800851e:	d00e      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a6b      	ldr	r2, [pc, #428]	@ (80086d4 <HAL_DMA_IRQHandler+0xca8>)
 8008526:	4293      	cmp	r3, r2
 8008528:	d009      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	4a6a      	ldr	r2, [pc, #424]	@ (80086d8 <HAL_DMA_IRQHandler+0xcac>)
 8008530:	4293      	cmp	r3, r2
 8008532:	d004      	beq.n	800853e <HAL_DMA_IRQHandler+0xb12>
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	4a68      	ldr	r2, [pc, #416]	@ (80086dc <HAL_DMA_IRQHandler+0xcb0>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d108      	bne.n	8008550 <HAL_DMA_IRQHandler+0xb24>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	f022 0208 	bic.w	r2, r2, #8
 800854c:	601a      	str	r2, [r3, #0]
 800854e:	e007      	b.n	8008560 <HAL_DMA_IRQHandler+0xb34>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f022 0204 	bic.w	r2, r2, #4
 800855e:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008564:	2b00      	cmp	r3, #0
 8008566:	f000 8165 	beq.w	8008834 <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008572:	e15f      	b.n	8008834 <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008578:	f003 031f 	and.w	r3, r3, #31
 800857c:	2202      	movs	r2, #2
 800857e:	409a      	lsls	r2, r3
 8008580:	697b      	ldr	r3, [r7, #20]
 8008582:	4013      	ands	r3, r2
 8008584:	2b00      	cmp	r3, #0
 8008586:	f000 80c5 	beq.w	8008714 <HAL_DMA_IRQHandler+0xce8>
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	f003 0302 	and.w	r3, r3, #2
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 80bf 	beq.w	8008714 <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800859a:	f003 031f 	and.w	r3, r3, #31
 800859e:	2202      	movs	r2, #2
 80085a0:	409a      	lsls	r2, r3
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80085a6:	693b      	ldr	r3, [r7, #16]
 80085a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d018      	beq.n	80085e2 <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d109      	bne.n	80085ce <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 813a 	beq.w	8008838 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80085cc:	e134      	b.n	8008838 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	f000 8130 	beq.w	8008838 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80085e0:	e12a      	b.n	8008838 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80085e2:	693b      	ldr	r3, [r7, #16]
 80085e4:	f003 0320 	and.w	r3, r3, #32
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	f040 8089 	bne.w	8008700 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a2b      	ldr	r2, [pc, #172]	@ (80086a0 <HAL_DMA_IRQHandler+0xc74>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d04a      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a29      	ldr	r2, [pc, #164]	@ (80086a4 <HAL_DMA_IRQHandler+0xc78>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d045      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a28      	ldr	r2, [pc, #160]	@ (80086a8 <HAL_DMA_IRQHandler+0xc7c>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d040      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a26      	ldr	r2, [pc, #152]	@ (80086ac <HAL_DMA_IRQHandler+0xc80>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d03b      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a25      	ldr	r2, [pc, #148]	@ (80086b0 <HAL_DMA_IRQHandler+0xc84>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d036      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a23      	ldr	r2, [pc, #140]	@ (80086b4 <HAL_DMA_IRQHandler+0xc88>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d031      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a22      	ldr	r2, [pc, #136]	@ (80086b8 <HAL_DMA_IRQHandler+0xc8c>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d02c      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a20      	ldr	r2, [pc, #128]	@ (80086bc <HAL_DMA_IRQHandler+0xc90>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d027      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a1f      	ldr	r2, [pc, #124]	@ (80086c0 <HAL_DMA_IRQHandler+0xc94>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d022      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a1d      	ldr	r2, [pc, #116]	@ (80086c4 <HAL_DMA_IRQHandler+0xc98>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d01d      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a1c      	ldr	r2, [pc, #112]	@ (80086c8 <HAL_DMA_IRQHandler+0xc9c>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d018      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a1a      	ldr	r2, [pc, #104]	@ (80086cc <HAL_DMA_IRQHandler+0xca0>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d013      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a19      	ldr	r2, [pc, #100]	@ (80086d0 <HAL_DMA_IRQHandler+0xca4>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d00e      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a17      	ldr	r2, [pc, #92]	@ (80086d4 <HAL_DMA_IRQHandler+0xca8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d009      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a16      	ldr	r2, [pc, #88]	@ (80086d8 <HAL_DMA_IRQHandler+0xcac>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d004      	beq.n	800868e <HAL_DMA_IRQHandler+0xc62>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a14      	ldr	r2, [pc, #80]	@ (80086dc <HAL_DMA_IRQHandler+0xcb0>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d128      	bne.n	80086e0 <HAL_DMA_IRQHandler+0xcb4>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 0214 	bic.w	r2, r2, #20
 800869c:	601a      	str	r2, [r3, #0]
 800869e:	e027      	b.n	80086f0 <HAL_DMA_IRQHandler+0xcc4>
 80086a0:	40020010 	.word	0x40020010
 80086a4:	40020028 	.word	0x40020028
 80086a8:	40020040 	.word	0x40020040
 80086ac:	40020058 	.word	0x40020058
 80086b0:	40020070 	.word	0x40020070
 80086b4:	40020088 	.word	0x40020088
 80086b8:	400200a0 	.word	0x400200a0
 80086bc:	400200b8 	.word	0x400200b8
 80086c0:	40020410 	.word	0x40020410
 80086c4:	40020428 	.word	0x40020428
 80086c8:	40020440 	.word	0x40020440
 80086cc:	40020458 	.word	0x40020458
 80086d0:	40020470 	.word	0x40020470
 80086d4:	40020488 	.word	0x40020488
 80086d8:	400204a0 	.word	0x400204a0
 80086dc:	400204b8 	.word	0x400204b8
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f022 020a 	bic.w	r2, r2, #10
 80086ee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2201      	movs	r2, #1
 80086f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 8097 	beq.w	8008838 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008712:	e091      	b.n	8008838 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008718:	f003 031f 	and.w	r3, r3, #31
 800871c:	2208      	movs	r2, #8
 800871e:	409a      	lsls	r2, r3
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	4013      	ands	r3, r2
 8008724:	2b00      	cmp	r3, #0
 8008726:	f000 8088 	beq.w	800883a <HAL_DMA_IRQHandler+0xe0e>
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	f003 0308 	and.w	r3, r3, #8
 8008730:	2b00      	cmp	r3, #0
 8008732:	f000 8082 	beq.w	800883a <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a41      	ldr	r2, [pc, #260]	@ (8008840 <HAL_DMA_IRQHandler+0xe14>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d04a      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a3f      	ldr	r2, [pc, #252]	@ (8008844 <HAL_DMA_IRQHandler+0xe18>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d045      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a3e      	ldr	r2, [pc, #248]	@ (8008848 <HAL_DMA_IRQHandler+0xe1c>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d040      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a3c      	ldr	r2, [pc, #240]	@ (800884c <HAL_DMA_IRQHandler+0xe20>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d03b      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a3b      	ldr	r2, [pc, #236]	@ (8008850 <HAL_DMA_IRQHandler+0xe24>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d036      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a39      	ldr	r2, [pc, #228]	@ (8008854 <HAL_DMA_IRQHandler+0xe28>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d031      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	4a38      	ldr	r2, [pc, #224]	@ (8008858 <HAL_DMA_IRQHandler+0xe2c>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d02c      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	4a36      	ldr	r2, [pc, #216]	@ (800885c <HAL_DMA_IRQHandler+0xe30>)
 8008782:	4293      	cmp	r3, r2
 8008784:	d027      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	4a35      	ldr	r2, [pc, #212]	@ (8008860 <HAL_DMA_IRQHandler+0xe34>)
 800878c:	4293      	cmp	r3, r2
 800878e:	d022      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	4a33      	ldr	r2, [pc, #204]	@ (8008864 <HAL_DMA_IRQHandler+0xe38>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d01d      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	4a32      	ldr	r2, [pc, #200]	@ (8008868 <HAL_DMA_IRQHandler+0xe3c>)
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d018      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	4a30      	ldr	r2, [pc, #192]	@ (800886c <HAL_DMA_IRQHandler+0xe40>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d013      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	4a2f      	ldr	r2, [pc, #188]	@ (8008870 <HAL_DMA_IRQHandler+0xe44>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d00e      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	4a2d      	ldr	r2, [pc, #180]	@ (8008874 <HAL_DMA_IRQHandler+0xe48>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d009      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4a2c      	ldr	r2, [pc, #176]	@ (8008878 <HAL_DMA_IRQHandler+0xe4c>)
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d004      	beq.n	80087d6 <HAL_DMA_IRQHandler+0xdaa>
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a2a      	ldr	r2, [pc, #168]	@ (800887c <HAL_DMA_IRQHandler+0xe50>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d108      	bne.n	80087e8 <HAL_DMA_IRQHandler+0xdbc>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f022 021c 	bic.w	r2, r2, #28
 80087e4:	601a      	str	r2, [r3, #0]
 80087e6:	e007      	b.n	80087f8 <HAL_DMA_IRQHandler+0xdcc>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681a      	ldr	r2, [r3, #0]
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f022 020e 	bic.w	r2, r2, #14
 80087f6:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80087fc:	f003 031f 	and.w	r3, r3, #31
 8008800:	2201      	movs	r2, #1
 8008802:	409a      	lsls	r2, r3
 8008804:	69fb      	ldr	r3, [r7, #28]
 8008806:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	2201      	movs	r2, #1
 800880c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	2200      	movs	r2, #0
 800881a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008822:	2b00      	cmp	r3, #0
 8008824:	d009      	beq.n	800883a <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	4798      	blx	r3
 800882e:	e004      	b.n	800883a <HAL_DMA_IRQHandler+0xe0e>
          return;
 8008830:	bf00      	nop
 8008832:	e002      	b.n	800883a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008834:	bf00      	nop
 8008836:	e000      	b.n	800883a <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8008838:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800883a:	3728      	adds	r7, #40	@ 0x28
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}
 8008840:	40020010 	.word	0x40020010
 8008844:	40020028 	.word	0x40020028
 8008848:	40020040 	.word	0x40020040
 800884c:	40020058 	.word	0x40020058
 8008850:	40020070 	.word	0x40020070
 8008854:	40020088 	.word	0x40020088
 8008858:	400200a0 	.word	0x400200a0
 800885c:	400200b8 	.word	0x400200b8
 8008860:	40020410 	.word	0x40020410
 8008864:	40020428 	.word	0x40020428
 8008868:	40020440 	.word	0x40020440
 800886c:	40020458 	.word	0x40020458
 8008870:	40020470 	.word	0x40020470
 8008874:	40020488 	.word	0x40020488
 8008878:	400204a0 	.word	0x400204a0
 800887c:	400204b8 	.word	0x400204b8

08008880 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(const DMA_HandleTypeDef *hdma)
{
 8008880:	b480      	push	{r7}
 8008882:	b083      	sub	sp, #12
 8008884:	af00      	add	r7, sp, #0
 8008886:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800888e:	b2db      	uxtb	r3, r3
}
 8008890:	4618      	mov	r0, r3
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889a:	4770      	bx	lr

0800889c <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b087      	sub	sp, #28
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	60f8      	str	r0, [r7, #12]
 80088bc:	60b9      	str	r1, [r7, #8]
 80088be:	607a      	str	r2, [r7, #4]
 80088c0:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088c6:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80088cc:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a7f      	ldr	r2, [pc, #508]	@ (8008ad0 <DMA_SetConfig+0x21c>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d072      	beq.n	80089be <DMA_SetConfig+0x10a>
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a7d      	ldr	r2, [pc, #500]	@ (8008ad4 <DMA_SetConfig+0x220>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d06d      	beq.n	80089be <DMA_SetConfig+0x10a>
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a7c      	ldr	r2, [pc, #496]	@ (8008ad8 <DMA_SetConfig+0x224>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d068      	beq.n	80089be <DMA_SetConfig+0x10a>
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a7a      	ldr	r2, [pc, #488]	@ (8008adc <DMA_SetConfig+0x228>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d063      	beq.n	80089be <DMA_SetConfig+0x10a>
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a79      	ldr	r2, [pc, #484]	@ (8008ae0 <DMA_SetConfig+0x22c>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d05e      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a77      	ldr	r2, [pc, #476]	@ (8008ae4 <DMA_SetConfig+0x230>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d059      	beq.n	80089be <DMA_SetConfig+0x10a>
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a76      	ldr	r2, [pc, #472]	@ (8008ae8 <DMA_SetConfig+0x234>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d054      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a74      	ldr	r2, [pc, #464]	@ (8008aec <DMA_SetConfig+0x238>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d04f      	beq.n	80089be <DMA_SetConfig+0x10a>
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a73      	ldr	r2, [pc, #460]	@ (8008af0 <DMA_SetConfig+0x23c>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d04a      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a71      	ldr	r2, [pc, #452]	@ (8008af4 <DMA_SetConfig+0x240>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d045      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a70      	ldr	r2, [pc, #448]	@ (8008af8 <DMA_SetConfig+0x244>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d040      	beq.n	80089be <DMA_SetConfig+0x10a>
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a6e      	ldr	r2, [pc, #440]	@ (8008afc <DMA_SetConfig+0x248>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d03b      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	4a6d      	ldr	r2, [pc, #436]	@ (8008b00 <DMA_SetConfig+0x24c>)
 800894c:	4293      	cmp	r3, r2
 800894e:	d036      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	4a6b      	ldr	r2, [pc, #428]	@ (8008b04 <DMA_SetConfig+0x250>)
 8008956:	4293      	cmp	r3, r2
 8008958:	d031      	beq.n	80089be <DMA_SetConfig+0x10a>
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	4a6a      	ldr	r2, [pc, #424]	@ (8008b08 <DMA_SetConfig+0x254>)
 8008960:	4293      	cmp	r3, r2
 8008962:	d02c      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a68      	ldr	r2, [pc, #416]	@ (8008b0c <DMA_SetConfig+0x258>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d027      	beq.n	80089be <DMA_SetConfig+0x10a>
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	4a67      	ldr	r2, [pc, #412]	@ (8008b10 <DMA_SetConfig+0x25c>)
 8008974:	4293      	cmp	r3, r2
 8008976:	d022      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	4a65      	ldr	r2, [pc, #404]	@ (8008b14 <DMA_SetConfig+0x260>)
 800897e:	4293      	cmp	r3, r2
 8008980:	d01d      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	4a64      	ldr	r2, [pc, #400]	@ (8008b18 <DMA_SetConfig+0x264>)
 8008988:	4293      	cmp	r3, r2
 800898a:	d018      	beq.n	80089be <DMA_SetConfig+0x10a>
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	4a62      	ldr	r2, [pc, #392]	@ (8008b1c <DMA_SetConfig+0x268>)
 8008992:	4293      	cmp	r3, r2
 8008994:	d013      	beq.n	80089be <DMA_SetConfig+0x10a>
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	4a61      	ldr	r2, [pc, #388]	@ (8008b20 <DMA_SetConfig+0x26c>)
 800899c:	4293      	cmp	r3, r2
 800899e:	d00e      	beq.n	80089be <DMA_SetConfig+0x10a>
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	4a5f      	ldr	r2, [pc, #380]	@ (8008b24 <DMA_SetConfig+0x270>)
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d009      	beq.n	80089be <DMA_SetConfig+0x10a>
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4a5e      	ldr	r2, [pc, #376]	@ (8008b28 <DMA_SetConfig+0x274>)
 80089b0:	4293      	cmp	r3, r2
 80089b2:	d004      	beq.n	80089be <DMA_SetConfig+0x10a>
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a5c      	ldr	r2, [pc, #368]	@ (8008b2c <DMA_SetConfig+0x278>)
 80089ba:	4293      	cmp	r3, r2
 80089bc:	d101      	bne.n	80089c2 <DMA_SetConfig+0x10e>
 80089be:	2301      	movs	r3, #1
 80089c0:	e000      	b.n	80089c4 <DMA_SetConfig+0x110>
 80089c2:	2300      	movs	r3, #0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d00d      	beq.n	80089e4 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80089cc:	68fa      	ldr	r2, [r7, #12]
 80089ce:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80089d0:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d004      	beq.n	80089e4 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80089de:	68fa      	ldr	r2, [r7, #12]
 80089e0:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80089e2:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	4a39      	ldr	r2, [pc, #228]	@ (8008ad0 <DMA_SetConfig+0x21c>)
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d04a      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4a38      	ldr	r2, [pc, #224]	@ (8008ad4 <DMA_SetConfig+0x220>)
 80089f4:	4293      	cmp	r3, r2
 80089f6:	d045      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4a36      	ldr	r2, [pc, #216]	@ (8008ad8 <DMA_SetConfig+0x224>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d040      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	681b      	ldr	r3, [r3, #0]
 8008a06:	4a35      	ldr	r2, [pc, #212]	@ (8008adc <DMA_SetConfig+0x228>)
 8008a08:	4293      	cmp	r3, r2
 8008a0a:	d03b      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	4a33      	ldr	r2, [pc, #204]	@ (8008ae0 <DMA_SetConfig+0x22c>)
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d036      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a16:	68fb      	ldr	r3, [r7, #12]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	4a32      	ldr	r2, [pc, #200]	@ (8008ae4 <DMA_SetConfig+0x230>)
 8008a1c:	4293      	cmp	r3, r2
 8008a1e:	d031      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	4a30      	ldr	r2, [pc, #192]	@ (8008ae8 <DMA_SetConfig+0x234>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d02c      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	681b      	ldr	r3, [r3, #0]
 8008a2e:	4a2f      	ldr	r2, [pc, #188]	@ (8008aec <DMA_SetConfig+0x238>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d027      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	4a2d      	ldr	r2, [pc, #180]	@ (8008af0 <DMA_SetConfig+0x23c>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d022      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a2c      	ldr	r2, [pc, #176]	@ (8008af4 <DMA_SetConfig+0x240>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d01d      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8008af8 <DMA_SetConfig+0x244>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d018      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a52:	68fb      	ldr	r3, [r7, #12]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a29      	ldr	r2, [pc, #164]	@ (8008afc <DMA_SetConfig+0x248>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d013      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a27      	ldr	r2, [pc, #156]	@ (8008b00 <DMA_SetConfig+0x24c>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d00e      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a26      	ldr	r2, [pc, #152]	@ (8008b04 <DMA_SetConfig+0x250>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d009      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a24      	ldr	r2, [pc, #144]	@ (8008b08 <DMA_SetConfig+0x254>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d004      	beq.n	8008a84 <DMA_SetConfig+0x1d0>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a23      	ldr	r2, [pc, #140]	@ (8008b0c <DMA_SetConfig+0x258>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d101      	bne.n	8008a88 <DMA_SetConfig+0x1d4>
 8008a84:	2301      	movs	r3, #1
 8008a86:	e000      	b.n	8008a8a <DMA_SetConfig+0x1d6>
 8008a88:	2300      	movs	r3, #0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d059      	beq.n	8008b42 <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008a92:	f003 031f 	and.w	r3, r3, #31
 8008a96:	223f      	movs	r2, #63	@ 0x3f
 8008a98:	409a      	lsls	r2, r3
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	681a      	ldr	r2, [r3, #0]
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008aac:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	683a      	ldr	r2, [r7, #0]
 8008ab4:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	2b40      	cmp	r3, #64	@ 0x40
 8008abc:	d138      	bne.n	8008b30 <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	687a      	ldr	r2, [r7, #4]
 8008ac4:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	68ba      	ldr	r2, [r7, #8]
 8008acc:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8008ace:	e086      	b.n	8008bde <DMA_SetConfig+0x32a>
 8008ad0:	40020010 	.word	0x40020010
 8008ad4:	40020028 	.word	0x40020028
 8008ad8:	40020040 	.word	0x40020040
 8008adc:	40020058 	.word	0x40020058
 8008ae0:	40020070 	.word	0x40020070
 8008ae4:	40020088 	.word	0x40020088
 8008ae8:	400200a0 	.word	0x400200a0
 8008aec:	400200b8 	.word	0x400200b8
 8008af0:	40020410 	.word	0x40020410
 8008af4:	40020428 	.word	0x40020428
 8008af8:	40020440 	.word	0x40020440
 8008afc:	40020458 	.word	0x40020458
 8008b00:	40020470 	.word	0x40020470
 8008b04:	40020488 	.word	0x40020488
 8008b08:	400204a0 	.word	0x400204a0
 8008b0c:	400204b8 	.word	0x400204b8
 8008b10:	58025408 	.word	0x58025408
 8008b14:	5802541c 	.word	0x5802541c
 8008b18:	58025430 	.word	0x58025430
 8008b1c:	58025444 	.word	0x58025444
 8008b20:	58025458 	.word	0x58025458
 8008b24:	5802546c 	.word	0x5802546c
 8008b28:	58025480 	.word	0x58025480
 8008b2c:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	68ba      	ldr	r2, [r7, #8]
 8008b36:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	687a      	ldr	r2, [r7, #4]
 8008b3e:	60da      	str	r2, [r3, #12]
}
 8008b40:	e04d      	b.n	8008bde <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a29      	ldr	r2, [pc, #164]	@ (8008bec <DMA_SetConfig+0x338>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d022      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a27      	ldr	r2, [pc, #156]	@ (8008bf0 <DMA_SetConfig+0x33c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d01d      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	4a26      	ldr	r2, [pc, #152]	@ (8008bf4 <DMA_SetConfig+0x340>)
 8008b5c:	4293      	cmp	r3, r2
 8008b5e:	d018      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	4a24      	ldr	r2, [pc, #144]	@ (8008bf8 <DMA_SetConfig+0x344>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d013      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	4a23      	ldr	r2, [pc, #140]	@ (8008bfc <DMA_SetConfig+0x348>)
 8008b70:	4293      	cmp	r3, r2
 8008b72:	d00e      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4a21      	ldr	r2, [pc, #132]	@ (8008c00 <DMA_SetConfig+0x34c>)
 8008b7a:	4293      	cmp	r3, r2
 8008b7c:	d009      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4a20      	ldr	r2, [pc, #128]	@ (8008c04 <DMA_SetConfig+0x350>)
 8008b84:	4293      	cmp	r3, r2
 8008b86:	d004      	beq.n	8008b92 <DMA_SetConfig+0x2de>
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8008c08 <DMA_SetConfig+0x354>)
 8008b8e:	4293      	cmp	r3, r2
 8008b90:	d101      	bne.n	8008b96 <DMA_SetConfig+0x2e2>
 8008b92:	2301      	movs	r3, #1
 8008b94:	e000      	b.n	8008b98 <DMA_SetConfig+0x2e4>
 8008b96:	2300      	movs	r3, #0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d020      	beq.n	8008bde <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008ba0:	f003 031f 	and.w	r3, r3, #31
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	409a      	lsls	r2, r3
 8008ba8:	693b      	ldr	r3, [r7, #16]
 8008baa:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	2b40      	cmp	r3, #64	@ 0x40
 8008bba:	d108      	bne.n	8008bce <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8008bbc:	68fb      	ldr	r3, [r7, #12]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	687a      	ldr	r2, [r7, #4]
 8008bc2:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	68ba      	ldr	r2, [r7, #8]
 8008bca:	60da      	str	r2, [r3, #12]
}
 8008bcc:	e007      	b.n	8008bde <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	681b      	ldr	r3, [r3, #0]
 8008bd2:	68ba      	ldr	r2, [r7, #8]
 8008bd4:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	687a      	ldr	r2, [r7, #4]
 8008bdc:	60da      	str	r2, [r3, #12]
}
 8008bde:	bf00      	nop
 8008be0:	371c      	adds	r7, #28
 8008be2:	46bd      	mov	sp, r7
 8008be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	58025408 	.word	0x58025408
 8008bf0:	5802541c 	.word	0x5802541c
 8008bf4:	58025430 	.word	0x58025430
 8008bf8:	58025444 	.word	0x58025444
 8008bfc:	58025458 	.word	0x58025458
 8008c00:	5802546c 	.word	0x5802546c
 8008c04:	58025480 	.word	0x58025480
 8008c08:	58025494 	.word	0x58025494

08008c0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b085      	sub	sp, #20
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4a42      	ldr	r2, [pc, #264]	@ (8008d24 <DMA_CalcBaseAndBitshift+0x118>)
 8008c1a:	4293      	cmp	r3, r2
 8008c1c:	d04a      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	4a41      	ldr	r2, [pc, #260]	@ (8008d28 <DMA_CalcBaseAndBitshift+0x11c>)
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d045      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	4a3f      	ldr	r2, [pc, #252]	@ (8008d2c <DMA_CalcBaseAndBitshift+0x120>)
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d040      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	4a3e      	ldr	r2, [pc, #248]	@ (8008d30 <DMA_CalcBaseAndBitshift+0x124>)
 8008c38:	4293      	cmp	r3, r2
 8008c3a:	d03b      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	4a3c      	ldr	r2, [pc, #240]	@ (8008d34 <DMA_CalcBaseAndBitshift+0x128>)
 8008c42:	4293      	cmp	r3, r2
 8008c44:	d036      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	4a3b      	ldr	r2, [pc, #236]	@ (8008d38 <DMA_CalcBaseAndBitshift+0x12c>)
 8008c4c:	4293      	cmp	r3, r2
 8008c4e:	d031      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	4a39      	ldr	r2, [pc, #228]	@ (8008d3c <DMA_CalcBaseAndBitshift+0x130>)
 8008c56:	4293      	cmp	r3, r2
 8008c58:	d02c      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a38      	ldr	r2, [pc, #224]	@ (8008d40 <DMA_CalcBaseAndBitshift+0x134>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d027      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a36      	ldr	r2, [pc, #216]	@ (8008d44 <DMA_CalcBaseAndBitshift+0x138>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d022      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a35      	ldr	r2, [pc, #212]	@ (8008d48 <DMA_CalcBaseAndBitshift+0x13c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d01d      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a33      	ldr	r2, [pc, #204]	@ (8008d4c <DMA_CalcBaseAndBitshift+0x140>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d018      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a32      	ldr	r2, [pc, #200]	@ (8008d50 <DMA_CalcBaseAndBitshift+0x144>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d013      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a30      	ldr	r2, [pc, #192]	@ (8008d54 <DMA_CalcBaseAndBitshift+0x148>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d00e      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a2f      	ldr	r2, [pc, #188]	@ (8008d58 <DMA_CalcBaseAndBitshift+0x14c>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d009      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a2d      	ldr	r2, [pc, #180]	@ (8008d5c <DMA_CalcBaseAndBitshift+0x150>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d004      	beq.n	8008cb4 <DMA_CalcBaseAndBitshift+0xa8>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a2c      	ldr	r2, [pc, #176]	@ (8008d60 <DMA_CalcBaseAndBitshift+0x154>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d101      	bne.n	8008cb8 <DMA_CalcBaseAndBitshift+0xac>
 8008cb4:	2301      	movs	r3, #1
 8008cb6:	e000      	b.n	8008cba <DMA_CalcBaseAndBitshift+0xae>
 8008cb8:	2300      	movs	r3, #0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d024      	beq.n	8008d08 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	3b10      	subs	r3, #16
 8008cc6:	4a27      	ldr	r2, [pc, #156]	@ (8008d64 <DMA_CalcBaseAndBitshift+0x158>)
 8008cc8:	fba2 2303 	umull	r2, r3, r2, r3
 8008ccc:	091b      	lsrs	r3, r3, #4
 8008cce:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	f003 0307 	and.w	r3, r3, #7
 8008cd6:	4a24      	ldr	r2, [pc, #144]	@ (8008d68 <DMA_CalcBaseAndBitshift+0x15c>)
 8008cd8:	5cd3      	ldrb	r3, [r2, r3]
 8008cda:	461a      	mov	r2, r3
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2b03      	cmp	r3, #3
 8008ce4:	d908      	bls.n	8008cf8 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	461a      	mov	r2, r3
 8008cec:	4b1f      	ldr	r3, [pc, #124]	@ (8008d6c <DMA_CalcBaseAndBitshift+0x160>)
 8008cee:	4013      	ands	r3, r2
 8008cf0:	1d1a      	adds	r2, r3, #4
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	659a      	str	r2, [r3, #88]	@ 0x58
 8008cf6:	e00d      	b.n	8008d14 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	461a      	mov	r2, r3
 8008cfe:	4b1b      	ldr	r3, [pc, #108]	@ (8008d6c <DMA_CalcBaseAndBitshift+0x160>)
 8008d00:	4013      	ands	r3, r2
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	6593      	str	r3, [r2, #88]	@ 0x58
 8008d06:	e005      	b.n	8008d14 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3714      	adds	r7, #20
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr
 8008d24:	40020010 	.word	0x40020010
 8008d28:	40020028 	.word	0x40020028
 8008d2c:	40020040 	.word	0x40020040
 8008d30:	40020058 	.word	0x40020058
 8008d34:	40020070 	.word	0x40020070
 8008d38:	40020088 	.word	0x40020088
 8008d3c:	400200a0 	.word	0x400200a0
 8008d40:	400200b8 	.word	0x400200b8
 8008d44:	40020410 	.word	0x40020410
 8008d48:	40020428 	.word	0x40020428
 8008d4c:	40020440 	.word	0x40020440
 8008d50:	40020458 	.word	0x40020458
 8008d54:	40020470 	.word	0x40020470
 8008d58:	40020488 	.word	0x40020488
 8008d5c:	400204a0 	.word	0x400204a0
 8008d60:	400204b8 	.word	0x400204b8
 8008d64:	aaaaaaab 	.word	0xaaaaaaab
 8008d68:	0801935c 	.word	0x0801935c
 8008d6c:	fffffc00 	.word	0xfffffc00

08008d70 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 8008d70:	b480      	push	{r7}
 8008d72:	b085      	sub	sp, #20
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	699b      	ldr	r3, [r3, #24]
 8008d80:	2b00      	cmp	r3, #0
 8008d82:	d120      	bne.n	8008dc6 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d88:	2b03      	cmp	r3, #3
 8008d8a:	d858      	bhi.n	8008e3e <DMA_CheckFifoParam+0xce>
 8008d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8008d94 <DMA_CheckFifoParam+0x24>)
 8008d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d92:	bf00      	nop
 8008d94:	08008da5 	.word	0x08008da5
 8008d98:	08008db7 	.word	0x08008db7
 8008d9c:	08008da5 	.word	0x08008da5
 8008da0:	08008e3f 	.word	0x08008e3f
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008da8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d048      	beq.n	8008e42 <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8008db0:	2301      	movs	r3, #1
 8008db2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008db4:	e045      	b.n	8008e42 <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dba:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008dbe:	d142      	bne.n	8008e46 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8008dc0:	2301      	movs	r3, #1
 8008dc2:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008dc4:	e03f      	b.n	8008e46 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008dce:	d123      	bne.n	8008e18 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dd4:	2b03      	cmp	r3, #3
 8008dd6:	d838      	bhi.n	8008e4a <DMA_CheckFifoParam+0xda>
 8008dd8:	a201      	add	r2, pc, #4	@ (adr r2, 8008de0 <DMA_CheckFifoParam+0x70>)
 8008dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008dde:	bf00      	nop
 8008de0:	08008df1 	.word	0x08008df1
 8008de4:	08008df7 	.word	0x08008df7
 8008de8:	08008df1 	.word	0x08008df1
 8008dec:	08008e09 	.word	0x08008e09
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8008df0:	2301      	movs	r3, #1
 8008df2:	73fb      	strb	r3, [r7, #15]
        break;
 8008df4:	e030      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dfa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d025      	beq.n	8008e4e <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8008e02:	2301      	movs	r3, #1
 8008e04:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008e06:	e022      	b.n	8008e4e <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e0c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8008e10:	d11f      	bne.n	8008e52 <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8008e12:	2301      	movs	r3, #1
 8008e14:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8008e16:	e01c      	b.n	8008e52 <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d902      	bls.n	8008e26 <DMA_CheckFifoParam+0xb6>
 8008e20:	2b03      	cmp	r3, #3
 8008e22:	d003      	beq.n	8008e2c <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8008e24:	e018      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8008e26:	2301      	movs	r3, #1
 8008e28:	73fb      	strb	r3, [r7, #15]
        break;
 8008e2a:	e015      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e30:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d00e      	beq.n	8008e56 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8008e38:	2301      	movs	r3, #1
 8008e3a:	73fb      	strb	r3, [r7, #15]
    break;
 8008e3c:	e00b      	b.n	8008e56 <DMA_CheckFifoParam+0xe6>
        break;
 8008e3e:	bf00      	nop
 8008e40:	e00a      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        break;
 8008e42:	bf00      	nop
 8008e44:	e008      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        break;
 8008e46:	bf00      	nop
 8008e48:	e006      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        break;
 8008e4a:	bf00      	nop
 8008e4c:	e004      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        break;
 8008e4e:	bf00      	nop
 8008e50:	e002      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
        break;
 8008e52:	bf00      	nop
 8008e54:	e000      	b.n	8008e58 <DMA_CheckFifoParam+0xe8>
    break;
 8008e56:	bf00      	nop
    }
  }

  return status;
 8008e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop

08008e68 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008e68:	b480      	push	{r7}
 8008e6a:	b085      	sub	sp, #20
 8008e6c:	af00      	add	r7, sp, #0
 8008e6e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a38      	ldr	r2, [pc, #224]	@ (8008f5c <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d022      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	4a36      	ldr	r2, [pc, #216]	@ (8008f60 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8008e86:	4293      	cmp	r3, r2
 8008e88:	d01d      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a35      	ldr	r2, [pc, #212]	@ (8008f64 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d018      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a33      	ldr	r2, [pc, #204]	@ (8008f68 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d013      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	4a32      	ldr	r2, [pc, #200]	@ (8008f6c <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8008ea4:	4293      	cmp	r3, r2
 8008ea6:	d00e      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a30      	ldr	r2, [pc, #192]	@ (8008f70 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d009      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4a2f      	ldr	r2, [pc, #188]	@ (8008f74 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8008eb8:	4293      	cmp	r3, r2
 8008eba:	d004      	beq.n	8008ec6 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8008f78 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d101      	bne.n	8008eca <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8008ec6:	2301      	movs	r3, #1
 8008ec8:	e000      	b.n	8008ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8008eca:	2300      	movs	r3, #0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d01a      	beq.n	8008f06 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	b2db      	uxtb	r3, r3
 8008ed6:	3b08      	subs	r3, #8
 8008ed8:	4a28      	ldr	r2, [pc, #160]	@ (8008f7c <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8008eda:	fba2 2303 	umull	r2, r3, r2, r3
 8008ede:	091b      	lsrs	r3, r3, #4
 8008ee0:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	4b26      	ldr	r3, [pc, #152]	@ (8008f80 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8008ee6:	4413      	add	r3, r2
 8008ee8:	009b      	lsls	r3, r3, #2
 8008eea:	461a      	mov	r2, r3
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	4a24      	ldr	r2, [pc, #144]	@ (8008f84 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8008ef4:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f003 031f 	and.w	r3, r3, #31
 8008efc:	2201      	movs	r2, #1
 8008efe:	409a      	lsls	r2, r3
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8008f04:	e024      	b.n	8008f50 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	b2db      	uxtb	r3, r3
 8008f0c:	3b10      	subs	r3, #16
 8008f0e:	4a1e      	ldr	r2, [pc, #120]	@ (8008f88 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8008f10:	fba2 2303 	umull	r2, r3, r2, r3
 8008f14:	091b      	lsrs	r3, r3, #4
 8008f16:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8008f8c <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d806      	bhi.n	8008f2e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	4a1b      	ldr	r2, [pc, #108]	@ (8008f90 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8008f24:	4293      	cmp	r3, r2
 8008f26:	d902      	bls.n	8008f2e <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	3308      	adds	r3, #8
 8008f2c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	4b18      	ldr	r3, [pc, #96]	@ (8008f94 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8008f32:	4413      	add	r3, r2
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	461a      	mov	r2, r3
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	4a16      	ldr	r2, [pc, #88]	@ (8008f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8008f40:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f003 031f 	and.w	r3, r3, #31
 8008f48:	2201      	movs	r2, #1
 8008f4a:	409a      	lsls	r2, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008f50:	bf00      	nop
 8008f52:	3714      	adds	r7, #20
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr
 8008f5c:	58025408 	.word	0x58025408
 8008f60:	5802541c 	.word	0x5802541c
 8008f64:	58025430 	.word	0x58025430
 8008f68:	58025444 	.word	0x58025444
 8008f6c:	58025458 	.word	0x58025458
 8008f70:	5802546c 	.word	0x5802546c
 8008f74:	58025480 	.word	0x58025480
 8008f78:	58025494 	.word	0x58025494
 8008f7c:	cccccccd 	.word	0xcccccccd
 8008f80:	16009600 	.word	0x16009600
 8008f84:	58025880 	.word	0x58025880
 8008f88:	aaaaaaab 	.word	0xaaaaaaab
 8008f8c:	400204b8 	.word	0x400204b8
 8008f90:	4002040f 	.word	0x4002040f
 8008f94:	10008200 	.word	0x10008200
 8008f98:	40020880 	.word	0x40020880

08008f9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008f9c:	b480      	push	{r7}
 8008f9e:	b085      	sub	sp, #20
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d04a      	beq.n	8009048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2b08      	cmp	r3, #8
 8008fb6:	d847      	bhi.n	8009048 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	4a25      	ldr	r2, [pc, #148]	@ (8009054 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8008fbe:	4293      	cmp	r3, r2
 8008fc0:	d022      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4a24      	ldr	r2, [pc, #144]	@ (8009058 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d01d      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4a22      	ldr	r2, [pc, #136]	@ (800905c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8008fd2:	4293      	cmp	r3, r2
 8008fd4:	d018      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	4a21      	ldr	r2, [pc, #132]	@ (8009060 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8008fdc:	4293      	cmp	r3, r2
 8008fde:	d013      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8009064 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8008fe6:	4293      	cmp	r3, r2
 8008fe8:	d00e      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4a1e      	ldr	r2, [pc, #120]	@ (8009068 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d009      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800906c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d004      	beq.n	8009008 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	4a1b      	ldr	r2, [pc, #108]	@ (8009070 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8009004:	4293      	cmp	r3, r2
 8009006:	d101      	bne.n	800900c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8009008:	2301      	movs	r3, #1
 800900a:	e000      	b.n	800900e <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800900c:	2300      	movs	r3, #0
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00a      	beq.n	8009028 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8009012:	68fa      	ldr	r2, [r7, #12]
 8009014:	4b17      	ldr	r3, [pc, #92]	@ (8009074 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8009016:	4413      	add	r3, r2
 8009018:	009b      	lsls	r3, r3, #2
 800901a:	461a      	mov	r2, r3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4a15      	ldr	r2, [pc, #84]	@ (8009078 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8009024:	671a      	str	r2, [r3, #112]	@ 0x70
 8009026:	e009      	b.n	800903c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8009028:	68fa      	ldr	r2, [r7, #12]
 800902a:	4b14      	ldr	r3, [pc, #80]	@ (800907c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800902c:	4413      	add	r3, r2
 800902e:	009b      	lsls	r3, r3, #2
 8009030:	461a      	mov	r2, r3
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	4a11      	ldr	r2, [pc, #68]	@ (8009080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800903a:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	3b01      	subs	r3, #1
 8009040:	2201      	movs	r2, #1
 8009042:	409a      	lsls	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8009048:	bf00      	nop
 800904a:	3714      	adds	r7, #20
 800904c:	46bd      	mov	sp, r7
 800904e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009052:	4770      	bx	lr
 8009054:	58025408 	.word	0x58025408
 8009058:	5802541c 	.word	0x5802541c
 800905c:	58025430 	.word	0x58025430
 8009060:	58025444 	.word	0x58025444
 8009064:	58025458 	.word	0x58025458
 8009068:	5802546c 	.word	0x5802546c
 800906c:	58025480 	.word	0x58025480
 8009070:	58025494 	.word	0x58025494
 8009074:	1600963f 	.word	0x1600963f
 8009078:	58025940 	.word	0x58025940
 800907c:	1000823f 	.word	0x1000823f
 8009080:	40020940 	.word	0x40020940

08009084 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8009084:	b480      	push	{r7}
 8009086:	b089      	sub	sp, #36	@ 0x24
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
 800908c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800908e:	2300      	movs	r3, #0
 8009090:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8009092:	4b89      	ldr	r3, [pc, #548]	@ (80092b8 <HAL_GPIO_Init+0x234>)
 8009094:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8009096:	e194      	b.n	80093c2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009098:	683b      	ldr	r3, [r7, #0]
 800909a:	681a      	ldr	r2, [r3, #0]
 800909c:	2101      	movs	r1, #1
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	fa01 f303 	lsl.w	r3, r1, r3
 80090a4:	4013      	ands	r3, r2
 80090a6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80090a8:	693b      	ldr	r3, [r7, #16]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	f000 8186 	beq.w	80093bc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	f003 0303 	and.w	r3, r3, #3
 80090b8:	2b01      	cmp	r3, #1
 80090ba:	d005      	beq.n	80090c8 <HAL_GPIO_Init+0x44>
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	685b      	ldr	r3, [r3, #4]
 80090c0:	f003 0303 	and.w	r3, r3, #3
 80090c4:	2b02      	cmp	r3, #2
 80090c6:	d130      	bne.n	800912a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	005b      	lsls	r3, r3, #1
 80090d2:	2203      	movs	r2, #3
 80090d4:	fa02 f303 	lsl.w	r3, r2, r3
 80090d8:	43db      	mvns	r3, r3
 80090da:	69ba      	ldr	r2, [r7, #24]
 80090dc:	4013      	ands	r3, r2
 80090de:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	68da      	ldr	r2, [r3, #12]
 80090e4:	69fb      	ldr	r3, [r7, #28]
 80090e6:	005b      	lsls	r3, r3, #1
 80090e8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ec:	69ba      	ldr	r2, [r7, #24]
 80090ee:	4313      	orrs	r3, r2
 80090f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	69ba      	ldr	r2, [r7, #24]
 80090f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80090fe:	2201      	movs	r2, #1
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	fa02 f303 	lsl.w	r3, r2, r3
 8009106:	43db      	mvns	r3, r3
 8009108:	69ba      	ldr	r2, [r7, #24]
 800910a:	4013      	ands	r3, r2
 800910c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800910e:	683b      	ldr	r3, [r7, #0]
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	091b      	lsrs	r3, r3, #4
 8009114:	f003 0201 	and.w	r2, r3, #1
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	fa02 f303 	lsl.w	r3, r2, r3
 800911e:	69ba      	ldr	r2, [r7, #24]
 8009120:	4313      	orrs	r3, r2
 8009122:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	69ba      	ldr	r2, [r7, #24]
 8009128:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	f003 0303 	and.w	r3, r3, #3
 8009132:	2b03      	cmp	r3, #3
 8009134:	d017      	beq.n	8009166 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	68db      	ldr	r3, [r3, #12]
 800913a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800913c:	69fb      	ldr	r3, [r7, #28]
 800913e:	005b      	lsls	r3, r3, #1
 8009140:	2203      	movs	r2, #3
 8009142:	fa02 f303 	lsl.w	r3, r2, r3
 8009146:	43db      	mvns	r3, r3
 8009148:	69ba      	ldr	r2, [r7, #24]
 800914a:	4013      	ands	r3, r2
 800914c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800914e:	683b      	ldr	r3, [r7, #0]
 8009150:	689a      	ldr	r2, [r3, #8]
 8009152:	69fb      	ldr	r3, [r7, #28]
 8009154:	005b      	lsls	r3, r3, #1
 8009156:	fa02 f303 	lsl.w	r3, r2, r3
 800915a:	69ba      	ldr	r2, [r7, #24]
 800915c:	4313      	orrs	r3, r2
 800915e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	69ba      	ldr	r2, [r7, #24]
 8009164:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009166:	683b      	ldr	r3, [r7, #0]
 8009168:	685b      	ldr	r3, [r3, #4]
 800916a:	f003 0303 	and.w	r3, r3, #3
 800916e:	2b02      	cmp	r3, #2
 8009170:	d123      	bne.n	80091ba <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009172:	69fb      	ldr	r3, [r7, #28]
 8009174:	08da      	lsrs	r2, r3, #3
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	3208      	adds	r2, #8
 800917a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800917e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009180:	69fb      	ldr	r3, [r7, #28]
 8009182:	f003 0307 	and.w	r3, r3, #7
 8009186:	009b      	lsls	r3, r3, #2
 8009188:	220f      	movs	r2, #15
 800918a:	fa02 f303 	lsl.w	r3, r2, r3
 800918e:	43db      	mvns	r3, r3
 8009190:	69ba      	ldr	r2, [r7, #24]
 8009192:	4013      	ands	r3, r2
 8009194:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	691a      	ldr	r2, [r3, #16]
 800919a:	69fb      	ldr	r3, [r7, #28]
 800919c:	f003 0307 	and.w	r3, r3, #7
 80091a0:	009b      	lsls	r3, r3, #2
 80091a2:	fa02 f303 	lsl.w	r3, r2, r3
 80091a6:	69ba      	ldr	r2, [r7, #24]
 80091a8:	4313      	orrs	r3, r2
 80091aa:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80091ac:	69fb      	ldr	r3, [r7, #28]
 80091ae:	08da      	lsrs	r2, r3, #3
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	3208      	adds	r2, #8
 80091b4:	69b9      	ldr	r1, [r7, #24]
 80091b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	005b      	lsls	r3, r3, #1
 80091c4:	2203      	movs	r2, #3
 80091c6:	fa02 f303 	lsl.w	r3, r2, r3
 80091ca:	43db      	mvns	r3, r3
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	4013      	ands	r3, r2
 80091d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80091d2:	683b      	ldr	r3, [r7, #0]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	f003 0203 	and.w	r2, r3, #3
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	005b      	lsls	r3, r3, #1
 80091de:	fa02 f303 	lsl.w	r3, r2, r3
 80091e2:	69ba      	ldr	r2, [r7, #24]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	69ba      	ldr	r2, [r7, #24]
 80091ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80091ee:	683b      	ldr	r3, [r7, #0]
 80091f0:	685b      	ldr	r3, [r3, #4]
 80091f2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	f000 80e0 	beq.w	80093bc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80091fc:	4b2f      	ldr	r3, [pc, #188]	@ (80092bc <HAL_GPIO_Init+0x238>)
 80091fe:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009202:	4a2e      	ldr	r2, [pc, #184]	@ (80092bc <HAL_GPIO_Init+0x238>)
 8009204:	f043 0302 	orr.w	r3, r3, #2
 8009208:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800920c:	4b2b      	ldr	r3, [pc, #172]	@ (80092bc <HAL_GPIO_Init+0x238>)
 800920e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8009212:	f003 0302 	and.w	r3, r3, #2
 8009216:	60fb      	str	r3, [r7, #12]
 8009218:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800921a:	4a29      	ldr	r2, [pc, #164]	@ (80092c0 <HAL_GPIO_Init+0x23c>)
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	089b      	lsrs	r3, r3, #2
 8009220:	3302      	adds	r3, #2
 8009222:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009226:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	f003 0303 	and.w	r3, r3, #3
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	220f      	movs	r2, #15
 8009232:	fa02 f303 	lsl.w	r3, r2, r3
 8009236:	43db      	mvns	r3, r3
 8009238:	69ba      	ldr	r2, [r7, #24]
 800923a:	4013      	ands	r3, r2
 800923c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	4a20      	ldr	r2, [pc, #128]	@ (80092c4 <HAL_GPIO_Init+0x240>)
 8009242:	4293      	cmp	r3, r2
 8009244:	d052      	beq.n	80092ec <HAL_GPIO_Init+0x268>
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	4a1f      	ldr	r2, [pc, #124]	@ (80092c8 <HAL_GPIO_Init+0x244>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d031      	beq.n	80092b2 <HAL_GPIO_Init+0x22e>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	4a1e      	ldr	r2, [pc, #120]	@ (80092cc <HAL_GPIO_Init+0x248>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d02b      	beq.n	80092ae <HAL_GPIO_Init+0x22a>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	4a1d      	ldr	r2, [pc, #116]	@ (80092d0 <HAL_GPIO_Init+0x24c>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d025      	beq.n	80092aa <HAL_GPIO_Init+0x226>
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	4a1c      	ldr	r2, [pc, #112]	@ (80092d4 <HAL_GPIO_Init+0x250>)
 8009262:	4293      	cmp	r3, r2
 8009264:	d01f      	beq.n	80092a6 <HAL_GPIO_Init+0x222>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	4a1b      	ldr	r2, [pc, #108]	@ (80092d8 <HAL_GPIO_Init+0x254>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d019      	beq.n	80092a2 <HAL_GPIO_Init+0x21e>
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	4a1a      	ldr	r2, [pc, #104]	@ (80092dc <HAL_GPIO_Init+0x258>)
 8009272:	4293      	cmp	r3, r2
 8009274:	d013      	beq.n	800929e <HAL_GPIO_Init+0x21a>
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	4a19      	ldr	r2, [pc, #100]	@ (80092e0 <HAL_GPIO_Init+0x25c>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d00d      	beq.n	800929a <HAL_GPIO_Init+0x216>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	4a18      	ldr	r2, [pc, #96]	@ (80092e4 <HAL_GPIO_Init+0x260>)
 8009282:	4293      	cmp	r3, r2
 8009284:	d007      	beq.n	8009296 <HAL_GPIO_Init+0x212>
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	4a17      	ldr	r2, [pc, #92]	@ (80092e8 <HAL_GPIO_Init+0x264>)
 800928a:	4293      	cmp	r3, r2
 800928c:	d101      	bne.n	8009292 <HAL_GPIO_Init+0x20e>
 800928e:	2309      	movs	r3, #9
 8009290:	e02d      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 8009292:	230a      	movs	r3, #10
 8009294:	e02b      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 8009296:	2308      	movs	r3, #8
 8009298:	e029      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 800929a:	2307      	movs	r3, #7
 800929c:	e027      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 800929e:	2306      	movs	r3, #6
 80092a0:	e025      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092a2:	2305      	movs	r3, #5
 80092a4:	e023      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092a6:	2304      	movs	r3, #4
 80092a8:	e021      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092aa:	2303      	movs	r3, #3
 80092ac:	e01f      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092ae:	2302      	movs	r3, #2
 80092b0:	e01d      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092b2:	2301      	movs	r3, #1
 80092b4:	e01b      	b.n	80092ee <HAL_GPIO_Init+0x26a>
 80092b6:	bf00      	nop
 80092b8:	58000080 	.word	0x58000080
 80092bc:	58024400 	.word	0x58024400
 80092c0:	58000400 	.word	0x58000400
 80092c4:	58020000 	.word	0x58020000
 80092c8:	58020400 	.word	0x58020400
 80092cc:	58020800 	.word	0x58020800
 80092d0:	58020c00 	.word	0x58020c00
 80092d4:	58021000 	.word	0x58021000
 80092d8:	58021400 	.word	0x58021400
 80092dc:	58021800 	.word	0x58021800
 80092e0:	58021c00 	.word	0x58021c00
 80092e4:	58022000 	.word	0x58022000
 80092e8:	58022400 	.word	0x58022400
 80092ec:	2300      	movs	r3, #0
 80092ee:	69fa      	ldr	r2, [r7, #28]
 80092f0:	f002 0203 	and.w	r2, r2, #3
 80092f4:	0092      	lsls	r2, r2, #2
 80092f6:	4093      	lsls	r3, r2
 80092f8:	69ba      	ldr	r2, [r7, #24]
 80092fa:	4313      	orrs	r3, r2
 80092fc:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80092fe:	4938      	ldr	r1, [pc, #224]	@ (80093e0 <HAL_GPIO_Init+0x35c>)
 8009300:	69fb      	ldr	r3, [r7, #28]
 8009302:	089b      	lsrs	r3, r3, #2
 8009304:	3302      	adds	r3, #2
 8009306:	69ba      	ldr	r2, [r7, #24]
 8009308:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800930c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	43db      	mvns	r3, r3
 8009318:	69ba      	ldr	r2, [r7, #24]
 800931a:	4013      	ands	r3, r2
 800931c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800931e:	683b      	ldr	r3, [r7, #0]
 8009320:	685b      	ldr	r3, [r3, #4]
 8009322:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009326:	2b00      	cmp	r3, #0
 8009328:	d003      	beq.n	8009332 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800932a:	69ba      	ldr	r2, [r7, #24]
 800932c:	693b      	ldr	r3, [r7, #16]
 800932e:	4313      	orrs	r3, r2
 8009330:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8009332:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009336:	69bb      	ldr	r3, [r7, #24]
 8009338:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800933a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009342:	693b      	ldr	r3, [r7, #16]
 8009344:	43db      	mvns	r3, r3
 8009346:	69ba      	ldr	r2, [r7, #24]
 8009348:	4013      	ands	r3, r2
 800934a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009354:	2b00      	cmp	r3, #0
 8009356:	d003      	beq.n	8009360 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8009358:	69ba      	ldr	r2, [r7, #24]
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	4313      	orrs	r3, r2
 800935e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8009360:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009364:	69bb      	ldr	r3, [r7, #24]
 8009366:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8009368:	697b      	ldr	r3, [r7, #20]
 800936a:	685b      	ldr	r3, [r3, #4]
 800936c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	43db      	mvns	r3, r3
 8009372:	69ba      	ldr	r2, [r7, #24]
 8009374:	4013      	ands	r3, r2
 8009376:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	685b      	ldr	r3, [r3, #4]
 800937c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009380:	2b00      	cmp	r3, #0
 8009382:	d003      	beq.n	800938c <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8009384:	69ba      	ldr	r2, [r7, #24]
 8009386:	693b      	ldr	r3, [r7, #16]
 8009388:	4313      	orrs	r3, r2
 800938a:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800938c:	697b      	ldr	r3, [r7, #20]
 800938e:	69ba      	ldr	r2, [r7, #24]
 8009390:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8009392:	697b      	ldr	r3, [r7, #20]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	43db      	mvns	r3, r3
 800939c:	69ba      	ldr	r2, [r7, #24]
 800939e:	4013      	ands	r3, r2
 80093a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	685b      	ldr	r3, [r3, #4]
 80093a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d003      	beq.n	80093b6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80093ae:	69ba      	ldr	r2, [r7, #24]
 80093b0:	693b      	ldr	r3, [r7, #16]
 80093b2:	4313      	orrs	r3, r2
 80093b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80093b6:	697b      	ldr	r3, [r7, #20]
 80093b8:	69ba      	ldr	r2, [r7, #24]
 80093ba:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80093bc:	69fb      	ldr	r3, [r7, #28]
 80093be:	3301      	adds	r3, #1
 80093c0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80093c2:	683b      	ldr	r3, [r7, #0]
 80093c4:	681a      	ldr	r2, [r3, #0]
 80093c6:	69fb      	ldr	r3, [r7, #28]
 80093c8:	fa22 f303 	lsr.w	r3, r2, r3
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	f47f ae63 	bne.w	8009098 <HAL_GPIO_Init+0x14>
  }
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	3724      	adds	r7, #36	@ 0x24
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr
 80093e0:	58000400 	.word	0x58000400

080093e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b085      	sub	sp, #20
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
 80093ec:	460b      	mov	r3, r1
 80093ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	691a      	ldr	r2, [r3, #16]
 80093f4:	887b      	ldrh	r3, [r7, #2]
 80093f6:	4013      	ands	r3, r2
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80093fc:	2301      	movs	r3, #1
 80093fe:	73fb      	strb	r3, [r7, #15]
 8009400:	e001      	b.n	8009406 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009402:	2300      	movs	r3, #0
 8009404:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009406:	7bfb      	ldrb	r3, [r7, #15]
}
 8009408:	4618      	mov	r0, r3
 800940a:	3714      	adds	r7, #20
 800940c:	46bd      	mov	sp, r7
 800940e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009412:	4770      	bx	lr

08009414 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009414:	b480      	push	{r7}
 8009416:	b083      	sub	sp, #12
 8009418:	af00      	add	r7, sp, #0
 800941a:	6078      	str	r0, [r7, #4]
 800941c:	460b      	mov	r3, r1
 800941e:	807b      	strh	r3, [r7, #2]
 8009420:	4613      	mov	r3, r2
 8009422:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009424:	787b      	ldrb	r3, [r7, #1]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d003      	beq.n	8009432 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800942a:	887a      	ldrh	r2, [r7, #2]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8009430:	e003      	b.n	800943a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8009432:	887b      	ldrh	r3, [r7, #2]
 8009434:	041a      	lsls	r2, r3, #16
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	619a      	str	r2, [r3, #24]
}
 800943a:	bf00      	nop
 800943c:	370c      	adds	r7, #12
 800943e:	46bd      	mov	sp, r7
 8009440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009444:	4770      	bx	lr
	...

08009448 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b082      	sub	sp, #8
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d101      	bne.n	800945a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e08b      	b.n	8009572 <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d106      	bne.n	8009474 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800946e:	6878      	ldr	r0, [r7, #4]
 8009470:	f7fb f984 	bl	800477c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2224      	movs	r2, #36	@ 0x24
 8009478:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	681a      	ldr	r2, [r3, #0]
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f022 0201 	bic.w	r2, r2, #1
 800948a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	685a      	ldr	r2, [r3, #4]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009498:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	689a      	ldr	r2, [r3, #8]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80094a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d107      	bne.n	80094c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	689a      	ldr	r2, [r3, #8]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80094be:	609a      	str	r2, [r3, #8]
 80094c0:	e006      	b.n	80094d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	689a      	ldr	r2, [r3, #8]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80094ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	68db      	ldr	r3, [r3, #12]
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	d108      	bne.n	80094ea <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80094e6:	605a      	str	r2, [r3, #4]
 80094e8:	e007      	b.n	80094fa <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	685a      	ldr	r2, [r3, #4]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80094f8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	6859      	ldr	r1, [r3, #4]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681a      	ldr	r2, [r3, #0]
 8009504:	4b1d      	ldr	r3, [pc, #116]	@ (800957c <HAL_I2C_Init+0x134>)
 8009506:	430b      	orrs	r3, r1
 8009508:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	68da      	ldr	r2, [r3, #12]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009518:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	691a      	ldr	r2, [r3, #16]
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	695b      	ldr	r3, [r3, #20]
 8009522:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	430a      	orrs	r2, r1
 8009532:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	69d9      	ldr	r1, [r3, #28]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	6a1a      	ldr	r2, [r3, #32]
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	430a      	orrs	r2, r1
 8009542:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	681a      	ldr	r2, [r3, #0]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f042 0201 	orr.w	r2, r2, #1
 8009552:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	2200      	movs	r2, #0
 8009558:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	2220      	movs	r2, #32
 800955e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	2200      	movs	r2, #0
 8009566:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009570:	2300      	movs	r3, #0
}
 8009572:	4618      	mov	r0, r3
 8009574:	3708      	adds	r7, #8
 8009576:	46bd      	mov	sp, r7
 8009578:	bd80      	pop	{r7, pc}
 800957a:	bf00      	nop
 800957c:	02008000 	.word	0x02008000

08009580 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009580:	b580      	push	{r7, lr}
 8009582:	b088      	sub	sp, #32
 8009584:	af02      	add	r7, sp, #8
 8009586:	60f8      	str	r0, [r7, #12]
 8009588:	4608      	mov	r0, r1
 800958a:	4611      	mov	r1, r2
 800958c:	461a      	mov	r2, r3
 800958e:	4603      	mov	r3, r0
 8009590:	817b      	strh	r3, [r7, #10]
 8009592:	460b      	mov	r3, r1
 8009594:	813b      	strh	r3, [r7, #8]
 8009596:	4613      	mov	r3, r2
 8009598:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b20      	cmp	r3, #32
 80095a4:	f040 80fd 	bne.w	80097a2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80095a8:	6a3b      	ldr	r3, [r7, #32]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d002      	beq.n	80095b4 <HAL_I2C_Mem_Read+0x34>
 80095ae:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d105      	bne.n	80095c0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80095ba:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80095bc:	2301      	movs	r3, #1
 80095be:	e0f1      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80095c6:	2b01      	cmp	r3, #1
 80095c8:	d101      	bne.n	80095ce <HAL_I2C_Mem_Read+0x4e>
 80095ca:	2302      	movs	r3, #2
 80095cc:	e0ea      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2201      	movs	r2, #1
 80095d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80095d6:	f7fc fd3b 	bl	8006050 <HAL_GetTick>
 80095da:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	9300      	str	r3, [sp, #0]
 80095e0:	2319      	movs	r3, #25
 80095e2:	2201      	movs	r2, #1
 80095e4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80095e8:	68f8      	ldr	r0, [r7, #12]
 80095ea:	f001 ffc8 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 80095ee:	4603      	mov	r3, r0
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d001      	beq.n	80095f8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80095f4:	2301      	movs	r3, #1
 80095f6:	e0d5      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2222      	movs	r2, #34	@ 0x22
 80095fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	2240      	movs	r2, #64	@ 0x40
 8009604:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	2200      	movs	r2, #0
 800960c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	6a3a      	ldr	r2, [r7, #32]
 8009612:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009618:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	2200      	movs	r2, #0
 800961e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009620:	88f8      	ldrh	r0, [r7, #6]
 8009622:	893a      	ldrh	r2, [r7, #8]
 8009624:	8979      	ldrh	r1, [r7, #10]
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	9301      	str	r3, [sp, #4]
 800962a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962c:	9300      	str	r3, [sp, #0]
 800962e:	4603      	mov	r3, r0
 8009630:	68f8      	ldr	r0, [r7, #12]
 8009632:	f001 f95d 	bl	800a8f0 <I2C_RequestMemoryRead>
 8009636:	4603      	mov	r3, r0
 8009638:	2b00      	cmp	r3, #0
 800963a:	d005      	beq.n	8009648 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2200      	movs	r2, #0
 8009640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009644:	2301      	movs	r3, #1
 8009646:	e0ad      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800964c:	b29b      	uxth	r3, r3
 800964e:	2bff      	cmp	r3, #255	@ 0xff
 8009650:	d90e      	bls.n	8009670 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	22ff      	movs	r2, #255	@ 0xff
 8009656:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800965c:	b2da      	uxtb	r2, r3
 800965e:	8979      	ldrh	r1, [r7, #10]
 8009660:	4b52      	ldr	r3, [pc, #328]	@ (80097ac <HAL_I2C_Mem_Read+0x22c>)
 8009662:	9300      	str	r3, [sp, #0]
 8009664:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f002 f94b 	bl	800b904 <I2C_TransferConfig>
 800966e:	e00f      	b.n	8009690 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009674:	b29a      	uxth	r2, r3
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800967e:	b2da      	uxtb	r2, r3
 8009680:	8979      	ldrh	r1, [r7, #10]
 8009682:	4b4a      	ldr	r3, [pc, #296]	@ (80097ac <HAL_I2C_Mem_Read+0x22c>)
 8009684:	9300      	str	r3, [sp, #0]
 8009686:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f002 f93a 	bl	800b904 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009690:	697b      	ldr	r3, [r7, #20]
 8009692:	9300      	str	r3, [sp, #0]
 8009694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009696:	2200      	movs	r2, #0
 8009698:	2104      	movs	r1, #4
 800969a:	68f8      	ldr	r0, [r7, #12]
 800969c:	f001 ff6f 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 80096a0:	4603      	mov	r3, r0
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d001      	beq.n	80096aa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80096a6:	2301      	movs	r3, #1
 80096a8:	e07c      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096b4:	b2d2      	uxtb	r2, r2
 80096b6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80096bc:	1c5a      	adds	r2, r3, #1
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096c6:	3b01      	subs	r3, #1
 80096c8:	b29a      	uxth	r2, r3
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096d2:	b29b      	uxth	r3, r3
 80096d4:	3b01      	subs	r3, #1
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d034      	beq.n	8009750 <HAL_I2C_Mem_Read+0x1d0>
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d130      	bne.n	8009750 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80096ee:	697b      	ldr	r3, [r7, #20]
 80096f0:	9300      	str	r3, [sp, #0]
 80096f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096f4:	2200      	movs	r2, #0
 80096f6:	2180      	movs	r1, #128	@ 0x80
 80096f8:	68f8      	ldr	r0, [r7, #12]
 80096fa:	f001 ff40 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d001      	beq.n	8009708 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8009704:	2301      	movs	r3, #1
 8009706:	e04d      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800970c:	b29b      	uxth	r3, r3
 800970e:	2bff      	cmp	r3, #255	@ 0xff
 8009710:	d90e      	bls.n	8009730 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	22ff      	movs	r2, #255	@ 0xff
 8009716:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800971c:	b2da      	uxtb	r2, r3
 800971e:	8979      	ldrh	r1, [r7, #10]
 8009720:	2300      	movs	r3, #0
 8009722:	9300      	str	r3, [sp, #0]
 8009724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009728:	68f8      	ldr	r0, [r7, #12]
 800972a:	f002 f8eb 	bl	800b904 <I2C_TransferConfig>
 800972e:	e00f      	b.n	8009750 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009734:	b29a      	uxth	r2, r3
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800973e:	b2da      	uxtb	r2, r3
 8009740:	8979      	ldrh	r1, [r7, #10]
 8009742:	2300      	movs	r3, #0
 8009744:	9300      	str	r3, [sp, #0]
 8009746:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800974a:	68f8      	ldr	r0, [r7, #12]
 800974c:	f002 f8da 	bl	800b904 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009754:	b29b      	uxth	r3, r3
 8009756:	2b00      	cmp	r3, #0
 8009758:	d19a      	bne.n	8009690 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800975a:	697a      	ldr	r2, [r7, #20]
 800975c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800975e:	68f8      	ldr	r0, [r7, #12]
 8009760:	f001 ffad 	bl	800b6be <I2C_WaitOnSTOPFlagUntilTimeout>
 8009764:	4603      	mov	r3, r0
 8009766:	2b00      	cmp	r3, #0
 8009768:	d001      	beq.n	800976e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e01a      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	2220      	movs	r2, #32
 8009774:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	6859      	ldr	r1, [r3, #4]
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	681a      	ldr	r2, [r3, #0]
 8009780:	4b0b      	ldr	r3, [pc, #44]	@ (80097b0 <HAL_I2C_Mem_Read+0x230>)
 8009782:	400b      	ands	r3, r1
 8009784:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2220      	movs	r2, #32
 800978a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	2200      	movs	r2, #0
 8009792:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009796:	68fb      	ldr	r3, [r7, #12]
 8009798:	2200      	movs	r2, #0
 800979a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800979e:	2300      	movs	r3, #0
 80097a0:	e000      	b.n	80097a4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80097a2:	2302      	movs	r3, #2
  }
}
 80097a4:	4618      	mov	r0, r3
 80097a6:	3718      	adds	r7, #24
 80097a8:	46bd      	mov	sp, r7
 80097aa:	bd80      	pop	{r7, pc}
 80097ac:	80002400 	.word	0x80002400
 80097b0:	fe00e800 	.word	0xfe00e800

080097b4 <HAL_I2C_Mem_Write_IT>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80097b4:	b580      	push	{r7, lr}
 80097b6:	b086      	sub	sp, #24
 80097b8:	af02      	add	r7, sp, #8
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	4608      	mov	r0, r1
 80097be:	4611      	mov	r1, r2
 80097c0:	461a      	mov	r2, r3
 80097c2:	4603      	mov	r3, r0
 80097c4:	817b      	strh	r3, [r7, #10]
 80097c6:	460b      	mov	r3, r1
 80097c8:	813b      	strh	r3, [r7, #8]
 80097ca:	4613      	mov	r3, r2
 80097cc:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80097d4:	b2db      	uxtb	r3, r3
 80097d6:	2b20      	cmp	r3, #32
 80097d8:	d16a      	bne.n	80098b0 <HAL_I2C_Mem_Write_IT+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80097da:	69bb      	ldr	r3, [r7, #24]
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d002      	beq.n	80097e6 <HAL_I2C_Mem_Write_IT+0x32>
 80097e0:	8bbb      	ldrh	r3, [r7, #28]
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d105      	bne.n	80097f2 <HAL_I2C_Mem_Write_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80097ec:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80097ee:	2301      	movs	r3, #1
 80097f0:	e05f      	b.n	80098b2 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	699b      	ldr	r3, [r3, #24]
 80097f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009800:	d101      	bne.n	8009806 <HAL_I2C_Mem_Write_IT+0x52>
    {
      return HAL_BUSY;
 8009802:	2302      	movs	r3, #2
 8009804:	e055      	b.n	80098b2 <HAL_I2C_Mem_Write_IT+0xfe>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800980c:	2b01      	cmp	r3, #1
 800980e:	d101      	bne.n	8009814 <HAL_I2C_Mem_Write_IT+0x60>
 8009810:	2302      	movs	r3, #2
 8009812:	e04e      	b.n	80098b2 <HAL_I2C_Mem_Write_IT+0xfe>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	2201      	movs	r2, #1
 8009818:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2221      	movs	r2, #33	@ 0x21
 8009820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2240      	movs	r2, #64	@ 0x40
 8009828:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	2200      	movs	r2, #0
 8009830:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->XferSize    = 0U;
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	2200      	movs	r2, #0
 8009836:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->pBuffPtr    = pData;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	69ba      	ldr	r2, [r7, #24]
 800983c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	8bba      	ldrh	r2, [r7, #28]
 8009842:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	4a1d      	ldr	r2, [pc, #116]	@ (80098bc <HAL_I2C_Mem_Write_IT+0x108>)
 8009848:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_IT;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	4a1c      	ldr	r2, [pc, #112]	@ (80098c0 <HAL_I2C_Mem_Write_IT+0x10c>)
 800984e:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8009850:	897a      	ldrh	r2, [r7, #10]
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009856:	88fb      	ldrh	r3, [r7, #6]
 8009858:	2b01      	cmp	r3, #1
 800985a:	d109      	bne.n	8009870 <HAL_I2C_Mem_Write_IT+0xbc>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800985c:	893b      	ldrh	r3, [r7, #8]
 800985e:	b2da      	uxtb	r2, r3
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	f04f 32ff 	mov.w	r2, #4294967295
 800986c:	651a      	str	r2, [r3, #80]	@ 0x50
 800986e:	e00b      	b.n	8009888 <HAL_I2C_Mem_Write_IT+0xd4>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009870:	893b      	ldrh	r3, [r7, #8]
 8009872:	0a1b      	lsrs	r3, r3, #8
 8009874:	b29b      	uxth	r3, r3
 8009876:	b2da      	uxtb	r2, r3
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 800987e:	893b      	ldrh	r3, [r7, #8]
 8009880:	b2db      	uxtb	r3, r3
 8009882:	461a      	mov	r2, r3
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* Send Slave Address and Memory Address */
    I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009888:	88fb      	ldrh	r3, [r7, #6]
 800988a:	b2da      	uxtb	r2, r3
 800988c:	8979      	ldrh	r1, [r7, #10]
 800988e:	4b0d      	ldr	r3, [pc, #52]	@ (80098c4 <HAL_I2C_Mem_Write_IT+0x110>)
 8009890:	9300      	str	r3, [sp, #0]
 8009892:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009896:	68f8      	ldr	r0, [r7, #12]
 8009898:	f002 f834 	bl	800b904 <I2C_TransferConfig>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	2200      	movs	r2, #0
 80098a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80098a4:	2101      	movs	r1, #1
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	f002 f85e 	bl	800b968 <I2C_Enable_IRQ>

    return HAL_OK;
 80098ac:	2300      	movs	r3, #0
 80098ae:	e000      	b.n	80098b2 <HAL_I2C_Mem_Write_IT+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80098b0:	2302      	movs	r3, #2
  }
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}
 80098ba:	bf00      	nop
 80098bc:	ffff0000 	.word	0xffff0000
 80098c0:	08009c75 	.word	0x08009c75
 80098c4:	80002000 	.word	0x80002000

080098c8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b08a      	sub	sp, #40	@ 0x28
 80098cc:	af02      	add	r7, sp, #8
 80098ce:	60f8      	str	r0, [r7, #12]
 80098d0:	607a      	str	r2, [r7, #4]
 80098d2:	603b      	str	r3, [r7, #0]
 80098d4:	460b      	mov	r3, r1
 80098d6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80098d8:	2300      	movs	r3, #0
 80098da:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 80098dc:	2300      	movs	r3, #0
 80098de:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80098e6:	b2db      	uxtb	r3, r3
 80098e8:	2b20      	cmp	r3, #32
 80098ea:	f040 80e9 	bne.w	8009ac0 <HAL_I2C_IsDeviceReady+0x1f8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	699b      	ldr	r3, [r3, #24]
 80098f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80098f8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80098fc:	d101      	bne.n	8009902 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 80098fe:	2302      	movs	r3, #2
 8009900:	e0df      	b.n	8009ac2 <HAL_I2C_IsDeviceReady+0x1fa>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009908:	2b01      	cmp	r3, #1
 800990a:	d101      	bne.n	8009910 <HAL_I2C_IsDeviceReady+0x48>
 800990c:	2302      	movs	r3, #2
 800990e:	e0d8      	b.n	8009ac2 <HAL_I2C_IsDeviceReady+0x1fa>
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	2201      	movs	r2, #1
 8009914:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2224      	movs	r2, #36	@ 0x24
 800991c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	2200      	movs	r2, #0
 8009924:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	68db      	ldr	r3, [r3, #12]
 800992a:	2b01      	cmp	r3, #1
 800992c:	d105      	bne.n	800993a <HAL_I2C_IsDeviceReady+0x72>
 800992e:	897b      	ldrh	r3, [r7, #10]
 8009930:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009934:	4b65      	ldr	r3, [pc, #404]	@ (8009acc <HAL_I2C_IsDeviceReady+0x204>)
 8009936:	4313      	orrs	r3, r2
 8009938:	e004      	b.n	8009944 <HAL_I2C_IsDeviceReady+0x7c>
 800993a:	897b      	ldrh	r3, [r7, #10]
 800993c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8009940:	4b63      	ldr	r3, [pc, #396]	@ (8009ad0 <HAL_I2C_IsDeviceReady+0x208>)
 8009942:	4313      	orrs	r3, r2
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	6812      	ldr	r2, [r2, #0]
 8009948:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 800994a:	f7fc fb81 	bl	8006050 <HAL_GetTick>
 800994e:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	699b      	ldr	r3, [r3, #24]
 8009956:	f003 0320 	and.w	r3, r3, #32
 800995a:	2b20      	cmp	r3, #32
 800995c:	bf0c      	ite	eq
 800995e:	2301      	moveq	r3, #1
 8009960:	2300      	movne	r3, #0
 8009962:	b2db      	uxtb	r3, r3
 8009964:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	f003 0310 	and.w	r3, r3, #16
 8009970:	2b10      	cmp	r3, #16
 8009972:	bf0c      	ite	eq
 8009974:	2301      	moveq	r3, #1
 8009976:	2300      	movne	r3, #0
 8009978:	b2db      	uxtb	r3, r3
 800997a:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 800997c:	e034      	b.n	80099e8 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009984:	d01a      	beq.n	80099bc <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009986:	f7fc fb63 	bl	8006050 <HAL_GetTick>
 800998a:	4602      	mov	r2, r0
 800998c:	69bb      	ldr	r3, [r7, #24]
 800998e:	1ad3      	subs	r3, r2, r3
 8009990:	683a      	ldr	r2, [r7, #0]
 8009992:	429a      	cmp	r2, r3
 8009994:	d302      	bcc.n	800999c <HAL_I2C_IsDeviceReady+0xd4>
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	2b00      	cmp	r3, #0
 800999a:	d10f      	bne.n	80099bc <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2220      	movs	r2, #32
 80099a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80099a8:	f043 0220 	orr.w	r2, r3, #32
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80099b8:	2301      	movs	r3, #1
 80099ba:	e082      	b.n	8009ac2 <HAL_I2C_IsDeviceReady+0x1fa>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	699b      	ldr	r3, [r3, #24]
 80099c2:	f003 0320 	and.w	r3, r3, #32
 80099c6:	2b20      	cmp	r3, #32
 80099c8:	bf0c      	ite	eq
 80099ca:	2301      	moveq	r3, #1
 80099cc:	2300      	movne	r3, #0
 80099ce:	b2db      	uxtb	r3, r3
 80099d0:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	699b      	ldr	r3, [r3, #24]
 80099d8:	f003 0310 	and.w	r3, r3, #16
 80099dc:	2b10      	cmp	r3, #16
 80099de:	bf0c      	ite	eq
 80099e0:	2301      	moveq	r3, #1
 80099e2:	2300      	movne	r3, #0
 80099e4:	b2db      	uxtb	r3, r3
 80099e6:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80099e8:	7fbb      	ldrb	r3, [r7, #30]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d102      	bne.n	80099f4 <HAL_I2C_IsDeviceReady+0x12c>
 80099ee:	7f7b      	ldrb	r3, [r7, #29]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d0c4      	beq.n	800997e <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	f003 0310 	and.w	r3, r3, #16
 80099fe:	2b10      	cmp	r3, #16
 8009a00:	d027      	beq.n	8009a52 <HAL_I2C_IsDeviceReady+0x18a>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009a02:	69bb      	ldr	r3, [r7, #24]
 8009a04:	9300      	str	r3, [sp, #0]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	2120      	movs	r1, #32
 8009a0c:	68f8      	ldr	r0, [r7, #12]
 8009a0e:	f001 fdb6 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 8009a12:	4603      	mov	r3, r0
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d00e      	beq.n	8009a36 <HAL_I2C_IsDeviceReady+0x16e>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009a1c:	2b04      	cmp	r3, #4
 8009a1e:	d107      	bne.n	8009a30 <HAL_I2C_IsDeviceReady+0x168>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	2220      	movs	r2, #32
 8009a26:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2200      	movs	r2, #0
 8009a2c:	645a      	str	r2, [r3, #68]	@ 0x44
 8009a2e:	e026      	b.n	8009a7e <HAL_I2C_IsDeviceReady+0x1b6>
          }
          else
          {
            status = HAL_ERROR;
 8009a30:	2301      	movs	r3, #1
 8009a32:	77fb      	strb	r3, [r7, #31]
 8009a34:	e023      	b.n	8009a7e <HAL_I2C_IsDeviceReady+0x1b6>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	2220      	movs	r2, #32
 8009a3c:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	e037      	b.n	8009ac2 <HAL_I2C_IsDeviceReady+0x1fa>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	2210      	movs	r2, #16
 8009a58:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8009a5a:	69bb      	ldr	r3, [r7, #24]
 8009a5c:	9300      	str	r3, [sp, #0]
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	2200      	movs	r2, #0
 8009a62:	2120      	movs	r1, #32
 8009a64:	68f8      	ldr	r0, [r7, #12]
 8009a66:	f001 fd8a 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 8009a6a:	4603      	mov	r3, r0
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d002      	beq.n	8009a76 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          status = HAL_ERROR;
 8009a70:	2301      	movs	r3, #1
 8009a72:	77fb      	strb	r3, [r7, #31]
 8009a74:	e003      	b.n	8009a7e <HAL_I2C_IsDeviceReady+0x1b6>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009a7e:	697b      	ldr	r3, [r7, #20]
 8009a80:	3301      	adds	r3, #1
 8009a82:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8009a84:	697b      	ldr	r3, [r7, #20]
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	429a      	cmp	r2, r3
 8009a8a:	d904      	bls.n	8009a96 <HAL_I2C_IsDeviceReady+0x1ce>
 8009a8c:	7ffb      	ldrb	r3, [r7, #31]
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d101      	bne.n	8009a96 <HAL_I2C_IsDeviceReady+0x1ce>
      {
        status = HAL_OK;
 8009a92:	2300      	movs	r3, #0
 8009a94:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	429a      	cmp	r2, r3
 8009a9c:	f63f af43 	bhi.w	8009926 <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2220      	movs	r2, #32
 8009aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009aac:	f043 0220 	orr.w	r2, r3, #32
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	2200      	movs	r2, #0
 8009ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8009abc:	2301      	movs	r3, #1
 8009abe:	e000      	b.n	8009ac2 <HAL_I2C_IsDeviceReady+0x1fa>
  }
  else
  {
    return HAL_BUSY;
 8009ac0:	2302      	movs	r3, #2
  }
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	3720      	adds	r7, #32
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	bd80      	pop	{r7, pc}
 8009aca:	bf00      	nop
 8009acc:	02002000 	.word	0x02002000
 8009ad0:	02002800 	.word	0x02002800

08009ad4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8009ad4:	b580      	push	{r7, lr}
 8009ad6:	b084      	sub	sp, #16
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	699b      	ldr	r3, [r3, #24]
 8009ae2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d005      	beq.n	8009b00 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009af8:	68ba      	ldr	r2, [r7, #8]
 8009afa:	68f9      	ldr	r1, [r7, #12]
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	4798      	blx	r3
  }
}
 8009b00:	bf00      	nop
 8009b02:	3710      	adds	r7, #16
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}

08009b08 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	699b      	ldr	r3, [r3, #24]
 8009b16:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	0a1b      	lsrs	r3, r3, #8
 8009b24:	f003 0301 	and.w	r3, r3, #1
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d010      	beq.n	8009b4e <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b2c:	693b      	ldr	r3, [r7, #16]
 8009b2e:	09db      	lsrs	r3, r3, #7
 8009b30:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d00a      	beq.n	8009b4e <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b3c:	f043 0201 	orr.w	r2, r3, #1
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009b4c:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8009b4e:	697b      	ldr	r3, [r7, #20]
 8009b50:	0a9b      	lsrs	r3, r3, #10
 8009b52:	f003 0301 	and.w	r3, r3, #1
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d010      	beq.n	8009b7c <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	09db      	lsrs	r3, r3, #7
 8009b5e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d00a      	beq.n	8009b7c <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b6a:	f043 0208 	orr.w	r2, r3, #8
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009b7a:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	0a5b      	lsrs	r3, r3, #9
 8009b80:	f003 0301 	and.w	r3, r3, #1
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d010      	beq.n	8009baa <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8009b88:	693b      	ldr	r3, [r7, #16]
 8009b8a:	09db      	lsrs	r3, r3, #7
 8009b8c:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d00a      	beq.n	8009baa <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b98:	f043 0202 	orr.w	r2, r3, #2
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009ba8:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bae:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f003 030b 	and.w	r3, r3, #11
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d003      	beq.n	8009bc2 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8009bba:	68f9      	ldr	r1, [r7, #12]
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f001 fb85 	bl	800b2cc <I2C_ITError>
  }
}
 8009bc2:	bf00      	nop
 8009bc4:	3718      	adds	r7, #24
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bca:	b480      	push	{r7}
 8009bcc:	b083      	sub	sp, #12
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8009bd2:	bf00      	nop
 8009bd4:	370c      	adds	r7, #12
 8009bd6:	46bd      	mov	sp, r7
 8009bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bdc:	4770      	bx	lr

08009bde <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bde:	b480      	push	{r7}
 8009be0:	b083      	sub	sp, #12
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8009be6:	bf00      	nop
 8009be8:	370c      	adds	r7, #12
 8009bea:	46bd      	mov	sp, r7
 8009bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf0:	4770      	bx	lr

08009bf2 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009bf2:	b480      	push	{r7}
 8009bf4:	b083      	sub	sp, #12
 8009bf6:	af00      	add	r7, sp, #0
 8009bf8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8009bfa:	bf00      	nop
 8009bfc:	370c      	adds	r7, #12
 8009bfe:	46bd      	mov	sp, r7
 8009c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c04:	4770      	bx	lr

08009c06 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c06:	b480      	push	{r7}
 8009c08:	b083      	sub	sp, #12
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8009c0e:	bf00      	nop
 8009c10:	370c      	adds	r7, #12
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr

08009c1a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8009c1a:	b480      	push	{r7}
 8009c1c:	b083      	sub	sp, #12
 8009c1e:	af00      	add	r7, sp, #0
 8009c20:	6078      	str	r0, [r7, #4]
 8009c22:	460b      	mov	r3, r1
 8009c24:	70fb      	strb	r3, [r7, #3]
 8009c26:	4613      	mov	r3, r2
 8009c28:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8009c2a:	bf00      	nop
 8009c2c:	370c      	adds	r7, #12
 8009c2e:	46bd      	mov	sp, r7
 8009c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c34:	4770      	bx	lr

08009c36 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c36:	b480      	push	{r7}
 8009c38:	b083      	sub	sp, #12
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8009c3e:	bf00      	nop
 8009c40:	370c      	adds	r7, #12
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	b083      	sub	sp, #12
 8009c4e:	af00      	add	r7, sp, #0
 8009c50:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8009c52:	bf00      	nop
 8009c54:	370c      	adds	r7, #12
 8009c56:	46bd      	mov	sp, r7
 8009c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c5c:	4770      	bx	lr

08009c5e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8009c5e:	b480      	push	{r7}
 8009c60:	b083      	sub	sp, #12
 8009c62:	af00      	add	r7, sp, #0
 8009c64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8009c66:	bf00      	nop
 8009c68:	370c      	adds	r7, #12
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c70:	4770      	bx	lr
	...

08009c74 <I2C_Mem_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                        uint32_t ITSources)
{
 8009c74:	b580      	push	{r7, lr}
 8009c76:	b088      	sub	sp, #32
 8009c78:	af02      	add	r7, sp, #8
 8009c7a:	60f8      	str	r0, [r7, #12]
 8009c7c:	60b9      	str	r1, [r7, #8]
 8009c7e:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8009c80:	4b93      	ldr	r3, [pc, #588]	@ (8009ed0 <I2C_Mem_ISR_IT+0x25c>)
 8009c82:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009c8e:	2b01      	cmp	r3, #1
 8009c90:	d101      	bne.n	8009c96 <I2C_Mem_ISR_IT+0x22>
 8009c92:	2302      	movs	r3, #2
 8009c94:	e118      	b.n	8009ec8 <I2C_Mem_ISR_IT+0x254>
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	2201      	movs	r2, #1
 8009c9a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009c9e:	693b      	ldr	r3, [r7, #16]
 8009ca0:	091b      	lsrs	r3, r3, #4
 8009ca2:	f003 0301 	and.w	r3, r3, #1
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d013      	beq.n	8009cd2 <I2C_Mem_ISR_IT+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	091b      	lsrs	r3, r3, #4
 8009cae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00d      	beq.n	8009cd2 <I2C_Mem_ISR_IT+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	2210      	movs	r2, #16
 8009cbc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009cc2:	f043 0204 	orr.w	r2, r3, #4
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8009cca:	68f8      	ldr	r0, [r7, #12]
 8009ccc:	f001 fc15 	bl	800b4fa <I2C_Flush_TXDR>
 8009cd0:	e0e5      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	089b      	lsrs	r3, r3, #2
 8009cd6:	f003 0301 	and.w	r3, r3, #1
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d023      	beq.n	8009d26 <I2C_Mem_ISR_IT+0xb2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	089b      	lsrs	r3, r3, #2
 8009ce2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d01d      	beq.n	8009d26 <I2C_Mem_ISR_IT+0xb2>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009cea:	693b      	ldr	r3, [r7, #16]
 8009cec:	f023 0304 	bic.w	r3, r3, #4
 8009cf0:	613b      	str	r3, [r7, #16]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cfc:	b2d2      	uxtb	r2, r2
 8009cfe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d04:	1c5a      	adds	r2, r3, #1
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	3b01      	subs	r3, #1
 8009d1e:	b29a      	uxth	r2, r3
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8009d24:	e0bb      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	085b      	lsrs	r3, r3, #1
 8009d2a:	f003 0301 	and.w	r3, r3, #1
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d02d      	beq.n	8009d8e <I2C_Mem_ISR_IT+0x11a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	085b      	lsrs	r3, r3, #1
 8009d36:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d027      	beq.n	8009d8e <I2C_Mem_ISR_IT+0x11a>
  {
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d46:	d118      	bne.n	8009d7a <I2C_Mem_ISR_IT+0x106>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d4c:	781a      	ldrb	r2, [r3, #0]
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d58:	1c5a      	adds	r2, r3, #1
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d62:	3b01      	subs	r3, #1
 8009d64:	b29a      	uxth	r2, r3
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d6e:	b29b      	uxth	r3, r3
 8009d70:	3b01      	subs	r3, #1
 8009d72:	b29a      	uxth	r2, r3
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d78:	e091      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
    }
    else
    {
      /* Write LSB part of Memory Address */
      hi2c->Instance->TXDR = hi2c->Memaddress;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	68fa      	ldr	r2, [r7, #12]
 8009d80:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8009d82:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	f04f 32ff 	mov.w	r2, #4294967295
 8009d8a:	651a      	str	r2, [r3, #80]	@ 0x50
    if (hi2c->Memaddress == 0xFFFFFFFFU)
 8009d8c:	e087      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009d8e:	693b      	ldr	r3, [r7, #16]
 8009d90:	09db      	lsrs	r3, r3, #7
 8009d92:	f003 0301 	and.w	r3, r3, #1
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d03d      	beq.n	8009e16 <I2C_Mem_ISR_IT+0x1a2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	099b      	lsrs	r3, r3, #6
 8009d9e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d037      	beq.n	8009e16 <I2C_Mem_ISR_IT+0x1a2>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009daa:	b29b      	uxth	r3, r3
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d02c      	beq.n	8009e0a <I2C_Mem_ISR_IT+0x196>
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d128      	bne.n	8009e0a <I2C_Mem_ISR_IT+0x196>
    {
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dbc:	b29b      	uxth	r3, r3
 8009dbe:	2bff      	cmp	r3, #255	@ 0xff
 8009dc0:	d910      	bls.n	8009de4 <I2C_Mem_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	22ff      	movs	r2, #255	@ 0xff
 8009dc6:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009dcc:	b299      	uxth	r1, r3
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dd2:	b2da      	uxtb	r2, r3
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	9300      	str	r3, [sp, #0]
 8009dd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009ddc:	68f8      	ldr	r0, [r7, #12]
 8009dde:	f001 fd91 	bl	800b904 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009de2:	e017      	b.n	8009e14 <I2C_Mem_ISR_IT+0x1a0>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009de8:	b29a      	uxth	r2, r3
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009df2:	b299      	uxth	r1, r3
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009df8:	b2da      	uxtb	r2, r3
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	9300      	str	r3, [sp, #0]
 8009dfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e02:	68f8      	ldr	r0, [r7, #12]
 8009e04:	f001 fd7e 	bl	800b904 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e08:	e004      	b.n	8009e14 <I2C_Mem_ISR_IT+0x1a0>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8009e0a:	2140      	movs	r1, #64	@ 0x40
 8009e0c:	68f8      	ldr	r0, [r7, #12]
 8009e0e:	f001 fa5d 	bl	800b2cc <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009e12:	e044      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
 8009e14:	e043      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	099b      	lsrs	r3, r3, #6
 8009e1a:	f003 0301 	and.w	r3, r3, #1
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d03d      	beq.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	099b      	lsrs	r3, r3, #6
 8009e26:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8009e2a:	2b00      	cmp	r3, #0
 8009e2c:	d037      	beq.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009e2e:	2101      	movs	r1, #1
 8009e30:	68f8      	ldr	r0, [r7, #12]
 8009e32:	f001 fe1d 	bl	800ba70 <I2C_Disable_IRQ>

    /* Enable ERR, TC, STOP, NACK and RXI interrupts */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8009e36:	2102      	movs	r1, #2
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f001 fd95 	bl	800b968 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009e44:	b2db      	uxtb	r3, r3
 8009e46:	2b22      	cmp	r3, #34	@ 0x22
 8009e48:	d101      	bne.n	8009e4e <I2C_Mem_ISR_IT+0x1da>
    {
      direction = I2C_GENERATE_START_READ;
 8009e4a:	4b22      	ldr	r3, [pc, #136]	@ (8009ed4 <I2C_Mem_ISR_IT+0x260>)
 8009e4c:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e52:	b29b      	uxth	r3, r3
 8009e54:	2bff      	cmp	r3, #255	@ 0xff
 8009e56:	d910      	bls.n	8009e7a <I2C_Mem_ISR_IT+0x206>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	22ff      	movs	r2, #255	@ 0xff
 8009e5c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e62:	b299      	uxth	r1, r3
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	697b      	ldr	r3, [r7, #20]
 8009e6c:	9300      	str	r3, [sp, #0]
 8009e6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e72:	68f8      	ldr	r0, [r7, #12]
 8009e74:	f001 fd46 	bl	800b904 <I2C_TransferConfig>
 8009e78:	e011      	b.n	8009e9e <I2C_Mem_ISR_IT+0x22a>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009e7a:	68fb      	ldr	r3, [r7, #12]
 8009e7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e7e:	b29a      	uxth	r2, r3
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009e88:	b299      	uxth	r1, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e8e:	b2da      	uxtb	r2, r3
 8009e90:	697b      	ldr	r3, [r7, #20]
 8009e92:	9300      	str	r3, [sp, #0]
 8009e94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e98:	68f8      	ldr	r0, [r7, #12]
 8009e9a:	f001 fd33 	bl	800b904 <I2C_TransferConfig>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009e9e:	693b      	ldr	r3, [r7, #16]
 8009ea0:	095b      	lsrs	r3, r3, #5
 8009ea2:	f003 0301 	and.w	r3, r3, #1
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	d009      	beq.n	8009ebe <I2C_Mem_ISR_IT+0x24a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	095b      	lsrs	r3, r3, #5
 8009eae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d003      	beq.n	8009ebe <I2C_Mem_ISR_IT+0x24a>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8009eb6:	6939      	ldr	r1, [r7, #16]
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 fe8d 	bl	800abd8 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009ec6:	2300      	movs	r3, #0
}
 8009ec8:	4618      	mov	r0, r3
 8009eca:	3718      	adds	r7, #24
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bd80      	pop	{r7, pc}
 8009ed0:	80002000 	.word	0x80002000
 8009ed4:	80002400 	.word	0x80002400

08009ed8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b086      	sub	sp, #24
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	60f8      	str	r0, [r7, #12]
 8009ee0:	60b9      	str	r1, [r7, #8]
 8009ee2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ef4:	2b01      	cmp	r3, #1
 8009ef6:	d101      	bne.n	8009efc <I2C_Slave_ISR_IT+0x24>
 8009ef8:	2302      	movs	r3, #2
 8009efa:	e0ed      	b.n	800a0d8 <I2C_Slave_ISR_IT+0x200>
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	2201      	movs	r2, #1
 8009f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	095b      	lsrs	r3, r3, #5
 8009f08:	f003 0301 	and.w	r3, r3, #1
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d00a      	beq.n	8009f26 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	095b      	lsrs	r3, r3, #5
 8009f14:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d004      	beq.n	8009f26 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8009f1c:	6939      	ldr	r1, [r7, #16]
 8009f1e:	68f8      	ldr	r0, [r7, #12]
 8009f20:	f000 ff24 	bl	800ad6c <I2C_ITSlaveCplt>
 8009f24:	e0d3      	b.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	091b      	lsrs	r3, r3, #4
 8009f2a:	f003 0301 	and.w	r3, r3, #1
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d04d      	beq.n	8009fce <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d047      	beq.n	8009fce <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f42:	b29b      	uxth	r3, r3
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d128      	bne.n	8009f9a <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f4e:	b2db      	uxtb	r3, r3
 8009f50:	2b28      	cmp	r3, #40	@ 0x28
 8009f52:	d108      	bne.n	8009f66 <I2C_Slave_ISR_IT+0x8e>
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f5a:	d104      	bne.n	8009f66 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8009f5c:	6939      	ldr	r1, [r7, #16]
 8009f5e:	68f8      	ldr	r0, [r7, #12]
 8009f60:	f001 f95e 	bl	800b220 <I2C_ITListenCplt>
 8009f64:	e032      	b.n	8009fcc <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009f6c:	b2db      	uxtb	r3, r3
 8009f6e:	2b29      	cmp	r3, #41	@ 0x29
 8009f70:	d10e      	bne.n	8009f90 <I2C_Slave_ISR_IT+0xb8>
 8009f72:	697b      	ldr	r3, [r7, #20]
 8009f74:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8009f78:	d00a      	beq.n	8009f90 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	2210      	movs	r2, #16
 8009f80:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8009f82:	68f8      	ldr	r0, [r7, #12]
 8009f84:	f001 fab9 	bl	800b4fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f000 fdc6 	bl	800ab1a <I2C_ITSlaveSeqCplt>
 8009f8e:	e01d      	b.n	8009fcc <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2210      	movs	r2, #16
 8009f96:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8009f98:	e096      	b.n	800a0c8 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2210      	movs	r2, #16
 8009fa0:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fa6:	f043 0204 	orr.w	r2, r3, #4
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009fae:	697b      	ldr	r3, [r7, #20]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d004      	beq.n	8009fbe <I2C_Slave_ISR_IT+0xe6>
 8009fb4:	697b      	ldr	r3, [r7, #20]
 8009fb6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009fba:	f040 8085 	bne.w	800a0c8 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	f001 f981 	bl	800b2cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8009fca:	e07d      	b.n	800a0c8 <I2C_Slave_ISR_IT+0x1f0>
 8009fcc:	e07c      	b.n	800a0c8 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009fce:	693b      	ldr	r3, [r7, #16]
 8009fd0:	089b      	lsrs	r3, r3, #2
 8009fd2:	f003 0301 	and.w	r3, r3, #1
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d030      	beq.n	800a03c <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	089b      	lsrs	r3, r3, #2
 8009fde:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8009fe2:	2b00      	cmp	r3, #0
 8009fe4:	d02a      	beq.n	800a03c <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d018      	beq.n	800a022 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ffa:	b2d2      	uxtb	r2, r2
 8009ffc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a002:	1c5a      	adds	r2, r3, #1
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a00c:	3b01      	subs	r3, #1
 800a00e:	b29a      	uxth	r2, r3
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a018:	b29b      	uxth	r3, r3
 800a01a:	3b01      	subs	r3, #1
 800a01c:	b29a      	uxth	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a026:	b29b      	uxth	r3, r3
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d14f      	bne.n	800a0cc <I2C_Slave_ISR_IT+0x1f4>
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a032:	d04b      	beq.n	800a0cc <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f000 fd70 	bl	800ab1a <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800a03a:	e047      	b.n	800a0cc <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a03c:	693b      	ldr	r3, [r7, #16]
 800a03e:	08db      	lsrs	r3, r3, #3
 800a040:	f003 0301 	and.w	r3, r3, #1
 800a044:	2b00      	cmp	r3, #0
 800a046:	d00a      	beq.n	800a05e <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	08db      	lsrs	r3, r3, #3
 800a04c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a050:	2b00      	cmp	r3, #0
 800a052:	d004      	beq.n	800a05e <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800a054:	6939      	ldr	r1, [r7, #16]
 800a056:	68f8      	ldr	r0, [r7, #12]
 800a058:	f000 fc9e 	bl	800a998 <I2C_ITAddrCplt>
 800a05c:	e037      	b.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a05e:	693b      	ldr	r3, [r7, #16]
 800a060:	085b      	lsrs	r3, r3, #1
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b00      	cmp	r3, #0
 800a068:	d031      	beq.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	085b      	lsrs	r3, r3, #1
 800a06e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a072:	2b00      	cmp	r3, #0
 800a074:	d02b      	beq.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a07a:	b29b      	uxth	r3, r3
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d018      	beq.n	800a0b2 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a084:	781a      	ldrb	r2, [r3, #0]
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	681b      	ldr	r3, [r3, #0]
 800a08a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a090:	1c5a      	adds	r2, r3, #1
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a09a:	b29b      	uxth	r3, r3
 800a09c:	3b01      	subs	r3, #1
 800a09e:	b29a      	uxth	r2, r3
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a0a8:	3b01      	subs	r3, #1
 800a0aa:	b29a      	uxth	r2, r3
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	851a      	strh	r2, [r3, #40]	@ 0x28
 800a0b0:	e00d      	b.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800a0b2:	697b      	ldr	r3, [r7, #20]
 800a0b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a0b8:	d002      	beq.n	800a0c0 <I2C_Slave_ISR_IT+0x1e8>
 800a0ba:	697b      	ldr	r3, [r7, #20]
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	d106      	bne.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800a0c0:	68f8      	ldr	r0, [r7, #12]
 800a0c2:	f000 fd2a 	bl	800ab1a <I2C_ITSlaveSeqCplt>
 800a0c6:	e002      	b.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800a0c8:	bf00      	nop
 800a0ca:	e000      	b.n	800a0ce <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 800a0cc:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	2200      	movs	r2, #0
 800a0d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	3718      	adds	r7, #24
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	bd80      	pop	{r7, pc}

0800a0e0 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b088      	sub	sp, #32
 800a0e4:	af02      	add	r7, sp, #8
 800a0e6:	60f8      	str	r0, [r7, #12]
 800a0e8:	60b9      	str	r1, [r7, #8]
 800a0ea:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d101      	bne.n	800a0fa <I2C_Master_ISR_DMA+0x1a>
 800a0f6:	2302      	movs	r3, #2
 800a0f8:	e0e1      	b.n	800a2be <I2C_Master_ISR_DMA+0x1de>
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2201      	movs	r2, #1
 800a0fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	091b      	lsrs	r3, r3, #4
 800a106:	f003 0301 	and.w	r3, r3, #1
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d017      	beq.n	800a13e <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	091b      	lsrs	r3, r3, #4
 800a112:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a116:	2b00      	cmp	r3, #0
 800a118:	d011      	beq.n	800a13e <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a11a:	68fb      	ldr	r3, [r7, #12]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	2210      	movs	r2, #16
 800a120:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a126:	f043 0204 	orr.w	r2, r3, #4
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a12e:	2120      	movs	r1, #32
 800a130:	68f8      	ldr	r0, [r7, #12]
 800a132:	f001 fc19 	bl	800b968 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a136:	68f8      	ldr	r0, [r7, #12]
 800a138:	f001 f9df 	bl	800b4fa <I2C_Flush_TXDR>
 800a13c:	e0ba      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	09db      	lsrs	r3, r3, #7
 800a142:	f003 0301 	and.w	r3, r3, #1
 800a146:	2b00      	cmp	r3, #0
 800a148:	d072      	beq.n	800a230 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	099b      	lsrs	r3, r3, #6
 800a14e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a152:	2b00      	cmp	r3, #0
 800a154:	d06c      	beq.n	800a230 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	681a      	ldr	r2, [r3, #0]
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a164:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d04e      	beq.n	800a20e <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	685b      	ldr	r3, [r3, #4]
 800a176:	b29b      	uxth	r3, r3
 800a178:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a17c:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a182:	b29b      	uxth	r3, r3
 800a184:	2bff      	cmp	r3, #255	@ 0xff
 800a186:	d906      	bls.n	800a196 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	22ff      	movs	r2, #255	@ 0xff
 800a18c:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 800a18e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a192:	617b      	str	r3, [r7, #20]
 800a194:	e010      	b.n	800a1b8 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a19a:	b29a      	uxth	r2, r3
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a1a8:	d003      	beq.n	800a1b2 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1ae:	617b      	str	r3, [r7, #20]
 800a1b0:	e002      	b.n	800a1b8 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800a1b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a1b6:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1bc:	b2da      	uxtb	r2, r3
 800a1be:	8a79      	ldrh	r1, [r7, #18]
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	9300      	str	r3, [sp, #0]
 800a1c4:	697b      	ldr	r3, [r7, #20]
 800a1c6:	68f8      	ldr	r0, [r7, #12]
 800a1c8:	f001 fb9c 	bl	800b904 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a1d0:	b29a      	uxth	r2, r3
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a1d6:	1ad3      	subs	r3, r2, r3
 800a1d8:	b29a      	uxth	r2, r3
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a1e4:	b2db      	uxtb	r3, r3
 800a1e6:	2b22      	cmp	r3, #34	@ 0x22
 800a1e8:	d108      	bne.n	800a1fc <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	681a      	ldr	r2, [r3, #0]
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a1f8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a1fa:	e05b      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	681a      	ldr	r2, [r3, #0]
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a20a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a20c:	e052      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	685b      	ldr	r3, [r3, #4]
 800a214:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a218:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a21c:	d003      	beq.n	800a226 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 800a21e:	68f8      	ldr	r0, [r7, #12]
 800a220:	f000 fc3e 	bl	800aaa0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800a224:	e046      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a226:	2140      	movs	r1, #64	@ 0x40
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f001 f84f 	bl	800b2cc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a22e:	e041      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	099b      	lsrs	r3, r3, #6
 800a234:	f003 0301 	and.w	r3, r3, #1
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d029      	beq.n	800a290 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	099b      	lsrs	r3, r3, #6
 800a240:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a244:	2b00      	cmp	r3, #0
 800a246:	d023      	beq.n	800a290 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a24c:	b29b      	uxth	r3, r3
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d119      	bne.n	800a286 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a25c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a260:	d027      	beq.n	800a2b2 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a266:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a26a:	d108      	bne.n	800a27e <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	685a      	ldr	r2, [r3, #4]
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a27a:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 800a27c:	e019      	b.n	800a2b2 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 800a27e:	68f8      	ldr	r0, [r7, #12]
 800a280:	f000 fc0e 	bl	800aaa0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800a284:	e015      	b.n	800a2b2 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a286:	2140      	movs	r1, #64	@ 0x40
 800a288:	68f8      	ldr	r0, [r7, #12]
 800a28a:	f001 f81f 	bl	800b2cc <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800a28e:	e010      	b.n	800a2b2 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a290:	68bb      	ldr	r3, [r7, #8]
 800a292:	095b      	lsrs	r3, r3, #5
 800a294:	f003 0301 	and.w	r3, r3, #1
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d00b      	beq.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	095b      	lsrs	r3, r3, #5
 800a2a0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d005      	beq.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a2a8:	68b9      	ldr	r1, [r7, #8]
 800a2aa:	68f8      	ldr	r0, [r7, #12]
 800a2ac:	f000 fc94 	bl	800abd8 <I2C_ITMasterCplt>
 800a2b0:	e000      	b.n	800a2b4 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 800a2b2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	2200      	movs	r2, #0
 800a2b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a2bc:	2300      	movs	r3, #0
}
 800a2be:	4618      	mov	r0, r3
 800a2c0:	3718      	adds	r7, #24
 800a2c2:	46bd      	mov	sp, r7
 800a2c4:	bd80      	pop	{r7, pc}
	...

0800a2c8 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b088      	sub	sp, #32
 800a2cc:	af02      	add	r7, sp, #8
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 800a2d4:	4b92      	ldr	r3, [pc, #584]	@ (800a520 <I2C_Mem_ISR_DMA+0x258>)
 800a2d6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d101      	bne.n	800a2e6 <I2C_Mem_ISR_DMA+0x1e>
 800a2e2:	2302      	movs	r3, #2
 800a2e4:	e118      	b.n	800a518 <I2C_Mem_ISR_DMA+0x250>
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2201      	movs	r2, #1
 800a2ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a2ee:	68bb      	ldr	r3, [r7, #8]
 800a2f0:	091b      	lsrs	r3, r3, #4
 800a2f2:	f003 0301 	and.w	r3, r3, #1
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d017      	beq.n	800a32a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	091b      	lsrs	r3, r3, #4
 800a2fe:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a302:	2b00      	cmp	r3, #0
 800a304:	d011      	beq.n	800a32a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2210      	movs	r2, #16
 800a30c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a312:	f043 0204 	orr.w	r2, r3, #4
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800a31a:	2120      	movs	r1, #32
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f001 fb23 	bl	800b968 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	f001 f8e9 	bl	800b4fa <I2C_Flush_TXDR>
 800a328:	e0f1      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	085b      	lsrs	r3, r3, #1
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00f      	beq.n	800a356 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	085b      	lsrs	r3, r3, #1
 800a33a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d009      	beq.n	800a356 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	68fa      	ldr	r2, [r7, #12]
 800a348:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a34a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	f04f 32ff 	mov.w	r2, #4294967295
 800a352:	651a      	str	r2, [r3, #80]	@ 0x50
 800a354:	e0db      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	09db      	lsrs	r3, r3, #7
 800a35a:	f003 0301 	and.w	r3, r3, #1
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d060      	beq.n	800a424 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	099b      	lsrs	r3, r3, #6
 800a366:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d05a      	beq.n	800a424 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a36e:	2101      	movs	r1, #1
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f001 fb7d 	bl	800ba70 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a376:	2110      	movs	r1, #16
 800a378:	68f8      	ldr	r0, [r7, #12]
 800a37a:	f001 faf5 	bl	800b968 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a382:	b29b      	uxth	r3, r3
 800a384:	2b00      	cmp	r3, #0
 800a386:	d048      	beq.n	800a41a <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a38c:	b29b      	uxth	r3, r3
 800a38e:	2bff      	cmp	r3, #255	@ 0xff
 800a390:	d910      	bls.n	800a3b4 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	22ff      	movs	r2, #255	@ 0xff
 800a396:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a39c:	b299      	uxth	r1, r3
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3a2:	b2da      	uxtb	r2, r3
 800a3a4:	2300      	movs	r3, #0
 800a3a6:	9300      	str	r3, [sp, #0]
 800a3a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a3ac:	68f8      	ldr	r0, [r7, #12]
 800a3ae:	f001 faa9 	bl	800b904 <I2C_TransferConfig>
 800a3b2:	e011      	b.n	800a3d8 <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3b8:	b29a      	uxth	r2, r3
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3c2:	b299      	uxth	r1, r3
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3c8:	b2da      	uxtb	r2, r3
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	9300      	str	r3, [sp, #0]
 800a3ce:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a3d2:	68f8      	ldr	r0, [r7, #12]
 800a3d4:	f001 fa96 	bl	800b904 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800a3d8:	68fb      	ldr	r3, [r7, #12]
 800a3da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a3e2:	1ad3      	subs	r3, r2, r3
 800a3e4:	b29a      	uxth	r2, r3
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a3f0:	b2db      	uxtb	r3, r3
 800a3f2:	2b22      	cmp	r3, #34	@ 0x22
 800a3f4:	d108      	bne.n	800a408 <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	681a      	ldr	r2, [r3, #0]
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	681b      	ldr	r3, [r3, #0]
 800a400:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a404:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a406:	e082      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	681a      	ldr	r2, [r3, #0]
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a416:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800a418:	e079      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800a41a:	2140      	movs	r1, #64	@ 0x40
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f000 ff55 	bl	800b2cc <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800a422:	e074      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a424:	68bb      	ldr	r3, [r7, #8]
 800a426:	099b      	lsrs	r3, r3, #6
 800a428:	f003 0301 	and.w	r3, r3, #1
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d05e      	beq.n	800a4ee <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800a430:	687b      	ldr	r3, [r7, #4]
 800a432:	099b      	lsrs	r3, r3, #6
 800a434:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800a438:	2b00      	cmp	r3, #0
 800a43a:	d058      	beq.n	800a4ee <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800a43c:	2101      	movs	r1, #1
 800a43e:	68f8      	ldr	r0, [r7, #12]
 800a440:	f001 fb16 	bl	800ba70 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800a444:	2110      	movs	r1, #16
 800a446:	68f8      	ldr	r0, [r7, #12]
 800a448:	f001 fa8e 	bl	800b968 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a452:	b2db      	uxtb	r3, r3
 800a454:	2b22      	cmp	r3, #34	@ 0x22
 800a456:	d101      	bne.n	800a45c <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800a458:	4b32      	ldr	r3, [pc, #200]	@ (800a524 <I2C_Mem_ISR_DMA+0x25c>)
 800a45a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a460:	b29b      	uxth	r3, r3
 800a462:	2bff      	cmp	r3, #255	@ 0xff
 800a464:	d910      	bls.n	800a488 <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800a466:	68fb      	ldr	r3, [r7, #12]
 800a468:	22ff      	movs	r2, #255	@ 0xff
 800a46a:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a470:	b299      	uxth	r1, r3
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a476:	b2da      	uxtb	r2, r3
 800a478:	697b      	ldr	r3, [r7, #20]
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a480:	68f8      	ldr	r0, [r7, #12]
 800a482:	f001 fa3f 	bl	800b904 <I2C_TransferConfig>
 800a486:	e011      	b.n	800a4ac <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a48c:	b29a      	uxth	r2, r3
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a496:	b299      	uxth	r1, r3
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a49c:	b2da      	uxtb	r2, r3
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	9300      	str	r3, [sp, #0]
 800a4a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a4a6:	68f8      	ldr	r0, [r7, #12]
 800a4a8:	f001 fa2c 	bl	800b904 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a4b0:	b29a      	uxth	r2, r3
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4b6:	1ad3      	subs	r3, r2, r3
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4c4:	b2db      	uxtb	r3, r3
 800a4c6:	2b22      	cmp	r3, #34	@ 0x22
 800a4c8:	d108      	bne.n	800a4dc <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	681a      	ldr	r2, [r3, #0]
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a4d8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4da:	e018      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4ea:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a4ec:	e00f      	b.n	800a50e <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	095b      	lsrs	r3, r3, #5
 800a4f2:	f003 0301 	and.w	r3, r3, #1
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d009      	beq.n	800a50e <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	095b      	lsrs	r3, r3, #5
 800a4fe:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a502:	2b00      	cmp	r3, #0
 800a504:	d003      	beq.n	800a50e <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800a506:	68b9      	ldr	r1, [r7, #8]
 800a508:	68f8      	ldr	r0, [r7, #12]
 800a50a:	f000 fb65 	bl	800abd8 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3718      	adds	r7, #24
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	80002000 	.word	0x80002000
 800a524:	80002400 	.word	0x80002400

0800a528 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b088      	sub	sp, #32
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	60f8      	str	r0, [r7, #12]
 800a530:	60b9      	str	r1, [r7, #8]
 800a532:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a538:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800a53a:	2300      	movs	r3, #0
 800a53c:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a544:	2b01      	cmp	r3, #1
 800a546:	d101      	bne.n	800a54c <I2C_Slave_ISR_DMA+0x24>
 800a548:	2302      	movs	r3, #2
 800a54a:	e1cc      	b.n	800a8e6 <I2C_Slave_ISR_DMA+0x3be>
 800a54c:	68fb      	ldr	r3, [r7, #12]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	095b      	lsrs	r3, r3, #5
 800a558:	f003 0301 	and.w	r3, r3, #1
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00a      	beq.n	800a576 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	095b      	lsrs	r3, r3, #5
 800a564:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d004      	beq.n	800a576 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 800a56c:	68b9      	ldr	r1, [r7, #8]
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f000 fbfc 	bl	800ad6c <I2C_ITSlaveCplt>
 800a574:	e1b2      	b.n	800a8dc <I2C_Slave_ISR_DMA+0x3b4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a576:	68bb      	ldr	r3, [r7, #8]
 800a578:	091b      	lsrs	r3, r3, #4
 800a57a:	f003 0301 	and.w	r3, r3, #1
 800a57e:	2b00      	cmp	r3, #0
 800a580:	f000 819c 	beq.w	800a8bc <I2C_Slave_ISR_DMA+0x394>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	091b      	lsrs	r3, r3, #4
 800a588:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	f000 8195 	beq.w	800a8bc <I2C_Slave_ISR_DMA+0x394>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	0b9b      	lsrs	r3, r3, #14
 800a596:	f003 0301 	and.w	r3, r3, #1
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d106      	bne.n	800a5ac <I2C_Slave_ISR_DMA+0x84>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	0bdb      	lsrs	r3, r3, #15
 800a5a2:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	f000 8181 	beq.w	800a8ae <I2C_Slave_ISR_DMA+0x386>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d07c      	beq.n	800a6ae <I2C_Slave_ISR_DMA+0x186>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	0bdb      	lsrs	r3, r3, #15
 800a5b8:	f003 0301 	and.w	r3, r3, #1
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d076      	beq.n	800a6ae <I2C_Slave_ISR_DMA+0x186>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	4a75      	ldr	r2, [pc, #468]	@ (800a79c <I2C_Slave_ISR_DMA+0x274>)
 800a5c8:	4293      	cmp	r3, r2
 800a5ca:	d059      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	4a73      	ldr	r2, [pc, #460]	@ (800a7a0 <I2C_Slave_ISR_DMA+0x278>)
 800a5d4:	4293      	cmp	r3, r2
 800a5d6:	d053      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	4a71      	ldr	r2, [pc, #452]	@ (800a7a4 <I2C_Slave_ISR_DMA+0x27c>)
 800a5e0:	4293      	cmp	r3, r2
 800a5e2:	d04d      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5e8:	681b      	ldr	r3, [r3, #0]
 800a5ea:	4a6f      	ldr	r2, [pc, #444]	@ (800a7a8 <I2C_Slave_ISR_DMA+0x280>)
 800a5ec:	4293      	cmp	r3, r2
 800a5ee:	d047      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a6d      	ldr	r2, [pc, #436]	@ (800a7ac <I2C_Slave_ISR_DMA+0x284>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d041      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	4a6b      	ldr	r2, [pc, #428]	@ (800a7b0 <I2C_Slave_ISR_DMA+0x288>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d03b      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	4a69      	ldr	r2, [pc, #420]	@ (800a7b4 <I2C_Slave_ISR_DMA+0x28c>)
 800a610:	4293      	cmp	r3, r2
 800a612:	d035      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	4a67      	ldr	r2, [pc, #412]	@ (800a7b8 <I2C_Slave_ISR_DMA+0x290>)
 800a61c:	4293      	cmp	r3, r2
 800a61e:	d02f      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4a65      	ldr	r2, [pc, #404]	@ (800a7bc <I2C_Slave_ISR_DMA+0x294>)
 800a628:	4293      	cmp	r3, r2
 800a62a:	d029      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	4a63      	ldr	r2, [pc, #396]	@ (800a7c0 <I2C_Slave_ISR_DMA+0x298>)
 800a634:	4293      	cmp	r3, r2
 800a636:	d023      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	4a61      	ldr	r2, [pc, #388]	@ (800a7c4 <I2C_Slave_ISR_DMA+0x29c>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d01d      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a648:	681b      	ldr	r3, [r3, #0]
 800a64a:	4a5f      	ldr	r2, [pc, #380]	@ (800a7c8 <I2C_Slave_ISR_DMA+0x2a0>)
 800a64c:	4293      	cmp	r3, r2
 800a64e:	d017      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	4a5d      	ldr	r2, [pc, #372]	@ (800a7cc <I2C_Slave_ISR_DMA+0x2a4>)
 800a658:	4293      	cmp	r3, r2
 800a65a:	d011      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a660:	681b      	ldr	r3, [r3, #0]
 800a662:	4a5b      	ldr	r2, [pc, #364]	@ (800a7d0 <I2C_Slave_ISR_DMA+0x2a8>)
 800a664:	4293      	cmp	r3, r2
 800a666:	d00b      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	4a59      	ldr	r2, [pc, #356]	@ (800a7d4 <I2C_Slave_ISR_DMA+0x2ac>)
 800a670:	4293      	cmp	r3, r2
 800a672:	d005      	beq.n	800a680 <I2C_Slave_ISR_DMA+0x158>
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	4a57      	ldr	r2, [pc, #348]	@ (800a7d8 <I2C_Slave_ISR_DMA+0x2b0>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d109      	bne.n	800a694 <I2C_Slave_ISR_DMA+0x16c>
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	685b      	ldr	r3, [r3, #4]
 800a688:	2b00      	cmp	r3, #0
 800a68a:	bf0c      	ite	eq
 800a68c:	2301      	moveq	r3, #1
 800a68e:	2300      	movne	r3, #0
 800a690:	b2db      	uxtb	r3, r3
 800a692:	e008      	b.n	800a6a6 <I2C_Slave_ISR_DMA+0x17e>
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	685b      	ldr	r3, [r3, #4]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	bf0c      	ite	eq
 800a6a0:	2301      	moveq	r3, #1
 800a6a2:	2300      	movne	r3, #0
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	d001      	beq.n	800a6ae <I2C_Slave_ISR_DMA+0x186>
          {
            treatdmanack = 1U;
 800a6aa:	2301      	movs	r3, #1
 800a6ac:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 800a6ae:	68fb      	ldr	r3, [r7, #12]
 800a6b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	f000 809f 	beq.w	800a7f6 <I2C_Slave_ISR_DMA+0x2ce>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	0b9b      	lsrs	r3, r3, #14
 800a6bc:	f003 0301 	and.w	r3, r3, #1
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	f000 8098 	beq.w	800a7f6 <I2C_Slave_ISR_DMA+0x2ce>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	4a33      	ldr	r2, [pc, #204]	@ (800a79c <I2C_Slave_ISR_DMA+0x274>)
 800a6ce:	4293      	cmp	r3, r2
 800a6d0:	d059      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	4a31      	ldr	r2, [pc, #196]	@ (800a7a0 <I2C_Slave_ISR_DMA+0x278>)
 800a6da:	4293      	cmp	r3, r2
 800a6dc:	d053      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	4a2f      	ldr	r2, [pc, #188]	@ (800a7a4 <I2C_Slave_ISR_DMA+0x27c>)
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d04d      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a7a8 <I2C_Slave_ISR_DMA+0x280>)
 800a6f2:	4293      	cmp	r3, r2
 800a6f4:	d047      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	4a2b      	ldr	r2, [pc, #172]	@ (800a7ac <I2C_Slave_ISR_DMA+0x284>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d041      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	4a29      	ldr	r2, [pc, #164]	@ (800a7b0 <I2C_Slave_ISR_DMA+0x288>)
 800a70a:	4293      	cmp	r3, r2
 800a70c:	d03b      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	4a27      	ldr	r2, [pc, #156]	@ (800a7b4 <I2C_Slave_ISR_DMA+0x28c>)
 800a716:	4293      	cmp	r3, r2
 800a718:	d035      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a25      	ldr	r2, [pc, #148]	@ (800a7b8 <I2C_Slave_ISR_DMA+0x290>)
 800a722:	4293      	cmp	r3, r2
 800a724:	d02f      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a23      	ldr	r2, [pc, #140]	@ (800a7bc <I2C_Slave_ISR_DMA+0x294>)
 800a72e:	4293      	cmp	r3, r2
 800a730:	d029      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a732:	68fb      	ldr	r3, [r7, #12]
 800a734:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	4a21      	ldr	r2, [pc, #132]	@ (800a7c0 <I2C_Slave_ISR_DMA+0x298>)
 800a73a:	4293      	cmp	r3, r2
 800a73c:	d023      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	4a1f      	ldr	r2, [pc, #124]	@ (800a7c4 <I2C_Slave_ISR_DMA+0x29c>)
 800a746:	4293      	cmp	r3, r2
 800a748:	d01d      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a1d      	ldr	r2, [pc, #116]	@ (800a7c8 <I2C_Slave_ISR_DMA+0x2a0>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d017      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	4a1b      	ldr	r2, [pc, #108]	@ (800a7cc <I2C_Slave_ISR_DMA+0x2a4>)
 800a75e:	4293      	cmp	r3, r2
 800a760:	d011      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	4a19      	ldr	r2, [pc, #100]	@ (800a7d0 <I2C_Slave_ISR_DMA+0x2a8>)
 800a76a:	4293      	cmp	r3, r2
 800a76c:	d00b      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	4a17      	ldr	r2, [pc, #92]	@ (800a7d4 <I2C_Slave_ISR_DMA+0x2ac>)
 800a776:	4293      	cmp	r3, r2
 800a778:	d005      	beq.n	800a786 <I2C_Slave_ISR_DMA+0x25e>
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	4a15      	ldr	r2, [pc, #84]	@ (800a7d8 <I2C_Slave_ISR_DMA+0x2b0>)
 800a782:	4293      	cmp	r3, r2
 800a784:	d12a      	bne.n	800a7dc <I2C_Slave_ISR_DMA+0x2b4>
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	bf0c      	ite	eq
 800a792:	2301      	moveq	r3, #1
 800a794:	2300      	movne	r3, #0
 800a796:	b2db      	uxtb	r3, r3
 800a798:	e029      	b.n	800a7ee <I2C_Slave_ISR_DMA+0x2c6>
 800a79a:	bf00      	nop
 800a79c:	40020010 	.word	0x40020010
 800a7a0:	40020028 	.word	0x40020028
 800a7a4:	40020040 	.word	0x40020040
 800a7a8:	40020058 	.word	0x40020058
 800a7ac:	40020070 	.word	0x40020070
 800a7b0:	40020088 	.word	0x40020088
 800a7b4:	400200a0 	.word	0x400200a0
 800a7b8:	400200b8 	.word	0x400200b8
 800a7bc:	40020410 	.word	0x40020410
 800a7c0:	40020428 	.word	0x40020428
 800a7c4:	40020440 	.word	0x40020440
 800a7c8:	40020458 	.word	0x40020458
 800a7cc:	40020470 	.word	0x40020470
 800a7d0:	40020488 	.word	0x40020488
 800a7d4:	400204a0 	.word	0x400204a0
 800a7d8:	400204b8 	.word	0x400204b8
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	bf0c      	ite	eq
 800a7e8:	2301      	moveq	r3, #1
 800a7ea:	2300      	movne	r3, #0
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d001      	beq.n	800a7f6 <I2C_Slave_ISR_DMA+0x2ce>
          {
            treatdmanack = 1U;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 800a7f6:	69fb      	ldr	r3, [r7, #28]
 800a7f8:	2b01      	cmp	r3, #1
 800a7fa:	d128      	bne.n	800a84e <I2C_Slave_ISR_DMA+0x326>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a802:	b2db      	uxtb	r3, r3
 800a804:	2b28      	cmp	r3, #40	@ 0x28
 800a806:	d108      	bne.n	800a81a <I2C_Slave_ISR_DMA+0x2f2>
 800a808:	69bb      	ldr	r3, [r7, #24]
 800a80a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800a80e:	d104      	bne.n	800a81a <I2C_Slave_ISR_DMA+0x2f2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 800a810:	68b9      	ldr	r1, [r7, #8]
 800a812:	68f8      	ldr	r0, [r7, #12]
 800a814:	f000 fd04 	bl	800b220 <I2C_ITListenCplt>
 800a818:	e048      	b.n	800a8ac <I2C_Slave_ISR_DMA+0x384>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a820:	b2db      	uxtb	r3, r3
 800a822:	2b29      	cmp	r3, #41	@ 0x29
 800a824:	d10e      	bne.n	800a844 <I2C_Slave_ISR_DMA+0x31c>
 800a826:	69bb      	ldr	r3, [r7, #24]
 800a828:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a82c:	d00a      	beq.n	800a844 <I2C_Slave_ISR_DMA+0x31c>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	2210      	movs	r2, #16
 800a834:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800a836:	68f8      	ldr	r0, [r7, #12]
 800a838:	f000 fe5f 	bl	800b4fa <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800a83c:	68f8      	ldr	r0, [r7, #12]
 800a83e:	f000 f96c 	bl	800ab1a <I2C_ITSlaveSeqCplt>
 800a842:	e033      	b.n	800a8ac <I2C_Slave_ISR_DMA+0x384>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	2210      	movs	r2, #16
 800a84a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800a84c:	e034      	b.n	800a8b8 <I2C_Slave_ISR_DMA+0x390>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	2210      	movs	r2, #16
 800a854:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a856:	68fb      	ldr	r3, [r7, #12]
 800a858:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a85a:	f043 0204 	orr.w	r2, r3, #4
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a868:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800a86a:	69bb      	ldr	r3, [r7, #24]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d003      	beq.n	800a878 <I2C_Slave_ISR_DMA+0x350>
 800a870:	69bb      	ldr	r3, [r7, #24]
 800a872:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a876:	d11f      	bne.n	800a8b8 <I2C_Slave_ISR_DMA+0x390>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a878:	7dfb      	ldrb	r3, [r7, #23]
 800a87a:	2b21      	cmp	r3, #33	@ 0x21
 800a87c:	d002      	beq.n	800a884 <I2C_Slave_ISR_DMA+0x35c>
 800a87e:	7dfb      	ldrb	r3, [r7, #23]
 800a880:	2b29      	cmp	r3, #41	@ 0x29
 800a882:	d103      	bne.n	800a88c <I2C_Slave_ISR_DMA+0x364>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	2221      	movs	r2, #33	@ 0x21
 800a888:	631a      	str	r2, [r3, #48]	@ 0x30
 800a88a:	e008      	b.n	800a89e <I2C_Slave_ISR_DMA+0x376>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800a88c:	7dfb      	ldrb	r3, [r7, #23]
 800a88e:	2b22      	cmp	r3, #34	@ 0x22
 800a890:	d002      	beq.n	800a898 <I2C_Slave_ISR_DMA+0x370>
 800a892:	7dfb      	ldrb	r3, [r7, #23]
 800a894:	2b2a      	cmp	r3, #42	@ 0x2a
 800a896:	d102      	bne.n	800a89e <I2C_Slave_ISR_DMA+0x376>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800a898:	68fb      	ldr	r3, [r7, #12]
 800a89a:	2222      	movs	r2, #34	@ 0x22
 800a89c:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a8a2:	4619      	mov	r1, r3
 800a8a4:	68f8      	ldr	r0, [r7, #12]
 800a8a6:	f000 fd11 	bl	800b2cc <I2C_ITError>
      if (treatdmanack == 1U)
 800a8aa:	e005      	b.n	800a8b8 <I2C_Slave_ISR_DMA+0x390>
 800a8ac:	e004      	b.n	800a8b8 <I2C_Slave_ISR_DMA+0x390>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	2210      	movs	r2, #16
 800a8b4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a8b6:	e011      	b.n	800a8dc <I2C_Slave_ISR_DMA+0x3b4>
      if (treatdmanack == 1U)
 800a8b8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800a8ba:	e00f      	b.n	800a8dc <I2C_Slave_ISR_DMA+0x3b4>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a8bc:	68bb      	ldr	r3, [r7, #8]
 800a8be:	08db      	lsrs	r3, r3, #3
 800a8c0:	f003 0301 	and.w	r3, r3, #1
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d009      	beq.n	800a8dc <I2C_Slave_ISR_DMA+0x3b4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	08db      	lsrs	r3, r3, #3
 800a8cc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d003      	beq.n	800a8dc <I2C_Slave_ISR_DMA+0x3b4>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800a8d4:	68b9      	ldr	r1, [r7, #8]
 800a8d6:	68f8      	ldr	r0, [r7, #12]
 800a8d8:	f000 f85e 	bl	800a998 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2200      	movs	r2, #0
 800a8e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a8e4:	2300      	movs	r3, #0
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3720      	adds	r7, #32
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}
 800a8ee:	bf00      	nop

0800a8f0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a8f0:	b580      	push	{r7, lr}
 800a8f2:	b086      	sub	sp, #24
 800a8f4:	af02      	add	r7, sp, #8
 800a8f6:	60f8      	str	r0, [r7, #12]
 800a8f8:	4608      	mov	r0, r1
 800a8fa:	4611      	mov	r1, r2
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	4603      	mov	r3, r0
 800a900:	817b      	strh	r3, [r7, #10]
 800a902:	460b      	mov	r3, r1
 800a904:	813b      	strh	r3, [r7, #8]
 800a906:	4613      	mov	r3, r2
 800a908:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a90a:	88fb      	ldrh	r3, [r7, #6]
 800a90c:	b2da      	uxtb	r2, r3
 800a90e:	8979      	ldrh	r1, [r7, #10]
 800a910:	4b20      	ldr	r3, [pc, #128]	@ (800a994 <I2C_RequestMemoryRead+0xa4>)
 800a912:	9300      	str	r3, [sp, #0]
 800a914:	2300      	movs	r3, #0
 800a916:	68f8      	ldr	r0, [r7, #12]
 800a918:	f000 fff4 	bl	800b904 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a91c:	69fa      	ldr	r2, [r7, #28]
 800a91e:	69b9      	ldr	r1, [r7, #24]
 800a920:	68f8      	ldr	r0, [r7, #12]
 800a922:	f000 fe85 	bl	800b630 <I2C_WaitOnTXISFlagUntilTimeout>
 800a926:	4603      	mov	r3, r0
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d001      	beq.n	800a930 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a92c:	2301      	movs	r3, #1
 800a92e:	e02c      	b.n	800a98a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a930:	88fb      	ldrh	r3, [r7, #6]
 800a932:	2b01      	cmp	r3, #1
 800a934:	d105      	bne.n	800a942 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a936:	893b      	ldrh	r3, [r7, #8]
 800a938:	b2da      	uxtb	r2, r3
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681b      	ldr	r3, [r3, #0]
 800a93e:	629a      	str	r2, [r3, #40]	@ 0x28
 800a940:	e015      	b.n	800a96e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a942:	893b      	ldrh	r3, [r7, #8]
 800a944:	0a1b      	lsrs	r3, r3, #8
 800a946:	b29b      	uxth	r3, r3
 800a948:	b2da      	uxtb	r2, r3
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a950:	69fa      	ldr	r2, [r7, #28]
 800a952:	69b9      	ldr	r1, [r7, #24]
 800a954:	68f8      	ldr	r0, [r7, #12]
 800a956:	f000 fe6b 	bl	800b630 <I2C_WaitOnTXISFlagUntilTimeout>
 800a95a:	4603      	mov	r3, r0
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d001      	beq.n	800a964 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a960:	2301      	movs	r3, #1
 800a962:	e012      	b.n	800a98a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a964:	893b      	ldrh	r3, [r7, #8]
 800a966:	b2da      	uxtb	r2, r3
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a96e:	69fb      	ldr	r3, [r7, #28]
 800a970:	9300      	str	r3, [sp, #0]
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	2200      	movs	r2, #0
 800a976:	2140      	movs	r1, #64	@ 0x40
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f000 fe00 	bl	800b57e <I2C_WaitOnFlagUntilTimeout>
 800a97e:	4603      	mov	r3, r0
 800a980:	2b00      	cmp	r3, #0
 800a982:	d001      	beq.n	800a988 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a984:	2301      	movs	r3, #1
 800a986:	e000      	b.n	800a98a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}
 800a992:	bf00      	nop
 800a994:	80002000 	.word	0x80002000

0800a998 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800a998:	b580      	push	{r7, lr}
 800a99a:	b084      	sub	sp, #16
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a9a8:	b2db      	uxtb	r3, r3
 800a9aa:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800a9ae:	2b28      	cmp	r3, #40	@ 0x28
 800a9b0:	d16a      	bne.n	800aa88 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	699b      	ldr	r3, [r3, #24]
 800a9b8:	0c1b      	lsrs	r3, r3, #16
 800a9ba:	b2db      	uxtb	r3, r3
 800a9bc:	f003 0301 	and.w	r3, r3, #1
 800a9c0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	699b      	ldr	r3, [r3, #24]
 800a9c8:	0c1b      	lsrs	r3, r3, #16
 800a9ca:	b29b      	uxth	r3, r3
 800a9cc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a9d0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	689b      	ldr	r3, [r3, #8]
 800a9d8:	b29b      	uxth	r3, r3
 800a9da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a9de:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	68db      	ldr	r3, [r3, #12]
 800a9e6:	b29b      	uxth	r3, r3
 800a9e8:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 800a9ec:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	68db      	ldr	r3, [r3, #12]
 800a9f2:	2b02      	cmp	r3, #2
 800a9f4:	d138      	bne.n	800aa68 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800a9f6:	897b      	ldrh	r3, [r7, #10]
 800a9f8:	09db      	lsrs	r3, r3, #7
 800a9fa:	b29a      	uxth	r2, r3
 800a9fc:	89bb      	ldrh	r3, [r7, #12]
 800a9fe:	4053      	eors	r3, r2
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	f003 0306 	and.w	r3, r3, #6
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d11c      	bne.n	800aa44 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800aa0a:	897b      	ldrh	r3, [r7, #10]
 800aa0c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa12:	1c5a      	adds	r2, r3, #1
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aa1c:	2b02      	cmp	r3, #2
 800aa1e:	d13b      	bne.n	800aa98 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	2200      	movs	r2, #0
 800aa24:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	2208      	movs	r2, #8
 800aa2c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa36:	89ba      	ldrh	r2, [r7, #12]
 800aa38:	7bfb      	ldrb	r3, [r7, #15]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f7ff f8ec 	bl	8009c1a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800aa42:	e029      	b.n	800aa98 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 800aa44:	893b      	ldrh	r3, [r7, #8]
 800aa46:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800aa48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f001 f80f 	bl	800ba70 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	2200      	movs	r2, #0
 800aa56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa5a:	89ba      	ldrh	r2, [r7, #12]
 800aa5c:	7bfb      	ldrb	r3, [r7, #15]
 800aa5e:	4619      	mov	r1, r3
 800aa60:	6878      	ldr	r0, [r7, #4]
 800aa62:	f7ff f8da 	bl	8009c1a <HAL_I2C_AddrCallback>
}
 800aa66:	e017      	b.n	800aa98 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800aa68:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aa6c:	6878      	ldr	r0, [r7, #4]
 800aa6e:	f000 ffff 	bl	800ba70 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	2200      	movs	r2, #0
 800aa76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800aa7a:	89ba      	ldrh	r2, [r7, #12]
 800aa7c:	7bfb      	ldrb	r3, [r7, #15]
 800aa7e:	4619      	mov	r1, r3
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7ff f8ca 	bl	8009c1a <HAL_I2C_AddrCallback>
}
 800aa86:	e007      	b.n	800aa98 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	681b      	ldr	r3, [r3, #0]
 800aa8c:	2208      	movs	r2, #8
 800aa8e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	2200      	movs	r2, #0
 800aa94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800aa98:	bf00      	nop
 800aa9a:	3710      	adds	r7, #16
 800aa9c:	46bd      	mov	sp, r7
 800aa9e:	bd80      	pop	{r7, pc}

0800aaa0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800aaa0:	b580      	push	{r7, lr}
 800aaa2:	b082      	sub	sp, #8
 800aaa4:	af00      	add	r7, sp, #0
 800aaa6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	2200      	movs	r2, #0
 800aaac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aab6:	b2db      	uxtb	r3, r3
 800aab8:	2b21      	cmp	r3, #33	@ 0x21
 800aaba:	d115      	bne.n	800aae8 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2220      	movs	r2, #32
 800aac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	2211      	movs	r2, #17
 800aac8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	2200      	movs	r2, #0
 800aace:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800aad0:	2101      	movs	r1, #1
 800aad2:	6878      	ldr	r0, [r7, #4]
 800aad4:	f000 ffcc 	bl	800ba70 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	2200      	movs	r2, #0
 800aadc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f7ff f872 	bl	8009bca <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800aae6:	e014      	b.n	800ab12 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2220      	movs	r2, #32
 800aaec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2212      	movs	r2, #18
 800aaf4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2200      	movs	r2, #0
 800aafa:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800aafc:	2102      	movs	r1, #2
 800aafe:	6878      	ldr	r0, [r7, #4]
 800ab00:	f000 ffb6 	bl	800ba70 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	2200      	movs	r2, #0
 800ab08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f7ff f866 	bl	8009bde <HAL_I2C_MasterRxCpltCallback>
}
 800ab12:	bf00      	nop
 800ab14:	3708      	adds	r7, #8
 800ab16:	46bd      	mov	sp, r7
 800ab18:	bd80      	pop	{r7, pc}

0800ab1a <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800ab1a:	b580      	push	{r7, lr}
 800ab1c:	b084      	sub	sp, #16
 800ab1e:	af00      	add	r7, sp, #0
 800ab20:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	0b9b      	lsrs	r3, r3, #14
 800ab36:	f003 0301 	and.w	r3, r3, #1
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d008      	beq.n	800ab50 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ab4c:	601a      	str	r2, [r3, #0]
 800ab4e:	e00d      	b.n	800ab6c <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	0bdb      	lsrs	r3, r3, #15
 800ab54:	f003 0301 	and.w	r3, r3, #1
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d007      	beq.n	800ab6c <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800ab6a:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	2b29      	cmp	r3, #41	@ 0x29
 800ab76:	d112      	bne.n	800ab9e <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2228      	movs	r2, #40	@ 0x28
 800ab7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	2221      	movs	r2, #33	@ 0x21
 800ab84:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800ab86:	2101      	movs	r1, #1
 800ab88:	6878      	ldr	r0, [r7, #4]
 800ab8a:	f000 ff71 	bl	800ba70 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	2200      	movs	r2, #0
 800ab92:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800ab96:	6878      	ldr	r0, [r7, #4]
 800ab98:	f7ff f82b 	bl	8009bf2 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800ab9c:	e017      	b.n	800abce <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aba4:	b2db      	uxtb	r3, r3
 800aba6:	2b2a      	cmp	r3, #42	@ 0x2a
 800aba8:	d111      	bne.n	800abce <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	2228      	movs	r2, #40	@ 0x28
 800abae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	2222      	movs	r2, #34	@ 0x22
 800abb6:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800abb8:	2102      	movs	r1, #2
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f000 ff58 	bl	800ba70 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2200      	movs	r2, #0
 800abc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800abc8:	6878      	ldr	r0, [r7, #4]
 800abca:	f7ff f81c 	bl	8009c06 <HAL_I2C_SlaveRxCpltCallback>
}
 800abce:	bf00      	nop
 800abd0:	3710      	adds	r7, #16
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
	...

0800abd8 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
 800abe0:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 800abe2:	683b      	ldr	r3, [r7, #0]
 800abe4:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	2220      	movs	r2, #32
 800abec:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800abf4:	b2db      	uxtb	r3, r3
 800abf6:	2b21      	cmp	r3, #33	@ 0x21
 800abf8:	d107      	bne.n	800ac0a <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800abfa:	2101      	movs	r1, #1
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 ff37 	bl	800ba70 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	2211      	movs	r2, #17
 800ac06:	631a      	str	r2, [r3, #48]	@ 0x30
 800ac08:	e00c      	b.n	800ac24 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac10:	b2db      	uxtb	r3, r3
 800ac12:	2b22      	cmp	r3, #34	@ 0x22
 800ac14:	d106      	bne.n	800ac24 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800ac16:	2102      	movs	r1, #2
 800ac18:	6878      	ldr	r0, [r7, #4]
 800ac1a:	f000 ff29 	bl	800ba70 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	2212      	movs	r2, #18
 800ac22:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	6859      	ldr	r1, [r3, #4]
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681a      	ldr	r2, [r3, #0]
 800ac2e:	4b4d      	ldr	r3, [pc, #308]	@ (800ad64 <I2C_ITMasterCplt+0x18c>)
 800ac30:	400b      	ands	r3, r1
 800ac32:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	2200      	movs	r2, #0
 800ac38:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	4a4a      	ldr	r2, [pc, #296]	@ (800ad68 <I2C_ITMasterCplt+0x190>)
 800ac3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800ac40:	697b      	ldr	r3, [r7, #20]
 800ac42:	091b      	lsrs	r3, r3, #4
 800ac44:	f003 0301 	and.w	r3, r3, #1
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d009      	beq.n	800ac60 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	2210      	movs	r2, #16
 800ac52:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac58:	f043 0204 	orr.w	r2, r3, #4
 800ac5c:	687b      	ldr	r3, [r7, #4]
 800ac5e:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800ac60:	687b      	ldr	r3, [r7, #4]
 800ac62:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	2b60      	cmp	r3, #96	@ 0x60
 800ac6a:	d10b      	bne.n	800ac84 <I2C_ITMasterCplt+0xac>
 800ac6c:	697b      	ldr	r3, [r7, #20]
 800ac6e:	089b      	lsrs	r3, r3, #2
 800ac70:	f003 0301 	and.w	r3, r3, #1
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	d005      	beq.n	800ac84 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac7e:	b2db      	uxtb	r3, r3
 800ac80:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800ac82:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f000 fc38 	bl	800b4fa <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac8e:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac96:	b2db      	uxtb	r3, r3
 800ac98:	2b60      	cmp	r3, #96	@ 0x60
 800ac9a:	d002      	beq.n	800aca2 <I2C_ITMasterCplt+0xca>
 800ac9c:	693b      	ldr	r3, [r7, #16]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d006      	beq.n	800acb0 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aca6:	4619      	mov	r1, r3
 800aca8:	6878      	ldr	r0, [r7, #4]
 800acaa:	f000 fb0f 	bl	800b2cc <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800acae:	e054      	b.n	800ad5a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800acb6:	b2db      	uxtb	r3, r3
 800acb8:	2b21      	cmp	r3, #33	@ 0x21
 800acba:	d124      	bne.n	800ad06 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	2220      	movs	r2, #32
 800acc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2200      	movs	r2, #0
 800acc8:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800acd0:	b2db      	uxtb	r3, r3
 800acd2:	2b40      	cmp	r3, #64	@ 0x40
 800acd4:	d10b      	bne.n	800acee <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2200      	movs	r2, #0
 800acda:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	2200      	movs	r2, #0
 800ace2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800ace6:	6878      	ldr	r0, [r7, #4]
 800ace8:	f7f9 fafe 	bl	80042e8 <HAL_I2C_MemTxCpltCallback>
}
 800acec:	e035      	b.n	800ad5a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	2200      	movs	r2, #0
 800acfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f7fe ff63 	bl	8009bca <HAL_I2C_MasterTxCpltCallback>
}
 800ad04:	e029      	b.n	800ad5a <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	2b22      	cmp	r3, #34	@ 0x22
 800ad10:	d123      	bne.n	800ad5a <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	2220      	movs	r2, #32
 800ad16:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2200      	movs	r2, #0
 800ad1e:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	2b40      	cmp	r3, #64	@ 0x40
 800ad2a:	d10b      	bne.n	800ad44 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2200      	movs	r2, #0
 800ad30:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2200      	movs	r2, #0
 800ad38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f7fe ff84 	bl	8009c4a <HAL_I2C_MemRxCpltCallback>
}
 800ad42:	e00a      	b.n	800ad5a <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	2200      	movs	r2, #0
 800ad48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2200      	movs	r2, #0
 800ad50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f7fe ff42 	bl	8009bde <HAL_I2C_MasterRxCpltCallback>
}
 800ad5a:	bf00      	nop
 800ad5c:	3718      	adds	r7, #24
 800ad5e:	46bd      	mov	sp, r7
 800ad60:	bd80      	pop	{r7, pc}
 800ad62:	bf00      	nop
 800ad64:	fe00e800 	.word	0xfe00e800
 800ad68:	ffff0000 	.word	0xffff0000

0800ad6c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b086      	sub	sp, #24
 800ad70:	af00      	add	r7, sp, #0
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800ad7e:	683b      	ldr	r3, [r7, #0]
 800ad80:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad86:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ad8e:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	2220      	movs	r2, #32
 800ad96:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800ad98:	7afb      	ldrb	r3, [r7, #11]
 800ad9a:	2b21      	cmp	r3, #33	@ 0x21
 800ad9c:	d002      	beq.n	800ada4 <I2C_ITSlaveCplt+0x38>
 800ad9e:	7afb      	ldrb	r3, [r7, #11]
 800ada0:	2b29      	cmp	r3, #41	@ 0x29
 800ada2:	d108      	bne.n	800adb6 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800ada4:	f248 0101 	movw	r1, #32769	@ 0x8001
 800ada8:	6878      	ldr	r0, [r7, #4]
 800adaa:	f000 fe61 	bl	800ba70 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	2221      	movs	r2, #33	@ 0x21
 800adb2:	631a      	str	r2, [r3, #48]	@ 0x30
 800adb4:	e019      	b.n	800adea <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800adb6:	7afb      	ldrb	r3, [r7, #11]
 800adb8:	2b22      	cmp	r3, #34	@ 0x22
 800adba:	d002      	beq.n	800adc2 <I2C_ITSlaveCplt+0x56>
 800adbc:	7afb      	ldrb	r3, [r7, #11]
 800adbe:	2b2a      	cmp	r3, #42	@ 0x2a
 800adc0:	d108      	bne.n	800add4 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800adc2:	f248 0102 	movw	r1, #32770	@ 0x8002
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f000 fe52 	bl	800ba70 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	2222      	movs	r2, #34	@ 0x22
 800add0:	631a      	str	r2, [r3, #48]	@ 0x30
 800add2:	e00a      	b.n	800adea <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 800add4:	7afb      	ldrb	r3, [r7, #11]
 800add6:	2b28      	cmp	r3, #40	@ 0x28
 800add8:	d107      	bne.n	800adea <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800adda:	f248 0103 	movw	r1, #32771	@ 0x8003
 800adde:	6878      	ldr	r0, [r7, #4]
 800ade0:	f000 fe46 	bl	800ba70 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	2200      	movs	r2, #0
 800ade8:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	685a      	ldr	r2, [r3, #4]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800adf8:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	6859      	ldr	r1, [r3, #4]
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	681a      	ldr	r2, [r3, #0]
 800ae04:	4b80      	ldr	r3, [pc, #512]	@ (800b008 <I2C_ITSlaveCplt+0x29c>)
 800ae06:	400b      	ands	r3, r1
 800ae08:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 fb75 	bl	800b4fa <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800ae10:	693b      	ldr	r3, [r7, #16]
 800ae12:	0b9b      	lsrs	r3, r3, #14
 800ae14:	f003 0301 	and.w	r3, r3, #1
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d07a      	beq.n	800af12 <I2C_ITSlaveCplt+0x1a6>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	681a      	ldr	r2, [r3, #0]
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ae2a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	f000 8112 	beq.w	800b05a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800ae36:	687b      	ldr	r3, [r7, #4]
 800ae38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	4a73      	ldr	r2, [pc, #460]	@ (800b00c <I2C_ITSlaveCplt+0x2a0>)
 800ae3e:	4293      	cmp	r3, r2
 800ae40:	d059      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae46:	681b      	ldr	r3, [r3, #0]
 800ae48:	4a71      	ldr	r2, [pc, #452]	@ (800b010 <I2C_ITSlaveCplt+0x2a4>)
 800ae4a:	4293      	cmp	r3, r2
 800ae4c:	d053      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae52:	681b      	ldr	r3, [r3, #0]
 800ae54:	4a6f      	ldr	r2, [pc, #444]	@ (800b014 <I2C_ITSlaveCplt+0x2a8>)
 800ae56:	4293      	cmp	r3, r2
 800ae58:	d04d      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a6d      	ldr	r2, [pc, #436]	@ (800b018 <I2C_ITSlaveCplt+0x2ac>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d047      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	4a6b      	ldr	r2, [pc, #428]	@ (800b01c <I2C_ITSlaveCplt+0x2b0>)
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d041      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae76:	681b      	ldr	r3, [r3, #0]
 800ae78:	4a69      	ldr	r2, [pc, #420]	@ (800b020 <I2C_ITSlaveCplt+0x2b4>)
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d03b      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	4a67      	ldr	r2, [pc, #412]	@ (800b024 <I2C_ITSlaveCplt+0x2b8>)
 800ae86:	4293      	cmp	r3, r2
 800ae88:	d035      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	4a65      	ldr	r2, [pc, #404]	@ (800b028 <I2C_ITSlaveCplt+0x2bc>)
 800ae92:	4293      	cmp	r3, r2
 800ae94:	d02f      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a63      	ldr	r2, [pc, #396]	@ (800b02c <I2C_ITSlaveCplt+0x2c0>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d029      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	4a61      	ldr	r2, [pc, #388]	@ (800b030 <I2C_ITSlaveCplt+0x2c4>)
 800aeaa:	4293      	cmp	r3, r2
 800aeac:	d023      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	4a5f      	ldr	r2, [pc, #380]	@ (800b034 <I2C_ITSlaveCplt+0x2c8>)
 800aeb6:	4293      	cmp	r3, r2
 800aeb8:	d01d      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	4a5d      	ldr	r2, [pc, #372]	@ (800b038 <I2C_ITSlaveCplt+0x2cc>)
 800aec2:	4293      	cmp	r3, r2
 800aec4:	d017      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	4a5b      	ldr	r2, [pc, #364]	@ (800b03c <I2C_ITSlaveCplt+0x2d0>)
 800aece:	4293      	cmp	r3, r2
 800aed0:	d011      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a59      	ldr	r2, [pc, #356]	@ (800b040 <I2C_ITSlaveCplt+0x2d4>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d00b      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a57      	ldr	r2, [pc, #348]	@ (800b044 <I2C_ITSlaveCplt+0x2d8>)
 800aee6:	4293      	cmp	r3, r2
 800aee8:	d005      	beq.n	800aef6 <I2C_ITSlaveCplt+0x18a>
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a55      	ldr	r2, [pc, #340]	@ (800b048 <I2C_ITSlaveCplt+0x2dc>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d105      	bne.n	800af02 <I2C_ITSlaveCplt+0x196>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	685b      	ldr	r3, [r3, #4]
 800aefe:	b29b      	uxth	r3, r3
 800af00:	e004      	b.n	800af0c <I2C_ITSlaveCplt+0x1a0>
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	687a      	ldr	r2, [r7, #4]
 800af0e:	8553      	strh	r3, [r2, #42]	@ 0x2a
 800af10:	e0a3      	b.n	800b05a <I2C_ITSlaveCplt+0x2ee>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	0bdb      	lsrs	r3, r3, #15
 800af16:	f003 0301 	and.w	r3, r3, #1
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	f000 809d 	beq.w	800b05a <I2C_ITSlaveCplt+0x2ee>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	681a      	ldr	r2, [r3, #0]
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800af2e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af34:	2b00      	cmp	r3, #0
 800af36:	f000 8090 	beq.w	800b05a <I2C_ITSlaveCplt+0x2ee>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a32      	ldr	r2, [pc, #200]	@ (800b00c <I2C_ITSlaveCplt+0x2a0>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d059      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	4a30      	ldr	r2, [pc, #192]	@ (800b010 <I2C_ITSlaveCplt+0x2a4>)
 800af4e:	4293      	cmp	r3, r2
 800af50:	d053      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	4a2e      	ldr	r2, [pc, #184]	@ (800b014 <I2C_ITSlaveCplt+0x2a8>)
 800af5a:	4293      	cmp	r3, r2
 800af5c:	d04d      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	4a2c      	ldr	r2, [pc, #176]	@ (800b018 <I2C_ITSlaveCplt+0x2ac>)
 800af66:	4293      	cmp	r3, r2
 800af68:	d047      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a2a      	ldr	r2, [pc, #168]	@ (800b01c <I2C_ITSlaveCplt+0x2b0>)
 800af72:	4293      	cmp	r3, r2
 800af74:	d041      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af76:	687b      	ldr	r3, [r7, #4]
 800af78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	4a28      	ldr	r2, [pc, #160]	@ (800b020 <I2C_ITSlaveCplt+0x2b4>)
 800af7e:	4293      	cmp	r3, r2
 800af80:	d03b      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af86:	681b      	ldr	r3, [r3, #0]
 800af88:	4a26      	ldr	r2, [pc, #152]	@ (800b024 <I2C_ITSlaveCplt+0x2b8>)
 800af8a:	4293      	cmp	r3, r2
 800af8c:	d035      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a24      	ldr	r2, [pc, #144]	@ (800b028 <I2C_ITSlaveCplt+0x2bc>)
 800af96:	4293      	cmp	r3, r2
 800af98:	d02f      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a22      	ldr	r2, [pc, #136]	@ (800b02c <I2C_ITSlaveCplt+0x2c0>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d029      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	4a20      	ldr	r2, [pc, #128]	@ (800b030 <I2C_ITSlaveCplt+0x2c4>)
 800afae:	4293      	cmp	r3, r2
 800afb0:	d023      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	4a1e      	ldr	r2, [pc, #120]	@ (800b034 <I2C_ITSlaveCplt+0x2c8>)
 800afba:	4293      	cmp	r3, r2
 800afbc:	d01d      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	4a1c      	ldr	r2, [pc, #112]	@ (800b038 <I2C_ITSlaveCplt+0x2cc>)
 800afc6:	4293      	cmp	r3, r2
 800afc8:	d017      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	4a1a      	ldr	r2, [pc, #104]	@ (800b03c <I2C_ITSlaveCplt+0x2d0>)
 800afd2:	4293      	cmp	r3, r2
 800afd4:	d011      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a18      	ldr	r2, [pc, #96]	@ (800b040 <I2C_ITSlaveCplt+0x2d4>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d00b      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	4a16      	ldr	r2, [pc, #88]	@ (800b044 <I2C_ITSlaveCplt+0x2d8>)
 800afea:	4293      	cmp	r3, r2
 800afec:	d005      	beq.n	800affa <I2C_ITSlaveCplt+0x28e>
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aff2:	681b      	ldr	r3, [r3, #0]
 800aff4:	4a14      	ldr	r2, [pc, #80]	@ (800b048 <I2C_ITSlaveCplt+0x2dc>)
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d128      	bne.n	800b04c <I2C_ITSlaveCplt+0x2e0>
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	685b      	ldr	r3, [r3, #4]
 800b002:	b29b      	uxth	r3, r3
 800b004:	e027      	b.n	800b056 <I2C_ITSlaveCplt+0x2ea>
 800b006:	bf00      	nop
 800b008:	fe00e800 	.word	0xfe00e800
 800b00c:	40020010 	.word	0x40020010
 800b010:	40020028 	.word	0x40020028
 800b014:	40020040 	.word	0x40020040
 800b018:	40020058 	.word	0x40020058
 800b01c:	40020070 	.word	0x40020070
 800b020:	40020088 	.word	0x40020088
 800b024:	400200a0 	.word	0x400200a0
 800b028:	400200b8 	.word	0x400200b8
 800b02c:	40020410 	.word	0x40020410
 800b030:	40020428 	.word	0x40020428
 800b034:	40020440 	.word	0x40020440
 800b038:	40020458 	.word	0x40020458
 800b03c:	40020470 	.word	0x40020470
 800b040:	40020488 	.word	0x40020488
 800b044:	400204a0 	.word	0x400204a0
 800b048:	400204b8 	.word	0x400204b8
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	685b      	ldr	r3, [r3, #4]
 800b054:	b29b      	uxth	r3, r3
 800b056:	687a      	ldr	r2, [r7, #4]
 800b058:	8553      	strh	r3, [r2, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800b05a:	697b      	ldr	r3, [r7, #20]
 800b05c:	089b      	lsrs	r3, r3, #2
 800b05e:	f003 0301 	and.w	r3, r3, #1
 800b062:	2b00      	cmp	r3, #0
 800b064:	d020      	beq.n	800b0a8 <I2C_ITSlaveCplt+0x33c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800b066:	697b      	ldr	r3, [r7, #20]
 800b068:	f023 0304 	bic.w	r3, r3, #4
 800b06c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b078:	b2d2      	uxtb	r2, r2
 800b07a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b080:	1c5a      	adds	r2, r3, #1
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d00c      	beq.n	800b0a8 <I2C_ITSlaveCplt+0x33c>
    {
      hi2c->XferSize--;
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b092:	3b01      	subs	r3, #1
 800b094:	b29a      	uxth	r2, r3
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	3b01      	subs	r3, #1
 800b0a2:	b29a      	uxth	r2, r3
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0ac:	b29b      	uxth	r3, r3
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	d005      	beq.n	800b0be <I2C_ITSlaveCplt+0x352>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b0b6:	f043 0204 	orr.w	r2, r3, #4
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b0be:	697b      	ldr	r3, [r7, #20]
 800b0c0:	091b      	lsrs	r3, r3, #4
 800b0c2:	f003 0301 	and.w	r3, r3, #1
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d04a      	beq.n	800b160 <I2C_ITSlaveCplt+0x3f4>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800b0ca:	693b      	ldr	r3, [r7, #16]
 800b0cc:	091b      	lsrs	r3, r3, #4
 800b0ce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d044      	beq.n	800b160 <I2C_ITSlaveCplt+0x3f4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d128      	bne.n	800b132 <I2C_ITSlaveCplt+0x3c6>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b0e6:	b2db      	uxtb	r3, r3
 800b0e8:	2b28      	cmp	r3, #40	@ 0x28
 800b0ea:	d108      	bne.n	800b0fe <I2C_ITSlaveCplt+0x392>
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800b0f2:	d104      	bne.n	800b0fe <I2C_ITSlaveCplt+0x392>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800b0f4:	6979      	ldr	r1, [r7, #20]
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f000 f892 	bl	800b220 <I2C_ITListenCplt>
 800b0fc:	e030      	b.n	800b160 <I2C_ITSlaveCplt+0x3f4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b104:	b2db      	uxtb	r3, r3
 800b106:	2b29      	cmp	r3, #41	@ 0x29
 800b108:	d10e      	bne.n	800b128 <I2C_ITSlaveCplt+0x3bc>
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b110:	d00a      	beq.n	800b128 <I2C_ITSlaveCplt+0x3bc>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	2210      	movs	r2, #16
 800b118:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800b11a:	6878      	ldr	r0, [r7, #4]
 800b11c:	f000 f9ed 	bl	800b4fa <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800b120:	6878      	ldr	r0, [r7, #4]
 800b122:	f7ff fcfa 	bl	800ab1a <I2C_ITSlaveSeqCplt>
 800b126:	e01b      	b.n	800b160 <I2C_ITSlaveCplt+0x3f4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	2210      	movs	r2, #16
 800b12e:	61da      	str	r2, [r3, #28]
 800b130:	e016      	b.n	800b160 <I2C_ITSlaveCplt+0x3f4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	2210      	movs	r2, #16
 800b138:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b13e:	f043 0204 	orr.w	r2, r3, #4
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d003      	beq.n	800b154 <I2C_ITSlaveCplt+0x3e8>
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b152:	d105      	bne.n	800b160 <I2C_ITSlaveCplt+0x3f4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b158:	4619      	mov	r1, r3
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f000 f8b6 	bl	800b2cc <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2200      	movs	r2, #0
 800b164:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	2200      	movs	r2, #0
 800b16c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b172:	2b00      	cmp	r3, #0
 800b174:	d010      	beq.n	800b198 <I2C_ITSlaveCplt+0x42c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b17a:	4619      	mov	r1, r3
 800b17c:	6878      	ldr	r0, [r7, #4]
 800b17e:	f000 f8a5 	bl	800b2cc <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b188:	b2db      	uxtb	r3, r3
 800b18a:	2b28      	cmp	r3, #40	@ 0x28
 800b18c:	d141      	bne.n	800b212 <I2C_ITSlaveCplt+0x4a6>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800b18e:	6979      	ldr	r1, [r7, #20]
 800b190:	6878      	ldr	r0, [r7, #4]
 800b192:	f000 f845 	bl	800b220 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b196:	e03c      	b.n	800b212 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b19c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800b1a0:	d014      	beq.n	800b1cc <I2C_ITSlaveCplt+0x460>
    I2C_ITSlaveSeqCplt(hi2c);
 800b1a2:	6878      	ldr	r0, [r7, #4]
 800b1a4:	f7ff fcb9 	bl	800ab1a <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	4a1c      	ldr	r2, [pc, #112]	@ (800b21c <I2C_ITSlaveCplt+0x4b0>)
 800b1ac:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2220      	movs	r2, #32
 800b1b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	2200      	movs	r2, #0
 800b1ba:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	2200      	movs	r2, #0
 800b1c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800b1c4:	6878      	ldr	r0, [r7, #4]
 800b1c6:	f7fe fd36 	bl	8009c36 <HAL_I2C_ListenCpltCallback>
}
 800b1ca:	e022      	b.n	800b212 <I2C_ITSlaveCplt+0x4a6>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b1d2:	b2db      	uxtb	r3, r3
 800b1d4:	2b22      	cmp	r3, #34	@ 0x22
 800b1d6:	d10e      	bne.n	800b1f6 <I2C_ITSlaveCplt+0x48a>
    hi2c->State = HAL_I2C_STATE_READY;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2220      	movs	r2, #32
 800b1dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b1ee:	6878      	ldr	r0, [r7, #4]
 800b1f0:	f7fe fd09 	bl	8009c06 <HAL_I2C_SlaveRxCpltCallback>
}
 800b1f4:	e00d      	b.n	800b212 <I2C_ITSlaveCplt+0x4a6>
    hi2c->State = HAL_I2C_STATE_READY;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2220      	movs	r2, #32
 800b1fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2200      	movs	r2, #0
 800b202:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	2200      	movs	r2, #0
 800b208:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f7fe fcf0 	bl	8009bf2 <HAL_I2C_SlaveTxCpltCallback>
}
 800b212:	bf00      	nop
 800b214:	3718      	adds	r7, #24
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
 800b21a:	bf00      	nop
 800b21c:	ffff0000 	.word	0xffff0000

0800b220 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800b220:	b580      	push	{r7, lr}
 800b222:	b082      	sub	sp, #8
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
 800b228:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	4a26      	ldr	r2, [pc, #152]	@ (800b2c8 <I2C_ITListenCplt+0xa8>)
 800b22e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	2200      	movs	r2, #0
 800b234:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2220      	movs	r2, #32
 800b23a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	2200      	movs	r2, #0
 800b242:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2200      	movs	r2, #0
 800b24a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	089b      	lsrs	r3, r3, #2
 800b250:	f003 0301 	and.w	r3, r3, #1
 800b254:	2b00      	cmp	r3, #0
 800b256:	d022      	beq.n	800b29e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b262:	b2d2      	uxtb	r2, r2
 800b264:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b26a:	1c5a      	adds	r2, r3, #1
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b274:	2b00      	cmp	r3, #0
 800b276:	d012      	beq.n	800b29e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800b27c:	3b01      	subs	r3, #1
 800b27e:	b29a      	uxth	r2, r3
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b288:	b29b      	uxth	r3, r3
 800b28a:	3b01      	subs	r3, #1
 800b28c:	b29a      	uxth	r2, r3
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b296:	f043 0204 	orr.w	r2, r3, #4
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b29e:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	f000 fbe4 	bl	800ba70 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	2210      	movs	r2, #16
 800b2ae:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2200      	movs	r2, #0
 800b2b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800b2b8:	6878      	ldr	r0, [r7, #4]
 800b2ba:	f7fe fcbc 	bl	8009c36 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800b2be:	bf00      	nop
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
 800b2c6:	bf00      	nop
 800b2c8:	ffff0000 	.word	0xffff0000

0800b2cc <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b084      	sub	sp, #16
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b2dc:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	4a6d      	ldr	r2, [pc, #436]	@ (800b4a0 <I2C_ITError+0x1d4>)
 800b2ea:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b2f6:	683b      	ldr	r3, [r7, #0]
 800b2f8:	431a      	orrs	r2, r3
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800b2fe:	7bfb      	ldrb	r3, [r7, #15]
 800b300:	2b28      	cmp	r3, #40	@ 0x28
 800b302:	d005      	beq.n	800b310 <I2C_ITError+0x44>
 800b304:	7bfb      	ldrb	r3, [r7, #15]
 800b306:	2b29      	cmp	r3, #41	@ 0x29
 800b308:	d002      	beq.n	800b310 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800b30a:	7bfb      	ldrb	r3, [r7, #15]
 800b30c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b30e:	d10b      	bne.n	800b328 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b310:	2103      	movs	r1, #3
 800b312:	6878      	ldr	r0, [r7, #4]
 800b314:	f000 fbac 	bl	800ba70 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	2228      	movs	r2, #40	@ 0x28
 800b31c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	4a60      	ldr	r2, [pc, #384]	@ (800b4a4 <I2C_ITError+0x1d8>)
 800b324:	635a      	str	r2, [r3, #52]	@ 0x34
 800b326:	e030      	b.n	800b38a <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800b328:	f248 0103 	movw	r1, #32771	@ 0x8003
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f000 fb9f 	bl	800ba70 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b332:	6878      	ldr	r0, [r7, #4]
 800b334:	f000 f8e1 	bl	800b4fa <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b33e:	b2db      	uxtb	r3, r3
 800b340:	2b60      	cmp	r3, #96	@ 0x60
 800b342:	d01f      	beq.n	800b384 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	2220      	movs	r2, #32
 800b348:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	699b      	ldr	r3, [r3, #24]
 800b352:	f003 0320 	and.w	r3, r3, #32
 800b356:	2b20      	cmp	r3, #32
 800b358:	d114      	bne.n	800b384 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	699b      	ldr	r3, [r3, #24]
 800b360:	f003 0310 	and.w	r3, r3, #16
 800b364:	2b10      	cmp	r3, #16
 800b366:	d109      	bne.n	800b37c <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	2210      	movs	r2, #16
 800b36e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b374:	f043 0204 	orr.w	r2, r3, #4
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	2220      	movs	r2, #32
 800b382:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2200      	movs	r2, #0
 800b388:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b38e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b394:	2b00      	cmp	r3, #0
 800b396:	d039      	beq.n	800b40c <I2C_ITError+0x140>
 800b398:	68bb      	ldr	r3, [r7, #8]
 800b39a:	2b11      	cmp	r3, #17
 800b39c:	d002      	beq.n	800b3a4 <I2C_ITError+0xd8>
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	2b21      	cmp	r3, #33	@ 0x21
 800b3a2:	d133      	bne.n	800b40c <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b3ae:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b3b2:	d107      	bne.n	800b3c4 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	681a      	ldr	r2, [r3, #0]
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	681b      	ldr	r3, [r3, #0]
 800b3be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b3c2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f7fd fa59 	bl	8008880 <HAL_DMA_GetState>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	2b01      	cmp	r3, #1
 800b3d2:	d017      	beq.n	800b404 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3d8:	4a33      	ldr	r2, [pc, #204]	@ (800b4a8 <I2C_ITError+0x1dc>)
 800b3da:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3e8:	4618      	mov	r0, r3
 800b3ea:	f7fc f8d9 	bl	80075a0 <HAL_DMA_Abort_IT>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d04d      	beq.n	800b490 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b3fe:	4610      	mov	r0, r2
 800b400:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b402:	e045      	b.n	800b490 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b404:	6878      	ldr	r0, [r7, #4]
 800b406:	f000 f851 	bl	800b4ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b40a:	e041      	b.n	800b490 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b410:	2b00      	cmp	r3, #0
 800b412:	d039      	beq.n	800b488 <I2C_ITError+0x1bc>
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	2b12      	cmp	r3, #18
 800b418:	d002      	beq.n	800b420 <I2C_ITError+0x154>
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	2b22      	cmp	r3, #34	@ 0x22
 800b41e:	d133      	bne.n	800b488 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b42a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b42e:	d107      	bne.n	800b440 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	681a      	ldr	r2, [r3, #0]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800b43e:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b444:	4618      	mov	r0, r3
 800b446:	f7fd fa1b 	bl	8008880 <HAL_DMA_GetState>
 800b44a:	4603      	mov	r3, r0
 800b44c:	2b01      	cmp	r3, #1
 800b44e:	d017      	beq.n	800b480 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b454:	4a14      	ldr	r2, [pc, #80]	@ (800b4a8 <I2C_ITError+0x1dc>)
 800b456:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	2200      	movs	r2, #0
 800b45c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b464:	4618      	mov	r0, r3
 800b466:	f7fc f89b 	bl	80075a0 <HAL_DMA_Abort_IT>
 800b46a:	4603      	mov	r3, r0
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d011      	beq.n	800b494 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b474:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b476:	687a      	ldr	r2, [r7, #4]
 800b478:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b47a:	4610      	mov	r0, r2
 800b47c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b47e:	e009      	b.n	800b494 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800b480:	6878      	ldr	r0, [r7, #4]
 800b482:	f000 f813 	bl	800b4ac <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b486:	e005      	b.n	800b494 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800b488:	6878      	ldr	r0, [r7, #4]
 800b48a:	f000 f80f 	bl	800b4ac <I2C_TreatErrorCallback>
  }
}
 800b48e:	e002      	b.n	800b496 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b490:	bf00      	nop
 800b492:	e000      	b.n	800b496 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b494:	bf00      	nop
}
 800b496:	bf00      	nop
 800b498:	3710      	adds	r7, #16
 800b49a:	46bd      	mov	sp, r7
 800b49c:	bd80      	pop	{r7, pc}
 800b49e:	bf00      	nop
 800b4a0:	ffff0000 	.word	0xffff0000
 800b4a4:	08009ed9 	.word	0x08009ed9
 800b4a8:	0800b543 	.word	0x0800b543

0800b4ac <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800b4ac:	b580      	push	{r7, lr}
 800b4ae:	b082      	sub	sp, #8
 800b4b0:	af00      	add	r7, sp, #0
 800b4b2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b4ba:	b2db      	uxtb	r3, r3
 800b4bc:	2b60      	cmp	r3, #96	@ 0x60
 800b4be:	d10e      	bne.n	800b4de <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2220      	movs	r2, #32
 800b4c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800b4c8:	687b      	ldr	r3, [r7, #4]
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2200      	movs	r2, #0
 800b4d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f7fe fbc1 	bl	8009c5e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b4dc:	e009      	b.n	800b4f2 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	2200      	movs	r2, #0
 800b4e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800b4ec:	6878      	ldr	r0, [r7, #4]
 800b4ee:	f7f8 ff3b 	bl	8004368 <HAL_I2C_ErrorCallback>
}
 800b4f2:	bf00      	nop
 800b4f4:	3708      	adds	r7, #8
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800b4fa:	b480      	push	{r7}
 800b4fc:	b083      	sub	sp, #12
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	681b      	ldr	r3, [r3, #0]
 800b506:	699b      	ldr	r3, [r3, #24]
 800b508:	f003 0302 	and.w	r3, r3, #2
 800b50c:	2b02      	cmp	r3, #2
 800b50e:	d103      	bne.n	800b518 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	2200      	movs	r2, #0
 800b516:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	699b      	ldr	r3, [r3, #24]
 800b51e:	f003 0301 	and.w	r3, r3, #1
 800b522:	2b01      	cmp	r3, #1
 800b524:	d007      	beq.n	800b536 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	699a      	ldr	r2, [r3, #24]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f042 0201 	orr.w	r2, r2, #1
 800b534:	619a      	str	r2, [r3, #24]
  }
}
 800b536:	bf00      	nop
 800b538:	370c      	adds	r7, #12
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b542:	b580      	push	{r7, lr}
 800b544:	b084      	sub	sp, #16
 800b546:	af00      	add	r7, sp, #0
 800b548:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b54e:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b554:	2b00      	cmp	r3, #0
 800b556:	d003      	beq.n	800b560 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b55c:	2200      	movs	r2, #0
 800b55e:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b564:	2b00      	cmp	r3, #0
 800b566:	d003      	beq.n	800b570 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b56c:	2200      	movs	r2, #0
 800b56e:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800b570:	68f8      	ldr	r0, [r7, #12]
 800b572:	f7ff ff9b 	bl	800b4ac <I2C_TreatErrorCallback>
}
 800b576:	bf00      	nop
 800b578:	3710      	adds	r7, #16
 800b57a:	46bd      	mov	sp, r7
 800b57c:	bd80      	pop	{r7, pc}

0800b57e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800b57e:	b580      	push	{r7, lr}
 800b580:	b084      	sub	sp, #16
 800b582:	af00      	add	r7, sp, #0
 800b584:	60f8      	str	r0, [r7, #12]
 800b586:	60b9      	str	r1, [r7, #8]
 800b588:	603b      	str	r3, [r7, #0]
 800b58a:	4613      	mov	r3, r2
 800b58c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b58e:	e03b      	b.n	800b608 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b590:	69ba      	ldr	r2, [r7, #24]
 800b592:	6839      	ldr	r1, [r7, #0]
 800b594:	68f8      	ldr	r0, [r7, #12]
 800b596:	f000 f8d5 	bl	800b744 <I2C_IsErrorOccurred>
 800b59a:	4603      	mov	r3, r0
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d001      	beq.n	800b5a4 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800b5a0:	2301      	movs	r3, #1
 800b5a2:	e041      	b.n	800b628 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b5aa:	d02d      	beq.n	800b608 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b5ac:	f7fa fd50 	bl	8006050 <HAL_GetTick>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	1ad3      	subs	r3, r2, r3
 800b5b6:	683a      	ldr	r2, [r7, #0]
 800b5b8:	429a      	cmp	r2, r3
 800b5ba:	d302      	bcc.n	800b5c2 <I2C_WaitOnFlagUntilTimeout+0x44>
 800b5bc:	683b      	ldr	r3, [r7, #0]
 800b5be:	2b00      	cmp	r3, #0
 800b5c0:	d122      	bne.n	800b608 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800b5c2:	68fb      	ldr	r3, [r7, #12]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	699a      	ldr	r2, [r3, #24]
 800b5c8:	68bb      	ldr	r3, [r7, #8]
 800b5ca:	4013      	ands	r3, r2
 800b5cc:	68ba      	ldr	r2, [r7, #8]
 800b5ce:	429a      	cmp	r2, r3
 800b5d0:	bf0c      	ite	eq
 800b5d2:	2301      	moveq	r3, #1
 800b5d4:	2300      	movne	r3, #0
 800b5d6:	b2db      	uxtb	r3, r3
 800b5d8:	461a      	mov	r2, r3
 800b5da:	79fb      	ldrb	r3, [r7, #7]
 800b5dc:	429a      	cmp	r2, r3
 800b5de:	d113      	bne.n	800b608 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b5e4:	f043 0220 	orr.w	r2, r3, #32
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	2220      	movs	r2, #32
 800b5f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2200      	movs	r2, #0
 800b600:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800b604:	2301      	movs	r3, #1
 800b606:	e00f      	b.n	800b628 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	699a      	ldr	r2, [r3, #24]
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	4013      	ands	r3, r2
 800b612:	68ba      	ldr	r2, [r7, #8]
 800b614:	429a      	cmp	r2, r3
 800b616:	bf0c      	ite	eq
 800b618:	2301      	moveq	r3, #1
 800b61a:	2300      	movne	r3, #0
 800b61c:	b2db      	uxtb	r3, r3
 800b61e:	461a      	mov	r2, r3
 800b620:	79fb      	ldrb	r3, [r7, #7]
 800b622:	429a      	cmp	r2, r3
 800b624:	d0b4      	beq.n	800b590 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b626:	2300      	movs	r3, #0
}
 800b628:	4618      	mov	r0, r3
 800b62a:	3710      	adds	r7, #16
 800b62c:	46bd      	mov	sp, r7
 800b62e:	bd80      	pop	{r7, pc}

0800b630 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b630:	b580      	push	{r7, lr}
 800b632:	b084      	sub	sp, #16
 800b634:	af00      	add	r7, sp, #0
 800b636:	60f8      	str	r0, [r7, #12]
 800b638:	60b9      	str	r1, [r7, #8]
 800b63a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b63c:	e033      	b.n	800b6a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	68b9      	ldr	r1, [r7, #8]
 800b642:	68f8      	ldr	r0, [r7, #12]
 800b644:	f000 f87e 	bl	800b744 <I2C_IsErrorOccurred>
 800b648:	4603      	mov	r3, r0
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d001      	beq.n	800b652 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b64e:	2301      	movs	r3, #1
 800b650:	e031      	b.n	800b6b6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b652:	68bb      	ldr	r3, [r7, #8]
 800b654:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b658:	d025      	beq.n	800b6a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b65a:	f7fa fcf9 	bl	8006050 <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	68ba      	ldr	r2, [r7, #8]
 800b666:	429a      	cmp	r2, r3
 800b668:	d302      	bcc.n	800b670 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d11a      	bne.n	800b6a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	699b      	ldr	r3, [r3, #24]
 800b676:	f003 0302 	and.w	r3, r3, #2
 800b67a:	2b02      	cmp	r3, #2
 800b67c:	d013      	beq.n	800b6a6 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b682:	f043 0220 	orr.w	r2, r3, #32
 800b686:	68fb      	ldr	r3, [r7, #12]
 800b688:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	2220      	movs	r2, #32
 800b68e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2200      	movs	r2, #0
 800b696:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800b6a2:	2301      	movs	r3, #1
 800b6a4:	e007      	b.n	800b6b6 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800b6a6:	68fb      	ldr	r3, [r7, #12]
 800b6a8:	681b      	ldr	r3, [r3, #0]
 800b6aa:	699b      	ldr	r3, [r3, #24]
 800b6ac:	f003 0302 	and.w	r3, r3, #2
 800b6b0:	2b02      	cmp	r3, #2
 800b6b2:	d1c4      	bne.n	800b63e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800b6b4:	2300      	movs	r3, #0
}
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	3710      	adds	r7, #16
 800b6ba:	46bd      	mov	sp, r7
 800b6bc:	bd80      	pop	{r7, pc}

0800b6be <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800b6be:	b580      	push	{r7, lr}
 800b6c0:	b084      	sub	sp, #16
 800b6c2:	af00      	add	r7, sp, #0
 800b6c4:	60f8      	str	r0, [r7, #12]
 800b6c6:	60b9      	str	r1, [r7, #8]
 800b6c8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b6ca:	e02f      	b.n	800b72c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800b6cc:	687a      	ldr	r2, [r7, #4]
 800b6ce:	68b9      	ldr	r1, [r7, #8]
 800b6d0:	68f8      	ldr	r0, [r7, #12]
 800b6d2:	f000 f837 	bl	800b744 <I2C_IsErrorOccurred>
 800b6d6:	4603      	mov	r3, r0
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d001      	beq.n	800b6e0 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800b6dc:	2301      	movs	r3, #1
 800b6de:	e02d      	b.n	800b73c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b6e0:	f7fa fcb6 	bl	8006050 <HAL_GetTick>
 800b6e4:	4602      	mov	r2, r0
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	1ad3      	subs	r3, r2, r3
 800b6ea:	68ba      	ldr	r2, [r7, #8]
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d302      	bcc.n	800b6f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d11a      	bne.n	800b72c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	699b      	ldr	r3, [r3, #24]
 800b6fc:	f003 0320 	and.w	r3, r3, #32
 800b700:	2b20      	cmp	r3, #32
 800b702:	d013      	beq.n	800b72c <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b708:	f043 0220 	orr.w	r2, r3, #32
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2220      	movs	r2, #32
 800b714:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b718:	68fb      	ldr	r3, [r7, #12]
 800b71a:	2200      	movs	r2, #0
 800b71c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	2200      	movs	r2, #0
 800b724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800b728:	2301      	movs	r3, #1
 800b72a:	e007      	b.n	800b73c <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	681b      	ldr	r3, [r3, #0]
 800b730:	699b      	ldr	r3, [r3, #24]
 800b732:	f003 0320 	and.w	r3, r3, #32
 800b736:	2b20      	cmp	r3, #32
 800b738:	d1c8      	bne.n	800b6cc <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800b73a:	2300      	movs	r3, #0
}
 800b73c:	4618      	mov	r0, r3
 800b73e:	3710      	adds	r7, #16
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}

0800b744 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800b744:	b580      	push	{r7, lr}
 800b746:	b08a      	sub	sp, #40	@ 0x28
 800b748:	af00      	add	r7, sp, #0
 800b74a:	60f8      	str	r0, [r7, #12]
 800b74c:	60b9      	str	r1, [r7, #8]
 800b74e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b750:	2300      	movs	r3, #0
 800b752:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	699b      	ldr	r3, [r3, #24]
 800b75c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800b75e:	2300      	movs	r3, #0
 800b760:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800b766:	69bb      	ldr	r3, [r7, #24]
 800b768:	f003 0310 	and.w	r3, r3, #16
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	d068      	beq.n	800b842 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b770:	68fb      	ldr	r3, [r7, #12]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	2210      	movs	r2, #16
 800b776:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b778:	e049      	b.n	800b80e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800b77a:	68bb      	ldr	r3, [r7, #8]
 800b77c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b780:	d045      	beq.n	800b80e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800b782:	f7fa fc65 	bl	8006050 <HAL_GetTick>
 800b786:	4602      	mov	r2, r0
 800b788:	69fb      	ldr	r3, [r7, #28]
 800b78a:	1ad3      	subs	r3, r2, r3
 800b78c:	68ba      	ldr	r2, [r7, #8]
 800b78e:	429a      	cmp	r2, r3
 800b790:	d302      	bcc.n	800b798 <I2C_IsErrorOccurred+0x54>
 800b792:	68bb      	ldr	r3, [r7, #8]
 800b794:	2b00      	cmp	r3, #0
 800b796:	d13a      	bne.n	800b80e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	685b      	ldr	r3, [r3, #4]
 800b79e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b7a2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b7aa:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	699b      	ldr	r3, [r3, #24]
 800b7b2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800b7b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b7ba:	d121      	bne.n	800b800 <I2C_IsErrorOccurred+0xbc>
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800b7c2:	d01d      	beq.n	800b800 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800b7c4:	7cfb      	ldrb	r3, [r7, #19]
 800b7c6:	2b20      	cmp	r3, #32
 800b7c8:	d01a      	beq.n	800b800 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	685a      	ldr	r2, [r3, #4]
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b7d8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800b7da:	f7fa fc39 	bl	8006050 <HAL_GetTick>
 800b7de:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b7e0:	e00e      	b.n	800b800 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800b7e2:	f7fa fc35 	bl	8006050 <HAL_GetTick>
 800b7e6:	4602      	mov	r2, r0
 800b7e8:	69fb      	ldr	r3, [r7, #28]
 800b7ea:	1ad3      	subs	r3, r2, r3
 800b7ec:	2b19      	cmp	r3, #25
 800b7ee:	d907      	bls.n	800b800 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800b7f0:	6a3b      	ldr	r3, [r7, #32]
 800b7f2:	f043 0320 	orr.w	r3, r3, #32
 800b7f6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800b7f8:	2301      	movs	r3, #1
 800b7fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800b7fe:	e006      	b.n	800b80e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	699b      	ldr	r3, [r3, #24]
 800b806:	f003 0320 	and.w	r3, r3, #32
 800b80a:	2b20      	cmp	r3, #32
 800b80c:	d1e9      	bne.n	800b7e2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	699b      	ldr	r3, [r3, #24]
 800b814:	f003 0320 	and.w	r3, r3, #32
 800b818:	2b20      	cmp	r3, #32
 800b81a:	d003      	beq.n	800b824 <I2C_IsErrorOccurred+0xe0>
 800b81c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b820:	2b00      	cmp	r3, #0
 800b822:	d0aa      	beq.n	800b77a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800b824:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d103      	bne.n	800b834 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	2220      	movs	r2, #32
 800b832:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800b834:	6a3b      	ldr	r3, [r7, #32]
 800b836:	f043 0304 	orr.w	r3, r3, #4
 800b83a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800b83c:	2301      	movs	r3, #1
 800b83e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	699b      	ldr	r3, [r3, #24]
 800b848:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800b84a:	69bb      	ldr	r3, [r7, #24]
 800b84c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b850:	2b00      	cmp	r3, #0
 800b852:	d00b      	beq.n	800b86c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800b854:	6a3b      	ldr	r3, [r7, #32]
 800b856:	f043 0301 	orr.w	r3, r3, #1
 800b85a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b864:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b866:	2301      	movs	r3, #1
 800b868:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b872:	2b00      	cmp	r3, #0
 800b874:	d00b      	beq.n	800b88e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800b876:	6a3b      	ldr	r3, [r7, #32]
 800b878:	f043 0308 	orr.w	r3, r3, #8
 800b87c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	681b      	ldr	r3, [r3, #0]
 800b882:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800b886:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b888:	2301      	movs	r3, #1
 800b88a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800b88e:	69bb      	ldr	r3, [r7, #24]
 800b890:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b894:	2b00      	cmp	r3, #0
 800b896:	d00b      	beq.n	800b8b0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800b898:	6a3b      	ldr	r3, [r7, #32]
 800b89a:	f043 0302 	orr.w	r3, r3, #2
 800b89e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	681b      	ldr	r3, [r3, #0]
 800b8a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b8a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800b8aa:	2301      	movs	r3, #1
 800b8ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800b8b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b8b4:	2b00      	cmp	r3, #0
 800b8b6:	d01c      	beq.n	800b8f2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800b8b8:	68f8      	ldr	r0, [r7, #12]
 800b8ba:	f7ff fe1e 	bl	800b4fa <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	6859      	ldr	r1, [r3, #4]
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	4b0d      	ldr	r3, [pc, #52]	@ (800b900 <I2C_IsErrorOccurred+0x1bc>)
 800b8ca:	400b      	ands	r3, r1
 800b8cc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800b8d2:	6a3b      	ldr	r3, [r7, #32]
 800b8d4:	431a      	orrs	r2, r3
 800b8d6:	68fb      	ldr	r3, [r7, #12]
 800b8d8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2220      	movs	r2, #32
 800b8de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b8ea:	68fb      	ldr	r3, [r7, #12]
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800b8f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	3728      	adds	r7, #40	@ 0x28
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	fe00e800 	.word	0xfe00e800

0800b904 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800b904:	b480      	push	{r7}
 800b906:	b087      	sub	sp, #28
 800b908:	af00      	add	r7, sp, #0
 800b90a:	60f8      	str	r0, [r7, #12]
 800b90c:	607b      	str	r3, [r7, #4]
 800b90e:	460b      	mov	r3, r1
 800b910:	817b      	strh	r3, [r7, #10]
 800b912:	4613      	mov	r3, r2
 800b914:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b916:	897b      	ldrh	r3, [r7, #10]
 800b918:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b91c:	7a7b      	ldrb	r3, [r7, #9]
 800b91e:	041b      	lsls	r3, r3, #16
 800b920:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b924:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800b92a:	6a3b      	ldr	r3, [r7, #32]
 800b92c:	4313      	orrs	r3, r2
 800b92e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800b932:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	685a      	ldr	r2, [r3, #4]
 800b93a:	6a3b      	ldr	r3, [r7, #32]
 800b93c:	0d5b      	lsrs	r3, r3, #21
 800b93e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800b942:	4b08      	ldr	r3, [pc, #32]	@ (800b964 <I2C_TransferConfig+0x60>)
 800b944:	430b      	orrs	r3, r1
 800b946:	43db      	mvns	r3, r3
 800b948:	ea02 0103 	and.w	r1, r2, r3
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	697a      	ldr	r2, [r7, #20]
 800b952:	430a      	orrs	r2, r1
 800b954:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800b956:	bf00      	nop
 800b958:	371c      	adds	r7, #28
 800b95a:	46bd      	mov	sp, r7
 800b95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b960:	4770      	bx	lr
 800b962:	bf00      	nop
 800b964:	03ff63ff 	.word	0x03ff63ff

0800b968 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800b968:	b480      	push	{r7}
 800b96a:	b085      	sub	sp, #20
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	6078      	str	r0, [r7, #4]
 800b970:	460b      	mov	r3, r1
 800b972:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800b974:	2300      	movs	r3, #0
 800b976:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b97c:	4a39      	ldr	r2, [pc, #228]	@ (800ba64 <I2C_Enable_IRQ+0xfc>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d032      	beq.n	800b9e8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800b986:	4a38      	ldr	r2, [pc, #224]	@ (800ba68 <I2C_Enable_IRQ+0x100>)
 800b988:	4293      	cmp	r3, r2
 800b98a:	d02d      	beq.n	800b9e8 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 800b990:	4a36      	ldr	r2, [pc, #216]	@ (800ba6c <I2C_Enable_IRQ+0x104>)
 800b992:	4293      	cmp	r3, r2
 800b994:	d028      	beq.n	800b9e8 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b996:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	da03      	bge.n	800b9a6 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b99e:	68fb      	ldr	r3, [r7, #12]
 800b9a0:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b9a4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b9a6:	887b      	ldrh	r3, [r7, #2]
 800b9a8:	f003 0301 	and.w	r3, r3, #1
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d003      	beq.n	800b9b8 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800b9b6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800b9b8:	887b      	ldrh	r3, [r7, #2]
 800b9ba:	f003 0302 	and.w	r3, r3, #2
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d003      	beq.n	800b9ca <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800b9c2:	68fb      	ldr	r3, [r7, #12]
 800b9c4:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800b9c8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800b9ca:	887b      	ldrh	r3, [r7, #2]
 800b9cc:	2b10      	cmp	r3, #16
 800b9ce:	d103      	bne.n	800b9d8 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800b9d6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b9d8:	887b      	ldrh	r3, [r7, #2]
 800b9da:	2b20      	cmp	r3, #32
 800b9dc:	d133      	bne.n	800ba46 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	f043 0320 	orr.w	r3, r3, #32
 800b9e4:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800b9e6:	e02e      	b.n	800ba46 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800b9e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	da03      	bge.n	800b9f8 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800b9f6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800b9f8:	887b      	ldrh	r3, [r7, #2]
 800b9fa:	f003 0301 	and.w	r3, r3, #1
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d003      	beq.n	800ba0a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800ba02:	68fb      	ldr	r3, [r7, #12]
 800ba04:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800ba08:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800ba0a:	887b      	ldrh	r3, [r7, #2]
 800ba0c:	f003 0302 	and.w	r3, r3, #2
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d003      	beq.n	800ba1c <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 800ba1a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800ba1c:	887b      	ldrh	r3, [r7, #2]
 800ba1e:	2b10      	cmp	r3, #16
 800ba20:	d103      	bne.n	800ba2a <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800ba28:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800ba2a:	887b      	ldrh	r3, [r7, #2]
 800ba2c:	2b20      	cmp	r3, #32
 800ba2e:	d103      	bne.n	800ba38 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800ba36:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800ba38:	887b      	ldrh	r3, [r7, #2]
 800ba3a:	2b40      	cmp	r3, #64	@ 0x40
 800ba3c:	d103      	bne.n	800ba46 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800ba3e:	68fb      	ldr	r3, [r7, #12]
 800ba40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ba44:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	681b      	ldr	r3, [r3, #0]
 800ba4a:	6819      	ldr	r1, [r3, #0]
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	68fa      	ldr	r2, [r7, #12]
 800ba52:	430a      	orrs	r2, r1
 800ba54:	601a      	str	r2, [r3, #0]
}
 800ba56:	bf00      	nop
 800ba58:	3714      	adds	r7, #20
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba60:	4770      	bx	lr
 800ba62:	bf00      	nop
 800ba64:	0800a0e1 	.word	0x0800a0e1
 800ba68:	0800a529 	.word	0x0800a529
 800ba6c:	0800a2c9 	.word	0x0800a2c9

0800ba70 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800ba70:	b480      	push	{r7}
 800ba72:	b085      	sub	sp, #20
 800ba74:	af00      	add	r7, sp, #0
 800ba76:	6078      	str	r0, [r7, #4]
 800ba78:	460b      	mov	r3, r1
 800ba7a:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800ba7c:	2300      	movs	r3, #0
 800ba7e:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800ba80:	887b      	ldrh	r3, [r7, #2]
 800ba82:	f003 0301 	and.w	r3, r3, #1
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d00f      	beq.n	800baaa <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800ba90:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800ba9e:	2b28      	cmp	r3, #40	@ 0x28
 800baa0:	d003      	beq.n	800baaa <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800baa8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800baaa:	887b      	ldrh	r3, [r7, #2]
 800baac:	f003 0302 	and.w	r3, r3, #2
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d00f      	beq.n	800bad4 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 800baba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bac2:	b2db      	uxtb	r3, r3
 800bac4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800bac8:	2b28      	cmp	r3, #40	@ 0x28
 800baca:	d003      	beq.n	800bad4 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800bad2:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800bad4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	da03      	bge.n	800bae4 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800bae2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800bae4:	887b      	ldrh	r3, [r7, #2]
 800bae6:	2b10      	cmp	r3, #16
 800bae8:	d103      	bne.n	800baf2 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800baea:	68fb      	ldr	r3, [r7, #12]
 800baec:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800baf0:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800baf2:	887b      	ldrh	r3, [r7, #2]
 800baf4:	2b20      	cmp	r3, #32
 800baf6:	d103      	bne.n	800bb00 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	f043 0320 	orr.w	r3, r3, #32
 800bafe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800bb00:	887b      	ldrh	r3, [r7, #2]
 800bb02:	2b40      	cmp	r3, #64	@ 0x40
 800bb04:	d103      	bne.n	800bb0e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bb0c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	6819      	ldr	r1, [r3, #0]
 800bb14:	68fb      	ldr	r3, [r7, #12]
 800bb16:	43da      	mvns	r2, r3
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	400a      	ands	r2, r1
 800bb1e:	601a      	str	r2, [r3, #0]
}
 800bb20:	bf00      	nop
 800bb22:	3714      	adds	r7, #20
 800bb24:	46bd      	mov	sp, r7
 800bb26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2a:	4770      	bx	lr

0800bb2c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b086      	sub	sp, #24
 800bb30:	af02      	add	r7, sp, #8
 800bb32:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d101      	bne.n	800bb3e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	e0fe      	b.n	800bd3c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800bb44:	b2db      	uxtb	r3, r3
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d106      	bne.n	800bb58 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800bb52:	6878      	ldr	r0, [r7, #4]
 800bb54:	f00b ffde 	bl	8017b14 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	2203      	movs	r2, #3
 800bb5c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	4618      	mov	r0, r3
 800bb66:	f008 fb9e 	bl	80142a6 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	6818      	ldr	r0, [r3, #0]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	7c1a      	ldrb	r2, [r3, #16]
 800bb72:	f88d 2000 	strb.w	r2, [sp]
 800bb76:	3304      	adds	r3, #4
 800bb78:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb7a:	f008 fa6f 	bl	801405c <USB_CoreInit>
 800bb7e:	4603      	mov	r3, r0
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d005      	beq.n	800bb90 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	2202      	movs	r2, #2
 800bb88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb8c:	2301      	movs	r3, #1
 800bb8e:	e0d5      	b.n	800bd3c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	2100      	movs	r1, #0
 800bb96:	4618      	mov	r0, r3
 800bb98:	f008 fb96 	bl	80142c8 <USB_SetCurrentMode>
 800bb9c:	4603      	mov	r3, r0
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d005      	beq.n	800bbae <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2202      	movs	r2, #2
 800bba6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bbaa:	2301      	movs	r3, #1
 800bbac:	e0c6      	b.n	800bd3c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bbae:	2300      	movs	r3, #0
 800bbb0:	73fb      	strb	r3, [r7, #15]
 800bbb2:	e04a      	b.n	800bc4a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800bbb4:	7bfa      	ldrb	r2, [r7, #15]
 800bbb6:	6879      	ldr	r1, [r7, #4]
 800bbb8:	4613      	mov	r3, r2
 800bbba:	00db      	lsls	r3, r3, #3
 800bbbc:	4413      	add	r3, r2
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	440b      	add	r3, r1
 800bbc2:	3315      	adds	r3, #21
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800bbc8:	7bfa      	ldrb	r2, [r7, #15]
 800bbca:	6879      	ldr	r1, [r7, #4]
 800bbcc:	4613      	mov	r3, r2
 800bbce:	00db      	lsls	r3, r3, #3
 800bbd0:	4413      	add	r3, r2
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	440b      	add	r3, r1
 800bbd6:	3314      	adds	r3, #20
 800bbd8:	7bfa      	ldrb	r2, [r7, #15]
 800bbda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800bbdc:	7bfa      	ldrb	r2, [r7, #15]
 800bbde:	7bfb      	ldrb	r3, [r7, #15]
 800bbe0:	b298      	uxth	r0, r3
 800bbe2:	6879      	ldr	r1, [r7, #4]
 800bbe4:	4613      	mov	r3, r2
 800bbe6:	00db      	lsls	r3, r3, #3
 800bbe8:	4413      	add	r3, r2
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	440b      	add	r3, r1
 800bbee:	332e      	adds	r3, #46	@ 0x2e
 800bbf0:	4602      	mov	r2, r0
 800bbf2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800bbf4:	7bfa      	ldrb	r2, [r7, #15]
 800bbf6:	6879      	ldr	r1, [r7, #4]
 800bbf8:	4613      	mov	r3, r2
 800bbfa:	00db      	lsls	r3, r3, #3
 800bbfc:	4413      	add	r3, r2
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	440b      	add	r3, r1
 800bc02:	3318      	adds	r3, #24
 800bc04:	2200      	movs	r2, #0
 800bc06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800bc08:	7bfa      	ldrb	r2, [r7, #15]
 800bc0a:	6879      	ldr	r1, [r7, #4]
 800bc0c:	4613      	mov	r3, r2
 800bc0e:	00db      	lsls	r3, r3, #3
 800bc10:	4413      	add	r3, r2
 800bc12:	009b      	lsls	r3, r3, #2
 800bc14:	440b      	add	r3, r1
 800bc16:	331c      	adds	r3, #28
 800bc18:	2200      	movs	r2, #0
 800bc1a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800bc1c:	7bfa      	ldrb	r2, [r7, #15]
 800bc1e:	6879      	ldr	r1, [r7, #4]
 800bc20:	4613      	mov	r3, r2
 800bc22:	00db      	lsls	r3, r3, #3
 800bc24:	4413      	add	r3, r2
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	440b      	add	r3, r1
 800bc2a:	3320      	adds	r3, #32
 800bc2c:	2200      	movs	r2, #0
 800bc2e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800bc30:	7bfa      	ldrb	r2, [r7, #15]
 800bc32:	6879      	ldr	r1, [r7, #4]
 800bc34:	4613      	mov	r3, r2
 800bc36:	00db      	lsls	r3, r3, #3
 800bc38:	4413      	add	r3, r2
 800bc3a:	009b      	lsls	r3, r3, #2
 800bc3c:	440b      	add	r3, r1
 800bc3e:	3324      	adds	r3, #36	@ 0x24
 800bc40:	2200      	movs	r2, #0
 800bc42:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc44:	7bfb      	ldrb	r3, [r7, #15]
 800bc46:	3301      	adds	r3, #1
 800bc48:	73fb      	strb	r3, [r7, #15]
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	791b      	ldrb	r3, [r3, #4]
 800bc4e:	7bfa      	ldrb	r2, [r7, #15]
 800bc50:	429a      	cmp	r2, r3
 800bc52:	d3af      	bcc.n	800bbb4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bc54:	2300      	movs	r3, #0
 800bc56:	73fb      	strb	r3, [r7, #15]
 800bc58:	e044      	b.n	800bce4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bc5a:	7bfa      	ldrb	r2, [r7, #15]
 800bc5c:	6879      	ldr	r1, [r7, #4]
 800bc5e:	4613      	mov	r3, r2
 800bc60:	00db      	lsls	r3, r3, #3
 800bc62:	4413      	add	r3, r2
 800bc64:	009b      	lsls	r3, r3, #2
 800bc66:	440b      	add	r3, r1
 800bc68:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bc70:	7bfa      	ldrb	r2, [r7, #15]
 800bc72:	6879      	ldr	r1, [r7, #4]
 800bc74:	4613      	mov	r3, r2
 800bc76:	00db      	lsls	r3, r3, #3
 800bc78:	4413      	add	r3, r2
 800bc7a:	009b      	lsls	r3, r3, #2
 800bc7c:	440b      	add	r3, r1
 800bc7e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bc82:	7bfa      	ldrb	r2, [r7, #15]
 800bc84:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bc86:	7bfa      	ldrb	r2, [r7, #15]
 800bc88:	6879      	ldr	r1, [r7, #4]
 800bc8a:	4613      	mov	r3, r2
 800bc8c:	00db      	lsls	r3, r3, #3
 800bc8e:	4413      	add	r3, r2
 800bc90:	009b      	lsls	r3, r3, #2
 800bc92:	440b      	add	r3, r1
 800bc94:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bc98:	2200      	movs	r2, #0
 800bc9a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bc9c:	7bfa      	ldrb	r2, [r7, #15]
 800bc9e:	6879      	ldr	r1, [r7, #4]
 800bca0:	4613      	mov	r3, r2
 800bca2:	00db      	lsls	r3, r3, #3
 800bca4:	4413      	add	r3, r2
 800bca6:	009b      	lsls	r3, r3, #2
 800bca8:	440b      	add	r3, r1
 800bcaa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bcae:	2200      	movs	r2, #0
 800bcb0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bcb2:	7bfa      	ldrb	r2, [r7, #15]
 800bcb4:	6879      	ldr	r1, [r7, #4]
 800bcb6:	4613      	mov	r3, r2
 800bcb8:	00db      	lsls	r3, r3, #3
 800bcba:	4413      	add	r3, r2
 800bcbc:	009b      	lsls	r3, r3, #2
 800bcbe:	440b      	add	r3, r1
 800bcc0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bcc8:	7bfa      	ldrb	r2, [r7, #15]
 800bcca:	6879      	ldr	r1, [r7, #4]
 800bccc:	4613      	mov	r3, r2
 800bcce:	00db      	lsls	r3, r3, #3
 800bcd0:	4413      	add	r3, r2
 800bcd2:	009b      	lsls	r3, r3, #2
 800bcd4:	440b      	add	r3, r1
 800bcd6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bcda:	2200      	movs	r2, #0
 800bcdc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bcde:	7bfb      	ldrb	r3, [r7, #15]
 800bce0:	3301      	adds	r3, #1
 800bce2:	73fb      	strb	r3, [r7, #15]
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	791b      	ldrb	r3, [r3, #4]
 800bce8:	7bfa      	ldrb	r2, [r7, #15]
 800bcea:	429a      	cmp	r2, r3
 800bcec:	d3b5      	bcc.n	800bc5a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6818      	ldr	r0, [r3, #0]
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	7c1a      	ldrb	r2, [r3, #16]
 800bcf6:	f88d 2000 	strb.w	r2, [sp]
 800bcfa:	3304      	adds	r3, #4
 800bcfc:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bcfe:	f008 fb2f 	bl	8014360 <USB_DevInit>
 800bd02:	4603      	mov	r3, r0
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d005      	beq.n	800bd14 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2202      	movs	r2, #2
 800bd0c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bd10:	2301      	movs	r3, #1
 800bd12:	e013      	b.n	800bd3c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	2201      	movs	r2, #1
 800bd1e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	7b1b      	ldrb	r3, [r3, #12]
 800bd26:	2b01      	cmp	r3, #1
 800bd28:	d102      	bne.n	800bd30 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800bd2a:	6878      	ldr	r0, [r7, #4]
 800bd2c:	f001 f96e 	bl	800d00c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	681b      	ldr	r3, [r3, #0]
 800bd34:	4618      	mov	r0, r3
 800bd36:	f009 fb72 	bl	801541e <USB_DevDisconnect>

  return HAL_OK;
 800bd3a:	2300      	movs	r3, #0
}
 800bd3c:	4618      	mov	r0, r3
 800bd3e:	3710      	adds	r7, #16
 800bd40:	46bd      	mov	sp, r7
 800bd42:	bd80      	pop	{r7, pc}

0800bd44 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b084      	sub	sp, #16
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bd58:	2b01      	cmp	r3, #1
 800bd5a:	d101      	bne.n	800bd60 <HAL_PCD_Start+0x1c>
 800bd5c:	2302      	movs	r3, #2
 800bd5e:	e022      	b.n	800bda6 <HAL_PCD_Start+0x62>
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	2201      	movs	r2, #1
 800bd64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	68db      	ldr	r3, [r3, #12]
 800bd6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bd70:	2b00      	cmp	r3, #0
 800bd72:	d009      	beq.n	800bd88 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bd78:	2b01      	cmp	r3, #1
 800bd7a:	d105      	bne.n	800bd88 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd80:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f008 fa79 	bl	8014284 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	4618      	mov	r0, r3
 800bd98:	f009 fb20 	bl	80153dc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bda4:	2300      	movs	r3, #0
}
 800bda6:	4618      	mov	r0, r3
 800bda8:	3710      	adds	r7, #16
 800bdaa:	46bd      	mov	sp, r7
 800bdac:	bd80      	pop	{r7, pc}

0800bdae <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bdae:	b590      	push	{r4, r7, lr}
 800bdb0:	b08d      	sub	sp, #52	@ 0x34
 800bdb2:	af00      	add	r7, sp, #0
 800bdb4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	f009 fbde 	bl	8015586 <USB_GetMode>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	f040 84b9 	bne.w	800c744 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	4618      	mov	r0, r3
 800bdd8:	f009 fb42 	bl	8015460 <USB_ReadInterrupts>
 800bddc:	4603      	mov	r3, r0
 800bdde:	2b00      	cmp	r3, #0
 800bde0:	f000 84af 	beq.w	800c742 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bde4:	69fb      	ldr	r3, [r7, #28]
 800bde6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bdea:	689b      	ldr	r3, [r3, #8]
 800bdec:	0a1b      	lsrs	r3, r3, #8
 800bdee:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f009 fb2f 	bl	8015460 <USB_ReadInterrupts>
 800be02:	4603      	mov	r3, r0
 800be04:	f003 0302 	and.w	r3, r3, #2
 800be08:	2b02      	cmp	r3, #2
 800be0a:	d107      	bne.n	800be1c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	695a      	ldr	r2, [r3, #20]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f002 0202 	and.w	r2, r2, #2
 800be1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	4618      	mov	r0, r3
 800be22:	f009 fb1d 	bl	8015460 <USB_ReadInterrupts>
 800be26:	4603      	mov	r3, r0
 800be28:	f003 0310 	and.w	r3, r3, #16
 800be2c:	2b10      	cmp	r3, #16
 800be2e:	d161      	bne.n	800bef4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	699a      	ldr	r2, [r3, #24]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	f022 0210 	bic.w	r2, r2, #16
 800be3e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800be40:	6a3b      	ldr	r3, [r7, #32]
 800be42:	6a1b      	ldr	r3, [r3, #32]
 800be44:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800be46:	69bb      	ldr	r3, [r7, #24]
 800be48:	f003 020f 	and.w	r2, r3, #15
 800be4c:	4613      	mov	r3, r2
 800be4e:	00db      	lsls	r3, r3, #3
 800be50:	4413      	add	r3, r2
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	4413      	add	r3, r2
 800be5c:	3304      	adds	r3, #4
 800be5e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800be60:	69bb      	ldr	r3, [r7, #24]
 800be62:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800be66:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800be6a:	d124      	bne.n	800beb6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800be6c:	69ba      	ldr	r2, [r7, #24]
 800be6e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800be72:	4013      	ands	r3, r2
 800be74:	2b00      	cmp	r3, #0
 800be76:	d035      	beq.n	800bee4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800be7c:	69bb      	ldr	r3, [r7, #24]
 800be7e:	091b      	lsrs	r3, r3, #4
 800be80:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800be82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be86:	b29b      	uxth	r3, r3
 800be88:	461a      	mov	r2, r3
 800be8a:	6a38      	ldr	r0, [r7, #32]
 800be8c:	f009 f954 	bl	8015138 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	68da      	ldr	r2, [r3, #12]
 800be94:	69bb      	ldr	r3, [r7, #24]
 800be96:	091b      	lsrs	r3, r3, #4
 800be98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800be9c:	441a      	add	r2, r3
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bea2:	697b      	ldr	r3, [r7, #20]
 800bea4:	695a      	ldr	r2, [r3, #20]
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	091b      	lsrs	r3, r3, #4
 800beaa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800beae:	441a      	add	r2, r3
 800beb0:	697b      	ldr	r3, [r7, #20]
 800beb2:	615a      	str	r2, [r3, #20]
 800beb4:	e016      	b.n	800bee4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800beb6:	69bb      	ldr	r3, [r7, #24]
 800beb8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bebc:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800bec0:	d110      	bne.n	800bee4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bec8:	2208      	movs	r2, #8
 800beca:	4619      	mov	r1, r3
 800becc:	6a38      	ldr	r0, [r7, #32]
 800bece:	f009 f933 	bl	8015138 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	695a      	ldr	r2, [r3, #20]
 800bed6:	69bb      	ldr	r3, [r7, #24]
 800bed8:	091b      	lsrs	r3, r3, #4
 800beda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bede:	441a      	add	r2, r3
 800bee0:	697b      	ldr	r3, [r7, #20]
 800bee2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	699a      	ldr	r2, [r3, #24]
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	f042 0210 	orr.w	r2, r2, #16
 800bef2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	4618      	mov	r0, r3
 800befa:	f009 fab1 	bl	8015460 <USB_ReadInterrupts>
 800befe:	4603      	mov	r3, r0
 800bf00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bf04:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bf08:	f040 80a7 	bne.w	800c05a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	4618      	mov	r0, r3
 800bf16:	f009 fab6 	bl	8015486 <USB_ReadDevAllOutEpInterrupt>
 800bf1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bf1c:	e099      	b.n	800c052 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bf1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf20:	f003 0301 	and.w	r3, r3, #1
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	f000 808e 	beq.w	800c046 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf30:	b2d2      	uxtb	r2, r2
 800bf32:	4611      	mov	r1, r2
 800bf34:	4618      	mov	r0, r3
 800bf36:	f009 fada 	bl	80154ee <USB_ReadDevOutEPInterrupt>
 800bf3a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	f003 0301 	and.w	r3, r3, #1
 800bf42:	2b00      	cmp	r3, #0
 800bf44:	d00c      	beq.n	800bf60 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bf46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf48:	015a      	lsls	r2, r3, #5
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	4413      	add	r3, r2
 800bf4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf52:	461a      	mov	r2, r3
 800bf54:	2301      	movs	r3, #1
 800bf56:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bf58:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f000 fed0 	bl	800cd00 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	f003 0308 	and.w	r3, r3, #8
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d00c      	beq.n	800bf84 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bf6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf6c:	015a      	lsls	r2, r3, #5
 800bf6e:	69fb      	ldr	r3, [r7, #28]
 800bf70:	4413      	add	r3, r2
 800bf72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf76:	461a      	mov	r2, r3
 800bf78:	2308      	movs	r3, #8
 800bf7a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bf7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bf7e:	6878      	ldr	r0, [r7, #4]
 800bf80:	f000 ffa6 	bl	800ced0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	f003 0310 	and.w	r3, r3, #16
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d008      	beq.n	800bfa0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800bf8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf90:	015a      	lsls	r2, r3, #5
 800bf92:	69fb      	ldr	r3, [r7, #28]
 800bf94:	4413      	add	r3, r2
 800bf96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf9a:	461a      	mov	r2, r3
 800bf9c:	2310      	movs	r3, #16
 800bf9e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800bfa0:	693b      	ldr	r3, [r7, #16]
 800bfa2:	f003 0302 	and.w	r3, r3, #2
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d030      	beq.n	800c00c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800bfaa:	6a3b      	ldr	r3, [r7, #32]
 800bfac:	695b      	ldr	r3, [r3, #20]
 800bfae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bfb2:	2b80      	cmp	r3, #128	@ 0x80
 800bfb4:	d109      	bne.n	800bfca <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800bfb6:	69fb      	ldr	r3, [r7, #28]
 800bfb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bfbc:	685b      	ldr	r3, [r3, #4]
 800bfbe:	69fa      	ldr	r2, [r7, #28]
 800bfc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bfc4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800bfc8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800bfca:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfcc:	4613      	mov	r3, r2
 800bfce:	00db      	lsls	r3, r3, #3
 800bfd0:	4413      	add	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bfd8:	687a      	ldr	r2, [r7, #4]
 800bfda:	4413      	add	r3, r2
 800bfdc:	3304      	adds	r3, #4
 800bfde:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800bfe0:	697b      	ldr	r3, [r7, #20]
 800bfe2:	78db      	ldrb	r3, [r3, #3]
 800bfe4:	2b01      	cmp	r3, #1
 800bfe6:	d108      	bne.n	800bffa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	2200      	movs	r2, #0
 800bfec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800bfee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff0:	b2db      	uxtb	r3, r3
 800bff2:	4619      	mov	r1, r3
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f00b fec3 	bl	8017d80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800bffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffc:	015a      	lsls	r2, r3, #5
 800bffe:	69fb      	ldr	r3, [r7, #28]
 800c000:	4413      	add	r3, r2
 800c002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c006:	461a      	mov	r2, r3
 800c008:	2302      	movs	r3, #2
 800c00a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800c00c:	693b      	ldr	r3, [r7, #16]
 800c00e:	f003 0320 	and.w	r3, r3, #32
 800c012:	2b00      	cmp	r3, #0
 800c014:	d008      	beq.n	800c028 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800c016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c018:	015a      	lsls	r2, r3, #5
 800c01a:	69fb      	ldr	r3, [r7, #28]
 800c01c:	4413      	add	r3, r2
 800c01e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c022:	461a      	mov	r2, r3
 800c024:	2320      	movs	r3, #32
 800c026:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800c028:	693b      	ldr	r3, [r7, #16]
 800c02a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d009      	beq.n	800c046 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800c032:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c034:	015a      	lsls	r2, r3, #5
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	4413      	add	r3, r2
 800c03a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c03e:	461a      	mov	r2, r3
 800c040:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c044:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800c046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c048:	3301      	adds	r3, #1
 800c04a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c04c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c04e:	085b      	lsrs	r3, r3, #1
 800c050:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c054:	2b00      	cmp	r3, #0
 800c056:	f47f af62 	bne.w	800bf1e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	681b      	ldr	r3, [r3, #0]
 800c05e:	4618      	mov	r0, r3
 800c060:	f009 f9fe 	bl	8015460 <USB_ReadInterrupts>
 800c064:	4603      	mov	r3, r0
 800c066:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c06a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c06e:	f040 80db 	bne.w	800c228 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	4618      	mov	r0, r3
 800c078:	f009 fa1f 	bl	80154ba <USB_ReadDevAllInEpInterrupt>
 800c07c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800c07e:	2300      	movs	r3, #0
 800c080:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800c082:	e0cd      	b.n	800c220 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800c084:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c086:	f003 0301 	and.w	r3, r3, #1
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f000 80c2 	beq.w	800c214 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c096:	b2d2      	uxtb	r2, r2
 800c098:	4611      	mov	r1, r2
 800c09a:	4618      	mov	r0, r3
 800c09c:	f009 fa45 	bl	801552a <USB_ReadDevInEPInterrupt>
 800c0a0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800c0a2:	693b      	ldr	r3, [r7, #16]
 800c0a4:	f003 0301 	and.w	r3, r3, #1
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d057      	beq.n	800c15c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800c0ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0ae:	f003 030f 	and.w	r3, r3, #15
 800c0b2:	2201      	movs	r2, #1
 800c0b4:	fa02 f303 	lsl.w	r3, r2, r3
 800c0b8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	43db      	mvns	r3, r3
 800c0c6:	69f9      	ldr	r1, [r7, #28]
 800c0c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0cc:	4013      	ands	r3, r2
 800c0ce:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800c0d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0d2:	015a      	lsls	r2, r3, #5
 800c0d4:	69fb      	ldr	r3, [r7, #28]
 800c0d6:	4413      	add	r3, r2
 800c0d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c0dc:	461a      	mov	r2, r3
 800c0de:	2301      	movs	r3, #1
 800c0e0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	799b      	ldrb	r3, [r3, #6]
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	d132      	bne.n	800c150 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800c0ea:	6879      	ldr	r1, [r7, #4]
 800c0ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c0ee:	4613      	mov	r3, r2
 800c0f0:	00db      	lsls	r3, r3, #3
 800c0f2:	4413      	add	r3, r2
 800c0f4:	009b      	lsls	r3, r3, #2
 800c0f6:	440b      	add	r3, r1
 800c0f8:	3320      	adds	r3, #32
 800c0fa:	6819      	ldr	r1, [r3, #0]
 800c0fc:	6878      	ldr	r0, [r7, #4]
 800c0fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c100:	4613      	mov	r3, r2
 800c102:	00db      	lsls	r3, r3, #3
 800c104:	4413      	add	r3, r2
 800c106:	009b      	lsls	r3, r3, #2
 800c108:	4403      	add	r3, r0
 800c10a:	331c      	adds	r3, #28
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	4419      	add	r1, r3
 800c110:	6878      	ldr	r0, [r7, #4]
 800c112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c114:	4613      	mov	r3, r2
 800c116:	00db      	lsls	r3, r3, #3
 800c118:	4413      	add	r3, r2
 800c11a:	009b      	lsls	r3, r3, #2
 800c11c:	4403      	add	r3, r0
 800c11e:	3320      	adds	r3, #32
 800c120:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800c122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c124:	2b00      	cmp	r3, #0
 800c126:	d113      	bne.n	800c150 <HAL_PCD_IRQHandler+0x3a2>
 800c128:	6879      	ldr	r1, [r7, #4]
 800c12a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c12c:	4613      	mov	r3, r2
 800c12e:	00db      	lsls	r3, r3, #3
 800c130:	4413      	add	r3, r2
 800c132:	009b      	lsls	r3, r3, #2
 800c134:	440b      	add	r3, r1
 800c136:	3324      	adds	r3, #36	@ 0x24
 800c138:	681b      	ldr	r3, [r3, #0]
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	d108      	bne.n	800c150 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6818      	ldr	r0, [r3, #0]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c148:	461a      	mov	r2, r3
 800c14a:	2101      	movs	r1, #1
 800c14c:	f009 fa4e 	bl	80155ec <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800c150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c152:	b2db      	uxtb	r3, r3
 800c154:	4619      	mov	r1, r3
 800c156:	6878      	ldr	r0, [r7, #4]
 800c158:	f00b fd8d 	bl	8017c76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800c15c:	693b      	ldr	r3, [r7, #16]
 800c15e:	f003 0308 	and.w	r3, r3, #8
 800c162:	2b00      	cmp	r3, #0
 800c164:	d008      	beq.n	800c178 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800c166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c168:	015a      	lsls	r2, r3, #5
 800c16a:	69fb      	ldr	r3, [r7, #28]
 800c16c:	4413      	add	r3, r2
 800c16e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c172:	461a      	mov	r2, r3
 800c174:	2308      	movs	r3, #8
 800c176:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800c178:	693b      	ldr	r3, [r7, #16]
 800c17a:	f003 0310 	and.w	r3, r3, #16
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d008      	beq.n	800c194 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800c182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c184:	015a      	lsls	r2, r3, #5
 800c186:	69fb      	ldr	r3, [r7, #28]
 800c188:	4413      	add	r3, r2
 800c18a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c18e:	461a      	mov	r2, r3
 800c190:	2310      	movs	r3, #16
 800c192:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c194:	693b      	ldr	r3, [r7, #16]
 800c196:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d008      	beq.n	800c1b0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c19e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1a0:	015a      	lsls	r2, r3, #5
 800c1a2:	69fb      	ldr	r3, [r7, #28]
 800c1a4:	4413      	add	r3, r2
 800c1a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1aa:	461a      	mov	r2, r3
 800c1ac:	2340      	movs	r3, #64	@ 0x40
 800c1ae:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c1b0:	693b      	ldr	r3, [r7, #16]
 800c1b2:	f003 0302 	and.w	r3, r3, #2
 800c1b6:	2b00      	cmp	r3, #0
 800c1b8:	d023      	beq.n	800c202 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c1ba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c1bc:	6a38      	ldr	r0, [r7, #32]
 800c1be:	f008 fa2d 	bl	801461c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c1c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1c4:	4613      	mov	r3, r2
 800c1c6:	00db      	lsls	r3, r3, #3
 800c1c8:	4413      	add	r3, r2
 800c1ca:	009b      	lsls	r3, r3, #2
 800c1cc:	3310      	adds	r3, #16
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	4413      	add	r3, r2
 800c1d2:	3304      	adds	r3, #4
 800c1d4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	78db      	ldrb	r3, [r3, #3]
 800c1da:	2b01      	cmp	r3, #1
 800c1dc:	d108      	bne.n	800c1f0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c1de:	697b      	ldr	r3, [r7, #20]
 800c1e0:	2200      	movs	r2, #0
 800c1e2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1e6:	b2db      	uxtb	r3, r3
 800c1e8:	4619      	mov	r1, r3
 800c1ea:	6878      	ldr	r0, [r7, #4]
 800c1ec:	f00b fdda 	bl	8017da4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f2:	015a      	lsls	r2, r3, #5
 800c1f4:	69fb      	ldr	r3, [r7, #28]
 800c1f6:	4413      	add	r3, r2
 800c1f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1fc:	461a      	mov	r2, r3
 800c1fe:	2302      	movs	r3, #2
 800c200:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c202:	693b      	ldr	r3, [r7, #16]
 800c204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c208:	2b00      	cmp	r3, #0
 800c20a:	d003      	beq.n	800c214 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c20c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c20e:	6878      	ldr	r0, [r7, #4]
 800c210:	f000 fcea 	bl	800cbe8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c216:	3301      	adds	r3, #1
 800c218:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c21a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c21c:	085b      	lsrs	r3, r3, #1
 800c21e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c222:	2b00      	cmp	r3, #0
 800c224:	f47f af2e 	bne.w	800c084 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4618      	mov	r0, r3
 800c22e:	f009 f917 	bl	8015460 <USB_ReadInterrupts>
 800c232:	4603      	mov	r3, r0
 800c234:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c238:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c23c:	d122      	bne.n	800c284 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c23e:	69fb      	ldr	r3, [r7, #28]
 800c240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	69fa      	ldr	r2, [r7, #28]
 800c248:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c24c:	f023 0301 	bic.w	r3, r3, #1
 800c250:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c258:	2b01      	cmp	r3, #1
 800c25a:	d108      	bne.n	800c26e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2200      	movs	r2, #0
 800c260:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c264:	2100      	movs	r1, #0
 800c266:	6878      	ldr	r0, [r7, #4]
 800c268:	f000 fef4 	bl	800d054 <HAL_PCDEx_LPM_Callback>
 800c26c:	e002      	b.n	800c274 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f00b fd78 	bl	8017d64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	695a      	ldr	r2, [r3, #20]
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c282:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4618      	mov	r0, r3
 800c28a:	f009 f8e9 	bl	8015460 <USB_ReadInterrupts>
 800c28e:	4603      	mov	r3, r0
 800c290:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c294:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c298:	d112      	bne.n	800c2c0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c29a:	69fb      	ldr	r3, [r7, #28]
 800c29c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2a0:	689b      	ldr	r3, [r3, #8]
 800c2a2:	f003 0301 	and.w	r3, r3, #1
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d102      	bne.n	800c2b0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f00b fd34 	bl	8017d18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	695a      	ldr	r2, [r3, #20]
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c2be:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	f009 f8cb 	bl	8015460 <USB_ReadInterrupts>
 800c2ca:	4603      	mov	r3, r0
 800c2cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c2d0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c2d4:	d121      	bne.n	800c31a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	695a      	ldr	r2, [r3, #20]
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 800c2e4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d111      	bne.n	800c314 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	681b      	ldr	r3, [r3, #0]
 800c2fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c2fe:	089b      	lsrs	r3, r3, #2
 800c300:	f003 020f 	and.w	r2, r3, #15
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800c30a:	2101      	movs	r1, #1
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 fea1 	bl	800d054 <HAL_PCDEx_LPM_Callback>
 800c312:	e002      	b.n	800c31a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c314:	6878      	ldr	r0, [r7, #4]
 800c316:	f00b fcff 	bl	8017d18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4618      	mov	r0, r3
 800c320:	f009 f89e 	bl	8015460 <USB_ReadInterrupts>
 800c324:	4603      	mov	r3, r0
 800c326:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c32a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c32e:	f040 80b7 	bne.w	800c4a0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c332:	69fb      	ldr	r3, [r7, #28]
 800c334:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c338:	685b      	ldr	r3, [r3, #4]
 800c33a:	69fa      	ldr	r2, [r7, #28]
 800c33c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c340:	f023 0301 	bic.w	r3, r3, #1
 800c344:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	2110      	movs	r1, #16
 800c34c:	4618      	mov	r0, r3
 800c34e:	f008 f965 	bl	801461c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c352:	2300      	movs	r3, #0
 800c354:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c356:	e046      	b.n	800c3e6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c35a:	015a      	lsls	r2, r3, #5
 800c35c:	69fb      	ldr	r3, [r7, #28]
 800c35e:	4413      	add	r3, r2
 800c360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c364:	461a      	mov	r2, r3
 800c366:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c36a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c36e:	015a      	lsls	r2, r3, #5
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	4413      	add	r3, r2
 800c374:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c37c:	0151      	lsls	r1, r2, #5
 800c37e:	69fa      	ldr	r2, [r7, #28]
 800c380:	440a      	add	r2, r1
 800c382:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c386:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c38a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c38c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c38e:	015a      	lsls	r2, r3, #5
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	4413      	add	r3, r2
 800c394:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c398:	461a      	mov	r2, r3
 800c39a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c39e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c3a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3a2:	015a      	lsls	r2, r3, #5
 800c3a4:	69fb      	ldr	r3, [r7, #28]
 800c3a6:	4413      	add	r3, r2
 800c3a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3b0:	0151      	lsls	r1, r2, #5
 800c3b2:	69fa      	ldr	r2, [r7, #28]
 800c3b4:	440a      	add	r2, r1
 800c3b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c3be:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c3c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3c2:	015a      	lsls	r2, r3, #5
 800c3c4:	69fb      	ldr	r3, [r7, #28]
 800c3c6:	4413      	add	r3, r2
 800c3c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3cc:	681b      	ldr	r3, [r3, #0]
 800c3ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3d0:	0151      	lsls	r1, r2, #5
 800c3d2:	69fa      	ldr	r2, [r7, #28]
 800c3d4:	440a      	add	r2, r1
 800c3d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c3da:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c3de:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c3e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3e2:	3301      	adds	r3, #1
 800c3e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	791b      	ldrb	r3, [r3, #4]
 800c3ea:	461a      	mov	r2, r3
 800c3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c3ee:	4293      	cmp	r3, r2
 800c3f0:	d3b2      	bcc.n	800c358 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c3f2:	69fb      	ldr	r3, [r7, #28]
 800c3f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3f8:	69db      	ldr	r3, [r3, #28]
 800c3fa:	69fa      	ldr	r2, [r7, #28]
 800c3fc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c400:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c404:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	7bdb      	ldrb	r3, [r3, #15]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	d016      	beq.n	800c43c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c40e:	69fb      	ldr	r3, [r7, #28]
 800c410:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c414:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c418:	69fa      	ldr	r2, [r7, #28]
 800c41a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c41e:	f043 030b 	orr.w	r3, r3, #11
 800c422:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c426:	69fb      	ldr	r3, [r7, #28]
 800c428:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c42c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c42e:	69fa      	ldr	r2, [r7, #28]
 800c430:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c434:	f043 030b 	orr.w	r3, r3, #11
 800c438:	6453      	str	r3, [r2, #68]	@ 0x44
 800c43a:	e015      	b.n	800c468 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c43c:	69fb      	ldr	r3, [r7, #28]
 800c43e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c442:	695a      	ldr	r2, [r3, #20]
 800c444:	69fb      	ldr	r3, [r7, #28]
 800c446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c44a:	4619      	mov	r1, r3
 800c44c:	f242 032b 	movw	r3, #8235	@ 0x202b
 800c450:	4313      	orrs	r3, r2
 800c452:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c454:	69fb      	ldr	r3, [r7, #28]
 800c456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c45a:	691b      	ldr	r3, [r3, #16]
 800c45c:	69fa      	ldr	r2, [r7, #28]
 800c45e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c462:	f043 030b 	orr.w	r3, r3, #11
 800c466:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c468:	69fb      	ldr	r3, [r7, #28]
 800c46a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	69fa      	ldr	r2, [r7, #28]
 800c472:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c476:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c47a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	6818      	ldr	r0, [r3, #0]
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c48a:	461a      	mov	r2, r3
 800c48c:	f009 f8ae 	bl	80155ec <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	695a      	ldr	r2, [r3, #20]
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c49e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	f008 ffdb 	bl	8015460 <USB_ReadInterrupts>
 800c4aa:	4603      	mov	r3, r0
 800c4ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c4b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c4b4:	d123      	bne.n	800c4fe <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c4b6:	687b      	ldr	r3, [r7, #4]
 800c4b8:	681b      	ldr	r3, [r3, #0]
 800c4ba:	4618      	mov	r0, r3
 800c4bc:	f009 f872 	bl	80155a4 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f008 f922 	bl	801470e <USB_GetDevSpeed>
 800c4ca:	4603      	mov	r3, r0
 800c4cc:	461a      	mov	r2, r3
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	681c      	ldr	r4, [r3, #0]
 800c4d6:	f001 fd9d 	bl	800e014 <HAL_RCC_GetHCLKFreq>
 800c4da:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	f007 fe2c 	bl	8014140 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f00b fbec 	bl	8017cc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	681b      	ldr	r3, [r3, #0]
 800c4f2:	695a      	ldr	r2, [r3, #20]
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c4fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	4618      	mov	r0, r3
 800c504:	f008 ffac 	bl	8015460 <USB_ReadInterrupts>
 800c508:	4603      	mov	r3, r0
 800c50a:	f003 0308 	and.w	r3, r3, #8
 800c50e:	2b08      	cmp	r3, #8
 800c510:	d10a      	bne.n	800c528 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c512:	6878      	ldr	r0, [r7, #4]
 800c514:	f00b fbc9 	bl	8017caa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	695a      	ldr	r2, [r3, #20]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f002 0208 	and.w	r2, r2, #8
 800c526:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	4618      	mov	r0, r3
 800c52e:	f008 ff97 	bl	8015460 <USB_ReadInterrupts>
 800c532:	4603      	mov	r3, r0
 800c534:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c538:	2b80      	cmp	r3, #128	@ 0x80
 800c53a:	d123      	bne.n	800c584 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c53c:	6a3b      	ldr	r3, [r7, #32]
 800c53e:	699b      	ldr	r3, [r3, #24]
 800c540:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c544:	6a3b      	ldr	r3, [r7, #32]
 800c546:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c548:	2301      	movs	r3, #1
 800c54a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c54c:	e014      	b.n	800c578 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c54e:	6879      	ldr	r1, [r7, #4]
 800c550:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c552:	4613      	mov	r3, r2
 800c554:	00db      	lsls	r3, r3, #3
 800c556:	4413      	add	r3, r2
 800c558:	009b      	lsls	r3, r3, #2
 800c55a:	440b      	add	r3, r1
 800c55c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c560:	781b      	ldrb	r3, [r3, #0]
 800c562:	2b01      	cmp	r3, #1
 800c564:	d105      	bne.n	800c572 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c568:	b2db      	uxtb	r3, r3
 800c56a:	4619      	mov	r1, r3
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	f000 fb0a 	bl	800cb86 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c574:	3301      	adds	r3, #1
 800c576:	627b      	str	r3, [r7, #36]	@ 0x24
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	791b      	ldrb	r3, [r3, #4]
 800c57c:	461a      	mov	r2, r3
 800c57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c580:	4293      	cmp	r3, r2
 800c582:	d3e4      	bcc.n	800c54e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	4618      	mov	r0, r3
 800c58a:	f008 ff69 	bl	8015460 <USB_ReadInterrupts>
 800c58e:	4603      	mov	r3, r0
 800c590:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c594:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c598:	d13c      	bne.n	800c614 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c59a:	2301      	movs	r3, #1
 800c59c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c59e:	e02b      	b.n	800c5f8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c5a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5a2:	015a      	lsls	r2, r3, #5
 800c5a4:	69fb      	ldr	r3, [r7, #28]
 800c5a6:	4413      	add	r3, r2
 800c5a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5b0:	6879      	ldr	r1, [r7, #4]
 800c5b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5b4:	4613      	mov	r3, r2
 800c5b6:	00db      	lsls	r3, r3, #3
 800c5b8:	4413      	add	r3, r2
 800c5ba:	009b      	lsls	r3, r3, #2
 800c5bc:	440b      	add	r3, r1
 800c5be:	3318      	adds	r3, #24
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	2b01      	cmp	r3, #1
 800c5c4:	d115      	bne.n	800c5f2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c5c6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c5c8:	2b00      	cmp	r3, #0
 800c5ca:	da12      	bge.n	800c5f2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c5cc:	6879      	ldr	r1, [r7, #4]
 800c5ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c5d0:	4613      	mov	r3, r2
 800c5d2:	00db      	lsls	r3, r3, #3
 800c5d4:	4413      	add	r3, r2
 800c5d6:	009b      	lsls	r3, r3, #2
 800c5d8:	440b      	add	r3, r1
 800c5da:	3317      	adds	r3, #23
 800c5dc:	2201      	movs	r2, #1
 800c5de:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5e2:	b2db      	uxtb	r3, r3
 800c5e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c5e8:	b2db      	uxtb	r3, r3
 800c5ea:	4619      	mov	r1, r3
 800c5ec:	6878      	ldr	r0, [r7, #4]
 800c5ee:	f000 faca 	bl	800cb86 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f4:	3301      	adds	r3, #1
 800c5f6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	791b      	ldrb	r3, [r3, #4]
 800c5fc:	461a      	mov	r2, r3
 800c5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c600:	4293      	cmp	r3, r2
 800c602:	d3cd      	bcc.n	800c5a0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	695a      	ldr	r2, [r3, #20]
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c612:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	4618      	mov	r0, r3
 800c61a:	f008 ff21 	bl	8015460 <USB_ReadInterrupts>
 800c61e:	4603      	mov	r3, r0
 800c620:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c624:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c628:	d156      	bne.n	800c6d8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c62a:	2301      	movs	r3, #1
 800c62c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c62e:	e045      	b.n	800c6bc <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c632:	015a      	lsls	r2, r3, #5
 800c634:	69fb      	ldr	r3, [r7, #28]
 800c636:	4413      	add	r3, r2
 800c638:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c640:	6879      	ldr	r1, [r7, #4]
 800c642:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c644:	4613      	mov	r3, r2
 800c646:	00db      	lsls	r3, r3, #3
 800c648:	4413      	add	r3, r2
 800c64a:	009b      	lsls	r3, r3, #2
 800c64c:	440b      	add	r3, r1
 800c64e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	2b01      	cmp	r3, #1
 800c656:	d12e      	bne.n	800c6b6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c658:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	da2b      	bge.n	800c6b6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800c65e:	69bb      	ldr	r3, [r7, #24]
 800c660:	0c1a      	lsrs	r2, r3, #16
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c668:	4053      	eors	r3, r2
 800c66a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d121      	bne.n	800c6b6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c672:	6879      	ldr	r1, [r7, #4]
 800c674:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c676:	4613      	mov	r3, r2
 800c678:	00db      	lsls	r3, r3, #3
 800c67a:	4413      	add	r3, r2
 800c67c:	009b      	lsls	r3, r3, #2
 800c67e:	440b      	add	r3, r1
 800c680:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c684:	2201      	movs	r2, #1
 800c686:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c688:	6a3b      	ldr	r3, [r7, #32]
 800c68a:	699b      	ldr	r3, [r3, #24]
 800c68c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c690:	6a3b      	ldr	r3, [r7, #32]
 800c692:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c694:	6a3b      	ldr	r3, [r7, #32]
 800c696:	695b      	ldr	r3, [r3, #20]
 800c698:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d10a      	bne.n	800c6b6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c6a0:	69fb      	ldr	r3, [r7, #28]
 800c6a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6a6:	685b      	ldr	r3, [r3, #4]
 800c6a8:	69fa      	ldr	r2, [r7, #28]
 800c6aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c6ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c6b2:	6053      	str	r3, [r2, #4]
            break;
 800c6b4:	e008      	b.n	800c6c8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6b8:	3301      	adds	r3, #1
 800c6ba:	627b      	str	r3, [r7, #36]	@ 0x24
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	791b      	ldrb	r3, [r3, #4]
 800c6c0:	461a      	mov	r2, r3
 800c6c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c4:	4293      	cmp	r3, r2
 800c6c6:	d3b3      	bcc.n	800c630 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	695a      	ldr	r2, [r3, #20]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c6d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f008 febf 	bl	8015460 <USB_ReadInterrupts>
 800c6e2:	4603      	mov	r3, r0
 800c6e4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c6e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c6ec:	d10a      	bne.n	800c704 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f00b fb6a 	bl	8017dc8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	695a      	ldr	r2, [r3, #20]
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c702:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	4618      	mov	r0, r3
 800c70a:	f008 fea9 	bl	8015460 <USB_ReadInterrupts>
 800c70e:	4603      	mov	r3, r0
 800c710:	f003 0304 	and.w	r3, r3, #4
 800c714:	2b04      	cmp	r3, #4
 800c716:	d115      	bne.n	800c744 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c720:	69bb      	ldr	r3, [r7, #24]
 800c722:	f003 0304 	and.w	r3, r3, #4
 800c726:	2b00      	cmp	r3, #0
 800c728:	d002      	beq.n	800c730 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c72a:	6878      	ldr	r0, [r7, #4]
 800c72c:	f00b fb5a 	bl	8017de4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	681b      	ldr	r3, [r3, #0]
 800c734:	6859      	ldr	r1, [r3, #4]
 800c736:	687b      	ldr	r3, [r7, #4]
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	69ba      	ldr	r2, [r7, #24]
 800c73c:	430a      	orrs	r2, r1
 800c73e:	605a      	str	r2, [r3, #4]
 800c740:	e000      	b.n	800c744 <HAL_PCD_IRQHandler+0x996>
      return;
 800c742:	bf00      	nop
    }
  }
}
 800c744:	3734      	adds	r7, #52	@ 0x34
 800c746:	46bd      	mov	sp, r7
 800c748:	bd90      	pop	{r4, r7, pc}

0800c74a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c74a:	b580      	push	{r7, lr}
 800c74c:	b082      	sub	sp, #8
 800c74e:	af00      	add	r7, sp, #0
 800c750:	6078      	str	r0, [r7, #4]
 800c752:	460b      	mov	r3, r1
 800c754:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c75c:	2b01      	cmp	r3, #1
 800c75e:	d101      	bne.n	800c764 <HAL_PCD_SetAddress+0x1a>
 800c760:	2302      	movs	r3, #2
 800c762:	e012      	b.n	800c78a <HAL_PCD_SetAddress+0x40>
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2201      	movs	r2, #1
 800c768:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	78fa      	ldrb	r2, [r7, #3]
 800c770:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	78fa      	ldrb	r2, [r7, #3]
 800c778:	4611      	mov	r1, r2
 800c77a:	4618      	mov	r0, r3
 800c77c:	f008 fe08 	bl	8015390 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2200      	movs	r2, #0
 800c784:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c788:	2300      	movs	r3, #0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3708      	adds	r7, #8
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}

0800c792 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c792:	b580      	push	{r7, lr}
 800c794:	b084      	sub	sp, #16
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	4608      	mov	r0, r1
 800c79c:	4611      	mov	r1, r2
 800c79e:	461a      	mov	r2, r3
 800c7a0:	4603      	mov	r3, r0
 800c7a2:	70fb      	strb	r3, [r7, #3]
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	803b      	strh	r3, [r7, #0]
 800c7a8:	4613      	mov	r3, r2
 800c7aa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c7ac:	2300      	movs	r3, #0
 800c7ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c7b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	da0f      	bge.n	800c7d8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7b8:	78fb      	ldrb	r3, [r7, #3]
 800c7ba:	f003 020f 	and.w	r2, r3, #15
 800c7be:	4613      	mov	r3, r2
 800c7c0:	00db      	lsls	r3, r3, #3
 800c7c2:	4413      	add	r3, r2
 800c7c4:	009b      	lsls	r3, r3, #2
 800c7c6:	3310      	adds	r3, #16
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	4413      	add	r3, r2
 800c7cc:	3304      	adds	r3, #4
 800c7ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	2201      	movs	r2, #1
 800c7d4:	705a      	strb	r2, [r3, #1]
 800c7d6:	e00f      	b.n	800c7f8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c7d8:	78fb      	ldrb	r3, [r7, #3]
 800c7da:	f003 020f 	and.w	r2, r3, #15
 800c7de:	4613      	mov	r3, r2
 800c7e0:	00db      	lsls	r3, r3, #3
 800c7e2:	4413      	add	r3, r2
 800c7e4:	009b      	lsls	r3, r3, #2
 800c7e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c7ea:	687a      	ldr	r2, [r7, #4]
 800c7ec:	4413      	add	r3, r2
 800c7ee:	3304      	adds	r3, #4
 800c7f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c7f2:	68fb      	ldr	r3, [r7, #12]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c7f8:	78fb      	ldrb	r3, [r7, #3]
 800c7fa:	f003 030f 	and.w	r3, r3, #15
 800c7fe:	b2da      	uxtb	r2, r3
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c804:	883b      	ldrh	r3, [r7, #0]
 800c806:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c80a:	68fb      	ldr	r3, [r7, #12]
 800c80c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	78ba      	ldrb	r2, [r7, #2]
 800c812:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	785b      	ldrb	r3, [r3, #1]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d004      	beq.n	800c826 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	461a      	mov	r2, r3
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c826:	78bb      	ldrb	r3, [r7, #2]
 800c828:	2b02      	cmp	r3, #2
 800c82a:	d102      	bne.n	800c832 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c82c:	68fb      	ldr	r3, [r7, #12]
 800c82e:	2200      	movs	r2, #0
 800c830:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c832:	687b      	ldr	r3, [r7, #4]
 800c834:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c838:	2b01      	cmp	r3, #1
 800c83a:	d101      	bne.n	800c840 <HAL_PCD_EP_Open+0xae>
 800c83c:	2302      	movs	r3, #2
 800c83e:	e00e      	b.n	800c85e <HAL_PCD_EP_Open+0xcc>
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2201      	movs	r2, #1
 800c844:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	68f9      	ldr	r1, [r7, #12]
 800c84e:	4618      	mov	r0, r3
 800c850:	f007 ff82 	bl	8014758 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c854:	687b      	ldr	r3, [r7, #4]
 800c856:	2200      	movs	r2, #0
 800c858:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c85c:	7afb      	ldrb	r3, [r7, #11]
}
 800c85e:	4618      	mov	r0, r3
 800c860:	3710      	adds	r7, #16
 800c862:	46bd      	mov	sp, r7
 800c864:	bd80      	pop	{r7, pc}

0800c866 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c866:	b580      	push	{r7, lr}
 800c868:	b084      	sub	sp, #16
 800c86a:	af00      	add	r7, sp, #0
 800c86c:	6078      	str	r0, [r7, #4]
 800c86e:	460b      	mov	r3, r1
 800c870:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c872:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c876:	2b00      	cmp	r3, #0
 800c878:	da0f      	bge.n	800c89a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c87a:	78fb      	ldrb	r3, [r7, #3]
 800c87c:	f003 020f 	and.w	r2, r3, #15
 800c880:	4613      	mov	r3, r2
 800c882:	00db      	lsls	r3, r3, #3
 800c884:	4413      	add	r3, r2
 800c886:	009b      	lsls	r3, r3, #2
 800c888:	3310      	adds	r3, #16
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	4413      	add	r3, r2
 800c88e:	3304      	adds	r3, #4
 800c890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2201      	movs	r2, #1
 800c896:	705a      	strb	r2, [r3, #1]
 800c898:	e00f      	b.n	800c8ba <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c89a:	78fb      	ldrb	r3, [r7, #3]
 800c89c:	f003 020f 	and.w	r2, r3, #15
 800c8a0:	4613      	mov	r3, r2
 800c8a2:	00db      	lsls	r3, r3, #3
 800c8a4:	4413      	add	r3, r2
 800c8a6:	009b      	lsls	r3, r3, #2
 800c8a8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c8ac:	687a      	ldr	r2, [r7, #4]
 800c8ae:	4413      	add	r3, r2
 800c8b0:	3304      	adds	r3, #4
 800c8b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c8ba:	78fb      	ldrb	r3, [r7, #3]
 800c8bc:	f003 030f 	and.w	r3, r3, #15
 800c8c0:	b2da      	uxtb	r2, r3
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c8cc:	2b01      	cmp	r3, #1
 800c8ce:	d101      	bne.n	800c8d4 <HAL_PCD_EP_Close+0x6e>
 800c8d0:	2302      	movs	r3, #2
 800c8d2:	e00e      	b.n	800c8f2 <HAL_PCD_EP_Close+0x8c>
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	2201      	movs	r2, #1
 800c8d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	68f9      	ldr	r1, [r7, #12]
 800c8e2:	4618      	mov	r0, r3
 800c8e4:	f007 ffc0 	bl	8014868 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c8f0:	2300      	movs	r3, #0
}
 800c8f2:	4618      	mov	r0, r3
 800c8f4:	3710      	adds	r7, #16
 800c8f6:	46bd      	mov	sp, r7
 800c8f8:	bd80      	pop	{r7, pc}

0800c8fa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c8fa:	b580      	push	{r7, lr}
 800c8fc:	b086      	sub	sp, #24
 800c8fe:	af00      	add	r7, sp, #0
 800c900:	60f8      	str	r0, [r7, #12]
 800c902:	607a      	str	r2, [r7, #4]
 800c904:	603b      	str	r3, [r7, #0]
 800c906:	460b      	mov	r3, r1
 800c908:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c90a:	7afb      	ldrb	r3, [r7, #11]
 800c90c:	f003 020f 	and.w	r2, r3, #15
 800c910:	4613      	mov	r3, r2
 800c912:	00db      	lsls	r3, r3, #3
 800c914:	4413      	add	r3, r2
 800c916:	009b      	lsls	r3, r3, #2
 800c918:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c91c:	68fa      	ldr	r2, [r7, #12]
 800c91e:	4413      	add	r3, r2
 800c920:	3304      	adds	r3, #4
 800c922:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c924:	697b      	ldr	r3, [r7, #20]
 800c926:	687a      	ldr	r2, [r7, #4]
 800c928:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c92a:	697b      	ldr	r3, [r7, #20]
 800c92c:	683a      	ldr	r2, [r7, #0]
 800c92e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c930:	697b      	ldr	r3, [r7, #20]
 800c932:	2200      	movs	r2, #0
 800c934:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c936:	697b      	ldr	r3, [r7, #20]
 800c938:	2200      	movs	r2, #0
 800c93a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c93c:	7afb      	ldrb	r3, [r7, #11]
 800c93e:	f003 030f 	and.w	r3, r3, #15
 800c942:	b2da      	uxtb	r2, r3
 800c944:	697b      	ldr	r3, [r7, #20]
 800c946:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	799b      	ldrb	r3, [r3, #6]
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	d102      	bne.n	800c956 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c950:	687a      	ldr	r2, [r7, #4]
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c956:	68fb      	ldr	r3, [r7, #12]
 800c958:	6818      	ldr	r0, [r3, #0]
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	799b      	ldrb	r3, [r3, #6]
 800c95e:	461a      	mov	r2, r3
 800c960:	6979      	ldr	r1, [r7, #20]
 800c962:	f008 f85d 	bl	8014a20 <USB_EPStartXfer>

  return HAL_OK;
 800c966:	2300      	movs	r3, #0
}
 800c968:	4618      	mov	r0, r3
 800c96a:	3718      	adds	r7, #24
 800c96c:	46bd      	mov	sp, r7
 800c96e:	bd80      	pop	{r7, pc}

0800c970 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c970:	b480      	push	{r7}
 800c972:	b083      	sub	sp, #12
 800c974:	af00      	add	r7, sp, #0
 800c976:	6078      	str	r0, [r7, #4]
 800c978:	460b      	mov	r3, r1
 800c97a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c97c:	78fb      	ldrb	r3, [r7, #3]
 800c97e:	f003 020f 	and.w	r2, r3, #15
 800c982:	6879      	ldr	r1, [r7, #4]
 800c984:	4613      	mov	r3, r2
 800c986:	00db      	lsls	r3, r3, #3
 800c988:	4413      	add	r3, r2
 800c98a:	009b      	lsls	r3, r3, #2
 800c98c:	440b      	add	r3, r1
 800c98e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c992:	681b      	ldr	r3, [r3, #0]
}
 800c994:	4618      	mov	r0, r3
 800c996:	370c      	adds	r7, #12
 800c998:	46bd      	mov	sp, r7
 800c99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99e:	4770      	bx	lr

0800c9a0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b086      	sub	sp, #24
 800c9a4:	af00      	add	r7, sp, #0
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	607a      	str	r2, [r7, #4]
 800c9aa:	603b      	str	r3, [r7, #0]
 800c9ac:	460b      	mov	r3, r1
 800c9ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9b0:	7afb      	ldrb	r3, [r7, #11]
 800c9b2:	f003 020f 	and.w	r2, r3, #15
 800c9b6:	4613      	mov	r3, r2
 800c9b8:	00db      	lsls	r3, r3, #3
 800c9ba:	4413      	add	r3, r2
 800c9bc:	009b      	lsls	r3, r3, #2
 800c9be:	3310      	adds	r3, #16
 800c9c0:	68fa      	ldr	r2, [r7, #12]
 800c9c2:	4413      	add	r3, r2
 800c9c4:	3304      	adds	r3, #4
 800c9c6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c9c8:	697b      	ldr	r3, [r7, #20]
 800c9ca:	687a      	ldr	r2, [r7, #4]
 800c9cc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	683a      	ldr	r2, [r7, #0]
 800c9d2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	2200      	movs	r2, #0
 800c9d8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c9da:	697b      	ldr	r3, [r7, #20]
 800c9dc:	2201      	movs	r2, #1
 800c9de:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c9e0:	7afb      	ldrb	r3, [r7, #11]
 800c9e2:	f003 030f 	and.w	r3, r3, #15
 800c9e6:	b2da      	uxtb	r2, r3
 800c9e8:	697b      	ldr	r3, [r7, #20]
 800c9ea:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	799b      	ldrb	r3, [r3, #6]
 800c9f0:	2b01      	cmp	r3, #1
 800c9f2:	d102      	bne.n	800c9fa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c9f4:	687a      	ldr	r2, [r7, #4]
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	6818      	ldr	r0, [r3, #0]
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	799b      	ldrb	r3, [r3, #6]
 800ca02:	461a      	mov	r2, r3
 800ca04:	6979      	ldr	r1, [r7, #20]
 800ca06:	f008 f80b 	bl	8014a20 <USB_EPStartXfer>

  return HAL_OK;
 800ca0a:	2300      	movs	r3, #0
}
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	3718      	adds	r7, #24
 800ca10:	46bd      	mov	sp, r7
 800ca12:	bd80      	pop	{r7, pc}

0800ca14 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b084      	sub	sp, #16
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	460b      	mov	r3, r1
 800ca1e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800ca20:	78fb      	ldrb	r3, [r7, #3]
 800ca22:	f003 030f 	and.w	r3, r3, #15
 800ca26:	687a      	ldr	r2, [r7, #4]
 800ca28:	7912      	ldrb	r2, [r2, #4]
 800ca2a:	4293      	cmp	r3, r2
 800ca2c:	d901      	bls.n	800ca32 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800ca2e:	2301      	movs	r3, #1
 800ca30:	e04f      	b.n	800cad2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800ca32:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	da0f      	bge.n	800ca5a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800ca3a:	78fb      	ldrb	r3, [r7, #3]
 800ca3c:	f003 020f 	and.w	r2, r3, #15
 800ca40:	4613      	mov	r3, r2
 800ca42:	00db      	lsls	r3, r3, #3
 800ca44:	4413      	add	r3, r2
 800ca46:	009b      	lsls	r3, r3, #2
 800ca48:	3310      	adds	r3, #16
 800ca4a:	687a      	ldr	r2, [r7, #4]
 800ca4c:	4413      	add	r3, r2
 800ca4e:	3304      	adds	r3, #4
 800ca50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2201      	movs	r2, #1
 800ca56:	705a      	strb	r2, [r3, #1]
 800ca58:	e00d      	b.n	800ca76 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800ca5a:	78fa      	ldrb	r2, [r7, #3]
 800ca5c:	4613      	mov	r3, r2
 800ca5e:	00db      	lsls	r3, r3, #3
 800ca60:	4413      	add	r3, r2
 800ca62:	009b      	lsls	r3, r3, #2
 800ca64:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800ca68:	687a      	ldr	r2, [r7, #4]
 800ca6a:	4413      	add	r3, r2
 800ca6c:	3304      	adds	r3, #4
 800ca6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	2200      	movs	r2, #0
 800ca74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	2201      	movs	r2, #1
 800ca7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800ca7c:	78fb      	ldrb	r3, [r7, #3]
 800ca7e:	f003 030f 	and.w	r3, r3, #15
 800ca82:	b2da      	uxtb	r2, r3
 800ca84:	68fb      	ldr	r3, [r7, #12]
 800ca86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800ca8e:	2b01      	cmp	r3, #1
 800ca90:	d101      	bne.n	800ca96 <HAL_PCD_EP_SetStall+0x82>
 800ca92:	2302      	movs	r3, #2
 800ca94:	e01d      	b.n	800cad2 <HAL_PCD_EP_SetStall+0xbe>
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	2201      	movs	r2, #1
 800ca9a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800ca9e:	687b      	ldr	r3, [r7, #4]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	68f9      	ldr	r1, [r7, #12]
 800caa4:	4618      	mov	r0, r3
 800caa6:	f008 fb9f 	bl	80151e8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800caaa:	78fb      	ldrb	r3, [r7, #3]
 800caac:	f003 030f 	and.w	r3, r3, #15
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d109      	bne.n	800cac8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	6818      	ldr	r0, [r3, #0]
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	7999      	ldrb	r1, [r3, #6]
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cac2:	461a      	mov	r2, r3
 800cac4:	f008 fd92 	bl	80155ec <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2200      	movs	r2, #0
 800cacc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cad0:	2300      	movs	r3, #0
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3710      	adds	r7, #16
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}

0800cada <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cada:	b580      	push	{r7, lr}
 800cadc:	b084      	sub	sp, #16
 800cade:	af00      	add	r7, sp, #0
 800cae0:	6078      	str	r0, [r7, #4]
 800cae2:	460b      	mov	r3, r1
 800cae4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800cae6:	78fb      	ldrb	r3, [r7, #3]
 800cae8:	f003 030f 	and.w	r3, r3, #15
 800caec:	687a      	ldr	r2, [r7, #4]
 800caee:	7912      	ldrb	r2, [r2, #4]
 800caf0:	4293      	cmp	r3, r2
 800caf2:	d901      	bls.n	800caf8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800caf4:	2301      	movs	r3, #1
 800caf6:	e042      	b.n	800cb7e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800caf8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	da0f      	bge.n	800cb20 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb00:	78fb      	ldrb	r3, [r7, #3]
 800cb02:	f003 020f 	and.w	r2, r3, #15
 800cb06:	4613      	mov	r3, r2
 800cb08:	00db      	lsls	r3, r3, #3
 800cb0a:	4413      	add	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	3310      	adds	r3, #16
 800cb10:	687a      	ldr	r2, [r7, #4]
 800cb12:	4413      	add	r3, r2
 800cb14:	3304      	adds	r3, #4
 800cb16:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2201      	movs	r2, #1
 800cb1c:	705a      	strb	r2, [r3, #1]
 800cb1e:	e00f      	b.n	800cb40 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cb20:	78fb      	ldrb	r3, [r7, #3]
 800cb22:	f003 020f 	and.w	r2, r3, #15
 800cb26:	4613      	mov	r3, r2
 800cb28:	00db      	lsls	r3, r3, #3
 800cb2a:	4413      	add	r3, r2
 800cb2c:	009b      	lsls	r3, r3, #2
 800cb2e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cb32:	687a      	ldr	r2, [r7, #4]
 800cb34:	4413      	add	r3, r2
 800cb36:	3304      	adds	r3, #4
 800cb38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	2200      	movs	r2, #0
 800cb44:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800cb46:	78fb      	ldrb	r3, [r7, #3]
 800cb48:	f003 030f 	and.w	r3, r3, #15
 800cb4c:	b2da      	uxtb	r2, r3
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800cb58:	2b01      	cmp	r3, #1
 800cb5a:	d101      	bne.n	800cb60 <HAL_PCD_EP_ClrStall+0x86>
 800cb5c:	2302      	movs	r3, #2
 800cb5e:	e00e      	b.n	800cb7e <HAL_PCD_EP_ClrStall+0xa4>
 800cb60:	687b      	ldr	r3, [r7, #4]
 800cb62:	2201      	movs	r2, #1
 800cb64:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	68f9      	ldr	r1, [r7, #12]
 800cb6e:	4618      	mov	r0, r3
 800cb70:	f008 fba8 	bl	80152c4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	2200      	movs	r2, #0
 800cb78:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800cb7c:	2300      	movs	r3, #0
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3710      	adds	r7, #16
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}

0800cb86 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800cb86:	b580      	push	{r7, lr}
 800cb88:	b084      	sub	sp, #16
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
 800cb8e:	460b      	mov	r3, r1
 800cb90:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800cb92:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	da0c      	bge.n	800cbb4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800cb9a:	78fb      	ldrb	r3, [r7, #3]
 800cb9c:	f003 020f 	and.w	r2, r3, #15
 800cba0:	4613      	mov	r3, r2
 800cba2:	00db      	lsls	r3, r3, #3
 800cba4:	4413      	add	r3, r2
 800cba6:	009b      	lsls	r3, r3, #2
 800cba8:	3310      	adds	r3, #16
 800cbaa:	687a      	ldr	r2, [r7, #4]
 800cbac:	4413      	add	r3, r2
 800cbae:	3304      	adds	r3, #4
 800cbb0:	60fb      	str	r3, [r7, #12]
 800cbb2:	e00c      	b.n	800cbce <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800cbb4:	78fb      	ldrb	r3, [r7, #3]
 800cbb6:	f003 020f 	and.w	r2, r3, #15
 800cbba:	4613      	mov	r3, r2
 800cbbc:	00db      	lsls	r3, r3, #3
 800cbbe:	4413      	add	r3, r2
 800cbc0:	009b      	lsls	r3, r3, #2
 800cbc2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cbc6:	687a      	ldr	r2, [r7, #4]
 800cbc8:	4413      	add	r3, r2
 800cbca:	3304      	adds	r3, #4
 800cbcc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68f9      	ldr	r1, [r7, #12]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f008 f9c7 	bl	8014f68 <USB_EPStopXfer>
 800cbda:	4603      	mov	r3, r0
 800cbdc:	72fb      	strb	r3, [r7, #11]

  return ret;
 800cbde:	7afb      	ldrb	r3, [r7, #11]
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	3710      	adds	r7, #16
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	bd80      	pop	{r7, pc}

0800cbe8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cbe8:	b580      	push	{r7, lr}
 800cbea:	b08a      	sub	sp, #40	@ 0x28
 800cbec:	af02      	add	r7, sp, #8
 800cbee:	6078      	str	r0, [r7, #4]
 800cbf0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbf8:	697b      	ldr	r3, [r7, #20]
 800cbfa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800cbfc:	683a      	ldr	r2, [r7, #0]
 800cbfe:	4613      	mov	r3, r2
 800cc00:	00db      	lsls	r3, r3, #3
 800cc02:	4413      	add	r3, r2
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	3310      	adds	r3, #16
 800cc08:	687a      	ldr	r2, [r7, #4]
 800cc0a:	4413      	add	r3, r2
 800cc0c:	3304      	adds	r3, #4
 800cc0e:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	695a      	ldr	r2, [r3, #20]
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	691b      	ldr	r3, [r3, #16]
 800cc18:	429a      	cmp	r2, r3
 800cc1a:	d901      	bls.n	800cc20 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800cc1c:	2301      	movs	r3, #1
 800cc1e:	e06b      	b.n	800ccf8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	691a      	ldr	r2, [r3, #16]
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	695b      	ldr	r3, [r3, #20]
 800cc28:	1ad3      	subs	r3, r2, r3
 800cc2a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	689b      	ldr	r3, [r3, #8]
 800cc30:	69fa      	ldr	r2, [r7, #28]
 800cc32:	429a      	cmp	r2, r3
 800cc34:	d902      	bls.n	800cc3c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	689b      	ldr	r3, [r3, #8]
 800cc3a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800cc3c:	69fb      	ldr	r3, [r7, #28]
 800cc3e:	3303      	adds	r3, #3
 800cc40:	089b      	lsrs	r3, r3, #2
 800cc42:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc44:	e02a      	b.n	800cc9c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	691a      	ldr	r2, [r3, #16]
 800cc4a:	68fb      	ldr	r3, [r7, #12]
 800cc4c:	695b      	ldr	r3, [r3, #20]
 800cc4e:	1ad3      	subs	r3, r2, r3
 800cc50:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	689b      	ldr	r3, [r3, #8]
 800cc56:	69fa      	ldr	r2, [r7, #28]
 800cc58:	429a      	cmp	r2, r3
 800cc5a:	d902      	bls.n	800cc62 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800cc5c:	68fb      	ldr	r3, [r7, #12]
 800cc5e:	689b      	ldr	r3, [r3, #8]
 800cc60:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800cc62:	69fb      	ldr	r3, [r7, #28]
 800cc64:	3303      	adds	r3, #3
 800cc66:	089b      	lsrs	r3, r3, #2
 800cc68:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	68d9      	ldr	r1, [r3, #12]
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	b2da      	uxtb	r2, r3
 800cc72:	69fb      	ldr	r3, [r7, #28]
 800cc74:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800cc7a:	9300      	str	r3, [sp, #0]
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	6978      	ldr	r0, [r7, #20]
 800cc80:	f008 fa1c 	bl	80150bc <USB_WritePacket>

    ep->xfer_buff  += len;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	68da      	ldr	r2, [r3, #12]
 800cc88:	69fb      	ldr	r3, [r7, #28]
 800cc8a:	441a      	add	r2, r3
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	695a      	ldr	r2, [r3, #20]
 800cc94:	69fb      	ldr	r3, [r7, #28]
 800cc96:	441a      	add	r2, r3
 800cc98:	68fb      	ldr	r3, [r7, #12]
 800cc9a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cc9c:	683b      	ldr	r3, [r7, #0]
 800cc9e:	015a      	lsls	r2, r3, #5
 800cca0:	693b      	ldr	r3, [r7, #16]
 800cca2:	4413      	add	r3, r2
 800cca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cca8:	699b      	ldr	r3, [r3, #24]
 800ccaa:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800ccac:	69ba      	ldr	r2, [r7, #24]
 800ccae:	429a      	cmp	r2, r3
 800ccb0:	d809      	bhi.n	800ccc6 <PCD_WriteEmptyTxFifo+0xde>
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	695a      	ldr	r2, [r3, #20]
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ccba:	429a      	cmp	r2, r3
 800ccbc:	d203      	bcs.n	800ccc6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	691b      	ldr	r3, [r3, #16]
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d1bf      	bne.n	800cc46 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	691a      	ldr	r2, [r3, #16]
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	695b      	ldr	r3, [r3, #20]
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d811      	bhi.n	800ccf6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	f003 030f 	and.w	r3, r3, #15
 800ccd8:	2201      	movs	r2, #1
 800ccda:	fa02 f303 	lsl.w	r3, r2, r3
 800ccde:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cce0:	693b      	ldr	r3, [r7, #16]
 800cce2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cce6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cce8:	68bb      	ldr	r3, [r7, #8]
 800ccea:	43db      	mvns	r3, r3
 800ccec:	6939      	ldr	r1, [r7, #16]
 800ccee:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800ccf2:	4013      	ands	r3, r2
 800ccf4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800ccf6:	2300      	movs	r3, #0
}
 800ccf8:	4618      	mov	r0, r3
 800ccfa:	3720      	adds	r7, #32
 800ccfc:	46bd      	mov	sp, r7
 800ccfe:	bd80      	pop	{r7, pc}

0800cd00 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b088      	sub	sp, #32
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
 800cd08:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd10:	69fb      	ldr	r3, [r7, #28]
 800cd12:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cd14:	69fb      	ldr	r3, [r7, #28]
 800cd16:	333c      	adds	r3, #60	@ 0x3c
 800cd18:	3304      	adds	r3, #4
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cd1e:	683b      	ldr	r3, [r7, #0]
 800cd20:	015a      	lsls	r2, r3, #5
 800cd22:	69bb      	ldr	r3, [r7, #24]
 800cd24:	4413      	add	r3, r2
 800cd26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd2a:	689b      	ldr	r3, [r3, #8]
 800cd2c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	799b      	ldrb	r3, [r3, #6]
 800cd32:	2b01      	cmp	r3, #1
 800cd34:	d17b      	bne.n	800ce2e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cd36:	693b      	ldr	r3, [r7, #16]
 800cd38:	f003 0308 	and.w	r3, r3, #8
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d015      	beq.n	800cd6c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd40:	697b      	ldr	r3, [r7, #20]
 800cd42:	4a61      	ldr	r2, [pc, #388]	@ (800cec8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd44:	4293      	cmp	r3, r2
 800cd46:	f240 80b9 	bls.w	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd4a:	693b      	ldr	r3, [r7, #16]
 800cd4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	f000 80b3 	beq.w	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd56:	683b      	ldr	r3, [r7, #0]
 800cd58:	015a      	lsls	r2, r3, #5
 800cd5a:	69bb      	ldr	r3, [r7, #24]
 800cd5c:	4413      	add	r3, r2
 800cd5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd62:	461a      	mov	r2, r3
 800cd64:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd68:	6093      	str	r3, [r2, #8]
 800cd6a:	e0a7      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cd6c:	693b      	ldr	r3, [r7, #16]
 800cd6e:	f003 0320 	and.w	r3, r3, #32
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d009      	beq.n	800cd8a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cd76:	683b      	ldr	r3, [r7, #0]
 800cd78:	015a      	lsls	r2, r3, #5
 800cd7a:	69bb      	ldr	r3, [r7, #24]
 800cd7c:	4413      	add	r3, r2
 800cd7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd82:	461a      	mov	r2, r3
 800cd84:	2320      	movs	r3, #32
 800cd86:	6093      	str	r3, [r2, #8]
 800cd88:	e098      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cd8a:	693b      	ldr	r3, [r7, #16]
 800cd8c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	f040 8093 	bne.w	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd96:	697b      	ldr	r3, [r7, #20]
 800cd98:	4a4b      	ldr	r2, [pc, #300]	@ (800cec8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d90f      	bls.n	800cdbe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd9e:	693b      	ldr	r3, [r7, #16]
 800cda0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cda4:	2b00      	cmp	r3, #0
 800cda6:	d00a      	beq.n	800cdbe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cda8:	683b      	ldr	r3, [r7, #0]
 800cdaa:	015a      	lsls	r2, r3, #5
 800cdac:	69bb      	ldr	r3, [r7, #24]
 800cdae:	4413      	add	r3, r2
 800cdb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cdb4:	461a      	mov	r2, r3
 800cdb6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdba:	6093      	str	r3, [r2, #8]
 800cdbc:	e07e      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cdbe:	683a      	ldr	r2, [r7, #0]
 800cdc0:	4613      	mov	r3, r2
 800cdc2:	00db      	lsls	r3, r3, #3
 800cdc4:	4413      	add	r3, r2
 800cdc6:	009b      	lsls	r3, r3, #2
 800cdc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cdcc:	687a      	ldr	r2, [r7, #4]
 800cdce:	4413      	add	r3, r2
 800cdd0:	3304      	adds	r3, #4
 800cdd2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	6a1a      	ldr	r2, [r3, #32]
 800cdd8:	683b      	ldr	r3, [r7, #0]
 800cdda:	0159      	lsls	r1, r3, #5
 800cddc:	69bb      	ldr	r3, [r7, #24]
 800cdde:	440b      	add	r3, r1
 800cde0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cde4:	691b      	ldr	r3, [r3, #16]
 800cde6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cdea:	1ad2      	subs	r2, r2, r3
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cdf0:	683b      	ldr	r3, [r7, #0]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d114      	bne.n	800ce20 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	691b      	ldr	r3, [r3, #16]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d109      	bne.n	800ce12 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	6818      	ldr	r0, [r3, #0]
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce08:	461a      	mov	r2, r3
 800ce0a:	2101      	movs	r1, #1
 800ce0c:	f008 fbee 	bl	80155ec <USB_EP0_OutStart>
 800ce10:	e006      	b.n	800ce20 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	68da      	ldr	r2, [r3, #12]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	695b      	ldr	r3, [r3, #20]
 800ce1a:	441a      	add	r2, r3
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	b2db      	uxtb	r3, r3
 800ce24:	4619      	mov	r1, r3
 800ce26:	6878      	ldr	r0, [r7, #4]
 800ce28:	f00a ff0a 	bl	8017c40 <HAL_PCD_DataOutStageCallback>
 800ce2c:	e046      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	4a26      	ldr	r2, [pc, #152]	@ (800cecc <PCD_EP_OutXfrComplete_int+0x1cc>)
 800ce32:	4293      	cmp	r3, r2
 800ce34:	d124      	bne.n	800ce80 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ce36:	693b      	ldr	r3, [r7, #16]
 800ce38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d00a      	beq.n	800ce56 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ce40:	683b      	ldr	r3, [r7, #0]
 800ce42:	015a      	lsls	r2, r3, #5
 800ce44:	69bb      	ldr	r3, [r7, #24]
 800ce46:	4413      	add	r3, r2
 800ce48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce4c:	461a      	mov	r2, r3
 800ce4e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800ce52:	6093      	str	r3, [r2, #8]
 800ce54:	e032      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ce56:	693b      	ldr	r3, [r7, #16]
 800ce58:	f003 0320 	and.w	r3, r3, #32
 800ce5c:	2b00      	cmp	r3, #0
 800ce5e:	d008      	beq.n	800ce72 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ce60:	683b      	ldr	r3, [r7, #0]
 800ce62:	015a      	lsls	r2, r3, #5
 800ce64:	69bb      	ldr	r3, [r7, #24]
 800ce66:	4413      	add	r3, r2
 800ce68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ce6c:	461a      	mov	r2, r3
 800ce6e:	2320      	movs	r3, #32
 800ce70:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ce72:	683b      	ldr	r3, [r7, #0]
 800ce74:	b2db      	uxtb	r3, r3
 800ce76:	4619      	mov	r1, r3
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f00a fee1 	bl	8017c40 <HAL_PCD_DataOutStageCallback>
 800ce7e:	e01d      	b.n	800cebc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ce80:	683b      	ldr	r3, [r7, #0]
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d114      	bne.n	800ceb0 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ce86:	6879      	ldr	r1, [r7, #4]
 800ce88:	683a      	ldr	r2, [r7, #0]
 800ce8a:	4613      	mov	r3, r2
 800ce8c:	00db      	lsls	r3, r3, #3
 800ce8e:	4413      	add	r3, r2
 800ce90:	009b      	lsls	r3, r3, #2
 800ce92:	440b      	add	r3, r1
 800ce94:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	2b00      	cmp	r3, #0
 800ce9c:	d108      	bne.n	800ceb0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	6818      	ldr	r0, [r3, #0]
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cea8:	461a      	mov	r2, r3
 800ceaa:	2100      	movs	r1, #0
 800ceac:	f008 fb9e 	bl	80155ec <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	b2db      	uxtb	r3, r3
 800ceb4:	4619      	mov	r1, r3
 800ceb6:	6878      	ldr	r0, [r7, #4]
 800ceb8:	f00a fec2 	bl	8017c40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cebc:	2300      	movs	r3, #0
}
 800cebe:	4618      	mov	r0, r3
 800cec0:	3720      	adds	r7, #32
 800cec2:	46bd      	mov	sp, r7
 800cec4:	bd80      	pop	{r7, pc}
 800cec6:	bf00      	nop
 800cec8:	4f54300a 	.word	0x4f54300a
 800cecc:	4f54310a 	.word	0x4f54310a

0800ced0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ced0:	b580      	push	{r7, lr}
 800ced2:	b086      	sub	sp, #24
 800ced4:	af00      	add	r7, sp, #0
 800ced6:	6078      	str	r0, [r7, #4]
 800ced8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cee0:	697b      	ldr	r3, [r7, #20]
 800cee2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cee4:	697b      	ldr	r3, [r7, #20]
 800cee6:	333c      	adds	r3, #60	@ 0x3c
 800cee8:	3304      	adds	r3, #4
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800ceee:	683b      	ldr	r3, [r7, #0]
 800cef0:	015a      	lsls	r2, r3, #5
 800cef2:	693b      	ldr	r3, [r7, #16]
 800cef4:	4413      	add	r3, r2
 800cef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cefa:	689b      	ldr	r3, [r3, #8]
 800cefc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cefe:	68fb      	ldr	r3, [r7, #12]
 800cf00:	4a15      	ldr	r2, [pc, #84]	@ (800cf58 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf02:	4293      	cmp	r3, r2
 800cf04:	d90e      	bls.n	800cf24 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cf06:	68bb      	ldr	r3, [r7, #8]
 800cf08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cf0c:	2b00      	cmp	r3, #0
 800cf0e:	d009      	beq.n	800cf24 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	015a      	lsls	r2, r3, #5
 800cf14:	693b      	ldr	r3, [r7, #16]
 800cf16:	4413      	add	r3, r2
 800cf18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cf1c:	461a      	mov	r2, r3
 800cf1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf22:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f00a fe79 	bl	8017c1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cf2a:	68fb      	ldr	r3, [r7, #12]
 800cf2c:	4a0a      	ldr	r2, [pc, #40]	@ (800cf58 <PCD_EP_OutSetupPacket_int+0x88>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d90c      	bls.n	800cf4c <PCD_EP_OutSetupPacket_int+0x7c>
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	799b      	ldrb	r3, [r3, #6]
 800cf36:	2b01      	cmp	r3, #1
 800cf38:	d108      	bne.n	800cf4c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6818      	ldr	r0, [r3, #0]
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cf44:	461a      	mov	r2, r3
 800cf46:	2101      	movs	r1, #1
 800cf48:	f008 fb50 	bl	80155ec <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cf4c:	2300      	movs	r3, #0
}
 800cf4e:	4618      	mov	r0, r3
 800cf50:	3718      	adds	r7, #24
 800cf52:	46bd      	mov	sp, r7
 800cf54:	bd80      	pop	{r7, pc}
 800cf56:	bf00      	nop
 800cf58:	4f54300a 	.word	0x4f54300a

0800cf5c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cf5c:	b480      	push	{r7}
 800cf5e:	b085      	sub	sp, #20
 800cf60:	af00      	add	r7, sp, #0
 800cf62:	6078      	str	r0, [r7, #4]
 800cf64:	460b      	mov	r3, r1
 800cf66:	70fb      	strb	r3, [r7, #3]
 800cf68:	4613      	mov	r3, r2
 800cf6a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cf72:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cf74:	78fb      	ldrb	r3, [r7, #3]
 800cf76:	2b00      	cmp	r3, #0
 800cf78:	d107      	bne.n	800cf8a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cf7a:	883b      	ldrh	r3, [r7, #0]
 800cf7c:	0419      	lsls	r1, r3, #16
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68ba      	ldr	r2, [r7, #8]
 800cf84:	430a      	orrs	r2, r1
 800cf86:	629a      	str	r2, [r3, #40]	@ 0x28
 800cf88:	e028      	b.n	800cfdc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cf90:	0c1b      	lsrs	r3, r3, #16
 800cf92:	68ba      	ldr	r2, [r7, #8]
 800cf94:	4413      	add	r3, r2
 800cf96:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cf98:	2300      	movs	r3, #0
 800cf9a:	73fb      	strb	r3, [r7, #15]
 800cf9c:	e00d      	b.n	800cfba <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681a      	ldr	r2, [r3, #0]
 800cfa2:	7bfb      	ldrb	r3, [r7, #15]
 800cfa4:	3340      	adds	r3, #64	@ 0x40
 800cfa6:	009b      	lsls	r3, r3, #2
 800cfa8:	4413      	add	r3, r2
 800cfaa:	685b      	ldr	r3, [r3, #4]
 800cfac:	0c1b      	lsrs	r3, r3, #16
 800cfae:	68ba      	ldr	r2, [r7, #8]
 800cfb0:	4413      	add	r3, r2
 800cfb2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cfb4:	7bfb      	ldrb	r3, [r7, #15]
 800cfb6:	3301      	adds	r3, #1
 800cfb8:	73fb      	strb	r3, [r7, #15]
 800cfba:	7bfa      	ldrb	r2, [r7, #15]
 800cfbc:	78fb      	ldrb	r3, [r7, #3]
 800cfbe:	3b01      	subs	r3, #1
 800cfc0:	429a      	cmp	r2, r3
 800cfc2:	d3ec      	bcc.n	800cf9e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cfc4:	883b      	ldrh	r3, [r7, #0]
 800cfc6:	0418      	lsls	r0, r3, #16
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6819      	ldr	r1, [r3, #0]
 800cfcc:	78fb      	ldrb	r3, [r7, #3]
 800cfce:	3b01      	subs	r3, #1
 800cfd0:	68ba      	ldr	r2, [r7, #8]
 800cfd2:	4302      	orrs	r2, r0
 800cfd4:	3340      	adds	r3, #64	@ 0x40
 800cfd6:	009b      	lsls	r3, r3, #2
 800cfd8:	440b      	add	r3, r1
 800cfda:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800cfdc:	2300      	movs	r3, #0
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	3714      	adds	r7, #20
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe8:	4770      	bx	lr

0800cfea <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800cfea:	b480      	push	{r7}
 800cfec:	b083      	sub	sp, #12
 800cfee:	af00      	add	r7, sp, #0
 800cff0:	6078      	str	r0, [r7, #4]
 800cff2:	460b      	mov	r3, r1
 800cff4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	887a      	ldrh	r2, [r7, #2]
 800cffc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800cffe:	2300      	movs	r3, #0
}
 800d000:	4618      	mov	r0, r3
 800d002:	370c      	adds	r7, #12
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr

0800d00c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	2201      	movs	r2, #1
 800d01e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	2200      	movs	r2, #0
 800d026:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	699b      	ldr	r3, [r3, #24]
 800d02e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800d032:	68fb      	ldr	r3, [r7, #12]
 800d034:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800d036:	68fb      	ldr	r3, [r7, #12]
 800d038:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d03a:	4b05      	ldr	r3, [pc, #20]	@ (800d050 <HAL_PCDEx_ActivateLPM+0x44>)
 800d03c:	4313      	orrs	r3, r2
 800d03e:	68fa      	ldr	r2, [r7, #12]
 800d040:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800d042:	2300      	movs	r3, #0
}
 800d044:	4618      	mov	r0, r3
 800d046:	3714      	adds	r7, #20
 800d048:	46bd      	mov	sp, r7
 800d04a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d04e:	4770      	bx	lr
 800d050:	10000003 	.word	0x10000003

0800d054 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d054:	b480      	push	{r7}
 800d056:	b083      	sub	sp, #12
 800d058:	af00      	add	r7, sp, #0
 800d05a:	6078      	str	r0, [r7, #4]
 800d05c:	460b      	mov	r3, r1
 800d05e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800d060:	bf00      	nop
 800d062:	370c      	adds	r7, #12
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr

0800d06c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b084      	sub	sp, #16
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800d074:	4b19      	ldr	r3, [pc, #100]	@ (800d0dc <HAL_PWREx_ConfigSupply+0x70>)
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	f003 0304 	and.w	r3, r3, #4
 800d07c:	2b04      	cmp	r3, #4
 800d07e:	d00a      	beq.n	800d096 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800d080:	4b16      	ldr	r3, [pc, #88]	@ (800d0dc <HAL_PWREx_ConfigSupply+0x70>)
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	f003 0307 	and.w	r3, r3, #7
 800d088:	687a      	ldr	r2, [r7, #4]
 800d08a:	429a      	cmp	r2, r3
 800d08c:	d001      	beq.n	800d092 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800d08e:	2301      	movs	r3, #1
 800d090:	e01f      	b.n	800d0d2 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800d092:	2300      	movs	r3, #0
 800d094:	e01d      	b.n	800d0d2 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800d096:	4b11      	ldr	r3, [pc, #68]	@ (800d0dc <HAL_PWREx_ConfigSupply+0x70>)
 800d098:	68db      	ldr	r3, [r3, #12]
 800d09a:	f023 0207 	bic.w	r2, r3, #7
 800d09e:	490f      	ldr	r1, [pc, #60]	@ (800d0dc <HAL_PWREx_ConfigSupply+0x70>)
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	4313      	orrs	r3, r2
 800d0a4:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800d0a6:	f7f8 ffd3 	bl	8006050 <HAL_GetTick>
 800d0aa:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d0ac:	e009      	b.n	800d0c2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800d0ae:	f7f8 ffcf 	bl	8006050 <HAL_GetTick>
 800d0b2:	4602      	mov	r2, r0
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	1ad3      	subs	r3, r2, r3
 800d0b8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d0bc:	d901      	bls.n	800d0c2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800d0be:	2301      	movs	r3, #1
 800d0c0:	e007      	b.n	800d0d2 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800d0c2:	4b06      	ldr	r3, [pc, #24]	@ (800d0dc <HAL_PWREx_ConfigSupply+0x70>)
 800d0c4:	685b      	ldr	r3, [r3, #4]
 800d0c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d0ca:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800d0ce:	d1ee      	bne.n	800d0ae <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800d0d0:	2300      	movs	r3, #0
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	3710      	adds	r7, #16
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
 800d0da:	bf00      	nop
 800d0dc:	58024800 	.word	0x58024800

0800d0e0 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 800d0e4:	4b05      	ldr	r3, [pc, #20]	@ (800d0fc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0e6:	68db      	ldr	r3, [r3, #12]
 800d0e8:	4a04      	ldr	r2, [pc, #16]	@ (800d0fc <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 800d0ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d0ee:	60d3      	str	r3, [r2, #12]
}
 800d0f0:	bf00      	nop
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f8:	4770      	bx	lr
 800d0fa:	bf00      	nop
 800d0fc:	58024800 	.word	0x58024800

0800d100 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b08c      	sub	sp, #48	@ 0x30
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d102      	bne.n	800d114 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800d10e:	2301      	movs	r3, #1
 800d110:	f000 bc48 	b.w	800d9a4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	681b      	ldr	r3, [r3, #0]
 800d118:	f003 0301 	and.w	r3, r3, #1
 800d11c:	2b00      	cmp	r3, #0
 800d11e:	f000 8088 	beq.w	800d232 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d122:	4b99      	ldr	r3, [pc, #612]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d124:	691b      	ldr	r3, [r3, #16]
 800d126:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d12a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d12c:	4b96      	ldr	r3, [pc, #600]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d12e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d130:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800d132:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d134:	2b10      	cmp	r3, #16
 800d136:	d007      	beq.n	800d148 <HAL_RCC_OscConfig+0x48>
 800d138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d13a:	2b18      	cmp	r3, #24
 800d13c:	d111      	bne.n	800d162 <HAL_RCC_OscConfig+0x62>
 800d13e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d140:	f003 0303 	and.w	r3, r3, #3
 800d144:	2b02      	cmp	r3, #2
 800d146:	d10c      	bne.n	800d162 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d148:	4b8f      	ldr	r3, [pc, #572]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d150:	2b00      	cmp	r3, #0
 800d152:	d06d      	beq.n	800d230 <HAL_RCC_OscConfig+0x130>
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	685b      	ldr	r3, [r3, #4]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d169      	bne.n	800d230 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800d15c:	2301      	movs	r3, #1
 800d15e:	f000 bc21 	b.w	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	685b      	ldr	r3, [r3, #4]
 800d166:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d16a:	d106      	bne.n	800d17a <HAL_RCC_OscConfig+0x7a>
 800d16c:	4b86      	ldr	r3, [pc, #536]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d16e:	681b      	ldr	r3, [r3, #0]
 800d170:	4a85      	ldr	r2, [pc, #532]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d172:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d176:	6013      	str	r3, [r2, #0]
 800d178:	e02e      	b.n	800d1d8 <HAL_RCC_OscConfig+0xd8>
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	685b      	ldr	r3, [r3, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d10c      	bne.n	800d19c <HAL_RCC_OscConfig+0x9c>
 800d182:	4b81      	ldr	r3, [pc, #516]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	4a80      	ldr	r2, [pc, #512]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d18c:	6013      	str	r3, [r2, #0]
 800d18e:	4b7e      	ldr	r3, [pc, #504]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	4a7d      	ldr	r2, [pc, #500]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d194:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d198:	6013      	str	r3, [r2, #0]
 800d19a:	e01d      	b.n	800d1d8 <HAL_RCC_OscConfig+0xd8>
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	685b      	ldr	r3, [r3, #4]
 800d1a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d1a4:	d10c      	bne.n	800d1c0 <HAL_RCC_OscConfig+0xc0>
 800d1a6:	4b78      	ldr	r3, [pc, #480]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4a77      	ldr	r2, [pc, #476]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d1b0:	6013      	str	r3, [r2, #0]
 800d1b2:	4b75      	ldr	r3, [pc, #468]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1b4:	681b      	ldr	r3, [r3, #0]
 800d1b6:	4a74      	ldr	r2, [pc, #464]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1bc:	6013      	str	r3, [r2, #0]
 800d1be:	e00b      	b.n	800d1d8 <HAL_RCC_OscConfig+0xd8>
 800d1c0:	4b71      	ldr	r3, [pc, #452]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1c2:	681b      	ldr	r3, [r3, #0]
 800d1c4:	4a70      	ldr	r2, [pc, #448]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d1ca:	6013      	str	r3, [r2, #0]
 800d1cc:	4b6e      	ldr	r3, [pc, #440]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1ce:	681b      	ldr	r3, [r3, #0]
 800d1d0:	4a6d      	ldr	r2, [pc, #436]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d1d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	685b      	ldr	r3, [r3, #4]
 800d1dc:	2b00      	cmp	r3, #0
 800d1de:	d013      	beq.n	800d208 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d1e0:	f7f8 ff36 	bl	8006050 <HAL_GetTick>
 800d1e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1e6:	e008      	b.n	800d1fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d1e8:	f7f8 ff32 	bl	8006050 <HAL_GetTick>
 800d1ec:	4602      	mov	r2, r0
 800d1ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d1f0:	1ad3      	subs	r3, r2, r3
 800d1f2:	2b64      	cmp	r3, #100	@ 0x64
 800d1f4:	d901      	bls.n	800d1fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	e3d4      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d1fa:	4b63      	ldr	r3, [pc, #396]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d202:	2b00      	cmp	r3, #0
 800d204:	d0f0      	beq.n	800d1e8 <HAL_RCC_OscConfig+0xe8>
 800d206:	e014      	b.n	800d232 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d208:	f7f8 ff22 	bl	8006050 <HAL_GetTick>
 800d20c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d20e:	e008      	b.n	800d222 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d210:	f7f8 ff1e 	bl	8006050 <HAL_GetTick>
 800d214:	4602      	mov	r2, r0
 800d216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d218:	1ad3      	subs	r3, r2, r3
 800d21a:	2b64      	cmp	r3, #100	@ 0x64
 800d21c:	d901      	bls.n	800d222 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800d21e:	2303      	movs	r3, #3
 800d220:	e3c0      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800d222:	4b59      	ldr	r3, [pc, #356]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	d1f0      	bne.n	800d210 <HAL_RCC_OscConfig+0x110>
 800d22e:	e000      	b.n	800d232 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d230:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	f003 0302 	and.w	r3, r3, #2
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	f000 80ca 	beq.w	800d3d4 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d240:	4b51      	ldr	r3, [pc, #324]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d242:	691b      	ldr	r3, [r3, #16]
 800d244:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d248:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d24a:	4b4f      	ldr	r3, [pc, #316]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d24c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d24e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800d250:	6a3b      	ldr	r3, [r7, #32]
 800d252:	2b00      	cmp	r3, #0
 800d254:	d007      	beq.n	800d266 <HAL_RCC_OscConfig+0x166>
 800d256:	6a3b      	ldr	r3, [r7, #32]
 800d258:	2b18      	cmp	r3, #24
 800d25a:	d156      	bne.n	800d30a <HAL_RCC_OscConfig+0x20a>
 800d25c:	69fb      	ldr	r3, [r7, #28]
 800d25e:	f003 0303 	and.w	r3, r3, #3
 800d262:	2b00      	cmp	r3, #0
 800d264:	d151      	bne.n	800d30a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d266:	4b48      	ldr	r3, [pc, #288]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	f003 0304 	and.w	r3, r3, #4
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d005      	beq.n	800d27e <HAL_RCC_OscConfig+0x17e>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	68db      	ldr	r3, [r3, #12]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d101      	bne.n	800d27e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800d27a:	2301      	movs	r3, #1
 800d27c:	e392      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d27e:	4b42      	ldr	r3, [pc, #264]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	f023 0219 	bic.w	r2, r3, #25
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	68db      	ldr	r3, [r3, #12]
 800d28a:	493f      	ldr	r1, [pc, #252]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d28c:	4313      	orrs	r3, r2
 800d28e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d290:	f7f8 fede 	bl	8006050 <HAL_GetTick>
 800d294:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d296:	e008      	b.n	800d2aa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d298:	f7f8 feda 	bl	8006050 <HAL_GetTick>
 800d29c:	4602      	mov	r2, r0
 800d29e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d2a0:	1ad3      	subs	r3, r2, r3
 800d2a2:	2b02      	cmp	r3, #2
 800d2a4:	d901      	bls.n	800d2aa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d2a6:	2303      	movs	r3, #3
 800d2a8:	e37c      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d2aa:	4b37      	ldr	r3, [pc, #220]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	f003 0304 	and.w	r3, r3, #4
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d0f0      	beq.n	800d298 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2b6:	f7f8 fefb 	bl	80060b0 <HAL_GetREVID>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d817      	bhi.n	800d2f4 <HAL_RCC_OscConfig+0x1f4>
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	691b      	ldr	r3, [r3, #16]
 800d2c8:	2b40      	cmp	r3, #64	@ 0x40
 800d2ca:	d108      	bne.n	800d2de <HAL_RCC_OscConfig+0x1de>
 800d2cc:	4b2e      	ldr	r3, [pc, #184]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d2d4:	4a2c      	ldr	r2, [pc, #176]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2d6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d2da:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2dc:	e07a      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2de:	4b2a      	ldr	r3, [pc, #168]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2e0:	685b      	ldr	r3, [r3, #4]
 800d2e2:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	691b      	ldr	r3, [r3, #16]
 800d2ea:	031b      	lsls	r3, r3, #12
 800d2ec:	4926      	ldr	r1, [pc, #152]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2ee:	4313      	orrs	r3, r2
 800d2f0:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2f2:	e06f      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d2f4:	4b24      	ldr	r3, [pc, #144]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d2f6:	685b      	ldr	r3, [r3, #4]
 800d2f8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	691b      	ldr	r3, [r3, #16]
 800d300:	061b      	lsls	r3, r3, #24
 800d302:	4921      	ldr	r1, [pc, #132]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d304:	4313      	orrs	r3, r2
 800d306:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d308:	e064      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	68db      	ldr	r3, [r3, #12]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d047      	beq.n	800d3a2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800d312:	4b1d      	ldr	r3, [pc, #116]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	f023 0219 	bic.w	r2, r3, #25
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	68db      	ldr	r3, [r3, #12]
 800d31e:	491a      	ldr	r1, [pc, #104]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d320:	4313      	orrs	r3, r2
 800d322:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d324:	f7f8 fe94 	bl	8006050 <HAL_GetTick>
 800d328:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d32a:	e008      	b.n	800d33e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d32c:	f7f8 fe90 	bl	8006050 <HAL_GetTick>
 800d330:	4602      	mov	r2, r0
 800d332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d334:	1ad3      	subs	r3, r2, r3
 800d336:	2b02      	cmp	r3, #2
 800d338:	d901      	bls.n	800d33e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800d33a:	2303      	movs	r3, #3
 800d33c:	e332      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d33e:	4b12      	ldr	r3, [pc, #72]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	f003 0304 	and.w	r3, r3, #4
 800d346:	2b00      	cmp	r3, #0
 800d348:	d0f0      	beq.n	800d32c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d34a:	f7f8 feb1 	bl	80060b0 <HAL_GetREVID>
 800d34e:	4603      	mov	r3, r0
 800d350:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d354:	4293      	cmp	r3, r2
 800d356:	d819      	bhi.n	800d38c <HAL_RCC_OscConfig+0x28c>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	691b      	ldr	r3, [r3, #16]
 800d35c:	2b40      	cmp	r3, #64	@ 0x40
 800d35e:	d108      	bne.n	800d372 <HAL_RCC_OscConfig+0x272>
 800d360:	4b09      	ldr	r3, [pc, #36]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d362:	685b      	ldr	r3, [r3, #4]
 800d364:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800d368:	4a07      	ldr	r2, [pc, #28]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d36a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d36e:	6053      	str	r3, [r2, #4]
 800d370:	e030      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
 800d372:	4b05      	ldr	r3, [pc, #20]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d374:	685b      	ldr	r3, [r3, #4]
 800d376:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	691b      	ldr	r3, [r3, #16]
 800d37e:	031b      	lsls	r3, r3, #12
 800d380:	4901      	ldr	r1, [pc, #4]	@ (800d388 <HAL_RCC_OscConfig+0x288>)
 800d382:	4313      	orrs	r3, r2
 800d384:	604b      	str	r3, [r1, #4]
 800d386:	e025      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
 800d388:	58024400 	.word	0x58024400
 800d38c:	4b9a      	ldr	r3, [pc, #616]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d38e:	685b      	ldr	r3, [r3, #4]
 800d390:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	691b      	ldr	r3, [r3, #16]
 800d398:	061b      	lsls	r3, r3, #24
 800d39a:	4997      	ldr	r1, [pc, #604]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d39c:	4313      	orrs	r3, r2
 800d39e:	604b      	str	r3, [r1, #4]
 800d3a0:	e018      	b.n	800d3d4 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d3a2:	4b95      	ldr	r3, [pc, #596]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	4a94      	ldr	r2, [pc, #592]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d3a8:	f023 0301 	bic.w	r3, r3, #1
 800d3ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3ae:	f7f8 fe4f 	bl	8006050 <HAL_GetTick>
 800d3b2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d3b4:	e008      	b.n	800d3c8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d3b6:	f7f8 fe4b 	bl	8006050 <HAL_GetTick>
 800d3ba:	4602      	mov	r2, r0
 800d3bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d3be:	1ad3      	subs	r3, r2, r3
 800d3c0:	2b02      	cmp	r3, #2
 800d3c2:	d901      	bls.n	800d3c8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800d3c4:	2303      	movs	r3, #3
 800d3c6:	e2ed      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800d3c8:	4b8b      	ldr	r3, [pc, #556]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	f003 0304 	and.w	r3, r3, #4
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d1f0      	bne.n	800d3b6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f003 0310 	and.w	r3, r3, #16
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	f000 80a9 	beq.w	800d534 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d3e2:	4b85      	ldr	r3, [pc, #532]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d3e4:	691b      	ldr	r3, [r3, #16]
 800d3e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3ea:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800d3ec:	4b82      	ldr	r3, [pc, #520]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3f0:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800d3f2:	69bb      	ldr	r3, [r7, #24]
 800d3f4:	2b08      	cmp	r3, #8
 800d3f6:	d007      	beq.n	800d408 <HAL_RCC_OscConfig+0x308>
 800d3f8:	69bb      	ldr	r3, [r7, #24]
 800d3fa:	2b18      	cmp	r3, #24
 800d3fc:	d13a      	bne.n	800d474 <HAL_RCC_OscConfig+0x374>
 800d3fe:	697b      	ldr	r3, [r7, #20]
 800d400:	f003 0303 	and.w	r3, r3, #3
 800d404:	2b01      	cmp	r3, #1
 800d406:	d135      	bne.n	800d474 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d408:	4b7b      	ldr	r3, [pc, #492]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d410:	2b00      	cmp	r3, #0
 800d412:	d005      	beq.n	800d420 <HAL_RCC_OscConfig+0x320>
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	69db      	ldr	r3, [r3, #28]
 800d418:	2b80      	cmp	r3, #128	@ 0x80
 800d41a:	d001      	beq.n	800d420 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800d41c:	2301      	movs	r3, #1
 800d41e:	e2c1      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d420:	f7f8 fe46 	bl	80060b0 <HAL_GetREVID>
 800d424:	4603      	mov	r3, r0
 800d426:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d42a:	4293      	cmp	r3, r2
 800d42c:	d817      	bhi.n	800d45e <HAL_RCC_OscConfig+0x35e>
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6a1b      	ldr	r3, [r3, #32]
 800d432:	2b20      	cmp	r3, #32
 800d434:	d108      	bne.n	800d448 <HAL_RCC_OscConfig+0x348>
 800d436:	4b70      	ldr	r3, [pc, #448]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d438:	685b      	ldr	r3, [r3, #4]
 800d43a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d43e:	4a6e      	ldr	r2, [pc, #440]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d440:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d444:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d446:	e075      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d448:	4b6b      	ldr	r3, [pc, #428]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	6a1b      	ldr	r3, [r3, #32]
 800d454:	069b      	lsls	r3, r3, #26
 800d456:	4968      	ldr	r1, [pc, #416]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d458:	4313      	orrs	r3, r2
 800d45a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d45c:	e06a      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d45e:	4b66      	ldr	r3, [pc, #408]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d460:	68db      	ldr	r3, [r3, #12]
 800d462:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	6a1b      	ldr	r3, [r3, #32]
 800d46a:	061b      	lsls	r3, r3, #24
 800d46c:	4962      	ldr	r1, [pc, #392]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d46e:	4313      	orrs	r3, r2
 800d470:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800d472:	e05f      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	69db      	ldr	r3, [r3, #28]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d042      	beq.n	800d502 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800d47c:	4b5e      	ldr	r3, [pc, #376]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	4a5d      	ldr	r2, [pc, #372]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d482:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d488:	f7f8 fde2 	bl	8006050 <HAL_GetTick>
 800d48c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d48e:	e008      	b.n	800d4a2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d490:	f7f8 fdde 	bl	8006050 <HAL_GetTick>
 800d494:	4602      	mov	r2, r0
 800d496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d498:	1ad3      	subs	r3, r2, r3
 800d49a:	2b02      	cmp	r3, #2
 800d49c:	d901      	bls.n	800d4a2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800d49e:	2303      	movs	r3, #3
 800d4a0:	e280      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d4a2:	4b55      	ldr	r3, [pc, #340]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d4aa:	2b00      	cmp	r3, #0
 800d4ac:	d0f0      	beq.n	800d490 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800d4ae:	f7f8 fdff 	bl	80060b0 <HAL_GetREVID>
 800d4b2:	4603      	mov	r3, r0
 800d4b4:	f241 0203 	movw	r2, #4099	@ 0x1003
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d817      	bhi.n	800d4ec <HAL_RCC_OscConfig+0x3ec>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	6a1b      	ldr	r3, [r3, #32]
 800d4c0:	2b20      	cmp	r3, #32
 800d4c2:	d108      	bne.n	800d4d6 <HAL_RCC_OscConfig+0x3d6>
 800d4c4:	4b4c      	ldr	r3, [pc, #304]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4c6:	685b      	ldr	r3, [r3, #4]
 800d4c8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800d4cc:	4a4a      	ldr	r2, [pc, #296]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4ce:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800d4d2:	6053      	str	r3, [r2, #4]
 800d4d4:	e02e      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
 800d4d6:	4b48      	ldr	r3, [pc, #288]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4d8:	685b      	ldr	r3, [r3, #4]
 800d4da:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	6a1b      	ldr	r3, [r3, #32]
 800d4e2:	069b      	lsls	r3, r3, #26
 800d4e4:	4944      	ldr	r1, [pc, #272]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4e6:	4313      	orrs	r3, r2
 800d4e8:	604b      	str	r3, [r1, #4]
 800d4ea:	e023      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
 800d4ec:	4b42      	ldr	r3, [pc, #264]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4ee:	68db      	ldr	r3, [r3, #12]
 800d4f0:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	6a1b      	ldr	r3, [r3, #32]
 800d4f8:	061b      	lsls	r3, r3, #24
 800d4fa:	493f      	ldr	r1, [pc, #252]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	60cb      	str	r3, [r1, #12]
 800d500:	e018      	b.n	800d534 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800d502:	4b3d      	ldr	r3, [pc, #244]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d504:	681b      	ldr	r3, [r3, #0]
 800d506:	4a3c      	ldr	r2, [pc, #240]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d508:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d50c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d50e:	f7f8 fd9f 	bl	8006050 <HAL_GetTick>
 800d512:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d514:	e008      	b.n	800d528 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800d516:	f7f8 fd9b 	bl	8006050 <HAL_GetTick>
 800d51a:	4602      	mov	r2, r0
 800d51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d51e:	1ad3      	subs	r3, r2, r3
 800d520:	2b02      	cmp	r3, #2
 800d522:	d901      	bls.n	800d528 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d524:	2303      	movs	r3, #3
 800d526:	e23d      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d528:	4b33      	ldr	r3, [pc, #204]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d530:	2b00      	cmp	r3, #0
 800d532:	d1f0      	bne.n	800d516 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	f003 0308 	and.w	r3, r3, #8
 800d53c:	2b00      	cmp	r3, #0
 800d53e:	d036      	beq.n	800d5ae <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d540:	687b      	ldr	r3, [r7, #4]
 800d542:	695b      	ldr	r3, [r3, #20]
 800d544:	2b00      	cmp	r3, #0
 800d546:	d019      	beq.n	800d57c <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d548:	4b2b      	ldr	r3, [pc, #172]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d54a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d54c:	4a2a      	ldr	r2, [pc, #168]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d54e:	f043 0301 	orr.w	r3, r3, #1
 800d552:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d554:	f7f8 fd7c 	bl	8006050 <HAL_GetTick>
 800d558:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d55a:	e008      	b.n	800d56e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d55c:	f7f8 fd78 	bl	8006050 <HAL_GetTick>
 800d560:	4602      	mov	r2, r0
 800d562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d564:	1ad3      	subs	r3, r2, r3
 800d566:	2b02      	cmp	r3, #2
 800d568:	d901      	bls.n	800d56e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 800d56a:	2303      	movs	r3, #3
 800d56c:	e21a      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d56e:	4b22      	ldr	r3, [pc, #136]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d572:	f003 0302 	and.w	r3, r3, #2
 800d576:	2b00      	cmp	r3, #0
 800d578:	d0f0      	beq.n	800d55c <HAL_RCC_OscConfig+0x45c>
 800d57a:	e018      	b.n	800d5ae <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d57c:	4b1e      	ldr	r3, [pc, #120]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d57e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d580:	4a1d      	ldr	r2, [pc, #116]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d582:	f023 0301 	bic.w	r3, r3, #1
 800d586:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d588:	f7f8 fd62 	bl	8006050 <HAL_GetTick>
 800d58c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d58e:	e008      	b.n	800d5a2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d590:	f7f8 fd5e 	bl	8006050 <HAL_GetTick>
 800d594:	4602      	mov	r2, r0
 800d596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d598:	1ad3      	subs	r3, r2, r3
 800d59a:	2b02      	cmp	r3, #2
 800d59c:	d901      	bls.n	800d5a2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800d59e:	2303      	movs	r3, #3
 800d5a0:	e200      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d5a2:	4b15      	ldr	r3, [pc, #84]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d5a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d5a6:	f003 0302 	and.w	r3, r3, #2
 800d5aa:	2b00      	cmp	r3, #0
 800d5ac:	d1f0      	bne.n	800d590 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	f003 0320 	and.w	r3, r3, #32
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d039      	beq.n	800d62e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	699b      	ldr	r3, [r3, #24]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d01c      	beq.n	800d5fc <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d5c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	4a0c      	ldr	r2, [pc, #48]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d5c8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800d5cc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d5ce:	f7f8 fd3f 	bl	8006050 <HAL_GetTick>
 800d5d2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d5d4:	e008      	b.n	800d5e8 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d5d6:	f7f8 fd3b 	bl	8006050 <HAL_GetTick>
 800d5da:	4602      	mov	r2, r0
 800d5dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5de:	1ad3      	subs	r3, r2, r3
 800d5e0:	2b02      	cmp	r3, #2
 800d5e2:	d901      	bls.n	800d5e8 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800d5e4:	2303      	movs	r3, #3
 800d5e6:	e1dd      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d5e8:	4b03      	ldr	r3, [pc, #12]	@ (800d5f8 <HAL_RCC_OscConfig+0x4f8>)
 800d5ea:	681b      	ldr	r3, [r3, #0]
 800d5ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d0f0      	beq.n	800d5d6 <HAL_RCC_OscConfig+0x4d6>
 800d5f4:	e01b      	b.n	800d62e <HAL_RCC_OscConfig+0x52e>
 800d5f6:	bf00      	nop
 800d5f8:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d5fc:	4b9b      	ldr	r3, [pc, #620]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a9a      	ldr	r2, [pc, #616]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d602:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d606:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d608:	f7f8 fd22 	bl	8006050 <HAL_GetTick>
 800d60c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d60e:	e008      	b.n	800d622 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d610:	f7f8 fd1e 	bl	8006050 <HAL_GetTick>
 800d614:	4602      	mov	r2, r0
 800d616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d901      	bls.n	800d622 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800d61e:	2303      	movs	r3, #3
 800d620:	e1c0      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d622:	4b92      	ldr	r3, [pc, #584]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1f0      	bne.n	800d610 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	f003 0304 	and.w	r3, r3, #4
 800d636:	2b00      	cmp	r3, #0
 800d638:	f000 8081 	beq.w	800d73e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d63c:	4b8c      	ldr	r3, [pc, #560]	@ (800d870 <HAL_RCC_OscConfig+0x770>)
 800d63e:	681b      	ldr	r3, [r3, #0]
 800d640:	4a8b      	ldr	r2, [pc, #556]	@ (800d870 <HAL_RCC_OscConfig+0x770>)
 800d642:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d646:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d648:	f7f8 fd02 	bl	8006050 <HAL_GetTick>
 800d64c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d64e:	e008      	b.n	800d662 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d650:	f7f8 fcfe 	bl	8006050 <HAL_GetTick>
 800d654:	4602      	mov	r2, r0
 800d656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d658:	1ad3      	subs	r3, r2, r3
 800d65a:	2b64      	cmp	r3, #100	@ 0x64
 800d65c:	d901      	bls.n	800d662 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800d65e:	2303      	movs	r3, #3
 800d660:	e1a0      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d662:	4b83      	ldr	r3, [pc, #524]	@ (800d870 <HAL_RCC_OscConfig+0x770>)
 800d664:	681b      	ldr	r3, [r3, #0]
 800d666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d0f0      	beq.n	800d650 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	689b      	ldr	r3, [r3, #8]
 800d672:	2b01      	cmp	r3, #1
 800d674:	d106      	bne.n	800d684 <HAL_RCC_OscConfig+0x584>
 800d676:	4b7d      	ldr	r3, [pc, #500]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d678:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d67a:	4a7c      	ldr	r2, [pc, #496]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d67c:	f043 0301 	orr.w	r3, r3, #1
 800d680:	6713      	str	r3, [r2, #112]	@ 0x70
 800d682:	e02d      	b.n	800d6e0 <HAL_RCC_OscConfig+0x5e0>
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	689b      	ldr	r3, [r3, #8]
 800d688:	2b00      	cmp	r3, #0
 800d68a:	d10c      	bne.n	800d6a6 <HAL_RCC_OscConfig+0x5a6>
 800d68c:	4b77      	ldr	r3, [pc, #476]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d68e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d690:	4a76      	ldr	r2, [pc, #472]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d692:	f023 0301 	bic.w	r3, r3, #1
 800d696:	6713      	str	r3, [r2, #112]	@ 0x70
 800d698:	4b74      	ldr	r3, [pc, #464]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d69a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d69c:	4a73      	ldr	r2, [pc, #460]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d69e:	f023 0304 	bic.w	r3, r3, #4
 800d6a2:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6a4:	e01c      	b.n	800d6e0 <HAL_RCC_OscConfig+0x5e0>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	689b      	ldr	r3, [r3, #8]
 800d6aa:	2b05      	cmp	r3, #5
 800d6ac:	d10c      	bne.n	800d6c8 <HAL_RCC_OscConfig+0x5c8>
 800d6ae:	4b6f      	ldr	r3, [pc, #444]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6b2:	4a6e      	ldr	r2, [pc, #440]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6b4:	f043 0304 	orr.w	r3, r3, #4
 800d6b8:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6ba:	4b6c      	ldr	r3, [pc, #432]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6be:	4a6b      	ldr	r2, [pc, #428]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6c0:	f043 0301 	orr.w	r3, r3, #1
 800d6c4:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6c6:	e00b      	b.n	800d6e0 <HAL_RCC_OscConfig+0x5e0>
 800d6c8:	4b68      	ldr	r3, [pc, #416]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6cc:	4a67      	ldr	r2, [pc, #412]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6ce:	f023 0301 	bic.w	r3, r3, #1
 800d6d2:	6713      	str	r3, [r2, #112]	@ 0x70
 800d6d4:	4b65      	ldr	r3, [pc, #404]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d6d8:	4a64      	ldr	r2, [pc, #400]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d6da:	f023 0304 	bic.w	r3, r3, #4
 800d6de:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	689b      	ldr	r3, [r3, #8]
 800d6e4:	2b00      	cmp	r3, #0
 800d6e6:	d015      	beq.n	800d714 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d6e8:	f7f8 fcb2 	bl	8006050 <HAL_GetTick>
 800d6ec:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d6ee:	e00a      	b.n	800d706 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d6f0:	f7f8 fcae 	bl	8006050 <HAL_GetTick>
 800d6f4:	4602      	mov	r2, r0
 800d6f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6f8:	1ad3      	subs	r3, r2, r3
 800d6fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d6fe:	4293      	cmp	r3, r2
 800d700:	d901      	bls.n	800d706 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800d702:	2303      	movs	r3, #3
 800d704:	e14e      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d706:	4b59      	ldr	r3, [pc, #356]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d708:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d70a:	f003 0302 	and.w	r3, r3, #2
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d0ee      	beq.n	800d6f0 <HAL_RCC_OscConfig+0x5f0>
 800d712:	e014      	b.n	800d73e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d714:	f7f8 fc9c 	bl	8006050 <HAL_GetTick>
 800d718:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d71a:	e00a      	b.n	800d732 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d71c:	f7f8 fc98 	bl	8006050 <HAL_GetTick>
 800d720:	4602      	mov	r2, r0
 800d722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d724:	1ad3      	subs	r3, r2, r3
 800d726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d72a:	4293      	cmp	r3, r2
 800d72c:	d901      	bls.n	800d732 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 800d72e:	2303      	movs	r3, #3
 800d730:	e138      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d732:	4b4e      	ldr	r3, [pc, #312]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d734:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d736:	f003 0302 	and.w	r3, r3, #2
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d1ee      	bne.n	800d71c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d742:	2b00      	cmp	r3, #0
 800d744:	f000 812d 	beq.w	800d9a2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d748:	4b48      	ldr	r3, [pc, #288]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d74a:	691b      	ldr	r3, [r3, #16]
 800d74c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d750:	2b18      	cmp	r3, #24
 800d752:	f000 80bd 	beq.w	800d8d0 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d75a:	2b02      	cmp	r3, #2
 800d75c:	f040 809e 	bne.w	800d89c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d760:	4b42      	ldr	r3, [pc, #264]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	4a41      	ldr	r2, [pc, #260]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d766:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d76a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d76c:	f7f8 fc70 	bl	8006050 <HAL_GetTick>
 800d770:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d772:	e008      	b.n	800d786 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d774:	f7f8 fc6c 	bl	8006050 <HAL_GetTick>
 800d778:	4602      	mov	r2, r0
 800d77a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d77c:	1ad3      	subs	r3, r2, r3
 800d77e:	2b02      	cmp	r3, #2
 800d780:	d901      	bls.n	800d786 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800d782:	2303      	movs	r3, #3
 800d784:	e10e      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d786:	4b39      	ldr	r3, [pc, #228]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d788:	681b      	ldr	r3, [r3, #0]
 800d78a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d1f0      	bne.n	800d774 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d792:	4b36      	ldr	r3, [pc, #216]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d794:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d796:	4b37      	ldr	r3, [pc, #220]	@ (800d874 <HAL_RCC_OscConfig+0x774>)
 800d798:	4013      	ands	r3, r2
 800d79a:	687a      	ldr	r2, [r7, #4]
 800d79c:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 800d79e:	687a      	ldr	r2, [r7, #4]
 800d7a0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d7a2:	0112      	lsls	r2, r2, #4
 800d7a4:	430a      	orrs	r2, r1
 800d7a6:	4931      	ldr	r1, [pc, #196]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	628b      	str	r3, [r1, #40]	@ 0x28
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d7b0:	3b01      	subs	r3, #1
 800d7b2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d7ba:	3b01      	subs	r3, #1
 800d7bc:	025b      	lsls	r3, r3, #9
 800d7be:	b29b      	uxth	r3, r3
 800d7c0:	431a      	orrs	r2, r3
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7c6:	3b01      	subs	r3, #1
 800d7c8:	041b      	lsls	r3, r3, #16
 800d7ca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800d7ce:	431a      	orrs	r2, r3
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d7d4:	3b01      	subs	r3, #1
 800d7d6:	061b      	lsls	r3, r3, #24
 800d7d8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800d7dc:	4923      	ldr	r1, [pc, #140]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7de:	4313      	orrs	r3, r2
 800d7e0:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d7e2:	4b22      	ldr	r3, [pc, #136]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d7e6:	4a21      	ldr	r2, [pc, #132]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7e8:	f023 0301 	bic.w	r3, r3, #1
 800d7ec:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d7ee:	4b1f      	ldr	r3, [pc, #124]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d7f2:	4b21      	ldr	r3, [pc, #132]	@ (800d878 <HAL_RCC_OscConfig+0x778>)
 800d7f4:	4013      	ands	r3, r2
 800d7f6:	687a      	ldr	r2, [r7, #4]
 800d7f8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d7fa:	00d2      	lsls	r2, r2, #3
 800d7fc:	491b      	ldr	r1, [pc, #108]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d7fe:	4313      	orrs	r3, r2
 800d800:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d802:	4b1a      	ldr	r3, [pc, #104]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d806:	f023 020c 	bic.w	r2, r3, #12
 800d80a:	687b      	ldr	r3, [r7, #4]
 800d80c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d80e:	4917      	ldr	r1, [pc, #92]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d810:	4313      	orrs	r3, r2
 800d812:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d814:	4b15      	ldr	r3, [pc, #84]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d816:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d818:	f023 0202 	bic.w	r2, r3, #2
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d820:	4912      	ldr	r1, [pc, #72]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d822:	4313      	orrs	r3, r2
 800d824:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d826:	4b11      	ldr	r3, [pc, #68]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d82a:	4a10      	ldr	r2, [pc, #64]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d82c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d832:	4b0e      	ldr	r3, [pc, #56]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d836:	4a0d      	ldr	r2, [pc, #52]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d838:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800d83c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d83e:	4b0b      	ldr	r3, [pc, #44]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d840:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d842:	4a0a      	ldr	r2, [pc, #40]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d844:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d848:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d84a:	4b08      	ldr	r3, [pc, #32]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d84e:	4a07      	ldr	r2, [pc, #28]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d850:	f043 0301 	orr.w	r3, r3, #1
 800d854:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d856:	4b05      	ldr	r3, [pc, #20]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	4a04      	ldr	r2, [pc, #16]	@ (800d86c <HAL_RCC_OscConfig+0x76c>)
 800d85c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d862:	f7f8 fbf5 	bl	8006050 <HAL_GetTick>
 800d866:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d868:	e011      	b.n	800d88e <HAL_RCC_OscConfig+0x78e>
 800d86a:	bf00      	nop
 800d86c:	58024400 	.word	0x58024400
 800d870:	58024800 	.word	0x58024800
 800d874:	fffffc0c 	.word	0xfffffc0c
 800d878:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d87c:	f7f8 fbe8 	bl	8006050 <HAL_GetTick>
 800d880:	4602      	mov	r2, r0
 800d882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	2b02      	cmp	r3, #2
 800d888:	d901      	bls.n	800d88e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800d88a:	2303      	movs	r3, #3
 800d88c:	e08a      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d88e:	4b47      	ldr	r3, [pc, #284]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d896:	2b00      	cmp	r3, #0
 800d898:	d0f0      	beq.n	800d87c <HAL_RCC_OscConfig+0x77c>
 800d89a:	e082      	b.n	800d9a2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d89c:	4b43      	ldr	r3, [pc, #268]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	4a42      	ldr	r2, [pc, #264]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d8a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d8a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d8a8:	f7f8 fbd2 	bl	8006050 <HAL_GetTick>
 800d8ac:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d8ae:	e008      	b.n	800d8c2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d8b0:	f7f8 fbce 	bl	8006050 <HAL_GetTick>
 800d8b4:	4602      	mov	r2, r0
 800d8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8b8:	1ad3      	subs	r3, r2, r3
 800d8ba:	2b02      	cmp	r3, #2
 800d8bc:	d901      	bls.n	800d8c2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800d8be:	2303      	movs	r3, #3
 800d8c0:	e070      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d8c2:	4b3a      	ldr	r3, [pc, #232]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d1f0      	bne.n	800d8b0 <HAL_RCC_OscConfig+0x7b0>
 800d8ce:	e068      	b.n	800d9a2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d8d0:	4b36      	ldr	r3, [pc, #216]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d8d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8d4:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d8d6:	4b35      	ldr	r3, [pc, #212]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d8d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8da:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8e0:	2b01      	cmp	r3, #1
 800d8e2:	d031      	beq.n	800d948 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8e4:	693b      	ldr	r3, [r7, #16]
 800d8e6:	f003 0203 	and.w	r2, r3, #3
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d8ee:	429a      	cmp	r2, r3
 800d8f0:	d12a      	bne.n	800d948 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d8f2:	693b      	ldr	r3, [r7, #16]
 800d8f4:	091b      	lsrs	r3, r3, #4
 800d8f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d8fa:	687b      	ldr	r3, [r7, #4]
 800d8fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d8fe:	429a      	cmp	r2, r3
 800d900:	d122      	bne.n	800d948 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d902:	68fb      	ldr	r3, [r7, #12]
 800d904:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d90c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d90e:	429a      	cmp	r2, r3
 800d910:	d11a      	bne.n	800d948 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d912:	68fb      	ldr	r3, [r7, #12]
 800d914:	0a5b      	lsrs	r3, r3, #9
 800d916:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d91a:	687b      	ldr	r3, [r7, #4]
 800d91c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d91e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d920:	429a      	cmp	r2, r3
 800d922:	d111      	bne.n	800d948 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	0c1b      	lsrs	r3, r3, #16
 800d928:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d930:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d932:	429a      	cmp	r2, r3
 800d934:	d108      	bne.n	800d948 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d936:	68fb      	ldr	r3, [r7, #12]
 800d938:	0e1b      	lsrs	r3, r3, #24
 800d93a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d942:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d944:	429a      	cmp	r2, r3
 800d946:	d001      	beq.n	800d94c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 800d948:	2301      	movs	r3, #1
 800d94a:	e02b      	b.n	800d9a4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d94c:	4b17      	ldr	r3, [pc, #92]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d94e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d950:	08db      	lsrs	r3, r3, #3
 800d952:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d956:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d95c:	693a      	ldr	r2, [r7, #16]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d01f      	beq.n	800d9a2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d962:	4b12      	ldr	r3, [pc, #72]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d966:	4a11      	ldr	r2, [pc, #68]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d968:	f023 0301 	bic.w	r3, r3, #1
 800d96c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d96e:	f7f8 fb6f 	bl	8006050 <HAL_GetTick>
 800d972:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d974:	bf00      	nop
 800d976:	f7f8 fb6b 	bl	8006050 <HAL_GetTick>
 800d97a:	4602      	mov	r2, r0
 800d97c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d97e:	4293      	cmp	r3, r2
 800d980:	d0f9      	beq.n	800d976 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d982:	4b0a      	ldr	r3, [pc, #40]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d984:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d986:	4b0a      	ldr	r3, [pc, #40]	@ (800d9b0 <HAL_RCC_OscConfig+0x8b0>)
 800d988:	4013      	ands	r3, r2
 800d98a:	687a      	ldr	r2, [r7, #4]
 800d98c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d98e:	00d2      	lsls	r2, r2, #3
 800d990:	4906      	ldr	r1, [pc, #24]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d992:	4313      	orrs	r3, r2
 800d994:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d996:	4b05      	ldr	r3, [pc, #20]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d998:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d99a:	4a04      	ldr	r2, [pc, #16]	@ (800d9ac <HAL_RCC_OscConfig+0x8ac>)
 800d99c:	f043 0301 	orr.w	r3, r3, #1
 800d9a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d9a2:	2300      	movs	r3, #0
}
 800d9a4:	4618      	mov	r0, r3
 800d9a6:	3730      	adds	r7, #48	@ 0x30
 800d9a8:	46bd      	mov	sp, r7
 800d9aa:	bd80      	pop	{r7, pc}
 800d9ac:	58024400 	.word	0x58024400
 800d9b0:	ffff0007 	.word	0xffff0007

0800d9b4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d9b4:	b580      	push	{r7, lr}
 800d9b6:	b086      	sub	sp, #24
 800d9b8:	af00      	add	r7, sp, #0
 800d9ba:	6078      	str	r0, [r7, #4]
 800d9bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d101      	bne.n	800d9c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d9c4:	2301      	movs	r3, #1
 800d9c6:	e19c      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d9c8:	4b8a      	ldr	r3, [pc, #552]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800d9ca:	681b      	ldr	r3, [r3, #0]
 800d9cc:	f003 030f 	and.w	r3, r3, #15
 800d9d0:	683a      	ldr	r2, [r7, #0]
 800d9d2:	429a      	cmp	r2, r3
 800d9d4:	d910      	bls.n	800d9f8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d9d6:	4b87      	ldr	r3, [pc, #540]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800d9d8:	681b      	ldr	r3, [r3, #0]
 800d9da:	f023 020f 	bic.w	r2, r3, #15
 800d9de:	4985      	ldr	r1, [pc, #532]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800d9e0:	683b      	ldr	r3, [r7, #0]
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d9e6:	4b83      	ldr	r3, [pc, #524]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	f003 030f 	and.w	r3, r3, #15
 800d9ee:	683a      	ldr	r2, [r7, #0]
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d001      	beq.n	800d9f8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d9f4:	2301      	movs	r3, #1
 800d9f6:	e184      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	f003 0304 	and.w	r3, r3, #4
 800da00:	2b00      	cmp	r3, #0
 800da02:	d010      	beq.n	800da26 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	691a      	ldr	r2, [r3, #16]
 800da08:	4b7b      	ldr	r3, [pc, #492]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da0a:	699b      	ldr	r3, [r3, #24]
 800da0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da10:	429a      	cmp	r2, r3
 800da12:	d908      	bls.n	800da26 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800da14:	4b78      	ldr	r3, [pc, #480]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da16:	699b      	ldr	r3, [r3, #24]
 800da18:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	691b      	ldr	r3, [r3, #16]
 800da20:	4975      	ldr	r1, [pc, #468]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da22:	4313      	orrs	r3, r2
 800da24:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	681b      	ldr	r3, [r3, #0]
 800da2a:	f003 0308 	and.w	r3, r3, #8
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d010      	beq.n	800da54 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	695a      	ldr	r2, [r3, #20]
 800da36:	4b70      	ldr	r3, [pc, #448]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da38:	69db      	ldr	r3, [r3, #28]
 800da3a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da3e:	429a      	cmp	r2, r3
 800da40:	d908      	bls.n	800da54 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800da42:	4b6d      	ldr	r3, [pc, #436]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da44:	69db      	ldr	r3, [r3, #28]
 800da46:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	695b      	ldr	r3, [r3, #20]
 800da4e:	496a      	ldr	r1, [pc, #424]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da50:	4313      	orrs	r3, r2
 800da52:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800da54:	687b      	ldr	r3, [r7, #4]
 800da56:	681b      	ldr	r3, [r3, #0]
 800da58:	f003 0310 	and.w	r3, r3, #16
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d010      	beq.n	800da82 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800da60:	687b      	ldr	r3, [r7, #4]
 800da62:	699a      	ldr	r2, [r3, #24]
 800da64:	4b64      	ldr	r3, [pc, #400]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da66:	69db      	ldr	r3, [r3, #28]
 800da68:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800da6c:	429a      	cmp	r2, r3
 800da6e:	d908      	bls.n	800da82 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800da70:	4b61      	ldr	r3, [pc, #388]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da72:	69db      	ldr	r3, [r3, #28]
 800da74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800da78:	687b      	ldr	r3, [r7, #4]
 800da7a:	699b      	ldr	r3, [r3, #24]
 800da7c:	495e      	ldr	r1, [pc, #376]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da7e:	4313      	orrs	r3, r2
 800da80:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	681b      	ldr	r3, [r3, #0]
 800da86:	f003 0320 	and.w	r3, r3, #32
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d010      	beq.n	800dab0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800da8e:	687b      	ldr	r3, [r7, #4]
 800da90:	69da      	ldr	r2, [r3, #28]
 800da92:	4b59      	ldr	r3, [pc, #356]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800da94:	6a1b      	ldr	r3, [r3, #32]
 800da96:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800da9a:	429a      	cmp	r2, r3
 800da9c:	d908      	bls.n	800dab0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800da9e:	4b56      	ldr	r3, [pc, #344]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800daa0:	6a1b      	ldr	r3, [r3, #32]
 800daa2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800daa6:	687b      	ldr	r3, [r7, #4]
 800daa8:	69db      	ldr	r3, [r3, #28]
 800daaa:	4953      	ldr	r1, [pc, #332]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800daac:	4313      	orrs	r3, r2
 800daae:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	f003 0302 	and.w	r3, r3, #2
 800dab8:	2b00      	cmp	r3, #0
 800daba:	d010      	beq.n	800dade <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	68da      	ldr	r2, [r3, #12]
 800dac0:	4b4d      	ldr	r3, [pc, #308]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dac2:	699b      	ldr	r3, [r3, #24]
 800dac4:	f003 030f 	and.w	r3, r3, #15
 800dac8:	429a      	cmp	r2, r3
 800daca:	d908      	bls.n	800dade <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dacc:	4b4a      	ldr	r3, [pc, #296]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dace:	699b      	ldr	r3, [r3, #24]
 800dad0:	f023 020f 	bic.w	r2, r3, #15
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	68db      	ldr	r3, [r3, #12]
 800dad8:	4947      	ldr	r1, [pc, #284]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dada:	4313      	orrs	r3, r2
 800dadc:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800dade:	687b      	ldr	r3, [r7, #4]
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	f003 0301 	and.w	r3, r3, #1
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d055      	beq.n	800db96 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800daea:	4b43      	ldr	r3, [pc, #268]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800daec:	699b      	ldr	r3, [r3, #24]
 800daee:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800daf2:	687b      	ldr	r3, [r7, #4]
 800daf4:	689b      	ldr	r3, [r3, #8]
 800daf6:	4940      	ldr	r1, [pc, #256]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800daf8:	4313      	orrs	r3, r2
 800dafa:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800dafc:	687b      	ldr	r3, [r7, #4]
 800dafe:	685b      	ldr	r3, [r3, #4]
 800db00:	2b02      	cmp	r3, #2
 800db02:	d107      	bne.n	800db14 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800db04:	4b3c      	ldr	r3, [pc, #240]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800db0c:	2b00      	cmp	r3, #0
 800db0e:	d121      	bne.n	800db54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db10:	2301      	movs	r3, #1
 800db12:	e0f6      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	685b      	ldr	r3, [r3, #4]
 800db18:	2b03      	cmp	r3, #3
 800db1a:	d107      	bne.n	800db2c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800db1c:	4b36      	ldr	r3, [pc, #216]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db1e:	681b      	ldr	r3, [r3, #0]
 800db20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800db24:	2b00      	cmp	r3, #0
 800db26:	d115      	bne.n	800db54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db28:	2301      	movs	r3, #1
 800db2a:	e0ea      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800db2c:	687b      	ldr	r3, [r7, #4]
 800db2e:	685b      	ldr	r3, [r3, #4]
 800db30:	2b01      	cmp	r3, #1
 800db32:	d107      	bne.n	800db44 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800db34:	4b30      	ldr	r3, [pc, #192]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d109      	bne.n	800db54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db40:	2301      	movs	r3, #1
 800db42:	e0de      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800db44:	4b2c      	ldr	r3, [pc, #176]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db46:	681b      	ldr	r3, [r3, #0]
 800db48:	f003 0304 	and.w	r3, r3, #4
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d101      	bne.n	800db54 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800db50:	2301      	movs	r3, #1
 800db52:	e0d6      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800db54:	4b28      	ldr	r3, [pc, #160]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db56:	691b      	ldr	r3, [r3, #16]
 800db58:	f023 0207 	bic.w	r2, r3, #7
 800db5c:	687b      	ldr	r3, [r7, #4]
 800db5e:	685b      	ldr	r3, [r3, #4]
 800db60:	4925      	ldr	r1, [pc, #148]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db62:	4313      	orrs	r3, r2
 800db64:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800db66:	f7f8 fa73 	bl	8006050 <HAL_GetTick>
 800db6a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db6c:	e00a      	b.n	800db84 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800db6e:	f7f8 fa6f 	bl	8006050 <HAL_GetTick>
 800db72:	4602      	mov	r2, r0
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	1ad3      	subs	r3, r2, r3
 800db78:	f241 3288 	movw	r2, #5000	@ 0x1388
 800db7c:	4293      	cmp	r3, r2
 800db7e:	d901      	bls.n	800db84 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800db80:	2303      	movs	r3, #3
 800db82:	e0be      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800db84:	4b1c      	ldr	r3, [pc, #112]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800db86:	691b      	ldr	r3, [r3, #16]
 800db88:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	685b      	ldr	r3, [r3, #4]
 800db90:	00db      	lsls	r3, r3, #3
 800db92:	429a      	cmp	r2, r3
 800db94:	d1eb      	bne.n	800db6e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	f003 0302 	and.w	r3, r3, #2
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d010      	beq.n	800dbc4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	68da      	ldr	r2, [r3, #12]
 800dba6:	4b14      	ldr	r3, [pc, #80]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dba8:	699b      	ldr	r3, [r3, #24]
 800dbaa:	f003 030f 	and.w	r3, r3, #15
 800dbae:	429a      	cmp	r2, r3
 800dbb0:	d208      	bcs.n	800dbc4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800dbb2:	4b11      	ldr	r3, [pc, #68]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dbb4:	699b      	ldr	r3, [r3, #24]
 800dbb6:	f023 020f 	bic.w	r2, r3, #15
 800dbba:	687b      	ldr	r3, [r7, #4]
 800dbbc:	68db      	ldr	r3, [r3, #12]
 800dbbe:	490e      	ldr	r1, [pc, #56]	@ (800dbf8 <HAL_RCC_ClockConfig+0x244>)
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800dbc4:	4b0b      	ldr	r3, [pc, #44]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	f003 030f 	and.w	r3, r3, #15
 800dbcc:	683a      	ldr	r2, [r7, #0]
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d214      	bcs.n	800dbfc <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800dbd2:	4b08      	ldr	r3, [pc, #32]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800dbd4:	681b      	ldr	r3, [r3, #0]
 800dbd6:	f023 020f 	bic.w	r2, r3, #15
 800dbda:	4906      	ldr	r1, [pc, #24]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800dbdc:	683b      	ldr	r3, [r7, #0]
 800dbde:	4313      	orrs	r3, r2
 800dbe0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800dbe2:	4b04      	ldr	r3, [pc, #16]	@ (800dbf4 <HAL_RCC_ClockConfig+0x240>)
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	f003 030f 	and.w	r3, r3, #15
 800dbea:	683a      	ldr	r2, [r7, #0]
 800dbec:	429a      	cmp	r2, r3
 800dbee:	d005      	beq.n	800dbfc <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	e086      	b.n	800dd02 <HAL_RCC_ClockConfig+0x34e>
 800dbf4:	52002000 	.word	0x52002000
 800dbf8:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	f003 0304 	and.w	r3, r3, #4
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d010      	beq.n	800dc2a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800dc08:	687b      	ldr	r3, [r7, #4]
 800dc0a:	691a      	ldr	r2, [r3, #16]
 800dc0c:	4b3f      	ldr	r3, [pc, #252]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc0e:	699b      	ldr	r3, [r3, #24]
 800dc10:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc14:	429a      	cmp	r2, r3
 800dc16:	d208      	bcs.n	800dc2a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800dc18:	4b3c      	ldr	r3, [pc, #240]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc1a:	699b      	ldr	r3, [r3, #24]
 800dc1c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	691b      	ldr	r3, [r3, #16]
 800dc24:	4939      	ldr	r1, [pc, #228]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc26:	4313      	orrs	r3, r2
 800dc28:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800dc2a:	687b      	ldr	r3, [r7, #4]
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	f003 0308 	and.w	r3, r3, #8
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d010      	beq.n	800dc58 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	695a      	ldr	r2, [r3, #20]
 800dc3a:	4b34      	ldr	r3, [pc, #208]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc3c:	69db      	ldr	r3, [r3, #28]
 800dc3e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc42:	429a      	cmp	r2, r3
 800dc44:	d208      	bcs.n	800dc58 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800dc46:	4b31      	ldr	r3, [pc, #196]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc48:	69db      	ldr	r3, [r3, #28]
 800dc4a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	695b      	ldr	r3, [r3, #20]
 800dc52:	492e      	ldr	r1, [pc, #184]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc54:	4313      	orrs	r3, r2
 800dc56:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	681b      	ldr	r3, [r3, #0]
 800dc5c:	f003 0310 	and.w	r3, r3, #16
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d010      	beq.n	800dc86 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	699a      	ldr	r2, [r3, #24]
 800dc68:	4b28      	ldr	r3, [pc, #160]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc6a:	69db      	ldr	r3, [r3, #28]
 800dc6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800dc70:	429a      	cmp	r2, r3
 800dc72:	d208      	bcs.n	800dc86 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800dc74:	4b25      	ldr	r3, [pc, #148]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc76:	69db      	ldr	r3, [r3, #28]
 800dc78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	699b      	ldr	r3, [r3, #24]
 800dc80:	4922      	ldr	r1, [pc, #136]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc82:	4313      	orrs	r3, r2
 800dc84:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800dc86:	687b      	ldr	r3, [r7, #4]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	f003 0320 	and.w	r3, r3, #32
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d010      	beq.n	800dcb4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800dc92:	687b      	ldr	r3, [r7, #4]
 800dc94:	69da      	ldr	r2, [r3, #28]
 800dc96:	4b1d      	ldr	r3, [pc, #116]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dc98:	6a1b      	ldr	r3, [r3, #32]
 800dc9a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800dc9e:	429a      	cmp	r2, r3
 800dca0:	d208      	bcs.n	800dcb4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800dca2:	4b1a      	ldr	r3, [pc, #104]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dca4:	6a1b      	ldr	r3, [r3, #32]
 800dca6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	69db      	ldr	r3, [r3, #28]
 800dcae:	4917      	ldr	r1, [pc, #92]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dcb0:	4313      	orrs	r3, r2
 800dcb2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800dcb4:	f000 f834 	bl	800dd20 <HAL_RCC_GetSysClockFreq>
 800dcb8:	4602      	mov	r2, r0
 800dcba:	4b14      	ldr	r3, [pc, #80]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dcbc:	699b      	ldr	r3, [r3, #24]
 800dcbe:	0a1b      	lsrs	r3, r3, #8
 800dcc0:	f003 030f 	and.w	r3, r3, #15
 800dcc4:	4912      	ldr	r1, [pc, #72]	@ (800dd10 <HAL_RCC_ClockConfig+0x35c>)
 800dcc6:	5ccb      	ldrb	r3, [r1, r3]
 800dcc8:	f003 031f 	and.w	r3, r3, #31
 800dccc:	fa22 f303 	lsr.w	r3, r2, r3
 800dcd0:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800dcd2:	4b0e      	ldr	r3, [pc, #56]	@ (800dd0c <HAL_RCC_ClockConfig+0x358>)
 800dcd4:	699b      	ldr	r3, [r3, #24]
 800dcd6:	f003 030f 	and.w	r3, r3, #15
 800dcda:	4a0d      	ldr	r2, [pc, #52]	@ (800dd10 <HAL_RCC_ClockConfig+0x35c>)
 800dcdc:	5cd3      	ldrb	r3, [r2, r3]
 800dcde:	f003 031f 	and.w	r3, r3, #31
 800dce2:	693a      	ldr	r2, [r7, #16]
 800dce4:	fa22 f303 	lsr.w	r3, r2, r3
 800dce8:	4a0a      	ldr	r2, [pc, #40]	@ (800dd14 <HAL_RCC_ClockConfig+0x360>)
 800dcea:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dcec:	4a0a      	ldr	r2, [pc, #40]	@ (800dd18 <HAL_RCC_ClockConfig+0x364>)
 800dcee:	693b      	ldr	r3, [r7, #16]
 800dcf0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800dcf2:	4b0a      	ldr	r3, [pc, #40]	@ (800dd1c <HAL_RCC_ClockConfig+0x368>)
 800dcf4:	681b      	ldr	r3, [r3, #0]
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f7f8 f960 	bl	8005fbc <HAL_InitTick>
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800dd00:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd02:	4618      	mov	r0, r3
 800dd04:	3718      	adds	r7, #24
 800dd06:	46bd      	mov	sp, r7
 800dd08:	bd80      	pop	{r7, pc}
 800dd0a:	bf00      	nop
 800dd0c:	58024400 	.word	0x58024400
 800dd10:	0801934c 	.word	0x0801934c
 800dd14:	2400003c 	.word	0x2400003c
 800dd18:	24000038 	.word	0x24000038
 800dd1c:	24000040 	.word	0x24000040

0800dd20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800dd20:	b480      	push	{r7}
 800dd22:	b089      	sub	sp, #36	@ 0x24
 800dd24:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800dd26:	4bb3      	ldr	r3, [pc, #716]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dd28:	691b      	ldr	r3, [r3, #16]
 800dd2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800dd2e:	2b18      	cmp	r3, #24
 800dd30:	f200 8155 	bhi.w	800dfde <HAL_RCC_GetSysClockFreq+0x2be>
 800dd34:	a201      	add	r2, pc, #4	@ (adr r2, 800dd3c <HAL_RCC_GetSysClockFreq+0x1c>)
 800dd36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3a:	bf00      	nop
 800dd3c:	0800dda1 	.word	0x0800dda1
 800dd40:	0800dfdf 	.word	0x0800dfdf
 800dd44:	0800dfdf 	.word	0x0800dfdf
 800dd48:	0800dfdf 	.word	0x0800dfdf
 800dd4c:	0800dfdf 	.word	0x0800dfdf
 800dd50:	0800dfdf 	.word	0x0800dfdf
 800dd54:	0800dfdf 	.word	0x0800dfdf
 800dd58:	0800dfdf 	.word	0x0800dfdf
 800dd5c:	0800ddc7 	.word	0x0800ddc7
 800dd60:	0800dfdf 	.word	0x0800dfdf
 800dd64:	0800dfdf 	.word	0x0800dfdf
 800dd68:	0800dfdf 	.word	0x0800dfdf
 800dd6c:	0800dfdf 	.word	0x0800dfdf
 800dd70:	0800dfdf 	.word	0x0800dfdf
 800dd74:	0800dfdf 	.word	0x0800dfdf
 800dd78:	0800dfdf 	.word	0x0800dfdf
 800dd7c:	0800ddcd 	.word	0x0800ddcd
 800dd80:	0800dfdf 	.word	0x0800dfdf
 800dd84:	0800dfdf 	.word	0x0800dfdf
 800dd88:	0800dfdf 	.word	0x0800dfdf
 800dd8c:	0800dfdf 	.word	0x0800dfdf
 800dd90:	0800dfdf 	.word	0x0800dfdf
 800dd94:	0800dfdf 	.word	0x0800dfdf
 800dd98:	0800dfdf 	.word	0x0800dfdf
 800dd9c:	0800ddd3 	.word	0x0800ddd3
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800dda0:	4b94      	ldr	r3, [pc, #592]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dda2:	681b      	ldr	r3, [r3, #0]
 800dda4:	f003 0320 	and.w	r3, r3, #32
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	d009      	beq.n	800ddc0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800ddac:	4b91      	ldr	r3, [pc, #580]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	08db      	lsrs	r3, r3, #3
 800ddb2:	f003 0303 	and.w	r3, r3, #3
 800ddb6:	4a90      	ldr	r2, [pc, #576]	@ (800dff8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ddb8:	fa22 f303 	lsr.w	r3, r2, r3
 800ddbc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800ddbe:	e111      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800ddc0:	4b8d      	ldr	r3, [pc, #564]	@ (800dff8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800ddc2:	61bb      	str	r3, [r7, #24]
      break;
 800ddc4:	e10e      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800ddc6:	4b8d      	ldr	r3, [pc, #564]	@ (800dffc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800ddc8:	61bb      	str	r3, [r7, #24]
      break;
 800ddca:	e10b      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800ddcc:	4b8c      	ldr	r3, [pc, #560]	@ (800e000 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800ddce:	61bb      	str	r3, [r7, #24]
      break;
 800ddd0:	e108      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800ddd2:	4b88      	ldr	r3, [pc, #544]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddd6:	f003 0303 	and.w	r3, r3, #3
 800ddda:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800dddc:	4b85      	ldr	r3, [pc, #532]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dde0:	091b      	lsrs	r3, r3, #4
 800dde2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dde6:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800dde8:	4b82      	ldr	r3, [pc, #520]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddec:	f003 0301 	and.w	r3, r3, #1
 800ddf0:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800ddf2:	4b80      	ldr	r3, [pc, #512]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800ddf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ddf6:	08db      	lsrs	r3, r3, #3
 800ddf8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800ddfc:	68fa      	ldr	r2, [r7, #12]
 800ddfe:	fb02 f303 	mul.w	r3, r2, r3
 800de02:	ee07 3a90 	vmov	s15, r3
 800de06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de0a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800de0e:	693b      	ldr	r3, [r7, #16]
 800de10:	2b00      	cmp	r3, #0
 800de12:	f000 80e1 	beq.w	800dfd8 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800de16:	697b      	ldr	r3, [r7, #20]
 800de18:	2b02      	cmp	r3, #2
 800de1a:	f000 8083 	beq.w	800df24 <HAL_RCC_GetSysClockFreq+0x204>
 800de1e:	697b      	ldr	r3, [r7, #20]
 800de20:	2b02      	cmp	r3, #2
 800de22:	f200 80a1 	bhi.w	800df68 <HAL_RCC_GetSysClockFreq+0x248>
 800de26:	697b      	ldr	r3, [r7, #20]
 800de28:	2b00      	cmp	r3, #0
 800de2a:	d003      	beq.n	800de34 <HAL_RCC_GetSysClockFreq+0x114>
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	2b01      	cmp	r3, #1
 800de30:	d056      	beq.n	800dee0 <HAL_RCC_GetSysClockFreq+0x1c0>
 800de32:	e099      	b.n	800df68 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800de34:	4b6f      	ldr	r3, [pc, #444]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de36:	681b      	ldr	r3, [r3, #0]
 800de38:	f003 0320 	and.w	r3, r3, #32
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	d02d      	beq.n	800de9c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800de40:	4b6c      	ldr	r3, [pc, #432]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de42:	681b      	ldr	r3, [r3, #0]
 800de44:	08db      	lsrs	r3, r3, #3
 800de46:	f003 0303 	and.w	r3, r3, #3
 800de4a:	4a6b      	ldr	r2, [pc, #428]	@ (800dff8 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800de4c:	fa22 f303 	lsr.w	r3, r2, r3
 800de50:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	ee07 3a90 	vmov	s15, r3
 800de58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de5c:	693b      	ldr	r3, [r7, #16]
 800de5e:	ee07 3a90 	vmov	s15, r3
 800de62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800de6a:	4b62      	ldr	r3, [pc, #392]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800de6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800de72:	ee07 3a90 	vmov	s15, r3
 800de76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800de7a:	ed97 6a02 	vldr	s12, [r7, #8]
 800de7e:	eddf 5a61 	vldr	s11, [pc, #388]	@ 800e004 <HAL_RCC_GetSysClockFreq+0x2e4>
 800de82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800de86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800de8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800de8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800de92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800de96:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800de9a:	e087      	b.n	800dfac <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800de9c:	693b      	ldr	r3, [r7, #16]
 800de9e:	ee07 3a90 	vmov	s15, r3
 800dea2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dea6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800e008 <HAL_RCC_GetSysClockFreq+0x2e8>
 800deaa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800deae:	4b51      	ldr	r3, [pc, #324]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800deb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deb2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800deb6:	ee07 3a90 	vmov	s15, r3
 800deba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800debe:	ed97 6a02 	vldr	s12, [r7, #8]
 800dec2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 800e004 <HAL_RCC_GetSysClockFreq+0x2e4>
 800dec6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800deca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dece:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ded2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ded6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800deda:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dede:	e065      	b.n	800dfac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dee0:	693b      	ldr	r3, [r7, #16]
 800dee2:	ee07 3a90 	vmov	s15, r3
 800dee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800deea:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800e00c <HAL_RCC_GetSysClockFreq+0x2ec>
 800deee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800def2:	4b40      	ldr	r3, [pc, #256]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800def4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800def6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800defa:	ee07 3a90 	vmov	s15, r3
 800defe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df02:	ed97 6a02 	vldr	s12, [r7, #8]
 800df06:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800e004 <HAL_RCC_GetSysClockFreq+0x2e4>
 800df0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df1e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df22:	e043      	b.n	800dfac <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df24:	693b      	ldr	r3, [r7, #16]
 800df26:	ee07 3a90 	vmov	s15, r3
 800df2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df2e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800e010 <HAL_RCC_GetSysClockFreq+0x2f0>
 800df32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df36:	4b2f      	ldr	r3, [pc, #188]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df3e:	ee07 3a90 	vmov	s15, r3
 800df42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df46:	ed97 6a02 	vldr	s12, [r7, #8]
 800df4a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 800e004 <HAL_RCC_GetSysClockFreq+0x2e4>
 800df4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800df5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800df62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800df66:	e021      	b.n	800dfac <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800df68:	693b      	ldr	r3, [r7, #16]
 800df6a:	ee07 3a90 	vmov	s15, r3
 800df6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df72:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800e00c <HAL_RCC_GetSysClockFreq+0x2ec>
 800df76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800df7a:	4b1e      	ldr	r3, [pc, #120]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800df7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df82:	ee07 3a90 	vmov	s15, r3
 800df86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800df8a:	ed97 6a02 	vldr	s12, [r7, #8]
 800df8e:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 800e004 <HAL_RCC_GetSysClockFreq+0x2e4>
 800df92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800df96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800df9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800df9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dfa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dfa6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dfaa:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800dfac:	4b11      	ldr	r3, [pc, #68]	@ (800dff4 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dfae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dfb0:	0a5b      	lsrs	r3, r3, #9
 800dfb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dfba:	683b      	ldr	r3, [r7, #0]
 800dfbc:	ee07 3a90 	vmov	s15, r3
 800dfc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dfc4:	edd7 6a07 	vldr	s13, [r7, #28]
 800dfc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dfcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dfd0:	ee17 3a90 	vmov	r3, s15
 800dfd4:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dfd6:	e005      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dfd8:	2300      	movs	r3, #0
 800dfda:	61bb      	str	r3, [r7, #24]
      break;
 800dfdc:	e002      	b.n	800dfe4 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dfde:	4b07      	ldr	r3, [pc, #28]	@ (800dffc <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dfe0:	61bb      	str	r3, [r7, #24]
      break;
 800dfe2:	bf00      	nop
  }

  return sysclockfreq;
 800dfe4:	69bb      	ldr	r3, [r7, #24]
}
 800dfe6:	4618      	mov	r0, r3
 800dfe8:	3724      	adds	r7, #36	@ 0x24
 800dfea:	46bd      	mov	sp, r7
 800dfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dff0:	4770      	bx	lr
 800dff2:	bf00      	nop
 800dff4:	58024400 	.word	0x58024400
 800dff8:	03d09000 	.word	0x03d09000
 800dffc:	003d0900 	.word	0x003d0900
 800e000:	017d7840 	.word	0x017d7840
 800e004:	46000000 	.word	0x46000000
 800e008:	4c742400 	.word	0x4c742400
 800e00c:	4a742400 	.word	0x4a742400
 800e010:	4bbebc20 	.word	0x4bbebc20

0800e014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e014:	b580      	push	{r7, lr}
 800e016:	b082      	sub	sp, #8
 800e018:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800e01a:	f7ff fe81 	bl	800dd20 <HAL_RCC_GetSysClockFreq>
 800e01e:	4602      	mov	r2, r0
 800e020:	4b10      	ldr	r3, [pc, #64]	@ (800e064 <HAL_RCC_GetHCLKFreq+0x50>)
 800e022:	699b      	ldr	r3, [r3, #24]
 800e024:	0a1b      	lsrs	r3, r3, #8
 800e026:	f003 030f 	and.w	r3, r3, #15
 800e02a:	490f      	ldr	r1, [pc, #60]	@ (800e068 <HAL_RCC_GetHCLKFreq+0x54>)
 800e02c:	5ccb      	ldrb	r3, [r1, r3]
 800e02e:	f003 031f 	and.w	r3, r3, #31
 800e032:	fa22 f303 	lsr.w	r3, r2, r3
 800e036:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800e038:	4b0a      	ldr	r3, [pc, #40]	@ (800e064 <HAL_RCC_GetHCLKFreq+0x50>)
 800e03a:	699b      	ldr	r3, [r3, #24]
 800e03c:	f003 030f 	and.w	r3, r3, #15
 800e040:	4a09      	ldr	r2, [pc, #36]	@ (800e068 <HAL_RCC_GetHCLKFreq+0x54>)
 800e042:	5cd3      	ldrb	r3, [r2, r3]
 800e044:	f003 031f 	and.w	r3, r3, #31
 800e048:	687a      	ldr	r2, [r7, #4]
 800e04a:	fa22 f303 	lsr.w	r3, r2, r3
 800e04e:	4a07      	ldr	r2, [pc, #28]	@ (800e06c <HAL_RCC_GetHCLKFreq+0x58>)
 800e050:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800e052:	4a07      	ldr	r2, [pc, #28]	@ (800e070 <HAL_RCC_GetHCLKFreq+0x5c>)
 800e054:	687b      	ldr	r3, [r7, #4]
 800e056:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800e058:	4b04      	ldr	r3, [pc, #16]	@ (800e06c <HAL_RCC_GetHCLKFreq+0x58>)
 800e05a:	681b      	ldr	r3, [r3, #0]
}
 800e05c:	4618      	mov	r0, r3
 800e05e:	3708      	adds	r7, #8
 800e060:	46bd      	mov	sp, r7
 800e062:	bd80      	pop	{r7, pc}
 800e064:	58024400 	.word	0x58024400
 800e068:	0801934c 	.word	0x0801934c
 800e06c:	2400003c 	.word	0x2400003c
 800e070:	24000038 	.word	0x24000038

0800e074 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e074:	b580      	push	{r7, lr}
 800e076:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800e078:	f7ff ffcc 	bl	800e014 <HAL_RCC_GetHCLKFreq>
 800e07c:	4602      	mov	r2, r0
 800e07e:	4b06      	ldr	r3, [pc, #24]	@ (800e098 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e080:	69db      	ldr	r3, [r3, #28]
 800e082:	091b      	lsrs	r3, r3, #4
 800e084:	f003 0307 	and.w	r3, r3, #7
 800e088:	4904      	ldr	r1, [pc, #16]	@ (800e09c <HAL_RCC_GetPCLK1Freq+0x28>)
 800e08a:	5ccb      	ldrb	r3, [r1, r3]
 800e08c:	f003 031f 	and.w	r3, r3, #31
 800e090:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800e094:	4618      	mov	r0, r3
 800e096:	bd80      	pop	{r7, pc}
 800e098:	58024400 	.word	0x58024400
 800e09c:	0801934c 	.word	0x0801934c

0800e0a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800e0a4:	f7ff ffb6 	bl	800e014 <HAL_RCC_GetHCLKFreq>
 800e0a8:	4602      	mov	r2, r0
 800e0aa:	4b06      	ldr	r3, [pc, #24]	@ (800e0c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800e0ac:	69db      	ldr	r3, [r3, #28]
 800e0ae:	0a1b      	lsrs	r3, r3, #8
 800e0b0:	f003 0307 	and.w	r3, r3, #7
 800e0b4:	4904      	ldr	r1, [pc, #16]	@ (800e0c8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800e0b6:	5ccb      	ldrb	r3, [r1, r3]
 800e0b8:	f003 031f 	and.w	r3, r3, #31
 800e0bc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	bd80      	pop	{r7, pc}
 800e0c4:	58024400 	.word	0x58024400
 800e0c8:	0801934c 	.word	0x0801934c

0800e0cc <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e0cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e0d0:	b0ca      	sub	sp, #296	@ 0x128
 800e0d2:	af00      	add	r7, sp, #0
 800e0d4:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800e0d8:	2300      	movs	r3, #0
 800e0da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800e0de:	2300      	movs	r3, #0
 800e0e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800e0e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ec:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800e0f0:	2500      	movs	r5, #0
 800e0f2:	ea54 0305 	orrs.w	r3, r4, r5
 800e0f6:	d049      	beq.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800e0f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e0fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e0fe:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e102:	d02f      	beq.n	800e164 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800e104:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800e108:	d828      	bhi.n	800e15c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e10a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e10e:	d01a      	beq.n	800e146 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800e110:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e114:	d822      	bhi.n	800e15c <HAL_RCCEx_PeriphCLKConfig+0x90>
 800e116:	2b00      	cmp	r3, #0
 800e118:	d003      	beq.n	800e122 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800e11a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e11e:	d007      	beq.n	800e130 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800e120:	e01c      	b.n	800e15c <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e122:	4bb8      	ldr	r3, [pc, #736]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e126:	4ab7      	ldr	r2, [pc, #732]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e128:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e12c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e12e:	e01a      	b.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e130:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e134:	3308      	adds	r3, #8
 800e136:	2102      	movs	r1, #2
 800e138:	4618      	mov	r0, r3
 800e13a:	f001 fc8f 	bl	800fa5c <RCCEx_PLL2_Config>
 800e13e:	4603      	mov	r3, r0
 800e140:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e144:	e00f      	b.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e146:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e14a:	3328      	adds	r3, #40	@ 0x28
 800e14c:	2102      	movs	r1, #2
 800e14e:	4618      	mov	r0, r3
 800e150:	f001 fd36 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e154:	4603      	mov	r3, r0
 800e156:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800e15a:	e004      	b.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e15c:	2301      	movs	r3, #1
 800e15e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e162:	e000      	b.n	800e166 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800e164:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e166:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e16a:	2b00      	cmp	r3, #0
 800e16c:	d10a      	bne.n	800e184 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800e16e:	4ba5      	ldr	r3, [pc, #660]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e172:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800e176:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e17a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800e17c:	4aa1      	ldr	r2, [pc, #644]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e17e:	430b      	orrs	r3, r1
 800e180:	6513      	str	r3, [r2, #80]	@ 0x50
 800e182:	e003      	b.n	800e18c <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e184:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e188:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800e18c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e194:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 800e198:	f04f 0900 	mov.w	r9, #0
 800e19c:	ea58 0309 	orrs.w	r3, r8, r9
 800e1a0:	d047      	beq.n	800e232 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800e1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e1a8:	2b04      	cmp	r3, #4
 800e1aa:	d82a      	bhi.n	800e202 <HAL_RCCEx_PeriphCLKConfig+0x136>
 800e1ac:	a201      	add	r2, pc, #4	@ (adr r2, 800e1b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800e1ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1b2:	bf00      	nop
 800e1b4:	0800e1c9 	.word	0x0800e1c9
 800e1b8:	0800e1d7 	.word	0x0800e1d7
 800e1bc:	0800e1ed 	.word	0x0800e1ed
 800e1c0:	0800e20b 	.word	0x0800e20b
 800e1c4:	0800e20b 	.word	0x0800e20b
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e1c8:	4b8e      	ldr	r3, [pc, #568]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1cc:	4a8d      	ldr	r2, [pc, #564]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e1ce:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e1d2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1d4:	e01a      	b.n	800e20c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e1d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1da:	3308      	adds	r3, #8
 800e1dc:	2100      	movs	r1, #0
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f001 fc3c 	bl	800fa5c <RCCEx_PLL2_Config>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e1ea:	e00f      	b.n	800e20c <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e1ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e1f0:	3328      	adds	r3, #40	@ 0x28
 800e1f2:	2100      	movs	r1, #0
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	f001 fce3 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e1fa:	4603      	mov	r3, r0
 800e1fc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e200:	e004      	b.n	800e20c <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e202:	2301      	movs	r3, #1
 800e204:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e208:	e000      	b.n	800e20c <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800e20a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e20c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e210:	2b00      	cmp	r3, #0
 800e212:	d10a      	bne.n	800e22a <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800e214:	4b7b      	ldr	r3, [pc, #492]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e216:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e218:	f023 0107 	bic.w	r1, r3, #7
 800e21c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e220:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e222:	4a78      	ldr	r2, [pc, #480]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e224:	430b      	orrs	r3, r1
 800e226:	6513      	str	r3, [r2, #80]	@ 0x50
 800e228:	e003      	b.n	800e232 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e22a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e22e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800e232:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e23a:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 800e23e:	f04f 0b00 	mov.w	fp, #0
 800e242:	ea5a 030b 	orrs.w	r3, sl, fp
 800e246:	d04c      	beq.n	800e2e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 800e248:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e24c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e24e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e252:	d030      	beq.n	800e2b6 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800e254:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e258:	d829      	bhi.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e25a:	2bc0      	cmp	r3, #192	@ 0xc0
 800e25c:	d02d      	beq.n	800e2ba <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800e25e:	2bc0      	cmp	r3, #192	@ 0xc0
 800e260:	d825      	bhi.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e262:	2b80      	cmp	r3, #128	@ 0x80
 800e264:	d018      	beq.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800e266:	2b80      	cmp	r3, #128	@ 0x80
 800e268:	d821      	bhi.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800e26a:	2b00      	cmp	r3, #0
 800e26c:	d002      	beq.n	800e274 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800e26e:	2b40      	cmp	r3, #64	@ 0x40
 800e270:	d007      	beq.n	800e282 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800e272:	e01c      	b.n	800e2ae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e274:	4b63      	ldr	r3, [pc, #396]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e276:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e278:	4a62      	ldr	r2, [pc, #392]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e27a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e27e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e280:	e01c      	b.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e286:	3308      	adds	r3, #8
 800e288:	2100      	movs	r1, #0
 800e28a:	4618      	mov	r0, r3
 800e28c:	f001 fbe6 	bl	800fa5c <RCCEx_PLL2_Config>
 800e290:	4603      	mov	r3, r0
 800e292:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e296:	e011      	b.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e29c:	3328      	adds	r3, #40	@ 0x28
 800e29e:	2100      	movs	r1, #0
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f001 fc8d 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e2a6:	4603      	mov	r3, r0
 800e2a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800e2ac:	e006      	b.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e2ae:	2301      	movs	r3, #1
 800e2b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e2b4:	e002      	b.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e2b6:	bf00      	nop
 800e2b8:	e000      	b.n	800e2bc <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800e2ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e2bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d10a      	bne.n	800e2da <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800e2c4:	4b4f      	ldr	r3, [pc, #316]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e2c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e2c8:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 800e2cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800e2d2:	4a4c      	ldr	r2, [pc, #304]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e2d4:	430b      	orrs	r3, r1
 800e2d6:	6513      	str	r3, [r2, #80]	@ 0x50
 800e2d8:	e003      	b.n	800e2e2 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e2de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800e2e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ea:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800e2ee:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 800e2f8:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 800e2fc:	460b      	mov	r3, r1
 800e2fe:	4313      	orrs	r3, r2
 800e300:	d053      	beq.n	800e3aa <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800e302:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e306:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e30a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e30e:	d035      	beq.n	800e37c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800e310:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e314:	d82e      	bhi.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e316:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e31a:	d031      	beq.n	800e380 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 800e31c:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 800e320:	d828      	bhi.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e322:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e326:	d01a      	beq.n	800e35e <HAL_RCCEx_PeriphCLKConfig+0x292>
 800e328:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800e32c:	d822      	bhi.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d003      	beq.n	800e33a <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800e332:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800e336:	d007      	beq.n	800e348 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 800e338:	e01c      	b.n	800e374 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e33a:	4b32      	ldr	r3, [pc, #200]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e33c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e33e:	4a31      	ldr	r2, [pc, #196]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e340:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e344:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e346:	e01c      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e348:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e34c:	3308      	adds	r3, #8
 800e34e:	2100      	movs	r1, #0
 800e350:	4618      	mov	r0, r3
 800e352:	f001 fb83 	bl	800fa5c <RCCEx_PLL2_Config>
 800e356:	4603      	mov	r3, r0
 800e358:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e35c:	e011      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e362:	3328      	adds	r3, #40	@ 0x28
 800e364:	2100      	movs	r1, #0
 800e366:	4618      	mov	r0, r3
 800e368:	f001 fc2a 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e36c:	4603      	mov	r3, r0
 800e36e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e372:	e006      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e374:	2301      	movs	r3, #1
 800e376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e37a:	e002      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e37c:	bf00      	nop
 800e37e:	e000      	b.n	800e382 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800e380:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e386:	2b00      	cmp	r3, #0
 800e388:	d10b      	bne.n	800e3a2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800e38a:	4b1e      	ldr	r3, [pc, #120]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e38c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e38e:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800e392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e396:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800e39a:	4a1a      	ldr	r2, [pc, #104]	@ (800e404 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800e39c:	430b      	orrs	r3, r1
 800e39e:	6593      	str	r3, [r2, #88]	@ 0x58
 800e3a0:	e003      	b.n	800e3aa <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e3a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800e3aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3b2:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800e3b6:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800e3c0:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800e3c4:	460b      	mov	r3, r1
 800e3c6:	4313      	orrs	r3, r2
 800e3c8:	d056      	beq.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 800e3ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e3ce:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e3d2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3d6:	d038      	beq.n	800e44a <HAL_RCCEx_PeriphCLKConfig+0x37e>
 800e3d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800e3dc:	d831      	bhi.n	800e442 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3de:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e3e2:	d034      	beq.n	800e44e <HAL_RCCEx_PeriphCLKConfig+0x382>
 800e3e4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800e3e8:	d82b      	bhi.n	800e442 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3ee:	d01d      	beq.n	800e42c <HAL_RCCEx_PeriphCLKConfig+0x360>
 800e3f0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e3f4:	d825      	bhi.n	800e442 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d006      	beq.n	800e408 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 800e3fa:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e3fe:	d00a      	beq.n	800e416 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800e400:	e01f      	b.n	800e442 <HAL_RCCEx_PeriphCLKConfig+0x376>
 800e402:	bf00      	nop
 800e404:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e408:	4ba2      	ldr	r3, [pc, #648]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e40a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e40c:	4aa1      	ldr	r2, [pc, #644]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e40e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e412:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e414:	e01c      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e416:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e41a:	3308      	adds	r3, #8
 800e41c:	2100      	movs	r1, #0
 800e41e:	4618      	mov	r0, r3
 800e420:	f001 fb1c 	bl	800fa5c <RCCEx_PLL2_Config>
 800e424:	4603      	mov	r3, r0
 800e426:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 800e42a:	e011      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e42c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e430:	3328      	adds	r3, #40	@ 0x28
 800e432:	2100      	movs	r1, #0
 800e434:	4618      	mov	r0, r3
 800e436:	f001 fbc3 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e43a:	4603      	mov	r3, r0
 800e43c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800e440:	e006      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800e442:	2301      	movs	r3, #1
 800e444:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e448:	e002      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e44a:	bf00      	nop
 800e44c:	e000      	b.n	800e450 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 800e44e:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e450:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e454:	2b00      	cmp	r3, #0
 800e456:	d10b      	bne.n	800e470 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800e458:	4b8e      	ldr	r3, [pc, #568]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e45a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e45c:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800e460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e464:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800e468:	4a8a      	ldr	r2, [pc, #552]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e46a:	430b      	orrs	r3, r1
 800e46c:	6593      	str	r3, [r2, #88]	@ 0x58
 800e46e:	e003      	b.n	800e478 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e474:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800e478:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e480:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800e484:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800e488:	2300      	movs	r3, #0
 800e48a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800e48e:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800e492:	460b      	mov	r3, r1
 800e494:	4313      	orrs	r3, r2
 800e496:	d03a      	beq.n	800e50e <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 800e498:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e49c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e49e:	2b30      	cmp	r3, #48	@ 0x30
 800e4a0:	d01f      	beq.n	800e4e2 <HAL_RCCEx_PeriphCLKConfig+0x416>
 800e4a2:	2b30      	cmp	r3, #48	@ 0x30
 800e4a4:	d819      	bhi.n	800e4da <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e4a6:	2b20      	cmp	r3, #32
 800e4a8:	d00c      	beq.n	800e4c4 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 800e4aa:	2b20      	cmp	r3, #32
 800e4ac:	d815      	bhi.n	800e4da <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800e4ae:	2b00      	cmp	r3, #0
 800e4b0:	d019      	beq.n	800e4e6 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800e4b2:	2b10      	cmp	r3, #16
 800e4b4:	d111      	bne.n	800e4da <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e4b6:	4b77      	ldr	r3, [pc, #476]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e4b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e4ba:	4a76      	ldr	r2, [pc, #472]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e4bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e4c0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e4c2:	e011      	b.n	800e4e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e4c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4c8:	3308      	adds	r3, #8
 800e4ca:	2102      	movs	r1, #2
 800e4cc:	4618      	mov	r0, r3
 800e4ce:	f001 fac5 	bl	800fa5c <RCCEx_PLL2_Config>
 800e4d2:	4603      	mov	r3, r0
 800e4d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800e4d8:	e006      	b.n	800e4e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e4da:	2301      	movs	r3, #1
 800e4dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e4e0:	e002      	b.n	800e4e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e4e2:	bf00      	nop
 800e4e4:	e000      	b.n	800e4e8 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800e4e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e4e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e4ec:	2b00      	cmp	r3, #0
 800e4ee:	d10a      	bne.n	800e506 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800e4f0:	4b68      	ldr	r3, [pc, #416]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e4f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4f4:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 800e4f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e4fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e4fe:	4a65      	ldr	r2, [pc, #404]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e500:	430b      	orrs	r3, r1
 800e502:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e504:	e003      	b.n	800e50e <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e506:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e50a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e50e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e512:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e516:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 800e51a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800e51e:	2300      	movs	r3, #0
 800e520:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800e524:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 800e528:	460b      	mov	r3, r1
 800e52a:	4313      	orrs	r3, r2
 800e52c:	d051      	beq.n	800e5d2 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e52e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e532:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e534:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e538:	d035      	beq.n	800e5a6 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800e53a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800e53e:	d82e      	bhi.n	800e59e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e540:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e544:	d031      	beq.n	800e5aa <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800e546:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800e54a:	d828      	bhi.n	800e59e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e54c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e550:	d01a      	beq.n	800e588 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800e552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e556:	d822      	bhi.n	800e59e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800e558:	2b00      	cmp	r3, #0
 800e55a:	d003      	beq.n	800e564 <HAL_RCCEx_PeriphCLKConfig+0x498>
 800e55c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e560:	d007      	beq.n	800e572 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800e562:	e01c      	b.n	800e59e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e564:	4b4b      	ldr	r3, [pc, #300]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e568:	4a4a      	ldr	r2, [pc, #296]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e56a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e56e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e570:	e01c      	b.n	800e5ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e572:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e576:	3308      	adds	r3, #8
 800e578:	2100      	movs	r1, #0
 800e57a:	4618      	mov	r0, r3
 800e57c:	f001 fa6e 	bl	800fa5c <RCCEx_PLL2_Config>
 800e580:	4603      	mov	r3, r0
 800e582:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e586:	e011      	b.n	800e5ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e58c:	3328      	adds	r3, #40	@ 0x28
 800e58e:	2100      	movs	r1, #0
 800e590:	4618      	mov	r0, r3
 800e592:	f001 fb15 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e596:	4603      	mov	r3, r0
 800e598:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e59c:	e006      	b.n	800e5ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e59e:	2301      	movs	r3, #1
 800e5a0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e5a4:	e002      	b.n	800e5ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e5a6:	bf00      	nop
 800e5a8:	e000      	b.n	800e5ac <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800e5aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e5ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d10a      	bne.n	800e5ca <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e5b4:	4b37      	ldr	r3, [pc, #220]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e5b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e5b8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800e5bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e5c2:	4a34      	ldr	r2, [pc, #208]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e5c4:	430b      	orrs	r3, r1
 800e5c6:	6513      	str	r3, [r2, #80]	@ 0x50
 800e5c8:	e003      	b.n	800e5d2 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e5ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e5ce:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e5d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5da:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800e5de:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800e5e8:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800e5ec:	460b      	mov	r3, r1
 800e5ee:	4313      	orrs	r3, r2
 800e5f0:	d056      	beq.n	800e6a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e5f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e5f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e5f8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e5fc:	d033      	beq.n	800e666 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800e5fe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800e602:	d82c      	bhi.n	800e65e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e604:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e608:	d02f      	beq.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800e60a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800e60e:	d826      	bhi.n	800e65e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e610:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e614:	d02b      	beq.n	800e66e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800e616:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800e61a:	d820      	bhi.n	800e65e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e61c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e620:	d012      	beq.n	800e648 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800e622:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800e626:	d81a      	bhi.n	800e65e <HAL_RCCEx_PeriphCLKConfig+0x592>
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d022      	beq.n	800e672 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800e62c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800e630:	d115      	bne.n	800e65e <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e636:	3308      	adds	r3, #8
 800e638:	2101      	movs	r1, #1
 800e63a:	4618      	mov	r0, r3
 800e63c:	f001 fa0e 	bl	800fa5c <RCCEx_PLL2_Config>
 800e640:	4603      	mov	r3, r0
 800e642:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e646:	e015      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e64c:	3328      	adds	r3, #40	@ 0x28
 800e64e:	2101      	movs	r1, #1
 800e650:	4618      	mov	r0, r3
 800e652:	f001 fab5 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e656:	4603      	mov	r3, r0
 800e658:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e65c:	e00a      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e65e:	2301      	movs	r3, #1
 800e660:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e664:	e006      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e666:	bf00      	nop
 800e668:	e004      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e66a:	bf00      	nop
 800e66c:	e002      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e66e:	bf00      	nop
 800e670:	e000      	b.n	800e674 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800e672:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e674:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d10d      	bne.n	800e698 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e67c:	4b05      	ldr	r3, [pc, #20]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e67e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e680:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800e684:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e688:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e68a:	4a02      	ldr	r2, [pc, #8]	@ (800e694 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800e68c:	430b      	orrs	r3, r1
 800e68e:	6513      	str	r3, [r2, #80]	@ 0x50
 800e690:	e006      	b.n	800e6a0 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e692:	bf00      	nop
 800e694:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e698:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e69c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e6a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6a8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 800e6ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e6b6:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800e6ba:	460b      	mov	r3, r1
 800e6bc:	4313      	orrs	r3, r2
 800e6be:	d055      	beq.n	800e76c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e6c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e6c4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e6c8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6cc:	d033      	beq.n	800e736 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800e6ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800e6d2:	d82c      	bhi.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6d8:	d02f      	beq.n	800e73a <HAL_RCCEx_PeriphCLKConfig+0x66e>
 800e6da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e6de:	d826      	bhi.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6e0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6e4:	d02b      	beq.n	800e73e <HAL_RCCEx_PeriphCLKConfig+0x672>
 800e6e6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800e6ea:	d820      	bhi.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6ec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e6f0:	d012      	beq.n	800e718 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800e6f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e6f6:	d81a      	bhi.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x662>
 800e6f8:	2b00      	cmp	r3, #0
 800e6fa:	d022      	beq.n	800e742 <HAL_RCCEx_PeriphCLKConfig+0x676>
 800e6fc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e700:	d115      	bne.n	800e72e <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e702:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e706:	3308      	adds	r3, #8
 800e708:	2101      	movs	r1, #1
 800e70a:	4618      	mov	r0, r3
 800e70c:	f001 f9a6 	bl	800fa5c <RCCEx_PLL2_Config>
 800e710:	4603      	mov	r3, r0
 800e712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e716:	e015      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e718:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e71c:	3328      	adds	r3, #40	@ 0x28
 800e71e:	2101      	movs	r1, #1
 800e720:	4618      	mov	r0, r3
 800e722:	f001 fa4d 	bl	800fbc0 <RCCEx_PLL3_Config>
 800e726:	4603      	mov	r3, r0
 800e728:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e72c:	e00a      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e72e:	2301      	movs	r3, #1
 800e730:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e734:	e006      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e736:	bf00      	nop
 800e738:	e004      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e73a:	bf00      	nop
 800e73c:	e002      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e73e:	bf00      	nop
 800e740:	e000      	b.n	800e744 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800e742:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e744:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d10b      	bne.n	800e764 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e74c:	4ba3      	ldr	r3, [pc, #652]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e74e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e750:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800e754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e758:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800e75c:	4a9f      	ldr	r2, [pc, #636]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e75e:	430b      	orrs	r3, r1
 800e760:	6593      	str	r3, [r2, #88]	@ 0x58
 800e762:	e003      	b.n	800e76c <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e764:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e768:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e76c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e774:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800e778:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e77c:	2300      	movs	r3, #0
 800e77e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e782:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800e786:	460b      	mov	r3, r1
 800e788:	4313      	orrs	r3, r2
 800e78a:	d037      	beq.n	800e7fc <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e78c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e790:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e792:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e796:	d00e      	beq.n	800e7b6 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800e798:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800e79c:	d816      	bhi.n	800e7cc <HAL_RCCEx_PeriphCLKConfig+0x700>
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	d018      	beq.n	800e7d4 <HAL_RCCEx_PeriphCLKConfig+0x708>
 800e7a2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e7a6:	d111      	bne.n	800e7cc <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e7a8:	4b8c      	ldr	r3, [pc, #560]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e7ac:	4a8b      	ldr	r2, [pc, #556]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e7b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e7b4:	e00f      	b.n	800e7d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e7b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7ba:	3308      	adds	r3, #8
 800e7bc:	2101      	movs	r1, #1
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f001 f94c 	bl	800fa5c <RCCEx_PLL2_Config>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e7ca:	e004      	b.n	800e7d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e7d2:	e000      	b.n	800e7d6 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800e7d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e7d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d10a      	bne.n	800e7f4 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e7de:	4b7f      	ldr	r3, [pc, #508]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7e2:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800e7e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e7ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e7ec:	4a7b      	ldr	r2, [pc, #492]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e7ee:	430b      	orrs	r3, r1
 800e7f0:	6513      	str	r3, [r2, #80]	@ 0x50
 800e7f2:	e003      	b.n	800e7fc <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e7f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e7fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e804:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800e808:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e80c:	2300      	movs	r3, #0
 800e80e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e812:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800e816:	460b      	mov	r3, r1
 800e818:	4313      	orrs	r3, r2
 800e81a:	d039      	beq.n	800e890 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e81c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e820:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e822:	2b03      	cmp	r3, #3
 800e824:	d81c      	bhi.n	800e860 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800e826:	a201      	add	r2, pc, #4	@ (adr r2, 800e82c <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800e828:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e82c:	0800e869 	.word	0x0800e869
 800e830:	0800e83d 	.word	0x0800e83d
 800e834:	0800e84b 	.word	0x0800e84b
 800e838:	0800e869 	.word	0x0800e869
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e83c:	4b67      	ldr	r3, [pc, #412]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e83e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e840:	4a66      	ldr	r2, [pc, #408]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e842:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800e846:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e848:	e00f      	b.n	800e86a <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e84a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e84e:	3308      	adds	r3, #8
 800e850:	2102      	movs	r1, #2
 800e852:	4618      	mov	r0, r3
 800e854:	f001 f902 	bl	800fa5c <RCCEx_PLL2_Config>
 800e858:	4603      	mov	r3, r0
 800e85a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e85e:	e004      	b.n	800e86a <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e860:	2301      	movs	r3, #1
 800e862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e866:	e000      	b.n	800e86a <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800e868:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e86a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d10a      	bne.n	800e888 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e872:	4b5a      	ldr	r3, [pc, #360]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800e876:	f023 0103 	bic.w	r1, r3, #3
 800e87a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e87e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e880:	4a56      	ldr	r2, [pc, #344]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e882:	430b      	orrs	r3, r1
 800e884:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800e886:	e003      	b.n	800e890 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e888:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e88c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e894:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e898:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800e89c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e8a0:	2300      	movs	r3, #0
 800e8a2:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e8a6:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800e8aa:	460b      	mov	r3, r1
 800e8ac:	4313      	orrs	r3, r2
 800e8ae:	f000 809f 	beq.w	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e8b2:	4b4b      	ldr	r3, [pc, #300]	@ (800e9e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	4a4a      	ldr	r2, [pc, #296]	@ (800e9e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e8b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e8bc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e8be:	f7f7 fbc7 	bl	8006050 <HAL_GetTick>
 800e8c2:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e8c6:	e00b      	b.n	800e8e0 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e8c8:	f7f7 fbc2 	bl	8006050 <HAL_GetTick>
 800e8cc:	4602      	mov	r2, r0
 800e8ce:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e8d2:	1ad3      	subs	r3, r2, r3
 800e8d4:	2b64      	cmp	r3, #100	@ 0x64
 800e8d6:	d903      	bls.n	800e8e0 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 800e8d8:	2303      	movs	r3, #3
 800e8da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800e8de:	e005      	b.n	800e8ec <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e8e0:	4b3f      	ldr	r3, [pc, #252]	@ (800e9e0 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e8e8:	2b00      	cmp	r3, #0
 800e8ea:	d0ed      	beq.n	800e8c8 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 800e8ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d179      	bne.n	800e9e8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e8f4:	4b39      	ldr	r3, [pc, #228]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e8f6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800e8f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e8fc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e900:	4053      	eors	r3, r2
 800e902:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e906:	2b00      	cmp	r3, #0
 800e908:	d015      	beq.n	800e936 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e90a:	4b34      	ldr	r3, [pc, #208]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e90c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e90e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800e912:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e916:	4b31      	ldr	r3, [pc, #196]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e918:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e91a:	4a30      	ldr	r2, [pc, #192]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e91c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800e920:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e922:	4b2e      	ldr	r3, [pc, #184]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e924:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e926:	4a2d      	ldr	r2, [pc, #180]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e928:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800e92c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e92e:	4a2b      	ldr	r2, [pc, #172]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e930:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800e934:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e936:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e93a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e93e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e942:	d118      	bne.n	800e976 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e944:	f7f7 fb84 	bl	8006050 <HAL_GetTick>
 800e948:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e94c:	e00d      	b.n	800e96a <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e94e:	f7f7 fb7f 	bl	8006050 <HAL_GetTick>
 800e952:	4602      	mov	r2, r0
 800e954:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800e958:	1ad2      	subs	r2, r2, r3
 800e95a:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e95e:	429a      	cmp	r2, r3
 800e960:	d903      	bls.n	800e96a <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800e962:	2303      	movs	r3, #3
 800e964:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 800e968:	e005      	b.n	800e976 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e96a:	4b1c      	ldr	r3, [pc, #112]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e96c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e96e:	f003 0302 	and.w	r3, r3, #2
 800e972:	2b00      	cmp	r3, #0
 800e974:	d0eb      	beq.n	800e94e <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800e976:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d129      	bne.n	800e9d2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e97e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e982:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e986:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e98a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e98e:	d10e      	bne.n	800e9ae <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800e990:	4b12      	ldr	r3, [pc, #72]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e992:	691b      	ldr	r3, [r3, #16]
 800e994:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 800e998:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e99c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e9a0:	091a      	lsrs	r2, r3, #4
 800e9a2:	4b10      	ldr	r3, [pc, #64]	@ (800e9e4 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800e9a4:	4013      	ands	r3, r2
 800e9a6:	4a0d      	ldr	r2, [pc, #52]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9a8:	430b      	orrs	r3, r1
 800e9aa:	6113      	str	r3, [r2, #16]
 800e9ac:	e005      	b.n	800e9ba <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800e9ae:	4b0b      	ldr	r3, [pc, #44]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9b0:	691b      	ldr	r3, [r3, #16]
 800e9b2:	4a0a      	ldr	r2, [pc, #40]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9b4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800e9b8:	6113      	str	r3, [r2, #16]
 800e9ba:	4b08      	ldr	r3, [pc, #32]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9bc:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800e9be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800e9c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e9ca:	4a04      	ldr	r2, [pc, #16]	@ (800e9dc <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800e9cc:	430b      	orrs	r3, r1
 800e9ce:	6713      	str	r3, [r2, #112]	@ 0x70
 800e9d0:	e00e      	b.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e9d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 800e9da:	e009      	b.n	800e9f0 <HAL_RCCEx_PeriphCLKConfig+0x924>
 800e9dc:	58024400 	.word	0x58024400
 800e9e0:	58024800 	.word	0x58024800
 800e9e4:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e9e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800e9ec:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e9f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800e9f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f8:	f002 0301 	and.w	r3, r2, #1
 800e9fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ea00:	2300      	movs	r3, #0
 800ea02:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ea06:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800ea0a:	460b      	mov	r3, r1
 800ea0c:	4313      	orrs	r3, r2
 800ea0e:	f000 8089 	beq.w	800eb24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800ea12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ea16:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800ea18:	2b28      	cmp	r3, #40	@ 0x28
 800ea1a:	d86b      	bhi.n	800eaf4 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 800ea1c:	a201      	add	r2, pc, #4	@ (adr r2, 800ea24 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800ea1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea22:	bf00      	nop
 800ea24:	0800eafd 	.word	0x0800eafd
 800ea28:	0800eaf5 	.word	0x0800eaf5
 800ea2c:	0800eaf5 	.word	0x0800eaf5
 800ea30:	0800eaf5 	.word	0x0800eaf5
 800ea34:	0800eaf5 	.word	0x0800eaf5
 800ea38:	0800eaf5 	.word	0x0800eaf5
 800ea3c:	0800eaf5 	.word	0x0800eaf5
 800ea40:	0800eaf5 	.word	0x0800eaf5
 800ea44:	0800eac9 	.word	0x0800eac9
 800ea48:	0800eaf5 	.word	0x0800eaf5
 800ea4c:	0800eaf5 	.word	0x0800eaf5
 800ea50:	0800eaf5 	.word	0x0800eaf5
 800ea54:	0800eaf5 	.word	0x0800eaf5
 800ea58:	0800eaf5 	.word	0x0800eaf5
 800ea5c:	0800eaf5 	.word	0x0800eaf5
 800ea60:	0800eaf5 	.word	0x0800eaf5
 800ea64:	0800eadf 	.word	0x0800eadf
 800ea68:	0800eaf5 	.word	0x0800eaf5
 800ea6c:	0800eaf5 	.word	0x0800eaf5
 800ea70:	0800eaf5 	.word	0x0800eaf5
 800ea74:	0800eaf5 	.word	0x0800eaf5
 800ea78:	0800eaf5 	.word	0x0800eaf5
 800ea7c:	0800eaf5 	.word	0x0800eaf5
 800ea80:	0800eaf5 	.word	0x0800eaf5
 800ea84:	0800eafd 	.word	0x0800eafd
 800ea88:	0800eaf5 	.word	0x0800eaf5
 800ea8c:	0800eaf5 	.word	0x0800eaf5
 800ea90:	0800eaf5 	.word	0x0800eaf5
 800ea94:	0800eaf5 	.word	0x0800eaf5
 800ea98:	0800eaf5 	.word	0x0800eaf5
 800ea9c:	0800eaf5 	.word	0x0800eaf5
 800eaa0:	0800eaf5 	.word	0x0800eaf5
 800eaa4:	0800eafd 	.word	0x0800eafd
 800eaa8:	0800eaf5 	.word	0x0800eaf5
 800eaac:	0800eaf5 	.word	0x0800eaf5
 800eab0:	0800eaf5 	.word	0x0800eaf5
 800eab4:	0800eaf5 	.word	0x0800eaf5
 800eab8:	0800eaf5 	.word	0x0800eaf5
 800eabc:	0800eaf5 	.word	0x0800eaf5
 800eac0:	0800eaf5 	.word	0x0800eaf5
 800eac4:	0800eafd 	.word	0x0800eafd
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eac8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eacc:	3308      	adds	r3, #8
 800eace:	2101      	movs	r1, #1
 800ead0:	4618      	mov	r0, r3
 800ead2:	f000 ffc3 	bl	800fa5c <RCCEx_PLL2_Config>
 800ead6:	4603      	mov	r3, r0
 800ead8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800eadc:	e00f      	b.n	800eafe <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eae2:	3328      	adds	r3, #40	@ 0x28
 800eae4:	2101      	movs	r1, #1
 800eae6:	4618      	mov	r0, r3
 800eae8:	f001 f86a 	bl	800fbc0 <RCCEx_PLL3_Config>
 800eaec:	4603      	mov	r3, r0
 800eaee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800eaf2:	e004      	b.n	800eafe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eaf4:	2301      	movs	r3, #1
 800eaf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eafa:	e000      	b.n	800eafe <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 800eafc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eafe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d10a      	bne.n	800eb1c <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800eb06:	4bbf      	ldr	r3, [pc, #764]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eb08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800eb0a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800eb0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800eb14:	4abb      	ldr	r2, [pc, #748]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800eb16:	430b      	orrs	r3, r1
 800eb18:	6553      	str	r3, [r2, #84]	@ 0x54
 800eb1a:	e003      	b.n	800eb24 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb1c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eb20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800eb24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2c:	f002 0302 	and.w	r3, r2, #2
 800eb30:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800eb34:	2300      	movs	r3, #0
 800eb36:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800eb3a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800eb3e:	460b      	mov	r3, r1
 800eb40:	4313      	orrs	r3, r2
 800eb42:	d041      	beq.n	800ebc8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800eb44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb48:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800eb4a:	2b05      	cmp	r3, #5
 800eb4c:	d824      	bhi.n	800eb98 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 800eb4e:	a201      	add	r2, pc, #4	@ (adr r2, 800eb54 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 800eb50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eb54:	0800eba1 	.word	0x0800eba1
 800eb58:	0800eb6d 	.word	0x0800eb6d
 800eb5c:	0800eb83 	.word	0x0800eb83
 800eb60:	0800eba1 	.word	0x0800eba1
 800eb64:	0800eba1 	.word	0x0800eba1
 800eb68:	0800eba1 	.word	0x0800eba1
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800eb6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb70:	3308      	adds	r3, #8
 800eb72:	2101      	movs	r1, #1
 800eb74:	4618      	mov	r0, r3
 800eb76:	f000 ff71 	bl	800fa5c <RCCEx_PLL2_Config>
 800eb7a:	4603      	mov	r3, r0
 800eb7c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb80:	e00f      	b.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800eb82:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eb86:	3328      	adds	r3, #40	@ 0x28
 800eb88:	2101      	movs	r1, #1
 800eb8a:	4618      	mov	r0, r3
 800eb8c:	f001 f818 	bl	800fbc0 <RCCEx_PLL3_Config>
 800eb90:	4603      	mov	r3, r0
 800eb92:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800eb96:	e004      	b.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb98:	2301      	movs	r3, #1
 800eb9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eb9e:	e000      	b.n	800eba2 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800eba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eba2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d10a      	bne.n	800ebc0 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800ebaa:	4b96      	ldr	r3, [pc, #600]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ebac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ebae:	f023 0107 	bic.w	r1, r3, #7
 800ebb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebb8:	4a92      	ldr	r2, [pc, #584]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ebba:	430b      	orrs	r3, r1
 800ebbc:	6553      	str	r3, [r2, #84]	@ 0x54
 800ebbe:	e003      	b.n	800ebc8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ebc0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ebc4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ebc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebd0:	f002 0304 	and.w	r3, r2, #4
 800ebd4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ebd8:	2300      	movs	r3, #0
 800ebda:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ebde:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800ebe2:	460b      	mov	r3, r1
 800ebe4:	4313      	orrs	r3, r2
 800ebe6:	d044      	beq.n	800ec72 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800ebe8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ebec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ebf0:	2b05      	cmp	r3, #5
 800ebf2:	d825      	bhi.n	800ec40 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 800ebf4:	a201      	add	r2, pc, #4	@ (adr r2, 800ebfc <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 800ebf6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ebfa:	bf00      	nop
 800ebfc:	0800ec49 	.word	0x0800ec49
 800ec00:	0800ec15 	.word	0x0800ec15
 800ec04:	0800ec2b 	.word	0x0800ec2b
 800ec08:	0800ec49 	.word	0x0800ec49
 800ec0c:	0800ec49 	.word	0x0800ec49
 800ec10:	0800ec49 	.word	0x0800ec49
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ec14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec18:	3308      	adds	r3, #8
 800ec1a:	2101      	movs	r1, #1
 800ec1c:	4618      	mov	r0, r3
 800ec1e:	f000 ff1d 	bl	800fa5c <RCCEx_PLL2_Config>
 800ec22:	4603      	mov	r3, r0
 800ec24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ec28:	e00f      	b.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ec2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec2e:	3328      	adds	r3, #40	@ 0x28
 800ec30:	2101      	movs	r1, #1
 800ec32:	4618      	mov	r0, r3
 800ec34:	f000 ffc4 	bl	800fbc0 <RCCEx_PLL3_Config>
 800ec38:	4603      	mov	r3, r0
 800ec3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800ec3e:	e004      	b.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec40:	2301      	movs	r3, #1
 800ec42:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ec46:	e000      	b.n	800ec4a <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800ec48:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec4a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d10b      	bne.n	800ec6a <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ec52:	4b6c      	ldr	r3, [pc, #432]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ec54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec56:	f023 0107 	bic.w	r1, r3, #7
 800ec5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec5e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ec62:	4a68      	ldr	r2, [pc, #416]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ec64:	430b      	orrs	r3, r1
 800ec66:	6593      	str	r3, [r2, #88]	@ 0x58
 800ec68:	e003      	b.n	800ec72 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ec6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ec72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec7a:	f002 0320 	and.w	r3, r2, #32
 800ec7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800ec82:	2300      	movs	r3, #0
 800ec84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ec88:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800ec8c:	460b      	mov	r3, r1
 800ec8e:	4313      	orrs	r3, r2
 800ec90:	d055      	beq.n	800ed3e <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800ec92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ec96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec9a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ec9e:	d033      	beq.n	800ed08 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800eca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800eca4:	d82c      	bhi.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800eca6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecaa:	d02f      	beq.n	800ed0c <HAL_RCCEx_PeriphCLKConfig+0xc40>
 800ecac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ecb0:	d826      	bhi.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ecb2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ecb6:	d02b      	beq.n	800ed10 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 800ecb8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800ecbc:	d820      	bhi.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ecbe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ecc2:	d012      	beq.n	800ecea <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800ecc4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800ecc8:	d81a      	bhi.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d022      	beq.n	800ed14 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800ecce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ecd2:	d115      	bne.n	800ed00 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ecd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecd8:	3308      	adds	r3, #8
 800ecda:	2100      	movs	r1, #0
 800ecdc:	4618      	mov	r0, r3
 800ecde:	f000 febd 	bl	800fa5c <RCCEx_PLL2_Config>
 800ece2:	4603      	mov	r3, r0
 800ece4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ece8:	e015      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ecea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ecee:	3328      	adds	r3, #40	@ 0x28
 800ecf0:	2102      	movs	r1, #2
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	f000 ff64 	bl	800fbc0 <RCCEx_PLL3_Config>
 800ecf8:	4603      	mov	r3, r0
 800ecfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800ecfe:	e00a      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed00:	2301      	movs	r3, #1
 800ed02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800ed06:	e006      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ed08:	bf00      	nop
 800ed0a:	e004      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ed0c:	bf00      	nop
 800ed0e:	e002      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ed10:	bf00      	nop
 800ed12:	e000      	b.n	800ed16 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800ed14:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed1a:	2b00      	cmp	r3, #0
 800ed1c:	d10b      	bne.n	800ed36 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ed1e:	4b39      	ldr	r3, [pc, #228]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ed20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ed22:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800ed26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ed2e:	4a35      	ldr	r2, [pc, #212]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800ed30:	430b      	orrs	r3, r1
 800ed32:	6553      	str	r3, [r2, #84]	@ 0x54
 800ed34:	e003      	b.n	800ed3e <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed36:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ed3a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800ed3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed46:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 800ed4a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800ed4e:	2300      	movs	r3, #0
 800ed50:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800ed54:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 800ed58:	460b      	mov	r3, r1
 800ed5a:	4313      	orrs	r3, r2
 800ed5c:	d058      	beq.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800ed5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ed62:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ed66:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ed6a:	d033      	beq.n	800edd4 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 800ed6c:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800ed70:	d82c      	bhi.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed76:	d02f      	beq.n	800edd8 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800ed78:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ed7c:	d826      	bhi.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed7e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed82:	d02b      	beq.n	800eddc <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800ed84:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800ed88:	d820      	bhi.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed8a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed8e:	d012      	beq.n	800edb6 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800ed90:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ed94:	d81a      	bhi.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d022      	beq.n	800ede0 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800ed9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed9e:	d115      	bne.n	800edcc <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eda0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eda4:	3308      	adds	r3, #8
 800eda6:	2100      	movs	r1, #0
 800eda8:	4618      	mov	r0, r3
 800edaa:	f000 fe57 	bl	800fa5c <RCCEx_PLL2_Config>
 800edae:	4603      	mov	r3, r0
 800edb0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800edb4:	e015      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800edb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edba:	3328      	adds	r3, #40	@ 0x28
 800edbc:	2102      	movs	r1, #2
 800edbe:	4618      	mov	r0, r3
 800edc0:	f000 fefe 	bl	800fbc0 <RCCEx_PLL3_Config>
 800edc4:	4603      	mov	r3, r0
 800edc6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800edca:	e00a      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800edcc:	2301      	movs	r3, #1
 800edce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800edd2:	e006      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edd4:	bf00      	nop
 800edd6:	e004      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800edd8:	bf00      	nop
 800edda:	e002      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800eddc:	bf00      	nop
 800edde:	e000      	b.n	800ede2 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800ede0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ede2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d10e      	bne.n	800ee08 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800edea:	4b06      	ldr	r3, [pc, #24]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800edec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edee:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800edf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800edf6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800edfa:	4a02      	ldr	r2, [pc, #8]	@ (800ee04 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800edfc:	430b      	orrs	r3, r1
 800edfe:	6593      	str	r3, [r2, #88]	@ 0x58
 800ee00:	e006      	b.n	800ee10 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800ee02:	bf00      	nop
 800ee04:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ee08:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800ee0c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800ee10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee18:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800ee1c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800ee20:	2300      	movs	r3, #0
 800ee22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ee26:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800ee2a:	460b      	mov	r3, r1
 800ee2c:	4313      	orrs	r3, r2
 800ee2e:	d055      	beq.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800ee30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee34:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800ee38:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ee3c:	d033      	beq.n	800eea6 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 800ee3e:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 800ee42:	d82c      	bhi.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee48:	d02f      	beq.n	800eeaa <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800ee4a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ee4e:	d826      	bhi.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee50:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ee54:	d02b      	beq.n	800eeae <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800ee56:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 800ee5a:	d820      	bhi.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee5c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ee60:	d012      	beq.n	800ee88 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800ee62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800ee66:	d81a      	bhi.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d022      	beq.n	800eeb2 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 800ee6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ee70:	d115      	bne.n	800ee9e <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ee72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee76:	3308      	adds	r3, #8
 800ee78:	2100      	movs	r1, #0
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	f000 fdee 	bl	800fa5c <RCCEx_PLL2_Config>
 800ee80:	4603      	mov	r3, r0
 800ee82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee86:	e015      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800ee88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ee8c:	3328      	adds	r3, #40	@ 0x28
 800ee8e:	2102      	movs	r1, #2
 800ee90:	4618      	mov	r0, r3
 800ee92:	f000 fe95 	bl	800fbc0 <RCCEx_PLL3_Config>
 800ee96:	4603      	mov	r3, r0
 800ee98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ee9c:	e00a      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ee9e:	2301      	movs	r3, #1
 800eea0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800eea4:	e006      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eea6:	bf00      	nop
 800eea8:	e004      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eeaa:	bf00      	nop
 800eeac:	e002      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eeae:	bf00      	nop
 800eeb0:	e000      	b.n	800eeb4 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800eeb2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eeb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eeb8:	2b00      	cmp	r3, #0
 800eeba:	d10b      	bne.n	800eed4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800eebc:	4ba1      	ldr	r3, [pc, #644]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eebe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eec0:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800eec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eec8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800eecc:	4a9d      	ldr	r2, [pc, #628]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800eece:	430b      	orrs	r3, r1
 800eed0:	6593      	str	r3, [r2, #88]	@ 0x58
 800eed2:	e003      	b.n	800eedc <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eed4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800eed8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800eedc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eee4:	f002 0308 	and.w	r3, r2, #8
 800eee8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eeec:	2300      	movs	r3, #0
 800eeee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800eef2:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800eef6:	460b      	mov	r3, r1
 800eef8:	4313      	orrs	r3, r2
 800eefa:	d01e      	beq.n	800ef3a <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800eefc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ef08:	d10c      	bne.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ef0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef0e:	3328      	adds	r3, #40	@ 0x28
 800ef10:	2102      	movs	r1, #2
 800ef12:	4618      	mov	r0, r3
 800ef14:	f000 fe54 	bl	800fbc0 <RCCEx_PLL3_Config>
 800ef18:	4603      	mov	r3, r0
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d002      	beq.n	800ef24 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 800ef1e:	2301      	movs	r3, #1
 800ef20:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ef24:	4b87      	ldr	r3, [pc, #540]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ef28:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ef2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef30:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ef34:	4a83      	ldr	r2, [pc, #524]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef36:	430b      	orrs	r3, r1
 800ef38:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ef3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef42:	f002 0310 	and.w	r3, r2, #16
 800ef46:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ef50:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 800ef54:	460b      	mov	r3, r1
 800ef56:	4313      	orrs	r3, r2
 800ef58:	d01e      	beq.n	800ef98 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800ef5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef5e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ef62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ef66:	d10c      	bne.n	800ef82 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ef68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef6c:	3328      	adds	r3, #40	@ 0x28
 800ef6e:	2102      	movs	r1, #2
 800ef70:	4618      	mov	r0, r3
 800ef72:	f000 fe25 	bl	800fbc0 <RCCEx_PLL3_Config>
 800ef76:	4603      	mov	r3, r0
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d002      	beq.n	800ef82 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 800ef7c:	2301      	movs	r3, #1
 800ef7e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ef82:	4b70      	ldr	r3, [pc, #448]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef86:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800ef8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ef92:	4a6c      	ldr	r2, [pc, #432]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800ef94:	430b      	orrs	r3, r1
 800ef96:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ef98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800ef9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa0:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800efa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800efa8:	2300      	movs	r3, #0
 800efaa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800efae:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800efb2:	460b      	mov	r3, r1
 800efb4:	4313      	orrs	r3, r2
 800efb6:	d03e      	beq.n	800f036 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800efb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800efc0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800efc4:	d022      	beq.n	800f00c <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800efc6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800efca:	d81b      	bhi.n	800f004 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d003      	beq.n	800efd8 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800efd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800efd4:	d00b      	beq.n	800efee <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800efd6:	e015      	b.n	800f004 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800efd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800efdc:	3308      	adds	r3, #8
 800efde:	2100      	movs	r1, #0
 800efe0:	4618      	mov	r0, r3
 800efe2:	f000 fd3b 	bl	800fa5c <RCCEx_PLL2_Config>
 800efe6:	4603      	mov	r3, r0
 800efe8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800efec:	e00f      	b.n	800f00e <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800efee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800eff2:	3328      	adds	r3, #40	@ 0x28
 800eff4:	2102      	movs	r1, #2
 800eff6:	4618      	mov	r0, r3
 800eff8:	f000 fde2 	bl	800fbc0 <RCCEx_PLL3_Config>
 800effc:	4603      	mov	r3, r0
 800effe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800f002:	e004      	b.n	800f00e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f004:	2301      	movs	r3, #1
 800f006:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f00a:	e000      	b.n	800f00e <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 800f00c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f00e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f012:	2b00      	cmp	r3, #0
 800f014:	d10b      	bne.n	800f02e <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800f016:	4b4b      	ldr	r3, [pc, #300]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f01a:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 800f01e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f022:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800f026:	4a47      	ldr	r2, [pc, #284]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f028:	430b      	orrs	r3, r1
 800f02a:	6593      	str	r3, [r2, #88]	@ 0x58
 800f02c:	e003      	b.n	800f036 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f02e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f032:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800f036:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03e:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800f042:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f044:	2300      	movs	r3, #0
 800f046:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f048:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 800f04c:	460b      	mov	r3, r1
 800f04e:	4313      	orrs	r3, r2
 800f050:	d03b      	beq.n	800f0ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800f052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f05a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f05e:	d01f      	beq.n	800f0a0 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800f060:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800f064:	d818      	bhi.n	800f098 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800f066:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f06a:	d003      	beq.n	800f074 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 800f06c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800f070:	d007      	beq.n	800f082 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800f072:	e011      	b.n	800f098 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f074:	4b33      	ldr	r3, [pc, #204]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f076:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f078:	4a32      	ldr	r2, [pc, #200]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f07a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f07e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800f080:	e00f      	b.n	800f0a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f086:	3328      	adds	r3, #40	@ 0x28
 800f088:	2101      	movs	r1, #1
 800f08a:	4618      	mov	r0, r3
 800f08c:	f000 fd98 	bl	800fbc0 <RCCEx_PLL3_Config>
 800f090:	4603      	mov	r3, r0
 800f092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800f096:	e004      	b.n	800f0a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f098:	2301      	movs	r3, #1
 800f09a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f09e:	e000      	b.n	800f0a2 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800f0a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f0a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d10b      	bne.n	800f0c2 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800f0aa:	4b26      	ldr	r3, [pc, #152]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f0ae:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800f0b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f0ba:	4a22      	ldr	r2, [pc, #136]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0bc:	430b      	orrs	r3, r1
 800f0be:	6553      	str	r3, [r2, #84]	@ 0x54
 800f0c0:	e003      	b.n	800f0ca <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f0c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f0c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800f0ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d2:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800f0d6:	673b      	str	r3, [r7, #112]	@ 0x70
 800f0d8:	2300      	movs	r3, #0
 800f0da:	677b      	str	r3, [r7, #116]	@ 0x74
 800f0dc:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800f0e0:	460b      	mov	r3, r1
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	d034      	beq.n	800f150 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800f0e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f0ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d003      	beq.n	800f0f8 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800f0f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f0f4:	d007      	beq.n	800f106 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800f0f6:	e011      	b.n	800f11c <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f0f8:	4b12      	ldr	r3, [pc, #72]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f0fc:	4a11      	ldr	r2, [pc, #68]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f0fe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f102:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f104:	e00e      	b.n	800f124 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f10a:	3308      	adds	r3, #8
 800f10c:	2102      	movs	r1, #2
 800f10e:	4618      	mov	r0, r3
 800f110:	f000 fca4 	bl	800fa5c <RCCEx_PLL2_Config>
 800f114:	4603      	mov	r3, r0
 800f116:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800f11a:	e003      	b.n	800f124 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 800f11c:	2301      	movs	r3, #1
 800f11e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f122:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f124:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d10d      	bne.n	800f148 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800f12c:	4b05      	ldr	r3, [pc, #20]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f12e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f130:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f134:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f138:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f13a:	4a02      	ldr	r2, [pc, #8]	@ (800f144 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800f13c:	430b      	orrs	r3, r1
 800f13e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800f140:	e006      	b.n	800f150 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800f142:	bf00      	nop
 800f144:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f148:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f14c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800f150:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f158:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 800f15c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f15e:	2300      	movs	r3, #0
 800f160:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f162:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800f166:	460b      	mov	r3, r1
 800f168:	4313      	orrs	r3, r2
 800f16a:	d00c      	beq.n	800f186 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800f16c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f170:	3328      	adds	r3, #40	@ 0x28
 800f172:	2102      	movs	r1, #2
 800f174:	4618      	mov	r0, r3
 800f176:	f000 fd23 	bl	800fbc0 <RCCEx_PLL3_Config>
 800f17a:	4603      	mov	r3, r0
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	d002      	beq.n	800f186 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800f180:	2301      	movs	r3, #1
 800f182:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800f186:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f18a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f18e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800f192:	663b      	str	r3, [r7, #96]	@ 0x60
 800f194:	2300      	movs	r3, #0
 800f196:	667b      	str	r3, [r7, #100]	@ 0x64
 800f198:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 800f19c:	460b      	mov	r3, r1
 800f19e:	4313      	orrs	r3, r2
 800f1a0:	d038      	beq.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800f1a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f1a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f1aa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f1ae:	d018      	beq.n	800f1e2 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800f1b0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f1b4:	d811      	bhi.n	800f1da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f1b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1ba:	d014      	beq.n	800f1e6 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 800f1bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f1c0:	d80b      	bhi.n	800f1da <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d011      	beq.n	800f1ea <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800f1c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f1ca:	d106      	bne.n	800f1da <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800f1cc:	4bc3      	ldr	r3, [pc, #780]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f1d0:	4ac2      	ldr	r2, [pc, #776]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1d2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800f1d6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800f1d8:	e008      	b.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800f1da:	2301      	movs	r3, #1
 800f1dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800f1e0:	e004      	b.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1e2:	bf00      	nop
 800f1e4:	e002      	b.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1e6:	bf00      	nop
 800f1e8:	e000      	b.n	800f1ec <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800f1ea:	bf00      	nop
    }

    if (ret == HAL_OK)
 800f1ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f1f0:	2b00      	cmp	r3, #0
 800f1f2:	d10b      	bne.n	800f20c <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800f1f4:	4bb9      	ldr	r3, [pc, #740]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f1f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f1f8:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800f1fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f200:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800f204:	4ab5      	ldr	r2, [pc, #724]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f206:	430b      	orrs	r3, r1
 800f208:	6553      	str	r3, [r2, #84]	@ 0x54
 800f20a:	e003      	b.n	800f214 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f20c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f210:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800f214:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f21c:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800f220:	65bb      	str	r3, [r7, #88]	@ 0x58
 800f222:	2300      	movs	r3, #0
 800f224:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800f226:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800f22a:	460b      	mov	r3, r1
 800f22c:	4313      	orrs	r3, r2
 800f22e:	d009      	beq.n	800f244 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800f230:	4baa      	ldr	r3, [pc, #680]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f232:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f234:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f238:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f23c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800f23e:	4aa7      	ldr	r2, [pc, #668]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f240:	430b      	orrs	r3, r1
 800f242:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800f244:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f24c:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800f250:	653b      	str	r3, [r7, #80]	@ 0x50
 800f252:	2300      	movs	r3, #0
 800f254:	657b      	str	r3, [r7, #84]	@ 0x54
 800f256:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800f25a:	460b      	mov	r3, r1
 800f25c:	4313      	orrs	r3, r2
 800f25e:	d00a      	beq.n	800f276 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800f260:	4b9e      	ldr	r3, [pc, #632]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f262:	691b      	ldr	r3, [r3, #16]
 800f264:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800f268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f26c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800f270:	4a9a      	ldr	r2, [pc, #616]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f272:	430b      	orrs	r3, r1
 800f274:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800f276:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f27a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27e:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800f282:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f284:	2300      	movs	r3, #0
 800f286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f288:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800f28c:	460b      	mov	r3, r1
 800f28e:	4313      	orrs	r3, r2
 800f290:	d009      	beq.n	800f2a6 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800f292:	4b92      	ldr	r3, [pc, #584]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f294:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f296:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800f29a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f29e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f2a0:	4a8e      	ldr	r2, [pc, #568]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2a2:	430b      	orrs	r3, r1
 800f2a4:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800f2a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ae:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800f2b2:	643b      	str	r3, [r7, #64]	@ 0x40
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	647b      	str	r3, [r7, #68]	@ 0x44
 800f2b8:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800f2bc:	460b      	mov	r3, r1
 800f2be:	4313      	orrs	r3, r2
 800f2c0:	d00e      	beq.n	800f2e0 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800f2c2:	4b86      	ldr	r3, [pc, #536]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2c4:	691b      	ldr	r3, [r3, #16]
 800f2c6:	4a85      	ldr	r2, [pc, #532]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2c8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800f2cc:	6113      	str	r3, [r2, #16]
 800f2ce:	4b83      	ldr	r3, [pc, #524]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2d0:	6919      	ldr	r1, [r3, #16]
 800f2d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800f2da:	4a80      	ldr	r2, [pc, #512]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2dc:	430b      	orrs	r3, r1
 800f2de:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800f2e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f2e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2e8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800f2ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f2ee:	2300      	movs	r3, #0
 800f2f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f2f2:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800f2f6:	460b      	mov	r3, r1
 800f2f8:	4313      	orrs	r3, r2
 800f2fa:	d009      	beq.n	800f310 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800f2fc:	4b77      	ldr	r3, [pc, #476]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f2fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800f300:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800f304:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f308:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f30a:	4a74      	ldr	r2, [pc, #464]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f30c:	430b      	orrs	r3, r1
 800f30e:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800f310:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f314:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f318:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800f31c:	633b      	str	r3, [r7, #48]	@ 0x30
 800f31e:	2300      	movs	r3, #0
 800f320:	637b      	str	r3, [r7, #52]	@ 0x34
 800f322:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800f326:	460b      	mov	r3, r1
 800f328:	4313      	orrs	r3, r2
 800f32a:	d00a      	beq.n	800f342 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800f32c:	4b6b      	ldr	r3, [pc, #428]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f32e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f330:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800f334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f338:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f33c:	4a67      	ldr	r2, [pc, #412]	@ (800f4dc <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800f33e:	430b      	orrs	r3, r1
 800f340:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800f342:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f346:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f34a:	2100      	movs	r1, #0
 800f34c:	62b9      	str	r1, [r7, #40]	@ 0x28
 800f34e:	f003 0301 	and.w	r3, r3, #1
 800f352:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f354:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800f358:	460b      	mov	r3, r1
 800f35a:	4313      	orrs	r3, r2
 800f35c:	d011      	beq.n	800f382 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800f35e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f362:	3308      	adds	r3, #8
 800f364:	2100      	movs	r1, #0
 800f366:	4618      	mov	r0, r3
 800f368:	f000 fb78 	bl	800fa5c <RCCEx_PLL2_Config>
 800f36c:	4603      	mov	r3, r0
 800f36e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f372:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f376:	2b00      	cmp	r3, #0
 800f378:	d003      	beq.n	800f382 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f37a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f37e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800f382:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f38a:	2100      	movs	r1, #0
 800f38c:	6239      	str	r1, [r7, #32]
 800f38e:	f003 0302 	and.w	r3, r3, #2
 800f392:	627b      	str	r3, [r7, #36]	@ 0x24
 800f394:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800f398:	460b      	mov	r3, r1
 800f39a:	4313      	orrs	r3, r2
 800f39c:	d011      	beq.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800f39e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3a2:	3308      	adds	r3, #8
 800f3a4:	2101      	movs	r1, #1
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f000 fb58 	bl	800fa5c <RCCEx_PLL2_Config>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f3b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d003      	beq.n	800f3c2 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800f3c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ca:	2100      	movs	r1, #0
 800f3cc:	61b9      	str	r1, [r7, #24]
 800f3ce:	f003 0304 	and.w	r3, r3, #4
 800f3d2:	61fb      	str	r3, [r7, #28]
 800f3d4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800f3d8:	460b      	mov	r3, r1
 800f3da:	4313      	orrs	r3, r2
 800f3dc:	d011      	beq.n	800f402 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800f3de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f3e2:	3308      	adds	r3, #8
 800f3e4:	2102      	movs	r1, #2
 800f3e6:	4618      	mov	r0, r3
 800f3e8:	f000 fb38 	bl	800fa5c <RCCEx_PLL2_Config>
 800f3ec:	4603      	mov	r3, r0
 800f3ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f3f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d003      	beq.n	800f402 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f3fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f3fe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800f402:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40a:	2100      	movs	r1, #0
 800f40c:	6139      	str	r1, [r7, #16]
 800f40e:	f003 0308 	and.w	r3, r3, #8
 800f412:	617b      	str	r3, [r7, #20]
 800f414:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800f418:	460b      	mov	r3, r1
 800f41a:	4313      	orrs	r3, r2
 800f41c:	d011      	beq.n	800f442 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800f41e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f422:	3328      	adds	r3, #40	@ 0x28
 800f424:	2100      	movs	r1, #0
 800f426:	4618      	mov	r0, r3
 800f428:	f000 fbca 	bl	800fbc0 <RCCEx_PLL3_Config>
 800f42c:	4603      	mov	r3, r0
 800f42e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800f432:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f436:	2b00      	cmp	r3, #0
 800f438:	d003      	beq.n	800f442 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f43a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f43e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800f442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f44a:	2100      	movs	r1, #0
 800f44c:	60b9      	str	r1, [r7, #8]
 800f44e:	f003 0310 	and.w	r3, r3, #16
 800f452:	60fb      	str	r3, [r7, #12]
 800f454:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800f458:	460b      	mov	r3, r1
 800f45a:	4313      	orrs	r3, r2
 800f45c:	d011      	beq.n	800f482 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800f45e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f462:	3328      	adds	r3, #40	@ 0x28
 800f464:	2101      	movs	r1, #1
 800f466:	4618      	mov	r0, r3
 800f468:	f000 fbaa 	bl	800fbc0 <RCCEx_PLL3_Config>
 800f46c:	4603      	mov	r3, r0
 800f46e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f472:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f476:	2b00      	cmp	r3, #0
 800f478:	d003      	beq.n	800f482 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f47a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f47e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800f482:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f48a:	2100      	movs	r1, #0
 800f48c:	6039      	str	r1, [r7, #0]
 800f48e:	f003 0320 	and.w	r3, r3, #32
 800f492:	607b      	str	r3, [r7, #4]
 800f494:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f498:	460b      	mov	r3, r1
 800f49a:	4313      	orrs	r3, r2
 800f49c:	d011      	beq.n	800f4c2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f49e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800f4a2:	3328      	adds	r3, #40	@ 0x28
 800f4a4:	2102      	movs	r1, #2
 800f4a6:	4618      	mov	r0, r3
 800f4a8:	f000 fb8a 	bl	800fbc0 <RCCEx_PLL3_Config>
 800f4ac:	4603      	mov	r3, r0
 800f4ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800f4b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d003      	beq.n	800f4c2 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f4ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800f4be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800f4c2:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d101      	bne.n	800f4ce <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	e000      	b.n	800f4d0 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800f4ce:	2301      	movs	r3, #1
}
 800f4d0:	4618      	mov	r0, r3
 800f4d2:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f4dc:	58024400 	.word	0x58024400

0800f4e0 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800f4e4:	f7fe fd96 	bl	800e014 <HAL_RCC_GetHCLKFreq>
 800f4e8:	4602      	mov	r2, r0
 800f4ea:	4b06      	ldr	r3, [pc, #24]	@ (800f504 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f4ec:	6a1b      	ldr	r3, [r3, #32]
 800f4ee:	091b      	lsrs	r3, r3, #4
 800f4f0:	f003 0307 	and.w	r3, r3, #7
 800f4f4:	4904      	ldr	r1, [pc, #16]	@ (800f508 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f4f6:	5ccb      	ldrb	r3, [r1, r3]
 800f4f8:	f003 031f 	and.w	r3, r3, #31
 800f4fc:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800f500:	4618      	mov	r0, r3
 800f502:	bd80      	pop	{r7, pc}
 800f504:	58024400 	.word	0x58024400
 800f508:	0801934c 	.word	0x0801934c

0800f50c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f50c:	b480      	push	{r7}
 800f50e:	b089      	sub	sp, #36	@ 0x24
 800f510:	af00      	add	r7, sp, #0
 800f512:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f514:	4ba1      	ldr	r3, [pc, #644]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f518:	f003 0303 	and.w	r3, r3, #3
 800f51c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f51e:	4b9f      	ldr	r3, [pc, #636]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f520:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f522:	0b1b      	lsrs	r3, r3, #12
 800f524:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f528:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f52a:	4b9c      	ldr	r3, [pc, #624]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f52c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f52e:	091b      	lsrs	r3, r3, #4
 800f530:	f003 0301 	and.w	r3, r3, #1
 800f534:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f536:	4b99      	ldr	r3, [pc, #612]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f53a:	08db      	lsrs	r3, r3, #3
 800f53c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f540:	693a      	ldr	r2, [r7, #16]
 800f542:	fb02 f303 	mul.w	r3, r2, r3
 800f546:	ee07 3a90 	vmov	s15, r3
 800f54a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f54e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f552:	697b      	ldr	r3, [r7, #20]
 800f554:	2b00      	cmp	r3, #0
 800f556:	f000 8111 	beq.w	800f77c <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f55a:	69bb      	ldr	r3, [r7, #24]
 800f55c:	2b02      	cmp	r3, #2
 800f55e:	f000 8083 	beq.w	800f668 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f562:	69bb      	ldr	r3, [r7, #24]
 800f564:	2b02      	cmp	r3, #2
 800f566:	f200 80a1 	bhi.w	800f6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f56a:	69bb      	ldr	r3, [r7, #24]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d003      	beq.n	800f578 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f570:	69bb      	ldr	r3, [r7, #24]
 800f572:	2b01      	cmp	r3, #1
 800f574:	d056      	beq.n	800f624 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f576:	e099      	b.n	800f6ac <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f578:	4b88      	ldr	r3, [pc, #544]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f57a:	681b      	ldr	r3, [r3, #0]
 800f57c:	f003 0320 	and.w	r3, r3, #32
 800f580:	2b00      	cmp	r3, #0
 800f582:	d02d      	beq.n	800f5e0 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f584:	4b85      	ldr	r3, [pc, #532]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	08db      	lsrs	r3, r3, #3
 800f58a:	f003 0303 	and.w	r3, r3, #3
 800f58e:	4a84      	ldr	r2, [pc, #528]	@ (800f7a0 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f590:	fa22 f303 	lsr.w	r3, r2, r3
 800f594:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f596:	68bb      	ldr	r3, [r7, #8]
 800f598:	ee07 3a90 	vmov	s15, r3
 800f59c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5a0:	697b      	ldr	r3, [r7, #20]
 800f5a2:	ee07 3a90 	vmov	s15, r3
 800f5a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5aa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5ae:	4b7b      	ldr	r3, [pc, #492]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5b6:	ee07 3a90 	vmov	s15, r3
 800f5ba:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f5be:	ed97 6a03 	vldr	s12, [r7, #12]
 800f5c2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800f7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f5c6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f5ca:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f5ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f5d2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f5d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f5da:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f5de:	e087      	b.n	800f6f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	ee07 3a90 	vmov	s15, r3
 800f5e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f5ea:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800f7a8 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f5ee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f5f2:	4b6a      	ldr	r3, [pc, #424]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f5f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f5f6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5fa:	ee07 3a90 	vmov	s15, r3
 800f5fe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f602:	ed97 6a03 	vldr	s12, [r7, #12]
 800f606:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800f7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f60a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f60e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f612:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f616:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f61a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f61e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f622:	e065      	b.n	800f6f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f624:	697b      	ldr	r3, [r7, #20]
 800f626:	ee07 3a90 	vmov	s15, r3
 800f62a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f62e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800f7ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f632:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f636:	4b59      	ldr	r3, [pc, #356]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f638:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f63a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f63e:	ee07 3a90 	vmov	s15, r3
 800f642:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f646:	ed97 6a03 	vldr	s12, [r7, #12]
 800f64a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800f7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f64e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f652:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f656:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f65a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f65e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f662:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f666:	e043      	b.n	800f6f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f668:	697b      	ldr	r3, [r7, #20]
 800f66a:	ee07 3a90 	vmov	s15, r3
 800f66e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f672:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800f7b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f676:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f67a:	4b48      	ldr	r3, [pc, #288]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f67c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f67e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f682:	ee07 3a90 	vmov	s15, r3
 800f686:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f68a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f68e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800f7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f692:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f696:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f69a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f69e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6aa:	e021      	b.n	800f6f0 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	ee07 3a90 	vmov	s15, r3
 800f6b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f6b6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f7ac <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f6ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f6be:	4b37      	ldr	r3, [pc, #220]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f6c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f6c6:	ee07 3a90 	vmov	s15, r3
 800f6ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f6ce:	ed97 6a03 	vldr	s12, [r7, #12]
 800f6d2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800f7a4 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f6d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f6da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f6de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f6e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f6e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f6ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f6ee:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f6f0:	4b2a      	ldr	r3, [pc, #168]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f6f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f6f4:	0a5b      	lsrs	r3, r3, #9
 800f6f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f6fa:	ee07 3a90 	vmov	s15, r3
 800f6fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f702:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f706:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f70a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f70e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f712:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f716:	ee17 2a90 	vmov	r2, s15
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f71e:	4b1f      	ldr	r3, [pc, #124]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f722:	0c1b      	lsrs	r3, r3, #16
 800f724:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f728:	ee07 3a90 	vmov	s15, r3
 800f72c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f730:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f734:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f738:	edd7 6a07 	vldr	s13, [r7, #28]
 800f73c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f740:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f744:	ee17 2a90 	vmov	r2, s15
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f74c:	4b13      	ldr	r3, [pc, #76]	@ (800f79c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f74e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f750:	0e1b      	lsrs	r3, r3, #24
 800f752:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f756:	ee07 3a90 	vmov	s15, r3
 800f75a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f75e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f762:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f766:	edd7 6a07 	vldr	s13, [r7, #28]
 800f76a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f76e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f772:	ee17 2a90 	vmov	r2, s15
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f77a:	e008      	b.n	800f78e <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	2200      	movs	r2, #0
 800f780:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	2200      	movs	r2, #0
 800f786:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	2200      	movs	r2, #0
 800f78c:	609a      	str	r2, [r3, #8]
}
 800f78e:	bf00      	nop
 800f790:	3724      	adds	r7, #36	@ 0x24
 800f792:	46bd      	mov	sp, r7
 800f794:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f798:	4770      	bx	lr
 800f79a:	bf00      	nop
 800f79c:	58024400 	.word	0x58024400
 800f7a0:	03d09000 	.word	0x03d09000
 800f7a4:	46000000 	.word	0x46000000
 800f7a8:	4c742400 	.word	0x4c742400
 800f7ac:	4a742400 	.word	0x4a742400
 800f7b0:	4bbebc20 	.word	0x4bbebc20

0800f7b4 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f7b4:	b480      	push	{r7}
 800f7b6:	b089      	sub	sp, #36	@ 0x24
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f7bc:	4ba1      	ldr	r3, [pc, #644]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7c0:	f003 0303 	and.w	r3, r3, #3
 800f7c4:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f7c6:	4b9f      	ldr	r3, [pc, #636]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f7ca:	0d1b      	lsrs	r3, r3, #20
 800f7cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f7d0:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f7d2:	4b9c      	ldr	r3, [pc, #624]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f7d6:	0a1b      	lsrs	r3, r3, #8
 800f7d8:	f003 0301 	and.w	r3, r3, #1
 800f7dc:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f7de:	4b99      	ldr	r3, [pc, #612]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f7e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7e2:	08db      	lsrs	r3, r3, #3
 800f7e4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f7e8:	693a      	ldr	r2, [r7, #16]
 800f7ea:	fb02 f303 	mul.w	r3, r2, r3
 800f7ee:	ee07 3a90 	vmov	s15, r3
 800f7f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f7f6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f7fa:	697b      	ldr	r3, [r7, #20]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	f000 8111 	beq.w	800fa24 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f802:	69bb      	ldr	r3, [r7, #24]
 800f804:	2b02      	cmp	r3, #2
 800f806:	f000 8083 	beq.w	800f910 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f80a:	69bb      	ldr	r3, [r7, #24]
 800f80c:	2b02      	cmp	r3, #2
 800f80e:	f200 80a1 	bhi.w	800f954 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f812:	69bb      	ldr	r3, [r7, #24]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d003      	beq.n	800f820 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f818:	69bb      	ldr	r3, [r7, #24]
 800f81a:	2b01      	cmp	r3, #1
 800f81c:	d056      	beq.n	800f8cc <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f81e:	e099      	b.n	800f954 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f820:	4b88      	ldr	r3, [pc, #544]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f822:	681b      	ldr	r3, [r3, #0]
 800f824:	f003 0320 	and.w	r3, r3, #32
 800f828:	2b00      	cmp	r3, #0
 800f82a:	d02d      	beq.n	800f888 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f82c:	4b85      	ldr	r3, [pc, #532]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	08db      	lsrs	r3, r3, #3
 800f832:	f003 0303 	and.w	r3, r3, #3
 800f836:	4a84      	ldr	r2, [pc, #528]	@ (800fa48 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f838:	fa22 f303 	lsr.w	r3, r2, r3
 800f83c:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	ee07 3a90 	vmov	s15, r3
 800f844:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f848:	697b      	ldr	r3, [r7, #20]
 800f84a:	ee07 3a90 	vmov	s15, r3
 800f84e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f852:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f856:	4b7b      	ldr	r3, [pc, #492]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f85a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f85e:	ee07 3a90 	vmov	s15, r3
 800f862:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f866:	ed97 6a03 	vldr	s12, [r7, #12]
 800f86a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800fa4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f86e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f872:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f876:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f87a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f87e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f882:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f886:	e087      	b.n	800f998 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f888:	697b      	ldr	r3, [r7, #20]
 800f88a:	ee07 3a90 	vmov	s15, r3
 800f88e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f892:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800fa50 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f896:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f89a:	4b6a      	ldr	r3, [pc, #424]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f89c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f89e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8a2:	ee07 3a90 	vmov	s15, r3
 800f8a6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8aa:	ed97 6a03 	vldr	s12, [r7, #12]
 800f8ae:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800fa4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f8b2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f8b6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f8ba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f8be:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f8c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f8c6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f8ca:	e065      	b.n	800f998 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f8cc:	697b      	ldr	r3, [r7, #20]
 800f8ce:	ee07 3a90 	vmov	s15, r3
 800f8d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f8d6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800fa54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f8da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f8de:	4b59      	ldr	r3, [pc, #356]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f8e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f8e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f8e6:	ee07 3a90 	vmov	s15, r3
 800f8ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f8ee:	ed97 6a03 	vldr	s12, [r7, #12]
 800f8f2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800fa4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f8f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f8fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f8fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f902:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f90a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f90e:	e043      	b.n	800f998 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f910:	697b      	ldr	r3, [r7, #20]
 800f912:	ee07 3a90 	vmov	s15, r3
 800f916:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f91a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800fa58 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f91e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f922:	4b48      	ldr	r3, [pc, #288]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f924:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f926:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f92a:	ee07 3a90 	vmov	s15, r3
 800f92e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f932:	ed97 6a03 	vldr	s12, [r7, #12]
 800f936:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800fa4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f93a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f93e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f942:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f946:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f94a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f94e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f952:	e021      	b.n	800f998 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f954:	697b      	ldr	r3, [r7, #20]
 800f956:	ee07 3a90 	vmov	s15, r3
 800f95a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f95e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800fa54 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f962:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f966:	4b37      	ldr	r3, [pc, #220]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f96a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f96e:	ee07 3a90 	vmov	s15, r3
 800f972:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f976:	ed97 6a03 	vldr	s12, [r7, #12]
 800f97a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800fa4c <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f97e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f982:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f986:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800f98a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f98e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f992:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f996:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f998:	4b2a      	ldr	r3, [pc, #168]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f99a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f99c:	0a5b      	lsrs	r3, r3, #9
 800f99e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9a2:	ee07 3a90 	vmov	s15, r3
 800f9a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9aa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9ae:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9b2:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9be:	ee17 2a90 	vmov	r2, s15
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f9c6:	4b1f      	ldr	r3, [pc, #124]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9ca:	0c1b      	lsrs	r3, r3, #16
 800f9cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9d0:	ee07 3a90 	vmov	s15, r3
 800f9d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f9d8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f9dc:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f9e0:	edd7 6a07 	vldr	s13, [r7, #28]
 800f9e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f9e8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f9ec:	ee17 2a90 	vmov	r2, s15
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f9f4:	4b13      	ldr	r3, [pc, #76]	@ (800fa44 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f9f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f9f8:	0e1b      	lsrs	r3, r3, #24
 800f9fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f9fe:	ee07 3a90 	vmov	s15, r3
 800fa02:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800fa06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800fa0a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800fa0e:	edd7 6a07 	vldr	s13, [r7, #28]
 800fa12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800fa16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800fa1a:	ee17 2a90 	vmov	r2, s15
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800fa22:	e008      	b.n	800fa36 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	2200      	movs	r2, #0
 800fa34:	609a      	str	r2, [r3, #8]
}
 800fa36:	bf00      	nop
 800fa38:	3724      	adds	r7, #36	@ 0x24
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa40:	4770      	bx	lr
 800fa42:	bf00      	nop
 800fa44:	58024400 	.word	0x58024400
 800fa48:	03d09000 	.word	0x03d09000
 800fa4c:	46000000 	.word	0x46000000
 800fa50:	4c742400 	.word	0x4c742400
 800fa54:	4a742400 	.word	0x4a742400
 800fa58:	4bbebc20 	.word	0x4bbebc20

0800fa5c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800fa5c:	b580      	push	{r7, lr}
 800fa5e:	b084      	sub	sp, #16
 800fa60:	af00      	add	r7, sp, #0
 800fa62:	6078      	str	r0, [r7, #4]
 800fa64:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fa66:	2300      	movs	r3, #0
 800fa68:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fa6a:	4b53      	ldr	r3, [pc, #332]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fa6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fa6e:	f003 0303 	and.w	r3, r3, #3
 800fa72:	2b03      	cmp	r3, #3
 800fa74:	d101      	bne.n	800fa7a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800fa76:	2301      	movs	r3, #1
 800fa78:	e099      	b.n	800fbae <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800fa7a:	4b4f      	ldr	r3, [pc, #316]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fa7c:	681b      	ldr	r3, [r3, #0]
 800fa7e:	4a4e      	ldr	r2, [pc, #312]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fa80:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800fa84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fa86:	f7f6 fae3 	bl	8006050 <HAL_GetTick>
 800fa8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800fa8c:	e008      	b.n	800faa0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fa8e:	f7f6 fadf 	bl	8006050 <HAL_GetTick>
 800fa92:	4602      	mov	r2, r0
 800fa94:	68bb      	ldr	r3, [r7, #8]
 800fa96:	1ad3      	subs	r3, r2, r3
 800fa98:	2b02      	cmp	r3, #2
 800fa9a:	d901      	bls.n	800faa0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fa9c:	2303      	movs	r3, #3
 800fa9e:	e086      	b.n	800fbae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800faa0:	4b45      	ldr	r3, [pc, #276]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800faa2:	681b      	ldr	r3, [r3, #0]
 800faa4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800faa8:	2b00      	cmp	r3, #0
 800faaa:	d1f0      	bne.n	800fa8e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800faac:	4b42      	ldr	r3, [pc, #264]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800faae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fab0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	681b      	ldr	r3, [r3, #0]
 800fab8:	031b      	lsls	r3, r3, #12
 800faba:	493f      	ldr	r1, [pc, #252]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fabc:	4313      	orrs	r3, r2
 800fabe:	628b      	str	r3, [r1, #40]	@ 0x28
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	685b      	ldr	r3, [r3, #4]
 800fac4:	3b01      	subs	r3, #1
 800fac6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800faca:	687b      	ldr	r3, [r7, #4]
 800facc:	689b      	ldr	r3, [r3, #8]
 800face:	3b01      	subs	r3, #1
 800fad0:	025b      	lsls	r3, r3, #9
 800fad2:	b29b      	uxth	r3, r3
 800fad4:	431a      	orrs	r2, r3
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	68db      	ldr	r3, [r3, #12]
 800fada:	3b01      	subs	r3, #1
 800fadc:	041b      	lsls	r3, r3, #16
 800fade:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fae2:	431a      	orrs	r2, r3
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	691b      	ldr	r3, [r3, #16]
 800fae8:	3b01      	subs	r3, #1
 800faea:	061b      	lsls	r3, r3, #24
 800faec:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800faf0:	4931      	ldr	r1, [pc, #196]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800faf2:	4313      	orrs	r3, r2
 800faf4:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800faf6:	4b30      	ldr	r3, [pc, #192]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800faf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fafa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	695b      	ldr	r3, [r3, #20]
 800fb02:	492d      	ldr	r1, [pc, #180]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb04:	4313      	orrs	r3, r2
 800fb06:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800fb08:	4b2b      	ldr	r3, [pc, #172]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb0c:	f023 0220 	bic.w	r2, r3, #32
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	699b      	ldr	r3, [r3, #24]
 800fb14:	4928      	ldr	r1, [pc, #160]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb16:	4313      	orrs	r3, r2
 800fb18:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800fb1a:	4b27      	ldr	r3, [pc, #156]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb1e:	4a26      	ldr	r2, [pc, #152]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb20:	f023 0310 	bic.w	r3, r3, #16
 800fb24:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800fb26:	4b24      	ldr	r3, [pc, #144]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fb2a:	4b24      	ldr	r3, [pc, #144]	@ (800fbbc <RCCEx_PLL2_Config+0x160>)
 800fb2c:	4013      	ands	r3, r2
 800fb2e:	687a      	ldr	r2, [r7, #4]
 800fb30:	69d2      	ldr	r2, [r2, #28]
 800fb32:	00d2      	lsls	r2, r2, #3
 800fb34:	4920      	ldr	r1, [pc, #128]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb36:	4313      	orrs	r3, r2
 800fb38:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800fb3a:	4b1f      	ldr	r3, [pc, #124]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb3e:	4a1e      	ldr	r2, [pc, #120]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb40:	f043 0310 	orr.w	r3, r3, #16
 800fb44:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fb46:	683b      	ldr	r3, [r7, #0]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d106      	bne.n	800fb5a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800fb4c:	4b1a      	ldr	r3, [pc, #104]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb50:	4a19      	ldr	r2, [pc, #100]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800fb56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb58:	e00f      	b.n	800fb7a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fb5a:	683b      	ldr	r3, [r7, #0]
 800fb5c:	2b01      	cmp	r3, #1
 800fb5e:	d106      	bne.n	800fb6e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800fb60:	4b15      	ldr	r3, [pc, #84]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb64:	4a14      	ldr	r2, [pc, #80]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fb6a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fb6c:	e005      	b.n	800fb7a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800fb6e:	4b12      	ldr	r3, [pc, #72]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fb72:	4a11      	ldr	r2, [pc, #68]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb74:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800fb78:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800fb7a:	4b0f      	ldr	r3, [pc, #60]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	4a0e      	ldr	r2, [pc, #56]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fb80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800fb84:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fb86:	f7f6 fa63 	bl	8006050 <HAL_GetTick>
 800fb8a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fb8c:	e008      	b.n	800fba0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800fb8e:	f7f6 fa5f 	bl	8006050 <HAL_GetTick>
 800fb92:	4602      	mov	r2, r0
 800fb94:	68bb      	ldr	r3, [r7, #8]
 800fb96:	1ad3      	subs	r3, r2, r3
 800fb98:	2b02      	cmp	r3, #2
 800fb9a:	d901      	bls.n	800fba0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fb9c:	2303      	movs	r3, #3
 800fb9e:	e006      	b.n	800fbae <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800fba0:	4b05      	ldr	r3, [pc, #20]	@ (800fbb8 <RCCEx_PLL2_Config+0x15c>)
 800fba2:	681b      	ldr	r3, [r3, #0]
 800fba4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	d0f0      	beq.n	800fb8e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800fbac:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3710      	adds	r7, #16
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	bd80      	pop	{r7, pc}
 800fbb6:	bf00      	nop
 800fbb8:	58024400 	.word	0x58024400
 800fbbc:	ffff0007 	.word	0xffff0007

0800fbc0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b084      	sub	sp, #16
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
 800fbc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800fbce:	4b53      	ldr	r3, [pc, #332]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fbd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fbd2:	f003 0303 	and.w	r3, r3, #3
 800fbd6:	2b03      	cmp	r3, #3
 800fbd8:	d101      	bne.n	800fbde <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800fbda:	2301      	movs	r3, #1
 800fbdc:	e099      	b.n	800fd12 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800fbde:	4b4f      	ldr	r3, [pc, #316]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fbe0:	681b      	ldr	r3, [r3, #0]
 800fbe2:	4a4e      	ldr	r2, [pc, #312]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fbe4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800fbe8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fbea:	f7f6 fa31 	bl	8006050 <HAL_GetTick>
 800fbee:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fbf0:	e008      	b.n	800fc04 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fbf2:	f7f6 fa2d 	bl	8006050 <HAL_GetTick>
 800fbf6:	4602      	mov	r2, r0
 800fbf8:	68bb      	ldr	r3, [r7, #8]
 800fbfa:	1ad3      	subs	r3, r2, r3
 800fbfc:	2b02      	cmp	r3, #2
 800fbfe:	d901      	bls.n	800fc04 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800fc00:	2303      	movs	r3, #3
 800fc02:	e086      	b.n	800fd12 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800fc04:	4b45      	ldr	r3, [pc, #276]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d1f0      	bne.n	800fbf2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800fc10:	4b42      	ldr	r3, [pc, #264]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fc14:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	051b      	lsls	r3, r3, #20
 800fc1e:	493f      	ldr	r1, [pc, #252]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc20:	4313      	orrs	r3, r2
 800fc22:	628b      	str	r3, [r1, #40]	@ 0x28
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	685b      	ldr	r3, [r3, #4]
 800fc28:	3b01      	subs	r3, #1
 800fc2a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	689b      	ldr	r3, [r3, #8]
 800fc32:	3b01      	subs	r3, #1
 800fc34:	025b      	lsls	r3, r3, #9
 800fc36:	b29b      	uxth	r3, r3
 800fc38:	431a      	orrs	r2, r3
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	68db      	ldr	r3, [r3, #12]
 800fc3e:	3b01      	subs	r3, #1
 800fc40:	041b      	lsls	r3, r3, #16
 800fc42:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800fc46:	431a      	orrs	r2, r3
 800fc48:	687b      	ldr	r3, [r7, #4]
 800fc4a:	691b      	ldr	r3, [r3, #16]
 800fc4c:	3b01      	subs	r3, #1
 800fc4e:	061b      	lsls	r3, r3, #24
 800fc50:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800fc54:	4931      	ldr	r1, [pc, #196]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc56:	4313      	orrs	r3, r2
 800fc58:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800fc5a:	4b30      	ldr	r3, [pc, #192]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc5e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	695b      	ldr	r3, [r3, #20]
 800fc66:	492d      	ldr	r1, [pc, #180]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc68:	4313      	orrs	r3, r2
 800fc6a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800fc6c:	4b2b      	ldr	r3, [pc, #172]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc70:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800fc74:	687b      	ldr	r3, [r7, #4]
 800fc76:	699b      	ldr	r3, [r3, #24]
 800fc78:	4928      	ldr	r1, [pc, #160]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc7a:	4313      	orrs	r3, r2
 800fc7c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800fc7e:	4b27      	ldr	r3, [pc, #156]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc82:	4a26      	ldr	r2, [pc, #152]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc84:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fc88:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800fc8a:	4b24      	ldr	r3, [pc, #144]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc8c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fc8e:	4b24      	ldr	r3, [pc, #144]	@ (800fd20 <RCCEx_PLL3_Config+0x160>)
 800fc90:	4013      	ands	r3, r2
 800fc92:	687a      	ldr	r2, [r7, #4]
 800fc94:	69d2      	ldr	r2, [r2, #28]
 800fc96:	00d2      	lsls	r2, r2, #3
 800fc98:	4920      	ldr	r1, [pc, #128]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fc9a:	4313      	orrs	r3, r2
 800fc9c:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800fc9e:	4b1f      	ldr	r3, [pc, #124]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fca0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fca2:	4a1e      	ldr	r2, [pc, #120]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800fca8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800fcaa:	683b      	ldr	r3, [r7, #0]
 800fcac:	2b00      	cmp	r3, #0
 800fcae:	d106      	bne.n	800fcbe <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800fcb0:	4b1a      	ldr	r3, [pc, #104]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcb4:	4a19      	ldr	r2, [pc, #100]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcb6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800fcba:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fcbc:	e00f      	b.n	800fcde <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800fcbe:	683b      	ldr	r3, [r7, #0]
 800fcc0:	2b01      	cmp	r3, #1
 800fcc2:	d106      	bne.n	800fcd2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800fcc4:	4b15      	ldr	r3, [pc, #84]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcc8:	4a14      	ldr	r2, [pc, #80]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800fcce:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800fcd0:	e005      	b.n	800fcde <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800fcd2:	4b12      	ldr	r3, [pc, #72]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcd6:	4a11      	ldr	r2, [pc, #68]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fcd8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800fcdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800fcde:	4b0f      	ldr	r3, [pc, #60]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	4a0e      	ldr	r2, [pc, #56]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fce4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800fce8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800fcea:	f7f6 f9b1 	bl	8006050 <HAL_GetTick>
 800fcee:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fcf0:	e008      	b.n	800fd04 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800fcf2:	f7f6 f9ad 	bl	8006050 <HAL_GetTick>
 800fcf6:	4602      	mov	r2, r0
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	1ad3      	subs	r3, r2, r3
 800fcfc:	2b02      	cmp	r3, #2
 800fcfe:	d901      	bls.n	800fd04 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800fd00:	2303      	movs	r3, #3
 800fd02:	e006      	b.n	800fd12 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800fd04:	4b05      	ldr	r3, [pc, #20]	@ (800fd1c <RCCEx_PLL3_Config+0x15c>)
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800fd0c:	2b00      	cmp	r3, #0
 800fd0e:	d0f0      	beq.n	800fcf2 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800fd10:	7bfb      	ldrb	r3, [r7, #15]
}
 800fd12:	4618      	mov	r0, r3
 800fd14:	3710      	adds	r7, #16
 800fd16:	46bd      	mov	sp, r7
 800fd18:	bd80      	pop	{r7, pc}
 800fd1a:	bf00      	nop
 800fd1c:	58024400 	.word	0x58024400
 800fd20:	ffff0007 	.word	0xffff0007

0800fd24 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800fd24:	b580      	push	{r7, lr}
 800fd26:	b084      	sub	sp, #16
 800fd28:	af00      	add	r7, sp, #0
 800fd2a:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	2b00      	cmp	r3, #0
 800fd30:	d101      	bne.n	800fd36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800fd32:	2301      	movs	r3, #1
 800fd34:	e10f      	b.n	800ff56 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800fd36:	687b      	ldr	r3, [r7, #4]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800fd3c:	687b      	ldr	r3, [r7, #4]
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	4a87      	ldr	r2, [pc, #540]	@ (800ff60 <HAL_SPI_Init+0x23c>)
 800fd42:	4293      	cmp	r3, r2
 800fd44:	d00f      	beq.n	800fd66 <HAL_SPI_Init+0x42>
 800fd46:	687b      	ldr	r3, [r7, #4]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	4a86      	ldr	r2, [pc, #536]	@ (800ff64 <HAL_SPI_Init+0x240>)
 800fd4c:	4293      	cmp	r3, r2
 800fd4e:	d00a      	beq.n	800fd66 <HAL_SPI_Init+0x42>
 800fd50:	687b      	ldr	r3, [r7, #4]
 800fd52:	681b      	ldr	r3, [r3, #0]
 800fd54:	4a84      	ldr	r2, [pc, #528]	@ (800ff68 <HAL_SPI_Init+0x244>)
 800fd56:	4293      	cmp	r3, r2
 800fd58:	d005      	beq.n	800fd66 <HAL_SPI_Init+0x42>
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	68db      	ldr	r3, [r3, #12]
 800fd5e:	2b0f      	cmp	r3, #15
 800fd60:	d901      	bls.n	800fd66 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800fd62:	2301      	movs	r3, #1
 800fd64:	e0f7      	b.n	800ff56 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800fd66:	6878      	ldr	r0, [r7, #4]
 800fd68:	f000 ff76 	bl	8010c58 <SPI_GetPacketSize>
 800fd6c:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	4a7b      	ldr	r2, [pc, #492]	@ (800ff60 <HAL_SPI_Init+0x23c>)
 800fd74:	4293      	cmp	r3, r2
 800fd76:	d00c      	beq.n	800fd92 <HAL_SPI_Init+0x6e>
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	4a79      	ldr	r2, [pc, #484]	@ (800ff64 <HAL_SPI_Init+0x240>)
 800fd7e:	4293      	cmp	r3, r2
 800fd80:	d007      	beq.n	800fd92 <HAL_SPI_Init+0x6e>
 800fd82:	687b      	ldr	r3, [r7, #4]
 800fd84:	681b      	ldr	r3, [r3, #0]
 800fd86:	4a78      	ldr	r2, [pc, #480]	@ (800ff68 <HAL_SPI_Init+0x244>)
 800fd88:	4293      	cmp	r3, r2
 800fd8a:	d002      	beq.n	800fd92 <HAL_SPI_Init+0x6e>
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2b08      	cmp	r3, #8
 800fd90:	d811      	bhi.n	800fdb6 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800fd96:	4a72      	ldr	r2, [pc, #456]	@ (800ff60 <HAL_SPI_Init+0x23c>)
 800fd98:	4293      	cmp	r3, r2
 800fd9a:	d009      	beq.n	800fdb0 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	681b      	ldr	r3, [r3, #0]
 800fda0:	4a70      	ldr	r2, [pc, #448]	@ (800ff64 <HAL_SPI_Init+0x240>)
 800fda2:	4293      	cmp	r3, r2
 800fda4:	d004      	beq.n	800fdb0 <HAL_SPI_Init+0x8c>
 800fda6:	687b      	ldr	r3, [r7, #4]
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	4a6f      	ldr	r2, [pc, #444]	@ (800ff68 <HAL_SPI_Init+0x244>)
 800fdac:	4293      	cmp	r3, r2
 800fdae:	d104      	bne.n	800fdba <HAL_SPI_Init+0x96>
 800fdb0:	68fb      	ldr	r3, [r7, #12]
 800fdb2:	2b10      	cmp	r3, #16
 800fdb4:	d901      	bls.n	800fdba <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 800fdb6:	2301      	movs	r3, #1
 800fdb8:	e0cd      	b.n	800ff56 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800fdc0:	b2db      	uxtb	r3, r3
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d106      	bne.n	800fdd4 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800fdc6:	687b      	ldr	r3, [r7, #4]
 800fdc8:	2200      	movs	r2, #0
 800fdca:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800fdce:	6878      	ldr	r0, [r7, #4]
 800fdd0:	f7f4 fd4c 	bl	800486c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	2202      	movs	r2, #2
 800fdd8:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	681a      	ldr	r2, [r3, #0]
 800fde2:	687b      	ldr	r3, [r7, #4]
 800fde4:	681b      	ldr	r3, [r3, #0]
 800fde6:	f022 0201 	bic.w	r2, r2, #1
 800fdea:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	681b      	ldr	r3, [r3, #0]
 800fdf0:	689b      	ldr	r3, [r3, #8]
 800fdf2:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800fdf6:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fdf8:	687b      	ldr	r3, [r7, #4]
 800fdfa:	699b      	ldr	r3, [r3, #24]
 800fdfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800fe00:	d119      	bne.n	800fe36 <HAL_SPI_Init+0x112>
 800fe02:	687b      	ldr	r3, [r7, #4]
 800fe04:	685b      	ldr	r3, [r3, #4]
 800fe06:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800fe0a:	d103      	bne.n	800fe14 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d008      	beq.n	800fe26 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d10c      	bne.n	800fe36 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 800fe20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800fe24:	d107      	bne.n	800fe36 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800fe26:	687b      	ldr	r3, [r7, #4]
 800fe28:	681b      	ldr	r3, [r3, #0]
 800fe2a:	681a      	ldr	r2, [r3, #0]
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	681b      	ldr	r3, [r3, #0]
 800fe30:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800fe34:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 800fe36:	687b      	ldr	r3, [r7, #4]
 800fe38:	685b      	ldr	r3, [r3, #4]
 800fe3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800fe3e:	2b00      	cmp	r3, #0
 800fe40:	d00f      	beq.n	800fe62 <HAL_SPI_Init+0x13e>
 800fe42:	687b      	ldr	r3, [r7, #4]
 800fe44:	68db      	ldr	r3, [r3, #12]
 800fe46:	2b06      	cmp	r3, #6
 800fe48:	d90b      	bls.n	800fe62 <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	681b      	ldr	r3, [r3, #0]
 800fe4e:	681b      	ldr	r3, [r3, #0]
 800fe50:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 800fe54:	687b      	ldr	r3, [r7, #4]
 800fe56:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	681b      	ldr	r3, [r3, #0]
 800fe5c:	430a      	orrs	r2, r1
 800fe5e:	601a      	str	r2, [r3, #0]
 800fe60:	e007      	b.n	800fe72 <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	681a      	ldr	r2, [r3, #0]
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	681b      	ldr	r3, [r3, #0]
 800fe6c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800fe70:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	69da      	ldr	r2, [r3, #28]
 800fe76:	687b      	ldr	r3, [r7, #4]
 800fe78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe7a:	431a      	orrs	r2, r3
 800fe7c:	68bb      	ldr	r3, [r7, #8]
 800fe7e:	431a      	orrs	r2, r3
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fe84:	ea42 0103 	orr.w	r1, r2, r3
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	68da      	ldr	r2, [r3, #12]
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	681b      	ldr	r3, [r3, #0]
 800fe90:	430a      	orrs	r2, r1
 800fe92:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe9c:	431a      	orrs	r2, r3
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fea2:	431a      	orrs	r2, r3
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	699b      	ldr	r3, [r3, #24]
 800fea8:	431a      	orrs	r2, r3
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	691b      	ldr	r3, [r3, #16]
 800feae:	431a      	orrs	r2, r3
 800feb0:	687b      	ldr	r3, [r7, #4]
 800feb2:	695b      	ldr	r3, [r3, #20]
 800feb4:	431a      	orrs	r2, r3
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	6a1b      	ldr	r3, [r3, #32]
 800feba:	431a      	orrs	r2, r3
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	685b      	ldr	r3, [r3, #4]
 800fec0:	431a      	orrs	r2, r3
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800fec6:	431a      	orrs	r2, r3
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	689b      	ldr	r3, [r3, #8]
 800fecc:	431a      	orrs	r2, r3
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800fed2:	ea42 0103 	orr.w	r1, r2, r3
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	430a      	orrs	r2, r1
 800fee0:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	685b      	ldr	r3, [r3, #4]
 800fee6:	2b00      	cmp	r3, #0
 800fee8:	d113      	bne.n	800ff12 <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800feea:	687b      	ldr	r3, [r7, #4]
 800feec:	681b      	ldr	r3, [r3, #0]
 800feee:	689b      	ldr	r3, [r3, #8]
 800fef0:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800fefc:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	681b      	ldr	r3, [r3, #0]
 800ff02:	689b      	ldr	r3, [r3, #8]
 800ff04:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 800ff08:	687b      	ldr	r3, [r7, #4]
 800ff0a:	681b      	ldr	r3, [r3, #0]
 800ff0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ff10:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ff12:	687b      	ldr	r3, [r7, #4]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	681b      	ldr	r3, [r3, #0]
 800ff1c:	f022 0201 	bic.w	r2, r2, #1
 800ff20:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	685b      	ldr	r3, [r3, #4]
 800ff26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d00a      	beq.n	800ff44 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800ff2e:	687b      	ldr	r3, [r7, #4]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	68db      	ldr	r3, [r3, #12]
 800ff34:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800ff3c:	687b      	ldr	r3, [r7, #4]
 800ff3e:	681b      	ldr	r3, [r3, #0]
 800ff40:	430a      	orrs	r2, r1
 800ff42:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	2200      	movs	r2, #0
 800ff48:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	2201      	movs	r2, #1
 800ff50:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 800ff54:	2300      	movs	r3, #0
}
 800ff56:	4618      	mov	r0, r3
 800ff58:	3710      	adds	r7, #16
 800ff5a:	46bd      	mov	sp, r7
 800ff5c:	bd80      	pop	{r7, pc}
 800ff5e:	bf00      	nop
 800ff60:	40013000 	.word	0x40013000
 800ff64:	40003800 	.word	0x40003800
 800ff68:	40003c00 	.word	0x40003c00

0800ff6c <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ff6c:	b580      	push	{r7, lr}
 800ff6e:	b088      	sub	sp, #32
 800ff70:	af02      	add	r7, sp, #8
 800ff72:	60f8      	str	r0, [r7, #12]
 800ff74:	60b9      	str	r1, [r7, #8]
 800ff76:	603b      	str	r3, [r7, #0]
 800ff78:	4613      	mov	r3, r2
 800ff7a:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	3320      	adds	r3, #32
 800ff82:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ff84:	f7f6 f864 	bl	8006050 <HAL_GetTick>
 800ff88:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800ff90:	b2db      	uxtb	r3, r3
 800ff92:	2b01      	cmp	r3, #1
 800ff94:	d001      	beq.n	800ff9a <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 800ff96:	2302      	movs	r3, #2
 800ff98:	e1d1      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 800ff9a:	68bb      	ldr	r3, [r7, #8]
 800ff9c:	2b00      	cmp	r3, #0
 800ff9e:	d002      	beq.n	800ffa6 <HAL_SPI_Transmit+0x3a>
 800ffa0:	88fb      	ldrh	r3, [r7, #6]
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d101      	bne.n	800ffaa <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 800ffa6:	2301      	movs	r3, #1
 800ffa8:	e1c9      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800ffb0:	2b01      	cmp	r3, #1
 800ffb2:	d101      	bne.n	800ffb8 <HAL_SPI_Transmit+0x4c>
 800ffb4:	2302      	movs	r3, #2
 800ffb6:	e1c2      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	2201      	movs	r2, #1
 800ffbc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ffc0:	68fb      	ldr	r3, [r7, #12]
 800ffc2:	2203      	movs	r2, #3
 800ffc4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ffc8:	68fb      	ldr	r3, [r7, #12]
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	68ba      	ldr	r2, [r7, #8]
 800ffd4:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	88fa      	ldrh	r2, [r7, #6]
 800ffda:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800ffde:	68fb      	ldr	r3, [r7, #12]
 800ffe0:	88fa      	ldrh	r2, [r7, #6]
 800ffe2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	2200      	movs	r2, #0
 800ffea:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	2200      	movs	r2, #0
 800fff0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800fff4:	68fb      	ldr	r3, [r7, #12]
 800fff6:	2200      	movs	r2, #0
 800fff8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	2200      	movs	r2, #0
 8010000:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 8010002:	68fb      	ldr	r3, [r7, #12]
 8010004:	2200      	movs	r2, #0
 8010006:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8010008:	68fb      	ldr	r3, [r7, #12]
 801000a:	689b      	ldr	r3, [r3, #8]
 801000c:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 8010010:	d108      	bne.n	8010024 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 8010012:	68fb      	ldr	r3, [r7, #12]
 8010014:	681b      	ldr	r3, [r3, #0]
 8010016:	681a      	ldr	r2, [r3, #0]
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	681b      	ldr	r3, [r3, #0]
 801001c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8010020:	601a      	str	r2, [r3, #0]
 8010022:	e009      	b.n	8010038 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 8010024:	68fb      	ldr	r3, [r7, #12]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	68db      	ldr	r3, [r3, #12]
 801002a:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	681b      	ldr	r3, [r3, #0]
 8010032:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010036:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	685a      	ldr	r2, [r3, #4]
 801003e:	4b96      	ldr	r3, [pc, #600]	@ (8010298 <HAL_SPI_Transmit+0x32c>)
 8010040:	4013      	ands	r3, r2
 8010042:	88f9      	ldrh	r1, [r7, #6]
 8010044:	68fa      	ldr	r2, [r7, #12]
 8010046:	6812      	ldr	r2, [r2, #0]
 8010048:	430b      	orrs	r3, r1
 801004a:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 801004c:	68fb      	ldr	r3, [r7, #12]
 801004e:	681b      	ldr	r3, [r3, #0]
 8010050:	681a      	ldr	r2, [r3, #0]
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	f042 0201 	orr.w	r2, r2, #1
 801005a:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	685b      	ldr	r3, [r3, #4]
 8010060:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010064:	d107      	bne.n	8010076 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8010066:	68fb      	ldr	r3, [r7, #12]
 8010068:	681b      	ldr	r3, [r3, #0]
 801006a:	681a      	ldr	r2, [r3, #0]
 801006c:	68fb      	ldr	r3, [r7, #12]
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010074:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	68db      	ldr	r3, [r3, #12]
 801007a:	2b0f      	cmp	r3, #15
 801007c:	d947      	bls.n	801010e <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 801007e:	e03f      	b.n	8010100 <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	681b      	ldr	r3, [r3, #0]
 8010084:	695b      	ldr	r3, [r3, #20]
 8010086:	f003 0302 	and.w	r3, r3, #2
 801008a:	2b02      	cmp	r3, #2
 801008c:	d114      	bne.n	80100b8 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801008e:	68fb      	ldr	r3, [r7, #12]
 8010090:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	681b      	ldr	r3, [r3, #0]
 8010096:	6812      	ldr	r2, [r2, #0]
 8010098:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801009e:	1d1a      	adds	r2, r3, #4
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 80100a4:	68fb      	ldr	r3, [r7, #12]
 80100a6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80100aa:	b29b      	uxth	r3, r3
 80100ac:	3b01      	subs	r3, #1
 80100ae:	b29a      	uxth	r2, r3
 80100b0:	68fb      	ldr	r3, [r7, #12]
 80100b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80100b6:	e023      	b.n	8010100 <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80100b8:	f7f5 ffca 	bl	8006050 <HAL_GetTick>
 80100bc:	4602      	mov	r2, r0
 80100be:	693b      	ldr	r3, [r7, #16]
 80100c0:	1ad3      	subs	r3, r2, r3
 80100c2:	683a      	ldr	r2, [r7, #0]
 80100c4:	429a      	cmp	r2, r3
 80100c6:	d803      	bhi.n	80100d0 <HAL_SPI_Transmit+0x164>
 80100c8:	683b      	ldr	r3, [r7, #0]
 80100ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80100ce:	d102      	bne.n	80100d6 <HAL_SPI_Transmit+0x16a>
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	2b00      	cmp	r3, #0
 80100d4:	d114      	bne.n	8010100 <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80100d6:	68f8      	ldr	r0, [r7, #12]
 80100d8:	f000 fcf0 	bl	8010abc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80100dc:	68fb      	ldr	r3, [r7, #12]
 80100de:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80100e2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	2201      	movs	r2, #1
 80100f0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	2200      	movs	r2, #0
 80100f8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80100fc:	2303      	movs	r3, #3
 80100fe:	e11e      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8010100:	68fb      	ldr	r3, [r7, #12]
 8010102:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010106:	b29b      	uxth	r3, r3
 8010108:	2b00      	cmp	r3, #0
 801010a:	d1b9      	bne.n	8010080 <HAL_SPI_Transmit+0x114>
 801010c:	e0f1      	b.n	80102f2 <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	2b07      	cmp	r3, #7
 8010114:	f240 80e6 	bls.w	80102e4 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 8010118:	e05d      	b.n	80101d6 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 801011a:	68fb      	ldr	r3, [r7, #12]
 801011c:	681b      	ldr	r3, [r3, #0]
 801011e:	695b      	ldr	r3, [r3, #20]
 8010120:	f003 0302 	and.w	r3, r3, #2
 8010124:	2b02      	cmp	r3, #2
 8010126:	d132      	bne.n	801018e <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010128:	68fb      	ldr	r3, [r7, #12]
 801012a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801012e:	b29b      	uxth	r3, r3
 8010130:	2b01      	cmp	r3, #1
 8010132:	d918      	bls.n	8010166 <HAL_SPI_Transmit+0x1fa>
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010138:	2b00      	cmp	r3, #0
 801013a:	d014      	beq.n	8010166 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 801013c:	68fb      	ldr	r3, [r7, #12]
 801013e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010140:	68fb      	ldr	r3, [r7, #12]
 8010142:	681b      	ldr	r3, [r3, #0]
 8010144:	6812      	ldr	r2, [r2, #0]
 8010146:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801014c:	1d1a      	adds	r2, r3, #4
 801014e:	68fb      	ldr	r3, [r7, #12]
 8010150:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010152:	68fb      	ldr	r3, [r7, #12]
 8010154:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010158:	b29b      	uxth	r3, r3
 801015a:	3b02      	subs	r3, #2
 801015c:	b29a      	uxth	r2, r3
 801015e:	68fb      	ldr	r3, [r7, #12]
 8010160:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010164:	e037      	b.n	80101d6 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801016a:	881a      	ldrh	r2, [r3, #0]
 801016c:	697b      	ldr	r3, [r7, #20]
 801016e:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010174:	1c9a      	adds	r2, r3, #2
 8010176:	68fb      	ldr	r3, [r7, #12]
 8010178:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 801017a:	68fb      	ldr	r3, [r7, #12]
 801017c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010180:	b29b      	uxth	r3, r3
 8010182:	3b01      	subs	r3, #1
 8010184:	b29a      	uxth	r2, r3
 8010186:	68fb      	ldr	r3, [r7, #12]
 8010188:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801018c:	e023      	b.n	80101d6 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801018e:	f7f5 ff5f 	bl	8006050 <HAL_GetTick>
 8010192:	4602      	mov	r2, r0
 8010194:	693b      	ldr	r3, [r7, #16]
 8010196:	1ad3      	subs	r3, r2, r3
 8010198:	683a      	ldr	r2, [r7, #0]
 801019a:	429a      	cmp	r2, r3
 801019c:	d803      	bhi.n	80101a6 <HAL_SPI_Transmit+0x23a>
 801019e:	683b      	ldr	r3, [r7, #0]
 80101a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101a4:	d102      	bne.n	80101ac <HAL_SPI_Transmit+0x240>
 80101a6:	683b      	ldr	r3, [r7, #0]
 80101a8:	2b00      	cmp	r3, #0
 80101aa:	d114      	bne.n	80101d6 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80101ac:	68f8      	ldr	r0, [r7, #12]
 80101ae:	f000 fc85 	bl	8010abc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80101b8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80101bc:	68fb      	ldr	r3, [r7, #12]
 80101be:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80101c2:	68fb      	ldr	r3, [r7, #12]
 80101c4:	2201      	movs	r2, #1
 80101c6:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80101ca:	68fb      	ldr	r3, [r7, #12]
 80101cc:	2200      	movs	r2, #0
 80101ce:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80101d2:	2303      	movs	r3, #3
 80101d4:	e0b3      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80101d6:	68fb      	ldr	r3, [r7, #12]
 80101d8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101dc:	b29b      	uxth	r3, r3
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d19b      	bne.n	801011a <HAL_SPI_Transmit+0x1ae>
 80101e2:	e086      	b.n	80102f2 <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80101e4:	68fb      	ldr	r3, [r7, #12]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	695b      	ldr	r3, [r3, #20]
 80101ea:	f003 0302 	and.w	r3, r3, #2
 80101ee:	2b02      	cmp	r3, #2
 80101f0:	d154      	bne.n	801029c <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80101f8:	b29b      	uxth	r3, r3
 80101fa:	2b03      	cmp	r3, #3
 80101fc:	d918      	bls.n	8010230 <HAL_SPI_Transmit+0x2c4>
 80101fe:	68fb      	ldr	r3, [r7, #12]
 8010200:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010202:	2b40      	cmp	r3, #64	@ 0x40
 8010204:	d914      	bls.n	8010230 <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	681b      	ldr	r3, [r3, #0]
 801020e:	6812      	ldr	r2, [r2, #0]
 8010210:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8010212:	68fb      	ldr	r3, [r7, #12]
 8010214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010216:	1d1a      	adds	r2, r3, #4
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010222:	b29b      	uxth	r3, r3
 8010224:	3b04      	subs	r3, #4
 8010226:	b29a      	uxth	r2, r3
 8010228:	68fb      	ldr	r3, [r7, #12]
 801022a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801022e:	e059      	b.n	80102e4 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 8010230:	68fb      	ldr	r3, [r7, #12]
 8010232:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8010236:	b29b      	uxth	r3, r3
 8010238:	2b01      	cmp	r3, #1
 801023a:	d917      	bls.n	801026c <HAL_SPI_Transmit+0x300>
 801023c:	68fb      	ldr	r3, [r7, #12]
 801023e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010240:	2b00      	cmp	r3, #0
 8010242:	d013      	beq.n	801026c <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8010244:	68fb      	ldr	r3, [r7, #12]
 8010246:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010248:	881a      	ldrh	r2, [r3, #0]
 801024a:	697b      	ldr	r3, [r7, #20]
 801024c:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 801024e:	68fb      	ldr	r3, [r7, #12]
 8010250:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010252:	1c9a      	adds	r2, r3, #2
 8010254:	68fb      	ldr	r3, [r7, #12]
 8010256:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8010258:	68fb      	ldr	r3, [r7, #12]
 801025a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801025e:	b29b      	uxth	r3, r3
 8010260:	3b02      	subs	r3, #2
 8010262:	b29a      	uxth	r2, r3
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801026a:	e03b      	b.n	80102e4 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 801026c:	68fb      	ldr	r3, [r7, #12]
 801026e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	3320      	adds	r3, #32
 8010276:	7812      	ldrb	r2, [r2, #0]
 8010278:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 801027a:	68fb      	ldr	r3, [r7, #12]
 801027c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801027e:	1c5a      	adds	r2, r3, #1
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8010284:	68fb      	ldr	r3, [r7, #12]
 8010286:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801028a:	b29b      	uxth	r3, r3
 801028c:	3b01      	subs	r3, #1
 801028e:	b29a      	uxth	r2, r3
 8010290:	68fb      	ldr	r3, [r7, #12]
 8010292:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8010296:	e025      	b.n	80102e4 <HAL_SPI_Transmit+0x378>
 8010298:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 801029c:	f7f5 fed8 	bl	8006050 <HAL_GetTick>
 80102a0:	4602      	mov	r2, r0
 80102a2:	693b      	ldr	r3, [r7, #16]
 80102a4:	1ad3      	subs	r3, r2, r3
 80102a6:	683a      	ldr	r2, [r7, #0]
 80102a8:	429a      	cmp	r2, r3
 80102aa:	d803      	bhi.n	80102b4 <HAL_SPI_Transmit+0x348>
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80102b2:	d102      	bne.n	80102ba <HAL_SPI_Transmit+0x34e>
 80102b4:	683b      	ldr	r3, [r7, #0]
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d114      	bne.n	80102e4 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 80102ba:	68f8      	ldr	r0, [r7, #12]
 80102bc:	f000 fbfe 	bl	8010abc <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80102c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	2201      	movs	r2, #1
 80102d4:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80102d8:	68fb      	ldr	r3, [r7, #12]
 80102da:	2200      	movs	r2, #0
 80102dc:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80102e0:	2303      	movs	r3, #3
 80102e2:	e02c      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80102ea:	b29b      	uxth	r3, r3
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	f47f af79 	bne.w	80101e4 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80102f2:	693b      	ldr	r3, [r7, #16]
 80102f4:	9300      	str	r3, [sp, #0]
 80102f6:	683b      	ldr	r3, [r7, #0]
 80102f8:	2200      	movs	r2, #0
 80102fa:	2108      	movs	r1, #8
 80102fc:	68f8      	ldr	r0, [r7, #12]
 80102fe:	f000 fc7d 	bl	8010bfc <SPI_WaitOnFlagUntilTimeout>
 8010302:	4603      	mov	r3, r0
 8010304:	2b00      	cmp	r3, #0
 8010306:	d007      	beq.n	8010318 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8010308:	68fb      	ldr	r3, [r7, #12]
 801030a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801030e:	f043 0220 	orr.w	r2, r3, #32
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 8010318:	68f8      	ldr	r0, [r7, #12]
 801031a:	f000 fbcf 	bl	8010abc <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	2201      	movs	r2, #1
 8010322:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8010326:	68fb      	ldr	r3, [r7, #12]
 8010328:	2200      	movs	r2, #0
 801032a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 801032e:	68fb      	ldr	r3, [r7, #12]
 8010330:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010334:	2b00      	cmp	r3, #0
 8010336:	d001      	beq.n	801033c <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 8010338:	2301      	movs	r3, #1
 801033a:	e000      	b.n	801033e <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 801033c:	2300      	movs	r3, #0
  }
}
 801033e:	4618      	mov	r0, r3
 8010340:	3718      	adds	r7, #24
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}
 8010346:	bf00      	nop

08010348 <HAL_SPI_Transmit_DMA>:
  * @param  pData: pointer to data buffer
  * @param  Size : amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 8010348:	b580      	push	{r7, lr}
 801034a:	b084      	sub	sp, #16
 801034c:	af00      	add	r7, sp, #0
 801034e:	60f8      	str	r0, [r7, #12]
 8010350:	60b9      	str	r1, [r7, #8]
 8010352:	4613      	mov	r3, r2
 8010354:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 8010356:	68fb      	ldr	r3, [r7, #12]
 8010358:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 801035c:	b2db      	uxtb	r3, r3
 801035e:	2b01      	cmp	r3, #1
 8010360:	d001      	beq.n	8010366 <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8010362:	2302      	movs	r3, #2
 8010364:	e126      	b.n	80105b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  if ((pData == NULL) || (Size == 0UL))
 8010366:	68bb      	ldr	r3, [r7, #8]
 8010368:	2b00      	cmp	r3, #0
 801036a:	d002      	beq.n	8010372 <HAL_SPI_Transmit_DMA+0x2a>
 801036c:	88fb      	ldrh	r3, [r7, #6]
 801036e:	2b00      	cmp	r3, #0
 8010370:	d101      	bne.n	8010376 <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8010372:	2301      	movs	r3, #1
 8010374:	e11e      	b.n	80105b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8010376:	68fb      	ldr	r3, [r7, #12]
 8010378:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 801037c:	2b01      	cmp	r3, #1
 801037e:	d101      	bne.n	8010384 <HAL_SPI_Transmit_DMA+0x3c>
 8010380:	2302      	movs	r3, #2
 8010382:	e117      	b.n	80105b4 <HAL_SPI_Transmit_DMA+0x26c>
 8010384:	68fb      	ldr	r3, [r7, #12]
 8010386:	2201      	movs	r2, #1
 8010388:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	2203      	movs	r2, #3
 8010390:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8010394:	68fb      	ldr	r3, [r7, #12]
 8010396:	2200      	movs	r2, #0
 8010398:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	68ba      	ldr	r2, [r7, #8]
 80103a0:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	88fa      	ldrh	r2, [r7, #6]
 80103a6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	88fa      	ldrh	r2, [r7, #6]
 80103ae:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	2200      	movs	r2, #0
 80103b6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->TxISR       = NULL;
 80103b8:	68fb      	ldr	r3, [r7, #12]
 80103ba:	2200      	movs	r2, #0
 80103bc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	2200      	movs	r2, #0
 80103c2:	671a      	str	r2, [r3, #112]	@ 0x70
  hspi->RxXferSize  = (uint16_t)0UL;
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	2200      	movs	r2, #0
 80103c8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t)0UL;
 80103cc:	68fb      	ldr	r3, [r7, #12]
 80103ce:	2200      	movs	r2, #0
 80103d0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	689b      	ldr	r3, [r3, #8]
 80103d8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80103dc:	d108      	bne.n	80103f0 <HAL_SPI_Transmit_DMA+0xa8>
  {
    SPI_1LINE_TX(hspi);
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	681b      	ldr	r3, [r3, #0]
 80103e2:	681a      	ldr	r2, [r3, #0]
 80103e4:	68fb      	ldr	r3, [r7, #12]
 80103e6:	681b      	ldr	r3, [r3, #0]
 80103e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80103ec:	601a      	str	r2, [r3, #0]
 80103ee:	e009      	b.n	8010404 <HAL_SPI_Transmit_DMA+0xbc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	681b      	ldr	r3, [r3, #0]
 80103f4:	68db      	ldr	r3, [r3, #12]
 80103f6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8010402:	60da      	str	r2, [r3, #12]
  }

  /* Packing mode management is enabled by the DMA settings */
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	68db      	ldr	r3, [r3, #12]
 8010408:	2b0f      	cmp	r3, #15
 801040a:	d905      	bls.n	8010418 <HAL_SPI_Transmit_DMA+0xd0>
 801040c:	68fb      	ldr	r3, [r7, #12]
 801040e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010410:	699b      	ldr	r3, [r3, #24]
 8010412:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010416:	d10f      	bne.n	8010438 <HAL_SPI_Transmit_DMA+0xf0>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	68db      	ldr	r3, [r3, #12]
  if (((hspi->Init.DataSize > SPI_DATASIZE_16BIT) && (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))    || \
 801041c:	2b07      	cmp	r3, #7
 801041e:	d911      	bls.n	8010444 <HAL_SPI_Transmit_DMA+0xfc>
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010424:	699b      	ldr	r3, [r3, #24]
 8010426:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801042a:	d00b      	beq.n	8010444 <HAL_SPI_Transmit_DMA+0xfc>
                                                     (hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_WORD))))
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010430:	699b      	ldr	r3, [r3, #24]
      ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) && ((hspi->hdmatx->Init.MemDataAlignment != DMA_MDATAALIGN_HALFWORD) && \
 8010432:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010436:	d005      	beq.n	8010444 <HAL_SPI_Transmit_DMA+0xfc>
  {
    /* Restriction the DMA data received is not allowed in this mode */
    __HAL_UNLOCK(hspi);
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	2200      	movs	r2, #0
 801043c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
    return HAL_ERROR;
 8010440:	2301      	movs	r3, #1
 8010442:	e0b7      	b.n	80105b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Adjust XferCount according to DMA alignment / Data size */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8010444:	68fb      	ldr	r3, [r7, #12]
 8010446:	68db      	ldr	r3, [r3, #12]
 8010448:	2b07      	cmp	r3, #7
 801044a:	d820      	bhi.n	801048e <HAL_SPI_Transmit_DMA+0x146>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801044c:	68fb      	ldr	r3, [r7, #12]
 801044e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010450:	699b      	ldr	r3, [r3, #24]
 8010452:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010456:	d109      	bne.n	801046c <HAL_SPI_Transmit_DMA+0x124>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 8010458:	68fb      	ldr	r3, [r7, #12]
 801045a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801045e:	b29b      	uxth	r3, r3
 8010460:	3301      	adds	r3, #1
 8010462:	105b      	asrs	r3, r3, #1
 8010464:	b29a      	uxth	r2, r3
 8010466:	68fb      	ldr	r3, [r7, #12]
 8010468:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    }
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 801046c:	68fb      	ldr	r3, [r7, #12]
 801046e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010470:	699b      	ldr	r3, [r3, #24]
 8010472:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8010476:	d11e      	bne.n	80104b6 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 3UL) >> 2UL;
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 801047e:	b29b      	uxth	r3, r3
 8010480:	3303      	adds	r3, #3
 8010482:	109b      	asrs	r3, r3, #2
 8010484:	b29a      	uxth	r2, r3
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 801048c:	e013      	b.n	80104b6 <HAL_SPI_Transmit_DMA+0x16e>
    }
  }
  else if (hspi->Init.DataSize <= SPI_DATASIZE_16BIT)
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	68db      	ldr	r3, [r3, #12]
 8010492:	2b0f      	cmp	r3, #15
 8010494:	d80f      	bhi.n	80104b6 <HAL_SPI_Transmit_DMA+0x16e>
  {
    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_WORD)
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801049a:	699b      	ldr	r3, [r3, #24]
 801049c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80104a0:	d109      	bne.n	80104b6 <HAL_SPI_Transmit_DMA+0x16e>
    {
      hspi->TxXferCount = (hspi->TxXferCount + (uint16_t) 1UL) >> 1UL;
 80104a2:	68fb      	ldr	r3, [r7, #12]
 80104a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80104a8:	b29b      	uxth	r3, r3
 80104aa:	3301      	adds	r3, #1
 80104ac:	105b      	asrs	r3, r3, #1
 80104ae:	b29a      	uxth	r2, r3
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  {
    /* Adjustment done */
  }

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104ba:	4a40      	ldr	r2, [pc, #256]	@ (80105bc <HAL_SPI_Transmit_DMA+0x274>)
 80104bc:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 80104be:	68fb      	ldr	r3, [r7, #12]
 80104c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104c2:	4a3f      	ldr	r2, [pc, #252]	@ (80105c0 <HAL_SPI_Transmit_DMA+0x278>)
 80104c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104ca:	4a3e      	ldr	r2, [pc, #248]	@ (80105c4 <HAL_SPI_Transmit_DMA+0x27c>)
 80104cc:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 80104ce:	68fb      	ldr	r3, [r7, #12]
 80104d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80104d2:	2200      	movs	r2, #0
 80104d4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear TXDMAEN bit*/
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	681b      	ldr	r3, [r3, #0]
 80104da:	689a      	ldr	r2, [r3, #8]
 80104dc:	68fb      	ldr	r3, [r7, #12]
 80104de:	681b      	ldr	r3, [r3, #0]
 80104e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80104e4:	609a      	str	r2, [r3, #8]

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 80104e6:	68fb      	ldr	r3, [r7, #12]
 80104e8:	6f98      	ldr	r0, [r3, #120]	@ 0x78
 80104ea:	68fb      	ldr	r3, [r7, #12]
 80104ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80104ee:	4619      	mov	r1, r3
 80104f0:	68fb      	ldr	r3, [r7, #12]
 80104f2:	681b      	ldr	r3, [r3, #0]
 80104f4:	3320      	adds	r3, #32
 80104f6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80104fe:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->TXDR,
 8010500:	f7f6 fac6 	bl	8006a90 <HAL_DMA_Start_IT>
 8010504:	4603      	mov	r3, r0
 8010506:	2b00      	cmp	r3, #0
 8010508:	d011      	beq.n	801052e <HAL_SPI_Transmit_DMA+0x1e6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010510:	f043 0210 	orr.w	r2, r3, #16
 8010514:	68fb      	ldr	r3, [r7, #12]
 8010516:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	2201      	movs	r2, #1
 801051e:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

    /* Unlock the process */
    __HAL_UNLOCK(hspi);
 8010522:	68fb      	ldr	r3, [r7, #12]
 8010524:	2200      	movs	r2, #0
 8010526:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    return HAL_ERROR;
 801052a:	2301      	movs	r3, #1
 801052c:	e042      	b.n	80105b4 <HAL_SPI_Transmit_DMA+0x26c>
  }

  /* Set the number of data at current transfer */
  if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010532:	69db      	ldr	r3, [r3, #28]
 8010534:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010538:	d108      	bne.n	801054c <HAL_SPI_Transmit_DMA+0x204>
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, 0UL);
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	681b      	ldr	r3, [r3, #0]
 801053e:	6859      	ldr	r1, [r3, #4]
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	681a      	ldr	r2, [r3, #0]
 8010544:	4b20      	ldr	r3, [pc, #128]	@ (80105c8 <HAL_SPI_Transmit_DMA+0x280>)
 8010546:	400b      	ands	r3, r1
 8010548:	6053      	str	r3, [r2, #4]
 801054a:	e009      	b.n	8010560 <HAL_SPI_Transmit_DMA+0x218>
  }
  else
  {
    MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	685a      	ldr	r2, [r3, #4]
 8010552:	4b1d      	ldr	r3, [pc, #116]	@ (80105c8 <HAL_SPI_Transmit_DMA+0x280>)
 8010554:	4013      	ands	r3, r2
 8010556:	88f9      	ldrh	r1, [r7, #6]
 8010558:	68fa      	ldr	r2, [r7, #12]
 801055a:	6812      	ldr	r2, [r2, #0]
 801055c:	430b      	orrs	r3, r1
 801055e:	6053      	str	r3, [r2, #4]
  }

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN);
 8010560:	68fb      	ldr	r3, [r7, #12]
 8010562:	681b      	ldr	r3, [r3, #0]
 8010564:	689a      	ldr	r2, [r3, #8]
 8010566:	68fb      	ldr	r3, [r7, #12]
 8010568:	681b      	ldr	r3, [r3, #0]
 801056a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 801056e:	609a      	str	r2, [r3, #8]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_UDR | SPI_IT_FRE | SPI_IT_MODF));
 8010570:	68fb      	ldr	r3, [r7, #12]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	691a      	ldr	r2, [r3, #16]
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	681b      	ldr	r3, [r3, #0]
 801057a:	f442 7248 	orr.w	r2, r2, #800	@ 0x320
 801057e:	611a      	str	r2, [r3, #16]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	681a      	ldr	r2, [r3, #0]
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	f042 0201 	orr.w	r2, r2, #1
 801058e:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8010590:	68fb      	ldr	r3, [r7, #12]
 8010592:	685b      	ldr	r3, [r3, #4]
 8010594:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8010598:	d107      	bne.n	80105aa <HAL_SPI_Transmit_DMA+0x262>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 801059a:	68fb      	ldr	r3, [r7, #12]
 801059c:	681b      	ldr	r3, [r3, #0]
 801059e:	681a      	ldr	r2, [r3, #0]
 80105a0:	68fb      	ldr	r3, [r7, #12]
 80105a2:	681b      	ldr	r3, [r3, #0]
 80105a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80105a8:	601a      	str	r2, [r3, #0]
  }

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	2200      	movs	r2, #0
 80105ae:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 80105b2:	2300      	movs	r3, #0
}
 80105b4:	4618      	mov	r0, r3
 80105b6:	3710      	adds	r7, #16
 80105b8:	46bd      	mov	sp, r7
 80105ba:	bd80      	pop	{r7, pc}
 80105bc:	08010a27 	.word	0x08010a27
 80105c0:	080109e1 	.word	0x080109e1
 80105c4:	08010a43 	.word	0x08010a43
 80105c8:	ffff0000 	.word	0xffff0000

080105cc <HAL_SPI_IRQHandler>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80105cc:	b580      	push	{r7, lr}
 80105ce:	b08a      	sub	sp, #40	@ 0x28
 80105d0:	af00      	add	r7, sp, #0
 80105d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->IER;
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	691b      	ldr	r3, [r3, #16]
 80105da:	623b      	str	r3, [r7, #32]
  uint32_t itflag   = hspi->Instance->SR;
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	695b      	ldr	r3, [r3, #20]
 80105e2:	61fb      	str	r3, [r7, #28]
  uint32_t trigger  = itsource & itflag;
 80105e4:	6a3a      	ldr	r2, [r7, #32]
 80105e6:	69fb      	ldr	r3, [r7, #28]
 80105e8:	4013      	ands	r3, r2
 80105ea:	61bb      	str	r3, [r7, #24]
  uint32_t cfg1     = hspi->Instance->CFG1;
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	681b      	ldr	r3, [r3, #0]
 80105f0:	689b      	ldr	r3, [r3, #8]
 80105f2:	617b      	str	r3, [r7, #20]
  uint32_t handled  = 0UL;
 80105f4:	2300      	movs	r3, #0
 80105f6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_SPI_StateTypeDef State = hspi->State;
 80105f8:	687b      	ldr	r3, [r7, #4]
 80105fa:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80105fe:	74fb      	strb	r3, [r7, #19]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 8010600:	687b      	ldr	r3, [r7, #4]
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	3330      	adds	r3, #48	@ 0x30
 8010606:	60fb      	str	r3, [r7, #12]
#endif /* __GNUC__ */

  /* SPI in SUSPEND mode  ----------------------------------------------------*/
  if (HAL_IS_BIT_SET(itflag, SPI_FLAG_SUSP) && HAL_IS_BIT_SET(itsource, SPI_FLAG_EOT))
 8010608:	69fb      	ldr	r3, [r7, #28]
 801060a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801060e:	2b00      	cmp	r3, #0
 8010610:	d010      	beq.n	8010634 <HAL_SPI_IRQHandler+0x68>
 8010612:	6a3b      	ldr	r3, [r7, #32]
 8010614:	f003 0308 	and.w	r3, r3, #8
 8010618:	2b00      	cmp	r3, #0
 801061a:	d00b      	beq.n	8010634 <HAL_SPI_IRQHandler+0x68>
  {
    /* Clear the Suspend flag */
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	699a      	ldr	r2, [r3, #24]
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	681b      	ldr	r3, [r3, #0]
 8010626:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 801062a:	619a      	str	r2, [r3, #24]

    /* Suspend on going, Call the Suspend callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->SuspendCallback(hspi);
#else
    HAL_SPI_SuspendCallback(hspi);
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f000 f9cd 	bl	80109cc <HAL_SPI_SuspendCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    return;
 8010632:	e192      	b.n	801095a <HAL_SPI_IRQHandler+0x38e>
  }

  /* SPI in mode Transmitter and Receiver ------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 8010634:	69bb      	ldr	r3, [r7, #24]
 8010636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801063a:	2b00      	cmp	r3, #0
 801063c:	d113      	bne.n	8010666 <HAL_SPI_IRQHandler+0x9a>
 801063e:	69bb      	ldr	r3, [r7, #24]
 8010640:	f003 0320 	and.w	r3, r3, #32
 8010644:	2b00      	cmp	r3, #0
 8010646:	d10e      	bne.n	8010666 <HAL_SPI_IRQHandler+0x9a>
      HAL_IS_BIT_SET(trigger, SPI_FLAG_DXP))
 8010648:	69bb      	ldr	r3, [r7, #24]
 801064a:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && \
 801064e:	2b00      	cmp	r3, #0
 8010650:	d009      	beq.n	8010666 <HAL_SPI_IRQHandler+0x9a>
  {
    hspi->TxISR(hspi);
 8010652:	687b      	ldr	r3, [r7, #4]
 8010654:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010656:	6878      	ldr	r0, [r7, #4]
 8010658:	4798      	blx	r3
    hspi->RxISR(hspi);
 801065a:	687b      	ldr	r3, [r7, #4]
 801065c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801065e:	6878      	ldr	r0, [r7, #4]
 8010660:	4798      	blx	r3
    handled = 1UL;
 8010662:	2301      	movs	r3, #1
 8010664:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Receiver ----------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010666:	69bb      	ldr	r3, [r7, #24]
 8010668:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801066c:	2b00      	cmp	r3, #0
 801066e:	d10f      	bne.n	8010690 <HAL_SPI_IRQHandler+0xc4>
 8010670:	69bb      	ldr	r3, [r7, #24]
 8010672:	f003 0301 	and.w	r3, r3, #1
 8010676:	2b00      	cmp	r3, #0
 8010678:	d00a      	beq.n	8010690 <HAL_SPI_IRQHandler+0xc4>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 801067a:	69bb      	ldr	r3, [r7, #24]
 801067c:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_OVR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_RXP) && \
 8010680:	2b00      	cmp	r3, #0
 8010682:	d105      	bne.n	8010690 <HAL_SPI_IRQHandler+0xc4>
  {
    hspi->RxISR(hspi);
 8010684:	687b      	ldr	r3, [r7, #4]
 8010686:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010688:	6878      	ldr	r0, [r7, #4]
 801068a:	4798      	blx	r3
    handled = 1UL;
 801068c:	2301      	movs	r3, #1
 801068e:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 8010690:	69bb      	ldr	r3, [r7, #24]
 8010692:	f003 0320 	and.w	r3, r3, #32
 8010696:	2b00      	cmp	r3, #0
 8010698:	d10f      	bne.n	80106ba <HAL_SPI_IRQHandler+0xee>
 801069a:	69bb      	ldr	r3, [r7, #24]
 801069c:	f003 0302 	and.w	r3, r3, #2
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d00a      	beq.n	80106ba <HAL_SPI_IRQHandler+0xee>
      HAL_IS_BIT_CLR(trigger, SPI_FLAG_DXP))
 80106a4:	69bb      	ldr	r3, [r7, #24]
 80106a6:	f003 0304 	and.w	r3, r3, #4
  if (HAL_IS_BIT_CLR(trigger, SPI_FLAG_UDR) && HAL_IS_BIT_SET(trigger, SPI_FLAG_TXP) && \
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d105      	bne.n	80106ba <HAL_SPI_IRQHandler+0xee>
  {
    hspi->TxISR(hspi);
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80106b2:	6878      	ldr	r0, [r7, #4]
 80106b4:	4798      	blx	r3
    handled = 1UL;
 80106b6:	2301      	movs	r3, #1
 80106b8:	627b      	str	r3, [r7, #36]	@ 0x24
  {
    __HAL_SPI_CLEAR_TSERFFLAG(hspi);
  }
#endif /* USE_SPI_RELOAD_TRANSFER */

  if (handled != 0UL)
 80106ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106bc:	2b00      	cmp	r3, #0
 80106be:	f040 8147 	bne.w	8010950 <HAL_SPI_IRQHandler+0x384>
  {
    return;
  }

  /* SPI End Of Transfer: DMA or IT based transfer */
  if (HAL_IS_BIT_SET(trigger, SPI_FLAG_EOT))
 80106c2:	69bb      	ldr	r3, [r7, #24]
 80106c4:	f003 0308 	and.w	r3, r3, #8
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	f000 808b 	beq.w	80107e4 <HAL_SPI_IRQHandler+0x218>
  {
    /* Clear EOT/TXTF/SUSP flag */
    __HAL_SPI_CLEAR_EOTFLAG(hspi);
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	699a      	ldr	r2, [r3, #24]
 80106d4:	687b      	ldr	r3, [r7, #4]
 80106d6:	681b      	ldr	r3, [r3, #0]
 80106d8:	f042 0208 	orr.w	r2, r2, #8
 80106dc:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	681b      	ldr	r3, [r3, #0]
 80106e2:	699a      	ldr	r2, [r3, #24]
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	681b      	ldr	r3, [r3, #0]
 80106e8:	f042 0210 	orr.w	r2, r2, #16
 80106ec:	619a      	str	r2, [r3, #24]
    __HAL_SPI_CLEAR_SUSPFLAG(hspi);
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	699a      	ldr	r2, [r3, #24]
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	681b      	ldr	r3, [r3, #0]
 80106f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80106fc:	619a      	str	r2, [r3, #24]

    /* Disable EOT interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_EOT);
 80106fe:	687b      	ldr	r3, [r7, #4]
 8010700:	681b      	ldr	r3, [r3, #0]
 8010702:	691a      	ldr	r2, [r3, #16]
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	f022 0208 	bic.w	r2, r2, #8
 801070c:	611a      	str	r2, [r3, #16]

    /* For the IT based receive extra polling maybe required for last packet */
    if (HAL_IS_BIT_CLR(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	689b      	ldr	r3, [r3, #8]
 8010714:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8010718:	2b00      	cmp	r3, #0
 801071a:	d13d      	bne.n	8010798 <HAL_SPI_IRQHandler+0x1cc>
    {
      /* Pooling remaining data */
      while (hspi->RxXferCount != 0UL)
 801071c:	e036      	b.n	801078c <HAL_SPI_IRQHandler+0x1c0>
      {
        /* Receive data in 32 Bit mode */
        if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	68db      	ldr	r3, [r3, #12]
 8010722:	2b0f      	cmp	r3, #15
 8010724:	d90b      	bls.n	801073e <HAL_SPI_IRQHandler+0x172>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	681a      	ldr	r2, [r3, #0]
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801072e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8010730:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010736:	1d1a      	adds	r2, r3, #4
 8010738:	687b      	ldr	r3, [r7, #4]
 801073a:	665a      	str	r2, [r3, #100]	@ 0x64
 801073c:	e01d      	b.n	801077a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 16 Bit mode */
        else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801073e:	687b      	ldr	r3, [r7, #4]
 8010740:	68db      	ldr	r3, [r3, #12]
 8010742:	2b07      	cmp	r3, #7
 8010744:	d90b      	bls.n	801075e <HAL_SPI_IRQHandler+0x192>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801074a:	68fa      	ldr	r2, [r7, #12]
 801074c:	8812      	ldrh	r2, [r2, #0]
 801074e:	b292      	uxth	r2, r2
 8010750:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010756:	1c9a      	adds	r2, r3, #2
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	665a      	str	r2, [r3, #100]	@ 0x64
 801075c:	e00d      	b.n	801077a <HAL_SPI_IRQHandler+0x1ae>
        }
        /* Receive data in 8 Bit mode */
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 801075e:	687b      	ldr	r3, [r7, #4]
 8010760:	681b      	ldr	r3, [r3, #0]
 8010762:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010766:	687b      	ldr	r3, [r7, #4]
 8010768:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801076a:	7812      	ldrb	r2, [r2, #0]
 801076c:	b2d2      	uxtb	r2, r2
 801076e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010774:	1c5a      	adds	r2, r3, #1
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	665a      	str	r2, [r3, #100]	@ 0x64
        }

        hspi->RxXferCount--;
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010780:	b29b      	uxth	r3, r3
 8010782:	3b01      	subs	r3, #1
 8010784:	b29a      	uxth	r2, r3
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      while (hspi->RxXferCount != 0UL)
 801078c:	687b      	ldr	r3, [r7, #4]
 801078e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 8010792:	b29b      	uxth	r3, r3
 8010794:	2b00      	cmp	r3, #0
 8010796:	d1c2      	bne.n	801071e <HAL_SPI_IRQHandler+0x152>
      }
    }

    /* Call SPI Standard close procedure */
    SPI_CloseTransfer(hspi);
 8010798:	6878      	ldr	r0, [r7, #4]
 801079a:	f000 f98f 	bl	8010abc <SPI_CloseTransfer>

    hspi->State = HAL_SPI_STATE_READY;
 801079e:	687b      	ldr	r3, [r7, #4]
 80107a0:	2201      	movs	r2, #1
 80107a2:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d003      	beq.n	80107b8 <HAL_SPI_IRQHandler+0x1ec>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80107b0:	6878      	ldr	r0, [r7, #4]
 80107b2:	f000 f901 	bl	80109b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80107b6:	e0d0      	b.n	801095a <HAL_SPI_IRQHandler+0x38e>
    {
      hspi->TxCpltCallback(hspi);
    }
#else
    /* Call appropriate user callback */
    if (State == HAL_SPI_STATE_BUSY_TX_RX)
 80107b8:	7cfb      	ldrb	r3, [r7, #19]
 80107ba:	2b05      	cmp	r3, #5
 80107bc:	d103      	bne.n	80107c6 <HAL_SPI_IRQHandler+0x1fa>
    {
      HAL_SPI_TxRxCpltCallback(hspi);
 80107be:	6878      	ldr	r0, [r7, #4]
 80107c0:	f000 f8e6 	bl	8010990 <HAL_SPI_TxRxCpltCallback>
    else
    {
      /* End of the appropriate call */
    }

    return;
 80107c4:	e0c6      	b.n	8010954 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_RX)
 80107c6:	7cfb      	ldrb	r3, [r7, #19]
 80107c8:	2b04      	cmp	r3, #4
 80107ca:	d103      	bne.n	80107d4 <HAL_SPI_IRQHandler+0x208>
      HAL_SPI_RxCpltCallback(hspi);
 80107cc:	6878      	ldr	r0, [r7, #4]
 80107ce:	f000 f8d5 	bl	801097c <HAL_SPI_RxCpltCallback>
    return;
 80107d2:	e0bf      	b.n	8010954 <HAL_SPI_IRQHandler+0x388>
    else if (State == HAL_SPI_STATE_BUSY_TX)
 80107d4:	7cfb      	ldrb	r3, [r7, #19]
 80107d6:	2b03      	cmp	r3, #3
 80107d8:	f040 80bc 	bne.w	8010954 <HAL_SPI_IRQHandler+0x388>
      HAL_SPI_TxCpltCallback(hspi);
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f000 f8c3 	bl	8010968 <HAL_SPI_TxCpltCallback>
    return;
 80107e2:	e0b7      	b.n	8010954 <HAL_SPI_IRQHandler+0x388>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if ((trigger & (SPI_FLAG_MODF | SPI_FLAG_OVR | SPI_FLAG_FRE | SPI_FLAG_UDR)) != 0UL)
 80107e4:	69bb      	ldr	r3, [r7, #24]
 80107e6:	f403 7358 	and.w	r3, r3, #864	@ 0x360
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	f000 80b5 	beq.w	801095a <HAL_SPI_IRQHandler+0x38e>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if ((trigger & SPI_FLAG_OVR) != 0UL)
 80107f0:	69bb      	ldr	r3, [r7, #24]
 80107f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d00f      	beq.n	801081a <HAL_SPI_IRQHandler+0x24e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010800:	f043 0204 	orr.w	r2, r3, #4
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 801080a:	687b      	ldr	r3, [r7, #4]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	699a      	ldr	r2, [r3, #24]
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	681b      	ldr	r3, [r3, #0]
 8010814:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010818:	619a      	str	r2, [r3, #24]
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if ((trigger & SPI_FLAG_MODF) != 0UL)
 801081a:	69bb      	ldr	r3, [r7, #24]
 801081c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010820:	2b00      	cmp	r3, #0
 8010822:	d00f      	beq.n	8010844 <HAL_SPI_IRQHandler+0x278>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801082a:	f043 0201 	orr.w	r2, r3, #1
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	699a      	ldr	r2, [r3, #24]
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010842:	619a      	str	r2, [r3, #24]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_FRE) != 0UL)
 8010844:	69bb      	ldr	r3, [r7, #24]
 8010846:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801084a:	2b00      	cmp	r3, #0
 801084c:	d00f      	beq.n	801086e <HAL_SPI_IRQHandler+0x2a2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010854:	f043 0208 	orr.w	r2, r3, #8
 8010858:	687b      	ldr	r3, [r7, #4]
 801085a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	699a      	ldr	r2, [r3, #24]
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	681b      	ldr	r3, [r3, #0]
 8010868:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801086c:	619a      	str	r2, [r3, #24]
    }

    /* SPI Underrun error interrupt occurred ------------------------------------*/
    if ((trigger & SPI_FLAG_UDR) != 0UL)
 801086e:	69bb      	ldr	r3, [r7, #24]
 8010870:	f003 0320 	and.w	r3, r3, #32
 8010874:	2b00      	cmp	r3, #0
 8010876:	d00f      	beq.n	8010898 <HAL_SPI_IRQHandler+0x2cc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801087e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	681b      	ldr	r3, [r3, #0]
 801088c:	699a      	ldr	r2, [r3, #24]
 801088e:	687b      	ldr	r3, [r7, #4]
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	f042 0220 	orr.w	r2, r2, #32
 8010896:	619a      	str	r2, [r3, #24]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8010898:	687b      	ldr	r3, [r7, #4]
 801089a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801089e:	2b00      	cmp	r3, #0
 80108a0:	d05a      	beq.n	8010958 <HAL_SPI_IRQHandler+0x38c>
    {
      /* Disable SPI peripheral */
      __HAL_SPI_DISABLE(hspi);
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	681b      	ldr	r3, [r3, #0]
 80108a6:	681a      	ldr	r2, [r3, #0]
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	f022 0201 	bic.w	r2, r2, #1
 80108b0:	601a      	str	r2, [r3, #0]

      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_RXP | SPI_IT_TXP | SPI_IT_MODF |
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	681b      	ldr	r3, [r3, #0]
 80108b6:	6919      	ldr	r1, [r3, #16]
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	681a      	ldr	r2, [r3, #0]
 80108bc:	4b28      	ldr	r3, [pc, #160]	@ (8010960 <HAL_SPI_IRQHandler+0x394>)
 80108be:	400b      	ands	r3, r1
 80108c0:	6113      	str	r3, [r2, #16]
                                  SPI_IT_OVR | SPI_IT_FRE | SPI_IT_UDR));

      /* Disable the SPI DMA requests if enabled */
      if (HAL_IS_BIT_SET(cfg1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN))
 80108c2:	697b      	ldr	r3, [r7, #20]
 80108c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80108c8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80108cc:	d138      	bne.n	8010940 <HAL_SPI_IRQHandler+0x374>
      {
        /* Disable the SPI DMA requests */
        CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	681b      	ldr	r3, [r3, #0]
 80108d2:	689a      	ldr	r2, [r3, #8]
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	681b      	ldr	r3, [r3, #0]
 80108d8:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 80108dc:	609a      	str	r2, [r3, #8]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80108de:	687b      	ldr	r3, [r7, #4]
 80108e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d013      	beq.n	801090e <HAL_SPI_IRQHandler+0x342>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108ea:	4a1e      	ldr	r2, [pc, #120]	@ (8010964 <HAL_SPI_IRQHandler+0x398>)
 80108ec:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80108f2:	4618      	mov	r0, r3
 80108f4:	f7f6 fe54 	bl	80075a0 <HAL_DMA_Abort_IT>
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d007      	beq.n	801090e <HAL_SPI_IRQHandler+0x342>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010904:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010912:	2b00      	cmp	r3, #0
 8010914:	d020      	beq.n	8010958 <HAL_SPI_IRQHandler+0x38c>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801091a:	4a12      	ldr	r2, [pc, #72]	@ (8010964 <HAL_SPI_IRQHandler+0x398>)
 801091c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8010922:	4618      	mov	r0, r3
 8010924:	f7f6 fe3c 	bl	80075a0 <HAL_DMA_Abort_IT>
 8010928:	4603      	mov	r3, r0
 801092a:	2b00      	cmp	r3, #0
 801092c:	d014      	beq.n	8010958 <HAL_SPI_IRQHandler+0x38c>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801092e:	687b      	ldr	r3, [r7, #4]
 8010930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010934:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 801093e:	e00b      	b.n	8010958 <HAL_SPI_IRQHandler+0x38c>
        hspi->State = HAL_SPI_STATE_READY;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	2201      	movs	r2, #1
 8010944:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
        HAL_SPI_ErrorCallback(hspi);
 8010948:	6878      	ldr	r0, [r7, #4]
 801094a:	f000 f835 	bl	80109b8 <HAL_SPI_ErrorCallback>
    return;
 801094e:	e003      	b.n	8010958 <HAL_SPI_IRQHandler+0x38c>
    return;
 8010950:	bf00      	nop
 8010952:	e002      	b.n	801095a <HAL_SPI_IRQHandler+0x38e>
    return;
 8010954:	bf00      	nop
 8010956:	e000      	b.n	801095a <HAL_SPI_IRQHandler+0x38e>
    return;
 8010958:	bf00      	nop
  }
}
 801095a:	3728      	adds	r7, #40	@ 0x28
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}
 8010960:	fffffc94 	.word	0xfffffc94
 8010964:	08010a89 	.word	0x08010a89

08010968 <HAL_SPI_TxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010968:	b480      	push	{r7}
 801096a:	b083      	sub	sp, #12
 801096c:	af00      	add	r7, sp, #0
 801096e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8010970:	bf00      	nop
 8010972:	370c      	adds	r7, #12
 8010974:	46bd      	mov	sp, r7
 8010976:	f85d 7b04 	ldr.w	r7, [sp], #4
 801097a:	4770      	bx	lr

0801097c <HAL_SPI_RxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 801097c:	b480      	push	{r7}
 801097e:	b083      	sub	sp, #12
 8010980:	af00      	add	r7, sp, #0
 8010982:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8010984:	bf00      	nop
 8010986:	370c      	adds	r7, #12
 8010988:	46bd      	mov	sp, r7
 801098a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098e:	4770      	bx	lr

08010990 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010990:	b480      	push	{r7}
 8010992:	b083      	sub	sp, #12
 8010994:	af00      	add	r7, sp, #0
 8010996:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8010998:	bf00      	nop
 801099a:	370c      	adds	r7, #12
 801099c:	46bd      	mov	sp, r7
 801099e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a2:	4770      	bx	lr

080109a4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80109a4:	b480      	push	{r7}
 80109a6:	b083      	sub	sp, #12
 80109a8:	af00      	add	r7, sp, #0
 80109aa:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 80109ac:	bf00      	nop
 80109ae:	370c      	adds	r7, #12
 80109b0:	46bd      	mov	sp, r7
 80109b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109b6:	4770      	bx	lr

080109b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80109b8:	b480      	push	{r7}
 80109ba:	b083      	sub	sp, #12
 80109bc:	af00      	add	r7, sp, #0
 80109be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80109c0:	bf00      	nop
 80109c2:	370c      	adds	r7, #12
 80109c4:	46bd      	mov	sp, r7
 80109c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ca:	4770      	bx	lr

080109cc <HAL_SPI_SuspendCallback>:
  * @brief  SPI Suspend callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_SuspendCallback(SPI_HandleTypeDef *hspi) /* Derogation MISRAC2012-Rule-8.13 */
{
 80109cc:	b480      	push	{r7}
 80109ce:	b083      	sub	sp, #12
 80109d0:	af00      	add	r7, sp, #0
 80109d2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_SuspendCallback can be implemented in the user file.
   */
}
 80109d4:	bf00      	nop
 80109d6:	370c      	adds	r7, #12
 80109d8:	46bd      	mov	sp, r7
 80109da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109de:	4770      	bx	lr

080109e0 <SPI_DMATransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80109e0:	b580      	push	{r7, lr}
 80109e2:	b084      	sub	sp, #16
 80109e4:	af00      	add	r7, sp, #0
 80109e6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109ec:	60fb      	str	r3, [r7, #12]

  if (hspi->State != HAL_SPI_STATE_ABORT)
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80109f4:	b2db      	uxtb	r3, r3
 80109f6:	2b07      	cmp	r3, #7
 80109f8:	d011      	beq.n	8010a1e <SPI_DMATransmitCplt+0x3e>
  {
    if (hspi->hdmatx->Init.Mode == DMA_CIRCULAR)
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80109fe:	69db      	ldr	r3, [r3, #28]
 8010a00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8010a04:	d103      	bne.n	8010a0e <SPI_DMATransmitCplt+0x2e>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
      hspi->TxCpltCallback(hspi);
#else
      HAL_SPI_TxCpltCallback(hspi);
 8010a06:	68f8      	ldr	r0, [r7, #12]
 8010a08:	f7ff ffae 	bl	8010968 <HAL_SPI_TxCpltCallback>
    {
      /* Enable EOT interrupt */
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
    }
  }
}
 8010a0c:	e007      	b.n	8010a1e <SPI_DMATransmitCplt+0x3e>
      __HAL_SPI_ENABLE_IT(hspi, SPI_IT_EOT);
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	691a      	ldr	r2, [r3, #16]
 8010a14:	68fb      	ldr	r3, [r7, #12]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	f042 0208 	orr.w	r2, r2, #8
 8010a1c:	611a      	str	r2, [r3, #16]
}
 8010a1e:	bf00      	nop
 8010a20:	3710      	adds	r7, #16
 8010a22:	46bd      	mov	sp, r7
 8010a24:	bd80      	pop	{r7, pc}

08010a26 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma) /* Derogation MISRAC2012-Rule-8.13 */
{
 8010a26:	b580      	push	{r7, lr}
 8010a28:	b084      	sub	sp, #16
 8010a2a:	af00      	add	r7, sp, #0
 8010a2c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)
 8010a2e:	687b      	ldr	r3, [r7, #4]
 8010a30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a32:	60fb      	str	r3, [r7, #12]
                            ((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-8.13 */

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8010a34:	68f8      	ldr	r0, [r7, #12]
 8010a36:	f7ff ffb5 	bl	80109a4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010a3a:	bf00      	nop
 8010a3c:	3710      	adds	r7, #16
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	bd80      	pop	{r7, pc}

08010a42 <SPI_DMAError>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8010a42:	b580      	push	{r7, lr}
 8010a44:	b084      	sub	sp, #16
 8010a46:	af00      	add	r7, sp, #0
 8010a48:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a4e:	60fb      	str	r3, [r7, #12]

  /* if DMA error is FIFO error ignore it */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8010a50:	6878      	ldr	r0, [r7, #4]
 8010a52:	f7f7 ff23 	bl	800889c <HAL_DMA_GetError>
 8010a56:	4603      	mov	r3, r0
 8010a58:	2b02      	cmp	r3, #2
 8010a5a:	d011      	beq.n	8010a80 <SPI_DMAError+0x3e>
  {
    /* Call SPI standard close procedure */
    SPI_CloseTransfer(hspi);
 8010a5c:	68f8      	ldr	r0, [r7, #12]
 8010a5e:	f000 f82d 	bl	8010abc <SPI_CloseTransfer>

    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8010a62:	68fb      	ldr	r3, [r7, #12]
 8010a64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010a68:	f043 0210 	orr.w	r2, r3, #16
 8010a6c:	68fb      	ldr	r3, [r7, #12]
 8010a6e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    hspi->State = HAL_SPI_STATE_READY;
 8010a72:	68fb      	ldr	r3, [r7, #12]
 8010a74:	2201      	movs	r2, #1
 8010a76:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8010a7a:	68f8      	ldr	r0, [r7, #12]
 8010a7c:	f7ff ff9c 	bl	80109b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8010a80:	bf00      	nop
 8010a82:	3710      	adds	r7, #16
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bd80      	pop	{r7, pc}

08010a88 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010a88:	b580      	push	{r7, lr}
 8010a8a:	b084      	sub	sp, #16
 8010a8c:	af00      	add	r7, sp, #0
 8010a8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8010a90:	687b      	ldr	r3, [r7, #4]
 8010a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a94:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = (uint16_t) 0UL;
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	2200      	movs	r2, #0
 8010a9a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxXferCount = (uint16_t) 0UL;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	2200      	movs	r2, #0
 8010aa2:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /* Restore hspi->State to Ready */
  hspi->State = HAL_SPI_STATE_READY;
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	2201      	movs	r2, #1
 8010aaa:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1UL)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8010aae:	68f8      	ldr	r0, [r7, #12]
 8010ab0:	f7ff ff82 	bl	80109b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8010ab4:	bf00      	nop
 8010ab6:	3710      	adds	r7, #16
 8010ab8:	46bd      	mov	sp, r7
 8010aba:	bd80      	pop	{r7, pc}

08010abc <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b085      	sub	sp, #20
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	681b      	ldr	r3, [r3, #0]
 8010ac8:	695b      	ldr	r3, [r3, #20]
 8010aca:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	681b      	ldr	r3, [r3, #0]
 8010ad0:	699a      	ldr	r2, [r3, #24]
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	f042 0208 	orr.w	r2, r2, #8
 8010ada:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	681b      	ldr	r3, [r3, #0]
 8010ae0:	699a      	ldr	r2, [r3, #24]
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	f042 0210 	orr.w	r2, r2, #16
 8010aea:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	681a      	ldr	r2, [r3, #0]
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	681b      	ldr	r3, [r3, #0]
 8010af6:	f022 0201 	bic.w	r2, r2, #1
 8010afa:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8010afc:	687b      	ldr	r3, [r7, #4]
 8010afe:	681b      	ldr	r3, [r3, #0]
 8010b00:	6919      	ldr	r1, [r3, #16]
 8010b02:	687b      	ldr	r3, [r7, #4]
 8010b04:	681a      	ldr	r2, [r3, #0]
 8010b06:	4b3c      	ldr	r3, [pc, #240]	@ (8010bf8 <SPI_CloseTransfer+0x13c>)
 8010b08:	400b      	ands	r3, r1
 8010b0a:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	689a      	ldr	r2, [r3, #8]
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	681b      	ldr	r3, [r3, #0]
 8010b16:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8010b1a:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010b22:	b2db      	uxtb	r3, r3
 8010b24:	2b04      	cmp	r3, #4
 8010b26:	d014      	beq.n	8010b52 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8010b28:	68fb      	ldr	r3, [r7, #12]
 8010b2a:	f003 0320 	and.w	r3, r3, #32
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d00f      	beq.n	8010b52 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 8010b42:	687b      	ldr	r3, [r7, #4]
 8010b44:	681b      	ldr	r3, [r3, #0]
 8010b46:	699a      	ldr	r2, [r3, #24]
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	681b      	ldr	r3, [r3, #0]
 8010b4c:	f042 0220 	orr.w	r2, r2, #32
 8010b50:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8010b58:	b2db      	uxtb	r3, r3
 8010b5a:	2b03      	cmp	r3, #3
 8010b5c:	d014      	beq.n	8010b88 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d00f      	beq.n	8010b88 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b6e:	f043 0204 	orr.w	r2, r3, #4
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	681b      	ldr	r3, [r3, #0]
 8010b7c:	699a      	ldr	r2, [r3, #24]
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010b86:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 8010b88:	68fb      	ldr	r3, [r7, #12]
 8010b8a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d00f      	beq.n	8010bb2 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010b98:	f043 0201 	orr.w	r2, r3, #1
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681b      	ldr	r3, [r3, #0]
 8010ba6:	699a      	ldr	r2, [r3, #24]
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	681b      	ldr	r3, [r3, #0]
 8010bac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8010bb0:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d00f      	beq.n	8010bdc <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010bc2:	f043 0208 	orr.w	r2, r3, #8
 8010bc6:	687b      	ldr	r3, [r7, #4]
 8010bc8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8010bcc:	687b      	ldr	r3, [r7, #4]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	699a      	ldr	r2, [r3, #24]
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	681b      	ldr	r3, [r3, #0]
 8010bd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8010bda:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8010bdc:	687b      	ldr	r3, [r7, #4]
 8010bde:	2200      	movs	r2, #0
 8010be0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 8010be4:	687b      	ldr	r3, [r7, #4]
 8010be6:	2200      	movs	r2, #0
 8010be8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8010bec:	bf00      	nop
 8010bee:	3714      	adds	r7, #20
 8010bf0:	46bd      	mov	sp, r7
 8010bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bf6:	4770      	bx	lr
 8010bf8:	fffffc90 	.word	0xfffffc90

08010bfc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8010bfc:	b580      	push	{r7, lr}
 8010bfe:	b084      	sub	sp, #16
 8010c00:	af00      	add	r7, sp, #0
 8010c02:	60f8      	str	r0, [r7, #12]
 8010c04:	60b9      	str	r1, [r7, #8]
 8010c06:	603b      	str	r3, [r7, #0]
 8010c08:	4613      	mov	r3, r2
 8010c0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010c0c:	e010      	b.n	8010c30 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8010c0e:	f7f5 fa1f 	bl	8006050 <HAL_GetTick>
 8010c12:	4602      	mov	r2, r0
 8010c14:	69bb      	ldr	r3, [r7, #24]
 8010c16:	1ad3      	subs	r3, r2, r3
 8010c18:	683a      	ldr	r2, [r7, #0]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d803      	bhi.n	8010c26 <SPI_WaitOnFlagUntilTimeout+0x2a>
 8010c1e:	683b      	ldr	r3, [r7, #0]
 8010c20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c24:	d102      	bne.n	8010c2c <SPI_WaitOnFlagUntilTimeout+0x30>
 8010c26:	683b      	ldr	r3, [r7, #0]
 8010c28:	2b00      	cmp	r3, #0
 8010c2a:	d101      	bne.n	8010c30 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8010c2c:	2303      	movs	r3, #3
 8010c2e:	e00f      	b.n	8010c50 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	695a      	ldr	r2, [r3, #20]
 8010c36:	68bb      	ldr	r3, [r7, #8]
 8010c38:	4013      	ands	r3, r2
 8010c3a:	68ba      	ldr	r2, [r7, #8]
 8010c3c:	429a      	cmp	r2, r3
 8010c3e:	bf0c      	ite	eq
 8010c40:	2301      	moveq	r3, #1
 8010c42:	2300      	movne	r3, #0
 8010c44:	b2db      	uxtb	r3, r3
 8010c46:	461a      	mov	r2, r3
 8010c48:	79fb      	ldrb	r3, [r7, #7]
 8010c4a:	429a      	cmp	r2, r3
 8010c4c:	d0df      	beq.n	8010c0e <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8010c4e:	2300      	movs	r3, #0
}
 8010c50:	4618      	mov	r0, r3
 8010c52:	3710      	adds	r7, #16
 8010c54:	46bd      	mov	sp, r7
 8010c56:	bd80      	pop	{r7, pc}

08010c58 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8010c58:	b480      	push	{r7}
 8010c5a:	b085      	sub	sp, #20
 8010c5c:	af00      	add	r7, sp, #0
 8010c5e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c64:	095b      	lsrs	r3, r3, #5
 8010c66:	3301      	adds	r3, #1
 8010c68:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	68db      	ldr	r3, [r3, #12]
 8010c6e:	3301      	adds	r3, #1
 8010c70:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8010c72:	68bb      	ldr	r3, [r7, #8]
 8010c74:	3307      	adds	r3, #7
 8010c76:	08db      	lsrs	r3, r3, #3
 8010c78:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8010c7a:	68bb      	ldr	r3, [r7, #8]
 8010c7c:	68fa      	ldr	r2, [r7, #12]
 8010c7e:	fb02 f303 	mul.w	r3, r2, r3
}
 8010c82:	4618      	mov	r0, r3
 8010c84:	3714      	adds	r7, #20
 8010c86:	46bd      	mov	sp, r7
 8010c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c8c:	4770      	bx	lr

08010c8e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8010c8e:	b580      	push	{r7, lr}
 8010c90:	b082      	sub	sp, #8
 8010c92:	af00      	add	r7, sp, #0
 8010c94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8010c96:	687b      	ldr	r3, [r7, #4]
 8010c98:	2b00      	cmp	r3, #0
 8010c9a:	d101      	bne.n	8010ca0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8010c9c:	2301      	movs	r3, #1
 8010c9e:	e049      	b.n	8010d34 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8010ca0:	687b      	ldr	r3, [r7, #4]
 8010ca2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010ca6:	b2db      	uxtb	r3, r3
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d106      	bne.n	8010cba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	2200      	movs	r2, #0
 8010cb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f7f3 fe7b 	bl	80049b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010cba:	687b      	ldr	r3, [r7, #4]
 8010cbc:	2202      	movs	r2, #2
 8010cbe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	681a      	ldr	r2, [r3, #0]
 8010cc6:	687b      	ldr	r3, [r7, #4]
 8010cc8:	3304      	adds	r3, #4
 8010cca:	4619      	mov	r1, r3
 8010ccc:	4610      	mov	r0, r2
 8010cce:	f000 fad5 	bl	801127c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8010cd2:	687b      	ldr	r3, [r7, #4]
 8010cd4:	2201      	movs	r2, #1
 8010cd6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	2201      	movs	r2, #1
 8010cde:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8010ce2:	687b      	ldr	r3, [r7, #4]
 8010ce4:	2201      	movs	r2, #1
 8010ce6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	2201      	movs	r2, #1
 8010cee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8010cf2:	687b      	ldr	r3, [r7, #4]
 8010cf4:	2201      	movs	r2, #1
 8010cf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8010cfa:	687b      	ldr	r3, [r7, #4]
 8010cfc:	2201      	movs	r2, #1
 8010cfe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8010d02:	687b      	ldr	r3, [r7, #4]
 8010d04:	2201      	movs	r2, #1
 8010d06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8010d0a:	687b      	ldr	r3, [r7, #4]
 8010d0c:	2201      	movs	r2, #1
 8010d0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2201      	movs	r2, #1
 8010d16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	2201      	movs	r2, #1
 8010d1e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8010d22:	687b      	ldr	r3, [r7, #4]
 8010d24:	2201      	movs	r2, #1
 8010d26:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8010d2a:	687b      	ldr	r3, [r7, #4]
 8010d2c:	2201      	movs	r2, #1
 8010d2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8010d32:	2300      	movs	r3, #0
}
 8010d34:	4618      	mov	r0, r3
 8010d36:	3708      	adds	r7, #8
 8010d38:	46bd      	mov	sp, r7
 8010d3a:	bd80      	pop	{r7, pc}

08010d3c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b085      	sub	sp, #20
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8010d44:	687b      	ldr	r3, [r7, #4]
 8010d46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8010d4a:	b2db      	uxtb	r3, r3
 8010d4c:	2b01      	cmp	r3, #1
 8010d4e:	d001      	beq.n	8010d54 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8010d50:	2301      	movs	r3, #1
 8010d52:	e054      	b.n	8010dfe <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	2202      	movs	r2, #2
 8010d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8010d5c:	687b      	ldr	r3, [r7, #4]
 8010d5e:	681b      	ldr	r3, [r3, #0]
 8010d60:	68da      	ldr	r2, [r3, #12]
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	681b      	ldr	r3, [r3, #0]
 8010d66:	f042 0201 	orr.w	r2, r2, #1
 8010d6a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8010d6c:	687b      	ldr	r3, [r7, #4]
 8010d6e:	681b      	ldr	r3, [r3, #0]
 8010d70:	4a26      	ldr	r2, [pc, #152]	@ (8010e0c <HAL_TIM_Base_Start_IT+0xd0>)
 8010d72:	4293      	cmp	r3, r2
 8010d74:	d022      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	681b      	ldr	r3, [r3, #0]
 8010d7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8010d7e:	d01d      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	681b      	ldr	r3, [r3, #0]
 8010d84:	4a22      	ldr	r2, [pc, #136]	@ (8010e10 <HAL_TIM_Base_Start_IT+0xd4>)
 8010d86:	4293      	cmp	r3, r2
 8010d88:	d018      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	681b      	ldr	r3, [r3, #0]
 8010d8e:	4a21      	ldr	r2, [pc, #132]	@ (8010e14 <HAL_TIM_Base_Start_IT+0xd8>)
 8010d90:	4293      	cmp	r3, r2
 8010d92:	d013      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	681b      	ldr	r3, [r3, #0]
 8010d98:	4a1f      	ldr	r2, [pc, #124]	@ (8010e18 <HAL_TIM_Base_Start_IT+0xdc>)
 8010d9a:	4293      	cmp	r3, r2
 8010d9c:	d00e      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	681b      	ldr	r3, [r3, #0]
 8010da2:	4a1e      	ldr	r2, [pc, #120]	@ (8010e1c <HAL_TIM_Base_Start_IT+0xe0>)
 8010da4:	4293      	cmp	r3, r2
 8010da6:	d009      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	4a1c      	ldr	r2, [pc, #112]	@ (8010e20 <HAL_TIM_Base_Start_IT+0xe4>)
 8010dae:	4293      	cmp	r3, r2
 8010db0:	d004      	beq.n	8010dbc <HAL_TIM_Base_Start_IT+0x80>
 8010db2:	687b      	ldr	r3, [r7, #4]
 8010db4:	681b      	ldr	r3, [r3, #0]
 8010db6:	4a1b      	ldr	r2, [pc, #108]	@ (8010e24 <HAL_TIM_Base_Start_IT+0xe8>)
 8010db8:	4293      	cmp	r3, r2
 8010dba:	d115      	bne.n	8010de8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8010dbc:	687b      	ldr	r3, [r7, #4]
 8010dbe:	681b      	ldr	r3, [r3, #0]
 8010dc0:	689a      	ldr	r2, [r3, #8]
 8010dc2:	4b19      	ldr	r3, [pc, #100]	@ (8010e28 <HAL_TIM_Base_Start_IT+0xec>)
 8010dc4:	4013      	ands	r3, r2
 8010dc6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010dc8:	68fb      	ldr	r3, [r7, #12]
 8010dca:	2b06      	cmp	r3, #6
 8010dcc:	d015      	beq.n	8010dfa <HAL_TIM_Base_Start_IT+0xbe>
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8010dd4:	d011      	beq.n	8010dfa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	681b      	ldr	r3, [r3, #0]
 8010dda:	681a      	ldr	r2, [r3, #0]
 8010ddc:	687b      	ldr	r3, [r7, #4]
 8010dde:	681b      	ldr	r3, [r3, #0]
 8010de0:	f042 0201 	orr.w	r2, r2, #1
 8010de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010de6:	e008      	b.n	8010dfa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8010de8:	687b      	ldr	r3, [r7, #4]
 8010dea:	681b      	ldr	r3, [r3, #0]
 8010dec:	681a      	ldr	r2, [r3, #0]
 8010dee:	687b      	ldr	r3, [r7, #4]
 8010df0:	681b      	ldr	r3, [r3, #0]
 8010df2:	f042 0201 	orr.w	r2, r2, #1
 8010df6:	601a      	str	r2, [r3, #0]
 8010df8:	e000      	b.n	8010dfc <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8010dfa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8010dfc:	2300      	movs	r3, #0
}
 8010dfe:	4618      	mov	r0, r3
 8010e00:	3714      	adds	r7, #20
 8010e02:	46bd      	mov	sp, r7
 8010e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e08:	4770      	bx	lr
 8010e0a:	bf00      	nop
 8010e0c:	40010000 	.word	0x40010000
 8010e10:	40000400 	.word	0x40000400
 8010e14:	40000800 	.word	0x40000800
 8010e18:	40000c00 	.word	0x40000c00
 8010e1c:	40010400 	.word	0x40010400
 8010e20:	40001800 	.word	0x40001800
 8010e24:	40014000 	.word	0x40014000
 8010e28:	00010007 	.word	0x00010007

08010e2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8010e2c:	b580      	push	{r7, lr}
 8010e2e:	b084      	sub	sp, #16
 8010e30:	af00      	add	r7, sp, #0
 8010e32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8010e34:	687b      	ldr	r3, [r7, #4]
 8010e36:	681b      	ldr	r3, [r3, #0]
 8010e38:	68db      	ldr	r3, [r3, #12]
 8010e3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	681b      	ldr	r3, [r3, #0]
 8010e40:	691b      	ldr	r3, [r3, #16]
 8010e42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8010e44:	68bb      	ldr	r3, [r7, #8]
 8010e46:	f003 0302 	and.w	r3, r3, #2
 8010e4a:	2b00      	cmp	r3, #0
 8010e4c:	d020      	beq.n	8010e90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	f003 0302 	and.w	r3, r3, #2
 8010e54:	2b00      	cmp	r3, #0
 8010e56:	d01b      	beq.n	8010e90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8010e58:	687b      	ldr	r3, [r7, #4]
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	f06f 0202 	mvn.w	r2, #2
 8010e60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	2201      	movs	r2, #1
 8010e66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8010e68:	687b      	ldr	r3, [r7, #4]
 8010e6a:	681b      	ldr	r3, [r3, #0]
 8010e6c:	699b      	ldr	r3, [r3, #24]
 8010e6e:	f003 0303 	and.w	r3, r3, #3
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d003      	beq.n	8010e7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8010e76:	6878      	ldr	r0, [r7, #4]
 8010e78:	f000 f9e2 	bl	8011240 <HAL_TIM_IC_CaptureCallback>
 8010e7c:	e005      	b.n	8010e8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8010e7e:	6878      	ldr	r0, [r7, #4]
 8010e80:	f000 f9d4 	bl	801122c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010e84:	6878      	ldr	r0, [r7, #4]
 8010e86:	f000 f9e5 	bl	8011254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	2200      	movs	r2, #0
 8010e8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8010e90:	68bb      	ldr	r3, [r7, #8]
 8010e92:	f003 0304 	and.w	r3, r3, #4
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d020      	beq.n	8010edc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	f003 0304 	and.w	r3, r3, #4
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d01b      	beq.n	8010edc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8010ea4:	687b      	ldr	r3, [r7, #4]
 8010ea6:	681b      	ldr	r3, [r3, #0]
 8010ea8:	f06f 0204 	mvn.w	r2, #4
 8010eac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8010eae:	687b      	ldr	r3, [r7, #4]
 8010eb0:	2202      	movs	r2, #2
 8010eb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	681b      	ldr	r3, [r3, #0]
 8010eb8:	699b      	ldr	r3, [r3, #24]
 8010eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d003      	beq.n	8010eca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010ec2:	6878      	ldr	r0, [r7, #4]
 8010ec4:	f000 f9bc 	bl	8011240 <HAL_TIM_IC_CaptureCallback>
 8010ec8:	e005      	b.n	8010ed6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f000 f9ae 	bl	801122c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010ed0:	6878      	ldr	r0, [r7, #4]
 8010ed2:	f000 f9bf 	bl	8011254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	2200      	movs	r2, #0
 8010eda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8010edc:	68bb      	ldr	r3, [r7, #8]
 8010ede:	f003 0308 	and.w	r3, r3, #8
 8010ee2:	2b00      	cmp	r3, #0
 8010ee4:	d020      	beq.n	8010f28 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	f003 0308 	and.w	r3, r3, #8
 8010eec:	2b00      	cmp	r3, #0
 8010eee:	d01b      	beq.n	8010f28 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	681b      	ldr	r3, [r3, #0]
 8010ef4:	f06f 0208 	mvn.w	r2, #8
 8010ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8010efa:	687b      	ldr	r3, [r7, #4]
 8010efc:	2204      	movs	r2, #4
 8010efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	69db      	ldr	r3, [r3, #28]
 8010f06:	f003 0303 	and.w	r3, r3, #3
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d003      	beq.n	8010f16 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010f0e:	6878      	ldr	r0, [r7, #4]
 8010f10:	f000 f996 	bl	8011240 <HAL_TIM_IC_CaptureCallback>
 8010f14:	e005      	b.n	8010f22 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010f16:	6878      	ldr	r0, [r7, #4]
 8010f18:	f000 f988 	bl	801122c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010f1c:	6878      	ldr	r0, [r7, #4]
 8010f1e:	f000 f999 	bl	8011254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	2200      	movs	r2, #0
 8010f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8010f28:	68bb      	ldr	r3, [r7, #8]
 8010f2a:	f003 0310 	and.w	r3, r3, #16
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d020      	beq.n	8010f74 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	f003 0310 	and.w	r3, r3, #16
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d01b      	beq.n	8010f74 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	681b      	ldr	r3, [r3, #0]
 8010f40:	f06f 0210 	mvn.w	r2, #16
 8010f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	2208      	movs	r2, #8
 8010f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8010f4c:	687b      	ldr	r3, [r7, #4]
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	69db      	ldr	r3, [r3, #28]
 8010f52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8010f56:	2b00      	cmp	r3, #0
 8010f58:	d003      	beq.n	8010f62 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8010f5a:	6878      	ldr	r0, [r7, #4]
 8010f5c:	f000 f970 	bl	8011240 <HAL_TIM_IC_CaptureCallback>
 8010f60:	e005      	b.n	8010f6e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8010f62:	6878      	ldr	r0, [r7, #4]
 8010f64:	f000 f962 	bl	801122c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8010f68:	6878      	ldr	r0, [r7, #4]
 8010f6a:	f000 f973 	bl	8011254 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	2200      	movs	r2, #0
 8010f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8010f74:	68bb      	ldr	r3, [r7, #8]
 8010f76:	f003 0301 	and.w	r3, r3, #1
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d00c      	beq.n	8010f98 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	f003 0301 	and.w	r3, r3, #1
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d007      	beq.n	8010f98 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	681b      	ldr	r3, [r3, #0]
 8010f8c:	f06f 0201 	mvn.w	r2, #1
 8010f90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8010f92:	6878      	ldr	r0, [r7, #4]
 8010f94:	f7f0 fd44 	bl	8001a20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010f98:	68bb      	ldr	r3, [r7, #8]
 8010f9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d104      	bne.n	8010fac <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8010fa2:	68bb      	ldr	r3, [r7, #8]
 8010fa4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8010fa8:	2b00      	cmp	r3, #0
 8010faa:	d00c      	beq.n	8010fc6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fb2:	2b00      	cmp	r3, #0
 8010fb4:	d007      	beq.n	8010fc6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8010fbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8010fc0:	6878      	ldr	r0, [r7, #4]
 8010fc2:	f000 fb31 	bl	8011628 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8010fc6:	68bb      	ldr	r3, [r7, #8]
 8010fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d00c      	beq.n	8010fea <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8010fd0:	68fb      	ldr	r3, [r7, #12]
 8010fd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010fd6:	2b00      	cmp	r3, #0
 8010fd8:	d007      	beq.n	8010fea <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8010fda:	687b      	ldr	r3, [r7, #4]
 8010fdc:	681b      	ldr	r3, [r3, #0]
 8010fde:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8010fe2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8010fe4:	6878      	ldr	r0, [r7, #4]
 8010fe6:	f000 fb29 	bl	801163c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8010fea:	68bb      	ldr	r3, [r7, #8]
 8010fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d00c      	beq.n	801100e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8010ff4:	68fb      	ldr	r3, [r7, #12]
 8010ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d007      	beq.n	801100e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8011006:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8011008:	6878      	ldr	r0, [r7, #4]
 801100a:	f000 f92d 	bl	8011268 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 801100e:	68bb      	ldr	r3, [r7, #8]
 8011010:	f003 0320 	and.w	r3, r3, #32
 8011014:	2b00      	cmp	r3, #0
 8011016:	d00c      	beq.n	8011032 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8011018:	68fb      	ldr	r3, [r7, #12]
 801101a:	f003 0320 	and.w	r3, r3, #32
 801101e:	2b00      	cmp	r3, #0
 8011020:	d007      	beq.n	8011032 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	681b      	ldr	r3, [r3, #0]
 8011026:	f06f 0220 	mvn.w	r2, #32
 801102a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 801102c:	6878      	ldr	r0, [r7, #4]
 801102e:	f000 faf1 	bl	8011614 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8011032:	bf00      	nop
 8011034:	3710      	adds	r7, #16
 8011036:	46bd      	mov	sp, r7
 8011038:	bd80      	pop	{r7, pc}
	...

0801103c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 801103c:	b580      	push	{r7, lr}
 801103e:	b084      	sub	sp, #16
 8011040:	af00      	add	r7, sp, #0
 8011042:	6078      	str	r0, [r7, #4]
 8011044:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8011046:	2300      	movs	r3, #0
 8011048:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011050:	2b01      	cmp	r3, #1
 8011052:	d101      	bne.n	8011058 <HAL_TIM_ConfigClockSource+0x1c>
 8011054:	2302      	movs	r3, #2
 8011056:	e0dc      	b.n	8011212 <HAL_TIM_ConfigClockSource+0x1d6>
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	2201      	movs	r2, #1
 801105c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	2202      	movs	r2, #2
 8011064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	681b      	ldr	r3, [r3, #0]
 801106c:	689b      	ldr	r3, [r3, #8]
 801106e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8011070:	68ba      	ldr	r2, [r7, #8]
 8011072:	4b6a      	ldr	r3, [pc, #424]	@ (801121c <HAL_TIM_ConfigClockSource+0x1e0>)
 8011074:	4013      	ands	r3, r2
 8011076:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8011078:	68bb      	ldr	r3, [r7, #8]
 801107a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 801107e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	68ba      	ldr	r2, [r7, #8]
 8011086:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8011088:	683b      	ldr	r3, [r7, #0]
 801108a:	681b      	ldr	r3, [r3, #0]
 801108c:	4a64      	ldr	r2, [pc, #400]	@ (8011220 <HAL_TIM_ConfigClockSource+0x1e4>)
 801108e:	4293      	cmp	r3, r2
 8011090:	f000 80a9 	beq.w	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 8011094:	4a62      	ldr	r2, [pc, #392]	@ (8011220 <HAL_TIM_ConfigClockSource+0x1e4>)
 8011096:	4293      	cmp	r3, r2
 8011098:	f200 80ae 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 801109c:	4a61      	ldr	r2, [pc, #388]	@ (8011224 <HAL_TIM_ConfigClockSource+0x1e8>)
 801109e:	4293      	cmp	r3, r2
 80110a0:	f000 80a1 	beq.w	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 80110a4:	4a5f      	ldr	r2, [pc, #380]	@ (8011224 <HAL_TIM_ConfigClockSource+0x1e8>)
 80110a6:	4293      	cmp	r3, r2
 80110a8:	f200 80a6 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110ac:	4a5e      	ldr	r2, [pc, #376]	@ (8011228 <HAL_TIM_ConfigClockSource+0x1ec>)
 80110ae:	4293      	cmp	r3, r2
 80110b0:	f000 8099 	beq.w	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 80110b4:	4a5c      	ldr	r2, [pc, #368]	@ (8011228 <HAL_TIM_ConfigClockSource+0x1ec>)
 80110b6:	4293      	cmp	r3, r2
 80110b8:	f200 809e 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110bc:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80110c0:	f000 8091 	beq.w	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 80110c4:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80110c8:	f200 8096 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110cc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80110d0:	f000 8089 	beq.w	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 80110d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80110d8:	f200 808e 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80110e0:	d03e      	beq.n	8011160 <HAL_TIM_ConfigClockSource+0x124>
 80110e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80110e6:	f200 8087 	bhi.w	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80110ee:	f000 8086 	beq.w	80111fe <HAL_TIM_ConfigClockSource+0x1c2>
 80110f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80110f6:	d87f      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 80110f8:	2b70      	cmp	r3, #112	@ 0x70
 80110fa:	d01a      	beq.n	8011132 <HAL_TIM_ConfigClockSource+0xf6>
 80110fc:	2b70      	cmp	r3, #112	@ 0x70
 80110fe:	d87b      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011100:	2b60      	cmp	r3, #96	@ 0x60
 8011102:	d050      	beq.n	80111a6 <HAL_TIM_ConfigClockSource+0x16a>
 8011104:	2b60      	cmp	r3, #96	@ 0x60
 8011106:	d877      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011108:	2b50      	cmp	r3, #80	@ 0x50
 801110a:	d03c      	beq.n	8011186 <HAL_TIM_ConfigClockSource+0x14a>
 801110c:	2b50      	cmp	r3, #80	@ 0x50
 801110e:	d873      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011110:	2b40      	cmp	r3, #64	@ 0x40
 8011112:	d058      	beq.n	80111c6 <HAL_TIM_ConfigClockSource+0x18a>
 8011114:	2b40      	cmp	r3, #64	@ 0x40
 8011116:	d86f      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011118:	2b30      	cmp	r3, #48	@ 0x30
 801111a:	d064      	beq.n	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 801111c:	2b30      	cmp	r3, #48	@ 0x30
 801111e:	d86b      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011120:	2b20      	cmp	r3, #32
 8011122:	d060      	beq.n	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 8011124:	2b20      	cmp	r3, #32
 8011126:	d867      	bhi.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
 8011128:	2b00      	cmp	r3, #0
 801112a:	d05c      	beq.n	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 801112c:	2b10      	cmp	r3, #16
 801112e:	d05a      	beq.n	80111e6 <HAL_TIM_ConfigClockSource+0x1aa>
 8011130:	e062      	b.n	80111f8 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011132:	687b      	ldr	r3, [r7, #4]
 8011134:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011136:	683b      	ldr	r3, [r7, #0]
 8011138:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 801113a:	683b      	ldr	r3, [r7, #0]
 801113c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801113e:	683b      	ldr	r3, [r7, #0]
 8011140:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011142:	f000 f9b9 	bl	80114b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8011146:	687b      	ldr	r3, [r7, #4]
 8011148:	681b      	ldr	r3, [r3, #0]
 801114a:	689b      	ldr	r3, [r3, #8]
 801114c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8011154:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	681b      	ldr	r3, [r3, #0]
 801115a:	68ba      	ldr	r2, [r7, #8]
 801115c:	609a      	str	r2, [r3, #8]
      break;
 801115e:	e04f      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8011160:	687b      	ldr	r3, [r7, #4]
 8011162:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8011164:	683b      	ldr	r3, [r7, #0]
 8011166:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8011168:	683b      	ldr	r3, [r7, #0]
 801116a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801116c:	683b      	ldr	r3, [r7, #0]
 801116e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8011170:	f000 f9a2 	bl	80114b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	689a      	ldr	r2, [r3, #8]
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8011182:	609a      	str	r2, [r3, #8]
      break;
 8011184:	e03c      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8011186:	687b      	ldr	r3, [r7, #4]
 8011188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801118a:	683b      	ldr	r3, [r7, #0]
 801118c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801118e:	683b      	ldr	r3, [r7, #0]
 8011190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8011192:	461a      	mov	r2, r3
 8011194:	f000 f912 	bl	80113bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	2150      	movs	r1, #80	@ 0x50
 801119e:	4618      	mov	r0, r3
 80111a0:	f000 f96c 	bl	801147c <TIM_ITRx_SetConfig>
      break;
 80111a4:	e02c      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80111aa:	683b      	ldr	r3, [r7, #0]
 80111ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80111ae:	683b      	ldr	r3, [r7, #0]
 80111b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80111b2:	461a      	mov	r2, r3
 80111b4:	f000 f931 	bl	801141a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	2160      	movs	r1, #96	@ 0x60
 80111be:	4618      	mov	r0, r3
 80111c0:	f000 f95c 	bl	801147c <TIM_ITRx_SetConfig>
      break;
 80111c4:	e01c      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80111c6:	687b      	ldr	r3, [r7, #4]
 80111c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80111ca:	683b      	ldr	r3, [r7, #0]
 80111cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80111ce:	683b      	ldr	r3, [r7, #0]
 80111d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80111d2:	461a      	mov	r2, r3
 80111d4:	f000 f8f2 	bl	80113bc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	2140      	movs	r1, #64	@ 0x40
 80111de:	4618      	mov	r0, r3
 80111e0:	f000 f94c 	bl	801147c <TIM_ITRx_SetConfig>
      break;
 80111e4:	e00c      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>
    case TIM_CLOCKSOURCE_ITR8:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80111e6:	687b      	ldr	r3, [r7, #4]
 80111e8:	681a      	ldr	r2, [r3, #0]
 80111ea:	683b      	ldr	r3, [r7, #0]
 80111ec:	681b      	ldr	r3, [r3, #0]
 80111ee:	4619      	mov	r1, r3
 80111f0:	4610      	mov	r0, r2
 80111f2:	f000 f943 	bl	801147c <TIM_ITRx_SetConfig>
      break;
 80111f6:	e003      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>
    }

    default:
      status = HAL_ERROR;
 80111f8:	2301      	movs	r3, #1
 80111fa:	73fb      	strb	r3, [r7, #15]
      break;
 80111fc:	e000      	b.n	8011200 <HAL_TIM_ConfigClockSource+0x1c4>
      break;
 80111fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2201      	movs	r2, #1
 8011204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8011208:	687b      	ldr	r3, [r7, #4]
 801120a:	2200      	movs	r2, #0
 801120c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8011210:	7bfb      	ldrb	r3, [r7, #15]
}
 8011212:	4618      	mov	r0, r3
 8011214:	3710      	adds	r7, #16
 8011216:	46bd      	mov	sp, r7
 8011218:	bd80      	pop	{r7, pc}
 801121a:	bf00      	nop
 801121c:	ffceff88 	.word	0xffceff88
 8011220:	00100040 	.word	0x00100040
 8011224:	00100030 	.word	0x00100030
 8011228:	00100020 	.word	0x00100020

0801122c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 801122c:	b480      	push	{r7}
 801122e:	b083      	sub	sp, #12
 8011230:	af00      	add	r7, sp, #0
 8011232:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8011234:	bf00      	nop
 8011236:	370c      	adds	r7, #12
 8011238:	46bd      	mov	sp, r7
 801123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801123e:	4770      	bx	lr

08011240 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8011240:	b480      	push	{r7}
 8011242:	b083      	sub	sp, #12
 8011244:	af00      	add	r7, sp, #0
 8011246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8011248:	bf00      	nop
 801124a:	370c      	adds	r7, #12
 801124c:	46bd      	mov	sp, r7
 801124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011252:	4770      	bx	lr

08011254 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8011254:	b480      	push	{r7}
 8011256:	b083      	sub	sp, #12
 8011258:	af00      	add	r7, sp, #0
 801125a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 801125c:	bf00      	nop
 801125e:	370c      	adds	r7, #12
 8011260:	46bd      	mov	sp, r7
 8011262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011266:	4770      	bx	lr

08011268 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8011268:	b480      	push	{r7}
 801126a:	b083      	sub	sp, #12
 801126c:	af00      	add	r7, sp, #0
 801126e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8011270:	bf00      	nop
 8011272:	370c      	adds	r7, #12
 8011274:	46bd      	mov	sp, r7
 8011276:	f85d 7b04 	ldr.w	r7, [sp], #4
 801127a:	4770      	bx	lr

0801127c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 801127c:	b480      	push	{r7}
 801127e:	b085      	sub	sp, #20
 8011280:	af00      	add	r7, sp, #0
 8011282:	6078      	str	r0, [r7, #4]
 8011284:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	681b      	ldr	r3, [r3, #0]
 801128a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	4a43      	ldr	r2, [pc, #268]	@ (801139c <TIM_Base_SetConfig+0x120>)
 8011290:	4293      	cmp	r3, r2
 8011292:	d013      	beq.n	80112bc <TIM_Base_SetConfig+0x40>
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801129a:	d00f      	beq.n	80112bc <TIM_Base_SetConfig+0x40>
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	4a40      	ldr	r2, [pc, #256]	@ (80113a0 <TIM_Base_SetConfig+0x124>)
 80112a0:	4293      	cmp	r3, r2
 80112a2:	d00b      	beq.n	80112bc <TIM_Base_SetConfig+0x40>
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	4a3f      	ldr	r2, [pc, #252]	@ (80113a4 <TIM_Base_SetConfig+0x128>)
 80112a8:	4293      	cmp	r3, r2
 80112aa:	d007      	beq.n	80112bc <TIM_Base_SetConfig+0x40>
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	4a3e      	ldr	r2, [pc, #248]	@ (80113a8 <TIM_Base_SetConfig+0x12c>)
 80112b0:	4293      	cmp	r3, r2
 80112b2:	d003      	beq.n	80112bc <TIM_Base_SetConfig+0x40>
 80112b4:	687b      	ldr	r3, [r7, #4]
 80112b6:	4a3d      	ldr	r2, [pc, #244]	@ (80113ac <TIM_Base_SetConfig+0x130>)
 80112b8:	4293      	cmp	r3, r2
 80112ba:	d108      	bne.n	80112ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80112bc:	68fb      	ldr	r3, [r7, #12]
 80112be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80112c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80112c4:	683b      	ldr	r3, [r7, #0]
 80112c6:	685b      	ldr	r3, [r3, #4]
 80112c8:	68fa      	ldr	r2, [r7, #12]
 80112ca:	4313      	orrs	r3, r2
 80112cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	4a32      	ldr	r2, [pc, #200]	@ (801139c <TIM_Base_SetConfig+0x120>)
 80112d2:	4293      	cmp	r3, r2
 80112d4:	d01f      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112d6:	687b      	ldr	r3, [r7, #4]
 80112d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80112dc:	d01b      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	4a2f      	ldr	r2, [pc, #188]	@ (80113a0 <TIM_Base_SetConfig+0x124>)
 80112e2:	4293      	cmp	r3, r2
 80112e4:	d017      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	4a2e      	ldr	r2, [pc, #184]	@ (80113a4 <TIM_Base_SetConfig+0x128>)
 80112ea:	4293      	cmp	r3, r2
 80112ec:	d013      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	4a2d      	ldr	r2, [pc, #180]	@ (80113a8 <TIM_Base_SetConfig+0x12c>)
 80112f2:	4293      	cmp	r3, r2
 80112f4:	d00f      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112f6:	687b      	ldr	r3, [r7, #4]
 80112f8:	4a2c      	ldr	r2, [pc, #176]	@ (80113ac <TIM_Base_SetConfig+0x130>)
 80112fa:	4293      	cmp	r3, r2
 80112fc:	d00b      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	4a2b      	ldr	r2, [pc, #172]	@ (80113b0 <TIM_Base_SetConfig+0x134>)
 8011302:	4293      	cmp	r3, r2
 8011304:	d007      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	4a2a      	ldr	r2, [pc, #168]	@ (80113b4 <TIM_Base_SetConfig+0x138>)
 801130a:	4293      	cmp	r3, r2
 801130c:	d003      	beq.n	8011316 <TIM_Base_SetConfig+0x9a>
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	4a29      	ldr	r2, [pc, #164]	@ (80113b8 <TIM_Base_SetConfig+0x13c>)
 8011312:	4293      	cmp	r3, r2
 8011314:	d108      	bne.n	8011328 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 801131c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 801131e:	683b      	ldr	r3, [r7, #0]
 8011320:	68db      	ldr	r3, [r3, #12]
 8011322:	68fa      	ldr	r2, [r7, #12]
 8011324:	4313      	orrs	r3, r2
 8011326:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8011328:	68fb      	ldr	r3, [r7, #12]
 801132a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 801132e:	683b      	ldr	r3, [r7, #0]
 8011330:	695b      	ldr	r3, [r3, #20]
 8011332:	4313      	orrs	r3, r2
 8011334:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8011336:	683b      	ldr	r3, [r7, #0]
 8011338:	689a      	ldr	r2, [r3, #8]
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801133e:	683b      	ldr	r3, [r7, #0]
 8011340:	681a      	ldr	r2, [r3, #0]
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011346:	687b      	ldr	r3, [r7, #4]
 8011348:	4a14      	ldr	r2, [pc, #80]	@ (801139c <TIM_Base_SetConfig+0x120>)
 801134a:	4293      	cmp	r3, r2
 801134c:	d00f      	beq.n	801136e <TIM_Base_SetConfig+0xf2>
 801134e:	687b      	ldr	r3, [r7, #4]
 8011350:	4a16      	ldr	r2, [pc, #88]	@ (80113ac <TIM_Base_SetConfig+0x130>)
 8011352:	4293      	cmp	r3, r2
 8011354:	d00b      	beq.n	801136e <TIM_Base_SetConfig+0xf2>
 8011356:	687b      	ldr	r3, [r7, #4]
 8011358:	4a15      	ldr	r2, [pc, #84]	@ (80113b0 <TIM_Base_SetConfig+0x134>)
 801135a:	4293      	cmp	r3, r2
 801135c:	d007      	beq.n	801136e <TIM_Base_SetConfig+0xf2>
 801135e:	687b      	ldr	r3, [r7, #4]
 8011360:	4a14      	ldr	r2, [pc, #80]	@ (80113b4 <TIM_Base_SetConfig+0x138>)
 8011362:	4293      	cmp	r3, r2
 8011364:	d003      	beq.n	801136e <TIM_Base_SetConfig+0xf2>
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	4a13      	ldr	r2, [pc, #76]	@ (80113b8 <TIM_Base_SetConfig+0x13c>)
 801136a:	4293      	cmp	r3, r2
 801136c:	d103      	bne.n	8011376 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801136e:	683b      	ldr	r3, [r7, #0]
 8011370:	691a      	ldr	r2, [r3, #16]
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8011376:	687b      	ldr	r3, [r7, #4]
 8011378:	681b      	ldr	r3, [r3, #0]
 801137a:	f043 0204 	orr.w	r2, r3, #4
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	2201      	movs	r2, #1
 8011386:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8011388:	687b      	ldr	r3, [r7, #4]
 801138a:	68fa      	ldr	r2, [r7, #12]
 801138c:	601a      	str	r2, [r3, #0]
}
 801138e:	bf00      	nop
 8011390:	3714      	adds	r7, #20
 8011392:	46bd      	mov	sp, r7
 8011394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011398:	4770      	bx	lr
 801139a:	bf00      	nop
 801139c:	40010000 	.word	0x40010000
 80113a0:	40000400 	.word	0x40000400
 80113a4:	40000800 	.word	0x40000800
 80113a8:	40000c00 	.word	0x40000c00
 80113ac:	40010400 	.word	0x40010400
 80113b0:	40014000 	.word	0x40014000
 80113b4:	40014400 	.word	0x40014400
 80113b8:	40014800 	.word	0x40014800

080113bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80113bc:	b480      	push	{r7}
 80113be:	b087      	sub	sp, #28
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	60f8      	str	r0, [r7, #12]
 80113c4:	60b9      	str	r1, [r7, #8]
 80113c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80113c8:	68fb      	ldr	r3, [r7, #12]
 80113ca:	6a1b      	ldr	r3, [r3, #32]
 80113cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80113ce:	68fb      	ldr	r3, [r7, #12]
 80113d0:	6a1b      	ldr	r3, [r3, #32]
 80113d2:	f023 0201 	bic.w	r2, r3, #1
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	699b      	ldr	r3, [r3, #24]
 80113de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80113e0:	693b      	ldr	r3, [r7, #16]
 80113e2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80113e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80113e8:	687b      	ldr	r3, [r7, #4]
 80113ea:	011b      	lsls	r3, r3, #4
 80113ec:	693a      	ldr	r2, [r7, #16]
 80113ee:	4313      	orrs	r3, r2
 80113f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80113f2:	697b      	ldr	r3, [r7, #20]
 80113f4:	f023 030a 	bic.w	r3, r3, #10
 80113f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80113fa:	697a      	ldr	r2, [r7, #20]
 80113fc:	68bb      	ldr	r3, [r7, #8]
 80113fe:	4313      	orrs	r3, r2
 8011400:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	693a      	ldr	r2, [r7, #16]
 8011406:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	697a      	ldr	r2, [r7, #20]
 801140c:	621a      	str	r2, [r3, #32]
}
 801140e:	bf00      	nop
 8011410:	371c      	adds	r7, #28
 8011412:	46bd      	mov	sp, r7
 8011414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011418:	4770      	bx	lr

0801141a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 801141a:	b480      	push	{r7}
 801141c:	b087      	sub	sp, #28
 801141e:	af00      	add	r7, sp, #0
 8011420:	60f8      	str	r0, [r7, #12]
 8011422:	60b9      	str	r1, [r7, #8]
 8011424:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8011426:	68fb      	ldr	r3, [r7, #12]
 8011428:	6a1b      	ldr	r3, [r3, #32]
 801142a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801142c:	68fb      	ldr	r3, [r7, #12]
 801142e:	6a1b      	ldr	r3, [r3, #32]
 8011430:	f023 0210 	bic.w	r2, r3, #16
 8011434:	68fb      	ldr	r3, [r7, #12]
 8011436:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8011438:	68fb      	ldr	r3, [r7, #12]
 801143a:	699b      	ldr	r3, [r3, #24]
 801143c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 801143e:	693b      	ldr	r3, [r7, #16]
 8011440:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8011444:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8011446:	687b      	ldr	r3, [r7, #4]
 8011448:	031b      	lsls	r3, r3, #12
 801144a:	693a      	ldr	r2, [r7, #16]
 801144c:	4313      	orrs	r3, r2
 801144e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8011450:	697b      	ldr	r3, [r7, #20]
 8011452:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8011456:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8011458:	68bb      	ldr	r3, [r7, #8]
 801145a:	011b      	lsls	r3, r3, #4
 801145c:	697a      	ldr	r2, [r7, #20]
 801145e:	4313      	orrs	r3, r2
 8011460:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	693a      	ldr	r2, [r7, #16]
 8011466:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	697a      	ldr	r2, [r7, #20]
 801146c:	621a      	str	r2, [r3, #32]
}
 801146e:	bf00      	nop
 8011470:	371c      	adds	r7, #28
 8011472:	46bd      	mov	sp, r7
 8011474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011478:	4770      	bx	lr
	...

0801147c <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 801147c:	b480      	push	{r7}
 801147e:	b085      	sub	sp, #20
 8011480:	af00      	add	r7, sp, #0
 8011482:	6078      	str	r0, [r7, #4]
 8011484:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	689b      	ldr	r3, [r3, #8]
 801148a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 801148c:	68fa      	ldr	r2, [r7, #12]
 801148e:	4b09      	ldr	r3, [pc, #36]	@ (80114b4 <TIM_ITRx_SetConfig+0x38>)
 8011490:	4013      	ands	r3, r2
 8011492:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8011494:	683a      	ldr	r2, [r7, #0]
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	4313      	orrs	r3, r2
 801149a:	f043 0307 	orr.w	r3, r3, #7
 801149e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	68fa      	ldr	r2, [r7, #12]
 80114a4:	609a      	str	r2, [r3, #8]
}
 80114a6:	bf00      	nop
 80114a8:	3714      	adds	r7, #20
 80114aa:	46bd      	mov	sp, r7
 80114ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114b0:	4770      	bx	lr
 80114b2:	bf00      	nop
 80114b4:	ffcfff8f 	.word	0xffcfff8f

080114b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80114b8:	b480      	push	{r7}
 80114ba:	b087      	sub	sp, #28
 80114bc:	af00      	add	r7, sp, #0
 80114be:	60f8      	str	r0, [r7, #12]
 80114c0:	60b9      	str	r1, [r7, #8]
 80114c2:	607a      	str	r2, [r7, #4]
 80114c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80114c6:	68fb      	ldr	r3, [r7, #12]
 80114c8:	689b      	ldr	r3, [r3, #8]
 80114ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80114cc:	697b      	ldr	r3, [r7, #20]
 80114ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80114d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80114d4:	683b      	ldr	r3, [r7, #0]
 80114d6:	021a      	lsls	r2, r3, #8
 80114d8:	687b      	ldr	r3, [r7, #4]
 80114da:	431a      	orrs	r2, r3
 80114dc:	68bb      	ldr	r3, [r7, #8]
 80114de:	4313      	orrs	r3, r2
 80114e0:	697a      	ldr	r2, [r7, #20]
 80114e2:	4313      	orrs	r3, r2
 80114e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	697a      	ldr	r2, [r7, #20]
 80114ea:	609a      	str	r2, [r3, #8]
}
 80114ec:	bf00      	nop
 80114ee:	371c      	adds	r7, #28
 80114f0:	46bd      	mov	sp, r7
 80114f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f6:	4770      	bx	lr

080114f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80114f8:	b480      	push	{r7}
 80114fa:	b085      	sub	sp, #20
 80114fc:	af00      	add	r7, sp, #0
 80114fe:	6078      	str	r0, [r7, #4]
 8011500:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8011502:	687b      	ldr	r3, [r7, #4]
 8011504:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8011508:	2b01      	cmp	r3, #1
 801150a:	d101      	bne.n	8011510 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 801150c:	2302      	movs	r3, #2
 801150e:	e06d      	b.n	80115ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	2201      	movs	r2, #1
 8011514:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	2202      	movs	r2, #2
 801151c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8011520:	687b      	ldr	r3, [r7, #4]
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	685b      	ldr	r3, [r3, #4]
 8011526:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	681b      	ldr	r3, [r3, #0]
 801152c:	689b      	ldr	r3, [r3, #8]
 801152e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	681b      	ldr	r3, [r3, #0]
 8011534:	4a30      	ldr	r2, [pc, #192]	@ (80115f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011536:	4293      	cmp	r3, r2
 8011538:	d004      	beq.n	8011544 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	681b      	ldr	r3, [r3, #0]
 801153e:	4a2f      	ldr	r2, [pc, #188]	@ (80115fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8011540:	4293      	cmp	r3, r2
 8011542:	d108      	bne.n	8011556 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 801154a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	685b      	ldr	r3, [r3, #4]
 8011550:	68fa      	ldr	r2, [r7, #12]
 8011552:	4313      	orrs	r3, r2
 8011554:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8011556:	68fb      	ldr	r3, [r7, #12]
 8011558:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801155c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 801155e:	683b      	ldr	r3, [r7, #0]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	68fa      	ldr	r2, [r7, #12]
 8011564:	4313      	orrs	r3, r2
 8011566:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8011568:	687b      	ldr	r3, [r7, #4]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	68fa      	ldr	r2, [r7, #12]
 801156e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8011570:	687b      	ldr	r3, [r7, #4]
 8011572:	681b      	ldr	r3, [r3, #0]
 8011574:	4a20      	ldr	r2, [pc, #128]	@ (80115f8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8011576:	4293      	cmp	r3, r2
 8011578:	d022      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801157a:	687b      	ldr	r3, [r7, #4]
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8011582:	d01d      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011584:	687b      	ldr	r3, [r7, #4]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	4a1d      	ldr	r2, [pc, #116]	@ (8011600 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 801158a:	4293      	cmp	r3, r2
 801158c:	d018      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 801158e:	687b      	ldr	r3, [r7, #4]
 8011590:	681b      	ldr	r3, [r3, #0]
 8011592:	4a1c      	ldr	r2, [pc, #112]	@ (8011604 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8011594:	4293      	cmp	r3, r2
 8011596:	d013      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	4a1a      	ldr	r2, [pc, #104]	@ (8011608 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 801159e:	4293      	cmp	r3, r2
 80115a0:	d00e      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	4a15      	ldr	r2, [pc, #84]	@ (80115fc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80115a8:	4293      	cmp	r3, r2
 80115aa:	d009      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	681b      	ldr	r3, [r3, #0]
 80115b0:	4a16      	ldr	r2, [pc, #88]	@ (801160c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80115b2:	4293      	cmp	r3, r2
 80115b4:	d004      	beq.n	80115c0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80115b6:	687b      	ldr	r3, [r7, #4]
 80115b8:	681b      	ldr	r3, [r3, #0]
 80115ba:	4a15      	ldr	r2, [pc, #84]	@ (8011610 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80115bc:	4293      	cmp	r3, r2
 80115be:	d10c      	bne.n	80115da <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80115c0:	68bb      	ldr	r3, [r7, #8]
 80115c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80115c6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80115c8:	683b      	ldr	r3, [r7, #0]
 80115ca:	689b      	ldr	r3, [r3, #8]
 80115cc:	68ba      	ldr	r2, [r7, #8]
 80115ce:	4313      	orrs	r3, r2
 80115d0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	681b      	ldr	r3, [r3, #0]
 80115d6:	68ba      	ldr	r2, [r7, #8]
 80115d8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80115da:	687b      	ldr	r3, [r7, #4]
 80115dc:	2201      	movs	r2, #1
 80115de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2200      	movs	r2, #0
 80115e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80115ea:	2300      	movs	r3, #0
}
 80115ec:	4618      	mov	r0, r3
 80115ee:	3714      	adds	r7, #20
 80115f0:	46bd      	mov	sp, r7
 80115f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115f6:	4770      	bx	lr
 80115f8:	40010000 	.word	0x40010000
 80115fc:	40010400 	.word	0x40010400
 8011600:	40000400 	.word	0x40000400
 8011604:	40000800 	.word	0x40000800
 8011608:	40000c00 	.word	0x40000c00
 801160c:	40001800 	.word	0x40001800
 8011610:	40014000 	.word	0x40014000

08011614 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8011614:	b480      	push	{r7}
 8011616:	b083      	sub	sp, #12
 8011618:	af00      	add	r7, sp, #0
 801161a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 801161c:	bf00      	nop
 801161e:	370c      	adds	r7, #12
 8011620:	46bd      	mov	sp, r7
 8011622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011626:	4770      	bx	lr

08011628 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8011628:	b480      	push	{r7}
 801162a:	b083      	sub	sp, #12
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8011630:	bf00      	nop
 8011632:	370c      	adds	r7, #12
 8011634:	46bd      	mov	sp, r7
 8011636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801163a:	4770      	bx	lr

0801163c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 801163c:	b480      	push	{r7}
 801163e:	b083      	sub	sp, #12
 8011640:	af00      	add	r7, sp, #0
 8011642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8011644:	bf00      	nop
 8011646:	370c      	adds	r7, #12
 8011648:	46bd      	mov	sp, r7
 801164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801164e:	4770      	bx	lr

08011650 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8011650:	b580      	push	{r7, lr}
 8011652:	b082      	sub	sp, #8
 8011654:	af00      	add	r7, sp, #0
 8011656:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8011658:	687b      	ldr	r3, [r7, #4]
 801165a:	2b00      	cmp	r3, #0
 801165c:	d101      	bne.n	8011662 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 801165e:	2301      	movs	r3, #1
 8011660:	e042      	b.n	80116e8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8011668:	2b00      	cmp	r3, #0
 801166a:	d106      	bne.n	801167a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2200      	movs	r2, #0
 8011670:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8011674:	6878      	ldr	r0, [r7, #4]
 8011676:	f7f3 f9e1 	bl	8004a3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 801167a:	687b      	ldr	r3, [r7, #4]
 801167c:	2224      	movs	r2, #36	@ 0x24
 801167e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	681a      	ldr	r2, [r3, #0]
 8011688:	687b      	ldr	r3, [r7, #4]
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	f022 0201 	bic.w	r2, r2, #1
 8011690:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011696:	2b00      	cmp	r3, #0
 8011698:	d002      	beq.n	80116a0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 801169a:	6878      	ldr	r0, [r7, #4]
 801169c:	f001 fb20 	bl	8012ce0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80116a0:	6878      	ldr	r0, [r7, #4]
 80116a2:	f000 fdb5 	bl	8012210 <UART_SetConfig>
 80116a6:	4603      	mov	r3, r0
 80116a8:	2b01      	cmp	r3, #1
 80116aa:	d101      	bne.n	80116b0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80116ac:	2301      	movs	r3, #1
 80116ae:	e01b      	b.n	80116e8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80116b0:	687b      	ldr	r3, [r7, #4]
 80116b2:	681b      	ldr	r3, [r3, #0]
 80116b4:	685a      	ldr	r2, [r3, #4]
 80116b6:	687b      	ldr	r3, [r7, #4]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80116be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80116c0:	687b      	ldr	r3, [r7, #4]
 80116c2:	681b      	ldr	r3, [r3, #0]
 80116c4:	689a      	ldr	r2, [r3, #8]
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	681b      	ldr	r3, [r3, #0]
 80116ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80116ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80116d0:	687b      	ldr	r3, [r7, #4]
 80116d2:	681b      	ldr	r3, [r3, #0]
 80116d4:	681a      	ldr	r2, [r3, #0]
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	f042 0201 	orr.w	r2, r2, #1
 80116de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80116e0:	6878      	ldr	r0, [r7, #4]
 80116e2:	f001 fb9f 	bl	8012e24 <UART_CheckIdleState>
 80116e6:	4603      	mov	r3, r0
}
 80116e8:	4618      	mov	r0, r3
 80116ea:	3708      	adds	r7, #8
 80116ec:	46bd      	mov	sp, r7
 80116ee:	bd80      	pop	{r7, pc}

080116f0 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80116f0:	b580      	push	{r7, lr}
 80116f2:	b08a      	sub	sp, #40	@ 0x28
 80116f4:	af00      	add	r7, sp, #0
 80116f6:	60f8      	str	r0, [r7, #12]
 80116f8:	60b9      	str	r1, [r7, #8]
 80116fa:	4613      	mov	r3, r2
 80116fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80116fe:	68fb      	ldr	r3, [r7, #12]
 8011700:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8011704:	2b20      	cmp	r3, #32
 8011706:	d137      	bne.n	8011778 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8011708:	68bb      	ldr	r3, [r7, #8]
 801170a:	2b00      	cmp	r3, #0
 801170c:	d002      	beq.n	8011714 <HAL_UART_Receive_IT+0x24>
 801170e:	88fb      	ldrh	r3, [r7, #6]
 8011710:	2b00      	cmp	r3, #0
 8011712:	d101      	bne.n	8011718 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8011714:	2301      	movs	r3, #1
 8011716:	e030      	b.n	801177a <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	2200      	movs	r2, #0
 801171c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801171e:	68fb      	ldr	r3, [r7, #12]
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	4a18      	ldr	r2, [pc, #96]	@ (8011784 <HAL_UART_Receive_IT+0x94>)
 8011724:	4293      	cmp	r3, r2
 8011726:	d01f      	beq.n	8011768 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	681b      	ldr	r3, [r3, #0]
 801172c:	685b      	ldr	r3, [r3, #4]
 801172e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8011732:	2b00      	cmp	r3, #0
 8011734:	d018      	beq.n	8011768 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8011736:	68fb      	ldr	r3, [r7, #12]
 8011738:	681b      	ldr	r3, [r3, #0]
 801173a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801173c:	697b      	ldr	r3, [r7, #20]
 801173e:	e853 3f00 	ldrex	r3, [r3]
 8011742:	613b      	str	r3, [r7, #16]
   return(result);
 8011744:	693b      	ldr	r3, [r7, #16]
 8011746:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 801174a:	627b      	str	r3, [r7, #36]	@ 0x24
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	461a      	mov	r2, r3
 8011752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011754:	623b      	str	r3, [r7, #32]
 8011756:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011758:	69f9      	ldr	r1, [r7, #28]
 801175a:	6a3a      	ldr	r2, [r7, #32]
 801175c:	e841 2300 	strex	r3, r2, [r1]
 8011760:	61bb      	str	r3, [r7, #24]
   return(result);
 8011762:	69bb      	ldr	r3, [r7, #24]
 8011764:	2b00      	cmp	r3, #0
 8011766:	d1e6      	bne.n	8011736 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8011768:	88fb      	ldrh	r3, [r7, #6]
 801176a:	461a      	mov	r2, r3
 801176c:	68b9      	ldr	r1, [r7, #8]
 801176e:	68f8      	ldr	r0, [r7, #12]
 8011770:	f001 fc70 	bl	8013054 <UART_Start_Receive_IT>
 8011774:	4603      	mov	r3, r0
 8011776:	e000      	b.n	801177a <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011778:	2302      	movs	r3, #2
  }
}
 801177a:	4618      	mov	r0, r3
 801177c:	3728      	adds	r7, #40	@ 0x28
 801177e:	46bd      	mov	sp, r7
 8011780:	bd80      	pop	{r7, pc}
 8011782:	bf00      	nop
 8011784:	58000c00 	.word	0x58000c00

08011788 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b08a      	sub	sp, #40	@ 0x28
 801178c:	af00      	add	r7, sp, #0
 801178e:	60f8      	str	r0, [r7, #12]
 8011790:	60b9      	str	r1, [r7, #8]
 8011792:	4613      	mov	r3, r2
 8011794:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8011796:	68fb      	ldr	r3, [r7, #12]
 8011798:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801179c:	2b20      	cmp	r3, #32
 801179e:	d167      	bne.n	8011870 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80117a0:	68bb      	ldr	r3, [r7, #8]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d002      	beq.n	80117ac <HAL_UART_Transmit_DMA+0x24>
 80117a6:	88fb      	ldrh	r3, [r7, #6]
 80117a8:	2b00      	cmp	r3, #0
 80117aa:	d101      	bne.n	80117b0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80117ac:	2301      	movs	r3, #1
 80117ae:	e060      	b.n	8011872 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80117b0:	68fb      	ldr	r3, [r7, #12]
 80117b2:	68ba      	ldr	r2, [r7, #8]
 80117b4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80117b6:	68fb      	ldr	r3, [r7, #12]
 80117b8:	88fa      	ldrh	r2, [r7, #6]
 80117ba:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80117be:	68fb      	ldr	r3, [r7, #12]
 80117c0:	88fa      	ldrh	r2, [r7, #6]
 80117c2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80117c6:	68fb      	ldr	r3, [r7, #12]
 80117c8:	2200      	movs	r2, #0
 80117ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80117ce:	68fb      	ldr	r3, [r7, #12]
 80117d0:	2221      	movs	r2, #33	@ 0x21
 80117d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d028      	beq.n	8011830 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117e2:	4a26      	ldr	r2, [pc, #152]	@ (801187c <HAL_UART_Transmit_DMA+0xf4>)
 80117e4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117ea:	4a25      	ldr	r2, [pc, #148]	@ (8011880 <HAL_UART_Transmit_DMA+0xf8>)
 80117ec:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117f2:	4a24      	ldr	r2, [pc, #144]	@ (8011884 <HAL_UART_Transmit_DMA+0xfc>)
 80117f4:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80117fa:	2200      	movs	r2, #0
 80117fc:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011806:	4619      	mov	r1, r3
 8011808:	68fb      	ldr	r3, [r7, #12]
 801180a:	681b      	ldr	r3, [r3, #0]
 801180c:	3328      	adds	r3, #40	@ 0x28
 801180e:	461a      	mov	r2, r3
 8011810:	88fb      	ldrh	r3, [r7, #6]
 8011812:	f7f5 f93d 	bl	8006a90 <HAL_DMA_Start_IT>
 8011816:	4603      	mov	r3, r0
 8011818:	2b00      	cmp	r3, #0
 801181a:	d009      	beq.n	8011830 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 801181c:	68fb      	ldr	r3, [r7, #12]
 801181e:	2210      	movs	r2, #16
 8011820:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8011824:	68fb      	ldr	r3, [r7, #12]
 8011826:	2220      	movs	r2, #32
 8011828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 801182c:	2301      	movs	r3, #1
 801182e:	e020      	b.n	8011872 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	681b      	ldr	r3, [r3, #0]
 8011834:	2240      	movs	r2, #64	@ 0x40
 8011836:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	3308      	adds	r3, #8
 801183e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011840:	697b      	ldr	r3, [r7, #20]
 8011842:	e853 3f00 	ldrex	r3, [r3]
 8011846:	613b      	str	r3, [r7, #16]
   return(result);
 8011848:	693b      	ldr	r3, [r7, #16]
 801184a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801184e:	627b      	str	r3, [r7, #36]	@ 0x24
 8011850:	68fb      	ldr	r3, [r7, #12]
 8011852:	681b      	ldr	r3, [r3, #0]
 8011854:	3308      	adds	r3, #8
 8011856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011858:	623a      	str	r2, [r7, #32]
 801185a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801185c:	69f9      	ldr	r1, [r7, #28]
 801185e:	6a3a      	ldr	r2, [r7, #32]
 8011860:	e841 2300 	strex	r3, r2, [r1]
 8011864:	61bb      	str	r3, [r7, #24]
   return(result);
 8011866:	69bb      	ldr	r3, [r7, #24]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d1e5      	bne.n	8011838 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 801186c:	2300      	movs	r3, #0
 801186e:	e000      	b.n	8011872 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8011870:	2302      	movs	r3, #2
  }
}
 8011872:	4618      	mov	r0, r3
 8011874:	3728      	adds	r7, #40	@ 0x28
 8011876:	46bd      	mov	sp, r7
 8011878:	bd80      	pop	{r7, pc}
 801187a:	bf00      	nop
 801187c:	080133e9 	.word	0x080133e9
 8011880:	0801347f 	.word	0x0801347f
 8011884:	0801349b 	.word	0x0801349b

08011888 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 8011888:	b580      	push	{r7, lr}
 801188a:	b09a      	sub	sp, #104	@ 0x68
 801188c:	af00      	add	r7, sp, #0
 801188e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8011890:	687b      	ldr	r3, [r7, #4]
 8011892:	681b      	ldr	r3, [r3, #0]
 8011894:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011898:	e853 3f00 	ldrex	r3, [r3]
 801189c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801189e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80118a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80118a4:	667b      	str	r3, [r7, #100]	@ 0x64
 80118a6:	687b      	ldr	r3, [r7, #4]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	461a      	mov	r2, r3
 80118ac:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80118ae:	657b      	str	r3, [r7, #84]	@ 0x54
 80118b0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118b2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80118b4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80118b6:	e841 2300 	strex	r3, r2, [r1]
 80118ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80118bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80118be:	2b00      	cmp	r3, #0
 80118c0:	d1e6      	bne.n	8011890 <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	681b      	ldr	r3, [r3, #0]
 80118c6:	3308      	adds	r3, #8
 80118c8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80118ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118cc:	e853 3f00 	ldrex	r3, [r3]
 80118d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80118d2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80118d4:	4b51      	ldr	r3, [pc, #324]	@ (8011a1c <HAL_UART_AbortReceive_IT+0x194>)
 80118d6:	4013      	ands	r3, r2
 80118d8:	663b      	str	r3, [r7, #96]	@ 0x60
 80118da:	687b      	ldr	r3, [r7, #4]
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	3308      	adds	r3, #8
 80118e0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80118e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80118e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80118e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80118e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80118ea:	e841 2300 	strex	r3, r2, [r1]
 80118ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80118f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d1e5      	bne.n	80118c2 <HAL_UART_AbortReceive_IT+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80118f6:	687b      	ldr	r3, [r7, #4]
 80118f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80118fa:	2b01      	cmp	r3, #1
 80118fc:	d118      	bne.n	8011930 <HAL_UART_AbortReceive_IT+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 80118fe:	687b      	ldr	r3, [r7, #4]
 8011900:	681b      	ldr	r3, [r3, #0]
 8011902:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011904:	6a3b      	ldr	r3, [r7, #32]
 8011906:	e853 3f00 	ldrex	r3, [r3]
 801190a:	61fb      	str	r3, [r7, #28]
   return(result);
 801190c:	69fb      	ldr	r3, [r7, #28]
 801190e:	f023 0310 	bic.w	r3, r3, #16
 8011912:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	681b      	ldr	r3, [r3, #0]
 8011918:	461a      	mov	r2, r3
 801191a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801191c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801191e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011920:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011922:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8011924:	e841 2300 	strex	r3, r2, [r1]
 8011928:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 801192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801192c:	2b00      	cmp	r3, #0
 801192e:	d1e6      	bne.n	80118fe <HAL_UART_AbortReceive_IT+0x76>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	689b      	ldr	r3, [r3, #8]
 8011936:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801193a:	2b40      	cmp	r3, #64	@ 0x40
 801193c:	d154      	bne.n	80119e8 <HAL_UART_AbortReceive_IT+0x160>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	3308      	adds	r3, #8
 8011944:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	e853 3f00 	ldrex	r3, [r3]
 801194c:	60bb      	str	r3, [r7, #8]
   return(result);
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011954:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	681b      	ldr	r3, [r3, #0]
 801195a:	3308      	adds	r3, #8
 801195c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801195e:	61ba      	str	r2, [r7, #24]
 8011960:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011962:	6979      	ldr	r1, [r7, #20]
 8011964:	69ba      	ldr	r2, [r7, #24]
 8011966:	e841 2300 	strex	r3, r2, [r1]
 801196a:	613b      	str	r3, [r7, #16]
   return(result);
 801196c:	693b      	ldr	r3, [r7, #16]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d1e5      	bne.n	801193e <HAL_UART_AbortReceive_IT+0xb6>

    /* Abort the UART DMA Rx channel : use non blocking DMA Abort API (callback) */
    if (huart->hdmarx != NULL)
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011978:	2b00      	cmp	r3, #0
 801197a:	d017      	beq.n	80119ac <HAL_UART_AbortReceive_IT+0x124>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011982:	4a27      	ldr	r2, [pc, #156]	@ (8011a20 <HAL_UART_AbortReceive_IT+0x198>)
 8011984:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011986:	687b      	ldr	r3, [r7, #4]
 8011988:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801198c:	4618      	mov	r0, r3
 801198e:	f7f5 fe07 	bl	80075a0 <HAL_DMA_Abort_IT>
 8011992:	4603      	mov	r3, r0
 8011994:	2b00      	cmp	r3, #0
 8011996:	d03c      	beq.n	8011a12 <HAL_UART_AbortReceive_IT+0x18a>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011998:	687b      	ldr	r3, [r7, #4]
 801199a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801199e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80119a0:	687a      	ldr	r2, [r7, #4]
 80119a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80119a6:	4610      	mov	r0, r2
 80119a8:	4798      	blx	r3
 80119aa:	e032      	b.n	8011a12 <HAL_UART_AbortReceive_IT+0x18a>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0U;
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	2200      	movs	r2, #0
 80119b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

      /* Clear RxISR function pointer */
      huart->pRxBuffPtr = NULL;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	2200      	movs	r2, #0
 80119b8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear the Error flags in the ICR register */
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	681b      	ldr	r3, [r3, #0]
 80119be:	220f      	movs	r2, #15
 80119c0:	621a      	str	r2, [r3, #32]

      /* Discard the received data */
      __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	699a      	ldr	r2, [r3, #24]
 80119c8:	687b      	ldr	r3, [r7, #4]
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	f042 0208 	orr.w	r2, r2, #8
 80119d0:	619a      	str	r2, [r3, #24]

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80119d2:	687b      	ldr	r3, [r7, #4]
 80119d4:	2220      	movs	r2, #32
 80119d6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80119da:	687b      	ldr	r3, [r7, #4]
 80119dc:	2200      	movs	r2, #0
 80119de:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80119e0:	6878      	ldr	r0, [r7, #4]
 80119e2:	f000 fbff 	bl	80121e4 <HAL_UART_AbortReceiveCpltCallback>
 80119e6:	e014      	b.n	8011a12 <HAL_UART_AbortReceive_IT+0x18a>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0U;
 80119e8:	687b      	ldr	r3, [r7, #4]
 80119ea:	2200      	movs	r2, #0
 80119ec:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Clear RxISR function pointer */
    huart->pRxBuffPtr = NULL;
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	2200      	movs	r2, #0
 80119f4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Error flags in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	681b      	ldr	r3, [r3, #0]
 80119fa:	220f      	movs	r2, #15
 80119fc:	621a      	str	r2, [r3, #32]

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	2220      	movs	r2, #32
 8011a02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 8011a0c:	6878      	ldr	r0, [r7, #4]
 8011a0e:	f000 fbe9 	bl	80121e4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8011a12:	2300      	movs	r3, #0
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3768      	adds	r7, #104	@ 0x68
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}
 8011a1c:	effffffe 	.word	0xeffffffe
 8011a20:	0801353f 	.word	0x0801353f

08011a24 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b0ba      	sub	sp, #232	@ 0xe8
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8011a2c:	687b      	ldr	r3, [r7, #4]
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	69db      	ldr	r3, [r3, #28]
 8011a32:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8011a36:	687b      	ldr	r3, [r7, #4]
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	689b      	ldr	r3, [r3, #8]
 8011a46:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8011a4a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8011a4e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8011a52:	4013      	ands	r3, r2
 8011a54:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8011a58:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d11b      	bne.n	8011a98 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011a60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011a64:	f003 0320 	and.w	r3, r3, #32
 8011a68:	2b00      	cmp	r3, #0
 8011a6a:	d015      	beq.n	8011a98 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011a6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011a70:	f003 0320 	and.w	r3, r3, #32
 8011a74:	2b00      	cmp	r3, #0
 8011a76:	d105      	bne.n	8011a84 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011a78:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011a7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011a80:	2b00      	cmp	r3, #0
 8011a82:	d009      	beq.n	8011a98 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a88:	2b00      	cmp	r3, #0
 8011a8a:	f000 8393 	beq.w	80121b4 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8011a8e:	687b      	ldr	r3, [r7, #4]
 8011a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011a92:	6878      	ldr	r0, [r7, #4]
 8011a94:	4798      	blx	r3
      }
      return;
 8011a96:	e38d      	b.n	80121b4 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8011a98:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	f000 8123 	beq.w	8011ce8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8011aa2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011aa6:	4b8d      	ldr	r3, [pc, #564]	@ (8011cdc <HAL_UART_IRQHandler+0x2b8>)
 8011aa8:	4013      	ands	r3, r2
 8011aaa:	2b00      	cmp	r3, #0
 8011aac:	d106      	bne.n	8011abc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8011aae:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8011ab2:	4b8b      	ldr	r3, [pc, #556]	@ (8011ce0 <HAL_UART_IRQHandler+0x2bc>)
 8011ab4:	4013      	ands	r3, r2
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	f000 8116 	beq.w	8011ce8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8011abc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011ac0:	f003 0301 	and.w	r3, r3, #1
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d011      	beq.n	8011aec <HAL_UART_IRQHandler+0xc8>
 8011ac8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011acc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d00b      	beq.n	8011aec <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8011ad4:	687b      	ldr	r3, [r7, #4]
 8011ad6:	681b      	ldr	r3, [r3, #0]
 8011ad8:	2201      	movs	r2, #1
 8011ada:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011ae2:	f043 0201 	orr.w	r2, r3, #1
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011aec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011af0:	f003 0302 	and.w	r3, r3, #2
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d011      	beq.n	8011b1c <HAL_UART_IRQHandler+0xf8>
 8011af8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011afc:	f003 0301 	and.w	r3, r3, #1
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d00b      	beq.n	8011b1c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8011b04:	687b      	ldr	r3, [r7, #4]
 8011b06:	681b      	ldr	r3, [r3, #0]
 8011b08:	2202      	movs	r2, #2
 8011b0a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8011b0c:	687b      	ldr	r3, [r7, #4]
 8011b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b12:	f043 0204 	orr.w	r2, r3, #4
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8011b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011b20:	f003 0304 	and.w	r3, r3, #4
 8011b24:	2b00      	cmp	r3, #0
 8011b26:	d011      	beq.n	8011b4c <HAL_UART_IRQHandler+0x128>
 8011b28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011b2c:	f003 0301 	and.w	r3, r3, #1
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d00b      	beq.n	8011b4c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8011b34:	687b      	ldr	r3, [r7, #4]
 8011b36:	681b      	ldr	r3, [r3, #0]
 8011b38:	2204      	movs	r2, #4
 8011b3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8011b3c:	687b      	ldr	r3, [r7, #4]
 8011b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b42:	f043 0202 	orr.w	r2, r3, #2
 8011b46:	687b      	ldr	r3, [r7, #4]
 8011b48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8011b4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011b50:	f003 0308 	and.w	r3, r3, #8
 8011b54:	2b00      	cmp	r3, #0
 8011b56:	d017      	beq.n	8011b88 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011b58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011b5c:	f003 0320 	and.w	r3, r3, #32
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d105      	bne.n	8011b70 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8011b64:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8011b68:	4b5c      	ldr	r3, [pc, #368]	@ (8011cdc <HAL_UART_IRQHandler+0x2b8>)
 8011b6a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d00b      	beq.n	8011b88 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	681b      	ldr	r3, [r3, #0]
 8011b74:	2208      	movs	r2, #8
 8011b76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011b7e:	f043 0208 	orr.w	r2, r3, #8
 8011b82:	687b      	ldr	r3, [r7, #4]
 8011b84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8011b88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011b8c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d012      	beq.n	8011bba <HAL_UART_IRQHandler+0x196>
 8011b94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011b98:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d00c      	beq.n	8011bba <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	681b      	ldr	r3, [r3, #0]
 8011ba4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8011ba8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011bb0:	f043 0220 	orr.w	r2, r3, #32
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8011bba:	687b      	ldr	r3, [r7, #4]
 8011bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	f000 82f9 	beq.w	80121b8 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8011bc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011bca:	f003 0320 	and.w	r3, r3, #32
 8011bce:	2b00      	cmp	r3, #0
 8011bd0:	d013      	beq.n	8011bfa <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8011bd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011bd6:	f003 0320 	and.w	r3, r3, #32
 8011bda:	2b00      	cmp	r3, #0
 8011bdc:	d105      	bne.n	8011bea <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8011bde:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8011be2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d007      	beq.n	8011bfa <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8011bea:	687b      	ldr	r3, [r7, #4]
 8011bec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011bee:	2b00      	cmp	r3, #0
 8011bf0:	d003      	beq.n	8011bfa <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011bf6:	6878      	ldr	r0, [r7, #4]
 8011bf8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8011bfa:	687b      	ldr	r3, [r7, #4]
 8011bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8011c00:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	681b      	ldr	r3, [r3, #0]
 8011c08:	689b      	ldr	r3, [r3, #8]
 8011c0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c0e:	2b40      	cmp	r3, #64	@ 0x40
 8011c10:	d005      	beq.n	8011c1e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8011c12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8011c16:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d054      	beq.n	8011cc8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8011c1e:	6878      	ldr	r0, [r7, #4]
 8011c20:	f001 fb7c 	bl	801331c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	689b      	ldr	r3, [r3, #8]
 8011c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011c2e:	2b40      	cmp	r3, #64	@ 0x40
 8011c30:	d146      	bne.n	8011cc0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011c32:	687b      	ldr	r3, [r7, #4]
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	3308      	adds	r3, #8
 8011c38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011c3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8011c40:	e853 3f00 	ldrex	r3, [r3]
 8011c44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8011c48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8011c4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011c50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	3308      	adds	r3, #8
 8011c5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8011c5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8011c62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011c66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8011c6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8011c6e:	e841 2300 	strex	r3, r2, [r1]
 8011c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8011c76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d1d9      	bne.n	8011c32 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d017      	beq.n	8011cb8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8011c88:	687b      	ldr	r3, [r7, #4]
 8011c8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c8e:	4a15      	ldr	r2, [pc, #84]	@ (8011ce4 <HAL_UART_IRQHandler+0x2c0>)
 8011c90:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8011c92:	687b      	ldr	r3, [r7, #4]
 8011c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011c98:	4618      	mov	r0, r3
 8011c9a:	f7f5 fc81 	bl	80075a0 <HAL_DMA_Abort_IT>
 8011c9e:	4603      	mov	r3, r0
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d019      	beq.n	8011cd8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011caa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011cac:	687a      	ldr	r2, [r7, #4]
 8011cae:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8011cb2:	4610      	mov	r0, r2
 8011cb4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cb6:	e00f      	b.n	8011cd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8011cb8:	6878      	ldr	r0, [r7, #4]
 8011cba:	f7ef fee4 	bl	8001a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cbe:	e00b      	b.n	8011cd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8011cc0:	6878      	ldr	r0, [r7, #4]
 8011cc2:	f7ef fee0 	bl	8001a86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cc6:	e007      	b.n	8011cd8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f7ef fedc 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011cce:	687b      	ldr	r3, [r7, #4]
 8011cd0:	2200      	movs	r2, #0
 8011cd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8011cd6:	e26f      	b.n	80121b8 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011cd8:	bf00      	nop
    return;
 8011cda:	e26d      	b.n	80121b8 <HAL_UART_IRQHandler+0x794>
 8011cdc:	10000001 	.word	0x10000001
 8011ce0:	04000120 	.word	0x04000120
 8011ce4:	0801351b 	.word	0x0801351b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8011ce8:	687b      	ldr	r3, [r7, #4]
 8011cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cec:	2b01      	cmp	r3, #1
 8011cee:	f040 8203 	bne.w	80120f8 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8011cf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8011cf6:	f003 0310 	and.w	r3, r3, #16
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	f000 81fc 	beq.w	80120f8 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8011d00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8011d04:	f003 0310 	and.w	r3, r3, #16
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	f000 81f5 	beq.w	80120f8 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8011d0e:	687b      	ldr	r3, [r7, #4]
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	2210      	movs	r2, #16
 8011d14:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8011d16:	687b      	ldr	r3, [r7, #4]
 8011d18:	681b      	ldr	r3, [r3, #0]
 8011d1a:	689b      	ldr	r3, [r3, #8]
 8011d1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011d20:	2b40      	cmp	r3, #64	@ 0x40
 8011d22:	f040 816d 	bne.w	8012000 <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d2c:	681b      	ldr	r3, [r3, #0]
 8011d2e:	4aa4      	ldr	r2, [pc, #656]	@ (8011fc0 <HAL_UART_IRQHandler+0x59c>)
 8011d30:	4293      	cmp	r3, r2
 8011d32:	d068      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d3a:	681b      	ldr	r3, [r3, #0]
 8011d3c:	4aa1      	ldr	r2, [pc, #644]	@ (8011fc4 <HAL_UART_IRQHandler+0x5a0>)
 8011d3e:	4293      	cmp	r3, r2
 8011d40:	d061      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d48:	681b      	ldr	r3, [r3, #0]
 8011d4a:	4a9f      	ldr	r2, [pc, #636]	@ (8011fc8 <HAL_UART_IRQHandler+0x5a4>)
 8011d4c:	4293      	cmp	r3, r2
 8011d4e:	d05a      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d50:	687b      	ldr	r3, [r7, #4]
 8011d52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	4a9c      	ldr	r2, [pc, #624]	@ (8011fcc <HAL_UART_IRQHandler+0x5a8>)
 8011d5a:	4293      	cmp	r3, r2
 8011d5c:	d053      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d64:	681b      	ldr	r3, [r3, #0]
 8011d66:	4a9a      	ldr	r2, [pc, #616]	@ (8011fd0 <HAL_UART_IRQHandler+0x5ac>)
 8011d68:	4293      	cmp	r3, r2
 8011d6a:	d04c      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d6c:	687b      	ldr	r3, [r7, #4]
 8011d6e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d72:	681b      	ldr	r3, [r3, #0]
 8011d74:	4a97      	ldr	r2, [pc, #604]	@ (8011fd4 <HAL_UART_IRQHandler+0x5b0>)
 8011d76:	4293      	cmp	r3, r2
 8011d78:	d045      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d7a:	687b      	ldr	r3, [r7, #4]
 8011d7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d80:	681b      	ldr	r3, [r3, #0]
 8011d82:	4a95      	ldr	r2, [pc, #596]	@ (8011fd8 <HAL_UART_IRQHandler+0x5b4>)
 8011d84:	4293      	cmp	r3, r2
 8011d86:	d03e      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d8e:	681b      	ldr	r3, [r3, #0]
 8011d90:	4a92      	ldr	r2, [pc, #584]	@ (8011fdc <HAL_UART_IRQHandler+0x5b8>)
 8011d92:	4293      	cmp	r3, r2
 8011d94:	d037      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011d96:	687b      	ldr	r3, [r7, #4]
 8011d98:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	4a90      	ldr	r2, [pc, #576]	@ (8011fe0 <HAL_UART_IRQHandler+0x5bc>)
 8011da0:	4293      	cmp	r3, r2
 8011da2:	d030      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011da4:	687b      	ldr	r3, [r7, #4]
 8011da6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011daa:	681b      	ldr	r3, [r3, #0]
 8011dac:	4a8d      	ldr	r2, [pc, #564]	@ (8011fe4 <HAL_UART_IRQHandler+0x5c0>)
 8011dae:	4293      	cmp	r3, r2
 8011db0:	d029      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011db2:	687b      	ldr	r3, [r7, #4]
 8011db4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011db8:	681b      	ldr	r3, [r3, #0]
 8011dba:	4a8b      	ldr	r2, [pc, #556]	@ (8011fe8 <HAL_UART_IRQHandler+0x5c4>)
 8011dbc:	4293      	cmp	r3, r2
 8011dbe:	d022      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011dc0:	687b      	ldr	r3, [r7, #4]
 8011dc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dc6:	681b      	ldr	r3, [r3, #0]
 8011dc8:	4a88      	ldr	r2, [pc, #544]	@ (8011fec <HAL_UART_IRQHandler+0x5c8>)
 8011dca:	4293      	cmp	r3, r2
 8011dcc:	d01b      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	4a86      	ldr	r2, [pc, #536]	@ (8011ff0 <HAL_UART_IRQHandler+0x5cc>)
 8011dd8:	4293      	cmp	r3, r2
 8011dda:	d014      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011de2:	681b      	ldr	r3, [r3, #0]
 8011de4:	4a83      	ldr	r2, [pc, #524]	@ (8011ff4 <HAL_UART_IRQHandler+0x5d0>)
 8011de6:	4293      	cmp	r3, r2
 8011de8:	d00d      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	4a81      	ldr	r2, [pc, #516]	@ (8011ff8 <HAL_UART_IRQHandler+0x5d4>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d006      	beq.n	8011e06 <HAL_UART_IRQHandler+0x3e2>
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011dfe:	681b      	ldr	r3, [r3, #0]
 8011e00:	4a7e      	ldr	r2, [pc, #504]	@ (8011ffc <HAL_UART_IRQHandler+0x5d8>)
 8011e02:	4293      	cmp	r3, r2
 8011e04:	d106      	bne.n	8011e14 <HAL_UART_IRQHandler+0x3f0>
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e0c:	681b      	ldr	r3, [r3, #0]
 8011e0e:	685b      	ldr	r3, [r3, #4]
 8011e10:	b29b      	uxth	r3, r3
 8011e12:	e005      	b.n	8011e20 <HAL_UART_IRQHandler+0x3fc>
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	685b      	ldr	r3, [r3, #4]
 8011e1e:	b29b      	uxth	r3, r3
 8011e20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8011e24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8011e28:	2b00      	cmp	r3, #0
 8011e2a:	f000 80ad 	beq.w	8011f88 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8011e2e:	687b      	ldr	r3, [r7, #4]
 8011e30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011e34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011e38:	429a      	cmp	r2, r3
 8011e3a:	f080 80a5 	bcs.w	8011f88 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8011e3e:	687b      	ldr	r3, [r7, #4]
 8011e40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011e44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8011e48:	687b      	ldr	r3, [r7, #4]
 8011e4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011e4e:	69db      	ldr	r3, [r3, #28]
 8011e50:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011e54:	f000 8087 	beq.w	8011f66 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8011e58:	687b      	ldr	r3, [r7, #4]
 8011e5a:	681b      	ldr	r3, [r3, #0]
 8011e5c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011e60:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8011e64:	e853 3f00 	ldrex	r3, [r3]
 8011e68:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8011e6c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8011e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011e74:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	461a      	mov	r2, r3
 8011e7e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8011e82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8011e86:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011e8a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8011e8e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8011e92:	e841 2300 	strex	r3, r2, [r1]
 8011e96:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8011e9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8011e9e:	2b00      	cmp	r3, #0
 8011ea0:	d1da      	bne.n	8011e58 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8011ea2:	687b      	ldr	r3, [r7, #4]
 8011ea4:	681b      	ldr	r3, [r3, #0]
 8011ea6:	3308      	adds	r3, #8
 8011ea8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011eaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8011eac:	e853 3f00 	ldrex	r3, [r3]
 8011eb0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8011eb2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8011eb4:	f023 0301 	bic.w	r3, r3, #1
 8011eb8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8011ebc:	687b      	ldr	r3, [r7, #4]
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	3308      	adds	r3, #8
 8011ec2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8011ec6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8011eca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011ecc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8011ece:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8011ed2:	e841 2300 	strex	r3, r2, [r1]
 8011ed6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8011ed8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d1e1      	bne.n	8011ea2 <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8011ede:	687b      	ldr	r3, [r7, #4]
 8011ee0:	681b      	ldr	r3, [r3, #0]
 8011ee2:	3308      	adds	r3, #8
 8011ee4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011ee6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8011ee8:	e853 3f00 	ldrex	r3, [r3]
 8011eec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8011eee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8011ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8011ef4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	3308      	adds	r3, #8
 8011efe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8011f02:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8011f04:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f06:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8011f08:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8011f0a:	e841 2300 	strex	r3, r2, [r1]
 8011f0e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8011f10:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011f12:	2b00      	cmp	r3, #0
 8011f14:	d1e3      	bne.n	8011ede <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8011f16:	687b      	ldr	r3, [r7, #4]
 8011f18:	2220      	movs	r2, #32
 8011f1a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011f1e:	687b      	ldr	r3, [r7, #4]
 8011f20:	2200      	movs	r2, #0
 8011f22:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011f2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011f2c:	e853 3f00 	ldrex	r3, [r3]
 8011f30:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8011f32:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011f34:	f023 0310 	bic.w	r3, r3, #16
 8011f38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	461a      	mov	r2, r3
 8011f42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8011f46:	65bb      	str	r3, [r7, #88]	@ 0x58
 8011f48:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011f4a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8011f4c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8011f4e:	e841 2300 	strex	r3, r2, [r1]
 8011f52:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8011f54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d1e4      	bne.n	8011f24 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f60:	4618      	mov	r0, r3
 8011f62:	f7f4 ffff 	bl	8006f64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	2202      	movs	r2, #2
 8011f6a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8011f78:	b29b      	uxth	r3, r3
 8011f7a:	1ad3      	subs	r3, r2, r3
 8011f7c:	b29b      	uxth	r3, r3
 8011f7e:	4619      	mov	r1, r3
 8011f80:	6878      	ldr	r0, [r7, #4]
 8011f82:	f000 f939 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8011f86:	e119      	b.n	80121bc <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8011f88:	687b      	ldr	r3, [r7, #4]
 8011f8a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011f8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8011f92:	429a      	cmp	r2, r3
 8011f94:	f040 8112 	bne.w	80121bc <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8011f98:	687b      	ldr	r3, [r7, #4]
 8011f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8011f9e:	69db      	ldr	r3, [r3, #28]
 8011fa0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8011fa4:	f040 810a 	bne.w	80121bc <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2202      	movs	r2, #2
 8011fac:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8011fae:	687b      	ldr	r3, [r7, #4]
 8011fb0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8011fb4:	4619      	mov	r1, r3
 8011fb6:	6878      	ldr	r0, [r7, #4]
 8011fb8:	f000 f91e 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
      return;
 8011fbc:	e0fe      	b.n	80121bc <HAL_UART_IRQHandler+0x798>
 8011fbe:	bf00      	nop
 8011fc0:	40020010 	.word	0x40020010
 8011fc4:	40020028 	.word	0x40020028
 8011fc8:	40020040 	.word	0x40020040
 8011fcc:	40020058 	.word	0x40020058
 8011fd0:	40020070 	.word	0x40020070
 8011fd4:	40020088 	.word	0x40020088
 8011fd8:	400200a0 	.word	0x400200a0
 8011fdc:	400200b8 	.word	0x400200b8
 8011fe0:	40020410 	.word	0x40020410
 8011fe4:	40020428 	.word	0x40020428
 8011fe8:	40020440 	.word	0x40020440
 8011fec:	40020458 	.word	0x40020458
 8011ff0:	40020470 	.word	0x40020470
 8011ff4:	40020488 	.word	0x40020488
 8011ff8:	400204a0 	.word	0x400204a0
 8011ffc:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8012006:	687b      	ldr	r3, [r7, #4]
 8012008:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801200c:	b29b      	uxth	r3, r3
 801200e:	1ad3      	subs	r3, r2, r3
 8012010:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801201a:	b29b      	uxth	r3, r3
 801201c:	2b00      	cmp	r3, #0
 801201e:	f000 80cf 	beq.w	80121c0 <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 8012022:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8012026:	2b00      	cmp	r3, #0
 8012028:	f000 80ca 	beq.w	80121c0 <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801202c:	687b      	ldr	r3, [r7, #4]
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012034:	e853 3f00 	ldrex	r3, [r3]
 8012038:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801203a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801203c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012040:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	681b      	ldr	r3, [r3, #0]
 8012048:	461a      	mov	r2, r3
 801204a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 801204e:	647b      	str	r3, [r7, #68]	@ 0x44
 8012050:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012052:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012054:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012056:	e841 2300 	strex	r3, r2, [r1]
 801205a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 801205c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801205e:	2b00      	cmp	r3, #0
 8012060:	d1e4      	bne.n	801202c <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	681b      	ldr	r3, [r3, #0]
 8012066:	3308      	adds	r3, #8
 8012068:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801206a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801206c:	e853 3f00 	ldrex	r3, [r3]
 8012070:	623b      	str	r3, [r7, #32]
   return(result);
 8012072:	6a3a      	ldr	r2, [r7, #32]
 8012074:	4b55      	ldr	r3, [pc, #340]	@ (80121cc <HAL_UART_IRQHandler+0x7a8>)
 8012076:	4013      	ands	r3, r2
 8012078:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 801207c:	687b      	ldr	r3, [r7, #4]
 801207e:	681b      	ldr	r3, [r3, #0]
 8012080:	3308      	adds	r3, #8
 8012082:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8012086:	633a      	str	r2, [r7, #48]	@ 0x30
 8012088:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801208a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801208c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801208e:	e841 2300 	strex	r3, r2, [r1]
 8012092:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012096:	2b00      	cmp	r3, #0
 8012098:	d1e3      	bne.n	8012062 <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801209a:	687b      	ldr	r3, [r7, #4]
 801209c:	2220      	movs	r2, #32
 801209e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80120a2:	687b      	ldr	r3, [r7, #4]
 80120a4:	2200      	movs	r2, #0
 80120a6:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	2200      	movs	r2, #0
 80120ac:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80120ae:	687b      	ldr	r3, [r7, #4]
 80120b0:	681b      	ldr	r3, [r3, #0]
 80120b2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80120b4:	693b      	ldr	r3, [r7, #16]
 80120b6:	e853 3f00 	ldrex	r3, [r3]
 80120ba:	60fb      	str	r3, [r7, #12]
   return(result);
 80120bc:	68fb      	ldr	r3, [r7, #12]
 80120be:	f023 0310 	bic.w	r3, r3, #16
 80120c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80120c6:	687b      	ldr	r3, [r7, #4]
 80120c8:	681b      	ldr	r3, [r3, #0]
 80120ca:	461a      	mov	r2, r3
 80120cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80120d0:	61fb      	str	r3, [r7, #28]
 80120d2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80120d4:	69b9      	ldr	r1, [r7, #24]
 80120d6:	69fa      	ldr	r2, [r7, #28]
 80120d8:	e841 2300 	strex	r3, r2, [r1]
 80120dc:	617b      	str	r3, [r7, #20]
   return(result);
 80120de:	697b      	ldr	r3, [r7, #20]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d1e4      	bne.n	80120ae <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80120e4:	687b      	ldr	r3, [r7, #4]
 80120e6:	2202      	movs	r2, #2
 80120e8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80120ea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80120ee:	4619      	mov	r1, r3
 80120f0:	6878      	ldr	r0, [r7, #4]
 80120f2:	f000 f881 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80120f6:	e063      	b.n	80121c0 <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80120f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80120fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8012100:	2b00      	cmp	r3, #0
 8012102:	d00e      	beq.n	8012122 <HAL_UART_IRQHandler+0x6fe>
 8012104:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8012108:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 801210c:	2b00      	cmp	r3, #0
 801210e:	d008      	beq.n	8012122 <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8012110:	687b      	ldr	r3, [r7, #4]
 8012112:	681b      	ldr	r3, [r3, #0]
 8012114:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8012118:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f001 ff80 	bl	8014020 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012120:	e051      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8012122:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8012126:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801212a:	2b00      	cmp	r3, #0
 801212c:	d014      	beq.n	8012158 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 801212e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012132:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012136:	2b00      	cmp	r3, #0
 8012138:	d105      	bne.n	8012146 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801213a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 801213e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012142:	2b00      	cmp	r3, #0
 8012144:	d008      	beq.n	8012158 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8012146:	687b      	ldr	r3, [r7, #4]
 8012148:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 801214a:	2b00      	cmp	r3, #0
 801214c:	d03a      	beq.n	80121c4 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8012152:	6878      	ldr	r0, [r7, #4]
 8012154:	4798      	blx	r3
    }
    return;
 8012156:	e035      	b.n	80121c4 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8012158:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801215c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012160:	2b00      	cmp	r3, #0
 8012162:	d009      	beq.n	8012178 <HAL_UART_IRQHandler+0x754>
 8012164:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012168:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801216c:	2b00      	cmp	r3, #0
 801216e:	d003      	beq.n	8012178 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 8012170:	6878      	ldr	r0, [r7, #4]
 8012172:	f001 fa09 	bl	8013588 <UART_EndTransmit_IT>
    return;
 8012176:	e026      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8012178:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801217c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8012180:	2b00      	cmp	r3, #0
 8012182:	d009      	beq.n	8012198 <HAL_UART_IRQHandler+0x774>
 8012184:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8012188:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 801218c:	2b00      	cmp	r3, #0
 801218e:	d003      	beq.n	8012198 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8012190:	6878      	ldr	r0, [r7, #4]
 8012192:	f001 ff59 	bl	8014048 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8012196:	e016      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8012198:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 801219c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d010      	beq.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
 80121a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	da0c      	bge.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80121ac:	6878      	ldr	r0, [r7, #4]
 80121ae:	f001 ff41 	bl	8014034 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80121b2:	e008      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80121b4:	bf00      	nop
 80121b6:	e006      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80121b8:	bf00      	nop
 80121ba:	e004      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80121bc:	bf00      	nop
 80121be:	e002      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
      return;
 80121c0:	bf00      	nop
 80121c2:	e000      	b.n	80121c6 <HAL_UART_IRQHandler+0x7a2>
    return;
 80121c4:	bf00      	nop
  }
}
 80121c6:	37e8      	adds	r7, #232	@ 0xe8
 80121c8:	46bd      	mov	sp, r7
 80121ca:	bd80      	pop	{r7, pc}
 80121cc:	effffffe 	.word	0xeffffffe

080121d0 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80121d0:	b480      	push	{r7}
 80121d2:	b083      	sub	sp, #12
 80121d4:	af00      	add	r7, sp, #0
 80121d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80121d8:	bf00      	nop
 80121da:	370c      	adds	r7, #12
 80121dc:	46bd      	mov	sp, r7
 80121de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121e2:	4770      	bx	lr

080121e4 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80121e4:	b480      	push	{r7}
 80121e6:	b083      	sub	sp, #12
 80121e8:	af00      	add	r7, sp, #0
 80121ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80121ec:	bf00      	nop
 80121ee:	370c      	adds	r7, #12
 80121f0:	46bd      	mov	sp, r7
 80121f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121f6:	4770      	bx	lr

080121f8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80121f8:	b480      	push	{r7}
 80121fa:	b083      	sub	sp, #12
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	6078      	str	r0, [r7, #4]
 8012200:	460b      	mov	r3, r1
 8012202:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8012204:	bf00      	nop
 8012206:	370c      	adds	r7, #12
 8012208:	46bd      	mov	sp, r7
 801220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801220e:	4770      	bx	lr

08012210 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8012210:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012214:	b092      	sub	sp, #72	@ 0x48
 8012216:	af00      	add	r7, sp, #0
 8012218:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801221a:	2300      	movs	r3, #0
 801221c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8012220:	697b      	ldr	r3, [r7, #20]
 8012222:	689a      	ldr	r2, [r3, #8]
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	691b      	ldr	r3, [r3, #16]
 8012228:	431a      	orrs	r2, r3
 801222a:	697b      	ldr	r3, [r7, #20]
 801222c:	695b      	ldr	r3, [r3, #20]
 801222e:	431a      	orrs	r2, r3
 8012230:	697b      	ldr	r3, [r7, #20]
 8012232:	69db      	ldr	r3, [r3, #28]
 8012234:	4313      	orrs	r3, r2
 8012236:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8012238:	697b      	ldr	r3, [r7, #20]
 801223a:	681b      	ldr	r3, [r3, #0]
 801223c:	681a      	ldr	r2, [r3, #0]
 801223e:	4bbe      	ldr	r3, [pc, #760]	@ (8012538 <UART_SetConfig+0x328>)
 8012240:	4013      	ands	r3, r2
 8012242:	697a      	ldr	r2, [r7, #20]
 8012244:	6812      	ldr	r2, [r2, #0]
 8012246:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8012248:	430b      	orrs	r3, r1
 801224a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 801224c:	697b      	ldr	r3, [r7, #20]
 801224e:	681b      	ldr	r3, [r3, #0]
 8012250:	685b      	ldr	r3, [r3, #4]
 8012252:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8012256:	697b      	ldr	r3, [r7, #20]
 8012258:	68da      	ldr	r2, [r3, #12]
 801225a:	697b      	ldr	r3, [r7, #20]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	430a      	orrs	r2, r1
 8012260:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8012262:	697b      	ldr	r3, [r7, #20]
 8012264:	699b      	ldr	r3, [r3, #24]
 8012266:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	681b      	ldr	r3, [r3, #0]
 801226c:	4ab3      	ldr	r2, [pc, #716]	@ (801253c <UART_SetConfig+0x32c>)
 801226e:	4293      	cmp	r3, r2
 8012270:	d004      	beq.n	801227c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8012272:	697b      	ldr	r3, [r7, #20]
 8012274:	6a1b      	ldr	r3, [r3, #32]
 8012276:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012278:	4313      	orrs	r3, r2
 801227a:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 801227c:	697b      	ldr	r3, [r7, #20]
 801227e:	681b      	ldr	r3, [r3, #0]
 8012280:	689a      	ldr	r2, [r3, #8]
 8012282:	4baf      	ldr	r3, [pc, #700]	@ (8012540 <UART_SetConfig+0x330>)
 8012284:	4013      	ands	r3, r2
 8012286:	697a      	ldr	r2, [r7, #20]
 8012288:	6812      	ldr	r2, [r2, #0]
 801228a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 801228c:	430b      	orrs	r3, r1
 801228e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8012290:	697b      	ldr	r3, [r7, #20]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012296:	f023 010f 	bic.w	r1, r3, #15
 801229a:	697b      	ldr	r3, [r7, #20]
 801229c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801229e:	697b      	ldr	r3, [r7, #20]
 80122a0:	681b      	ldr	r3, [r3, #0]
 80122a2:	430a      	orrs	r2, r1
 80122a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80122a6:	697b      	ldr	r3, [r7, #20]
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	4aa6      	ldr	r2, [pc, #664]	@ (8012544 <UART_SetConfig+0x334>)
 80122ac:	4293      	cmp	r3, r2
 80122ae:	d177      	bne.n	80123a0 <UART_SetConfig+0x190>
 80122b0:	4ba5      	ldr	r3, [pc, #660]	@ (8012548 <UART_SetConfig+0x338>)
 80122b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80122b4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80122b8:	2b28      	cmp	r3, #40	@ 0x28
 80122ba:	d86d      	bhi.n	8012398 <UART_SetConfig+0x188>
 80122bc:	a201      	add	r2, pc, #4	@ (adr r2, 80122c4 <UART_SetConfig+0xb4>)
 80122be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122c2:	bf00      	nop
 80122c4:	08012369 	.word	0x08012369
 80122c8:	08012399 	.word	0x08012399
 80122cc:	08012399 	.word	0x08012399
 80122d0:	08012399 	.word	0x08012399
 80122d4:	08012399 	.word	0x08012399
 80122d8:	08012399 	.word	0x08012399
 80122dc:	08012399 	.word	0x08012399
 80122e0:	08012399 	.word	0x08012399
 80122e4:	08012371 	.word	0x08012371
 80122e8:	08012399 	.word	0x08012399
 80122ec:	08012399 	.word	0x08012399
 80122f0:	08012399 	.word	0x08012399
 80122f4:	08012399 	.word	0x08012399
 80122f8:	08012399 	.word	0x08012399
 80122fc:	08012399 	.word	0x08012399
 8012300:	08012399 	.word	0x08012399
 8012304:	08012379 	.word	0x08012379
 8012308:	08012399 	.word	0x08012399
 801230c:	08012399 	.word	0x08012399
 8012310:	08012399 	.word	0x08012399
 8012314:	08012399 	.word	0x08012399
 8012318:	08012399 	.word	0x08012399
 801231c:	08012399 	.word	0x08012399
 8012320:	08012399 	.word	0x08012399
 8012324:	08012381 	.word	0x08012381
 8012328:	08012399 	.word	0x08012399
 801232c:	08012399 	.word	0x08012399
 8012330:	08012399 	.word	0x08012399
 8012334:	08012399 	.word	0x08012399
 8012338:	08012399 	.word	0x08012399
 801233c:	08012399 	.word	0x08012399
 8012340:	08012399 	.word	0x08012399
 8012344:	08012389 	.word	0x08012389
 8012348:	08012399 	.word	0x08012399
 801234c:	08012399 	.word	0x08012399
 8012350:	08012399 	.word	0x08012399
 8012354:	08012399 	.word	0x08012399
 8012358:	08012399 	.word	0x08012399
 801235c:	08012399 	.word	0x08012399
 8012360:	08012399 	.word	0x08012399
 8012364:	08012391 	.word	0x08012391
 8012368:	2301      	movs	r3, #1
 801236a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801236e:	e222      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012370:	2304      	movs	r3, #4
 8012372:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012376:	e21e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012378:	2308      	movs	r3, #8
 801237a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801237e:	e21a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012380:	2310      	movs	r3, #16
 8012382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012386:	e216      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012388:	2320      	movs	r3, #32
 801238a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801238e:	e212      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012390:	2340      	movs	r3, #64	@ 0x40
 8012392:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012396:	e20e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012398:	2380      	movs	r3, #128	@ 0x80
 801239a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801239e:	e20a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123a0:	697b      	ldr	r3, [r7, #20]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	4a69      	ldr	r2, [pc, #420]	@ (801254c <UART_SetConfig+0x33c>)
 80123a6:	4293      	cmp	r3, r2
 80123a8:	d130      	bne.n	801240c <UART_SetConfig+0x1fc>
 80123aa:	4b67      	ldr	r3, [pc, #412]	@ (8012548 <UART_SetConfig+0x338>)
 80123ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80123ae:	f003 0307 	and.w	r3, r3, #7
 80123b2:	2b05      	cmp	r3, #5
 80123b4:	d826      	bhi.n	8012404 <UART_SetConfig+0x1f4>
 80123b6:	a201      	add	r2, pc, #4	@ (adr r2, 80123bc <UART_SetConfig+0x1ac>)
 80123b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80123bc:	080123d5 	.word	0x080123d5
 80123c0:	080123dd 	.word	0x080123dd
 80123c4:	080123e5 	.word	0x080123e5
 80123c8:	080123ed 	.word	0x080123ed
 80123cc:	080123f5 	.word	0x080123f5
 80123d0:	080123fd 	.word	0x080123fd
 80123d4:	2300      	movs	r3, #0
 80123d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123da:	e1ec      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123dc:	2304      	movs	r3, #4
 80123de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123e2:	e1e8      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123e4:	2308      	movs	r3, #8
 80123e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123ea:	e1e4      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123ec:	2310      	movs	r3, #16
 80123ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123f2:	e1e0      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123f4:	2320      	movs	r3, #32
 80123f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80123fa:	e1dc      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80123fc:	2340      	movs	r3, #64	@ 0x40
 80123fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012402:	e1d8      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012404:	2380      	movs	r3, #128	@ 0x80
 8012406:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801240a:	e1d4      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801240c:	697b      	ldr	r3, [r7, #20]
 801240e:	681b      	ldr	r3, [r3, #0]
 8012410:	4a4f      	ldr	r2, [pc, #316]	@ (8012550 <UART_SetConfig+0x340>)
 8012412:	4293      	cmp	r3, r2
 8012414:	d130      	bne.n	8012478 <UART_SetConfig+0x268>
 8012416:	4b4c      	ldr	r3, [pc, #304]	@ (8012548 <UART_SetConfig+0x338>)
 8012418:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801241a:	f003 0307 	and.w	r3, r3, #7
 801241e:	2b05      	cmp	r3, #5
 8012420:	d826      	bhi.n	8012470 <UART_SetConfig+0x260>
 8012422:	a201      	add	r2, pc, #4	@ (adr r2, 8012428 <UART_SetConfig+0x218>)
 8012424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012428:	08012441 	.word	0x08012441
 801242c:	08012449 	.word	0x08012449
 8012430:	08012451 	.word	0x08012451
 8012434:	08012459 	.word	0x08012459
 8012438:	08012461 	.word	0x08012461
 801243c:	08012469 	.word	0x08012469
 8012440:	2300      	movs	r3, #0
 8012442:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012446:	e1b6      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012448:	2304      	movs	r3, #4
 801244a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801244e:	e1b2      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012450:	2308      	movs	r3, #8
 8012452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012456:	e1ae      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012458:	2310      	movs	r3, #16
 801245a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801245e:	e1aa      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012460:	2320      	movs	r3, #32
 8012462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012466:	e1a6      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012468:	2340      	movs	r3, #64	@ 0x40
 801246a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801246e:	e1a2      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012470:	2380      	movs	r3, #128	@ 0x80
 8012472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012476:	e19e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012478:	697b      	ldr	r3, [r7, #20]
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	4a35      	ldr	r2, [pc, #212]	@ (8012554 <UART_SetConfig+0x344>)
 801247e:	4293      	cmp	r3, r2
 8012480:	d130      	bne.n	80124e4 <UART_SetConfig+0x2d4>
 8012482:	4b31      	ldr	r3, [pc, #196]	@ (8012548 <UART_SetConfig+0x338>)
 8012484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012486:	f003 0307 	and.w	r3, r3, #7
 801248a:	2b05      	cmp	r3, #5
 801248c:	d826      	bhi.n	80124dc <UART_SetConfig+0x2cc>
 801248e:	a201      	add	r2, pc, #4	@ (adr r2, 8012494 <UART_SetConfig+0x284>)
 8012490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012494:	080124ad 	.word	0x080124ad
 8012498:	080124b5 	.word	0x080124b5
 801249c:	080124bd 	.word	0x080124bd
 80124a0:	080124c5 	.word	0x080124c5
 80124a4:	080124cd 	.word	0x080124cd
 80124a8:	080124d5 	.word	0x080124d5
 80124ac:	2300      	movs	r3, #0
 80124ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124b2:	e180      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124b4:	2304      	movs	r3, #4
 80124b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124ba:	e17c      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124bc:	2308      	movs	r3, #8
 80124be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124c2:	e178      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124c4:	2310      	movs	r3, #16
 80124c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124ca:	e174      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124cc:	2320      	movs	r3, #32
 80124ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124d2:	e170      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124d4:	2340      	movs	r3, #64	@ 0x40
 80124d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124da:	e16c      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124dc:	2380      	movs	r3, #128	@ 0x80
 80124de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80124e2:	e168      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80124e4:	697b      	ldr	r3, [r7, #20]
 80124e6:	681b      	ldr	r3, [r3, #0]
 80124e8:	4a1b      	ldr	r2, [pc, #108]	@ (8012558 <UART_SetConfig+0x348>)
 80124ea:	4293      	cmp	r3, r2
 80124ec:	d142      	bne.n	8012574 <UART_SetConfig+0x364>
 80124ee:	4b16      	ldr	r3, [pc, #88]	@ (8012548 <UART_SetConfig+0x338>)
 80124f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80124f2:	f003 0307 	and.w	r3, r3, #7
 80124f6:	2b05      	cmp	r3, #5
 80124f8:	d838      	bhi.n	801256c <UART_SetConfig+0x35c>
 80124fa:	a201      	add	r2, pc, #4	@ (adr r2, 8012500 <UART_SetConfig+0x2f0>)
 80124fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012500:	08012519 	.word	0x08012519
 8012504:	08012521 	.word	0x08012521
 8012508:	08012529 	.word	0x08012529
 801250c:	08012531 	.word	0x08012531
 8012510:	0801255d 	.word	0x0801255d
 8012514:	08012565 	.word	0x08012565
 8012518:	2300      	movs	r3, #0
 801251a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801251e:	e14a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012520:	2304      	movs	r3, #4
 8012522:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012526:	e146      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012528:	2308      	movs	r3, #8
 801252a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801252e:	e142      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012530:	2310      	movs	r3, #16
 8012532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012536:	e13e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012538:	cfff69f3 	.word	0xcfff69f3
 801253c:	58000c00 	.word	0x58000c00
 8012540:	11fff4ff 	.word	0x11fff4ff
 8012544:	40011000 	.word	0x40011000
 8012548:	58024400 	.word	0x58024400
 801254c:	40004400 	.word	0x40004400
 8012550:	40004800 	.word	0x40004800
 8012554:	40004c00 	.word	0x40004c00
 8012558:	40005000 	.word	0x40005000
 801255c:	2320      	movs	r3, #32
 801255e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012562:	e128      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012564:	2340      	movs	r3, #64	@ 0x40
 8012566:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801256a:	e124      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801256c:	2380      	movs	r3, #128	@ 0x80
 801256e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012572:	e120      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012574:	697b      	ldr	r3, [r7, #20]
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	4acb      	ldr	r2, [pc, #812]	@ (80128a8 <UART_SetConfig+0x698>)
 801257a:	4293      	cmp	r3, r2
 801257c:	d176      	bne.n	801266c <UART_SetConfig+0x45c>
 801257e:	4bcb      	ldr	r3, [pc, #812]	@ (80128ac <UART_SetConfig+0x69c>)
 8012580:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8012582:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8012586:	2b28      	cmp	r3, #40	@ 0x28
 8012588:	d86c      	bhi.n	8012664 <UART_SetConfig+0x454>
 801258a:	a201      	add	r2, pc, #4	@ (adr r2, 8012590 <UART_SetConfig+0x380>)
 801258c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012590:	08012635 	.word	0x08012635
 8012594:	08012665 	.word	0x08012665
 8012598:	08012665 	.word	0x08012665
 801259c:	08012665 	.word	0x08012665
 80125a0:	08012665 	.word	0x08012665
 80125a4:	08012665 	.word	0x08012665
 80125a8:	08012665 	.word	0x08012665
 80125ac:	08012665 	.word	0x08012665
 80125b0:	0801263d 	.word	0x0801263d
 80125b4:	08012665 	.word	0x08012665
 80125b8:	08012665 	.word	0x08012665
 80125bc:	08012665 	.word	0x08012665
 80125c0:	08012665 	.word	0x08012665
 80125c4:	08012665 	.word	0x08012665
 80125c8:	08012665 	.word	0x08012665
 80125cc:	08012665 	.word	0x08012665
 80125d0:	08012645 	.word	0x08012645
 80125d4:	08012665 	.word	0x08012665
 80125d8:	08012665 	.word	0x08012665
 80125dc:	08012665 	.word	0x08012665
 80125e0:	08012665 	.word	0x08012665
 80125e4:	08012665 	.word	0x08012665
 80125e8:	08012665 	.word	0x08012665
 80125ec:	08012665 	.word	0x08012665
 80125f0:	0801264d 	.word	0x0801264d
 80125f4:	08012665 	.word	0x08012665
 80125f8:	08012665 	.word	0x08012665
 80125fc:	08012665 	.word	0x08012665
 8012600:	08012665 	.word	0x08012665
 8012604:	08012665 	.word	0x08012665
 8012608:	08012665 	.word	0x08012665
 801260c:	08012665 	.word	0x08012665
 8012610:	08012655 	.word	0x08012655
 8012614:	08012665 	.word	0x08012665
 8012618:	08012665 	.word	0x08012665
 801261c:	08012665 	.word	0x08012665
 8012620:	08012665 	.word	0x08012665
 8012624:	08012665 	.word	0x08012665
 8012628:	08012665 	.word	0x08012665
 801262c:	08012665 	.word	0x08012665
 8012630:	0801265d 	.word	0x0801265d
 8012634:	2301      	movs	r3, #1
 8012636:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801263a:	e0bc      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801263c:	2304      	movs	r3, #4
 801263e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012642:	e0b8      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012644:	2308      	movs	r3, #8
 8012646:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801264a:	e0b4      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801264c:	2310      	movs	r3, #16
 801264e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012652:	e0b0      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012654:	2320      	movs	r3, #32
 8012656:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801265a:	e0ac      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801265c:	2340      	movs	r3, #64	@ 0x40
 801265e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012662:	e0a8      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012664:	2380      	movs	r3, #128	@ 0x80
 8012666:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801266a:	e0a4      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801266c:	697b      	ldr	r3, [r7, #20]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	4a8f      	ldr	r2, [pc, #572]	@ (80128b0 <UART_SetConfig+0x6a0>)
 8012672:	4293      	cmp	r3, r2
 8012674:	d130      	bne.n	80126d8 <UART_SetConfig+0x4c8>
 8012676:	4b8d      	ldr	r3, [pc, #564]	@ (80128ac <UART_SetConfig+0x69c>)
 8012678:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801267a:	f003 0307 	and.w	r3, r3, #7
 801267e:	2b05      	cmp	r3, #5
 8012680:	d826      	bhi.n	80126d0 <UART_SetConfig+0x4c0>
 8012682:	a201      	add	r2, pc, #4	@ (adr r2, 8012688 <UART_SetConfig+0x478>)
 8012684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012688:	080126a1 	.word	0x080126a1
 801268c:	080126a9 	.word	0x080126a9
 8012690:	080126b1 	.word	0x080126b1
 8012694:	080126b9 	.word	0x080126b9
 8012698:	080126c1 	.word	0x080126c1
 801269c:	080126c9 	.word	0x080126c9
 80126a0:	2300      	movs	r3, #0
 80126a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126a6:	e086      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126a8:	2304      	movs	r3, #4
 80126aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ae:	e082      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126b0:	2308      	movs	r3, #8
 80126b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126b6:	e07e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126b8:	2310      	movs	r3, #16
 80126ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126be:	e07a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126c0:	2320      	movs	r3, #32
 80126c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126c6:	e076      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126c8:	2340      	movs	r3, #64	@ 0x40
 80126ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126ce:	e072      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126d0:	2380      	movs	r3, #128	@ 0x80
 80126d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80126d6:	e06e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80126d8:	697b      	ldr	r3, [r7, #20]
 80126da:	681b      	ldr	r3, [r3, #0]
 80126dc:	4a75      	ldr	r2, [pc, #468]	@ (80128b4 <UART_SetConfig+0x6a4>)
 80126de:	4293      	cmp	r3, r2
 80126e0:	d130      	bne.n	8012744 <UART_SetConfig+0x534>
 80126e2:	4b72      	ldr	r3, [pc, #456]	@ (80128ac <UART_SetConfig+0x69c>)
 80126e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80126e6:	f003 0307 	and.w	r3, r3, #7
 80126ea:	2b05      	cmp	r3, #5
 80126ec:	d826      	bhi.n	801273c <UART_SetConfig+0x52c>
 80126ee:	a201      	add	r2, pc, #4	@ (adr r2, 80126f4 <UART_SetConfig+0x4e4>)
 80126f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126f4:	0801270d 	.word	0x0801270d
 80126f8:	08012715 	.word	0x08012715
 80126fc:	0801271d 	.word	0x0801271d
 8012700:	08012725 	.word	0x08012725
 8012704:	0801272d 	.word	0x0801272d
 8012708:	08012735 	.word	0x08012735
 801270c:	2300      	movs	r3, #0
 801270e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012712:	e050      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012714:	2304      	movs	r3, #4
 8012716:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801271a:	e04c      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801271c:	2308      	movs	r3, #8
 801271e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012722:	e048      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012724:	2310      	movs	r3, #16
 8012726:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801272a:	e044      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801272c:	2320      	movs	r3, #32
 801272e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012732:	e040      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012734:	2340      	movs	r3, #64	@ 0x40
 8012736:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801273a:	e03c      	b.n	80127b6 <UART_SetConfig+0x5a6>
 801273c:	2380      	movs	r3, #128	@ 0x80
 801273e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012742:	e038      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012744:	697b      	ldr	r3, [r7, #20]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	4a5b      	ldr	r2, [pc, #364]	@ (80128b8 <UART_SetConfig+0x6a8>)
 801274a:	4293      	cmp	r3, r2
 801274c:	d130      	bne.n	80127b0 <UART_SetConfig+0x5a0>
 801274e:	4b57      	ldr	r3, [pc, #348]	@ (80128ac <UART_SetConfig+0x69c>)
 8012750:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012752:	f003 0307 	and.w	r3, r3, #7
 8012756:	2b05      	cmp	r3, #5
 8012758:	d826      	bhi.n	80127a8 <UART_SetConfig+0x598>
 801275a:	a201      	add	r2, pc, #4	@ (adr r2, 8012760 <UART_SetConfig+0x550>)
 801275c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012760:	08012779 	.word	0x08012779
 8012764:	08012781 	.word	0x08012781
 8012768:	08012789 	.word	0x08012789
 801276c:	08012791 	.word	0x08012791
 8012770:	08012799 	.word	0x08012799
 8012774:	080127a1 	.word	0x080127a1
 8012778:	2302      	movs	r3, #2
 801277a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801277e:	e01a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012780:	2304      	movs	r3, #4
 8012782:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012786:	e016      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012788:	2308      	movs	r3, #8
 801278a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801278e:	e012      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012790:	2310      	movs	r3, #16
 8012792:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8012796:	e00e      	b.n	80127b6 <UART_SetConfig+0x5a6>
 8012798:	2320      	movs	r3, #32
 801279a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801279e:	e00a      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80127a0:	2340      	movs	r3, #64	@ 0x40
 80127a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80127a6:	e006      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80127a8:	2380      	movs	r3, #128	@ 0x80
 80127aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80127ae:	e002      	b.n	80127b6 <UART_SetConfig+0x5a6>
 80127b0:	2380      	movs	r3, #128	@ 0x80
 80127b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80127b6:	697b      	ldr	r3, [r7, #20]
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	4a3f      	ldr	r2, [pc, #252]	@ (80128b8 <UART_SetConfig+0x6a8>)
 80127bc:	4293      	cmp	r3, r2
 80127be:	f040 80f8 	bne.w	80129b2 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80127c2:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80127c6:	2b20      	cmp	r3, #32
 80127c8:	dc46      	bgt.n	8012858 <UART_SetConfig+0x648>
 80127ca:	2b02      	cmp	r3, #2
 80127cc:	f2c0 8082 	blt.w	80128d4 <UART_SetConfig+0x6c4>
 80127d0:	3b02      	subs	r3, #2
 80127d2:	2b1e      	cmp	r3, #30
 80127d4:	d87e      	bhi.n	80128d4 <UART_SetConfig+0x6c4>
 80127d6:	a201      	add	r2, pc, #4	@ (adr r2, 80127dc <UART_SetConfig+0x5cc>)
 80127d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80127dc:	0801285f 	.word	0x0801285f
 80127e0:	080128d5 	.word	0x080128d5
 80127e4:	08012867 	.word	0x08012867
 80127e8:	080128d5 	.word	0x080128d5
 80127ec:	080128d5 	.word	0x080128d5
 80127f0:	080128d5 	.word	0x080128d5
 80127f4:	08012877 	.word	0x08012877
 80127f8:	080128d5 	.word	0x080128d5
 80127fc:	080128d5 	.word	0x080128d5
 8012800:	080128d5 	.word	0x080128d5
 8012804:	080128d5 	.word	0x080128d5
 8012808:	080128d5 	.word	0x080128d5
 801280c:	080128d5 	.word	0x080128d5
 8012810:	080128d5 	.word	0x080128d5
 8012814:	08012887 	.word	0x08012887
 8012818:	080128d5 	.word	0x080128d5
 801281c:	080128d5 	.word	0x080128d5
 8012820:	080128d5 	.word	0x080128d5
 8012824:	080128d5 	.word	0x080128d5
 8012828:	080128d5 	.word	0x080128d5
 801282c:	080128d5 	.word	0x080128d5
 8012830:	080128d5 	.word	0x080128d5
 8012834:	080128d5 	.word	0x080128d5
 8012838:	080128d5 	.word	0x080128d5
 801283c:	080128d5 	.word	0x080128d5
 8012840:	080128d5 	.word	0x080128d5
 8012844:	080128d5 	.word	0x080128d5
 8012848:	080128d5 	.word	0x080128d5
 801284c:	080128d5 	.word	0x080128d5
 8012850:	080128d5 	.word	0x080128d5
 8012854:	080128c7 	.word	0x080128c7
 8012858:	2b40      	cmp	r3, #64	@ 0x40
 801285a:	d037      	beq.n	80128cc <UART_SetConfig+0x6bc>
 801285c:	e03a      	b.n	80128d4 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 801285e:	f7fc fe3f 	bl	800f4e0 <HAL_RCCEx_GetD3PCLK1Freq>
 8012862:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012864:	e03c      	b.n	80128e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012866:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801286a:	4618      	mov	r0, r3
 801286c:	f7fc fe4e 	bl	800f50c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012872:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012874:	e034      	b.n	80128e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012876:	f107 0318 	add.w	r3, r7, #24
 801287a:	4618      	mov	r0, r3
 801287c:	f7fc ff9a 	bl	800f7b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012880:	69fb      	ldr	r3, [r7, #28]
 8012882:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012884:	e02c      	b.n	80128e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012886:	4b09      	ldr	r3, [pc, #36]	@ (80128ac <UART_SetConfig+0x69c>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	f003 0320 	and.w	r3, r3, #32
 801288e:	2b00      	cmp	r3, #0
 8012890:	d016      	beq.n	80128c0 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012892:	4b06      	ldr	r3, [pc, #24]	@ (80128ac <UART_SetConfig+0x69c>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	08db      	lsrs	r3, r3, #3
 8012898:	f003 0303 	and.w	r3, r3, #3
 801289c:	4a07      	ldr	r2, [pc, #28]	@ (80128bc <UART_SetConfig+0x6ac>)
 801289e:	fa22 f303 	lsr.w	r3, r2, r3
 80128a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80128a4:	e01c      	b.n	80128e0 <UART_SetConfig+0x6d0>
 80128a6:	bf00      	nop
 80128a8:	40011400 	.word	0x40011400
 80128ac:	58024400 	.word	0x58024400
 80128b0:	40007800 	.word	0x40007800
 80128b4:	40007c00 	.word	0x40007c00
 80128b8:	58000c00 	.word	0x58000c00
 80128bc:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80128c0:	4b9d      	ldr	r3, [pc, #628]	@ (8012b38 <UART_SetConfig+0x928>)
 80128c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128c4:	e00c      	b.n	80128e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80128c6:	4b9d      	ldr	r3, [pc, #628]	@ (8012b3c <UART_SetConfig+0x92c>)
 80128c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128ca:	e009      	b.n	80128e0 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80128cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80128d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80128d2:	e005      	b.n	80128e0 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80128d4:	2300      	movs	r3, #0
 80128d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80128d8:	2301      	movs	r3, #1
 80128da:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80128de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80128e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	f000 81de 	beq.w	8012ca4 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80128e8:	697b      	ldr	r3, [r7, #20]
 80128ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80128ec:	4a94      	ldr	r2, [pc, #592]	@ (8012b40 <UART_SetConfig+0x930>)
 80128ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80128f2:	461a      	mov	r2, r3
 80128f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80128fa:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80128fc:	697b      	ldr	r3, [r7, #20]
 80128fe:	685a      	ldr	r2, [r3, #4]
 8012900:	4613      	mov	r3, r2
 8012902:	005b      	lsls	r3, r3, #1
 8012904:	4413      	add	r3, r2
 8012906:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012908:	429a      	cmp	r2, r3
 801290a:	d305      	bcc.n	8012918 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 801290c:	697b      	ldr	r3, [r7, #20]
 801290e:	685b      	ldr	r3, [r3, #4]
 8012910:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8012912:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012914:	429a      	cmp	r2, r3
 8012916:	d903      	bls.n	8012920 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8012918:	2301      	movs	r3, #1
 801291a:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 801291e:	e1c1      	b.n	8012ca4 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012922:	2200      	movs	r2, #0
 8012924:	60bb      	str	r3, [r7, #8]
 8012926:	60fa      	str	r2, [r7, #12]
 8012928:	697b      	ldr	r3, [r7, #20]
 801292a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801292c:	4a84      	ldr	r2, [pc, #528]	@ (8012b40 <UART_SetConfig+0x930>)
 801292e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012932:	b29b      	uxth	r3, r3
 8012934:	2200      	movs	r2, #0
 8012936:	603b      	str	r3, [r7, #0]
 8012938:	607a      	str	r2, [r7, #4]
 801293a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801293e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8012942:	f7ed fd25 	bl	8000390 <__aeabi_uldivmod>
 8012946:	4602      	mov	r2, r0
 8012948:	460b      	mov	r3, r1
 801294a:	4610      	mov	r0, r2
 801294c:	4619      	mov	r1, r3
 801294e:	f04f 0200 	mov.w	r2, #0
 8012952:	f04f 0300 	mov.w	r3, #0
 8012956:	020b      	lsls	r3, r1, #8
 8012958:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 801295c:	0202      	lsls	r2, r0, #8
 801295e:	6979      	ldr	r1, [r7, #20]
 8012960:	6849      	ldr	r1, [r1, #4]
 8012962:	0849      	lsrs	r1, r1, #1
 8012964:	2000      	movs	r0, #0
 8012966:	460c      	mov	r4, r1
 8012968:	4605      	mov	r5, r0
 801296a:	eb12 0804 	adds.w	r8, r2, r4
 801296e:	eb43 0905 	adc.w	r9, r3, r5
 8012972:	697b      	ldr	r3, [r7, #20]
 8012974:	685b      	ldr	r3, [r3, #4]
 8012976:	2200      	movs	r2, #0
 8012978:	469a      	mov	sl, r3
 801297a:	4693      	mov	fp, r2
 801297c:	4652      	mov	r2, sl
 801297e:	465b      	mov	r3, fp
 8012980:	4640      	mov	r0, r8
 8012982:	4649      	mov	r1, r9
 8012984:	f7ed fd04 	bl	8000390 <__aeabi_uldivmod>
 8012988:	4602      	mov	r2, r0
 801298a:	460b      	mov	r3, r1
 801298c:	4613      	mov	r3, r2
 801298e:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8012990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012992:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8012996:	d308      	bcc.n	80129aa <UART_SetConfig+0x79a>
 8012998:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801299a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801299e:	d204      	bcs.n	80129aa <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80129a0:	697b      	ldr	r3, [r7, #20]
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80129a6:	60da      	str	r2, [r3, #12]
 80129a8:	e17c      	b.n	8012ca4 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80129aa:	2301      	movs	r3, #1
 80129ac:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80129b0:	e178      	b.n	8012ca4 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80129b2:	697b      	ldr	r3, [r7, #20]
 80129b4:	69db      	ldr	r3, [r3, #28]
 80129b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80129ba:	f040 80c5 	bne.w	8012b48 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80129be:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80129c2:	2b20      	cmp	r3, #32
 80129c4:	dc48      	bgt.n	8012a58 <UART_SetConfig+0x848>
 80129c6:	2b00      	cmp	r3, #0
 80129c8:	db7b      	blt.n	8012ac2 <UART_SetConfig+0x8b2>
 80129ca:	2b20      	cmp	r3, #32
 80129cc:	d879      	bhi.n	8012ac2 <UART_SetConfig+0x8b2>
 80129ce:	a201      	add	r2, pc, #4	@ (adr r2, 80129d4 <UART_SetConfig+0x7c4>)
 80129d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80129d4:	08012a5f 	.word	0x08012a5f
 80129d8:	08012a67 	.word	0x08012a67
 80129dc:	08012ac3 	.word	0x08012ac3
 80129e0:	08012ac3 	.word	0x08012ac3
 80129e4:	08012a6f 	.word	0x08012a6f
 80129e8:	08012ac3 	.word	0x08012ac3
 80129ec:	08012ac3 	.word	0x08012ac3
 80129f0:	08012ac3 	.word	0x08012ac3
 80129f4:	08012a7f 	.word	0x08012a7f
 80129f8:	08012ac3 	.word	0x08012ac3
 80129fc:	08012ac3 	.word	0x08012ac3
 8012a00:	08012ac3 	.word	0x08012ac3
 8012a04:	08012ac3 	.word	0x08012ac3
 8012a08:	08012ac3 	.word	0x08012ac3
 8012a0c:	08012ac3 	.word	0x08012ac3
 8012a10:	08012ac3 	.word	0x08012ac3
 8012a14:	08012a8f 	.word	0x08012a8f
 8012a18:	08012ac3 	.word	0x08012ac3
 8012a1c:	08012ac3 	.word	0x08012ac3
 8012a20:	08012ac3 	.word	0x08012ac3
 8012a24:	08012ac3 	.word	0x08012ac3
 8012a28:	08012ac3 	.word	0x08012ac3
 8012a2c:	08012ac3 	.word	0x08012ac3
 8012a30:	08012ac3 	.word	0x08012ac3
 8012a34:	08012ac3 	.word	0x08012ac3
 8012a38:	08012ac3 	.word	0x08012ac3
 8012a3c:	08012ac3 	.word	0x08012ac3
 8012a40:	08012ac3 	.word	0x08012ac3
 8012a44:	08012ac3 	.word	0x08012ac3
 8012a48:	08012ac3 	.word	0x08012ac3
 8012a4c:	08012ac3 	.word	0x08012ac3
 8012a50:	08012ac3 	.word	0x08012ac3
 8012a54:	08012ab5 	.word	0x08012ab5
 8012a58:	2b40      	cmp	r3, #64	@ 0x40
 8012a5a:	d02e      	beq.n	8012aba <UART_SetConfig+0x8aa>
 8012a5c:	e031      	b.n	8012ac2 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012a5e:	f7fb fb09 	bl	800e074 <HAL_RCC_GetPCLK1Freq>
 8012a62:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012a64:	e033      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012a66:	f7fb fb1b 	bl	800e0a0 <HAL_RCC_GetPCLK2Freq>
 8012a6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012a6c:	e02f      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012a6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012a72:	4618      	mov	r0, r3
 8012a74:	f7fc fd4a 	bl	800f50c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a7c:	e027      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012a7e:	f107 0318 	add.w	r3, r7, #24
 8012a82:	4618      	mov	r0, r3
 8012a84:	f7fc fe96 	bl	800f7b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012a88:	69fb      	ldr	r3, [r7, #28]
 8012a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012a8c:	e01f      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8012b44 <UART_SetConfig+0x934>)
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	f003 0320 	and.w	r3, r3, #32
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d009      	beq.n	8012aae <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8012b44 <UART_SetConfig+0x934>)
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	08db      	lsrs	r3, r3, #3
 8012aa0:	f003 0303 	and.w	r3, r3, #3
 8012aa4:	4a24      	ldr	r2, [pc, #144]	@ (8012b38 <UART_SetConfig+0x928>)
 8012aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8012aaa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012aac:	e00f      	b.n	8012ace <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8012aae:	4b22      	ldr	r3, [pc, #136]	@ (8012b38 <UART_SetConfig+0x928>)
 8012ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012ab2:	e00c      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012ab4:	4b21      	ldr	r3, [pc, #132]	@ (8012b3c <UART_SetConfig+0x92c>)
 8012ab6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012ab8:	e009      	b.n	8012ace <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012aba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012ac0:	e005      	b.n	8012ace <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8012ac2:	2300      	movs	r3, #0
 8012ac4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012ac6:	2301      	movs	r3, #1
 8012ac8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012acc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8012ace:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ad0:	2b00      	cmp	r3, #0
 8012ad2:	f000 80e7 	beq.w	8012ca4 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012ad6:	697b      	ldr	r3, [r7, #20]
 8012ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012ada:	4a19      	ldr	r2, [pc, #100]	@ (8012b40 <UART_SetConfig+0x930>)
 8012adc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012ae0:	461a      	mov	r2, r3
 8012ae2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012ae4:	fbb3 f3f2 	udiv	r3, r3, r2
 8012ae8:	005a      	lsls	r2, r3, #1
 8012aea:	697b      	ldr	r3, [r7, #20]
 8012aec:	685b      	ldr	r3, [r3, #4]
 8012aee:	085b      	lsrs	r3, r3, #1
 8012af0:	441a      	add	r2, r3
 8012af2:	697b      	ldr	r3, [r7, #20]
 8012af4:	685b      	ldr	r3, [r3, #4]
 8012af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8012afa:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012afc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012afe:	2b0f      	cmp	r3, #15
 8012b00:	d916      	bls.n	8012b30 <UART_SetConfig+0x920>
 8012b02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b04:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012b08:	d212      	bcs.n	8012b30 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8012b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b0c:	b29b      	uxth	r3, r3
 8012b0e:	f023 030f 	bic.w	r3, r3, #15
 8012b12:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8012b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012b16:	085b      	lsrs	r3, r3, #1
 8012b18:	b29b      	uxth	r3, r3
 8012b1a:	f003 0307 	and.w	r3, r3, #7
 8012b1e:	b29a      	uxth	r2, r3
 8012b20:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012b22:	4313      	orrs	r3, r2
 8012b24:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8012b26:	697b      	ldr	r3, [r7, #20]
 8012b28:	681b      	ldr	r3, [r3, #0]
 8012b2a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8012b2c:	60da      	str	r2, [r3, #12]
 8012b2e:	e0b9      	b.n	8012ca4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012b30:	2301      	movs	r3, #1
 8012b32:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8012b36:	e0b5      	b.n	8012ca4 <UART_SetConfig+0xa94>
 8012b38:	03d09000 	.word	0x03d09000
 8012b3c:	003d0900 	.word	0x003d0900
 8012b40:	08019364 	.word	0x08019364
 8012b44:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8012b48:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8012b4c:	2b20      	cmp	r3, #32
 8012b4e:	dc49      	bgt.n	8012be4 <UART_SetConfig+0x9d4>
 8012b50:	2b00      	cmp	r3, #0
 8012b52:	db7c      	blt.n	8012c4e <UART_SetConfig+0xa3e>
 8012b54:	2b20      	cmp	r3, #32
 8012b56:	d87a      	bhi.n	8012c4e <UART_SetConfig+0xa3e>
 8012b58:	a201      	add	r2, pc, #4	@ (adr r2, 8012b60 <UART_SetConfig+0x950>)
 8012b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012b5e:	bf00      	nop
 8012b60:	08012beb 	.word	0x08012beb
 8012b64:	08012bf3 	.word	0x08012bf3
 8012b68:	08012c4f 	.word	0x08012c4f
 8012b6c:	08012c4f 	.word	0x08012c4f
 8012b70:	08012bfb 	.word	0x08012bfb
 8012b74:	08012c4f 	.word	0x08012c4f
 8012b78:	08012c4f 	.word	0x08012c4f
 8012b7c:	08012c4f 	.word	0x08012c4f
 8012b80:	08012c0b 	.word	0x08012c0b
 8012b84:	08012c4f 	.word	0x08012c4f
 8012b88:	08012c4f 	.word	0x08012c4f
 8012b8c:	08012c4f 	.word	0x08012c4f
 8012b90:	08012c4f 	.word	0x08012c4f
 8012b94:	08012c4f 	.word	0x08012c4f
 8012b98:	08012c4f 	.word	0x08012c4f
 8012b9c:	08012c4f 	.word	0x08012c4f
 8012ba0:	08012c1b 	.word	0x08012c1b
 8012ba4:	08012c4f 	.word	0x08012c4f
 8012ba8:	08012c4f 	.word	0x08012c4f
 8012bac:	08012c4f 	.word	0x08012c4f
 8012bb0:	08012c4f 	.word	0x08012c4f
 8012bb4:	08012c4f 	.word	0x08012c4f
 8012bb8:	08012c4f 	.word	0x08012c4f
 8012bbc:	08012c4f 	.word	0x08012c4f
 8012bc0:	08012c4f 	.word	0x08012c4f
 8012bc4:	08012c4f 	.word	0x08012c4f
 8012bc8:	08012c4f 	.word	0x08012c4f
 8012bcc:	08012c4f 	.word	0x08012c4f
 8012bd0:	08012c4f 	.word	0x08012c4f
 8012bd4:	08012c4f 	.word	0x08012c4f
 8012bd8:	08012c4f 	.word	0x08012c4f
 8012bdc:	08012c4f 	.word	0x08012c4f
 8012be0:	08012c41 	.word	0x08012c41
 8012be4:	2b40      	cmp	r3, #64	@ 0x40
 8012be6:	d02e      	beq.n	8012c46 <UART_SetConfig+0xa36>
 8012be8:	e031      	b.n	8012c4e <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8012bea:	f7fb fa43 	bl	800e074 <HAL_RCC_GetPCLK1Freq>
 8012bee:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012bf0:	e033      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8012bf2:	f7fb fa55 	bl	800e0a0 <HAL_RCC_GetPCLK2Freq>
 8012bf6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8012bf8:	e02f      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8012bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012bfe:	4618      	mov	r0, r3
 8012c00:	f7fc fc84 	bl	800f50c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8012c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c08:	e027      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8012c0a:	f107 0318 	add.w	r3, r7, #24
 8012c0e:	4618      	mov	r0, r3
 8012c10:	f7fc fdd0 	bl	800f7b4 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8012c14:	69fb      	ldr	r3, [r7, #28]
 8012c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c18:	e01f      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8012c1a:	4b2d      	ldr	r3, [pc, #180]	@ (8012cd0 <UART_SetConfig+0xac0>)
 8012c1c:	681b      	ldr	r3, [r3, #0]
 8012c1e:	f003 0320 	and.w	r3, r3, #32
 8012c22:	2b00      	cmp	r3, #0
 8012c24:	d009      	beq.n	8012c3a <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8012c26:	4b2a      	ldr	r3, [pc, #168]	@ (8012cd0 <UART_SetConfig+0xac0>)
 8012c28:	681b      	ldr	r3, [r3, #0]
 8012c2a:	08db      	lsrs	r3, r3, #3
 8012c2c:	f003 0303 	and.w	r3, r3, #3
 8012c30:	4a28      	ldr	r2, [pc, #160]	@ (8012cd4 <UART_SetConfig+0xac4>)
 8012c32:	fa22 f303 	lsr.w	r3, r2, r3
 8012c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8012c38:	e00f      	b.n	8012c5a <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8012c3a:	4b26      	ldr	r3, [pc, #152]	@ (8012cd4 <UART_SetConfig+0xac4>)
 8012c3c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c3e:	e00c      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8012c40:	4b25      	ldr	r3, [pc, #148]	@ (8012cd8 <UART_SetConfig+0xac8>)
 8012c42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c44:	e009      	b.n	8012c5a <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8012c46:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8012c4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8012c4c:	e005      	b.n	8012c5a <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8012c4e:	2300      	movs	r3, #0
 8012c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8012c52:	2301      	movs	r3, #1
 8012c54:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8012c58:	bf00      	nop
    }

    if (pclk != 0U)
 8012c5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	d021      	beq.n	8012ca4 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8012c60:	697b      	ldr	r3, [r7, #20]
 8012c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012c64:	4a1d      	ldr	r2, [pc, #116]	@ (8012cdc <UART_SetConfig+0xacc>)
 8012c66:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8012c6a:	461a      	mov	r2, r3
 8012c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012c6e:	fbb3 f2f2 	udiv	r2, r3, r2
 8012c72:	697b      	ldr	r3, [r7, #20]
 8012c74:	685b      	ldr	r3, [r3, #4]
 8012c76:	085b      	lsrs	r3, r3, #1
 8012c78:	441a      	add	r2, r3
 8012c7a:	697b      	ldr	r3, [r7, #20]
 8012c7c:	685b      	ldr	r3, [r3, #4]
 8012c7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8012c82:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8012c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c86:	2b0f      	cmp	r3, #15
 8012c88:	d909      	bls.n	8012c9e <UART_SetConfig+0xa8e>
 8012c8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8012c90:	d205      	bcs.n	8012c9e <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8012c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012c94:	b29a      	uxth	r2, r3
 8012c96:	697b      	ldr	r3, [r7, #20]
 8012c98:	681b      	ldr	r3, [r3, #0]
 8012c9a:	60da      	str	r2, [r3, #12]
 8012c9c:	e002      	b.n	8012ca4 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8012c9e:	2301      	movs	r3, #1
 8012ca0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8012ca4:	697b      	ldr	r3, [r7, #20]
 8012ca6:	2201      	movs	r2, #1
 8012ca8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8012cac:	697b      	ldr	r3, [r7, #20]
 8012cae:	2201      	movs	r2, #1
 8012cb0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8012cb4:	697b      	ldr	r3, [r7, #20]
 8012cb6:	2200      	movs	r2, #0
 8012cb8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8012cba:	697b      	ldr	r3, [r7, #20]
 8012cbc:	2200      	movs	r2, #0
 8012cbe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8012cc0:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8012cc4:	4618      	mov	r0, r3
 8012cc6:	3748      	adds	r7, #72	@ 0x48
 8012cc8:	46bd      	mov	sp, r7
 8012cca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8012cce:	bf00      	nop
 8012cd0:	58024400 	.word	0x58024400
 8012cd4:	03d09000 	.word	0x03d09000
 8012cd8:	003d0900 	.word	0x003d0900
 8012cdc:	08019364 	.word	0x08019364

08012ce0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8012ce0:	b480      	push	{r7}
 8012ce2:	b083      	sub	sp, #12
 8012ce4:	af00      	add	r7, sp, #0
 8012ce6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8012ce8:	687b      	ldr	r3, [r7, #4]
 8012cea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012cec:	f003 0308 	and.w	r3, r3, #8
 8012cf0:	2b00      	cmp	r3, #0
 8012cf2:	d00a      	beq.n	8012d0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8012cf4:	687b      	ldr	r3, [r7, #4]
 8012cf6:	681b      	ldr	r3, [r3, #0]
 8012cf8:	685b      	ldr	r3, [r3, #4]
 8012cfa:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8012cfe:	687b      	ldr	r3, [r7, #4]
 8012d00:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	430a      	orrs	r2, r1
 8012d08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d0e:	f003 0301 	and.w	r3, r3, #1
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	d00a      	beq.n	8012d2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	685b      	ldr	r3, [r3, #4]
 8012d1c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	681b      	ldr	r3, [r3, #0]
 8012d28:	430a      	orrs	r2, r1
 8012d2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8012d2c:	687b      	ldr	r3, [r7, #4]
 8012d2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d30:	f003 0302 	and.w	r3, r3, #2
 8012d34:	2b00      	cmp	r3, #0
 8012d36:	d00a      	beq.n	8012d4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	685b      	ldr	r3, [r3, #4]
 8012d3e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012d46:	687b      	ldr	r3, [r7, #4]
 8012d48:	681b      	ldr	r3, [r3, #0]
 8012d4a:	430a      	orrs	r2, r1
 8012d4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d52:	f003 0304 	and.w	r3, r3, #4
 8012d56:	2b00      	cmp	r3, #0
 8012d58:	d00a      	beq.n	8012d70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	685b      	ldr	r3, [r3, #4]
 8012d60:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	430a      	orrs	r2, r1
 8012d6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8012d70:	687b      	ldr	r3, [r7, #4]
 8012d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d74:	f003 0310 	and.w	r3, r3, #16
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d00a      	beq.n	8012d92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8012d7c:	687b      	ldr	r3, [r7, #4]
 8012d7e:	681b      	ldr	r3, [r3, #0]
 8012d80:	689b      	ldr	r3, [r3, #8]
 8012d82:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8012d8a:	687b      	ldr	r3, [r7, #4]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	430a      	orrs	r2, r1
 8012d90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8012d92:	687b      	ldr	r3, [r7, #4]
 8012d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012d96:	f003 0320 	and.w	r3, r3, #32
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d00a      	beq.n	8012db4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	681b      	ldr	r3, [r3, #0]
 8012da2:	689b      	ldr	r3, [r3, #8]
 8012da4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	681b      	ldr	r3, [r3, #0]
 8012db0:	430a      	orrs	r2, r1
 8012db2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012db8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	d01a      	beq.n	8012df6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8012dc0:	687b      	ldr	r3, [r7, #4]
 8012dc2:	681b      	ldr	r3, [r3, #0]
 8012dc4:	685b      	ldr	r3, [r3, #4]
 8012dc6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8012dca:	687b      	ldr	r3, [r7, #4]
 8012dcc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681b      	ldr	r3, [r3, #0]
 8012dd2:	430a      	orrs	r2, r1
 8012dd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8012dd6:	687b      	ldr	r3, [r7, #4]
 8012dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012dda:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8012dde:	d10a      	bne.n	8012df6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8012de0:	687b      	ldr	r3, [r7, #4]
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	685b      	ldr	r3, [r3, #4]
 8012de6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8012dea:	687b      	ldr	r3, [r7, #4]
 8012dec:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8012dee:	687b      	ldr	r3, [r7, #4]
 8012df0:	681b      	ldr	r3, [r3, #0]
 8012df2:	430a      	orrs	r2, r1
 8012df4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8012df6:	687b      	ldr	r3, [r7, #4]
 8012df8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012dfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d00a      	beq.n	8012e18 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	685b      	ldr	r3, [r3, #4]
 8012e08:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012e10:	687b      	ldr	r3, [r7, #4]
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	430a      	orrs	r2, r1
 8012e16:	605a      	str	r2, [r3, #4]
  }
}
 8012e18:	bf00      	nop
 8012e1a:	370c      	adds	r7, #12
 8012e1c:	46bd      	mov	sp, r7
 8012e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e22:	4770      	bx	lr

08012e24 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8012e24:	b580      	push	{r7, lr}
 8012e26:	b098      	sub	sp, #96	@ 0x60
 8012e28:	af02      	add	r7, sp, #8
 8012e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	2200      	movs	r2, #0
 8012e30:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8012e34:	f7f3 f90c 	bl	8006050 <HAL_GetTick>
 8012e38:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	681b      	ldr	r3, [r3, #0]
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	f003 0308 	and.w	r3, r3, #8
 8012e44:	2b08      	cmp	r3, #8
 8012e46:	d12f      	bne.n	8012ea8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012e48:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012e4c:	9300      	str	r3, [sp, #0]
 8012e4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012e50:	2200      	movs	r2, #0
 8012e52:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8012e56:	6878      	ldr	r0, [r7, #4]
 8012e58:	f000 f88e 	bl	8012f78 <UART_WaitOnFlagUntilTimeout>
 8012e5c:	4603      	mov	r3, r0
 8012e5e:	2b00      	cmp	r3, #0
 8012e60:	d022      	beq.n	8012ea8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012e6a:	e853 3f00 	ldrex	r3, [r3]
 8012e6e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8012e70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012e72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8012e76:	653b      	str	r3, [r7, #80]	@ 0x50
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	681b      	ldr	r3, [r3, #0]
 8012e7c:	461a      	mov	r2, r3
 8012e7e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012e80:	647b      	str	r3, [r7, #68]	@ 0x44
 8012e82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012e84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8012e86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012e88:	e841 2300 	strex	r3, r2, [r1]
 8012e8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8012e8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012e90:	2b00      	cmp	r3, #0
 8012e92:	d1e6      	bne.n	8012e62 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8012e94:	687b      	ldr	r3, [r7, #4]
 8012e96:	2220      	movs	r2, #32
 8012e98:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8012e9c:	687b      	ldr	r3, [r7, #4]
 8012e9e:	2200      	movs	r2, #0
 8012ea0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012ea4:	2303      	movs	r3, #3
 8012ea6:	e063      	b.n	8012f70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8012ea8:	687b      	ldr	r3, [r7, #4]
 8012eaa:	681b      	ldr	r3, [r3, #0]
 8012eac:	681b      	ldr	r3, [r3, #0]
 8012eae:	f003 0304 	and.w	r3, r3, #4
 8012eb2:	2b04      	cmp	r3, #4
 8012eb4:	d149      	bne.n	8012f4a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8012eb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8012eba:	9300      	str	r3, [sp, #0]
 8012ebc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012ebe:	2200      	movs	r2, #0
 8012ec0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8012ec4:	6878      	ldr	r0, [r7, #4]
 8012ec6:	f000 f857 	bl	8012f78 <UART_WaitOnFlagUntilTimeout>
 8012eca:	4603      	mov	r3, r0
 8012ecc:	2b00      	cmp	r3, #0
 8012ece:	d03c      	beq.n	8012f4a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8012ed0:	687b      	ldr	r3, [r7, #4]
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ed8:	e853 3f00 	ldrex	r3, [r3]
 8012edc:	623b      	str	r3, [r7, #32]
   return(result);
 8012ede:	6a3b      	ldr	r3, [r7, #32]
 8012ee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8012ee4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	461a      	mov	r2, r3
 8012eec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012eee:	633b      	str	r3, [r7, #48]	@ 0x30
 8012ef0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012ef2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8012ef4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ef6:	e841 2300 	strex	r3, r2, [r1]
 8012efa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8012efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	d1e6      	bne.n	8012ed0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	681b      	ldr	r3, [r3, #0]
 8012f06:	3308      	adds	r3, #8
 8012f08:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8012f0a:	693b      	ldr	r3, [r7, #16]
 8012f0c:	e853 3f00 	ldrex	r3, [r3]
 8012f10:	60fb      	str	r3, [r7, #12]
   return(result);
 8012f12:	68fb      	ldr	r3, [r7, #12]
 8012f14:	f023 0301 	bic.w	r3, r3, #1
 8012f18:	64bb      	str	r3, [r7, #72]	@ 0x48
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	3308      	adds	r3, #8
 8012f20:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8012f22:	61fa      	str	r2, [r7, #28]
 8012f24:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8012f26:	69b9      	ldr	r1, [r7, #24]
 8012f28:	69fa      	ldr	r2, [r7, #28]
 8012f2a:	e841 2300 	strex	r3, r2, [r1]
 8012f2e:	617b      	str	r3, [r7, #20]
   return(result);
 8012f30:	697b      	ldr	r3, [r7, #20]
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d1e5      	bne.n	8012f02 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8012f36:	687b      	ldr	r3, [r7, #4]
 8012f38:	2220      	movs	r2, #32
 8012f3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	2200      	movs	r2, #0
 8012f42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8012f46:	2303      	movs	r3, #3
 8012f48:	e012      	b.n	8012f70 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	2220      	movs	r2, #32
 8012f4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	2220      	movs	r2, #32
 8012f56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	2200      	movs	r2, #0
 8012f5e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8012f60:	687b      	ldr	r3, [r7, #4]
 8012f62:	2200      	movs	r2, #0
 8012f64:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	2200      	movs	r2, #0
 8012f6a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8012f6e:	2300      	movs	r3, #0
}
 8012f70:	4618      	mov	r0, r3
 8012f72:	3758      	adds	r7, #88	@ 0x58
 8012f74:	46bd      	mov	sp, r7
 8012f76:	bd80      	pop	{r7, pc}

08012f78 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8012f78:	b580      	push	{r7, lr}
 8012f7a:	b084      	sub	sp, #16
 8012f7c:	af00      	add	r7, sp, #0
 8012f7e:	60f8      	str	r0, [r7, #12]
 8012f80:	60b9      	str	r1, [r7, #8]
 8012f82:	603b      	str	r3, [r7, #0]
 8012f84:	4613      	mov	r3, r2
 8012f86:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8012f88:	e04f      	b.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8012f8a:	69bb      	ldr	r3, [r7, #24]
 8012f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f90:	d04b      	beq.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8012f92:	f7f3 f85d 	bl	8006050 <HAL_GetTick>
 8012f96:	4602      	mov	r2, r0
 8012f98:	683b      	ldr	r3, [r7, #0]
 8012f9a:	1ad3      	subs	r3, r2, r3
 8012f9c:	69ba      	ldr	r2, [r7, #24]
 8012f9e:	429a      	cmp	r2, r3
 8012fa0:	d302      	bcc.n	8012fa8 <UART_WaitOnFlagUntilTimeout+0x30>
 8012fa2:	69bb      	ldr	r3, [r7, #24]
 8012fa4:	2b00      	cmp	r3, #0
 8012fa6:	d101      	bne.n	8012fac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8012fa8:	2303      	movs	r3, #3
 8012faa:	e04e      	b.n	801304a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8012fac:	68fb      	ldr	r3, [r7, #12]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	681b      	ldr	r3, [r3, #0]
 8012fb2:	f003 0304 	and.w	r3, r3, #4
 8012fb6:	2b00      	cmp	r3, #0
 8012fb8:	d037      	beq.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
 8012fba:	68bb      	ldr	r3, [r7, #8]
 8012fbc:	2b80      	cmp	r3, #128	@ 0x80
 8012fbe:	d034      	beq.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
 8012fc0:	68bb      	ldr	r3, [r7, #8]
 8012fc2:	2b40      	cmp	r3, #64	@ 0x40
 8012fc4:	d031      	beq.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	681b      	ldr	r3, [r3, #0]
 8012fca:	69db      	ldr	r3, [r3, #28]
 8012fcc:	f003 0308 	and.w	r3, r3, #8
 8012fd0:	2b08      	cmp	r3, #8
 8012fd2:	d110      	bne.n	8012ff6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	681b      	ldr	r3, [r3, #0]
 8012fd8:	2208      	movs	r2, #8
 8012fda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8012fdc:	68f8      	ldr	r0, [r7, #12]
 8012fde:	f000 f99d 	bl	801331c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	2208      	movs	r2, #8
 8012fe6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8012fea:	68fb      	ldr	r3, [r7, #12]
 8012fec:	2200      	movs	r2, #0
 8012fee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8012ff2:	2301      	movs	r3, #1
 8012ff4:	e029      	b.n	801304a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	681b      	ldr	r3, [r3, #0]
 8012ffa:	69db      	ldr	r3, [r3, #28]
 8012ffc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013000:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8013004:	d111      	bne.n	801302a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8013006:	68fb      	ldr	r3, [r7, #12]
 8013008:	681b      	ldr	r3, [r3, #0]
 801300a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801300e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8013010:	68f8      	ldr	r0, [r7, #12]
 8013012:	f000 f983 	bl	801331c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	2220      	movs	r2, #32
 801301a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801301e:	68fb      	ldr	r3, [r7, #12]
 8013020:	2200      	movs	r2, #0
 8013022:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8013026:	2303      	movs	r3, #3
 8013028:	e00f      	b.n	801304a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	681b      	ldr	r3, [r3, #0]
 801302e:	69da      	ldr	r2, [r3, #28]
 8013030:	68bb      	ldr	r3, [r7, #8]
 8013032:	4013      	ands	r3, r2
 8013034:	68ba      	ldr	r2, [r7, #8]
 8013036:	429a      	cmp	r2, r3
 8013038:	bf0c      	ite	eq
 801303a:	2301      	moveq	r3, #1
 801303c:	2300      	movne	r3, #0
 801303e:	b2db      	uxtb	r3, r3
 8013040:	461a      	mov	r2, r3
 8013042:	79fb      	ldrb	r3, [r7, #7]
 8013044:	429a      	cmp	r2, r3
 8013046:	d0a0      	beq.n	8012f8a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8013048:	2300      	movs	r3, #0
}
 801304a:	4618      	mov	r0, r3
 801304c:	3710      	adds	r7, #16
 801304e:	46bd      	mov	sp, r7
 8013050:	bd80      	pop	{r7, pc}
	...

08013054 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8013054:	b480      	push	{r7}
 8013056:	b0a3      	sub	sp, #140	@ 0x8c
 8013058:	af00      	add	r7, sp, #0
 801305a:	60f8      	str	r0, [r7, #12]
 801305c:	60b9      	str	r1, [r7, #8]
 801305e:	4613      	mov	r3, r2
 8013060:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8013062:	68fb      	ldr	r3, [r7, #12]
 8013064:	68ba      	ldr	r2, [r7, #8]
 8013066:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8013068:	68fb      	ldr	r3, [r7, #12]
 801306a:	88fa      	ldrh	r2, [r7, #6]
 801306c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	88fa      	ldrh	r2, [r7, #6]
 8013074:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	2200      	movs	r2, #0
 801307c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 801307e:	68fb      	ldr	r3, [r7, #12]
 8013080:	689b      	ldr	r3, [r3, #8]
 8013082:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8013086:	d10e      	bne.n	80130a6 <UART_Start_Receive_IT+0x52>
 8013088:	68fb      	ldr	r3, [r7, #12]
 801308a:	691b      	ldr	r3, [r3, #16]
 801308c:	2b00      	cmp	r3, #0
 801308e:	d105      	bne.n	801309c <UART_Start_Receive_IT+0x48>
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8013096:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 801309a:	e02d      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 801309c:	68fb      	ldr	r3, [r7, #12]
 801309e:	22ff      	movs	r2, #255	@ 0xff
 80130a0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130a4:	e028      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 80130a6:	68fb      	ldr	r3, [r7, #12]
 80130a8:	689b      	ldr	r3, [r3, #8]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d10d      	bne.n	80130ca <UART_Start_Receive_IT+0x76>
 80130ae:	68fb      	ldr	r3, [r7, #12]
 80130b0:	691b      	ldr	r3, [r3, #16]
 80130b2:	2b00      	cmp	r3, #0
 80130b4:	d104      	bne.n	80130c0 <UART_Start_Receive_IT+0x6c>
 80130b6:	68fb      	ldr	r3, [r7, #12]
 80130b8:	22ff      	movs	r2, #255	@ 0xff
 80130ba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130be:	e01b      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	227f      	movs	r2, #127	@ 0x7f
 80130c4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130c8:	e016      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 80130ca:	68fb      	ldr	r3, [r7, #12]
 80130cc:	689b      	ldr	r3, [r3, #8]
 80130ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80130d2:	d10d      	bne.n	80130f0 <UART_Start_Receive_IT+0x9c>
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	691b      	ldr	r3, [r3, #16]
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d104      	bne.n	80130e6 <UART_Start_Receive_IT+0x92>
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	227f      	movs	r2, #127	@ 0x7f
 80130e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130e4:	e008      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 80130e6:	68fb      	ldr	r3, [r7, #12]
 80130e8:	223f      	movs	r2, #63	@ 0x3f
 80130ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80130ee:	e003      	b.n	80130f8 <UART_Start_Receive_IT+0xa4>
 80130f0:	68fb      	ldr	r3, [r7, #12]
 80130f2:	2200      	movs	r2, #0
 80130f4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	2200      	movs	r2, #0
 80130fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	2222      	movs	r2, #34	@ 0x22
 8013104:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	3308      	adds	r3, #8
 801310e:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013110:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013112:	e853 3f00 	ldrex	r3, [r3]
 8013116:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013118:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801311a:	f043 0301 	orr.w	r3, r3, #1
 801311e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013122:	68fb      	ldr	r3, [r7, #12]
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	3308      	adds	r3, #8
 8013128:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801312c:	673a      	str	r2, [r7, #112]	@ 0x70
 801312e:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013130:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8013132:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8013134:	e841 2300 	strex	r3, r2, [r1]
 8013138:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 801313a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801313c:	2b00      	cmp	r3, #0
 801313e:	d1e3      	bne.n	8013108 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8013140:	68fb      	ldr	r3, [r7, #12]
 8013142:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8013144:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8013148:	d14f      	bne.n	80131ea <UART_Start_Receive_IT+0x196>
 801314a:	68fb      	ldr	r3, [r7, #12]
 801314c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013150:	88fa      	ldrh	r2, [r7, #6]
 8013152:	429a      	cmp	r2, r3
 8013154:	d349      	bcc.n	80131ea <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8013156:	68fb      	ldr	r3, [r7, #12]
 8013158:	689b      	ldr	r3, [r3, #8]
 801315a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801315e:	d107      	bne.n	8013170 <UART_Start_Receive_IT+0x11c>
 8013160:	68fb      	ldr	r3, [r7, #12]
 8013162:	691b      	ldr	r3, [r3, #16]
 8013164:	2b00      	cmp	r3, #0
 8013166:	d103      	bne.n	8013170 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8013168:	68fb      	ldr	r3, [r7, #12]
 801316a:	4a47      	ldr	r2, [pc, #284]	@ (8013288 <UART_Start_Receive_IT+0x234>)
 801316c:	675a      	str	r2, [r3, #116]	@ 0x74
 801316e:	e002      	b.n	8013176 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8013170:	68fb      	ldr	r3, [r7, #12]
 8013172:	4a46      	ldr	r2, [pc, #280]	@ (801328c <UART_Start_Receive_IT+0x238>)
 8013174:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	691b      	ldr	r3, [r3, #16]
 801317a:	2b00      	cmp	r3, #0
 801317c:	d01a      	beq.n	80131b4 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013184:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013186:	e853 3f00 	ldrex	r3, [r3]
 801318a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801318c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801318e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8013192:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	681b      	ldr	r3, [r3, #0]
 801319a:	461a      	mov	r2, r3
 801319c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80131a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80131a2:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131a4:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80131a6:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80131a8:	e841 2300 	strex	r3, r2, [r1]
 80131ac:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80131ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80131b0:	2b00      	cmp	r3, #0
 80131b2:	d1e4      	bne.n	801317e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80131b4:	68fb      	ldr	r3, [r7, #12]
 80131b6:	681b      	ldr	r3, [r3, #0]
 80131b8:	3308      	adds	r3, #8
 80131ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80131bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80131be:	e853 3f00 	ldrex	r3, [r3]
 80131c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80131c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80131ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80131cc:	68fb      	ldr	r3, [r7, #12]
 80131ce:	681b      	ldr	r3, [r3, #0]
 80131d0:	3308      	adds	r3, #8
 80131d2:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80131d4:	64ba      	str	r2, [r7, #72]	@ 0x48
 80131d6:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80131d8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80131da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80131dc:	e841 2300 	strex	r3, r2, [r1]
 80131e0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80131e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80131e4:	2b00      	cmp	r3, #0
 80131e6:	d1e5      	bne.n	80131b4 <UART_Start_Receive_IT+0x160>
 80131e8:	e046      	b.n	8013278 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80131ea:	68fb      	ldr	r3, [r7, #12]
 80131ec:	689b      	ldr	r3, [r3, #8]
 80131ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80131f2:	d107      	bne.n	8013204 <UART_Start_Receive_IT+0x1b0>
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	691b      	ldr	r3, [r3, #16]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d103      	bne.n	8013204 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80131fc:	68fb      	ldr	r3, [r7, #12]
 80131fe:	4a24      	ldr	r2, [pc, #144]	@ (8013290 <UART_Start_Receive_IT+0x23c>)
 8013200:	675a      	str	r2, [r3, #116]	@ 0x74
 8013202:	e002      	b.n	801320a <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	4a23      	ldr	r2, [pc, #140]	@ (8013294 <UART_Start_Receive_IT+0x240>)
 8013208:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	691b      	ldr	r3, [r3, #16]
 801320e:	2b00      	cmp	r3, #0
 8013210:	d019      	beq.n	8013246 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801321a:	e853 3f00 	ldrex	r3, [r3]
 801321e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013222:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8013226:	677b      	str	r3, [r7, #116]	@ 0x74
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	681b      	ldr	r3, [r3, #0]
 801322c:	461a      	mov	r2, r3
 801322e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013230:	637b      	str	r3, [r7, #52]	@ 0x34
 8013232:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013234:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013236:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013238:	e841 2300 	strex	r3, r2, [r1]
 801323c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 801323e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013240:	2b00      	cmp	r3, #0
 8013242:	d1e6      	bne.n	8013212 <UART_Start_Receive_IT+0x1be>
 8013244:	e018      	b.n	8013278 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013246:	68fb      	ldr	r3, [r7, #12]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	e853 3f00 	ldrex	r3, [r3]
 8013252:	613b      	str	r3, [r7, #16]
   return(result);
 8013254:	693b      	ldr	r3, [r7, #16]
 8013256:	f043 0320 	orr.w	r3, r3, #32
 801325a:	67bb      	str	r3, [r7, #120]	@ 0x78
 801325c:	68fb      	ldr	r3, [r7, #12]
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	461a      	mov	r2, r3
 8013262:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013264:	623b      	str	r3, [r7, #32]
 8013266:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013268:	69f9      	ldr	r1, [r7, #28]
 801326a:	6a3a      	ldr	r2, [r7, #32]
 801326c:	e841 2300 	strex	r3, r2, [r1]
 8013270:	61bb      	str	r3, [r7, #24]
   return(result);
 8013272:	69bb      	ldr	r3, [r7, #24]
 8013274:	2b00      	cmp	r3, #0
 8013276:	d1e6      	bne.n	8013246 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8013278:	2300      	movs	r3, #0
}
 801327a:	4618      	mov	r0, r3
 801327c:	378c      	adds	r7, #140	@ 0x8c
 801327e:	46bd      	mov	sp, r7
 8013280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013284:	4770      	bx	lr
 8013286:	bf00      	nop
 8013288:	08013cb5 	.word	0x08013cb5
 801328c:	08013951 	.word	0x08013951
 8013290:	08013799 	.word	0x08013799
 8013294:	080135e1 	.word	0x080135e1

08013298 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8013298:	b480      	push	{r7}
 801329a:	b08f      	sub	sp, #60	@ 0x3c
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132a6:	6a3b      	ldr	r3, [r7, #32]
 80132a8:	e853 3f00 	ldrex	r3, [r3]
 80132ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80132ae:	69fb      	ldr	r3, [r7, #28]
 80132b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80132b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80132b6:	687b      	ldr	r3, [r7, #4]
 80132b8:	681b      	ldr	r3, [r3, #0]
 80132ba:	461a      	mov	r2, r3
 80132bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80132be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80132c0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80132c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80132c6:	e841 2300 	strex	r3, r2, [r1]
 80132ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80132cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132ce:	2b00      	cmp	r3, #0
 80132d0:	d1e6      	bne.n	80132a0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80132d2:	687b      	ldr	r3, [r7, #4]
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	3308      	adds	r3, #8
 80132d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	e853 3f00 	ldrex	r3, [r3]
 80132e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80132e2:	68bb      	ldr	r3, [r7, #8]
 80132e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80132e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	3308      	adds	r3, #8
 80132f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80132f2:	61ba      	str	r2, [r7, #24]
 80132f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80132f6:	6979      	ldr	r1, [r7, #20]
 80132f8:	69ba      	ldr	r2, [r7, #24]
 80132fa:	e841 2300 	strex	r3, r2, [r1]
 80132fe:	613b      	str	r3, [r7, #16]
   return(result);
 8013300:	693b      	ldr	r3, [r7, #16]
 8013302:	2b00      	cmp	r3, #0
 8013304:	d1e5      	bne.n	80132d2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8013306:	687b      	ldr	r3, [r7, #4]
 8013308:	2220      	movs	r2, #32
 801330a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 801330e:	bf00      	nop
 8013310:	373c      	adds	r7, #60	@ 0x3c
 8013312:	46bd      	mov	sp, r7
 8013314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013318:	4770      	bx	lr
	...

0801331c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801331c:	b480      	push	{r7}
 801331e:	b095      	sub	sp, #84	@ 0x54
 8013320:	af00      	add	r7, sp, #0
 8013322:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	681b      	ldr	r3, [r3, #0]
 8013328:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801332a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801332c:	e853 3f00 	ldrex	r3, [r3]
 8013330:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013334:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013338:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	681b      	ldr	r3, [r3, #0]
 801333e:	461a      	mov	r2, r3
 8013340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013342:	643b      	str	r3, [r7, #64]	@ 0x40
 8013344:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013346:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013348:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801334a:	e841 2300 	strex	r3, r2, [r1]
 801334e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013352:	2b00      	cmp	r3, #0
 8013354:	d1e6      	bne.n	8013324 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	3308      	adds	r3, #8
 801335c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801335e:	6a3b      	ldr	r3, [r7, #32]
 8013360:	e853 3f00 	ldrex	r3, [r3]
 8013364:	61fb      	str	r3, [r7, #28]
   return(result);
 8013366:	69fa      	ldr	r2, [r7, #28]
 8013368:	4b1e      	ldr	r3, [pc, #120]	@ (80133e4 <UART_EndRxTransfer+0xc8>)
 801336a:	4013      	ands	r3, r2
 801336c:	64bb      	str	r3, [r7, #72]	@ 0x48
 801336e:	687b      	ldr	r3, [r7, #4]
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	3308      	adds	r3, #8
 8013374:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013376:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013378:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801337a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801337c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801337e:	e841 2300 	strex	r3, r2, [r1]
 8013382:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013386:	2b00      	cmp	r3, #0
 8013388:	d1e5      	bne.n	8013356 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801338e:	2b01      	cmp	r3, #1
 8013390:	d118      	bne.n	80133c4 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	681b      	ldr	r3, [r3, #0]
 8013396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013398:	68fb      	ldr	r3, [r7, #12]
 801339a:	e853 3f00 	ldrex	r3, [r3]
 801339e:	60bb      	str	r3, [r7, #8]
   return(result);
 80133a0:	68bb      	ldr	r3, [r7, #8]
 80133a2:	f023 0310 	bic.w	r3, r3, #16
 80133a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	681b      	ldr	r3, [r3, #0]
 80133ac:	461a      	mov	r2, r3
 80133ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80133b0:	61bb      	str	r3, [r7, #24]
 80133b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80133b4:	6979      	ldr	r1, [r7, #20]
 80133b6:	69ba      	ldr	r2, [r7, #24]
 80133b8:	e841 2300 	strex	r3, r2, [r1]
 80133bc:	613b      	str	r3, [r7, #16]
   return(result);
 80133be:	693b      	ldr	r3, [r7, #16]
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d1e6      	bne.n	8013392 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	2220      	movs	r2, #32
 80133c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80133cc:	687b      	ldr	r3, [r7, #4]
 80133ce:	2200      	movs	r2, #0
 80133d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	2200      	movs	r2, #0
 80133d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80133d8:	bf00      	nop
 80133da:	3754      	adds	r7, #84	@ 0x54
 80133dc:	46bd      	mov	sp, r7
 80133de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133e2:	4770      	bx	lr
 80133e4:	effffffe 	.word	0xeffffffe

080133e8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80133e8:	b580      	push	{r7, lr}
 80133ea:	b090      	sub	sp, #64	@ 0x40
 80133ec:	af00      	add	r7, sp, #0
 80133ee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80133f4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	69db      	ldr	r3, [r3, #28]
 80133fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80133fe:	d037      	beq.n	8013470 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8013400:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013402:	2200      	movs	r2, #0
 8013404:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8013408:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	3308      	adds	r3, #8
 801340e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013412:	e853 3f00 	ldrex	r3, [r3]
 8013416:	623b      	str	r3, [r7, #32]
   return(result);
 8013418:	6a3b      	ldr	r3, [r7, #32]
 801341a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801341e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8013420:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013422:	681b      	ldr	r3, [r3, #0]
 8013424:	3308      	adds	r3, #8
 8013426:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013428:	633a      	str	r2, [r7, #48]	@ 0x30
 801342a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801342c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801342e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013430:	e841 2300 	strex	r3, r2, [r1]
 8013434:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013438:	2b00      	cmp	r3, #0
 801343a:	d1e5      	bne.n	8013408 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 801343c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013442:	693b      	ldr	r3, [r7, #16]
 8013444:	e853 3f00 	ldrex	r3, [r3]
 8013448:	60fb      	str	r3, [r7, #12]
   return(result);
 801344a:	68fb      	ldr	r3, [r7, #12]
 801344c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013450:	637b      	str	r3, [r7, #52]	@ 0x34
 8013452:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013454:	681b      	ldr	r3, [r3, #0]
 8013456:	461a      	mov	r2, r3
 8013458:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801345a:	61fb      	str	r3, [r7, #28]
 801345c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801345e:	69b9      	ldr	r1, [r7, #24]
 8013460:	69fa      	ldr	r2, [r7, #28]
 8013462:	e841 2300 	strex	r3, r2, [r1]
 8013466:	617b      	str	r3, [r7, #20]
   return(result);
 8013468:	697b      	ldr	r3, [r7, #20]
 801346a:	2b00      	cmp	r3, #0
 801346c:	d1e6      	bne.n	801343c <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 801346e:	e002      	b.n	8013476 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8013470:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8013472:	f7ee faf2 	bl	8001a5a <HAL_UART_TxCpltCallback>
}
 8013476:	bf00      	nop
 8013478:	3740      	adds	r7, #64	@ 0x40
 801347a:	46bd      	mov	sp, r7
 801347c:	bd80      	pop	{r7, pc}

0801347e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 801347e:	b580      	push	{r7, lr}
 8013480:	b084      	sub	sp, #16
 8013482:	af00      	add	r7, sp, #0
 8013484:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801348a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 801348c:	68f8      	ldr	r0, [r7, #12]
 801348e:	f7fe fe9f 	bl	80121d0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013492:	bf00      	nop
 8013494:	3710      	adds	r7, #16
 8013496:	46bd      	mov	sp, r7
 8013498:	bd80      	pop	{r7, pc}

0801349a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 801349a:	b580      	push	{r7, lr}
 801349c:	b086      	sub	sp, #24
 801349e:	af00      	add	r7, sp, #0
 80134a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80134a2:	687b      	ldr	r3, [r7, #4]
 80134a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80134a6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80134a8:	697b      	ldr	r3, [r7, #20]
 80134aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80134ae:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80134b0:	697b      	ldr	r3, [r7, #20]
 80134b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80134b6:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80134b8:	697b      	ldr	r3, [r7, #20]
 80134ba:	681b      	ldr	r3, [r3, #0]
 80134bc:	689b      	ldr	r3, [r3, #8]
 80134be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80134c2:	2b80      	cmp	r3, #128	@ 0x80
 80134c4:	d109      	bne.n	80134da <UART_DMAError+0x40>
 80134c6:	693b      	ldr	r3, [r7, #16]
 80134c8:	2b21      	cmp	r3, #33	@ 0x21
 80134ca:	d106      	bne.n	80134da <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80134cc:	697b      	ldr	r3, [r7, #20]
 80134ce:	2200      	movs	r2, #0
 80134d0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80134d4:	6978      	ldr	r0, [r7, #20]
 80134d6:	f7ff fedf 	bl	8013298 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80134da:	697b      	ldr	r3, [r7, #20]
 80134dc:	681b      	ldr	r3, [r3, #0]
 80134de:	689b      	ldr	r3, [r3, #8]
 80134e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80134e4:	2b40      	cmp	r3, #64	@ 0x40
 80134e6:	d109      	bne.n	80134fc <UART_DMAError+0x62>
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	2b22      	cmp	r3, #34	@ 0x22
 80134ec:	d106      	bne.n	80134fc <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80134ee:	697b      	ldr	r3, [r7, #20]
 80134f0:	2200      	movs	r2, #0
 80134f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80134f6:	6978      	ldr	r0, [r7, #20]
 80134f8:	f7ff ff10 	bl	801331c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80134fc:	697b      	ldr	r3, [r7, #20]
 80134fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013502:	f043 0210 	orr.w	r2, r3, #16
 8013506:	697b      	ldr	r3, [r7, #20]
 8013508:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801350c:	6978      	ldr	r0, [r7, #20]
 801350e:	f7ee faba 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013512:	bf00      	nop
 8013514:	3718      	adds	r7, #24
 8013516:	46bd      	mov	sp, r7
 8013518:	bd80      	pop	{r7, pc}

0801351a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 801351a:	b580      	push	{r7, lr}
 801351c:	b084      	sub	sp, #16
 801351e:	af00      	add	r7, sp, #0
 8013520:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8013522:	687b      	ldr	r3, [r7, #4]
 8013524:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8013526:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8013528:	68fb      	ldr	r3, [r7, #12]
 801352a:	2200      	movs	r2, #0
 801352c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8013530:	68f8      	ldr	r0, [r7, #12]
 8013532:	f7ee faa8 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013536:	bf00      	nop
 8013538:	3710      	adds	r7, #16
 801353a:	46bd      	mov	sp, r7
 801353c:	bd80      	pop	{r7, pc}

0801353e <UART_DMARxOnlyAbortCallback>:
  *         and leads to user Rx Abort Complete callback execution).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 801353e:	b580      	push	{r7, lr}
 8013540:	b084      	sub	sp, #16
 8013542:	af00      	add	r7, sp, #0
 8013544:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801354a:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0U;
 801354c:	68fb      	ldr	r3, [r7, #12]
 801354e:	2200      	movs	r2, #0
 8013550:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8013554:	68fb      	ldr	r3, [r7, #12]
 8013556:	681b      	ldr	r3, [r3, #0]
 8013558:	220f      	movs	r2, #15
 801355a:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801355c:	68fb      	ldr	r3, [r7, #12]
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	699a      	ldr	r2, [r3, #24]
 8013562:	68fb      	ldr	r3, [r7, #12]
 8013564:	681b      	ldr	r3, [r3, #0]
 8013566:	f042 0208 	orr.w	r2, r2, #8
 801356a:	619a      	str	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	2220      	movs	r2, #32
 8013570:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013574:	68fb      	ldr	r3, [r7, #12]
 8013576:	2200      	movs	r2, #0
 8013578:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 801357a:	68f8      	ldr	r0, [r7, #12]
 801357c:	f7fe fe32 	bl	80121e4 <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8013580:	bf00      	nop
 8013582:	3710      	adds	r7, #16
 8013584:	46bd      	mov	sp, r7
 8013586:	bd80      	pop	{r7, pc}

08013588 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8013588:	b580      	push	{r7, lr}
 801358a:	b088      	sub	sp, #32
 801358c:	af00      	add	r7, sp, #0
 801358e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	e853 3f00 	ldrex	r3, [r3]
 801359c:	60bb      	str	r3, [r7, #8]
   return(result);
 801359e:	68bb      	ldr	r3, [r7, #8]
 80135a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80135a4:	61fb      	str	r3, [r7, #28]
 80135a6:	687b      	ldr	r3, [r7, #4]
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	461a      	mov	r2, r3
 80135ac:	69fb      	ldr	r3, [r7, #28]
 80135ae:	61bb      	str	r3, [r7, #24]
 80135b0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80135b2:	6979      	ldr	r1, [r7, #20]
 80135b4:	69ba      	ldr	r2, [r7, #24]
 80135b6:	e841 2300 	strex	r3, r2, [r1]
 80135ba:	613b      	str	r3, [r7, #16]
   return(result);
 80135bc:	693b      	ldr	r3, [r7, #16]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d1e6      	bne.n	8013590 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80135c2:	687b      	ldr	r3, [r7, #4]
 80135c4:	2220      	movs	r2, #32
 80135c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	2200      	movs	r2, #0
 80135ce:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80135d0:	6878      	ldr	r0, [r7, #4]
 80135d2:	f7ee fa42 	bl	8001a5a <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80135d6:	bf00      	nop
 80135d8:	3720      	adds	r7, #32
 80135da:	46bd      	mov	sp, r7
 80135dc:	bd80      	pop	{r7, pc}
	...

080135e0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80135e0:	b580      	push	{r7, lr}
 80135e2:	b09c      	sub	sp, #112	@ 0x70
 80135e4:	af00      	add	r7, sp, #0
 80135e6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80135ee:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80135f8:	2b22      	cmp	r3, #34	@ 0x22
 80135fa:	f040 80be 	bne.w	801377a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80135fe:	687b      	ldr	r3, [r7, #4]
 8013600:	681b      	ldr	r3, [r3, #0]
 8013602:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013604:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8013608:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 801360c:	b2d9      	uxtb	r1, r3
 801360e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8013612:	b2da      	uxtb	r2, r3
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013618:	400a      	ands	r2, r1
 801361a:	b2d2      	uxtb	r2, r2
 801361c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013622:	1c5a      	adds	r2, r3, #1
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 801362e:	b29b      	uxth	r3, r3
 8013630:	3b01      	subs	r3, #1
 8013632:	b29a      	uxth	r2, r3
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013640:	b29b      	uxth	r3, r3
 8013642:	2b00      	cmp	r3, #0
 8013644:	f040 80a1 	bne.w	801378a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013648:	687b      	ldr	r3, [r7, #4]
 801364a:	681b      	ldr	r3, [r3, #0]
 801364c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801364e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013650:	e853 3f00 	ldrex	r3, [r3]
 8013654:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013656:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013658:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801365c:	66bb      	str	r3, [r7, #104]	@ 0x68
 801365e:	687b      	ldr	r3, [r7, #4]
 8013660:	681b      	ldr	r3, [r3, #0]
 8013662:	461a      	mov	r2, r3
 8013664:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013666:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013668:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801366a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801366c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801366e:	e841 2300 	strex	r3, r2, [r1]
 8013672:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013676:	2b00      	cmp	r3, #0
 8013678:	d1e6      	bne.n	8013648 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	681b      	ldr	r3, [r3, #0]
 801367e:	3308      	adds	r3, #8
 8013680:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013684:	e853 3f00 	ldrex	r3, [r3]
 8013688:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 801368a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801368c:	f023 0301 	bic.w	r3, r3, #1
 8013690:	667b      	str	r3, [r7, #100]	@ 0x64
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	3308      	adds	r3, #8
 8013698:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801369a:	647a      	str	r2, [r7, #68]	@ 0x44
 801369c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801369e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80136a0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80136a2:	e841 2300 	strex	r3, r2, [r1]
 80136a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80136a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d1e5      	bne.n	801367a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80136ae:	687b      	ldr	r3, [r7, #4]
 80136b0:	2220      	movs	r2, #32
 80136b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	2200      	movs	r2, #0
 80136ba:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	2200      	movs	r2, #0
 80136c0:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	4a33      	ldr	r2, [pc, #204]	@ (8013794 <UART_RxISR_8BIT+0x1b4>)
 80136c8:	4293      	cmp	r3, r2
 80136ca:	d01f      	beq.n	801370c <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80136cc:	687b      	ldr	r3, [r7, #4]
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	685b      	ldr	r3, [r3, #4]
 80136d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d018      	beq.n	801370c <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80136da:	687b      	ldr	r3, [r7, #4]
 80136dc:	681b      	ldr	r3, [r3, #0]
 80136de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80136e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136e2:	e853 3f00 	ldrex	r3, [r3]
 80136e6:	623b      	str	r3, [r7, #32]
   return(result);
 80136e8:	6a3b      	ldr	r3, [r7, #32]
 80136ea:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80136ee:	663b      	str	r3, [r7, #96]	@ 0x60
 80136f0:	687b      	ldr	r3, [r7, #4]
 80136f2:	681b      	ldr	r3, [r3, #0]
 80136f4:	461a      	mov	r2, r3
 80136f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80136f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80136fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80136fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80136fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013700:	e841 2300 	strex	r3, r2, [r1]
 8013704:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013708:	2b00      	cmp	r3, #0
 801370a:	d1e6      	bne.n	80136da <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801370c:	687b      	ldr	r3, [r7, #4]
 801370e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013710:	2b01      	cmp	r3, #1
 8013712:	d12e      	bne.n	8013772 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013714:	687b      	ldr	r3, [r7, #4]
 8013716:	2200      	movs	r2, #0
 8013718:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013720:	693b      	ldr	r3, [r7, #16]
 8013722:	e853 3f00 	ldrex	r3, [r3]
 8013726:	60fb      	str	r3, [r7, #12]
   return(result);
 8013728:	68fb      	ldr	r3, [r7, #12]
 801372a:	f023 0310 	bic.w	r3, r3, #16
 801372e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	461a      	mov	r2, r3
 8013736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013738:	61fb      	str	r3, [r7, #28]
 801373a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801373c:	69b9      	ldr	r1, [r7, #24]
 801373e:	69fa      	ldr	r2, [r7, #28]
 8013740:	e841 2300 	strex	r3, r2, [r1]
 8013744:	617b      	str	r3, [r7, #20]
   return(result);
 8013746:	697b      	ldr	r3, [r7, #20]
 8013748:	2b00      	cmp	r3, #0
 801374a:	d1e6      	bne.n	801371a <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	69db      	ldr	r3, [r3, #28]
 8013752:	f003 0310 	and.w	r3, r3, #16
 8013756:	2b10      	cmp	r3, #16
 8013758:	d103      	bne.n	8013762 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	681b      	ldr	r3, [r3, #0]
 801375e:	2210      	movs	r2, #16
 8013760:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013768:	4619      	mov	r1, r3
 801376a:	6878      	ldr	r0, [r7, #4]
 801376c:	f7fe fd44 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013770:	e00b      	b.n	801378a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8013772:	6878      	ldr	r0, [r7, #4]
 8013774:	f7ee f97c 	bl	8001a70 <HAL_UART_RxCpltCallback>
}
 8013778:	e007      	b.n	801378a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	681b      	ldr	r3, [r3, #0]
 801377e:	699a      	ldr	r2, [r3, #24]
 8013780:	687b      	ldr	r3, [r7, #4]
 8013782:	681b      	ldr	r3, [r3, #0]
 8013784:	f042 0208 	orr.w	r2, r2, #8
 8013788:	619a      	str	r2, [r3, #24]
}
 801378a:	bf00      	nop
 801378c:	3770      	adds	r7, #112	@ 0x70
 801378e:	46bd      	mov	sp, r7
 8013790:	bd80      	pop	{r7, pc}
 8013792:	bf00      	nop
 8013794:	58000c00 	.word	0x58000c00

08013798 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8013798:	b580      	push	{r7, lr}
 801379a:	b09c      	sub	sp, #112	@ 0x70
 801379c:	af00      	add	r7, sp, #0
 801379e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80137a6:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80137aa:	687b      	ldr	r3, [r7, #4]
 80137ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80137b0:	2b22      	cmp	r3, #34	@ 0x22
 80137b2:	f040 80be 	bne.w	8013932 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80137b6:	687b      	ldr	r3, [r7, #4]
 80137b8:	681b      	ldr	r3, [r3, #0]
 80137ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80137bc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80137c0:	687b      	ldr	r3, [r7, #4]
 80137c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80137c4:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 80137c6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 80137ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80137ce:	4013      	ands	r3, r2
 80137d0:	b29a      	uxth	r2, r3
 80137d2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80137d4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80137da:	1c9a      	adds	r2, r3, #2
 80137dc:	687b      	ldr	r3, [r7, #4]
 80137de:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80137e6:	b29b      	uxth	r3, r3
 80137e8:	3b01      	subs	r3, #1
 80137ea:	b29a      	uxth	r2, r3
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80137f8:	b29b      	uxth	r3, r3
 80137fa:	2b00      	cmp	r3, #0
 80137fc:	f040 80a1 	bne.w	8013942 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013808:	e853 3f00 	ldrex	r3, [r3]
 801380c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 801380e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013810:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8013814:	667b      	str	r3, [r7, #100]	@ 0x64
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	681b      	ldr	r3, [r3, #0]
 801381a:	461a      	mov	r2, r3
 801381c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801381e:	657b      	str	r3, [r7, #84]	@ 0x54
 8013820:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013822:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013824:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013826:	e841 2300 	strex	r3, r2, [r1]
 801382a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 801382c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801382e:	2b00      	cmp	r3, #0
 8013830:	d1e6      	bne.n	8013800 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	681b      	ldr	r3, [r3, #0]
 8013836:	3308      	adds	r3, #8
 8013838:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801383a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801383c:	e853 3f00 	ldrex	r3, [r3]
 8013840:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013844:	f023 0301 	bic.w	r3, r3, #1
 8013848:	663b      	str	r3, [r7, #96]	@ 0x60
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	681b      	ldr	r3, [r3, #0]
 801384e:	3308      	adds	r3, #8
 8013850:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8013852:	643a      	str	r2, [r7, #64]	@ 0x40
 8013854:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013856:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013858:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801385a:	e841 2300 	strex	r3, r2, [r1]
 801385e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013860:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013862:	2b00      	cmp	r3, #0
 8013864:	d1e5      	bne.n	8013832 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	2220      	movs	r2, #32
 801386a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	2200      	movs	r2, #0
 8013872:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	2200      	movs	r2, #0
 8013878:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	681b      	ldr	r3, [r3, #0]
 801387e:	4a33      	ldr	r2, [pc, #204]	@ (801394c <UART_RxISR_16BIT+0x1b4>)
 8013880:	4293      	cmp	r3, r2
 8013882:	d01f      	beq.n	80138c4 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	681b      	ldr	r3, [r3, #0]
 8013888:	685b      	ldr	r3, [r3, #4]
 801388a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 801388e:	2b00      	cmp	r3, #0
 8013890:	d018      	beq.n	80138c4 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	681b      	ldr	r3, [r3, #0]
 8013896:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013898:	6a3b      	ldr	r3, [r7, #32]
 801389a:	e853 3f00 	ldrex	r3, [r3]
 801389e:	61fb      	str	r3, [r7, #28]
   return(result);
 80138a0:	69fb      	ldr	r3, [r7, #28]
 80138a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80138a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	461a      	mov	r2, r3
 80138ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80138b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80138b2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80138b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80138b8:	e841 2300 	strex	r3, r2, [r1]
 80138bc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80138be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d1e6      	bne.n	8013892 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80138c8:	2b01      	cmp	r3, #1
 80138ca:	d12e      	bne.n	801392a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	2200      	movs	r2, #0
 80138d0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	681b      	ldr	r3, [r3, #0]
 80138d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80138d8:	68fb      	ldr	r3, [r7, #12]
 80138da:	e853 3f00 	ldrex	r3, [r3]
 80138de:	60bb      	str	r3, [r7, #8]
   return(result);
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	f023 0310 	bic.w	r3, r3, #16
 80138e6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80138e8:	687b      	ldr	r3, [r7, #4]
 80138ea:	681b      	ldr	r3, [r3, #0]
 80138ec:	461a      	mov	r2, r3
 80138ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80138f0:	61bb      	str	r3, [r7, #24]
 80138f2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80138f4:	6979      	ldr	r1, [r7, #20]
 80138f6:	69ba      	ldr	r2, [r7, #24]
 80138f8:	e841 2300 	strex	r3, r2, [r1]
 80138fc:	613b      	str	r3, [r7, #16]
   return(result);
 80138fe:	693b      	ldr	r3, [r7, #16]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d1e6      	bne.n	80138d2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	69db      	ldr	r3, [r3, #28]
 801390a:	f003 0310 	and.w	r3, r3, #16
 801390e:	2b10      	cmp	r3, #16
 8013910:	d103      	bne.n	801391a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	681b      	ldr	r3, [r3, #0]
 8013916:	2210      	movs	r2, #16
 8013918:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 801391a:	687b      	ldr	r3, [r7, #4]
 801391c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013920:	4619      	mov	r1, r3
 8013922:	6878      	ldr	r0, [r7, #4]
 8013924:	f7fe fc68 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013928:	e00b      	b.n	8013942 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 801392a:	6878      	ldr	r0, [r7, #4]
 801392c:	f7ee f8a0 	bl	8001a70 <HAL_UART_RxCpltCallback>
}
 8013930:	e007      	b.n	8013942 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	681b      	ldr	r3, [r3, #0]
 8013936:	699a      	ldr	r2, [r3, #24]
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	681b      	ldr	r3, [r3, #0]
 801393c:	f042 0208 	orr.w	r2, r2, #8
 8013940:	619a      	str	r2, [r3, #24]
}
 8013942:	bf00      	nop
 8013944:	3770      	adds	r7, #112	@ 0x70
 8013946:	46bd      	mov	sp, r7
 8013948:	bd80      	pop	{r7, pc}
 801394a:	bf00      	nop
 801394c:	58000c00 	.word	0x58000c00

08013950 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013950:	b580      	push	{r7, lr}
 8013952:	b0ac      	sub	sp, #176	@ 0xb0
 8013954:	af00      	add	r7, sp, #0
 8013956:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8013958:	687b      	ldr	r3, [r7, #4]
 801395a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801395e:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	69db      	ldr	r3, [r3, #28]
 8013968:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	681b      	ldr	r3, [r3, #0]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	681b      	ldr	r3, [r3, #0]
 801397a:	689b      	ldr	r3, [r3, #8]
 801397c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013980:	687b      	ldr	r3, [r7, #4]
 8013982:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013986:	2b22      	cmp	r3, #34	@ 0x22
 8013988:	f040 8181 	bne.w	8013c8e <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013992:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013996:	e124      	b.n	8013be2 <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	681b      	ldr	r3, [r3, #0]
 801399c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801399e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80139a2:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80139a6:	b2d9      	uxtb	r1, r3
 80139a8:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80139ac:	b2da      	uxtb	r2, r3
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139b2:	400a      	ands	r2, r1
 80139b4:	b2d2      	uxtb	r2, r2
 80139b6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80139bc:	1c5a      	adds	r2, r3, #1
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80139c8:	b29b      	uxth	r3, r3
 80139ca:	3b01      	subs	r3, #1
 80139cc:	b29a      	uxth	r2, r3
 80139ce:	687b      	ldr	r3, [r7, #4]
 80139d0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	681b      	ldr	r3, [r3, #0]
 80139d8:	69db      	ldr	r3, [r3, #28]
 80139da:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80139de:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139e2:	f003 0307 	and.w	r3, r3, #7
 80139e6:	2b00      	cmp	r3, #0
 80139e8:	d053      	beq.n	8013a92 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80139ea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80139ee:	f003 0301 	and.w	r3, r3, #1
 80139f2:	2b00      	cmp	r3, #0
 80139f4:	d011      	beq.n	8013a1a <UART_RxISR_8BIT_FIFOEN+0xca>
 80139f6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80139fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d00b      	beq.n	8013a1a <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013a02:	687b      	ldr	r3, [r7, #4]
 8013a04:	681b      	ldr	r3, [r3, #0]
 8013a06:	2201      	movs	r2, #1
 8013a08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013a0a:	687b      	ldr	r3, [r7, #4]
 8013a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a10:	f043 0201 	orr.w	r2, r3, #1
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a1e:	f003 0302 	and.w	r3, r3, #2
 8013a22:	2b00      	cmp	r3, #0
 8013a24:	d011      	beq.n	8013a4a <UART_RxISR_8BIT_FIFOEN+0xfa>
 8013a26:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013a2a:	f003 0301 	and.w	r3, r3, #1
 8013a2e:	2b00      	cmp	r3, #0
 8013a30:	d00b      	beq.n	8013a4a <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013a32:	687b      	ldr	r3, [r7, #4]
 8013a34:	681b      	ldr	r3, [r3, #0]
 8013a36:	2202      	movs	r2, #2
 8013a38:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013a3a:	687b      	ldr	r3, [r7, #4]
 8013a3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a40:	f043 0204 	orr.w	r2, r3, #4
 8013a44:	687b      	ldr	r3, [r7, #4]
 8013a46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013a4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013a4e:	f003 0304 	and.w	r3, r3, #4
 8013a52:	2b00      	cmp	r3, #0
 8013a54:	d011      	beq.n	8013a7a <UART_RxISR_8BIT_FIFOEN+0x12a>
 8013a56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013a5a:	f003 0301 	and.w	r3, r3, #1
 8013a5e:	2b00      	cmp	r3, #0
 8013a60:	d00b      	beq.n	8013a7a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	681b      	ldr	r3, [r3, #0]
 8013a66:	2204      	movs	r2, #4
 8013a68:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013a6a:	687b      	ldr	r3, [r7, #4]
 8013a6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a70:	f043 0202 	orr.w	r2, r3, #2
 8013a74:	687b      	ldr	r3, [r7, #4]
 8013a76:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013a7a:	687b      	ldr	r3, [r7, #4]
 8013a7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013a80:	2b00      	cmp	r3, #0
 8013a82:	d006      	beq.n	8013a92 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f7ed fffe 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013a98:	b29b      	uxth	r3, r3
 8013a9a:	2b00      	cmp	r3, #0
 8013a9c:	f040 80a1 	bne.w	8013be2 <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013aa0:	687b      	ldr	r3, [r7, #4]
 8013aa2:	681b      	ldr	r3, [r3, #0]
 8013aa4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013aa6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013aa8:	e853 3f00 	ldrex	r3, [r3]
 8013aac:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8013aae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8013ab0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013ab4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	461a      	mov	r2, r3
 8013abe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ac2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8013ac4:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ac6:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8013ac8:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8013aca:	e841 2300 	strex	r3, r2, [r1]
 8013ace:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8013ad0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013ad2:	2b00      	cmp	r3, #0
 8013ad4:	d1e4      	bne.n	8013aa0 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013ad6:	687b      	ldr	r3, [r7, #4]
 8013ad8:	681b      	ldr	r3, [r3, #0]
 8013ada:	3308      	adds	r3, #8
 8013adc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ade:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013ae0:	e853 3f00 	ldrex	r3, [r3]
 8013ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8013ae6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ae8:	4b6f      	ldr	r3, [pc, #444]	@ (8013ca8 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8013aea:	4013      	ands	r3, r2
 8013aec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	681b      	ldr	r3, [r3, #0]
 8013af4:	3308      	adds	r3, #8
 8013af6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8013afa:	66ba      	str	r2, [r7, #104]	@ 0x68
 8013afc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013afe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8013b00:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8013b02:	e841 2300 	strex	r3, r2, [r1]
 8013b06:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8013b08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d1e3      	bne.n	8013ad6 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	2220      	movs	r2, #32
 8013b12:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	2200      	movs	r2, #0
 8013b1a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013b1c:	687b      	ldr	r3, [r7, #4]
 8013b1e:	2200      	movs	r2, #0
 8013b20:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013b22:	687b      	ldr	r3, [r7, #4]
 8013b24:	681b      	ldr	r3, [r3, #0]
 8013b26:	4a61      	ldr	r2, [pc, #388]	@ (8013cac <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8013b28:	4293      	cmp	r3, r2
 8013b2a:	d021      	beq.n	8013b70 <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	685b      	ldr	r3, [r3, #4]
 8013b32:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013b36:	2b00      	cmp	r3, #0
 8013b38:	d01a      	beq.n	8013b70 <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013b3a:	687b      	ldr	r3, [r7, #4]
 8013b3c:	681b      	ldr	r3, [r3, #0]
 8013b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b40:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013b42:	e853 3f00 	ldrex	r3, [r3]
 8013b46:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8013b48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013b4a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013b4e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	681b      	ldr	r3, [r3, #0]
 8013b56:	461a      	mov	r2, r3
 8013b58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013b5c:	657b      	str	r3, [r7, #84]	@ 0x54
 8013b5e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013b60:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013b62:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8013b64:	e841 2300 	strex	r3, r2, [r1]
 8013b68:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8013b6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013b6c:	2b00      	cmp	r3, #0
 8013b6e:	d1e4      	bne.n	8013b3a <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013b70:	687b      	ldr	r3, [r7, #4]
 8013b72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013b74:	2b01      	cmp	r3, #1
 8013b76:	d130      	bne.n	8013bda <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	2200      	movs	r2, #0
 8013b7c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013b7e:	687b      	ldr	r3, [r7, #4]
 8013b80:	681b      	ldr	r3, [r3, #0]
 8013b82:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013b84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013b86:	e853 3f00 	ldrex	r3, [r3]
 8013b8a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8013b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b8e:	f023 0310 	bic.w	r3, r3, #16
 8013b92:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8013b96:	687b      	ldr	r3, [r7, #4]
 8013b98:	681b      	ldr	r3, [r3, #0]
 8013b9a:	461a      	mov	r2, r3
 8013b9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013ba0:	643b      	str	r3, [r7, #64]	@ 0x40
 8013ba2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ba4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8013ba6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013ba8:	e841 2300 	strex	r3, r2, [r1]
 8013bac:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8013bae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013bb0:	2b00      	cmp	r3, #0
 8013bb2:	d1e4      	bne.n	8013b7e <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	681b      	ldr	r3, [r3, #0]
 8013bb8:	69db      	ldr	r3, [r3, #28]
 8013bba:	f003 0310 	and.w	r3, r3, #16
 8013bbe:	2b10      	cmp	r3, #16
 8013bc0:	d103      	bne.n	8013bca <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	681b      	ldr	r3, [r3, #0]
 8013bc6:	2210      	movs	r2, #16
 8013bc8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013bd0:	4619      	mov	r1, r3
 8013bd2:	6878      	ldr	r0, [r7, #4]
 8013bd4:	f7fe fb10 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013bd8:	e00e      	b.n	8013bf8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 8013bda:	6878      	ldr	r0, [r7, #4]
 8013bdc:	f7ed ff48 	bl	8001a70 <HAL_UART_RxCpltCallback>
        break;
 8013be0:	e00a      	b.n	8013bf8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013be2:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8013be6:	2b00      	cmp	r3, #0
 8013be8:	d006      	beq.n	8013bf8 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 8013bea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013bee:	f003 0320 	and.w	r3, r3, #32
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	f47f aed0 	bne.w	8013998 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013bf8:	687b      	ldr	r3, [r7, #4]
 8013bfa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013bfe:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013c02:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8013c06:	2b00      	cmp	r3, #0
 8013c08:	d049      	beq.n	8013c9e <UART_RxISR_8BIT_FIFOEN+0x34e>
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013c10:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8013c14:	429a      	cmp	r2, r3
 8013c16:	d242      	bcs.n	8013c9e <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013c18:	687b      	ldr	r3, [r7, #4]
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	3308      	adds	r3, #8
 8013c1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c20:	6a3b      	ldr	r3, [r7, #32]
 8013c22:	e853 3f00 	ldrex	r3, [r3]
 8013c26:	61fb      	str	r3, [r7, #28]
   return(result);
 8013c28:	69fb      	ldr	r3, [r7, #28]
 8013c2a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013c2e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013c32:	687b      	ldr	r3, [r7, #4]
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	3308      	adds	r3, #8
 8013c38:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013c3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8013c3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8013c42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013c44:	e841 2300 	strex	r3, r2, [r1]
 8013c48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8013c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	d1e3      	bne.n	8013c18 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8013c50:	687b      	ldr	r3, [r7, #4]
 8013c52:	4a17      	ldr	r2, [pc, #92]	@ (8013cb0 <UART_RxISR_8BIT_FIFOEN+0x360>)
 8013c54:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013c56:	687b      	ldr	r3, [r7, #4]
 8013c58:	681b      	ldr	r3, [r3, #0]
 8013c5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	e853 3f00 	ldrex	r3, [r3]
 8013c62:	60bb      	str	r3, [r7, #8]
   return(result);
 8013c64:	68bb      	ldr	r3, [r7, #8]
 8013c66:	f043 0320 	orr.w	r3, r3, #32
 8013c6a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013c6e:	687b      	ldr	r3, [r7, #4]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	461a      	mov	r2, r3
 8013c74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c78:	61bb      	str	r3, [r7, #24]
 8013c7a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013c7c:	6979      	ldr	r1, [r7, #20]
 8013c7e:	69ba      	ldr	r2, [r7, #24]
 8013c80:	e841 2300 	strex	r3, r2, [r1]
 8013c84:	613b      	str	r3, [r7, #16]
   return(result);
 8013c86:	693b      	ldr	r3, [r7, #16]
 8013c88:	2b00      	cmp	r3, #0
 8013c8a:	d1e4      	bne.n	8013c56 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013c8c:	e007      	b.n	8013c9e <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	699a      	ldr	r2, [r3, #24]
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	f042 0208 	orr.w	r2, r2, #8
 8013c9c:	619a      	str	r2, [r3, #24]
}
 8013c9e:	bf00      	nop
 8013ca0:	37b0      	adds	r7, #176	@ 0xb0
 8013ca2:	46bd      	mov	sp, r7
 8013ca4:	bd80      	pop	{r7, pc}
 8013ca6:	bf00      	nop
 8013ca8:	effffffe 	.word	0xeffffffe
 8013cac:	58000c00 	.word	0x58000c00
 8013cb0:	080135e1 	.word	0x080135e1

08013cb4 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8013cb4:	b580      	push	{r7, lr}
 8013cb6:	b0ae      	sub	sp, #184	@ 0xb8
 8013cb8:	af00      	add	r7, sp, #0
 8013cba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8013cc2:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8013cc6:	687b      	ldr	r3, [r7, #4]
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	69db      	ldr	r3, [r3, #28]
 8013ccc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	681b      	ldr	r3, [r3, #0]
 8013cd4:	681b      	ldr	r3, [r3, #0]
 8013cd6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	681b      	ldr	r3, [r3, #0]
 8013cde:	689b      	ldr	r3, [r3, #8]
 8013ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8013cea:	2b22      	cmp	r3, #34	@ 0x22
 8013cec:	f040 8185 	bne.w	8013ffa <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8013cf0:	687b      	ldr	r3, [r7, #4]
 8013cf2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013cf6:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013cfa:	e128      	b.n	8013f4e <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013d02:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8013d06:	687b      	ldr	r3, [r7, #4]
 8013d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8013d0e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8013d12:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8013d16:	4013      	ands	r3, r2
 8013d18:	b29a      	uxth	r2, r3
 8013d1a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8013d1e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8013d24:	1c9a      	adds	r2, r3, #2
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013d30:	b29b      	uxth	r3, r3
 8013d32:	3b01      	subs	r3, #1
 8013d34:	b29a      	uxth	r2, r3
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8013d3c:	687b      	ldr	r3, [r7, #4]
 8013d3e:	681b      	ldr	r3, [r3, #0]
 8013d40:	69db      	ldr	r3, [r3, #28]
 8013d42:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8013d46:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d4a:	f003 0307 	and.w	r3, r3, #7
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d053      	beq.n	8013dfa <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8013d52:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d56:	f003 0301 	and.w	r3, r3, #1
 8013d5a:	2b00      	cmp	r3, #0
 8013d5c:	d011      	beq.n	8013d82 <UART_RxISR_16BIT_FIFOEN+0xce>
 8013d5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013d62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8013d66:	2b00      	cmp	r3, #0
 8013d68:	d00b      	beq.n	8013d82 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8013d6a:	687b      	ldr	r3, [r7, #4]
 8013d6c:	681b      	ldr	r3, [r3, #0]
 8013d6e:	2201      	movs	r2, #1
 8013d70:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8013d72:	687b      	ldr	r3, [r7, #4]
 8013d74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013d78:	f043 0201 	orr.w	r2, r3, #1
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013d82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013d86:	f003 0302 	and.w	r3, r3, #2
 8013d8a:	2b00      	cmp	r3, #0
 8013d8c:	d011      	beq.n	8013db2 <UART_RxISR_16BIT_FIFOEN+0xfe>
 8013d8e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013d92:	f003 0301 	and.w	r3, r3, #1
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d00b      	beq.n	8013db2 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	681b      	ldr	r3, [r3, #0]
 8013d9e:	2202      	movs	r2, #2
 8013da0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013da8:	f043 0204 	orr.w	r2, r3, #4
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8013db2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013db6:	f003 0304 	and.w	r3, r3, #4
 8013dba:	2b00      	cmp	r3, #0
 8013dbc:	d011      	beq.n	8013de2 <UART_RxISR_16BIT_FIFOEN+0x12e>
 8013dbe:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013dc2:	f003 0301 	and.w	r3, r3, #1
 8013dc6:	2b00      	cmp	r3, #0
 8013dc8:	d00b      	beq.n	8013de2 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8013dca:	687b      	ldr	r3, [r7, #4]
 8013dcc:	681b      	ldr	r3, [r3, #0]
 8013dce:	2204      	movs	r2, #4
 8013dd0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013dd8:	f043 0202 	orr.w	r2, r3, #2
 8013ddc:	687b      	ldr	r3, [r7, #4]
 8013dde:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8013de2:	687b      	ldr	r3, [r7, #4]
 8013de4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	d006      	beq.n	8013dfa <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8013dec:	6878      	ldr	r0, [r7, #4]
 8013dee:	f7ed fe4a 	bl	8001a86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	2200      	movs	r2, #0
 8013df6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8013dfa:	687b      	ldr	r3, [r7, #4]
 8013dfc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013e00:	b29b      	uxth	r3, r3
 8013e02:	2b00      	cmp	r3, #0
 8013e04:	f040 80a3 	bne.w	8013f4e <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8013e08:	687b      	ldr	r3, [r7, #4]
 8013e0a:	681b      	ldr	r3, [r3, #0]
 8013e0c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e0e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013e10:	e853 3f00 	ldrex	r3, [r3]
 8013e14:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8013e16:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8013e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8013e1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	461a      	mov	r2, r3
 8013e26:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8013e2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8013e2e:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e30:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8013e32:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8013e36:	e841 2300 	strex	r3, r2, [r1]
 8013e3a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8013e3c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013e3e:	2b00      	cmp	r3, #0
 8013e40:	d1e2      	bne.n	8013e08 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8013e42:	687b      	ldr	r3, [r7, #4]
 8013e44:	681b      	ldr	r3, [r3, #0]
 8013e46:	3308      	adds	r3, #8
 8013e48:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013e4a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013e4c:	e853 3f00 	ldrex	r3, [r3]
 8013e50:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8013e52:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8013e54:	4b6f      	ldr	r3, [pc, #444]	@ (8014014 <UART_RxISR_16BIT_FIFOEN+0x360>)
 8013e56:	4013      	ands	r3, r2
 8013e58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8013e5c:	687b      	ldr	r3, [r7, #4]
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	3308      	adds	r3, #8
 8013e62:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8013e66:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8013e68:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013e6a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8013e6c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013e6e:	e841 2300 	strex	r3, r2, [r1]
 8013e72:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8013e74:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013e76:	2b00      	cmp	r3, #0
 8013e78:	d1e3      	bne.n	8013e42 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	2220      	movs	r2, #32
 8013e7e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8013e82:	687b      	ldr	r3, [r7, #4]
 8013e84:	2200      	movs	r2, #0
 8013e86:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8013e88:	687b      	ldr	r3, [r7, #4]
 8013e8a:	2200      	movs	r2, #0
 8013e8c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	681b      	ldr	r3, [r3, #0]
 8013e92:	4a61      	ldr	r2, [pc, #388]	@ (8014018 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8013e94:	4293      	cmp	r3, r2
 8013e96:	d021      	beq.n	8013edc <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8013e98:	687b      	ldr	r3, [r7, #4]
 8013e9a:	681b      	ldr	r3, [r3, #0]
 8013e9c:	685b      	ldr	r3, [r3, #4]
 8013e9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8013ea2:	2b00      	cmp	r3, #0
 8013ea4:	d01a      	beq.n	8013edc <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8013ea6:	687b      	ldr	r3, [r7, #4]
 8013ea8:	681b      	ldr	r3, [r3, #0]
 8013eaa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013eac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013eae:	e853 3f00 	ldrex	r3, [r3]
 8013eb2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8013eb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013eb6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8013eba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	681b      	ldr	r3, [r3, #0]
 8013ec2:	461a      	mov	r2, r3
 8013ec4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013ec8:	65bb      	str	r3, [r7, #88]	@ 0x58
 8013eca:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013ecc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8013ece:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8013ed0:	e841 2300 	strex	r3, r2, [r1]
 8013ed4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8013ed6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8013ed8:	2b00      	cmp	r3, #0
 8013eda:	d1e4      	bne.n	8013ea6 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8013edc:	687b      	ldr	r3, [r7, #4]
 8013ede:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8013ee0:	2b01      	cmp	r3, #1
 8013ee2:	d130      	bne.n	8013f46 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8013ee4:	687b      	ldr	r3, [r7, #4]
 8013ee6:	2200      	movs	r2, #0
 8013ee8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8013eea:	687b      	ldr	r3, [r7, #4]
 8013eec:	681b      	ldr	r3, [r3, #0]
 8013eee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ef2:	e853 3f00 	ldrex	r3, [r3]
 8013ef6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8013ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013efa:	f023 0310 	bic.w	r3, r3, #16
 8013efe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8013f02:	687b      	ldr	r3, [r7, #4]
 8013f04:	681b      	ldr	r3, [r3, #0]
 8013f06:	461a      	mov	r2, r3
 8013f08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013f0c:	647b      	str	r3, [r7, #68]	@ 0x44
 8013f0e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013f10:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8013f12:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013f14:	e841 2300 	strex	r3, r2, [r1]
 8013f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8013f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013f1c:	2b00      	cmp	r3, #0
 8013f1e:	d1e4      	bne.n	8013eea <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8013f20:	687b      	ldr	r3, [r7, #4]
 8013f22:	681b      	ldr	r3, [r3, #0]
 8013f24:	69db      	ldr	r3, [r3, #28]
 8013f26:	f003 0310 	and.w	r3, r3, #16
 8013f2a:	2b10      	cmp	r3, #16
 8013f2c:	d103      	bne.n	8013f36 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	681b      	ldr	r3, [r3, #0]
 8013f32:	2210      	movs	r2, #16
 8013f34:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8013f36:	687b      	ldr	r3, [r7, #4]
 8013f38:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8013f3c:	4619      	mov	r1, r3
 8013f3e:	6878      	ldr	r0, [r7, #4]
 8013f40:	f7fe f95a 	bl	80121f8 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8013f44:	e00e      	b.n	8013f64 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 8013f46:	6878      	ldr	r0, [r7, #4]
 8013f48:	f7ed fd92 	bl	8001a70 <HAL_UART_RxCpltCallback>
        break;
 8013f4c:	e00a      	b.n	8013f64 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8013f4e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8013f52:	2b00      	cmp	r3, #0
 8013f54:	d006      	beq.n	8013f64 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 8013f56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013f5a:	f003 0320 	and.w	r3, r3, #32
 8013f5e:	2b00      	cmp	r3, #0
 8013f60:	f47f aecc 	bne.w	8013cfc <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8013f64:	687b      	ldr	r3, [r7, #4]
 8013f66:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8013f6a:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8013f6e:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	d049      	beq.n	801400a <UART_RxISR_16BIT_FIFOEN+0x356>
 8013f76:	687b      	ldr	r3, [r7, #4]
 8013f78:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8013f7c:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8013f80:	429a      	cmp	r2, r3
 8013f82:	d242      	bcs.n	801400a <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	681b      	ldr	r3, [r3, #0]
 8013f88:	3308      	adds	r3, #8
 8013f8a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013f8e:	e853 3f00 	ldrex	r3, [r3]
 8013f92:	623b      	str	r3, [r7, #32]
   return(result);
 8013f94:	6a3b      	ldr	r3, [r7, #32]
 8013f96:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8013f9a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	681b      	ldr	r3, [r3, #0]
 8013fa2:	3308      	adds	r3, #8
 8013fa4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8013fa8:	633a      	str	r2, [r7, #48]	@ 0x30
 8013faa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013fae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013fb0:	e841 2300 	strex	r3, r2, [r1]
 8013fb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8013fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013fb8:	2b00      	cmp	r3, #0
 8013fba:	d1e3      	bne.n	8013f84 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8013fbc:	687b      	ldr	r3, [r7, #4]
 8013fbe:	4a17      	ldr	r2, [pc, #92]	@ (801401c <UART_RxISR_16BIT_FIFOEN+0x368>)
 8013fc0:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	681b      	ldr	r3, [r3, #0]
 8013fc6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8013fc8:	693b      	ldr	r3, [r7, #16]
 8013fca:	e853 3f00 	ldrex	r3, [r3]
 8013fce:	60fb      	str	r3, [r7, #12]
   return(result);
 8013fd0:	68fb      	ldr	r3, [r7, #12]
 8013fd2:	f043 0320 	orr.w	r3, r3, #32
 8013fd6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8013fda:	687b      	ldr	r3, [r7, #4]
 8013fdc:	681b      	ldr	r3, [r3, #0]
 8013fde:	461a      	mov	r2, r3
 8013fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013fe4:	61fb      	str	r3, [r7, #28]
 8013fe6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8013fe8:	69b9      	ldr	r1, [r7, #24]
 8013fea:	69fa      	ldr	r2, [r7, #28]
 8013fec:	e841 2300 	strex	r3, r2, [r1]
 8013ff0:	617b      	str	r3, [r7, #20]
   return(result);
 8013ff2:	697b      	ldr	r3, [r7, #20]
 8013ff4:	2b00      	cmp	r3, #0
 8013ff6:	d1e4      	bne.n	8013fc2 <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8013ff8:	e007      	b.n	801400a <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	681b      	ldr	r3, [r3, #0]
 8013ffe:	699a      	ldr	r2, [r3, #24]
 8014000:	687b      	ldr	r3, [r7, #4]
 8014002:	681b      	ldr	r3, [r3, #0]
 8014004:	f042 0208 	orr.w	r2, r2, #8
 8014008:	619a      	str	r2, [r3, #24]
}
 801400a:	bf00      	nop
 801400c:	37b8      	adds	r7, #184	@ 0xb8
 801400e:	46bd      	mov	sp, r7
 8014010:	bd80      	pop	{r7, pc}
 8014012:	bf00      	nop
 8014014:	effffffe 	.word	0xeffffffe
 8014018:	58000c00 	.word	0x58000c00
 801401c:	08013799 	.word	0x08013799

08014020 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8014020:	b480      	push	{r7}
 8014022:	b083      	sub	sp, #12
 8014024:	af00      	add	r7, sp, #0
 8014026:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8014028:	bf00      	nop
 801402a:	370c      	adds	r7, #12
 801402c:	46bd      	mov	sp, r7
 801402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014032:	4770      	bx	lr

08014034 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8014034:	b480      	push	{r7}
 8014036:	b083      	sub	sp, #12
 8014038:	af00      	add	r7, sp, #0
 801403a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 801403c:	bf00      	nop
 801403e:	370c      	adds	r7, #12
 8014040:	46bd      	mov	sp, r7
 8014042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014046:	4770      	bx	lr

08014048 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8014048:	b480      	push	{r7}
 801404a:	b083      	sub	sp, #12
 801404c:	af00      	add	r7, sp, #0
 801404e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8014050:	bf00      	nop
 8014052:	370c      	adds	r7, #12
 8014054:	46bd      	mov	sp, r7
 8014056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405a:	4770      	bx	lr

0801405c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801405c:	b084      	sub	sp, #16
 801405e:	b580      	push	{r7, lr}
 8014060:	b084      	sub	sp, #16
 8014062:	af00      	add	r7, sp, #0
 8014064:	6078      	str	r0, [r7, #4]
 8014066:	f107 001c 	add.w	r0, r7, #28
 801406a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801406e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8014072:	2b01      	cmp	r3, #1
 8014074:	d121      	bne.n	80140ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8014076:	687b      	ldr	r3, [r7, #4]
 8014078:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801407a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8014082:	687b      	ldr	r3, [r7, #4]
 8014084:	68da      	ldr	r2, [r3, #12]
 8014086:	4b2c      	ldr	r3, [pc, #176]	@ (8014138 <USB_CoreInit+0xdc>)
 8014088:	4013      	ands	r3, r2
 801408a:	687a      	ldr	r2, [r7, #4]
 801408c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	68db      	ldr	r3, [r3, #12]
 8014092:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8014096:	687b      	ldr	r3, [r7, #4]
 8014098:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801409a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801409e:	2b01      	cmp	r3, #1
 80140a0:	d105      	bne.n	80140ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	68db      	ldr	r3, [r3, #12]
 80140a6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80140ae:	6878      	ldr	r0, [r7, #4]
 80140b0:	f001 fafa 	bl	80156a8 <USB_CoreReset>
 80140b4:	4603      	mov	r3, r0
 80140b6:	73fb      	strb	r3, [r7, #15]
 80140b8:	e01b      	b.n	80140f2 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	68db      	ldr	r3, [r3, #12]
 80140be:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80140c6:	6878      	ldr	r0, [r7, #4]
 80140c8:	f001 faee 	bl	80156a8 <USB_CoreReset>
 80140cc:	4603      	mov	r3, r0
 80140ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80140d0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d106      	bne.n	80140e6 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140dc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80140e0:	687b      	ldr	r3, [r7, #4]
 80140e2:	639a      	str	r2, [r3, #56]	@ 0x38
 80140e4:	e005      	b.n	80140f2 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80140e6:	687b      	ldr	r3, [r7, #4]
 80140e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80140ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80140ee:	687b      	ldr	r3, [r7, #4]
 80140f0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80140f2:	7fbb      	ldrb	r3, [r7, #30]
 80140f4:	2b01      	cmp	r3, #1
 80140f6:	d116      	bne.n	8014126 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 80140f8:	687b      	ldr	r3, [r7, #4]
 80140fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80140fc:	b29a      	uxth	r2, r3
 80140fe:	687b      	ldr	r3, [r7, #4]
 8014100:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8014106:	4b0d      	ldr	r3, [pc, #52]	@ (801413c <USB_CoreInit+0xe0>)
 8014108:	4313      	orrs	r3, r2
 801410a:	687a      	ldr	r2, [r7, #4]
 801410c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	689b      	ldr	r3, [r3, #8]
 8014112:	f043 0206 	orr.w	r2, r3, #6
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	689b      	ldr	r3, [r3, #8]
 801411e:	f043 0220 	orr.w	r2, r3, #32
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8014126:	7bfb      	ldrb	r3, [r7, #15]
}
 8014128:	4618      	mov	r0, r3
 801412a:	3710      	adds	r7, #16
 801412c:	46bd      	mov	sp, r7
 801412e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014132:	b004      	add	sp, #16
 8014134:	4770      	bx	lr
 8014136:	bf00      	nop
 8014138:	ffbdffbf 	.word	0xffbdffbf
 801413c:	03ee0000 	.word	0x03ee0000

08014140 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8014140:	b480      	push	{r7}
 8014142:	b087      	sub	sp, #28
 8014144:	af00      	add	r7, sp, #0
 8014146:	60f8      	str	r0, [r7, #12]
 8014148:	60b9      	str	r1, [r7, #8]
 801414a:	4613      	mov	r3, r2
 801414c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801414e:	79fb      	ldrb	r3, [r7, #7]
 8014150:	2b02      	cmp	r3, #2
 8014152:	d165      	bne.n	8014220 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8014154:	68bb      	ldr	r3, [r7, #8]
 8014156:	4a41      	ldr	r2, [pc, #260]	@ (801425c <USB_SetTurnaroundTime+0x11c>)
 8014158:	4293      	cmp	r3, r2
 801415a:	d906      	bls.n	801416a <USB_SetTurnaroundTime+0x2a>
 801415c:	68bb      	ldr	r3, [r7, #8]
 801415e:	4a40      	ldr	r2, [pc, #256]	@ (8014260 <USB_SetTurnaroundTime+0x120>)
 8014160:	4293      	cmp	r3, r2
 8014162:	d202      	bcs.n	801416a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8014164:	230f      	movs	r3, #15
 8014166:	617b      	str	r3, [r7, #20]
 8014168:	e062      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	4a3c      	ldr	r2, [pc, #240]	@ (8014260 <USB_SetTurnaroundTime+0x120>)
 801416e:	4293      	cmp	r3, r2
 8014170:	d306      	bcc.n	8014180 <USB_SetTurnaroundTime+0x40>
 8014172:	68bb      	ldr	r3, [r7, #8]
 8014174:	4a3b      	ldr	r2, [pc, #236]	@ (8014264 <USB_SetTurnaroundTime+0x124>)
 8014176:	4293      	cmp	r3, r2
 8014178:	d202      	bcs.n	8014180 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801417a:	230e      	movs	r3, #14
 801417c:	617b      	str	r3, [r7, #20]
 801417e:	e057      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	4a38      	ldr	r2, [pc, #224]	@ (8014264 <USB_SetTurnaroundTime+0x124>)
 8014184:	4293      	cmp	r3, r2
 8014186:	d306      	bcc.n	8014196 <USB_SetTurnaroundTime+0x56>
 8014188:	68bb      	ldr	r3, [r7, #8]
 801418a:	4a37      	ldr	r2, [pc, #220]	@ (8014268 <USB_SetTurnaroundTime+0x128>)
 801418c:	4293      	cmp	r3, r2
 801418e:	d202      	bcs.n	8014196 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8014190:	230d      	movs	r3, #13
 8014192:	617b      	str	r3, [r7, #20]
 8014194:	e04c      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8014196:	68bb      	ldr	r3, [r7, #8]
 8014198:	4a33      	ldr	r2, [pc, #204]	@ (8014268 <USB_SetTurnaroundTime+0x128>)
 801419a:	4293      	cmp	r3, r2
 801419c:	d306      	bcc.n	80141ac <USB_SetTurnaroundTime+0x6c>
 801419e:	68bb      	ldr	r3, [r7, #8]
 80141a0:	4a32      	ldr	r2, [pc, #200]	@ (801426c <USB_SetTurnaroundTime+0x12c>)
 80141a2:	4293      	cmp	r3, r2
 80141a4:	d802      	bhi.n	80141ac <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80141a6:	230c      	movs	r3, #12
 80141a8:	617b      	str	r3, [r7, #20]
 80141aa:	e041      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80141ac:	68bb      	ldr	r3, [r7, #8]
 80141ae:	4a2f      	ldr	r2, [pc, #188]	@ (801426c <USB_SetTurnaroundTime+0x12c>)
 80141b0:	4293      	cmp	r3, r2
 80141b2:	d906      	bls.n	80141c2 <USB_SetTurnaroundTime+0x82>
 80141b4:	68bb      	ldr	r3, [r7, #8]
 80141b6:	4a2e      	ldr	r2, [pc, #184]	@ (8014270 <USB_SetTurnaroundTime+0x130>)
 80141b8:	4293      	cmp	r3, r2
 80141ba:	d802      	bhi.n	80141c2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80141bc:	230b      	movs	r3, #11
 80141be:	617b      	str	r3, [r7, #20]
 80141c0:	e036      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80141c2:	68bb      	ldr	r3, [r7, #8]
 80141c4:	4a2a      	ldr	r2, [pc, #168]	@ (8014270 <USB_SetTurnaroundTime+0x130>)
 80141c6:	4293      	cmp	r3, r2
 80141c8:	d906      	bls.n	80141d8 <USB_SetTurnaroundTime+0x98>
 80141ca:	68bb      	ldr	r3, [r7, #8]
 80141cc:	4a29      	ldr	r2, [pc, #164]	@ (8014274 <USB_SetTurnaroundTime+0x134>)
 80141ce:	4293      	cmp	r3, r2
 80141d0:	d802      	bhi.n	80141d8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80141d2:	230a      	movs	r3, #10
 80141d4:	617b      	str	r3, [r7, #20]
 80141d6:	e02b      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80141d8:	68bb      	ldr	r3, [r7, #8]
 80141da:	4a26      	ldr	r2, [pc, #152]	@ (8014274 <USB_SetTurnaroundTime+0x134>)
 80141dc:	4293      	cmp	r3, r2
 80141de:	d906      	bls.n	80141ee <USB_SetTurnaroundTime+0xae>
 80141e0:	68bb      	ldr	r3, [r7, #8]
 80141e2:	4a25      	ldr	r2, [pc, #148]	@ (8014278 <USB_SetTurnaroundTime+0x138>)
 80141e4:	4293      	cmp	r3, r2
 80141e6:	d202      	bcs.n	80141ee <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80141e8:	2309      	movs	r3, #9
 80141ea:	617b      	str	r3, [r7, #20]
 80141ec:	e020      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80141ee:	68bb      	ldr	r3, [r7, #8]
 80141f0:	4a21      	ldr	r2, [pc, #132]	@ (8014278 <USB_SetTurnaroundTime+0x138>)
 80141f2:	4293      	cmp	r3, r2
 80141f4:	d306      	bcc.n	8014204 <USB_SetTurnaroundTime+0xc4>
 80141f6:	68bb      	ldr	r3, [r7, #8]
 80141f8:	4a20      	ldr	r2, [pc, #128]	@ (801427c <USB_SetTurnaroundTime+0x13c>)
 80141fa:	4293      	cmp	r3, r2
 80141fc:	d802      	bhi.n	8014204 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80141fe:	2308      	movs	r3, #8
 8014200:	617b      	str	r3, [r7, #20]
 8014202:	e015      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8014204:	68bb      	ldr	r3, [r7, #8]
 8014206:	4a1d      	ldr	r2, [pc, #116]	@ (801427c <USB_SetTurnaroundTime+0x13c>)
 8014208:	4293      	cmp	r3, r2
 801420a:	d906      	bls.n	801421a <USB_SetTurnaroundTime+0xda>
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	4a1c      	ldr	r2, [pc, #112]	@ (8014280 <USB_SetTurnaroundTime+0x140>)
 8014210:	4293      	cmp	r3, r2
 8014212:	d202      	bcs.n	801421a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8014214:	2307      	movs	r3, #7
 8014216:	617b      	str	r3, [r7, #20]
 8014218:	e00a      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801421a:	2306      	movs	r3, #6
 801421c:	617b      	str	r3, [r7, #20]
 801421e:	e007      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8014220:	79fb      	ldrb	r3, [r7, #7]
 8014222:	2b00      	cmp	r3, #0
 8014224:	d102      	bne.n	801422c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8014226:	2309      	movs	r3, #9
 8014228:	617b      	str	r3, [r7, #20]
 801422a:	e001      	b.n	8014230 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801422c:	2309      	movs	r3, #9
 801422e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8014230:	68fb      	ldr	r3, [r7, #12]
 8014232:	68db      	ldr	r3, [r3, #12]
 8014234:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8014238:	68fb      	ldr	r3, [r7, #12]
 801423a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801423c:	68fb      	ldr	r3, [r7, #12]
 801423e:	68da      	ldr	r2, [r3, #12]
 8014240:	697b      	ldr	r3, [r7, #20]
 8014242:	029b      	lsls	r3, r3, #10
 8014244:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8014248:	431a      	orrs	r2, r3
 801424a:	68fb      	ldr	r3, [r7, #12]
 801424c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801424e:	2300      	movs	r3, #0
}
 8014250:	4618      	mov	r0, r3
 8014252:	371c      	adds	r7, #28
 8014254:	46bd      	mov	sp, r7
 8014256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425a:	4770      	bx	lr
 801425c:	00d8acbf 	.word	0x00d8acbf
 8014260:	00e4e1c0 	.word	0x00e4e1c0
 8014264:	00f42400 	.word	0x00f42400
 8014268:	01067380 	.word	0x01067380
 801426c:	011a499f 	.word	0x011a499f
 8014270:	01312cff 	.word	0x01312cff
 8014274:	014ca43f 	.word	0x014ca43f
 8014278:	016e3600 	.word	0x016e3600
 801427c:	01a6ab1f 	.word	0x01a6ab1f
 8014280:	01e84800 	.word	0x01e84800

08014284 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8014284:	b480      	push	{r7}
 8014286:	b083      	sub	sp, #12
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	689b      	ldr	r3, [r3, #8]
 8014290:	f043 0201 	orr.w	r2, r3, #1
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8014298:	2300      	movs	r3, #0
}
 801429a:	4618      	mov	r0, r3
 801429c:	370c      	adds	r7, #12
 801429e:	46bd      	mov	sp, r7
 80142a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a4:	4770      	bx	lr

080142a6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80142a6:	b480      	push	{r7}
 80142a8:	b083      	sub	sp, #12
 80142aa:	af00      	add	r7, sp, #0
 80142ac:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80142ae:	687b      	ldr	r3, [r7, #4]
 80142b0:	689b      	ldr	r3, [r3, #8]
 80142b2:	f023 0201 	bic.w	r2, r3, #1
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80142ba:	2300      	movs	r3, #0
}
 80142bc:	4618      	mov	r0, r3
 80142be:	370c      	adds	r7, #12
 80142c0:	46bd      	mov	sp, r7
 80142c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142c6:	4770      	bx	lr

080142c8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80142c8:	b580      	push	{r7, lr}
 80142ca:	b084      	sub	sp, #16
 80142cc:	af00      	add	r7, sp, #0
 80142ce:	6078      	str	r0, [r7, #4]
 80142d0:	460b      	mov	r3, r1
 80142d2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80142d4:	2300      	movs	r3, #0
 80142d6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	68db      	ldr	r3, [r3, #12]
 80142dc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80142e0:	687b      	ldr	r3, [r7, #4]
 80142e2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80142e4:	78fb      	ldrb	r3, [r7, #3]
 80142e6:	2b01      	cmp	r3, #1
 80142e8:	d115      	bne.n	8014316 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80142ea:	687b      	ldr	r3, [r7, #4]
 80142ec:	68db      	ldr	r3, [r3, #12]
 80142ee:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80142f6:	200a      	movs	r0, #10
 80142f8:	f7f1 feb6 	bl	8006068 <HAL_Delay>
      ms += 10U;
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	330a      	adds	r3, #10
 8014300:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014302:	6878      	ldr	r0, [r7, #4]
 8014304:	f001 f93f 	bl	8015586 <USB_GetMode>
 8014308:	4603      	mov	r3, r0
 801430a:	2b01      	cmp	r3, #1
 801430c:	d01e      	beq.n	801434c <USB_SetCurrentMode+0x84>
 801430e:	68fb      	ldr	r3, [r7, #12]
 8014310:	2bc7      	cmp	r3, #199	@ 0xc7
 8014312:	d9f0      	bls.n	80142f6 <USB_SetCurrentMode+0x2e>
 8014314:	e01a      	b.n	801434c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8014316:	78fb      	ldrb	r3, [r7, #3]
 8014318:	2b00      	cmp	r3, #0
 801431a:	d115      	bne.n	8014348 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801431c:	687b      	ldr	r3, [r7, #4]
 801431e:	68db      	ldr	r3, [r3, #12]
 8014320:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8014324:	687b      	ldr	r3, [r7, #4]
 8014326:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8014328:	200a      	movs	r0, #10
 801432a:	f7f1 fe9d 	bl	8006068 <HAL_Delay>
      ms += 10U;
 801432e:	68fb      	ldr	r3, [r7, #12]
 8014330:	330a      	adds	r3, #10
 8014332:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8014334:	6878      	ldr	r0, [r7, #4]
 8014336:	f001 f926 	bl	8015586 <USB_GetMode>
 801433a:	4603      	mov	r3, r0
 801433c:	2b00      	cmp	r3, #0
 801433e:	d005      	beq.n	801434c <USB_SetCurrentMode+0x84>
 8014340:	68fb      	ldr	r3, [r7, #12]
 8014342:	2bc7      	cmp	r3, #199	@ 0xc7
 8014344:	d9f0      	bls.n	8014328 <USB_SetCurrentMode+0x60>
 8014346:	e001      	b.n	801434c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8014348:	2301      	movs	r3, #1
 801434a:	e005      	b.n	8014358 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	2bc8      	cmp	r3, #200	@ 0xc8
 8014350:	d101      	bne.n	8014356 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8014352:	2301      	movs	r3, #1
 8014354:	e000      	b.n	8014358 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8014356:	2300      	movs	r3, #0
}
 8014358:	4618      	mov	r0, r3
 801435a:	3710      	adds	r7, #16
 801435c:	46bd      	mov	sp, r7
 801435e:	bd80      	pop	{r7, pc}

08014360 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8014360:	b084      	sub	sp, #16
 8014362:	b580      	push	{r7, lr}
 8014364:	b086      	sub	sp, #24
 8014366:	af00      	add	r7, sp, #0
 8014368:	6078      	str	r0, [r7, #4]
 801436a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801436e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8014372:	2300      	movs	r3, #0
 8014374:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014376:	687b      	ldr	r3, [r7, #4]
 8014378:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801437a:	2300      	movs	r3, #0
 801437c:	613b      	str	r3, [r7, #16]
 801437e:	e009      	b.n	8014394 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8014380:	687a      	ldr	r2, [r7, #4]
 8014382:	693b      	ldr	r3, [r7, #16]
 8014384:	3340      	adds	r3, #64	@ 0x40
 8014386:	009b      	lsls	r3, r3, #2
 8014388:	4413      	add	r3, r2
 801438a:	2200      	movs	r2, #0
 801438c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801438e:	693b      	ldr	r3, [r7, #16]
 8014390:	3301      	adds	r3, #1
 8014392:	613b      	str	r3, [r7, #16]
 8014394:	693b      	ldr	r3, [r7, #16]
 8014396:	2b0e      	cmp	r3, #14
 8014398:	d9f2      	bls.n	8014380 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801439a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801439e:	2b00      	cmp	r3, #0
 80143a0:	d11c      	bne.n	80143dc <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80143a2:	68fb      	ldr	r3, [r7, #12]
 80143a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80143a8:	685b      	ldr	r3, [r3, #4]
 80143aa:	68fa      	ldr	r2, [r7, #12]
 80143ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80143b0:	f043 0302 	orr.w	r3, r3, #2
 80143b4:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80143b6:	687b      	ldr	r3, [r7, #4]
 80143b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80143ba:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80143be:	687b      	ldr	r3, [r7, #4]
 80143c0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80143c2:	687b      	ldr	r3, [r7, #4]
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80143ca:	687b      	ldr	r3, [r7, #4]
 80143cc:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80143ce:	687b      	ldr	r3, [r7, #4]
 80143d0:	681b      	ldr	r3, [r3, #0]
 80143d2:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80143d6:	687b      	ldr	r3, [r7, #4]
 80143d8:	601a      	str	r2, [r3, #0]
 80143da:	e005      	b.n	80143e8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80143dc:	687b      	ldr	r3, [r7, #4]
 80143de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80143e0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80143e4:	687b      	ldr	r3, [r7, #4]
 80143e6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80143e8:	68fb      	ldr	r3, [r7, #12]
 80143ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80143ee:	461a      	mov	r2, r3
 80143f0:	2300      	movs	r3, #0
 80143f2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80143f4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80143f8:	2b01      	cmp	r3, #1
 80143fa:	d10d      	bne.n	8014418 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80143fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014400:	2b00      	cmp	r3, #0
 8014402:	d104      	bne.n	801440e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8014404:	2100      	movs	r1, #0
 8014406:	6878      	ldr	r0, [r7, #4]
 8014408:	f000 f968 	bl	80146dc <USB_SetDevSpeed>
 801440c:	e008      	b.n	8014420 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801440e:	2101      	movs	r1, #1
 8014410:	6878      	ldr	r0, [r7, #4]
 8014412:	f000 f963 	bl	80146dc <USB_SetDevSpeed>
 8014416:	e003      	b.n	8014420 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8014418:	2103      	movs	r1, #3
 801441a:	6878      	ldr	r0, [r7, #4]
 801441c:	f000 f95e 	bl	80146dc <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8014420:	2110      	movs	r1, #16
 8014422:	6878      	ldr	r0, [r7, #4]
 8014424:	f000 f8fa 	bl	801461c <USB_FlushTxFifo>
 8014428:	4603      	mov	r3, r0
 801442a:	2b00      	cmp	r3, #0
 801442c:	d001      	beq.n	8014432 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801442e:	2301      	movs	r3, #1
 8014430:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8014432:	6878      	ldr	r0, [r7, #4]
 8014434:	f000 f924 	bl	8014680 <USB_FlushRxFifo>
 8014438:	4603      	mov	r3, r0
 801443a:	2b00      	cmp	r3, #0
 801443c:	d001      	beq.n	8014442 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801443e:	2301      	movs	r3, #1
 8014440:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8014442:	68fb      	ldr	r3, [r7, #12]
 8014444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014448:	461a      	mov	r2, r3
 801444a:	2300      	movs	r3, #0
 801444c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801444e:	68fb      	ldr	r3, [r7, #12]
 8014450:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014454:	461a      	mov	r2, r3
 8014456:	2300      	movs	r3, #0
 8014458:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014460:	461a      	mov	r2, r3
 8014462:	2300      	movs	r3, #0
 8014464:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014466:	2300      	movs	r3, #0
 8014468:	613b      	str	r3, [r7, #16]
 801446a:	e043      	b.n	80144f4 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801446c:	693b      	ldr	r3, [r7, #16]
 801446e:	015a      	lsls	r2, r3, #5
 8014470:	68fb      	ldr	r3, [r7, #12]
 8014472:	4413      	add	r3, r2
 8014474:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014478:	681b      	ldr	r3, [r3, #0]
 801447a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801447e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014482:	d118      	bne.n	80144b6 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8014484:	693b      	ldr	r3, [r7, #16]
 8014486:	2b00      	cmp	r3, #0
 8014488:	d10a      	bne.n	80144a0 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801448a:	693b      	ldr	r3, [r7, #16]
 801448c:	015a      	lsls	r2, r3, #5
 801448e:	68fb      	ldr	r3, [r7, #12]
 8014490:	4413      	add	r3, r2
 8014492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014496:	461a      	mov	r2, r3
 8014498:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801449c:	6013      	str	r3, [r2, #0]
 801449e:	e013      	b.n	80144c8 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80144a0:	693b      	ldr	r3, [r7, #16]
 80144a2:	015a      	lsls	r2, r3, #5
 80144a4:	68fb      	ldr	r3, [r7, #12]
 80144a6:	4413      	add	r3, r2
 80144a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144ac:	461a      	mov	r2, r3
 80144ae:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80144b2:	6013      	str	r3, [r2, #0]
 80144b4:	e008      	b.n	80144c8 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80144b6:	693b      	ldr	r3, [r7, #16]
 80144b8:	015a      	lsls	r2, r3, #5
 80144ba:	68fb      	ldr	r3, [r7, #12]
 80144bc:	4413      	add	r3, r2
 80144be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144c2:	461a      	mov	r2, r3
 80144c4:	2300      	movs	r3, #0
 80144c6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80144c8:	693b      	ldr	r3, [r7, #16]
 80144ca:	015a      	lsls	r2, r3, #5
 80144cc:	68fb      	ldr	r3, [r7, #12]
 80144ce:	4413      	add	r3, r2
 80144d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144d4:	461a      	mov	r2, r3
 80144d6:	2300      	movs	r3, #0
 80144d8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80144da:	693b      	ldr	r3, [r7, #16]
 80144dc:	015a      	lsls	r2, r3, #5
 80144de:	68fb      	ldr	r3, [r7, #12]
 80144e0:	4413      	add	r3, r2
 80144e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80144e6:	461a      	mov	r2, r3
 80144e8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80144ec:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80144ee:	693b      	ldr	r3, [r7, #16]
 80144f0:	3301      	adds	r3, #1
 80144f2:	613b      	str	r3, [r7, #16]
 80144f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80144f8:	461a      	mov	r2, r3
 80144fa:	693b      	ldr	r3, [r7, #16]
 80144fc:	4293      	cmp	r3, r2
 80144fe:	d3b5      	bcc.n	801446c <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014500:	2300      	movs	r3, #0
 8014502:	613b      	str	r3, [r7, #16]
 8014504:	e043      	b.n	801458e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014506:	693b      	ldr	r3, [r7, #16]
 8014508:	015a      	lsls	r2, r3, #5
 801450a:	68fb      	ldr	r3, [r7, #12]
 801450c:	4413      	add	r3, r2
 801450e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014512:	681b      	ldr	r3, [r3, #0]
 8014514:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014518:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801451c:	d118      	bne.n	8014550 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801451e:	693b      	ldr	r3, [r7, #16]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d10a      	bne.n	801453a <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8014524:	693b      	ldr	r3, [r7, #16]
 8014526:	015a      	lsls	r2, r3, #5
 8014528:	68fb      	ldr	r3, [r7, #12]
 801452a:	4413      	add	r3, r2
 801452c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014530:	461a      	mov	r2, r3
 8014532:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8014536:	6013      	str	r3, [r2, #0]
 8014538:	e013      	b.n	8014562 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801453a:	693b      	ldr	r3, [r7, #16]
 801453c:	015a      	lsls	r2, r3, #5
 801453e:	68fb      	ldr	r3, [r7, #12]
 8014540:	4413      	add	r3, r2
 8014542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014546:	461a      	mov	r2, r3
 8014548:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801454c:	6013      	str	r3, [r2, #0]
 801454e:	e008      	b.n	8014562 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8014550:	693b      	ldr	r3, [r7, #16]
 8014552:	015a      	lsls	r2, r3, #5
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	4413      	add	r3, r2
 8014558:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801455c:	461a      	mov	r2, r3
 801455e:	2300      	movs	r3, #0
 8014560:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8014562:	693b      	ldr	r3, [r7, #16]
 8014564:	015a      	lsls	r2, r3, #5
 8014566:	68fb      	ldr	r3, [r7, #12]
 8014568:	4413      	add	r3, r2
 801456a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801456e:	461a      	mov	r2, r3
 8014570:	2300      	movs	r3, #0
 8014572:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8014574:	693b      	ldr	r3, [r7, #16]
 8014576:	015a      	lsls	r2, r3, #5
 8014578:	68fb      	ldr	r3, [r7, #12]
 801457a:	4413      	add	r3, r2
 801457c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014580:	461a      	mov	r2, r3
 8014582:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8014586:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8014588:	693b      	ldr	r3, [r7, #16]
 801458a:	3301      	adds	r3, #1
 801458c:	613b      	str	r3, [r7, #16]
 801458e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014592:	461a      	mov	r2, r3
 8014594:	693b      	ldr	r3, [r7, #16]
 8014596:	4293      	cmp	r3, r2
 8014598:	d3b5      	bcc.n	8014506 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801459a:	68fb      	ldr	r3, [r7, #12]
 801459c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80145a0:	691b      	ldr	r3, [r3, #16]
 80145a2:	68fa      	ldr	r2, [r7, #12]
 80145a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80145a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80145ac:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	2200      	movs	r2, #0
 80145b2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80145b4:	687b      	ldr	r3, [r7, #4]
 80145b6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80145ba:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80145bc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80145c0:	2b00      	cmp	r3, #0
 80145c2:	d105      	bne.n	80145d0 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80145c4:	687b      	ldr	r3, [r7, #4]
 80145c6:	699b      	ldr	r3, [r3, #24]
 80145c8:	f043 0210 	orr.w	r2, r3, #16
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	699a      	ldr	r2, [r3, #24]
 80145d4:	4b0f      	ldr	r3, [pc, #60]	@ (8014614 <USB_DevInit+0x2b4>)
 80145d6:	4313      	orrs	r3, r2
 80145d8:	687a      	ldr	r2, [r7, #4]
 80145da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80145dc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80145e0:	2b00      	cmp	r3, #0
 80145e2:	d005      	beq.n	80145f0 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	699b      	ldr	r3, [r3, #24]
 80145e8:	f043 0208 	orr.w	r2, r3, #8
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80145f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80145f4:	2b01      	cmp	r3, #1
 80145f6:	d105      	bne.n	8014604 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80145f8:	687b      	ldr	r3, [r7, #4]
 80145fa:	699a      	ldr	r2, [r3, #24]
 80145fc:	4b06      	ldr	r3, [pc, #24]	@ (8014618 <USB_DevInit+0x2b8>)
 80145fe:	4313      	orrs	r3, r2
 8014600:	687a      	ldr	r2, [r7, #4]
 8014602:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8014604:	7dfb      	ldrb	r3, [r7, #23]
}
 8014606:	4618      	mov	r0, r3
 8014608:	3718      	adds	r7, #24
 801460a:	46bd      	mov	sp, r7
 801460c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8014610:	b004      	add	sp, #16
 8014612:	4770      	bx	lr
 8014614:	803c3800 	.word	0x803c3800
 8014618:	40000004 	.word	0x40000004

0801461c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801461c:	b480      	push	{r7}
 801461e:	b085      	sub	sp, #20
 8014620:	af00      	add	r7, sp, #0
 8014622:	6078      	str	r0, [r7, #4]
 8014624:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014626:	2300      	movs	r3, #0
 8014628:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801462a:	68fb      	ldr	r3, [r7, #12]
 801462c:	3301      	adds	r3, #1
 801462e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014636:	d901      	bls.n	801463c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8014638:	2303      	movs	r3, #3
 801463a:	e01b      	b.n	8014674 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801463c:	687b      	ldr	r3, [r7, #4]
 801463e:	691b      	ldr	r3, [r3, #16]
 8014640:	2b00      	cmp	r3, #0
 8014642:	daf2      	bge.n	801462a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8014644:	2300      	movs	r3, #0
 8014646:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	019b      	lsls	r3, r3, #6
 801464c:	f043 0220 	orr.w	r2, r3, #32
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8014654:	68fb      	ldr	r3, [r7, #12]
 8014656:	3301      	adds	r3, #1
 8014658:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014660:	d901      	bls.n	8014666 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8014662:	2303      	movs	r3, #3
 8014664:	e006      	b.n	8014674 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8014666:	687b      	ldr	r3, [r7, #4]
 8014668:	691b      	ldr	r3, [r3, #16]
 801466a:	f003 0320 	and.w	r3, r3, #32
 801466e:	2b20      	cmp	r3, #32
 8014670:	d0f0      	beq.n	8014654 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8014672:	2300      	movs	r3, #0
}
 8014674:	4618      	mov	r0, r3
 8014676:	3714      	adds	r7, #20
 8014678:	46bd      	mov	sp, r7
 801467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801467e:	4770      	bx	lr

08014680 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8014680:	b480      	push	{r7}
 8014682:	b085      	sub	sp, #20
 8014684:	af00      	add	r7, sp, #0
 8014686:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8014688:	2300      	movs	r3, #0
 801468a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801468c:	68fb      	ldr	r3, [r7, #12]
 801468e:	3301      	adds	r3, #1
 8014690:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8014698:	d901      	bls.n	801469e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801469a:	2303      	movs	r3, #3
 801469c:	e018      	b.n	80146d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	691b      	ldr	r3, [r3, #16]
 80146a2:	2b00      	cmp	r3, #0
 80146a4:	daf2      	bge.n	801468c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80146a6:	2300      	movs	r3, #0
 80146a8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80146aa:	687b      	ldr	r3, [r7, #4]
 80146ac:	2210      	movs	r2, #16
 80146ae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80146b0:	68fb      	ldr	r3, [r7, #12]
 80146b2:	3301      	adds	r3, #1
 80146b4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80146b6:	68fb      	ldr	r3, [r7, #12]
 80146b8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80146bc:	d901      	bls.n	80146c2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80146be:	2303      	movs	r3, #3
 80146c0:	e006      	b.n	80146d0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	691b      	ldr	r3, [r3, #16]
 80146c6:	f003 0310 	and.w	r3, r3, #16
 80146ca:	2b10      	cmp	r3, #16
 80146cc:	d0f0      	beq.n	80146b0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80146ce:	2300      	movs	r3, #0
}
 80146d0:	4618      	mov	r0, r3
 80146d2:	3714      	adds	r7, #20
 80146d4:	46bd      	mov	sp, r7
 80146d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146da:	4770      	bx	lr

080146dc <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80146dc:	b480      	push	{r7}
 80146de:	b085      	sub	sp, #20
 80146e0:	af00      	add	r7, sp, #0
 80146e2:	6078      	str	r0, [r7, #4]
 80146e4:	460b      	mov	r3, r1
 80146e6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80146e8:	687b      	ldr	r3, [r7, #4]
 80146ea:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80146ec:	68fb      	ldr	r3, [r7, #12]
 80146ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80146f2:	681a      	ldr	r2, [r3, #0]
 80146f4:	78fb      	ldrb	r3, [r7, #3]
 80146f6:	68f9      	ldr	r1, [r7, #12]
 80146f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80146fc:	4313      	orrs	r3, r2
 80146fe:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8014700:	2300      	movs	r3, #0
}
 8014702:	4618      	mov	r0, r3
 8014704:	3714      	adds	r7, #20
 8014706:	46bd      	mov	sp, r7
 8014708:	f85d 7b04 	ldr.w	r7, [sp], #4
 801470c:	4770      	bx	lr

0801470e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801470e:	b480      	push	{r7}
 8014710:	b087      	sub	sp, #28
 8014712:	af00      	add	r7, sp, #0
 8014714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014716:	687b      	ldr	r3, [r7, #4]
 8014718:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801471a:	693b      	ldr	r3, [r7, #16]
 801471c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014720:	689b      	ldr	r3, [r3, #8]
 8014722:	f003 0306 	and.w	r3, r3, #6
 8014726:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8014728:	68fb      	ldr	r3, [r7, #12]
 801472a:	2b00      	cmp	r3, #0
 801472c:	d102      	bne.n	8014734 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801472e:	2300      	movs	r3, #0
 8014730:	75fb      	strb	r3, [r7, #23]
 8014732:	e00a      	b.n	801474a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8014734:	68fb      	ldr	r3, [r7, #12]
 8014736:	2b02      	cmp	r3, #2
 8014738:	d002      	beq.n	8014740 <USB_GetDevSpeed+0x32>
 801473a:	68fb      	ldr	r3, [r7, #12]
 801473c:	2b06      	cmp	r3, #6
 801473e:	d102      	bne.n	8014746 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8014740:	2302      	movs	r3, #2
 8014742:	75fb      	strb	r3, [r7, #23]
 8014744:	e001      	b.n	801474a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8014746:	230f      	movs	r3, #15
 8014748:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801474a:	7dfb      	ldrb	r3, [r7, #23]
}
 801474c:	4618      	mov	r0, r3
 801474e:	371c      	adds	r7, #28
 8014750:	46bd      	mov	sp, r7
 8014752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014756:	4770      	bx	lr

08014758 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014758:	b480      	push	{r7}
 801475a:	b085      	sub	sp, #20
 801475c:	af00      	add	r7, sp, #0
 801475e:	6078      	str	r0, [r7, #4]
 8014760:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014762:	687b      	ldr	r3, [r7, #4]
 8014764:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014766:	683b      	ldr	r3, [r7, #0]
 8014768:	781b      	ldrb	r3, [r3, #0]
 801476a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801476c:	683b      	ldr	r3, [r7, #0]
 801476e:	785b      	ldrb	r3, [r3, #1]
 8014770:	2b01      	cmp	r3, #1
 8014772:	d139      	bne.n	80147e8 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801477a:	69da      	ldr	r2, [r3, #28]
 801477c:	683b      	ldr	r3, [r7, #0]
 801477e:	781b      	ldrb	r3, [r3, #0]
 8014780:	f003 030f 	and.w	r3, r3, #15
 8014784:	2101      	movs	r1, #1
 8014786:	fa01 f303 	lsl.w	r3, r1, r3
 801478a:	b29b      	uxth	r3, r3
 801478c:	68f9      	ldr	r1, [r7, #12]
 801478e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014792:	4313      	orrs	r3, r2
 8014794:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8014796:	68bb      	ldr	r3, [r7, #8]
 8014798:	015a      	lsls	r2, r3, #5
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	4413      	add	r3, r2
 801479e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80147a8:	2b00      	cmp	r3, #0
 80147aa:	d153      	bne.n	8014854 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80147ac:	68bb      	ldr	r3, [r7, #8]
 80147ae:	015a      	lsls	r2, r3, #5
 80147b0:	68fb      	ldr	r3, [r7, #12]
 80147b2:	4413      	add	r3, r2
 80147b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147b8:	681a      	ldr	r2, [r3, #0]
 80147ba:	683b      	ldr	r3, [r7, #0]
 80147bc:	689b      	ldr	r3, [r3, #8]
 80147be:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80147c2:	683b      	ldr	r3, [r7, #0]
 80147c4:	791b      	ldrb	r3, [r3, #4]
 80147c6:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80147c8:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80147ca:	68bb      	ldr	r3, [r7, #8]
 80147cc:	059b      	lsls	r3, r3, #22
 80147ce:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80147d0:	431a      	orrs	r2, r3
 80147d2:	68bb      	ldr	r3, [r7, #8]
 80147d4:	0159      	lsls	r1, r3, #5
 80147d6:	68fb      	ldr	r3, [r7, #12]
 80147d8:	440b      	add	r3, r1
 80147da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80147de:	4619      	mov	r1, r3
 80147e0:	4b20      	ldr	r3, [pc, #128]	@ (8014864 <USB_ActivateEndpoint+0x10c>)
 80147e2:	4313      	orrs	r3, r2
 80147e4:	600b      	str	r3, [r1, #0]
 80147e6:	e035      	b.n	8014854 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80147e8:	68fb      	ldr	r3, [r7, #12]
 80147ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80147ee:	69da      	ldr	r2, [r3, #28]
 80147f0:	683b      	ldr	r3, [r7, #0]
 80147f2:	781b      	ldrb	r3, [r3, #0]
 80147f4:	f003 030f 	and.w	r3, r3, #15
 80147f8:	2101      	movs	r1, #1
 80147fa:	fa01 f303 	lsl.w	r3, r1, r3
 80147fe:	041b      	lsls	r3, r3, #16
 8014800:	68f9      	ldr	r1, [r7, #12]
 8014802:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014806:	4313      	orrs	r3, r2
 8014808:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801480a:	68bb      	ldr	r3, [r7, #8]
 801480c:	015a      	lsls	r2, r3, #5
 801480e:	68fb      	ldr	r3, [r7, #12]
 8014810:	4413      	add	r3, r2
 8014812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014816:	681b      	ldr	r3, [r3, #0]
 8014818:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801481c:	2b00      	cmp	r3, #0
 801481e:	d119      	bne.n	8014854 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8014820:	68bb      	ldr	r3, [r7, #8]
 8014822:	015a      	lsls	r2, r3, #5
 8014824:	68fb      	ldr	r3, [r7, #12]
 8014826:	4413      	add	r3, r2
 8014828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801482c:	681a      	ldr	r2, [r3, #0]
 801482e:	683b      	ldr	r3, [r7, #0]
 8014830:	689b      	ldr	r3, [r3, #8]
 8014832:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	791b      	ldrb	r3, [r3, #4]
 801483a:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801483c:	430b      	orrs	r3, r1
 801483e:	431a      	orrs	r2, r3
 8014840:	68bb      	ldr	r3, [r7, #8]
 8014842:	0159      	lsls	r1, r3, #5
 8014844:	68fb      	ldr	r3, [r7, #12]
 8014846:	440b      	add	r3, r1
 8014848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801484c:	4619      	mov	r1, r3
 801484e:	4b05      	ldr	r3, [pc, #20]	@ (8014864 <USB_ActivateEndpoint+0x10c>)
 8014850:	4313      	orrs	r3, r2
 8014852:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8014854:	2300      	movs	r3, #0
}
 8014856:	4618      	mov	r0, r3
 8014858:	3714      	adds	r7, #20
 801485a:	46bd      	mov	sp, r7
 801485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014860:	4770      	bx	lr
 8014862:	bf00      	nop
 8014864:	10008000 	.word	0x10008000

08014868 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8014868:	b480      	push	{r7}
 801486a:	b085      	sub	sp, #20
 801486c:	af00      	add	r7, sp, #0
 801486e:	6078      	str	r0, [r7, #4]
 8014870:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014872:	687b      	ldr	r3, [r7, #4]
 8014874:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8014876:	683b      	ldr	r3, [r7, #0]
 8014878:	781b      	ldrb	r3, [r3, #0]
 801487a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801487c:	683b      	ldr	r3, [r7, #0]
 801487e:	785b      	ldrb	r3, [r3, #1]
 8014880:	2b01      	cmp	r3, #1
 8014882:	d161      	bne.n	8014948 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014884:	68bb      	ldr	r3, [r7, #8]
 8014886:	015a      	lsls	r2, r3, #5
 8014888:	68fb      	ldr	r3, [r7, #12]
 801488a:	4413      	add	r3, r2
 801488c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014896:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801489a:	d11f      	bne.n	80148dc <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801489c:	68bb      	ldr	r3, [r7, #8]
 801489e:	015a      	lsls	r2, r3, #5
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	4413      	add	r3, r2
 80148a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148a8:	681b      	ldr	r3, [r3, #0]
 80148aa:	68ba      	ldr	r2, [r7, #8]
 80148ac:	0151      	lsls	r1, r2, #5
 80148ae:	68fa      	ldr	r2, [r7, #12]
 80148b0:	440a      	add	r2, r1
 80148b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148b6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80148ba:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80148bc:	68bb      	ldr	r3, [r7, #8]
 80148be:	015a      	lsls	r2, r3, #5
 80148c0:	68fb      	ldr	r3, [r7, #12]
 80148c2:	4413      	add	r3, r2
 80148c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80148c8:	681b      	ldr	r3, [r3, #0]
 80148ca:	68ba      	ldr	r2, [r7, #8]
 80148cc:	0151      	lsls	r1, r2, #5
 80148ce:	68fa      	ldr	r2, [r7, #12]
 80148d0:	440a      	add	r2, r1
 80148d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80148d6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80148da:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80148dc:	68fb      	ldr	r3, [r7, #12]
 80148de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80148e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80148e4:	683b      	ldr	r3, [r7, #0]
 80148e6:	781b      	ldrb	r3, [r3, #0]
 80148e8:	f003 030f 	and.w	r3, r3, #15
 80148ec:	2101      	movs	r1, #1
 80148ee:	fa01 f303 	lsl.w	r3, r1, r3
 80148f2:	b29b      	uxth	r3, r3
 80148f4:	43db      	mvns	r3, r3
 80148f6:	68f9      	ldr	r1, [r7, #12]
 80148f8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80148fc:	4013      	ands	r3, r2
 80148fe:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8014900:	68fb      	ldr	r3, [r7, #12]
 8014902:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014906:	69da      	ldr	r2, [r3, #28]
 8014908:	683b      	ldr	r3, [r7, #0]
 801490a:	781b      	ldrb	r3, [r3, #0]
 801490c:	f003 030f 	and.w	r3, r3, #15
 8014910:	2101      	movs	r1, #1
 8014912:	fa01 f303 	lsl.w	r3, r1, r3
 8014916:	b29b      	uxth	r3, r3
 8014918:	43db      	mvns	r3, r3
 801491a:	68f9      	ldr	r1, [r7, #12]
 801491c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014920:	4013      	ands	r3, r2
 8014922:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8014924:	68bb      	ldr	r3, [r7, #8]
 8014926:	015a      	lsls	r2, r3, #5
 8014928:	68fb      	ldr	r3, [r7, #12]
 801492a:	4413      	add	r3, r2
 801492c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014930:	681a      	ldr	r2, [r3, #0]
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	0159      	lsls	r1, r3, #5
 8014936:	68fb      	ldr	r3, [r7, #12]
 8014938:	440b      	add	r3, r1
 801493a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801493e:	4619      	mov	r1, r3
 8014940:	4b35      	ldr	r3, [pc, #212]	@ (8014a18 <USB_DeactivateEndpoint+0x1b0>)
 8014942:	4013      	ands	r3, r2
 8014944:	600b      	str	r3, [r1, #0]
 8014946:	e060      	b.n	8014a0a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8014948:	68bb      	ldr	r3, [r7, #8]
 801494a:	015a      	lsls	r2, r3, #5
 801494c:	68fb      	ldr	r3, [r7, #12]
 801494e:	4413      	add	r3, r2
 8014950:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801495a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801495e:	d11f      	bne.n	80149a0 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8014960:	68bb      	ldr	r3, [r7, #8]
 8014962:	015a      	lsls	r2, r3, #5
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	4413      	add	r3, r2
 8014968:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801496c:	681b      	ldr	r3, [r3, #0]
 801496e:	68ba      	ldr	r2, [r7, #8]
 8014970:	0151      	lsls	r1, r2, #5
 8014972:	68fa      	ldr	r2, [r7, #12]
 8014974:	440a      	add	r2, r1
 8014976:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801497a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801497e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	015a      	lsls	r2, r3, #5
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	4413      	add	r3, r2
 8014988:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801498c:	681b      	ldr	r3, [r3, #0]
 801498e:	68ba      	ldr	r2, [r7, #8]
 8014990:	0151      	lsls	r1, r2, #5
 8014992:	68fa      	ldr	r2, [r7, #12]
 8014994:	440a      	add	r2, r1
 8014996:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801499a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801499e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80149a0:	68fb      	ldr	r3, [r7, #12]
 80149a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80149a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80149a8:	683b      	ldr	r3, [r7, #0]
 80149aa:	781b      	ldrb	r3, [r3, #0]
 80149ac:	f003 030f 	and.w	r3, r3, #15
 80149b0:	2101      	movs	r1, #1
 80149b2:	fa01 f303 	lsl.w	r3, r1, r3
 80149b6:	041b      	lsls	r3, r3, #16
 80149b8:	43db      	mvns	r3, r3
 80149ba:	68f9      	ldr	r1, [r7, #12]
 80149bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80149c0:	4013      	ands	r3, r2
 80149c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80149ca:	69da      	ldr	r2, [r3, #28]
 80149cc:	683b      	ldr	r3, [r7, #0]
 80149ce:	781b      	ldrb	r3, [r3, #0]
 80149d0:	f003 030f 	and.w	r3, r3, #15
 80149d4:	2101      	movs	r1, #1
 80149d6:	fa01 f303 	lsl.w	r3, r1, r3
 80149da:	041b      	lsls	r3, r3, #16
 80149dc:	43db      	mvns	r3, r3
 80149de:	68f9      	ldr	r1, [r7, #12]
 80149e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80149e4:	4013      	ands	r3, r2
 80149e6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80149e8:	68bb      	ldr	r3, [r7, #8]
 80149ea:	015a      	lsls	r2, r3, #5
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	4413      	add	r3, r2
 80149f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80149f4:	681a      	ldr	r2, [r3, #0]
 80149f6:	68bb      	ldr	r3, [r7, #8]
 80149f8:	0159      	lsls	r1, r3, #5
 80149fa:	68fb      	ldr	r3, [r7, #12]
 80149fc:	440b      	add	r3, r1
 80149fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014a02:	4619      	mov	r1, r3
 8014a04:	4b05      	ldr	r3, [pc, #20]	@ (8014a1c <USB_DeactivateEndpoint+0x1b4>)
 8014a06:	4013      	ands	r3, r2
 8014a08:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8014a0a:	2300      	movs	r3, #0
}
 8014a0c:	4618      	mov	r0, r3
 8014a0e:	3714      	adds	r7, #20
 8014a10:	46bd      	mov	sp, r7
 8014a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014a16:	4770      	bx	lr
 8014a18:	ec337800 	.word	0xec337800
 8014a1c:	eff37800 	.word	0xeff37800

08014a20 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8014a20:	b580      	push	{r7, lr}
 8014a22:	b08a      	sub	sp, #40	@ 0x28
 8014a24:	af02      	add	r7, sp, #8
 8014a26:	60f8      	str	r0, [r7, #12]
 8014a28:	60b9      	str	r1, [r7, #8]
 8014a2a:	4613      	mov	r3, r2
 8014a2c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8014a32:	68bb      	ldr	r3, [r7, #8]
 8014a34:	781b      	ldrb	r3, [r3, #0]
 8014a36:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014a38:	68bb      	ldr	r3, [r7, #8]
 8014a3a:	785b      	ldrb	r3, [r3, #1]
 8014a3c:	2b01      	cmp	r3, #1
 8014a3e:	f040 8185 	bne.w	8014d4c <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8014a42:	68bb      	ldr	r3, [r7, #8]
 8014a44:	691b      	ldr	r3, [r3, #16]
 8014a46:	2b00      	cmp	r3, #0
 8014a48:	d132      	bne.n	8014ab0 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014a4a:	69bb      	ldr	r3, [r7, #24]
 8014a4c:	015a      	lsls	r2, r3, #5
 8014a4e:	69fb      	ldr	r3, [r7, #28]
 8014a50:	4413      	add	r3, r2
 8014a52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a56:	691a      	ldr	r2, [r3, #16]
 8014a58:	69bb      	ldr	r3, [r7, #24]
 8014a5a:	0159      	lsls	r1, r3, #5
 8014a5c:	69fb      	ldr	r3, [r7, #28]
 8014a5e:	440b      	add	r3, r1
 8014a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a64:	4619      	mov	r1, r3
 8014a66:	4ba7      	ldr	r3, [pc, #668]	@ (8014d04 <USB_EPStartXfer+0x2e4>)
 8014a68:	4013      	ands	r3, r2
 8014a6a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014a6c:	69bb      	ldr	r3, [r7, #24]
 8014a6e:	015a      	lsls	r2, r3, #5
 8014a70:	69fb      	ldr	r3, [r7, #28]
 8014a72:	4413      	add	r3, r2
 8014a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a78:	691b      	ldr	r3, [r3, #16]
 8014a7a:	69ba      	ldr	r2, [r7, #24]
 8014a7c:	0151      	lsls	r1, r2, #5
 8014a7e:	69fa      	ldr	r2, [r7, #28]
 8014a80:	440a      	add	r2, r1
 8014a82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014a86:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014a8a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014a8c:	69bb      	ldr	r3, [r7, #24]
 8014a8e:	015a      	lsls	r2, r3, #5
 8014a90:	69fb      	ldr	r3, [r7, #28]
 8014a92:	4413      	add	r3, r2
 8014a94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014a98:	691a      	ldr	r2, [r3, #16]
 8014a9a:	69bb      	ldr	r3, [r7, #24]
 8014a9c:	0159      	lsls	r1, r3, #5
 8014a9e:	69fb      	ldr	r3, [r7, #28]
 8014aa0:	440b      	add	r3, r1
 8014aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014aa6:	4619      	mov	r1, r3
 8014aa8:	4b97      	ldr	r3, [pc, #604]	@ (8014d08 <USB_EPStartXfer+0x2e8>)
 8014aaa:	4013      	ands	r3, r2
 8014aac:	610b      	str	r3, [r1, #16]
 8014aae:	e097      	b.n	8014be0 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8014ab0:	69bb      	ldr	r3, [r7, #24]
 8014ab2:	015a      	lsls	r2, r3, #5
 8014ab4:	69fb      	ldr	r3, [r7, #28]
 8014ab6:	4413      	add	r3, r2
 8014ab8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014abc:	691a      	ldr	r2, [r3, #16]
 8014abe:	69bb      	ldr	r3, [r7, #24]
 8014ac0:	0159      	lsls	r1, r3, #5
 8014ac2:	69fb      	ldr	r3, [r7, #28]
 8014ac4:	440b      	add	r3, r1
 8014ac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014aca:	4619      	mov	r1, r3
 8014acc:	4b8e      	ldr	r3, [pc, #568]	@ (8014d08 <USB_EPStartXfer+0x2e8>)
 8014ace:	4013      	ands	r3, r2
 8014ad0:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8014ad2:	69bb      	ldr	r3, [r7, #24]
 8014ad4:	015a      	lsls	r2, r3, #5
 8014ad6:	69fb      	ldr	r3, [r7, #28]
 8014ad8:	4413      	add	r3, r2
 8014ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ade:	691a      	ldr	r2, [r3, #16]
 8014ae0:	69bb      	ldr	r3, [r7, #24]
 8014ae2:	0159      	lsls	r1, r3, #5
 8014ae4:	69fb      	ldr	r3, [r7, #28]
 8014ae6:	440b      	add	r3, r1
 8014ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014aec:	4619      	mov	r1, r3
 8014aee:	4b85      	ldr	r3, [pc, #532]	@ (8014d04 <USB_EPStartXfer+0x2e4>)
 8014af0:	4013      	ands	r3, r2
 8014af2:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8014af4:	69bb      	ldr	r3, [r7, #24]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d11a      	bne.n	8014b30 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8014afa:	68bb      	ldr	r3, [r7, #8]
 8014afc:	691a      	ldr	r2, [r3, #16]
 8014afe:	68bb      	ldr	r3, [r7, #8]
 8014b00:	689b      	ldr	r3, [r3, #8]
 8014b02:	429a      	cmp	r2, r3
 8014b04:	d903      	bls.n	8014b0e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8014b06:	68bb      	ldr	r3, [r7, #8]
 8014b08:	689a      	ldr	r2, [r3, #8]
 8014b0a:	68bb      	ldr	r3, [r7, #8]
 8014b0c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8014b0e:	69bb      	ldr	r3, [r7, #24]
 8014b10:	015a      	lsls	r2, r3, #5
 8014b12:	69fb      	ldr	r3, [r7, #28]
 8014b14:	4413      	add	r3, r2
 8014b16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b1a:	691b      	ldr	r3, [r3, #16]
 8014b1c:	69ba      	ldr	r2, [r7, #24]
 8014b1e:	0151      	lsls	r1, r2, #5
 8014b20:	69fa      	ldr	r2, [r7, #28]
 8014b22:	440a      	add	r2, r1
 8014b24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b28:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014b2c:	6113      	str	r3, [r2, #16]
 8014b2e:	e044      	b.n	8014bba <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014b30:	68bb      	ldr	r3, [r7, #8]
 8014b32:	691a      	ldr	r2, [r3, #16]
 8014b34:	68bb      	ldr	r3, [r7, #8]
 8014b36:	689b      	ldr	r3, [r3, #8]
 8014b38:	4413      	add	r3, r2
 8014b3a:	1e5a      	subs	r2, r3, #1
 8014b3c:	68bb      	ldr	r3, [r7, #8]
 8014b3e:	689b      	ldr	r3, [r3, #8]
 8014b40:	fbb2 f3f3 	udiv	r3, r2, r3
 8014b44:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8014b46:	69bb      	ldr	r3, [r7, #24]
 8014b48:	015a      	lsls	r2, r3, #5
 8014b4a:	69fb      	ldr	r3, [r7, #28]
 8014b4c:	4413      	add	r3, r2
 8014b4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b52:	691a      	ldr	r2, [r3, #16]
 8014b54:	8afb      	ldrh	r3, [r7, #22]
 8014b56:	04d9      	lsls	r1, r3, #19
 8014b58:	4b6c      	ldr	r3, [pc, #432]	@ (8014d0c <USB_EPStartXfer+0x2ec>)
 8014b5a:	400b      	ands	r3, r1
 8014b5c:	69b9      	ldr	r1, [r7, #24]
 8014b5e:	0148      	lsls	r0, r1, #5
 8014b60:	69f9      	ldr	r1, [r7, #28]
 8014b62:	4401      	add	r1, r0
 8014b64:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014b68:	4313      	orrs	r3, r2
 8014b6a:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8014b6c:	68bb      	ldr	r3, [r7, #8]
 8014b6e:	791b      	ldrb	r3, [r3, #4]
 8014b70:	2b01      	cmp	r3, #1
 8014b72:	d122      	bne.n	8014bba <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8014b74:	69bb      	ldr	r3, [r7, #24]
 8014b76:	015a      	lsls	r2, r3, #5
 8014b78:	69fb      	ldr	r3, [r7, #28]
 8014b7a:	4413      	add	r3, r2
 8014b7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014b80:	691b      	ldr	r3, [r3, #16]
 8014b82:	69ba      	ldr	r2, [r7, #24]
 8014b84:	0151      	lsls	r1, r2, #5
 8014b86:	69fa      	ldr	r2, [r7, #28]
 8014b88:	440a      	add	r2, r1
 8014b8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014b8e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8014b92:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8014b94:	69bb      	ldr	r3, [r7, #24]
 8014b96:	015a      	lsls	r2, r3, #5
 8014b98:	69fb      	ldr	r3, [r7, #28]
 8014b9a:	4413      	add	r3, r2
 8014b9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014ba0:	691a      	ldr	r2, [r3, #16]
 8014ba2:	8afb      	ldrh	r3, [r7, #22]
 8014ba4:	075b      	lsls	r3, r3, #29
 8014ba6:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8014baa:	69b9      	ldr	r1, [r7, #24]
 8014bac:	0148      	lsls	r0, r1, #5
 8014bae:	69f9      	ldr	r1, [r7, #28]
 8014bb0:	4401      	add	r1, r0
 8014bb2:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014bb6:	4313      	orrs	r3, r2
 8014bb8:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8014bba:	69bb      	ldr	r3, [r7, #24]
 8014bbc:	015a      	lsls	r2, r3, #5
 8014bbe:	69fb      	ldr	r3, [r7, #28]
 8014bc0:	4413      	add	r3, r2
 8014bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bc6:	691a      	ldr	r2, [r3, #16]
 8014bc8:	68bb      	ldr	r3, [r7, #8]
 8014bca:	691b      	ldr	r3, [r3, #16]
 8014bcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014bd0:	69b9      	ldr	r1, [r7, #24]
 8014bd2:	0148      	lsls	r0, r1, #5
 8014bd4:	69f9      	ldr	r1, [r7, #28]
 8014bd6:	4401      	add	r1, r0
 8014bd8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8014bdc:	4313      	orrs	r3, r2
 8014bde:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8014be0:	79fb      	ldrb	r3, [r7, #7]
 8014be2:	2b01      	cmp	r3, #1
 8014be4:	d14b      	bne.n	8014c7e <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8014be6:	68bb      	ldr	r3, [r7, #8]
 8014be8:	69db      	ldr	r3, [r3, #28]
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d009      	beq.n	8014c02 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8014bee:	69bb      	ldr	r3, [r7, #24]
 8014bf0:	015a      	lsls	r2, r3, #5
 8014bf2:	69fb      	ldr	r3, [r7, #28]
 8014bf4:	4413      	add	r3, r2
 8014bf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014bfa:	461a      	mov	r2, r3
 8014bfc:	68bb      	ldr	r3, [r7, #8]
 8014bfe:	69db      	ldr	r3, [r3, #28]
 8014c00:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8014c02:	68bb      	ldr	r3, [r7, #8]
 8014c04:	791b      	ldrb	r3, [r3, #4]
 8014c06:	2b01      	cmp	r3, #1
 8014c08:	d128      	bne.n	8014c5c <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014c0a:	69fb      	ldr	r3, [r7, #28]
 8014c0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014c10:	689b      	ldr	r3, [r3, #8]
 8014c12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014c16:	2b00      	cmp	r3, #0
 8014c18:	d110      	bne.n	8014c3c <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014c1a:	69bb      	ldr	r3, [r7, #24]
 8014c1c:	015a      	lsls	r2, r3, #5
 8014c1e:	69fb      	ldr	r3, [r7, #28]
 8014c20:	4413      	add	r3, r2
 8014c22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c26:	681b      	ldr	r3, [r3, #0]
 8014c28:	69ba      	ldr	r2, [r7, #24]
 8014c2a:	0151      	lsls	r1, r2, #5
 8014c2c:	69fa      	ldr	r2, [r7, #28]
 8014c2e:	440a      	add	r2, r1
 8014c30:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c34:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014c38:	6013      	str	r3, [r2, #0]
 8014c3a:	e00f      	b.n	8014c5c <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014c3c:	69bb      	ldr	r3, [r7, #24]
 8014c3e:	015a      	lsls	r2, r3, #5
 8014c40:	69fb      	ldr	r3, [r7, #28]
 8014c42:	4413      	add	r3, r2
 8014c44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c48:	681b      	ldr	r3, [r3, #0]
 8014c4a:	69ba      	ldr	r2, [r7, #24]
 8014c4c:	0151      	lsls	r1, r2, #5
 8014c4e:	69fa      	ldr	r2, [r7, #28]
 8014c50:	440a      	add	r2, r1
 8014c52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014c5a:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014c5c:	69bb      	ldr	r3, [r7, #24]
 8014c5e:	015a      	lsls	r2, r3, #5
 8014c60:	69fb      	ldr	r3, [r7, #28]
 8014c62:	4413      	add	r3, r2
 8014c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	69ba      	ldr	r2, [r7, #24]
 8014c6c:	0151      	lsls	r1, r2, #5
 8014c6e:	69fa      	ldr	r2, [r7, #28]
 8014c70:	440a      	add	r2, r1
 8014c72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c76:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014c7a:	6013      	str	r3, [r2, #0]
 8014c7c:	e169      	b.n	8014f52 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8014c7e:	69bb      	ldr	r3, [r7, #24]
 8014c80:	015a      	lsls	r2, r3, #5
 8014c82:	69fb      	ldr	r3, [r7, #28]
 8014c84:	4413      	add	r3, r2
 8014c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014c8a:	681b      	ldr	r3, [r3, #0]
 8014c8c:	69ba      	ldr	r2, [r7, #24]
 8014c8e:	0151      	lsls	r1, r2, #5
 8014c90:	69fa      	ldr	r2, [r7, #28]
 8014c92:	440a      	add	r2, r1
 8014c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014c98:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014c9c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8014c9e:	68bb      	ldr	r3, [r7, #8]
 8014ca0:	791b      	ldrb	r3, [r3, #4]
 8014ca2:	2b01      	cmp	r3, #1
 8014ca4:	d015      	beq.n	8014cd2 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8014ca6:	68bb      	ldr	r3, [r7, #8]
 8014ca8:	691b      	ldr	r3, [r3, #16]
 8014caa:	2b00      	cmp	r3, #0
 8014cac:	f000 8151 	beq.w	8014f52 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8014cb0:	69fb      	ldr	r3, [r7, #28]
 8014cb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014cb8:	68bb      	ldr	r3, [r7, #8]
 8014cba:	781b      	ldrb	r3, [r3, #0]
 8014cbc:	f003 030f 	and.w	r3, r3, #15
 8014cc0:	2101      	movs	r1, #1
 8014cc2:	fa01 f303 	lsl.w	r3, r1, r3
 8014cc6:	69f9      	ldr	r1, [r7, #28]
 8014cc8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8014ccc:	4313      	orrs	r3, r2
 8014cce:	634b      	str	r3, [r1, #52]	@ 0x34
 8014cd0:	e13f      	b.n	8014f52 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014cd2:	69fb      	ldr	r3, [r7, #28]
 8014cd4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014cd8:	689b      	ldr	r3, [r3, #8]
 8014cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d116      	bne.n	8014d10 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8014ce2:	69bb      	ldr	r3, [r7, #24]
 8014ce4:	015a      	lsls	r2, r3, #5
 8014ce6:	69fb      	ldr	r3, [r7, #28]
 8014ce8:	4413      	add	r3, r2
 8014cea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014cee:	681b      	ldr	r3, [r3, #0]
 8014cf0:	69ba      	ldr	r2, [r7, #24]
 8014cf2:	0151      	lsls	r1, r2, #5
 8014cf4:	69fa      	ldr	r2, [r7, #28]
 8014cf6:	440a      	add	r2, r1
 8014cf8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014cfc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014d00:	6013      	str	r3, [r2, #0]
 8014d02:	e015      	b.n	8014d30 <USB_EPStartXfer+0x310>
 8014d04:	e007ffff 	.word	0xe007ffff
 8014d08:	fff80000 	.word	0xfff80000
 8014d0c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8014d10:	69bb      	ldr	r3, [r7, #24]
 8014d12:	015a      	lsls	r2, r3, #5
 8014d14:	69fb      	ldr	r3, [r7, #28]
 8014d16:	4413      	add	r3, r2
 8014d18:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014d1c:	681b      	ldr	r3, [r3, #0]
 8014d1e:	69ba      	ldr	r2, [r7, #24]
 8014d20:	0151      	lsls	r1, r2, #5
 8014d22:	69fa      	ldr	r2, [r7, #28]
 8014d24:	440a      	add	r2, r1
 8014d26:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014d2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014d2e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8014d30:	68bb      	ldr	r3, [r7, #8]
 8014d32:	68d9      	ldr	r1, [r3, #12]
 8014d34:	68bb      	ldr	r3, [r7, #8]
 8014d36:	781a      	ldrb	r2, [r3, #0]
 8014d38:	68bb      	ldr	r3, [r7, #8]
 8014d3a:	691b      	ldr	r3, [r3, #16]
 8014d3c:	b298      	uxth	r0, r3
 8014d3e:	79fb      	ldrb	r3, [r7, #7]
 8014d40:	9300      	str	r3, [sp, #0]
 8014d42:	4603      	mov	r3, r0
 8014d44:	68f8      	ldr	r0, [r7, #12]
 8014d46:	f000 f9b9 	bl	80150bc <USB_WritePacket>
 8014d4a:	e102      	b.n	8014f52 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8014d4c:	69bb      	ldr	r3, [r7, #24]
 8014d4e:	015a      	lsls	r2, r3, #5
 8014d50:	69fb      	ldr	r3, [r7, #28]
 8014d52:	4413      	add	r3, r2
 8014d54:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d58:	691a      	ldr	r2, [r3, #16]
 8014d5a:	69bb      	ldr	r3, [r7, #24]
 8014d5c:	0159      	lsls	r1, r3, #5
 8014d5e:	69fb      	ldr	r3, [r7, #28]
 8014d60:	440b      	add	r3, r1
 8014d62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d66:	4619      	mov	r1, r3
 8014d68:	4b7c      	ldr	r3, [pc, #496]	@ (8014f5c <USB_EPStartXfer+0x53c>)
 8014d6a:	4013      	ands	r3, r2
 8014d6c:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8014d6e:	69bb      	ldr	r3, [r7, #24]
 8014d70:	015a      	lsls	r2, r3, #5
 8014d72:	69fb      	ldr	r3, [r7, #28]
 8014d74:	4413      	add	r3, r2
 8014d76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d7a:	691a      	ldr	r2, [r3, #16]
 8014d7c:	69bb      	ldr	r3, [r7, #24]
 8014d7e:	0159      	lsls	r1, r3, #5
 8014d80:	69fb      	ldr	r3, [r7, #28]
 8014d82:	440b      	add	r3, r1
 8014d84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014d88:	4619      	mov	r1, r3
 8014d8a:	4b75      	ldr	r3, [pc, #468]	@ (8014f60 <USB_EPStartXfer+0x540>)
 8014d8c:	4013      	ands	r3, r2
 8014d8e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8014d90:	69bb      	ldr	r3, [r7, #24]
 8014d92:	2b00      	cmp	r3, #0
 8014d94:	d12f      	bne.n	8014df6 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8014d96:	68bb      	ldr	r3, [r7, #8]
 8014d98:	691b      	ldr	r3, [r3, #16]
 8014d9a:	2b00      	cmp	r3, #0
 8014d9c:	d003      	beq.n	8014da6 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8014d9e:	68bb      	ldr	r3, [r7, #8]
 8014da0:	689a      	ldr	r2, [r3, #8]
 8014da2:	68bb      	ldr	r3, [r7, #8]
 8014da4:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8014da6:	68bb      	ldr	r3, [r7, #8]
 8014da8:	689a      	ldr	r2, [r3, #8]
 8014daa:	68bb      	ldr	r3, [r7, #8]
 8014dac:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8014dae:	69bb      	ldr	r3, [r7, #24]
 8014db0:	015a      	lsls	r2, r3, #5
 8014db2:	69fb      	ldr	r3, [r7, #28]
 8014db4:	4413      	add	r3, r2
 8014db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014dba:	691a      	ldr	r2, [r3, #16]
 8014dbc:	68bb      	ldr	r3, [r7, #8]
 8014dbe:	6a1b      	ldr	r3, [r3, #32]
 8014dc0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014dc4:	69b9      	ldr	r1, [r7, #24]
 8014dc6:	0148      	lsls	r0, r1, #5
 8014dc8:	69f9      	ldr	r1, [r7, #28]
 8014dca:	4401      	add	r1, r0
 8014dcc:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014dd0:	4313      	orrs	r3, r2
 8014dd2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014dd4:	69bb      	ldr	r3, [r7, #24]
 8014dd6:	015a      	lsls	r2, r3, #5
 8014dd8:	69fb      	ldr	r3, [r7, #28]
 8014dda:	4413      	add	r3, r2
 8014ddc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014de0:	691b      	ldr	r3, [r3, #16]
 8014de2:	69ba      	ldr	r2, [r7, #24]
 8014de4:	0151      	lsls	r1, r2, #5
 8014de6:	69fa      	ldr	r2, [r7, #28]
 8014de8:	440a      	add	r2, r1
 8014dea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014dee:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014df2:	6113      	str	r3, [r2, #16]
 8014df4:	e05f      	b.n	8014eb6 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8014df6:	68bb      	ldr	r3, [r7, #8]
 8014df8:	691b      	ldr	r3, [r3, #16]
 8014dfa:	2b00      	cmp	r3, #0
 8014dfc:	d123      	bne.n	8014e46 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8014dfe:	69bb      	ldr	r3, [r7, #24]
 8014e00:	015a      	lsls	r2, r3, #5
 8014e02:	69fb      	ldr	r3, [r7, #28]
 8014e04:	4413      	add	r3, r2
 8014e06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e0a:	691a      	ldr	r2, [r3, #16]
 8014e0c:	68bb      	ldr	r3, [r7, #8]
 8014e0e:	689b      	ldr	r3, [r3, #8]
 8014e10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014e14:	69b9      	ldr	r1, [r7, #24]
 8014e16:	0148      	lsls	r0, r1, #5
 8014e18:	69f9      	ldr	r1, [r7, #28]
 8014e1a:	4401      	add	r1, r0
 8014e1c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014e20:	4313      	orrs	r3, r2
 8014e22:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8014e24:	69bb      	ldr	r3, [r7, #24]
 8014e26:	015a      	lsls	r2, r3, #5
 8014e28:	69fb      	ldr	r3, [r7, #28]
 8014e2a:	4413      	add	r3, r2
 8014e2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e30:	691b      	ldr	r3, [r3, #16]
 8014e32:	69ba      	ldr	r2, [r7, #24]
 8014e34:	0151      	lsls	r1, r2, #5
 8014e36:	69fa      	ldr	r2, [r7, #28]
 8014e38:	440a      	add	r2, r1
 8014e3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014e3e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8014e42:	6113      	str	r3, [r2, #16]
 8014e44:	e037      	b.n	8014eb6 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	691a      	ldr	r2, [r3, #16]
 8014e4a:	68bb      	ldr	r3, [r7, #8]
 8014e4c:	689b      	ldr	r3, [r3, #8]
 8014e4e:	4413      	add	r3, r2
 8014e50:	1e5a      	subs	r2, r3, #1
 8014e52:	68bb      	ldr	r3, [r7, #8]
 8014e54:	689b      	ldr	r3, [r3, #8]
 8014e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8014e5a:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8014e5c:	68bb      	ldr	r3, [r7, #8]
 8014e5e:	689b      	ldr	r3, [r3, #8]
 8014e60:	8afa      	ldrh	r2, [r7, #22]
 8014e62:	fb03 f202 	mul.w	r2, r3, r2
 8014e66:	68bb      	ldr	r3, [r7, #8]
 8014e68:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8014e6a:	69bb      	ldr	r3, [r7, #24]
 8014e6c:	015a      	lsls	r2, r3, #5
 8014e6e:	69fb      	ldr	r3, [r7, #28]
 8014e70:	4413      	add	r3, r2
 8014e72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e76:	691a      	ldr	r2, [r3, #16]
 8014e78:	8afb      	ldrh	r3, [r7, #22]
 8014e7a:	04d9      	lsls	r1, r3, #19
 8014e7c:	4b39      	ldr	r3, [pc, #228]	@ (8014f64 <USB_EPStartXfer+0x544>)
 8014e7e:	400b      	ands	r3, r1
 8014e80:	69b9      	ldr	r1, [r7, #24]
 8014e82:	0148      	lsls	r0, r1, #5
 8014e84:	69f9      	ldr	r1, [r7, #28]
 8014e86:	4401      	add	r1, r0
 8014e88:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014e8c:	4313      	orrs	r3, r2
 8014e8e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8014e90:	69bb      	ldr	r3, [r7, #24]
 8014e92:	015a      	lsls	r2, r3, #5
 8014e94:	69fb      	ldr	r3, [r7, #28]
 8014e96:	4413      	add	r3, r2
 8014e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014e9c:	691a      	ldr	r2, [r3, #16]
 8014e9e:	68bb      	ldr	r3, [r7, #8]
 8014ea0:	6a1b      	ldr	r3, [r3, #32]
 8014ea2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8014ea6:	69b9      	ldr	r1, [r7, #24]
 8014ea8:	0148      	lsls	r0, r1, #5
 8014eaa:	69f9      	ldr	r1, [r7, #28]
 8014eac:	4401      	add	r1, r0
 8014eae:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8014eb2:	4313      	orrs	r3, r2
 8014eb4:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8014eb6:	79fb      	ldrb	r3, [r7, #7]
 8014eb8:	2b01      	cmp	r3, #1
 8014eba:	d10d      	bne.n	8014ed8 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8014ebc:	68bb      	ldr	r3, [r7, #8]
 8014ebe:	68db      	ldr	r3, [r3, #12]
 8014ec0:	2b00      	cmp	r3, #0
 8014ec2:	d009      	beq.n	8014ed8 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8014ec4:	68bb      	ldr	r3, [r7, #8]
 8014ec6:	68d9      	ldr	r1, [r3, #12]
 8014ec8:	69bb      	ldr	r3, [r7, #24]
 8014eca:	015a      	lsls	r2, r3, #5
 8014ecc:	69fb      	ldr	r3, [r7, #28]
 8014ece:	4413      	add	r3, r2
 8014ed0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014ed4:	460a      	mov	r2, r1
 8014ed6:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8014ed8:	68bb      	ldr	r3, [r7, #8]
 8014eda:	791b      	ldrb	r3, [r3, #4]
 8014edc:	2b01      	cmp	r3, #1
 8014ede:	d128      	bne.n	8014f32 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8014ee0:	69fb      	ldr	r3, [r7, #28]
 8014ee2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8014ee6:	689b      	ldr	r3, [r3, #8]
 8014ee8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014eec:	2b00      	cmp	r3, #0
 8014eee:	d110      	bne.n	8014f12 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8014ef0:	69bb      	ldr	r3, [r7, #24]
 8014ef2:	015a      	lsls	r2, r3, #5
 8014ef4:	69fb      	ldr	r3, [r7, #28]
 8014ef6:	4413      	add	r3, r2
 8014ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014efc:	681b      	ldr	r3, [r3, #0]
 8014efe:	69ba      	ldr	r2, [r7, #24]
 8014f00:	0151      	lsls	r1, r2, #5
 8014f02:	69fa      	ldr	r2, [r7, #28]
 8014f04:	440a      	add	r2, r1
 8014f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f0a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8014f0e:	6013      	str	r3, [r2, #0]
 8014f10:	e00f      	b.n	8014f32 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8014f12:	69bb      	ldr	r3, [r7, #24]
 8014f14:	015a      	lsls	r2, r3, #5
 8014f16:	69fb      	ldr	r3, [r7, #28]
 8014f18:	4413      	add	r3, r2
 8014f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	69ba      	ldr	r2, [r7, #24]
 8014f22:	0151      	lsls	r1, r2, #5
 8014f24:	69fa      	ldr	r2, [r7, #28]
 8014f26:	440a      	add	r2, r1
 8014f28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8014f30:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8014f32:	69bb      	ldr	r3, [r7, #24]
 8014f34:	015a      	lsls	r2, r3, #5
 8014f36:	69fb      	ldr	r3, [r7, #28]
 8014f38:	4413      	add	r3, r2
 8014f3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8014f3e:	681b      	ldr	r3, [r3, #0]
 8014f40:	69ba      	ldr	r2, [r7, #24]
 8014f42:	0151      	lsls	r1, r2, #5
 8014f44:	69fa      	ldr	r2, [r7, #28]
 8014f46:	440a      	add	r2, r1
 8014f48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8014f4c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8014f50:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8014f52:	2300      	movs	r3, #0
}
 8014f54:	4618      	mov	r0, r3
 8014f56:	3720      	adds	r7, #32
 8014f58:	46bd      	mov	sp, r7
 8014f5a:	bd80      	pop	{r7, pc}
 8014f5c:	fff80000 	.word	0xfff80000
 8014f60:	e007ffff 	.word	0xe007ffff
 8014f64:	1ff80000 	.word	0x1ff80000

08014f68 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8014f68:	b480      	push	{r7}
 8014f6a:	b087      	sub	sp, #28
 8014f6c:	af00      	add	r7, sp, #0
 8014f6e:	6078      	str	r0, [r7, #4]
 8014f70:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8014f72:	2300      	movs	r3, #0
 8014f74:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8014f76:	2300      	movs	r3, #0
 8014f78:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8014f7e:	683b      	ldr	r3, [r7, #0]
 8014f80:	785b      	ldrb	r3, [r3, #1]
 8014f82:	2b01      	cmp	r3, #1
 8014f84:	d14a      	bne.n	801501c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8014f86:	683b      	ldr	r3, [r7, #0]
 8014f88:	781b      	ldrb	r3, [r3, #0]
 8014f8a:	015a      	lsls	r2, r3, #5
 8014f8c:	693b      	ldr	r3, [r7, #16]
 8014f8e:	4413      	add	r3, r2
 8014f90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014f94:	681b      	ldr	r3, [r3, #0]
 8014f96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8014f9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8014f9e:	f040 8086 	bne.w	80150ae <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8014fa2:	683b      	ldr	r3, [r7, #0]
 8014fa4:	781b      	ldrb	r3, [r3, #0]
 8014fa6:	015a      	lsls	r2, r3, #5
 8014fa8:	693b      	ldr	r3, [r7, #16]
 8014faa:	4413      	add	r3, r2
 8014fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fb0:	681b      	ldr	r3, [r3, #0]
 8014fb2:	683a      	ldr	r2, [r7, #0]
 8014fb4:	7812      	ldrb	r2, [r2, #0]
 8014fb6:	0151      	lsls	r1, r2, #5
 8014fb8:	693a      	ldr	r2, [r7, #16]
 8014fba:	440a      	add	r2, r1
 8014fbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fc0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8014fc4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8014fc6:	683b      	ldr	r3, [r7, #0]
 8014fc8:	781b      	ldrb	r3, [r3, #0]
 8014fca:	015a      	lsls	r2, r3, #5
 8014fcc:	693b      	ldr	r3, [r7, #16]
 8014fce:	4413      	add	r3, r2
 8014fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8014fd4:	681b      	ldr	r3, [r3, #0]
 8014fd6:	683a      	ldr	r2, [r7, #0]
 8014fd8:	7812      	ldrb	r2, [r2, #0]
 8014fda:	0151      	lsls	r1, r2, #5
 8014fdc:	693a      	ldr	r2, [r7, #16]
 8014fde:	440a      	add	r2, r1
 8014fe0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8014fe4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014fe8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8014fea:	68fb      	ldr	r3, [r7, #12]
 8014fec:	3301      	adds	r3, #1
 8014fee:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8014ff0:	68fb      	ldr	r3, [r7, #12]
 8014ff2:	f242 7210 	movw	r2, #10000	@ 0x2710
 8014ff6:	4293      	cmp	r3, r2
 8014ff8:	d902      	bls.n	8015000 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	75fb      	strb	r3, [r7, #23]
          break;
 8014ffe:	e056      	b.n	80150ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8015000:	683b      	ldr	r3, [r7, #0]
 8015002:	781b      	ldrb	r3, [r3, #0]
 8015004:	015a      	lsls	r2, r3, #5
 8015006:	693b      	ldr	r3, [r7, #16]
 8015008:	4413      	add	r3, r2
 801500a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801500e:	681b      	ldr	r3, [r3, #0]
 8015010:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015014:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015018:	d0e7      	beq.n	8014fea <USB_EPStopXfer+0x82>
 801501a:	e048      	b.n	80150ae <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801501c:	683b      	ldr	r3, [r7, #0]
 801501e:	781b      	ldrb	r3, [r3, #0]
 8015020:	015a      	lsls	r2, r3, #5
 8015022:	693b      	ldr	r3, [r7, #16]
 8015024:	4413      	add	r3, r2
 8015026:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801502a:	681b      	ldr	r3, [r3, #0]
 801502c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8015030:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015034:	d13b      	bne.n	80150ae <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8015036:	683b      	ldr	r3, [r7, #0]
 8015038:	781b      	ldrb	r3, [r3, #0]
 801503a:	015a      	lsls	r2, r3, #5
 801503c:	693b      	ldr	r3, [r7, #16]
 801503e:	4413      	add	r3, r2
 8015040:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015044:	681b      	ldr	r3, [r3, #0]
 8015046:	683a      	ldr	r2, [r7, #0]
 8015048:	7812      	ldrb	r2, [r2, #0]
 801504a:	0151      	lsls	r1, r2, #5
 801504c:	693a      	ldr	r2, [r7, #16]
 801504e:	440a      	add	r2, r1
 8015050:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015054:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8015058:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801505a:	683b      	ldr	r3, [r7, #0]
 801505c:	781b      	ldrb	r3, [r3, #0]
 801505e:	015a      	lsls	r2, r3, #5
 8015060:	693b      	ldr	r3, [r7, #16]
 8015062:	4413      	add	r3, r2
 8015064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015068:	681b      	ldr	r3, [r3, #0]
 801506a:	683a      	ldr	r2, [r7, #0]
 801506c:	7812      	ldrb	r2, [r2, #0]
 801506e:	0151      	lsls	r1, r2, #5
 8015070:	693a      	ldr	r2, [r7, #16]
 8015072:	440a      	add	r2, r1
 8015074:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015078:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801507c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801507e:	68fb      	ldr	r3, [r7, #12]
 8015080:	3301      	adds	r3, #1
 8015082:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	f242 7210 	movw	r2, #10000	@ 0x2710
 801508a:	4293      	cmp	r3, r2
 801508c:	d902      	bls.n	8015094 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801508e:	2301      	movs	r3, #1
 8015090:	75fb      	strb	r3, [r7, #23]
          break;
 8015092:	e00c      	b.n	80150ae <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8015094:	683b      	ldr	r3, [r7, #0]
 8015096:	781b      	ldrb	r3, [r3, #0]
 8015098:	015a      	lsls	r2, r3, #5
 801509a:	693b      	ldr	r3, [r7, #16]
 801509c:	4413      	add	r3, r2
 801509e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80150a2:	681b      	ldr	r3, [r3, #0]
 80150a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80150a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80150ac:	d0e7      	beq.n	801507e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80150ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80150b0:	4618      	mov	r0, r3
 80150b2:	371c      	adds	r7, #28
 80150b4:	46bd      	mov	sp, r7
 80150b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80150ba:	4770      	bx	lr

080150bc <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80150bc:	b480      	push	{r7}
 80150be:	b089      	sub	sp, #36	@ 0x24
 80150c0:	af00      	add	r7, sp, #0
 80150c2:	60f8      	str	r0, [r7, #12]
 80150c4:	60b9      	str	r1, [r7, #8]
 80150c6:	4611      	mov	r1, r2
 80150c8:	461a      	mov	r2, r3
 80150ca:	460b      	mov	r3, r1
 80150cc:	71fb      	strb	r3, [r7, #7]
 80150ce:	4613      	mov	r3, r2
 80150d0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80150d2:	68fb      	ldr	r3, [r7, #12]
 80150d4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80150d6:	68bb      	ldr	r3, [r7, #8]
 80150d8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80150da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80150de:	2b00      	cmp	r3, #0
 80150e0:	d123      	bne.n	801512a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80150e2:	88bb      	ldrh	r3, [r7, #4]
 80150e4:	3303      	adds	r3, #3
 80150e6:	089b      	lsrs	r3, r3, #2
 80150e8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80150ea:	2300      	movs	r3, #0
 80150ec:	61bb      	str	r3, [r7, #24]
 80150ee:	e018      	b.n	8015122 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80150f0:	79fb      	ldrb	r3, [r7, #7]
 80150f2:	031a      	lsls	r2, r3, #12
 80150f4:	697b      	ldr	r3, [r7, #20]
 80150f6:	4413      	add	r3, r2
 80150f8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80150fc:	461a      	mov	r2, r3
 80150fe:	69fb      	ldr	r3, [r7, #28]
 8015100:	681b      	ldr	r3, [r3, #0]
 8015102:	6013      	str	r3, [r2, #0]
      pSrc++;
 8015104:	69fb      	ldr	r3, [r7, #28]
 8015106:	3301      	adds	r3, #1
 8015108:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801510a:	69fb      	ldr	r3, [r7, #28]
 801510c:	3301      	adds	r3, #1
 801510e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015110:	69fb      	ldr	r3, [r7, #28]
 8015112:	3301      	adds	r3, #1
 8015114:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8015116:	69fb      	ldr	r3, [r7, #28]
 8015118:	3301      	adds	r3, #1
 801511a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801511c:	69bb      	ldr	r3, [r7, #24]
 801511e:	3301      	adds	r3, #1
 8015120:	61bb      	str	r3, [r7, #24]
 8015122:	69ba      	ldr	r2, [r7, #24]
 8015124:	693b      	ldr	r3, [r7, #16]
 8015126:	429a      	cmp	r2, r3
 8015128:	d3e2      	bcc.n	80150f0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801512a:	2300      	movs	r3, #0
}
 801512c:	4618      	mov	r0, r3
 801512e:	3724      	adds	r7, #36	@ 0x24
 8015130:	46bd      	mov	sp, r7
 8015132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015136:	4770      	bx	lr

08015138 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8015138:	b480      	push	{r7}
 801513a:	b08b      	sub	sp, #44	@ 0x2c
 801513c:	af00      	add	r7, sp, #0
 801513e:	60f8      	str	r0, [r7, #12]
 8015140:	60b9      	str	r1, [r7, #8]
 8015142:	4613      	mov	r3, r2
 8015144:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015146:	68fb      	ldr	r3, [r7, #12]
 8015148:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801514a:	68bb      	ldr	r3, [r7, #8]
 801514c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801514e:	88fb      	ldrh	r3, [r7, #6]
 8015150:	089b      	lsrs	r3, r3, #2
 8015152:	b29b      	uxth	r3, r3
 8015154:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8015156:	88fb      	ldrh	r3, [r7, #6]
 8015158:	f003 0303 	and.w	r3, r3, #3
 801515c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801515e:	2300      	movs	r3, #0
 8015160:	623b      	str	r3, [r7, #32]
 8015162:	e014      	b.n	801518e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8015164:	69bb      	ldr	r3, [r7, #24]
 8015166:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801516a:	681a      	ldr	r2, [r3, #0]
 801516c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801516e:	601a      	str	r2, [r3, #0]
    pDest++;
 8015170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015172:	3301      	adds	r3, #1
 8015174:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015178:	3301      	adds	r3, #1
 801517a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801517c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801517e:	3301      	adds	r3, #1
 8015180:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8015182:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015184:	3301      	adds	r3, #1
 8015186:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8015188:	6a3b      	ldr	r3, [r7, #32]
 801518a:	3301      	adds	r3, #1
 801518c:	623b      	str	r3, [r7, #32]
 801518e:	6a3a      	ldr	r2, [r7, #32]
 8015190:	697b      	ldr	r3, [r7, #20]
 8015192:	429a      	cmp	r2, r3
 8015194:	d3e6      	bcc.n	8015164 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8015196:	8bfb      	ldrh	r3, [r7, #30]
 8015198:	2b00      	cmp	r3, #0
 801519a:	d01e      	beq.n	80151da <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801519c:	2300      	movs	r3, #0
 801519e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80151a0:	69bb      	ldr	r3, [r7, #24]
 80151a2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80151a6:	461a      	mov	r2, r3
 80151a8:	f107 0310 	add.w	r3, r7, #16
 80151ac:	6812      	ldr	r2, [r2, #0]
 80151ae:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80151b0:	693a      	ldr	r2, [r7, #16]
 80151b2:	6a3b      	ldr	r3, [r7, #32]
 80151b4:	b2db      	uxtb	r3, r3
 80151b6:	00db      	lsls	r3, r3, #3
 80151b8:	fa22 f303 	lsr.w	r3, r2, r3
 80151bc:	b2da      	uxtb	r2, r3
 80151be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151c0:	701a      	strb	r2, [r3, #0]
      i++;
 80151c2:	6a3b      	ldr	r3, [r7, #32]
 80151c4:	3301      	adds	r3, #1
 80151c6:	623b      	str	r3, [r7, #32]
      pDest++;
 80151c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151ca:	3301      	adds	r3, #1
 80151cc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80151ce:	8bfb      	ldrh	r3, [r7, #30]
 80151d0:	3b01      	subs	r3, #1
 80151d2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80151d4:	8bfb      	ldrh	r3, [r7, #30]
 80151d6:	2b00      	cmp	r3, #0
 80151d8:	d1ea      	bne.n	80151b0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80151da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80151dc:	4618      	mov	r0, r3
 80151de:	372c      	adds	r7, #44	@ 0x2c
 80151e0:	46bd      	mov	sp, r7
 80151e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80151e6:	4770      	bx	lr

080151e8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80151e8:	b480      	push	{r7}
 80151ea:	b085      	sub	sp, #20
 80151ec:	af00      	add	r7, sp, #0
 80151ee:	6078      	str	r0, [r7, #4]
 80151f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80151f2:	687b      	ldr	r3, [r7, #4]
 80151f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80151f6:	683b      	ldr	r3, [r7, #0]
 80151f8:	781b      	ldrb	r3, [r3, #0]
 80151fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80151fc:	683b      	ldr	r3, [r7, #0]
 80151fe:	785b      	ldrb	r3, [r3, #1]
 8015200:	2b01      	cmp	r3, #1
 8015202:	d12c      	bne.n	801525e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8015204:	68bb      	ldr	r3, [r7, #8]
 8015206:	015a      	lsls	r2, r3, #5
 8015208:	68fb      	ldr	r3, [r7, #12]
 801520a:	4413      	add	r3, r2
 801520c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015210:	681b      	ldr	r3, [r3, #0]
 8015212:	2b00      	cmp	r3, #0
 8015214:	db12      	blt.n	801523c <USB_EPSetStall+0x54>
 8015216:	68bb      	ldr	r3, [r7, #8]
 8015218:	2b00      	cmp	r3, #0
 801521a:	d00f      	beq.n	801523c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801521c:	68bb      	ldr	r3, [r7, #8]
 801521e:	015a      	lsls	r2, r3, #5
 8015220:	68fb      	ldr	r3, [r7, #12]
 8015222:	4413      	add	r3, r2
 8015224:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015228:	681b      	ldr	r3, [r3, #0]
 801522a:	68ba      	ldr	r2, [r7, #8]
 801522c:	0151      	lsls	r1, r2, #5
 801522e:	68fa      	ldr	r2, [r7, #12]
 8015230:	440a      	add	r2, r1
 8015232:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015236:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801523a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801523c:	68bb      	ldr	r3, [r7, #8]
 801523e:	015a      	lsls	r2, r3, #5
 8015240:	68fb      	ldr	r3, [r7, #12]
 8015242:	4413      	add	r3, r2
 8015244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	68ba      	ldr	r2, [r7, #8]
 801524c:	0151      	lsls	r1, r2, #5
 801524e:	68fa      	ldr	r2, [r7, #12]
 8015250:	440a      	add	r2, r1
 8015252:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8015256:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801525a:	6013      	str	r3, [r2, #0]
 801525c:	e02b      	b.n	80152b6 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801525e:	68bb      	ldr	r3, [r7, #8]
 8015260:	015a      	lsls	r2, r3, #5
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	4413      	add	r3, r2
 8015266:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801526a:	681b      	ldr	r3, [r3, #0]
 801526c:	2b00      	cmp	r3, #0
 801526e:	db12      	blt.n	8015296 <USB_EPSetStall+0xae>
 8015270:	68bb      	ldr	r3, [r7, #8]
 8015272:	2b00      	cmp	r3, #0
 8015274:	d00f      	beq.n	8015296 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8015276:	68bb      	ldr	r3, [r7, #8]
 8015278:	015a      	lsls	r2, r3, #5
 801527a:	68fb      	ldr	r3, [r7, #12]
 801527c:	4413      	add	r3, r2
 801527e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015282:	681b      	ldr	r3, [r3, #0]
 8015284:	68ba      	ldr	r2, [r7, #8]
 8015286:	0151      	lsls	r1, r2, #5
 8015288:	68fa      	ldr	r2, [r7, #12]
 801528a:	440a      	add	r2, r1
 801528c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015290:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8015294:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8015296:	68bb      	ldr	r3, [r7, #8]
 8015298:	015a      	lsls	r2, r3, #5
 801529a:	68fb      	ldr	r3, [r7, #12]
 801529c:	4413      	add	r3, r2
 801529e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80152a2:	681b      	ldr	r3, [r3, #0]
 80152a4:	68ba      	ldr	r2, [r7, #8]
 80152a6:	0151      	lsls	r1, r2, #5
 80152a8:	68fa      	ldr	r2, [r7, #12]
 80152aa:	440a      	add	r2, r1
 80152ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80152b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80152b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80152b6:	2300      	movs	r3, #0
}
 80152b8:	4618      	mov	r0, r3
 80152ba:	3714      	adds	r7, #20
 80152bc:	46bd      	mov	sp, r7
 80152be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152c2:	4770      	bx	lr

080152c4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80152c4:	b480      	push	{r7}
 80152c6:	b085      	sub	sp, #20
 80152c8:	af00      	add	r7, sp, #0
 80152ca:	6078      	str	r0, [r7, #4]
 80152cc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80152ce:	687b      	ldr	r3, [r7, #4]
 80152d0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80152d2:	683b      	ldr	r3, [r7, #0]
 80152d4:	781b      	ldrb	r3, [r3, #0]
 80152d6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80152d8:	683b      	ldr	r3, [r7, #0]
 80152da:	785b      	ldrb	r3, [r3, #1]
 80152dc:	2b01      	cmp	r3, #1
 80152de:	d128      	bne.n	8015332 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80152e0:	68bb      	ldr	r3, [r7, #8]
 80152e2:	015a      	lsls	r2, r3, #5
 80152e4:	68fb      	ldr	r3, [r7, #12]
 80152e6:	4413      	add	r3, r2
 80152e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80152ec:	681b      	ldr	r3, [r3, #0]
 80152ee:	68ba      	ldr	r2, [r7, #8]
 80152f0:	0151      	lsls	r1, r2, #5
 80152f2:	68fa      	ldr	r2, [r7, #12]
 80152f4:	440a      	add	r2, r1
 80152f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80152fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80152fe:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015300:	683b      	ldr	r3, [r7, #0]
 8015302:	791b      	ldrb	r3, [r3, #4]
 8015304:	2b03      	cmp	r3, #3
 8015306:	d003      	beq.n	8015310 <USB_EPClearStall+0x4c>
 8015308:	683b      	ldr	r3, [r7, #0]
 801530a:	791b      	ldrb	r3, [r3, #4]
 801530c:	2b02      	cmp	r3, #2
 801530e:	d138      	bne.n	8015382 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015310:	68bb      	ldr	r3, [r7, #8]
 8015312:	015a      	lsls	r2, r3, #5
 8015314:	68fb      	ldr	r3, [r7, #12]
 8015316:	4413      	add	r3, r2
 8015318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801531c:	681b      	ldr	r3, [r3, #0]
 801531e:	68ba      	ldr	r2, [r7, #8]
 8015320:	0151      	lsls	r1, r2, #5
 8015322:	68fa      	ldr	r2, [r7, #12]
 8015324:	440a      	add	r2, r1
 8015326:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801532a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801532e:	6013      	str	r3, [r2, #0]
 8015330:	e027      	b.n	8015382 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8015332:	68bb      	ldr	r3, [r7, #8]
 8015334:	015a      	lsls	r2, r3, #5
 8015336:	68fb      	ldr	r3, [r7, #12]
 8015338:	4413      	add	r3, r2
 801533a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801533e:	681b      	ldr	r3, [r3, #0]
 8015340:	68ba      	ldr	r2, [r7, #8]
 8015342:	0151      	lsls	r1, r2, #5
 8015344:	68fa      	ldr	r2, [r7, #12]
 8015346:	440a      	add	r2, r1
 8015348:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801534c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8015350:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8015352:	683b      	ldr	r3, [r7, #0]
 8015354:	791b      	ldrb	r3, [r3, #4]
 8015356:	2b03      	cmp	r3, #3
 8015358:	d003      	beq.n	8015362 <USB_EPClearStall+0x9e>
 801535a:	683b      	ldr	r3, [r7, #0]
 801535c:	791b      	ldrb	r3, [r3, #4]
 801535e:	2b02      	cmp	r3, #2
 8015360:	d10f      	bne.n	8015382 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8015362:	68bb      	ldr	r3, [r7, #8]
 8015364:	015a      	lsls	r2, r3, #5
 8015366:	68fb      	ldr	r3, [r7, #12]
 8015368:	4413      	add	r3, r2
 801536a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801536e:	681b      	ldr	r3, [r3, #0]
 8015370:	68ba      	ldr	r2, [r7, #8]
 8015372:	0151      	lsls	r1, r2, #5
 8015374:	68fa      	ldr	r2, [r7, #12]
 8015376:	440a      	add	r2, r1
 8015378:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801537c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8015380:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8015382:	2300      	movs	r3, #0
}
 8015384:	4618      	mov	r0, r3
 8015386:	3714      	adds	r7, #20
 8015388:	46bd      	mov	sp, r7
 801538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801538e:	4770      	bx	lr

08015390 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8015390:	b480      	push	{r7}
 8015392:	b085      	sub	sp, #20
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]
 8015398:	460b      	mov	r3, r1
 801539a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80153a0:	68fb      	ldr	r3, [r7, #12]
 80153a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80153a6:	681b      	ldr	r3, [r3, #0]
 80153a8:	68fa      	ldr	r2, [r7, #12]
 80153aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80153ae:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80153b2:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80153ba:	681a      	ldr	r2, [r3, #0]
 80153bc:	78fb      	ldrb	r3, [r7, #3]
 80153be:	011b      	lsls	r3, r3, #4
 80153c0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 80153c4:	68f9      	ldr	r1, [r7, #12]
 80153c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80153ca:	4313      	orrs	r3, r2
 80153cc:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 80153ce:	2300      	movs	r3, #0
}
 80153d0:	4618      	mov	r0, r3
 80153d2:	3714      	adds	r7, #20
 80153d4:	46bd      	mov	sp, r7
 80153d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153da:	4770      	bx	lr

080153dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80153dc:	b480      	push	{r7}
 80153de:	b085      	sub	sp, #20
 80153e0:	af00      	add	r7, sp, #0
 80153e2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80153e8:	68fb      	ldr	r3, [r7, #12]
 80153ea:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80153ee:	681b      	ldr	r3, [r3, #0]
 80153f0:	68fa      	ldr	r2, [r7, #12]
 80153f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80153f6:	f023 0303 	bic.w	r3, r3, #3
 80153fa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80153fc:	68fb      	ldr	r3, [r7, #12]
 80153fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015402:	685b      	ldr	r3, [r3, #4]
 8015404:	68fa      	ldr	r2, [r7, #12]
 8015406:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801540a:	f023 0302 	bic.w	r3, r3, #2
 801540e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015410:	2300      	movs	r3, #0
}
 8015412:	4618      	mov	r0, r3
 8015414:	3714      	adds	r7, #20
 8015416:	46bd      	mov	sp, r7
 8015418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801541c:	4770      	bx	lr

0801541e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801541e:	b480      	push	{r7}
 8015420:	b085      	sub	sp, #20
 8015422:	af00      	add	r7, sp, #0
 8015424:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8015430:	681b      	ldr	r3, [r3, #0]
 8015432:	68fa      	ldr	r2, [r7, #12]
 8015434:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8015438:	f023 0303 	bic.w	r3, r3, #3
 801543c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801543e:	68fb      	ldr	r3, [r7, #12]
 8015440:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015444:	685b      	ldr	r3, [r3, #4]
 8015446:	68fa      	ldr	r2, [r7, #12]
 8015448:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801544c:	f043 0302 	orr.w	r3, r3, #2
 8015450:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8015452:	2300      	movs	r3, #0
}
 8015454:	4618      	mov	r0, r3
 8015456:	3714      	adds	r7, #20
 8015458:	46bd      	mov	sp, r7
 801545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801545e:	4770      	bx	lr

08015460 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8015460:	b480      	push	{r7}
 8015462:	b085      	sub	sp, #20
 8015464:	af00      	add	r7, sp, #0
 8015466:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8015468:	687b      	ldr	r3, [r7, #4]
 801546a:	695b      	ldr	r3, [r3, #20]
 801546c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	699b      	ldr	r3, [r3, #24]
 8015472:	68fa      	ldr	r2, [r7, #12]
 8015474:	4013      	ands	r3, r2
 8015476:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8015478:	68fb      	ldr	r3, [r7, #12]
}
 801547a:	4618      	mov	r0, r3
 801547c:	3714      	adds	r7, #20
 801547e:	46bd      	mov	sp, r7
 8015480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015484:	4770      	bx	lr

08015486 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8015486:	b480      	push	{r7}
 8015488:	b085      	sub	sp, #20
 801548a:	af00      	add	r7, sp, #0
 801548c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801548e:	687b      	ldr	r3, [r7, #4]
 8015490:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8015492:	68fb      	ldr	r3, [r7, #12]
 8015494:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015498:	699b      	ldr	r3, [r3, #24]
 801549a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801549c:	68fb      	ldr	r3, [r7, #12]
 801549e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154a2:	69db      	ldr	r3, [r3, #28]
 80154a4:	68ba      	ldr	r2, [r7, #8]
 80154a6:	4013      	ands	r3, r2
 80154a8:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80154aa:	68bb      	ldr	r3, [r7, #8]
 80154ac:	0c1b      	lsrs	r3, r3, #16
}
 80154ae:	4618      	mov	r0, r3
 80154b0:	3714      	adds	r7, #20
 80154b2:	46bd      	mov	sp, r7
 80154b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154b8:	4770      	bx	lr

080154ba <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80154ba:	b480      	push	{r7}
 80154bc:	b085      	sub	sp, #20
 80154be:	af00      	add	r7, sp, #0
 80154c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80154c6:	68fb      	ldr	r3, [r7, #12]
 80154c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154cc:	699b      	ldr	r3, [r3, #24]
 80154ce:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80154d0:	68fb      	ldr	r3, [r7, #12]
 80154d2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80154d6:	69db      	ldr	r3, [r3, #28]
 80154d8:	68ba      	ldr	r2, [r7, #8]
 80154da:	4013      	ands	r3, r2
 80154dc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80154de:	68bb      	ldr	r3, [r7, #8]
 80154e0:	b29b      	uxth	r3, r3
}
 80154e2:	4618      	mov	r0, r3
 80154e4:	3714      	adds	r7, #20
 80154e6:	46bd      	mov	sp, r7
 80154e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80154ec:	4770      	bx	lr

080154ee <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80154ee:	b480      	push	{r7}
 80154f0:	b085      	sub	sp, #20
 80154f2:	af00      	add	r7, sp, #0
 80154f4:	6078      	str	r0, [r7, #4]
 80154f6:	460b      	mov	r3, r1
 80154f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80154fa:	687b      	ldr	r3, [r7, #4]
 80154fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80154fe:	78fb      	ldrb	r3, [r7, #3]
 8015500:	015a      	lsls	r2, r3, #5
 8015502:	68fb      	ldr	r3, [r7, #12]
 8015504:	4413      	add	r3, r2
 8015506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801550a:	689b      	ldr	r3, [r3, #8]
 801550c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801550e:	68fb      	ldr	r3, [r7, #12]
 8015510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015514:	695b      	ldr	r3, [r3, #20]
 8015516:	68ba      	ldr	r2, [r7, #8]
 8015518:	4013      	ands	r3, r2
 801551a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801551c:	68bb      	ldr	r3, [r7, #8]
}
 801551e:	4618      	mov	r0, r3
 8015520:	3714      	adds	r7, #20
 8015522:	46bd      	mov	sp, r7
 8015524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015528:	4770      	bx	lr

0801552a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801552a:	b480      	push	{r7}
 801552c:	b087      	sub	sp, #28
 801552e:	af00      	add	r7, sp, #0
 8015530:	6078      	str	r0, [r7, #4]
 8015532:	460b      	mov	r3, r1
 8015534:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801553a:	697b      	ldr	r3, [r7, #20]
 801553c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8015540:	691b      	ldr	r3, [r3, #16]
 8015542:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8015544:	697b      	ldr	r3, [r7, #20]
 8015546:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801554a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801554c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801554e:	78fb      	ldrb	r3, [r7, #3]
 8015550:	f003 030f 	and.w	r3, r3, #15
 8015554:	68fa      	ldr	r2, [r7, #12]
 8015556:	fa22 f303 	lsr.w	r3, r2, r3
 801555a:	01db      	lsls	r3, r3, #7
 801555c:	b2db      	uxtb	r3, r3
 801555e:	693a      	ldr	r2, [r7, #16]
 8015560:	4313      	orrs	r3, r2
 8015562:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8015564:	78fb      	ldrb	r3, [r7, #3]
 8015566:	015a      	lsls	r2, r3, #5
 8015568:	697b      	ldr	r3, [r7, #20]
 801556a:	4413      	add	r3, r2
 801556c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8015570:	689b      	ldr	r3, [r3, #8]
 8015572:	693a      	ldr	r2, [r7, #16]
 8015574:	4013      	ands	r3, r2
 8015576:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8015578:	68bb      	ldr	r3, [r7, #8]
}
 801557a:	4618      	mov	r0, r3
 801557c:	371c      	adds	r7, #28
 801557e:	46bd      	mov	sp, r7
 8015580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015584:	4770      	bx	lr

08015586 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8015586:	b480      	push	{r7}
 8015588:	b083      	sub	sp, #12
 801558a:	af00      	add	r7, sp, #0
 801558c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801558e:	687b      	ldr	r3, [r7, #4]
 8015590:	695b      	ldr	r3, [r3, #20]
 8015592:	f003 0301 	and.w	r3, r3, #1
}
 8015596:	4618      	mov	r0, r3
 8015598:	370c      	adds	r7, #12
 801559a:	46bd      	mov	sp, r7
 801559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155a0:	4770      	bx	lr
	...

080155a4 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 80155a4:	b480      	push	{r7}
 80155a6:	b085      	sub	sp, #20
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80155b0:	68fb      	ldr	r3, [r7, #12]
 80155b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80155b6:	681a      	ldr	r2, [r3, #0]
 80155b8:	68fb      	ldr	r3, [r7, #12]
 80155ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80155be:	4619      	mov	r1, r3
 80155c0:	4b09      	ldr	r3, [pc, #36]	@ (80155e8 <USB_ActivateSetup+0x44>)
 80155c2:	4013      	ands	r3, r2
 80155c4:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80155c6:	68fb      	ldr	r3, [r7, #12]
 80155c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80155cc:	685b      	ldr	r3, [r3, #4]
 80155ce:	68fa      	ldr	r2, [r7, #12]
 80155d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80155d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80155d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80155da:	2300      	movs	r3, #0
}
 80155dc:	4618      	mov	r0, r3
 80155de:	3714      	adds	r7, #20
 80155e0:	46bd      	mov	sp, r7
 80155e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155e6:	4770      	bx	lr
 80155e8:	fffff800 	.word	0xfffff800

080155ec <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80155ec:	b480      	push	{r7}
 80155ee:	b087      	sub	sp, #28
 80155f0:	af00      	add	r7, sp, #0
 80155f2:	60f8      	str	r0, [r7, #12]
 80155f4:	460b      	mov	r3, r1
 80155f6:	607a      	str	r2, [r7, #4]
 80155f8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80155fa:	68fb      	ldr	r3, [r7, #12]
 80155fc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80155fe:	68fb      	ldr	r3, [r7, #12]
 8015600:	333c      	adds	r3, #60	@ 0x3c
 8015602:	3304      	adds	r3, #4
 8015604:	681b      	ldr	r3, [r3, #0]
 8015606:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8015608:	693b      	ldr	r3, [r7, #16]
 801560a:	4a26      	ldr	r2, [pc, #152]	@ (80156a4 <USB_EP0_OutStart+0xb8>)
 801560c:	4293      	cmp	r3, r2
 801560e:	d90a      	bls.n	8015626 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8015610:	697b      	ldr	r3, [r7, #20]
 8015612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015616:	681b      	ldr	r3, [r3, #0]
 8015618:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801561c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8015620:	d101      	bne.n	8015626 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8015622:	2300      	movs	r3, #0
 8015624:	e037      	b.n	8015696 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8015626:	697b      	ldr	r3, [r7, #20]
 8015628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801562c:	461a      	mov	r2, r3
 801562e:	2300      	movs	r3, #0
 8015630:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8015632:	697b      	ldr	r3, [r7, #20]
 8015634:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015638:	691b      	ldr	r3, [r3, #16]
 801563a:	697a      	ldr	r2, [r7, #20]
 801563c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015640:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8015644:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8015646:	697b      	ldr	r3, [r7, #20]
 8015648:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801564c:	691b      	ldr	r3, [r3, #16]
 801564e:	697a      	ldr	r2, [r7, #20]
 8015650:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015654:	f043 0318 	orr.w	r3, r3, #24
 8015658:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801565a:	697b      	ldr	r3, [r7, #20]
 801565c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015660:	691b      	ldr	r3, [r3, #16]
 8015662:	697a      	ldr	r2, [r7, #20]
 8015664:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8015668:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801566c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801566e:	7afb      	ldrb	r3, [r7, #11]
 8015670:	2b01      	cmp	r3, #1
 8015672:	d10f      	bne.n	8015694 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8015674:	697b      	ldr	r3, [r7, #20]
 8015676:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801567a:	461a      	mov	r2, r3
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8015680:	697b      	ldr	r3, [r7, #20]
 8015682:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	697a      	ldr	r2, [r7, #20]
 801568a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801568e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8015692:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8015694:	2300      	movs	r3, #0
}
 8015696:	4618      	mov	r0, r3
 8015698:	371c      	adds	r7, #28
 801569a:	46bd      	mov	sp, r7
 801569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80156a0:	4770      	bx	lr
 80156a2:	bf00      	nop
 80156a4:	4f54300a 	.word	0x4f54300a

080156a8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80156a8:	b480      	push	{r7}
 80156aa:	b085      	sub	sp, #20
 80156ac:	af00      	add	r7, sp, #0
 80156ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80156b0:	2300      	movs	r3, #0
 80156b2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80156b4:	68fb      	ldr	r3, [r7, #12]
 80156b6:	3301      	adds	r3, #1
 80156b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80156ba:	68fb      	ldr	r3, [r7, #12]
 80156bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80156c0:	d901      	bls.n	80156c6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80156c2:	2303      	movs	r3, #3
 80156c4:	e01b      	b.n	80156fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80156c6:	687b      	ldr	r3, [r7, #4]
 80156c8:	691b      	ldr	r3, [r3, #16]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	daf2      	bge.n	80156b4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80156ce:	2300      	movs	r3, #0
 80156d0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80156d2:	687b      	ldr	r3, [r7, #4]
 80156d4:	691b      	ldr	r3, [r3, #16]
 80156d6:	f043 0201 	orr.w	r2, r3, #1
 80156da:	687b      	ldr	r3, [r7, #4]
 80156dc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80156de:	68fb      	ldr	r3, [r7, #12]
 80156e0:	3301      	adds	r3, #1
 80156e2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80156e4:	68fb      	ldr	r3, [r7, #12]
 80156e6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80156ea:	d901      	bls.n	80156f0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 80156ec:	2303      	movs	r3, #3
 80156ee:	e006      	b.n	80156fe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80156f0:	687b      	ldr	r3, [r7, #4]
 80156f2:	691b      	ldr	r3, [r3, #16]
 80156f4:	f003 0301 	and.w	r3, r3, #1
 80156f8:	2b01      	cmp	r3, #1
 80156fa:	d0f0      	beq.n	80156de <USB_CoreReset+0x36>

  return HAL_OK;
 80156fc:	2300      	movs	r3, #0
}
 80156fe:	4618      	mov	r0, r3
 8015700:	3714      	adds	r7, #20
 8015702:	46bd      	mov	sp, r7
 8015704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015708:	4770      	bx	lr
	...

0801570c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801570c:	b580      	push	{r7, lr}
 801570e:	b084      	sub	sp, #16
 8015710:	af00      	add	r7, sp, #0
 8015712:	6078      	str	r0, [r7, #4]
 8015714:	460b      	mov	r3, r1
 8015716:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8015718:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801571c:	f002 fcfe 	bl	801811c <USBD_static_malloc>
 8015720:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8015722:	68fb      	ldr	r3, [r7, #12]
 8015724:	2b00      	cmp	r3, #0
 8015726:	d109      	bne.n	801573c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801572e:	687b      	ldr	r3, [r7, #4]
 8015730:	32b0      	adds	r2, #176	@ 0xb0
 8015732:	2100      	movs	r1, #0
 8015734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8015738:	2302      	movs	r3, #2
 801573a:	e0d4      	b.n	80158e6 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801573c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8015740:	2100      	movs	r1, #0
 8015742:	68f8      	ldr	r0, [r7, #12]
 8015744:	f002 fd64 	bl	8018210 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8015748:	687b      	ldr	r3, [r7, #4]
 801574a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801574e:	687b      	ldr	r3, [r7, #4]
 8015750:	32b0      	adds	r2, #176	@ 0xb0
 8015752:	68f9      	ldr	r1, [r7, #12]
 8015754:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8015758:	687b      	ldr	r3, [r7, #4]
 801575a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801575e:	687b      	ldr	r3, [r7, #4]
 8015760:	32b0      	adds	r2, #176	@ 0xb0
 8015762:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8015766:	687b      	ldr	r3, [r7, #4]
 8015768:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801576c:	687b      	ldr	r3, [r7, #4]
 801576e:	7c1b      	ldrb	r3, [r3, #16]
 8015770:	2b00      	cmp	r3, #0
 8015772:	d138      	bne.n	80157e6 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8015774:	4b5e      	ldr	r3, [pc, #376]	@ (80158f0 <USBD_CDC_Init+0x1e4>)
 8015776:	7819      	ldrb	r1, [r3, #0]
 8015778:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801577c:	2202      	movs	r2, #2
 801577e:	6878      	ldr	r0, [r7, #4]
 8015780:	f002 fba9 	bl	8017ed6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8015784:	4b5a      	ldr	r3, [pc, #360]	@ (80158f0 <USBD_CDC_Init+0x1e4>)
 8015786:	781b      	ldrb	r3, [r3, #0]
 8015788:	f003 020f 	and.w	r2, r3, #15
 801578c:	6879      	ldr	r1, [r7, #4]
 801578e:	4613      	mov	r3, r2
 8015790:	009b      	lsls	r3, r3, #2
 8015792:	4413      	add	r3, r2
 8015794:	009b      	lsls	r3, r3, #2
 8015796:	440b      	add	r3, r1
 8015798:	3324      	adds	r3, #36	@ 0x24
 801579a:	2201      	movs	r2, #1
 801579c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801579e:	4b55      	ldr	r3, [pc, #340]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 80157a0:	7819      	ldrb	r1, [r3, #0]
 80157a2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80157a6:	2202      	movs	r2, #2
 80157a8:	6878      	ldr	r0, [r7, #4]
 80157aa:	f002 fb94 	bl	8017ed6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80157ae:	4b51      	ldr	r3, [pc, #324]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 80157b0:	781b      	ldrb	r3, [r3, #0]
 80157b2:	f003 020f 	and.w	r2, r3, #15
 80157b6:	6879      	ldr	r1, [r7, #4]
 80157b8:	4613      	mov	r3, r2
 80157ba:	009b      	lsls	r3, r3, #2
 80157bc:	4413      	add	r3, r2
 80157be:	009b      	lsls	r3, r3, #2
 80157c0:	440b      	add	r3, r1
 80157c2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80157c6:	2201      	movs	r2, #1
 80157c8:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 80157ca:	4b4b      	ldr	r3, [pc, #300]	@ (80158f8 <USBD_CDC_Init+0x1ec>)
 80157cc:	781b      	ldrb	r3, [r3, #0]
 80157ce:	f003 020f 	and.w	r2, r3, #15
 80157d2:	6879      	ldr	r1, [r7, #4]
 80157d4:	4613      	mov	r3, r2
 80157d6:	009b      	lsls	r3, r3, #2
 80157d8:	4413      	add	r3, r2
 80157da:	009b      	lsls	r3, r3, #2
 80157dc:	440b      	add	r3, r1
 80157de:	3326      	adds	r3, #38	@ 0x26
 80157e0:	2210      	movs	r2, #16
 80157e2:	801a      	strh	r2, [r3, #0]
 80157e4:	e035      	b.n	8015852 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80157e6:	4b42      	ldr	r3, [pc, #264]	@ (80158f0 <USBD_CDC_Init+0x1e4>)
 80157e8:	7819      	ldrb	r1, [r3, #0]
 80157ea:	2340      	movs	r3, #64	@ 0x40
 80157ec:	2202      	movs	r2, #2
 80157ee:	6878      	ldr	r0, [r7, #4]
 80157f0:	f002 fb71 	bl	8017ed6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80157f4:	4b3e      	ldr	r3, [pc, #248]	@ (80158f0 <USBD_CDC_Init+0x1e4>)
 80157f6:	781b      	ldrb	r3, [r3, #0]
 80157f8:	f003 020f 	and.w	r2, r3, #15
 80157fc:	6879      	ldr	r1, [r7, #4]
 80157fe:	4613      	mov	r3, r2
 8015800:	009b      	lsls	r3, r3, #2
 8015802:	4413      	add	r3, r2
 8015804:	009b      	lsls	r3, r3, #2
 8015806:	440b      	add	r3, r1
 8015808:	3324      	adds	r3, #36	@ 0x24
 801580a:	2201      	movs	r2, #1
 801580c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801580e:	4b39      	ldr	r3, [pc, #228]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 8015810:	7819      	ldrb	r1, [r3, #0]
 8015812:	2340      	movs	r3, #64	@ 0x40
 8015814:	2202      	movs	r2, #2
 8015816:	6878      	ldr	r0, [r7, #4]
 8015818:	f002 fb5d 	bl	8017ed6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801581c:	4b35      	ldr	r3, [pc, #212]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 801581e:	781b      	ldrb	r3, [r3, #0]
 8015820:	f003 020f 	and.w	r2, r3, #15
 8015824:	6879      	ldr	r1, [r7, #4]
 8015826:	4613      	mov	r3, r2
 8015828:	009b      	lsls	r3, r3, #2
 801582a:	4413      	add	r3, r2
 801582c:	009b      	lsls	r3, r3, #2
 801582e:	440b      	add	r3, r1
 8015830:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015834:	2201      	movs	r2, #1
 8015836:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8015838:	4b2f      	ldr	r3, [pc, #188]	@ (80158f8 <USBD_CDC_Init+0x1ec>)
 801583a:	781b      	ldrb	r3, [r3, #0]
 801583c:	f003 020f 	and.w	r2, r3, #15
 8015840:	6879      	ldr	r1, [r7, #4]
 8015842:	4613      	mov	r3, r2
 8015844:	009b      	lsls	r3, r3, #2
 8015846:	4413      	add	r3, r2
 8015848:	009b      	lsls	r3, r3, #2
 801584a:	440b      	add	r3, r1
 801584c:	3326      	adds	r3, #38	@ 0x26
 801584e:	2210      	movs	r2, #16
 8015850:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8015852:	4b29      	ldr	r3, [pc, #164]	@ (80158f8 <USBD_CDC_Init+0x1ec>)
 8015854:	7819      	ldrb	r1, [r3, #0]
 8015856:	2308      	movs	r3, #8
 8015858:	2203      	movs	r2, #3
 801585a:	6878      	ldr	r0, [r7, #4]
 801585c:	f002 fb3b 	bl	8017ed6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8015860:	4b25      	ldr	r3, [pc, #148]	@ (80158f8 <USBD_CDC_Init+0x1ec>)
 8015862:	781b      	ldrb	r3, [r3, #0]
 8015864:	f003 020f 	and.w	r2, r3, #15
 8015868:	6879      	ldr	r1, [r7, #4]
 801586a:	4613      	mov	r3, r2
 801586c:	009b      	lsls	r3, r3, #2
 801586e:	4413      	add	r3, r2
 8015870:	009b      	lsls	r3, r3, #2
 8015872:	440b      	add	r3, r1
 8015874:	3324      	adds	r3, #36	@ 0x24
 8015876:	2201      	movs	r2, #1
 8015878:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801587a:	68fb      	ldr	r3, [r7, #12]
 801587c:	2200      	movs	r2, #0
 801587e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015888:	687a      	ldr	r2, [r7, #4]
 801588a:	33b0      	adds	r3, #176	@ 0xb0
 801588c:	009b      	lsls	r3, r3, #2
 801588e:	4413      	add	r3, r2
 8015890:	685b      	ldr	r3, [r3, #4]
 8015892:	681b      	ldr	r3, [r3, #0]
 8015894:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8015896:	68fb      	ldr	r3, [r7, #12]
 8015898:	2200      	movs	r2, #0
 801589a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801589e:	68fb      	ldr	r3, [r7, #12]
 80158a0:	2200      	movs	r2, #0
 80158a2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80158a6:	68fb      	ldr	r3, [r7, #12]
 80158a8:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80158ac:	2b00      	cmp	r3, #0
 80158ae:	d101      	bne.n	80158b4 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 80158b0:	2302      	movs	r3, #2
 80158b2:	e018      	b.n	80158e6 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80158b4:	687b      	ldr	r3, [r7, #4]
 80158b6:	7c1b      	ldrb	r3, [r3, #16]
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d10a      	bne.n	80158d2 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80158bc:	4b0d      	ldr	r3, [pc, #52]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 80158be:	7819      	ldrb	r1, [r3, #0]
 80158c0:	68fb      	ldr	r3, [r7, #12]
 80158c2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80158c6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80158ca:	6878      	ldr	r0, [r7, #4]
 80158cc:	f002 fbf2 	bl	80180b4 <USBD_LL_PrepareReceive>
 80158d0:	e008      	b.n	80158e4 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 80158d2:	4b08      	ldr	r3, [pc, #32]	@ (80158f4 <USBD_CDC_Init+0x1e8>)
 80158d4:	7819      	ldrb	r1, [r3, #0]
 80158d6:	68fb      	ldr	r3, [r7, #12]
 80158d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80158dc:	2340      	movs	r3, #64	@ 0x40
 80158de:	6878      	ldr	r0, [r7, #4]
 80158e0:	f002 fbe8 	bl	80180b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80158e4:	2300      	movs	r3, #0
}
 80158e6:	4618      	mov	r0, r3
 80158e8:	3710      	adds	r7, #16
 80158ea:	46bd      	mov	sp, r7
 80158ec:	bd80      	pop	{r7, pc}
 80158ee:	bf00      	nop
 80158f0:	240000cf 	.word	0x240000cf
 80158f4:	240000d0 	.word	0x240000d0
 80158f8:	240000d1 	.word	0x240000d1

080158fc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80158fc:	b580      	push	{r7, lr}
 80158fe:	b082      	sub	sp, #8
 8015900:	af00      	add	r7, sp, #0
 8015902:	6078      	str	r0, [r7, #4]
 8015904:	460b      	mov	r3, r1
 8015906:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8015908:	4b3a      	ldr	r3, [pc, #232]	@ (80159f4 <USBD_CDC_DeInit+0xf8>)
 801590a:	781b      	ldrb	r3, [r3, #0]
 801590c:	4619      	mov	r1, r3
 801590e:	6878      	ldr	r0, [r7, #4]
 8015910:	f002 fb07 	bl	8017f22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8015914:	4b37      	ldr	r3, [pc, #220]	@ (80159f4 <USBD_CDC_DeInit+0xf8>)
 8015916:	781b      	ldrb	r3, [r3, #0]
 8015918:	f003 020f 	and.w	r2, r3, #15
 801591c:	6879      	ldr	r1, [r7, #4]
 801591e:	4613      	mov	r3, r2
 8015920:	009b      	lsls	r3, r3, #2
 8015922:	4413      	add	r3, r2
 8015924:	009b      	lsls	r3, r3, #2
 8015926:	440b      	add	r3, r1
 8015928:	3324      	adds	r3, #36	@ 0x24
 801592a:	2200      	movs	r2, #0
 801592c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801592e:	4b32      	ldr	r3, [pc, #200]	@ (80159f8 <USBD_CDC_DeInit+0xfc>)
 8015930:	781b      	ldrb	r3, [r3, #0]
 8015932:	4619      	mov	r1, r3
 8015934:	6878      	ldr	r0, [r7, #4]
 8015936:	f002 faf4 	bl	8017f22 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801593a:	4b2f      	ldr	r3, [pc, #188]	@ (80159f8 <USBD_CDC_DeInit+0xfc>)
 801593c:	781b      	ldrb	r3, [r3, #0]
 801593e:	f003 020f 	and.w	r2, r3, #15
 8015942:	6879      	ldr	r1, [r7, #4]
 8015944:	4613      	mov	r3, r2
 8015946:	009b      	lsls	r3, r3, #2
 8015948:	4413      	add	r3, r2
 801594a:	009b      	lsls	r3, r3, #2
 801594c:	440b      	add	r3, r1
 801594e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8015952:	2200      	movs	r2, #0
 8015954:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8015956:	4b29      	ldr	r3, [pc, #164]	@ (80159fc <USBD_CDC_DeInit+0x100>)
 8015958:	781b      	ldrb	r3, [r3, #0]
 801595a:	4619      	mov	r1, r3
 801595c:	6878      	ldr	r0, [r7, #4]
 801595e:	f002 fae0 	bl	8017f22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8015962:	4b26      	ldr	r3, [pc, #152]	@ (80159fc <USBD_CDC_DeInit+0x100>)
 8015964:	781b      	ldrb	r3, [r3, #0]
 8015966:	f003 020f 	and.w	r2, r3, #15
 801596a:	6879      	ldr	r1, [r7, #4]
 801596c:	4613      	mov	r3, r2
 801596e:	009b      	lsls	r3, r3, #2
 8015970:	4413      	add	r3, r2
 8015972:	009b      	lsls	r3, r3, #2
 8015974:	440b      	add	r3, r1
 8015976:	3324      	adds	r3, #36	@ 0x24
 8015978:	2200      	movs	r2, #0
 801597a:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801597c:	4b1f      	ldr	r3, [pc, #124]	@ (80159fc <USBD_CDC_DeInit+0x100>)
 801597e:	781b      	ldrb	r3, [r3, #0]
 8015980:	f003 020f 	and.w	r2, r3, #15
 8015984:	6879      	ldr	r1, [r7, #4]
 8015986:	4613      	mov	r3, r2
 8015988:	009b      	lsls	r3, r3, #2
 801598a:	4413      	add	r3, r2
 801598c:	009b      	lsls	r3, r3, #2
 801598e:	440b      	add	r3, r1
 8015990:	3326      	adds	r3, #38	@ 0x26
 8015992:	2200      	movs	r2, #0
 8015994:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8015996:	687b      	ldr	r3, [r7, #4]
 8015998:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801599c:	687b      	ldr	r3, [r7, #4]
 801599e:	32b0      	adds	r2, #176	@ 0xb0
 80159a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d01f      	beq.n	80159e8 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80159a8:	687b      	ldr	r3, [r7, #4]
 80159aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80159ae:	687a      	ldr	r2, [r7, #4]
 80159b0:	33b0      	adds	r3, #176	@ 0xb0
 80159b2:	009b      	lsls	r3, r3, #2
 80159b4:	4413      	add	r3, r2
 80159b6:	685b      	ldr	r3, [r3, #4]
 80159b8:	685b      	ldr	r3, [r3, #4]
 80159ba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80159bc:	687b      	ldr	r3, [r7, #4]
 80159be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80159c2:	687b      	ldr	r3, [r7, #4]
 80159c4:	32b0      	adds	r2, #176	@ 0xb0
 80159c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80159ca:	4618      	mov	r0, r3
 80159cc:	f002 fbb4 	bl	8018138 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80159d0:	687b      	ldr	r3, [r7, #4]
 80159d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80159d6:	687b      	ldr	r3, [r7, #4]
 80159d8:	32b0      	adds	r2, #176	@ 0xb0
 80159da:	2100      	movs	r1, #0
 80159dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80159e0:	687b      	ldr	r3, [r7, #4]
 80159e2:	2200      	movs	r2, #0
 80159e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80159e8:	2300      	movs	r3, #0
}
 80159ea:	4618      	mov	r0, r3
 80159ec:	3708      	adds	r7, #8
 80159ee:	46bd      	mov	sp, r7
 80159f0:	bd80      	pop	{r7, pc}
 80159f2:	bf00      	nop
 80159f4:	240000cf 	.word	0x240000cf
 80159f8:	240000d0 	.word	0x240000d0
 80159fc:	240000d1 	.word	0x240000d1

08015a00 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8015a00:	b580      	push	{r7, lr}
 8015a02:	b086      	sub	sp, #24
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	6078      	str	r0, [r7, #4]
 8015a08:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015a0a:	687b      	ldr	r3, [r7, #4]
 8015a0c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015a10:	687b      	ldr	r3, [r7, #4]
 8015a12:	32b0      	adds	r2, #176	@ 0xb0
 8015a14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015a18:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8015a1a:	2300      	movs	r3, #0
 8015a1c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8015a1e:	2300      	movs	r3, #0
 8015a20:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8015a22:	2300      	movs	r3, #0
 8015a24:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8015a26:	693b      	ldr	r3, [r7, #16]
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d101      	bne.n	8015a30 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8015a2c:	2303      	movs	r3, #3
 8015a2e:	e0bf      	b.n	8015bb0 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8015a30:	683b      	ldr	r3, [r7, #0]
 8015a32:	781b      	ldrb	r3, [r3, #0]
 8015a34:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8015a38:	2b00      	cmp	r3, #0
 8015a3a:	d050      	beq.n	8015ade <USBD_CDC_Setup+0xde>
 8015a3c:	2b20      	cmp	r3, #32
 8015a3e:	f040 80af 	bne.w	8015ba0 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8015a42:	683b      	ldr	r3, [r7, #0]
 8015a44:	88db      	ldrh	r3, [r3, #6]
 8015a46:	2b00      	cmp	r3, #0
 8015a48:	d03a      	beq.n	8015ac0 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8015a4a:	683b      	ldr	r3, [r7, #0]
 8015a4c:	781b      	ldrb	r3, [r3, #0]
 8015a4e:	b25b      	sxtb	r3, r3
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	da1b      	bge.n	8015a8c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015a54:	687b      	ldr	r3, [r7, #4]
 8015a56:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015a5a:	687a      	ldr	r2, [r7, #4]
 8015a5c:	33b0      	adds	r3, #176	@ 0xb0
 8015a5e:	009b      	lsls	r3, r3, #2
 8015a60:	4413      	add	r3, r2
 8015a62:	685b      	ldr	r3, [r3, #4]
 8015a64:	689b      	ldr	r3, [r3, #8]
 8015a66:	683a      	ldr	r2, [r7, #0]
 8015a68:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8015a6a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015a6c:	683a      	ldr	r2, [r7, #0]
 8015a6e:	88d2      	ldrh	r2, [r2, #6]
 8015a70:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8015a72:	683b      	ldr	r3, [r7, #0]
 8015a74:	88db      	ldrh	r3, [r3, #6]
 8015a76:	2b07      	cmp	r3, #7
 8015a78:	bf28      	it	cs
 8015a7a:	2307      	movcs	r3, #7
 8015a7c:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8015a7e:	693b      	ldr	r3, [r7, #16]
 8015a80:	89fa      	ldrh	r2, [r7, #14]
 8015a82:	4619      	mov	r1, r3
 8015a84:	6878      	ldr	r0, [r7, #4]
 8015a86:	f001 fdbd 	bl	8017604 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8015a8a:	e090      	b.n	8015bae <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8015a8c:	683b      	ldr	r3, [r7, #0]
 8015a8e:	785a      	ldrb	r2, [r3, #1]
 8015a90:	693b      	ldr	r3, [r7, #16]
 8015a92:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8015a96:	683b      	ldr	r3, [r7, #0]
 8015a98:	88db      	ldrh	r3, [r3, #6]
 8015a9a:	2b3f      	cmp	r3, #63	@ 0x3f
 8015a9c:	d803      	bhi.n	8015aa6 <USBD_CDC_Setup+0xa6>
 8015a9e:	683b      	ldr	r3, [r7, #0]
 8015aa0:	88db      	ldrh	r3, [r3, #6]
 8015aa2:	b2da      	uxtb	r2, r3
 8015aa4:	e000      	b.n	8015aa8 <USBD_CDC_Setup+0xa8>
 8015aa6:	2240      	movs	r2, #64	@ 0x40
 8015aa8:	693b      	ldr	r3, [r7, #16]
 8015aaa:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8015aae:	6939      	ldr	r1, [r7, #16]
 8015ab0:	693b      	ldr	r3, [r7, #16]
 8015ab2:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8015ab6:	461a      	mov	r2, r3
 8015ab8:	6878      	ldr	r0, [r7, #4]
 8015aba:	f001 fdcf 	bl	801765c <USBD_CtlPrepareRx>
      break;
 8015abe:	e076      	b.n	8015bae <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8015ac0:	687b      	ldr	r3, [r7, #4]
 8015ac2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015ac6:	687a      	ldr	r2, [r7, #4]
 8015ac8:	33b0      	adds	r3, #176	@ 0xb0
 8015aca:	009b      	lsls	r3, r3, #2
 8015acc:	4413      	add	r3, r2
 8015ace:	685b      	ldr	r3, [r3, #4]
 8015ad0:	689b      	ldr	r3, [r3, #8]
 8015ad2:	683a      	ldr	r2, [r7, #0]
 8015ad4:	7850      	ldrb	r0, [r2, #1]
 8015ad6:	2200      	movs	r2, #0
 8015ad8:	6839      	ldr	r1, [r7, #0]
 8015ada:	4798      	blx	r3
      break;
 8015adc:	e067      	b.n	8015bae <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8015ade:	683b      	ldr	r3, [r7, #0]
 8015ae0:	785b      	ldrb	r3, [r3, #1]
 8015ae2:	2b0b      	cmp	r3, #11
 8015ae4:	d851      	bhi.n	8015b8a <USBD_CDC_Setup+0x18a>
 8015ae6:	a201      	add	r2, pc, #4	@ (adr r2, 8015aec <USBD_CDC_Setup+0xec>)
 8015ae8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015aec:	08015b1d 	.word	0x08015b1d
 8015af0:	08015b99 	.word	0x08015b99
 8015af4:	08015b8b 	.word	0x08015b8b
 8015af8:	08015b8b 	.word	0x08015b8b
 8015afc:	08015b8b 	.word	0x08015b8b
 8015b00:	08015b8b 	.word	0x08015b8b
 8015b04:	08015b8b 	.word	0x08015b8b
 8015b08:	08015b8b 	.word	0x08015b8b
 8015b0c:	08015b8b 	.word	0x08015b8b
 8015b10:	08015b8b 	.word	0x08015b8b
 8015b14:	08015b47 	.word	0x08015b47
 8015b18:	08015b71 	.word	0x08015b71
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015b1c:	687b      	ldr	r3, [r7, #4]
 8015b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015b22:	b2db      	uxtb	r3, r3
 8015b24:	2b03      	cmp	r3, #3
 8015b26:	d107      	bne.n	8015b38 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8015b28:	f107 030a 	add.w	r3, r7, #10
 8015b2c:	2202      	movs	r2, #2
 8015b2e:	4619      	mov	r1, r3
 8015b30:	6878      	ldr	r0, [r7, #4]
 8015b32:	f001 fd67 	bl	8017604 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015b36:	e032      	b.n	8015b9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015b38:	6839      	ldr	r1, [r7, #0]
 8015b3a:	6878      	ldr	r0, [r7, #4]
 8015b3c:	f001 fce5 	bl	801750a <USBD_CtlError>
            ret = USBD_FAIL;
 8015b40:	2303      	movs	r3, #3
 8015b42:	75fb      	strb	r3, [r7, #23]
          break;
 8015b44:	e02b      	b.n	8015b9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8015b46:	687b      	ldr	r3, [r7, #4]
 8015b48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015b4c:	b2db      	uxtb	r3, r3
 8015b4e:	2b03      	cmp	r3, #3
 8015b50:	d107      	bne.n	8015b62 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8015b52:	f107 030d 	add.w	r3, r7, #13
 8015b56:	2201      	movs	r2, #1
 8015b58:	4619      	mov	r1, r3
 8015b5a:	6878      	ldr	r0, [r7, #4]
 8015b5c:	f001 fd52 	bl	8017604 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8015b60:	e01d      	b.n	8015b9e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8015b62:	6839      	ldr	r1, [r7, #0]
 8015b64:	6878      	ldr	r0, [r7, #4]
 8015b66:	f001 fcd0 	bl	801750a <USBD_CtlError>
            ret = USBD_FAIL;
 8015b6a:	2303      	movs	r3, #3
 8015b6c:	75fb      	strb	r3, [r7, #23]
          break;
 8015b6e:	e016      	b.n	8015b9e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8015b70:	687b      	ldr	r3, [r7, #4]
 8015b72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8015b76:	b2db      	uxtb	r3, r3
 8015b78:	2b03      	cmp	r3, #3
 8015b7a:	d00f      	beq.n	8015b9c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8015b7c:	6839      	ldr	r1, [r7, #0]
 8015b7e:	6878      	ldr	r0, [r7, #4]
 8015b80:	f001 fcc3 	bl	801750a <USBD_CtlError>
            ret = USBD_FAIL;
 8015b84:	2303      	movs	r3, #3
 8015b86:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8015b88:	e008      	b.n	8015b9c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8015b8a:	6839      	ldr	r1, [r7, #0]
 8015b8c:	6878      	ldr	r0, [r7, #4]
 8015b8e:	f001 fcbc 	bl	801750a <USBD_CtlError>
          ret = USBD_FAIL;
 8015b92:	2303      	movs	r3, #3
 8015b94:	75fb      	strb	r3, [r7, #23]
          break;
 8015b96:	e002      	b.n	8015b9e <USBD_CDC_Setup+0x19e>
          break;
 8015b98:	bf00      	nop
 8015b9a:	e008      	b.n	8015bae <USBD_CDC_Setup+0x1ae>
          break;
 8015b9c:	bf00      	nop
      }
      break;
 8015b9e:	e006      	b.n	8015bae <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8015ba0:	6839      	ldr	r1, [r7, #0]
 8015ba2:	6878      	ldr	r0, [r7, #4]
 8015ba4:	f001 fcb1 	bl	801750a <USBD_CtlError>
      ret = USBD_FAIL;
 8015ba8:	2303      	movs	r3, #3
 8015baa:	75fb      	strb	r3, [r7, #23]
      break;
 8015bac:	bf00      	nop
  }

  return (uint8_t)ret;
 8015bae:	7dfb      	ldrb	r3, [r7, #23]
}
 8015bb0:	4618      	mov	r0, r3
 8015bb2:	3718      	adds	r7, #24
 8015bb4:	46bd      	mov	sp, r7
 8015bb6:	bd80      	pop	{r7, pc}

08015bb8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015bb8:	b580      	push	{r7, lr}
 8015bba:	b084      	sub	sp, #16
 8015bbc:	af00      	add	r7, sp, #0
 8015bbe:	6078      	str	r0, [r7, #4]
 8015bc0:	460b      	mov	r3, r1
 8015bc2:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8015bc4:	687b      	ldr	r3, [r7, #4]
 8015bc6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8015bca:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015bcc:	687b      	ldr	r3, [r7, #4]
 8015bce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	32b0      	adds	r2, #176	@ 0xb0
 8015bd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bda:	2b00      	cmp	r3, #0
 8015bdc:	d101      	bne.n	8015be2 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8015bde:	2303      	movs	r3, #3
 8015be0:	e065      	b.n	8015cae <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015be2:	687b      	ldr	r3, [r7, #4]
 8015be4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015be8:	687b      	ldr	r3, [r7, #4]
 8015bea:	32b0      	adds	r2, #176	@ 0xb0
 8015bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015bf0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015bf2:	78fb      	ldrb	r3, [r7, #3]
 8015bf4:	f003 020f 	and.w	r2, r3, #15
 8015bf8:	6879      	ldr	r1, [r7, #4]
 8015bfa:	4613      	mov	r3, r2
 8015bfc:	009b      	lsls	r3, r3, #2
 8015bfe:	4413      	add	r3, r2
 8015c00:	009b      	lsls	r3, r3, #2
 8015c02:	440b      	add	r3, r1
 8015c04:	3318      	adds	r3, #24
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	2b00      	cmp	r3, #0
 8015c0a:	d02f      	beq.n	8015c6c <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8015c0c:	78fb      	ldrb	r3, [r7, #3]
 8015c0e:	f003 020f 	and.w	r2, r3, #15
 8015c12:	6879      	ldr	r1, [r7, #4]
 8015c14:	4613      	mov	r3, r2
 8015c16:	009b      	lsls	r3, r3, #2
 8015c18:	4413      	add	r3, r2
 8015c1a:	009b      	lsls	r3, r3, #2
 8015c1c:	440b      	add	r3, r1
 8015c1e:	3318      	adds	r3, #24
 8015c20:	681a      	ldr	r2, [r3, #0]
 8015c22:	78fb      	ldrb	r3, [r7, #3]
 8015c24:	f003 010f 	and.w	r1, r3, #15
 8015c28:	68f8      	ldr	r0, [r7, #12]
 8015c2a:	460b      	mov	r3, r1
 8015c2c:	00db      	lsls	r3, r3, #3
 8015c2e:	440b      	add	r3, r1
 8015c30:	009b      	lsls	r3, r3, #2
 8015c32:	4403      	add	r3, r0
 8015c34:	331c      	adds	r3, #28
 8015c36:	681b      	ldr	r3, [r3, #0]
 8015c38:	fbb2 f1f3 	udiv	r1, r2, r3
 8015c3c:	fb01 f303 	mul.w	r3, r1, r3
 8015c40:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8015c42:	2b00      	cmp	r3, #0
 8015c44:	d112      	bne.n	8015c6c <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8015c46:	78fb      	ldrb	r3, [r7, #3]
 8015c48:	f003 020f 	and.w	r2, r3, #15
 8015c4c:	6879      	ldr	r1, [r7, #4]
 8015c4e:	4613      	mov	r3, r2
 8015c50:	009b      	lsls	r3, r3, #2
 8015c52:	4413      	add	r3, r2
 8015c54:	009b      	lsls	r3, r3, #2
 8015c56:	440b      	add	r3, r1
 8015c58:	3318      	adds	r3, #24
 8015c5a:	2200      	movs	r2, #0
 8015c5c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8015c5e:	78f9      	ldrb	r1, [r7, #3]
 8015c60:	2300      	movs	r3, #0
 8015c62:	2200      	movs	r2, #0
 8015c64:	6878      	ldr	r0, [r7, #4]
 8015c66:	f002 fa04 	bl	8018072 <USBD_LL_Transmit>
 8015c6a:	e01f      	b.n	8015cac <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8015c6c:	68bb      	ldr	r3, [r7, #8]
 8015c6e:	2200      	movs	r2, #0
 8015c70:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8015c74:	687b      	ldr	r3, [r7, #4]
 8015c76:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015c7a:	687a      	ldr	r2, [r7, #4]
 8015c7c:	33b0      	adds	r3, #176	@ 0xb0
 8015c7e:	009b      	lsls	r3, r3, #2
 8015c80:	4413      	add	r3, r2
 8015c82:	685b      	ldr	r3, [r3, #4]
 8015c84:	691b      	ldr	r3, [r3, #16]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d010      	beq.n	8015cac <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8015c8a:	687b      	ldr	r3, [r7, #4]
 8015c8c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015c90:	687a      	ldr	r2, [r7, #4]
 8015c92:	33b0      	adds	r3, #176	@ 0xb0
 8015c94:	009b      	lsls	r3, r3, #2
 8015c96:	4413      	add	r3, r2
 8015c98:	685b      	ldr	r3, [r3, #4]
 8015c9a:	691b      	ldr	r3, [r3, #16]
 8015c9c:	68ba      	ldr	r2, [r7, #8]
 8015c9e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8015ca2:	68ba      	ldr	r2, [r7, #8]
 8015ca4:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8015ca8:	78fa      	ldrb	r2, [r7, #3]
 8015caa:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8015cac:	2300      	movs	r3, #0
}
 8015cae:	4618      	mov	r0, r3
 8015cb0:	3710      	adds	r7, #16
 8015cb2:	46bd      	mov	sp, r7
 8015cb4:	bd80      	pop	{r7, pc}

08015cb6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8015cb6:	b580      	push	{r7, lr}
 8015cb8:	b084      	sub	sp, #16
 8015cba:	af00      	add	r7, sp, #0
 8015cbc:	6078      	str	r0, [r7, #4]
 8015cbe:	460b      	mov	r3, r1
 8015cc0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015cc2:	687b      	ldr	r3, [r7, #4]
 8015cc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015cc8:	687b      	ldr	r3, [r7, #4]
 8015cca:	32b0      	adds	r2, #176	@ 0xb0
 8015ccc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015cd0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8015cd2:	687b      	ldr	r3, [r7, #4]
 8015cd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015cd8:	687b      	ldr	r3, [r7, #4]
 8015cda:	32b0      	adds	r2, #176	@ 0xb0
 8015cdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015ce0:	2b00      	cmp	r3, #0
 8015ce2:	d101      	bne.n	8015ce8 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8015ce4:	2303      	movs	r3, #3
 8015ce6:	e01a      	b.n	8015d1e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8015ce8:	78fb      	ldrb	r3, [r7, #3]
 8015cea:	4619      	mov	r1, r3
 8015cec:	6878      	ldr	r0, [r7, #4]
 8015cee:	f002 fa02 	bl	80180f6 <USBD_LL_GetRxDataSize>
 8015cf2:	4602      	mov	r2, r0
 8015cf4:	68fb      	ldr	r3, [r7, #12]
 8015cf6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015d00:	687a      	ldr	r2, [r7, #4]
 8015d02:	33b0      	adds	r3, #176	@ 0xb0
 8015d04:	009b      	lsls	r3, r3, #2
 8015d06:	4413      	add	r3, r2
 8015d08:	685b      	ldr	r3, [r3, #4]
 8015d0a:	68db      	ldr	r3, [r3, #12]
 8015d0c:	68fa      	ldr	r2, [r7, #12]
 8015d0e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8015d12:	68fa      	ldr	r2, [r7, #12]
 8015d14:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8015d18:	4611      	mov	r1, r2
 8015d1a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8015d1c:	2300      	movs	r3, #0
}
 8015d1e:	4618      	mov	r0, r3
 8015d20:	3710      	adds	r7, #16
 8015d22:	46bd      	mov	sp, r7
 8015d24:	bd80      	pop	{r7, pc}

08015d26 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8015d26:	b580      	push	{r7, lr}
 8015d28:	b084      	sub	sp, #16
 8015d2a:	af00      	add	r7, sp, #0
 8015d2c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015d2e:	687b      	ldr	r3, [r7, #4]
 8015d30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015d34:	687b      	ldr	r3, [r7, #4]
 8015d36:	32b0      	adds	r2, #176	@ 0xb0
 8015d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015d3c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015d3e:	68fb      	ldr	r3, [r7, #12]
 8015d40:	2b00      	cmp	r3, #0
 8015d42:	d101      	bne.n	8015d48 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8015d44:	2303      	movs	r3, #3
 8015d46:	e024      	b.n	8015d92 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8015d48:	687b      	ldr	r3, [r7, #4]
 8015d4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015d4e:	687a      	ldr	r2, [r7, #4]
 8015d50:	33b0      	adds	r3, #176	@ 0xb0
 8015d52:	009b      	lsls	r3, r3, #2
 8015d54:	4413      	add	r3, r2
 8015d56:	685b      	ldr	r3, [r3, #4]
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d019      	beq.n	8015d90 <USBD_CDC_EP0_RxReady+0x6a>
 8015d5c:	68fb      	ldr	r3, [r7, #12]
 8015d5e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8015d62:	2bff      	cmp	r3, #255	@ 0xff
 8015d64:	d014      	beq.n	8015d90 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015d66:	687b      	ldr	r3, [r7, #4]
 8015d68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015d6c:	687a      	ldr	r2, [r7, #4]
 8015d6e:	33b0      	adds	r3, #176	@ 0xb0
 8015d70:	009b      	lsls	r3, r3, #2
 8015d72:	4413      	add	r3, r2
 8015d74:	685b      	ldr	r3, [r3, #4]
 8015d76:	689b      	ldr	r3, [r3, #8]
 8015d78:	68fa      	ldr	r2, [r7, #12]
 8015d7a:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8015d7e:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8015d80:	68fa      	ldr	r2, [r7, #12]
 8015d82:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8015d86:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8015d88:	68fb      	ldr	r3, [r7, #12]
 8015d8a:	22ff      	movs	r2, #255	@ 0xff
 8015d8c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8015d90:	2300      	movs	r3, #0
}
 8015d92:	4618      	mov	r0, r3
 8015d94:	3710      	adds	r7, #16
 8015d96:	46bd      	mov	sp, r7
 8015d98:	bd80      	pop	{r7, pc}
	...

08015d9c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8015d9c:	b580      	push	{r7, lr}
 8015d9e:	b086      	sub	sp, #24
 8015da0:	af00      	add	r7, sp, #0
 8015da2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015da4:	2182      	movs	r1, #130	@ 0x82
 8015da6:	4818      	ldr	r0, [pc, #96]	@ (8015e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015da8:	f000 fd4f 	bl	801684a <USBD_GetEpDesc>
 8015dac:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015dae:	2101      	movs	r1, #1
 8015db0:	4815      	ldr	r0, [pc, #84]	@ (8015e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015db2:	f000 fd4a 	bl	801684a <USBD_GetEpDesc>
 8015db6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015db8:	2181      	movs	r1, #129	@ 0x81
 8015dba:	4813      	ldr	r0, [pc, #76]	@ (8015e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8015dbc:	f000 fd45 	bl	801684a <USBD_GetEpDesc>
 8015dc0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015dc2:	697b      	ldr	r3, [r7, #20]
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d002      	beq.n	8015dce <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015dc8:	697b      	ldr	r3, [r7, #20]
 8015dca:	2210      	movs	r2, #16
 8015dcc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015dce:	693b      	ldr	r3, [r7, #16]
 8015dd0:	2b00      	cmp	r3, #0
 8015dd2:	d006      	beq.n	8015de2 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015dd4:	693b      	ldr	r3, [r7, #16]
 8015dd6:	2200      	movs	r2, #0
 8015dd8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015ddc:	711a      	strb	r2, [r3, #4]
 8015dde:	2200      	movs	r2, #0
 8015de0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015de2:	68fb      	ldr	r3, [r7, #12]
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d006      	beq.n	8015df6 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	2200      	movs	r2, #0
 8015dec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015df0:	711a      	strb	r2, [r3, #4]
 8015df2:	2200      	movs	r2, #0
 8015df4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015df6:	687b      	ldr	r3, [r7, #4]
 8015df8:	2243      	movs	r2, #67	@ 0x43
 8015dfa:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015dfc:	4b02      	ldr	r3, [pc, #8]	@ (8015e08 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8015dfe:	4618      	mov	r0, r3
 8015e00:	3718      	adds	r7, #24
 8015e02:	46bd      	mov	sp, r7
 8015e04:	bd80      	pop	{r7, pc}
 8015e06:	bf00      	nop
 8015e08:	2400008c 	.word	0x2400008c

08015e0c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8015e0c:	b580      	push	{r7, lr}
 8015e0e:	b086      	sub	sp, #24
 8015e10:	af00      	add	r7, sp, #0
 8015e12:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015e14:	2182      	movs	r1, #130	@ 0x82
 8015e16:	4818      	ldr	r0, [pc, #96]	@ (8015e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015e18:	f000 fd17 	bl	801684a <USBD_GetEpDesc>
 8015e1c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015e1e:	2101      	movs	r1, #1
 8015e20:	4815      	ldr	r0, [pc, #84]	@ (8015e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015e22:	f000 fd12 	bl	801684a <USBD_GetEpDesc>
 8015e26:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015e28:	2181      	movs	r1, #129	@ 0x81
 8015e2a:	4813      	ldr	r0, [pc, #76]	@ (8015e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8015e2c:	f000 fd0d 	bl	801684a <USBD_GetEpDesc>
 8015e30:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015e32:	697b      	ldr	r3, [r7, #20]
 8015e34:	2b00      	cmp	r3, #0
 8015e36:	d002      	beq.n	8015e3e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8015e38:	697b      	ldr	r3, [r7, #20]
 8015e3a:	2210      	movs	r2, #16
 8015e3c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015e3e:	693b      	ldr	r3, [r7, #16]
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d006      	beq.n	8015e52 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015e44:	693b      	ldr	r3, [r7, #16]
 8015e46:	2200      	movs	r2, #0
 8015e48:	711a      	strb	r2, [r3, #4]
 8015e4a:	2200      	movs	r2, #0
 8015e4c:	f042 0202 	orr.w	r2, r2, #2
 8015e50:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015e52:	68fb      	ldr	r3, [r7, #12]
 8015e54:	2b00      	cmp	r3, #0
 8015e56:	d006      	beq.n	8015e66 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8015e58:	68fb      	ldr	r3, [r7, #12]
 8015e5a:	2200      	movs	r2, #0
 8015e5c:	711a      	strb	r2, [r3, #4]
 8015e5e:	2200      	movs	r2, #0
 8015e60:	f042 0202 	orr.w	r2, r2, #2
 8015e64:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015e66:	687b      	ldr	r3, [r7, #4]
 8015e68:	2243      	movs	r2, #67	@ 0x43
 8015e6a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015e6c:	4b02      	ldr	r3, [pc, #8]	@ (8015e78 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8015e6e:	4618      	mov	r0, r3
 8015e70:	3718      	adds	r7, #24
 8015e72:	46bd      	mov	sp, r7
 8015e74:	bd80      	pop	{r7, pc}
 8015e76:	bf00      	nop
 8015e78:	2400008c 	.word	0x2400008c

08015e7c <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8015e7c:	b580      	push	{r7, lr}
 8015e7e:	b086      	sub	sp, #24
 8015e80:	af00      	add	r7, sp, #0
 8015e82:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8015e84:	2182      	movs	r1, #130	@ 0x82
 8015e86:	4818      	ldr	r0, [pc, #96]	@ (8015ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e88:	f000 fcdf 	bl	801684a <USBD_GetEpDesc>
 8015e8c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8015e8e:	2101      	movs	r1, #1
 8015e90:	4815      	ldr	r0, [pc, #84]	@ (8015ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e92:	f000 fcda 	bl	801684a <USBD_GetEpDesc>
 8015e96:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8015e98:	2181      	movs	r1, #129	@ 0x81
 8015e9a:	4813      	ldr	r0, [pc, #76]	@ (8015ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8015e9c:	f000 fcd5 	bl	801684a <USBD_GetEpDesc>
 8015ea0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8015ea2:	697b      	ldr	r3, [r7, #20]
 8015ea4:	2b00      	cmp	r3, #0
 8015ea6:	d002      	beq.n	8015eae <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8015ea8:	697b      	ldr	r3, [r7, #20]
 8015eaa:	2210      	movs	r2, #16
 8015eac:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8015eae:	693b      	ldr	r3, [r7, #16]
 8015eb0:	2b00      	cmp	r3, #0
 8015eb2:	d006      	beq.n	8015ec2 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015eb4:	693b      	ldr	r3, [r7, #16]
 8015eb6:	2200      	movs	r2, #0
 8015eb8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015ebc:	711a      	strb	r2, [r3, #4]
 8015ebe:	2200      	movs	r2, #0
 8015ec0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8015ec2:	68fb      	ldr	r3, [r7, #12]
 8015ec4:	2b00      	cmp	r3, #0
 8015ec6:	d006      	beq.n	8015ed6 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8015ec8:	68fb      	ldr	r3, [r7, #12]
 8015eca:	2200      	movs	r2, #0
 8015ecc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8015ed0:	711a      	strb	r2, [r3, #4]
 8015ed2:	2200      	movs	r2, #0
 8015ed4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	2243      	movs	r2, #67	@ 0x43
 8015eda:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8015edc:	4b02      	ldr	r3, [pc, #8]	@ (8015ee8 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8015ede:	4618      	mov	r0, r3
 8015ee0:	3718      	adds	r7, #24
 8015ee2:	46bd      	mov	sp, r7
 8015ee4:	bd80      	pop	{r7, pc}
 8015ee6:	bf00      	nop
 8015ee8:	2400008c 	.word	0x2400008c

08015eec <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8015eec:	b480      	push	{r7}
 8015eee:	b083      	sub	sp, #12
 8015ef0:	af00      	add	r7, sp, #0
 8015ef2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	220a      	movs	r2, #10
 8015ef8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8015efa:	4b03      	ldr	r3, [pc, #12]	@ (8015f08 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8015efc:	4618      	mov	r0, r3
 8015efe:	370c      	adds	r7, #12
 8015f00:	46bd      	mov	sp, r7
 8015f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f06:	4770      	bx	lr
 8015f08:	24000048 	.word	0x24000048

08015f0c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8015f0c:	b480      	push	{r7}
 8015f0e:	b083      	sub	sp, #12
 8015f10:	af00      	add	r7, sp, #0
 8015f12:	6078      	str	r0, [r7, #4]
 8015f14:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8015f16:	683b      	ldr	r3, [r7, #0]
 8015f18:	2b00      	cmp	r3, #0
 8015f1a:	d101      	bne.n	8015f20 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8015f1c:	2303      	movs	r3, #3
 8015f1e:	e009      	b.n	8015f34 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8015f26:	687a      	ldr	r2, [r7, #4]
 8015f28:	33b0      	adds	r3, #176	@ 0xb0
 8015f2a:	009b      	lsls	r3, r3, #2
 8015f2c:	4413      	add	r3, r2
 8015f2e:	683a      	ldr	r2, [r7, #0]
 8015f30:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8015f32:	2300      	movs	r3, #0
}
 8015f34:	4618      	mov	r0, r3
 8015f36:	370c      	adds	r7, #12
 8015f38:	46bd      	mov	sp, r7
 8015f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f3e:	4770      	bx	lr

08015f40 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8015f40:	b480      	push	{r7}
 8015f42:	b087      	sub	sp, #28
 8015f44:	af00      	add	r7, sp, #0
 8015f46:	60f8      	str	r0, [r7, #12]
 8015f48:	60b9      	str	r1, [r7, #8]
 8015f4a:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015f4c:	68fb      	ldr	r3, [r7, #12]
 8015f4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f52:	68fb      	ldr	r3, [r7, #12]
 8015f54:	32b0      	adds	r2, #176	@ 0xb0
 8015f56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f5a:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015f5c:	697b      	ldr	r3, [r7, #20]
 8015f5e:	2b00      	cmp	r3, #0
 8015f60:	d101      	bne.n	8015f66 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015f62:	2303      	movs	r3, #3
 8015f64:	e008      	b.n	8015f78 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8015f66:	697b      	ldr	r3, [r7, #20]
 8015f68:	68ba      	ldr	r2, [r7, #8]
 8015f6a:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8015f6e:	697b      	ldr	r3, [r7, #20]
 8015f70:	687a      	ldr	r2, [r7, #4]
 8015f72:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8015f76:	2300      	movs	r3, #0
}
 8015f78:	4618      	mov	r0, r3
 8015f7a:	371c      	adds	r7, #28
 8015f7c:	46bd      	mov	sp, r7
 8015f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015f82:	4770      	bx	lr

08015f84 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8015f84:	b480      	push	{r7}
 8015f86:	b085      	sub	sp, #20
 8015f88:	af00      	add	r7, sp, #0
 8015f8a:	6078      	str	r0, [r7, #4]
 8015f8c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	32b0      	adds	r2, #176	@ 0xb0
 8015f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015f9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8015f9e:	68fb      	ldr	r3, [r7, #12]
 8015fa0:	2b00      	cmp	r3, #0
 8015fa2:	d101      	bne.n	8015fa8 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8015fa4:	2303      	movs	r3, #3
 8015fa6:	e004      	b.n	8015fb2 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8015fa8:	68fb      	ldr	r3, [r7, #12]
 8015faa:	683a      	ldr	r2, [r7, #0]
 8015fac:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8015fb0:	2300      	movs	r3, #0
}
 8015fb2:	4618      	mov	r0, r3
 8015fb4:	3714      	adds	r7, #20
 8015fb6:	46bd      	mov	sp, r7
 8015fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015fbc:	4770      	bx	lr
	...

08015fc0 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8015fc0:	b580      	push	{r7, lr}
 8015fc2:	b084      	sub	sp, #16
 8015fc4:	af00      	add	r7, sp, #0
 8015fc6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8015fc8:	687b      	ldr	r3, [r7, #4]
 8015fca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8015fce:	687b      	ldr	r3, [r7, #4]
 8015fd0:	32b0      	adds	r2, #176	@ 0xb0
 8015fd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8015fd6:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8015fd8:	2301      	movs	r3, #1
 8015fda:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8015fdc:	68bb      	ldr	r3, [r7, #8]
 8015fde:	2b00      	cmp	r3, #0
 8015fe0:	d101      	bne.n	8015fe6 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8015fe2:	2303      	movs	r3, #3
 8015fe4:	e025      	b.n	8016032 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8015fe6:	68bb      	ldr	r3, [r7, #8]
 8015fe8:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d11f      	bne.n	8016030 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8015ff0:	68bb      	ldr	r3, [r7, #8]
 8015ff2:	2201      	movs	r2, #1
 8015ff4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8015ff8:	4b10      	ldr	r3, [pc, #64]	@ (801603c <USBD_CDC_TransmitPacket+0x7c>)
 8015ffa:	781b      	ldrb	r3, [r3, #0]
 8015ffc:	f003 020f 	and.w	r2, r3, #15
 8016000:	68bb      	ldr	r3, [r7, #8]
 8016002:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8016006:	6878      	ldr	r0, [r7, #4]
 8016008:	4613      	mov	r3, r2
 801600a:	009b      	lsls	r3, r3, #2
 801600c:	4413      	add	r3, r2
 801600e:	009b      	lsls	r3, r3, #2
 8016010:	4403      	add	r3, r0
 8016012:	3318      	adds	r3, #24
 8016014:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8016016:	4b09      	ldr	r3, [pc, #36]	@ (801603c <USBD_CDC_TransmitPacket+0x7c>)
 8016018:	7819      	ldrb	r1, [r3, #0]
 801601a:	68bb      	ldr	r3, [r7, #8]
 801601c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8016020:	68bb      	ldr	r3, [r7, #8]
 8016022:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8016026:	6878      	ldr	r0, [r7, #4]
 8016028:	f002 f823 	bl	8018072 <USBD_LL_Transmit>

    ret = USBD_OK;
 801602c:	2300      	movs	r3, #0
 801602e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8016030:	7bfb      	ldrb	r3, [r7, #15]
}
 8016032:	4618      	mov	r0, r3
 8016034:	3710      	adds	r7, #16
 8016036:	46bd      	mov	sp, r7
 8016038:	bd80      	pop	{r7, pc}
 801603a:	bf00      	nop
 801603c:	240000cf 	.word	0x240000cf

08016040 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8016040:	b580      	push	{r7, lr}
 8016042:	b084      	sub	sp, #16
 8016044:	af00      	add	r7, sp, #0
 8016046:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8016048:	687b      	ldr	r3, [r7, #4]
 801604a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	32b0      	adds	r2, #176	@ 0xb0
 8016052:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016056:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8016058:	687b      	ldr	r3, [r7, #4]
 801605a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801605e:	687b      	ldr	r3, [r7, #4]
 8016060:	32b0      	adds	r2, #176	@ 0xb0
 8016062:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016066:	2b00      	cmp	r3, #0
 8016068:	d101      	bne.n	801606e <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801606a:	2303      	movs	r3, #3
 801606c:	e018      	b.n	80160a0 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801606e:	687b      	ldr	r3, [r7, #4]
 8016070:	7c1b      	ldrb	r3, [r3, #16]
 8016072:	2b00      	cmp	r3, #0
 8016074:	d10a      	bne.n	801608c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8016076:	4b0c      	ldr	r3, [pc, #48]	@ (80160a8 <USBD_CDC_ReceivePacket+0x68>)
 8016078:	7819      	ldrb	r1, [r3, #0]
 801607a:	68fb      	ldr	r3, [r7, #12]
 801607c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016080:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8016084:	6878      	ldr	r0, [r7, #4]
 8016086:	f002 f815 	bl	80180b4 <USBD_LL_PrepareReceive>
 801608a:	e008      	b.n	801609e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801608c:	4b06      	ldr	r3, [pc, #24]	@ (80160a8 <USBD_CDC_ReceivePacket+0x68>)
 801608e:	7819      	ldrb	r1, [r3, #0]
 8016090:	68fb      	ldr	r3, [r7, #12]
 8016092:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8016096:	2340      	movs	r3, #64	@ 0x40
 8016098:	6878      	ldr	r0, [r7, #4]
 801609a:	f002 f80b 	bl	80180b4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801609e:	2300      	movs	r3, #0
}
 80160a0:	4618      	mov	r0, r3
 80160a2:	3710      	adds	r7, #16
 80160a4:	46bd      	mov	sp, r7
 80160a6:	bd80      	pop	{r7, pc}
 80160a8:	240000d0 	.word	0x240000d0

080160ac <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80160ac:	b580      	push	{r7, lr}
 80160ae:	b086      	sub	sp, #24
 80160b0:	af00      	add	r7, sp, #0
 80160b2:	60f8      	str	r0, [r7, #12]
 80160b4:	60b9      	str	r1, [r7, #8]
 80160b6:	4613      	mov	r3, r2
 80160b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	2b00      	cmp	r3, #0
 80160be:	d101      	bne.n	80160c4 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80160c0:	2303      	movs	r3, #3
 80160c2:	e01f      	b.n	8016104 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80160c4:	68fb      	ldr	r3, [r7, #12]
 80160c6:	2200      	movs	r2, #0
 80160c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80160cc:	68fb      	ldr	r3, [r7, #12]
 80160ce:	2200      	movs	r2, #0
 80160d0:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80160d4:	68fb      	ldr	r3, [r7, #12]
 80160d6:	2200      	movs	r2, #0
 80160d8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80160dc:	68bb      	ldr	r3, [r7, #8]
 80160de:	2b00      	cmp	r3, #0
 80160e0:	d003      	beq.n	80160ea <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	68ba      	ldr	r2, [r7, #8]
 80160e6:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80160ea:	68fb      	ldr	r3, [r7, #12]
 80160ec:	2201      	movs	r2, #1
 80160ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80160f2:	68fb      	ldr	r3, [r7, #12]
 80160f4:	79fa      	ldrb	r2, [r7, #7]
 80160f6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80160f8:	68f8      	ldr	r0, [r7, #12]
 80160fa:	f001 fe81 	bl	8017e00 <USBD_LL_Init>
 80160fe:	4603      	mov	r3, r0
 8016100:	75fb      	strb	r3, [r7, #23]

  return ret;
 8016102:	7dfb      	ldrb	r3, [r7, #23]
}
 8016104:	4618      	mov	r0, r3
 8016106:	3718      	adds	r7, #24
 8016108:	46bd      	mov	sp, r7
 801610a:	bd80      	pop	{r7, pc}

0801610c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801610c:	b580      	push	{r7, lr}
 801610e:	b084      	sub	sp, #16
 8016110:	af00      	add	r7, sp, #0
 8016112:	6078      	str	r0, [r7, #4]
 8016114:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016116:	2300      	movs	r3, #0
 8016118:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801611a:	683b      	ldr	r3, [r7, #0]
 801611c:	2b00      	cmp	r3, #0
 801611e:	d101      	bne.n	8016124 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8016120:	2303      	movs	r3, #3
 8016122:	e025      	b.n	8016170 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8016124:	687b      	ldr	r3, [r7, #4]
 8016126:	683a      	ldr	r2, [r7, #0]
 8016128:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016132:	687b      	ldr	r3, [r7, #4]
 8016134:	32ae      	adds	r2, #174	@ 0xae
 8016136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801613a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801613c:	2b00      	cmp	r3, #0
 801613e:	d00f      	beq.n	8016160 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016146:	687b      	ldr	r3, [r7, #4]
 8016148:	32ae      	adds	r2, #174	@ 0xae
 801614a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801614e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016150:	f107 020e 	add.w	r2, r7, #14
 8016154:	4610      	mov	r0, r2
 8016156:	4798      	blx	r3
 8016158:	4602      	mov	r2, r0
 801615a:	687b      	ldr	r3, [r7, #4]
 801615c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8016160:	687b      	ldr	r3, [r7, #4]
 8016162:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8016166:	1c5a      	adds	r2, r3, #1
 8016168:	687b      	ldr	r3, [r7, #4]
 801616a:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801616e:	2300      	movs	r3, #0
}
 8016170:	4618      	mov	r0, r3
 8016172:	3710      	adds	r7, #16
 8016174:	46bd      	mov	sp, r7
 8016176:	bd80      	pop	{r7, pc}

08016178 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8016178:	b580      	push	{r7, lr}
 801617a:	b082      	sub	sp, #8
 801617c:	af00      	add	r7, sp, #0
 801617e:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8016180:	6878      	ldr	r0, [r7, #4]
 8016182:	f001 fe8d 	bl	8017ea0 <USBD_LL_Start>
 8016186:	4603      	mov	r3, r0
}
 8016188:	4618      	mov	r0, r3
 801618a:	3708      	adds	r7, #8
 801618c:	46bd      	mov	sp, r7
 801618e:	bd80      	pop	{r7, pc}

08016190 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8016190:	b480      	push	{r7}
 8016192:	b083      	sub	sp, #12
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8016198:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801619a:	4618      	mov	r0, r3
 801619c:	370c      	adds	r7, #12
 801619e:	46bd      	mov	sp, r7
 80161a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161a4:	4770      	bx	lr

080161a6 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80161a6:	b580      	push	{r7, lr}
 80161a8:	b084      	sub	sp, #16
 80161aa:	af00      	add	r7, sp, #0
 80161ac:	6078      	str	r0, [r7, #4]
 80161ae:	460b      	mov	r3, r1
 80161b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80161b2:	2300      	movs	r3, #0
 80161b4:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80161b6:	687b      	ldr	r3, [r7, #4]
 80161b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161bc:	2b00      	cmp	r3, #0
 80161be:	d009      	beq.n	80161d4 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80161c0:	687b      	ldr	r3, [r7, #4]
 80161c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	78fa      	ldrb	r2, [r7, #3]
 80161ca:	4611      	mov	r1, r2
 80161cc:	6878      	ldr	r0, [r7, #4]
 80161ce:	4798      	blx	r3
 80161d0:	4603      	mov	r3, r0
 80161d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80161d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80161d6:	4618      	mov	r0, r3
 80161d8:	3710      	adds	r7, #16
 80161da:	46bd      	mov	sp, r7
 80161dc:	bd80      	pop	{r7, pc}

080161de <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80161de:	b580      	push	{r7, lr}
 80161e0:	b084      	sub	sp, #16
 80161e2:	af00      	add	r7, sp, #0
 80161e4:	6078      	str	r0, [r7, #4]
 80161e6:	460b      	mov	r3, r1
 80161e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80161ea:	2300      	movs	r3, #0
 80161ec:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80161ee:	687b      	ldr	r3, [r7, #4]
 80161f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80161f4:	685b      	ldr	r3, [r3, #4]
 80161f6:	78fa      	ldrb	r2, [r7, #3]
 80161f8:	4611      	mov	r1, r2
 80161fa:	6878      	ldr	r0, [r7, #4]
 80161fc:	4798      	blx	r3
 80161fe:	4603      	mov	r3, r0
 8016200:	2b00      	cmp	r3, #0
 8016202:	d001      	beq.n	8016208 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8016204:	2303      	movs	r3, #3
 8016206:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8016208:	7bfb      	ldrb	r3, [r7, #15]
}
 801620a:	4618      	mov	r0, r3
 801620c:	3710      	adds	r7, #16
 801620e:	46bd      	mov	sp, r7
 8016210:	bd80      	pop	{r7, pc}

08016212 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8016212:	b580      	push	{r7, lr}
 8016214:	b084      	sub	sp, #16
 8016216:	af00      	add	r7, sp, #0
 8016218:	6078      	str	r0, [r7, #4]
 801621a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016222:	6839      	ldr	r1, [r7, #0]
 8016224:	4618      	mov	r0, r3
 8016226:	f001 f936 	bl	8017496 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801622a:	687b      	ldr	r3, [r7, #4]
 801622c:	2201      	movs	r2, #1
 801622e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8016232:	687b      	ldr	r3, [r7, #4]
 8016234:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8016238:	461a      	mov	r2, r3
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8016240:	687b      	ldr	r3, [r7, #4]
 8016242:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016246:	f003 031f 	and.w	r3, r3, #31
 801624a:	2b02      	cmp	r3, #2
 801624c:	d01a      	beq.n	8016284 <USBD_LL_SetupStage+0x72>
 801624e:	2b02      	cmp	r3, #2
 8016250:	d822      	bhi.n	8016298 <USBD_LL_SetupStage+0x86>
 8016252:	2b00      	cmp	r3, #0
 8016254:	d002      	beq.n	801625c <USBD_LL_SetupStage+0x4a>
 8016256:	2b01      	cmp	r3, #1
 8016258:	d00a      	beq.n	8016270 <USBD_LL_SetupStage+0x5e>
 801625a:	e01d      	b.n	8016298 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016262:	4619      	mov	r1, r3
 8016264:	6878      	ldr	r0, [r7, #4]
 8016266:	f000 fb63 	bl	8016930 <USBD_StdDevReq>
 801626a:	4603      	mov	r3, r0
 801626c:	73fb      	strb	r3, [r7, #15]
      break;
 801626e:	e020      	b.n	80162b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8016270:	687b      	ldr	r3, [r7, #4]
 8016272:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8016276:	4619      	mov	r1, r3
 8016278:	6878      	ldr	r0, [r7, #4]
 801627a:	f000 fbcb 	bl	8016a14 <USBD_StdItfReq>
 801627e:	4603      	mov	r3, r0
 8016280:	73fb      	strb	r3, [r7, #15]
      break;
 8016282:	e016      	b.n	80162b2 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801628a:	4619      	mov	r1, r3
 801628c:	6878      	ldr	r0, [r7, #4]
 801628e:	f000 fc2d 	bl	8016aec <USBD_StdEPReq>
 8016292:	4603      	mov	r3, r0
 8016294:	73fb      	strb	r3, [r7, #15]
      break;
 8016296:	e00c      	b.n	80162b2 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801629e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 80162a2:	b2db      	uxtb	r3, r3
 80162a4:	4619      	mov	r1, r3
 80162a6:	6878      	ldr	r0, [r7, #4]
 80162a8:	f001 fe5a 	bl	8017f60 <USBD_LL_StallEP>
 80162ac:	4603      	mov	r3, r0
 80162ae:	73fb      	strb	r3, [r7, #15]
      break;
 80162b0:	bf00      	nop
  }

  return ret;
 80162b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80162b4:	4618      	mov	r0, r3
 80162b6:	3710      	adds	r7, #16
 80162b8:	46bd      	mov	sp, r7
 80162ba:	bd80      	pop	{r7, pc}

080162bc <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80162bc:	b580      	push	{r7, lr}
 80162be:	b086      	sub	sp, #24
 80162c0:	af00      	add	r7, sp, #0
 80162c2:	60f8      	str	r0, [r7, #12]
 80162c4:	460b      	mov	r3, r1
 80162c6:	607a      	str	r2, [r7, #4]
 80162c8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 80162ca:	2300      	movs	r3, #0
 80162cc:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 80162ce:	7afb      	ldrb	r3, [r7, #11]
 80162d0:	2b00      	cmp	r3, #0
 80162d2:	d16e      	bne.n	80163b2 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80162d4:	68fb      	ldr	r3, [r7, #12]
 80162d6:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80162da:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80162e2:	2b03      	cmp	r3, #3
 80162e4:	f040 8098 	bne.w	8016418 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80162e8:	693b      	ldr	r3, [r7, #16]
 80162ea:	689a      	ldr	r2, [r3, #8]
 80162ec:	693b      	ldr	r3, [r7, #16]
 80162ee:	68db      	ldr	r3, [r3, #12]
 80162f0:	429a      	cmp	r2, r3
 80162f2:	d913      	bls.n	801631c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80162f4:	693b      	ldr	r3, [r7, #16]
 80162f6:	689a      	ldr	r2, [r3, #8]
 80162f8:	693b      	ldr	r3, [r7, #16]
 80162fa:	68db      	ldr	r3, [r3, #12]
 80162fc:	1ad2      	subs	r2, r2, r3
 80162fe:	693b      	ldr	r3, [r7, #16]
 8016300:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8016302:	693b      	ldr	r3, [r7, #16]
 8016304:	68da      	ldr	r2, [r3, #12]
 8016306:	693b      	ldr	r3, [r7, #16]
 8016308:	689b      	ldr	r3, [r3, #8]
 801630a:	4293      	cmp	r3, r2
 801630c:	bf28      	it	cs
 801630e:	4613      	movcs	r3, r2
 8016310:	461a      	mov	r2, r3
 8016312:	6879      	ldr	r1, [r7, #4]
 8016314:	68f8      	ldr	r0, [r7, #12]
 8016316:	f001 f9be 	bl	8017696 <USBD_CtlContinueRx>
 801631a:	e07d      	b.n	8016418 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801631c:	68fb      	ldr	r3, [r7, #12]
 801631e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8016322:	f003 031f 	and.w	r3, r3, #31
 8016326:	2b02      	cmp	r3, #2
 8016328:	d014      	beq.n	8016354 <USBD_LL_DataOutStage+0x98>
 801632a:	2b02      	cmp	r3, #2
 801632c:	d81d      	bhi.n	801636a <USBD_LL_DataOutStage+0xae>
 801632e:	2b00      	cmp	r3, #0
 8016330:	d002      	beq.n	8016338 <USBD_LL_DataOutStage+0x7c>
 8016332:	2b01      	cmp	r3, #1
 8016334:	d003      	beq.n	801633e <USBD_LL_DataOutStage+0x82>
 8016336:	e018      	b.n	801636a <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8016338:	2300      	movs	r3, #0
 801633a:	75bb      	strb	r3, [r7, #22]
            break;
 801633c:	e018      	b.n	8016370 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801633e:	68fb      	ldr	r3, [r7, #12]
 8016340:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8016344:	b2db      	uxtb	r3, r3
 8016346:	4619      	mov	r1, r3
 8016348:	68f8      	ldr	r0, [r7, #12]
 801634a:	f000 fa64 	bl	8016816 <USBD_CoreFindIF>
 801634e:	4603      	mov	r3, r0
 8016350:	75bb      	strb	r3, [r7, #22]
            break;
 8016352:	e00d      	b.n	8016370 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8016354:	68fb      	ldr	r3, [r7, #12]
 8016356:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801635a:	b2db      	uxtb	r3, r3
 801635c:	4619      	mov	r1, r3
 801635e:	68f8      	ldr	r0, [r7, #12]
 8016360:	f000 fa66 	bl	8016830 <USBD_CoreFindEP>
 8016364:	4603      	mov	r3, r0
 8016366:	75bb      	strb	r3, [r7, #22]
            break;
 8016368:	e002      	b.n	8016370 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801636a:	2300      	movs	r3, #0
 801636c:	75bb      	strb	r3, [r7, #22]
            break;
 801636e:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8016370:	7dbb      	ldrb	r3, [r7, #22]
 8016372:	2b00      	cmp	r3, #0
 8016374:	d119      	bne.n	80163aa <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016376:	68fb      	ldr	r3, [r7, #12]
 8016378:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801637c:	b2db      	uxtb	r3, r3
 801637e:	2b03      	cmp	r3, #3
 8016380:	d113      	bne.n	80163aa <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8016382:	7dba      	ldrb	r2, [r7, #22]
 8016384:	68fb      	ldr	r3, [r7, #12]
 8016386:	32ae      	adds	r2, #174	@ 0xae
 8016388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801638c:	691b      	ldr	r3, [r3, #16]
 801638e:	2b00      	cmp	r3, #0
 8016390:	d00b      	beq.n	80163aa <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8016392:	7dba      	ldrb	r2, [r7, #22]
 8016394:	68fb      	ldr	r3, [r7, #12]
 8016396:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801639a:	7dba      	ldrb	r2, [r7, #22]
 801639c:	68fb      	ldr	r3, [r7, #12]
 801639e:	32ae      	adds	r2, #174	@ 0xae
 80163a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163a4:	691b      	ldr	r3, [r3, #16]
 80163a6:	68f8      	ldr	r0, [r7, #12]
 80163a8:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 80163aa:	68f8      	ldr	r0, [r7, #12]
 80163ac:	f001 f984 	bl	80176b8 <USBD_CtlSendStatus>
 80163b0:	e032      	b.n	8016418 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 80163b2:	7afb      	ldrb	r3, [r7, #11]
 80163b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80163b8:	b2db      	uxtb	r3, r3
 80163ba:	4619      	mov	r1, r3
 80163bc:	68f8      	ldr	r0, [r7, #12]
 80163be:	f000 fa37 	bl	8016830 <USBD_CoreFindEP>
 80163c2:	4603      	mov	r3, r0
 80163c4:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80163c6:	7dbb      	ldrb	r3, [r7, #22]
 80163c8:	2bff      	cmp	r3, #255	@ 0xff
 80163ca:	d025      	beq.n	8016418 <USBD_LL_DataOutStage+0x15c>
 80163cc:	7dbb      	ldrb	r3, [r7, #22]
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d122      	bne.n	8016418 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80163d2:	68fb      	ldr	r3, [r7, #12]
 80163d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80163d8:	b2db      	uxtb	r3, r3
 80163da:	2b03      	cmp	r3, #3
 80163dc:	d117      	bne.n	801640e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80163de:	7dba      	ldrb	r2, [r7, #22]
 80163e0:	68fb      	ldr	r3, [r7, #12]
 80163e2:	32ae      	adds	r2, #174	@ 0xae
 80163e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80163e8:	699b      	ldr	r3, [r3, #24]
 80163ea:	2b00      	cmp	r3, #0
 80163ec:	d00f      	beq.n	801640e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 80163ee:	7dba      	ldrb	r2, [r7, #22]
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80163f6:	7dba      	ldrb	r2, [r7, #22]
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	32ae      	adds	r2, #174	@ 0xae
 80163fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016400:	699b      	ldr	r3, [r3, #24]
 8016402:	7afa      	ldrb	r2, [r7, #11]
 8016404:	4611      	mov	r1, r2
 8016406:	68f8      	ldr	r0, [r7, #12]
 8016408:	4798      	blx	r3
 801640a:	4603      	mov	r3, r0
 801640c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801640e:	7dfb      	ldrb	r3, [r7, #23]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d001      	beq.n	8016418 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8016414:	7dfb      	ldrb	r3, [r7, #23]
 8016416:	e000      	b.n	801641a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8016418:	2300      	movs	r3, #0
}
 801641a:	4618      	mov	r0, r3
 801641c:	3718      	adds	r7, #24
 801641e:	46bd      	mov	sp, r7
 8016420:	bd80      	pop	{r7, pc}

08016422 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8016422:	b580      	push	{r7, lr}
 8016424:	b086      	sub	sp, #24
 8016426:	af00      	add	r7, sp, #0
 8016428:	60f8      	str	r0, [r7, #12]
 801642a:	460b      	mov	r3, r1
 801642c:	607a      	str	r2, [r7, #4]
 801642e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8016430:	7afb      	ldrb	r3, [r7, #11]
 8016432:	2b00      	cmp	r3, #0
 8016434:	d16f      	bne.n	8016516 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8016436:	68fb      	ldr	r3, [r7, #12]
 8016438:	3314      	adds	r3, #20
 801643a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801643c:	68fb      	ldr	r3, [r7, #12]
 801643e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8016442:	2b02      	cmp	r3, #2
 8016444:	d15a      	bne.n	80164fc <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8016446:	693b      	ldr	r3, [r7, #16]
 8016448:	689a      	ldr	r2, [r3, #8]
 801644a:	693b      	ldr	r3, [r7, #16]
 801644c:	68db      	ldr	r3, [r3, #12]
 801644e:	429a      	cmp	r2, r3
 8016450:	d914      	bls.n	801647c <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8016452:	693b      	ldr	r3, [r7, #16]
 8016454:	689a      	ldr	r2, [r3, #8]
 8016456:	693b      	ldr	r3, [r7, #16]
 8016458:	68db      	ldr	r3, [r3, #12]
 801645a:	1ad2      	subs	r2, r2, r3
 801645c:	693b      	ldr	r3, [r7, #16]
 801645e:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8016460:	693b      	ldr	r3, [r7, #16]
 8016462:	689b      	ldr	r3, [r3, #8]
 8016464:	461a      	mov	r2, r3
 8016466:	6879      	ldr	r1, [r7, #4]
 8016468:	68f8      	ldr	r0, [r7, #12]
 801646a:	f001 f8e6 	bl	801763a <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801646e:	2300      	movs	r3, #0
 8016470:	2200      	movs	r2, #0
 8016472:	2100      	movs	r1, #0
 8016474:	68f8      	ldr	r0, [r7, #12]
 8016476:	f001 fe1d 	bl	80180b4 <USBD_LL_PrepareReceive>
 801647a:	e03f      	b.n	80164fc <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801647c:	693b      	ldr	r3, [r7, #16]
 801647e:	68da      	ldr	r2, [r3, #12]
 8016480:	693b      	ldr	r3, [r7, #16]
 8016482:	689b      	ldr	r3, [r3, #8]
 8016484:	429a      	cmp	r2, r3
 8016486:	d11c      	bne.n	80164c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8016488:	693b      	ldr	r3, [r7, #16]
 801648a:	685a      	ldr	r2, [r3, #4]
 801648c:	693b      	ldr	r3, [r7, #16]
 801648e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8016490:	429a      	cmp	r2, r3
 8016492:	d316      	bcc.n	80164c2 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8016494:	693b      	ldr	r3, [r7, #16]
 8016496:	685a      	ldr	r2, [r3, #4]
 8016498:	68fb      	ldr	r3, [r7, #12]
 801649a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801649e:	429a      	cmp	r2, r3
 80164a0:	d20f      	bcs.n	80164c2 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 80164a2:	2200      	movs	r2, #0
 80164a4:	2100      	movs	r1, #0
 80164a6:	68f8      	ldr	r0, [r7, #12]
 80164a8:	f001 f8c7 	bl	801763a <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80164ac:	68fb      	ldr	r3, [r7, #12]
 80164ae:	2200      	movs	r2, #0
 80164b0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80164b4:	2300      	movs	r3, #0
 80164b6:	2200      	movs	r2, #0
 80164b8:	2100      	movs	r1, #0
 80164ba:	68f8      	ldr	r0, [r7, #12]
 80164bc:	f001 fdfa 	bl	80180b4 <USBD_LL_PrepareReceive>
 80164c0:	e01c      	b.n	80164fc <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80164c2:	68fb      	ldr	r3, [r7, #12]
 80164c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80164c8:	b2db      	uxtb	r3, r3
 80164ca:	2b03      	cmp	r3, #3
 80164cc:	d10f      	bne.n	80164ee <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80164ce:	68fb      	ldr	r3, [r7, #12]
 80164d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80164d4:	68db      	ldr	r3, [r3, #12]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d009      	beq.n	80164ee <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 80164da:	68fb      	ldr	r3, [r7, #12]
 80164dc:	2200      	movs	r2, #0
 80164de:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80164e8:	68db      	ldr	r3, [r3, #12]
 80164ea:	68f8      	ldr	r0, [r7, #12]
 80164ec:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80164ee:	2180      	movs	r1, #128	@ 0x80
 80164f0:	68f8      	ldr	r0, [r7, #12]
 80164f2:	f001 fd35 	bl	8017f60 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80164f6:	68f8      	ldr	r0, [r7, #12]
 80164f8:	f001 f8f1 	bl	80176de <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80164fc:	68fb      	ldr	r3, [r7, #12]
 80164fe:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8016502:	2b00      	cmp	r3, #0
 8016504:	d03a      	beq.n	801657c <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8016506:	68f8      	ldr	r0, [r7, #12]
 8016508:	f7ff fe42 	bl	8016190 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	2200      	movs	r2, #0
 8016510:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8016514:	e032      	b.n	801657c <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8016516:	7afb      	ldrb	r3, [r7, #11]
 8016518:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801651c:	b2db      	uxtb	r3, r3
 801651e:	4619      	mov	r1, r3
 8016520:	68f8      	ldr	r0, [r7, #12]
 8016522:	f000 f985 	bl	8016830 <USBD_CoreFindEP>
 8016526:	4603      	mov	r3, r0
 8016528:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801652a:	7dfb      	ldrb	r3, [r7, #23]
 801652c:	2bff      	cmp	r3, #255	@ 0xff
 801652e:	d025      	beq.n	801657c <USBD_LL_DataInStage+0x15a>
 8016530:	7dfb      	ldrb	r3, [r7, #23]
 8016532:	2b00      	cmp	r3, #0
 8016534:	d122      	bne.n	801657c <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016536:	68fb      	ldr	r3, [r7, #12]
 8016538:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801653c:	b2db      	uxtb	r3, r3
 801653e:	2b03      	cmp	r3, #3
 8016540:	d11c      	bne.n	801657c <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8016542:	7dfa      	ldrb	r2, [r7, #23]
 8016544:	68fb      	ldr	r3, [r7, #12]
 8016546:	32ae      	adds	r2, #174	@ 0xae
 8016548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801654c:	695b      	ldr	r3, [r3, #20]
 801654e:	2b00      	cmp	r3, #0
 8016550:	d014      	beq.n	801657c <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8016552:	7dfa      	ldrb	r2, [r7, #23]
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801655a:	7dfa      	ldrb	r2, [r7, #23]
 801655c:	68fb      	ldr	r3, [r7, #12]
 801655e:	32ae      	adds	r2, #174	@ 0xae
 8016560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016564:	695b      	ldr	r3, [r3, #20]
 8016566:	7afa      	ldrb	r2, [r7, #11]
 8016568:	4611      	mov	r1, r2
 801656a:	68f8      	ldr	r0, [r7, #12]
 801656c:	4798      	blx	r3
 801656e:	4603      	mov	r3, r0
 8016570:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8016572:	7dbb      	ldrb	r3, [r7, #22]
 8016574:	2b00      	cmp	r3, #0
 8016576:	d001      	beq.n	801657c <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8016578:	7dbb      	ldrb	r3, [r7, #22]
 801657a:	e000      	b.n	801657e <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801657c:	2300      	movs	r3, #0
}
 801657e:	4618      	mov	r0, r3
 8016580:	3718      	adds	r7, #24
 8016582:	46bd      	mov	sp, r7
 8016584:	bd80      	pop	{r7, pc}

08016586 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8016586:	b580      	push	{r7, lr}
 8016588:	b084      	sub	sp, #16
 801658a:	af00      	add	r7, sp, #0
 801658c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801658e:	2300      	movs	r3, #0
 8016590:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	2201      	movs	r2, #1
 8016596:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	2200      	movs	r2, #0
 801659e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80165a2:	687b      	ldr	r3, [r7, #4]
 80165a4:	2200      	movs	r2, #0
 80165a6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80165a8:	687b      	ldr	r3, [r7, #4]
 80165aa:	2200      	movs	r2, #0
 80165ac:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	2200      	movs	r2, #0
 80165b4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80165b8:	687b      	ldr	r3, [r7, #4]
 80165ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80165be:	2b00      	cmp	r3, #0
 80165c0:	d014      	beq.n	80165ec <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80165c2:	687b      	ldr	r3, [r7, #4]
 80165c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80165c8:	685b      	ldr	r3, [r3, #4]
 80165ca:	2b00      	cmp	r3, #0
 80165cc:	d00e      	beq.n	80165ec <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80165ce:	687b      	ldr	r3, [r7, #4]
 80165d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80165d4:	685b      	ldr	r3, [r3, #4]
 80165d6:	687a      	ldr	r2, [r7, #4]
 80165d8:	6852      	ldr	r2, [r2, #4]
 80165da:	b2d2      	uxtb	r2, r2
 80165dc:	4611      	mov	r1, r2
 80165de:	6878      	ldr	r0, [r7, #4]
 80165e0:	4798      	blx	r3
 80165e2:	4603      	mov	r3, r0
 80165e4:	2b00      	cmp	r3, #0
 80165e6:	d001      	beq.n	80165ec <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80165e8:	2303      	movs	r3, #3
 80165ea:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80165ec:	2340      	movs	r3, #64	@ 0x40
 80165ee:	2200      	movs	r2, #0
 80165f0:	2100      	movs	r1, #0
 80165f2:	6878      	ldr	r0, [r7, #4]
 80165f4:	f001 fc6f 	bl	8017ed6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80165f8:	687b      	ldr	r3, [r7, #4]
 80165fa:	2201      	movs	r2, #1
 80165fc:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8016600:	687b      	ldr	r3, [r7, #4]
 8016602:	2240      	movs	r2, #64	@ 0x40
 8016604:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8016608:	2340      	movs	r3, #64	@ 0x40
 801660a:	2200      	movs	r2, #0
 801660c:	2180      	movs	r1, #128	@ 0x80
 801660e:	6878      	ldr	r0, [r7, #4]
 8016610:	f001 fc61 	bl	8017ed6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	2201      	movs	r2, #1
 8016618:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	2240      	movs	r2, #64	@ 0x40
 801661e:	621a      	str	r2, [r3, #32]

  return ret;
 8016620:	7bfb      	ldrb	r3, [r7, #15]
}
 8016622:	4618      	mov	r0, r3
 8016624:	3710      	adds	r7, #16
 8016626:	46bd      	mov	sp, r7
 8016628:	bd80      	pop	{r7, pc}

0801662a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801662a:	b480      	push	{r7}
 801662c:	b083      	sub	sp, #12
 801662e:	af00      	add	r7, sp, #0
 8016630:	6078      	str	r0, [r7, #4]
 8016632:	460b      	mov	r3, r1
 8016634:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8016636:	687b      	ldr	r3, [r7, #4]
 8016638:	78fa      	ldrb	r2, [r7, #3]
 801663a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801663c:	2300      	movs	r3, #0
}
 801663e:	4618      	mov	r0, r3
 8016640:	370c      	adds	r7, #12
 8016642:	46bd      	mov	sp, r7
 8016644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016648:	4770      	bx	lr

0801664a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801664a:	b480      	push	{r7}
 801664c:	b083      	sub	sp, #12
 801664e:	af00      	add	r7, sp, #0
 8016650:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8016652:	687b      	ldr	r3, [r7, #4]
 8016654:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016658:	b2db      	uxtb	r3, r3
 801665a:	2b04      	cmp	r3, #4
 801665c:	d006      	beq.n	801666c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016664:	b2da      	uxtb	r2, r3
 8016666:	687b      	ldr	r3, [r7, #4]
 8016668:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801666c:	687b      	ldr	r3, [r7, #4]
 801666e:	2204      	movs	r2, #4
 8016670:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8016674:	2300      	movs	r3, #0
}
 8016676:	4618      	mov	r0, r3
 8016678:	370c      	adds	r7, #12
 801667a:	46bd      	mov	sp, r7
 801667c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016680:	4770      	bx	lr

08016682 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8016682:	b480      	push	{r7}
 8016684:	b083      	sub	sp, #12
 8016686:	af00      	add	r7, sp, #0
 8016688:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016690:	b2db      	uxtb	r3, r3
 8016692:	2b04      	cmp	r3, #4
 8016694:	d106      	bne.n	80166a4 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8016696:	687b      	ldr	r3, [r7, #4]
 8016698:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801669c:	b2da      	uxtb	r2, r3
 801669e:	687b      	ldr	r3, [r7, #4]
 80166a0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 80166a4:	2300      	movs	r3, #0
}
 80166a6:	4618      	mov	r0, r3
 80166a8:	370c      	adds	r7, #12
 80166aa:	46bd      	mov	sp, r7
 80166ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80166b0:	4770      	bx	lr

080166b2 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80166b2:	b580      	push	{r7, lr}
 80166b4:	b082      	sub	sp, #8
 80166b6:	af00      	add	r7, sp, #0
 80166b8:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80166c0:	b2db      	uxtb	r3, r3
 80166c2:	2b03      	cmp	r3, #3
 80166c4:	d110      	bne.n	80166e8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80166c6:	687b      	ldr	r3, [r7, #4]
 80166c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d00b      	beq.n	80166e8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166d6:	69db      	ldr	r3, [r3, #28]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d005      	beq.n	80166e8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80166dc:	687b      	ldr	r3, [r7, #4]
 80166de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80166e2:	69db      	ldr	r3, [r3, #28]
 80166e4:	6878      	ldr	r0, [r7, #4]
 80166e6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80166e8:	2300      	movs	r3, #0
}
 80166ea:	4618      	mov	r0, r3
 80166ec:	3708      	adds	r7, #8
 80166ee:	46bd      	mov	sp, r7
 80166f0:	bd80      	pop	{r7, pc}

080166f2 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80166f2:	b580      	push	{r7, lr}
 80166f4:	b082      	sub	sp, #8
 80166f6:	af00      	add	r7, sp, #0
 80166f8:	6078      	str	r0, [r7, #4]
 80166fa:	460b      	mov	r3, r1
 80166fc:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80166fe:	687b      	ldr	r3, [r7, #4]
 8016700:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016704:	687b      	ldr	r3, [r7, #4]
 8016706:	32ae      	adds	r2, #174	@ 0xae
 8016708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801670c:	2b00      	cmp	r3, #0
 801670e:	d101      	bne.n	8016714 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8016710:	2303      	movs	r3, #3
 8016712:	e01c      	b.n	801674e <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801671a:	b2db      	uxtb	r3, r3
 801671c:	2b03      	cmp	r3, #3
 801671e:	d115      	bne.n	801674c <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8016720:	687b      	ldr	r3, [r7, #4]
 8016722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	32ae      	adds	r2, #174	@ 0xae
 801672a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801672e:	6a1b      	ldr	r3, [r3, #32]
 8016730:	2b00      	cmp	r3, #0
 8016732:	d00b      	beq.n	801674c <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8016734:	687b      	ldr	r3, [r7, #4]
 8016736:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	32ae      	adds	r2, #174	@ 0xae
 801673e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016742:	6a1b      	ldr	r3, [r3, #32]
 8016744:	78fa      	ldrb	r2, [r7, #3]
 8016746:	4611      	mov	r1, r2
 8016748:	6878      	ldr	r0, [r7, #4]
 801674a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801674c:	2300      	movs	r3, #0
}
 801674e:	4618      	mov	r0, r3
 8016750:	3708      	adds	r7, #8
 8016752:	46bd      	mov	sp, r7
 8016754:	bd80      	pop	{r7, pc}

08016756 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8016756:	b580      	push	{r7, lr}
 8016758:	b082      	sub	sp, #8
 801675a:	af00      	add	r7, sp, #0
 801675c:	6078      	str	r0, [r7, #4]
 801675e:	460b      	mov	r3, r1
 8016760:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8016762:	687b      	ldr	r3, [r7, #4]
 8016764:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	32ae      	adds	r2, #174	@ 0xae
 801676c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016770:	2b00      	cmp	r3, #0
 8016772:	d101      	bne.n	8016778 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8016774:	2303      	movs	r3, #3
 8016776:	e01c      	b.n	80167b2 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8016778:	687b      	ldr	r3, [r7, #4]
 801677a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801677e:	b2db      	uxtb	r3, r3
 8016780:	2b03      	cmp	r3, #3
 8016782:	d115      	bne.n	80167b0 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8016784:	687b      	ldr	r3, [r7, #4]
 8016786:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	32ae      	adds	r2, #174	@ 0xae
 801678e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016794:	2b00      	cmp	r3, #0
 8016796:	d00b      	beq.n	80167b0 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801679e:	687b      	ldr	r3, [r7, #4]
 80167a0:	32ae      	adds	r2, #174	@ 0xae
 80167a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80167a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80167a8:	78fa      	ldrb	r2, [r7, #3]
 80167aa:	4611      	mov	r1, r2
 80167ac:	6878      	ldr	r0, [r7, #4]
 80167ae:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80167b0:	2300      	movs	r3, #0
}
 80167b2:	4618      	mov	r0, r3
 80167b4:	3708      	adds	r7, #8
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bd80      	pop	{r7, pc}

080167ba <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80167ba:	b480      	push	{r7}
 80167bc:	b083      	sub	sp, #12
 80167be:	af00      	add	r7, sp, #0
 80167c0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80167c2:	2300      	movs	r3, #0
}
 80167c4:	4618      	mov	r0, r3
 80167c6:	370c      	adds	r7, #12
 80167c8:	46bd      	mov	sp, r7
 80167ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167ce:	4770      	bx	lr

080167d0 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80167d0:	b580      	push	{r7, lr}
 80167d2:	b084      	sub	sp, #16
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80167d8:	2300      	movs	r3, #0
 80167da:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	2201      	movs	r2, #1
 80167e0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80167e4:	687b      	ldr	r3, [r7, #4]
 80167e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d00e      	beq.n	801680c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80167ee:	687b      	ldr	r3, [r7, #4]
 80167f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80167f4:	685b      	ldr	r3, [r3, #4]
 80167f6:	687a      	ldr	r2, [r7, #4]
 80167f8:	6852      	ldr	r2, [r2, #4]
 80167fa:	b2d2      	uxtb	r2, r2
 80167fc:	4611      	mov	r1, r2
 80167fe:	6878      	ldr	r0, [r7, #4]
 8016800:	4798      	blx	r3
 8016802:	4603      	mov	r3, r0
 8016804:	2b00      	cmp	r3, #0
 8016806:	d001      	beq.n	801680c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8016808:	2303      	movs	r3, #3
 801680a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801680c:	7bfb      	ldrb	r3, [r7, #15]
}
 801680e:	4618      	mov	r0, r3
 8016810:	3710      	adds	r7, #16
 8016812:	46bd      	mov	sp, r7
 8016814:	bd80      	pop	{r7, pc}

08016816 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016816:	b480      	push	{r7}
 8016818:	b083      	sub	sp, #12
 801681a:	af00      	add	r7, sp, #0
 801681c:	6078      	str	r0, [r7, #4]
 801681e:	460b      	mov	r3, r1
 8016820:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8016822:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8016824:	4618      	mov	r0, r3
 8016826:	370c      	adds	r7, #12
 8016828:	46bd      	mov	sp, r7
 801682a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801682e:	4770      	bx	lr

08016830 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8016830:	b480      	push	{r7}
 8016832:	b083      	sub	sp, #12
 8016834:	af00      	add	r7, sp, #0
 8016836:	6078      	str	r0, [r7, #4]
 8016838:	460b      	mov	r3, r1
 801683a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801683c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801683e:	4618      	mov	r0, r3
 8016840:	370c      	adds	r7, #12
 8016842:	46bd      	mov	sp, r7
 8016844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016848:	4770      	bx	lr

0801684a <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801684a:	b580      	push	{r7, lr}
 801684c:	b086      	sub	sp, #24
 801684e:	af00      	add	r7, sp, #0
 8016850:	6078      	str	r0, [r7, #4]
 8016852:	460b      	mov	r3, r1
 8016854:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801685a:	687b      	ldr	r3, [r7, #4]
 801685c:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801685e:	2300      	movs	r3, #0
 8016860:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	885b      	ldrh	r3, [r3, #2]
 8016866:	b29b      	uxth	r3, r3
 8016868:	68fa      	ldr	r2, [r7, #12]
 801686a:	7812      	ldrb	r2, [r2, #0]
 801686c:	4293      	cmp	r3, r2
 801686e:	d91f      	bls.n	80168b0 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8016870:	68fb      	ldr	r3, [r7, #12]
 8016872:	781b      	ldrb	r3, [r3, #0]
 8016874:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8016876:	e013      	b.n	80168a0 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8016878:	f107 030a 	add.w	r3, r7, #10
 801687c:	4619      	mov	r1, r3
 801687e:	6978      	ldr	r0, [r7, #20]
 8016880:	f000 f81b 	bl	80168ba <USBD_GetNextDesc>
 8016884:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8016886:	697b      	ldr	r3, [r7, #20]
 8016888:	785b      	ldrb	r3, [r3, #1]
 801688a:	2b05      	cmp	r3, #5
 801688c:	d108      	bne.n	80168a0 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801688e:	697b      	ldr	r3, [r7, #20]
 8016890:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8016892:	693b      	ldr	r3, [r7, #16]
 8016894:	789b      	ldrb	r3, [r3, #2]
 8016896:	78fa      	ldrb	r2, [r7, #3]
 8016898:	429a      	cmp	r2, r3
 801689a:	d008      	beq.n	80168ae <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801689c:	2300      	movs	r3, #0
 801689e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80168a0:	68fb      	ldr	r3, [r7, #12]
 80168a2:	885b      	ldrh	r3, [r3, #2]
 80168a4:	b29a      	uxth	r2, r3
 80168a6:	897b      	ldrh	r3, [r7, #10]
 80168a8:	429a      	cmp	r2, r3
 80168aa:	d8e5      	bhi.n	8016878 <USBD_GetEpDesc+0x2e>
 80168ac:	e000      	b.n	80168b0 <USBD_GetEpDesc+0x66>
          break;
 80168ae:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80168b0:	693b      	ldr	r3, [r7, #16]
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	3718      	adds	r7, #24
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bd80      	pop	{r7, pc}

080168ba <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80168ba:	b480      	push	{r7}
 80168bc:	b085      	sub	sp, #20
 80168be:	af00      	add	r7, sp, #0
 80168c0:	6078      	str	r0, [r7, #4]
 80168c2:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80168c8:	683b      	ldr	r3, [r7, #0]
 80168ca:	881b      	ldrh	r3, [r3, #0]
 80168cc:	68fa      	ldr	r2, [r7, #12]
 80168ce:	7812      	ldrb	r2, [r2, #0]
 80168d0:	4413      	add	r3, r2
 80168d2:	b29a      	uxth	r2, r3
 80168d4:	683b      	ldr	r3, [r7, #0]
 80168d6:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80168d8:	68fb      	ldr	r3, [r7, #12]
 80168da:	781b      	ldrb	r3, [r3, #0]
 80168dc:	461a      	mov	r2, r3
 80168de:	687b      	ldr	r3, [r7, #4]
 80168e0:	4413      	add	r3, r2
 80168e2:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80168e4:	68fb      	ldr	r3, [r7, #12]
}
 80168e6:	4618      	mov	r0, r3
 80168e8:	3714      	adds	r7, #20
 80168ea:	46bd      	mov	sp, r7
 80168ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80168f0:	4770      	bx	lr

080168f2 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80168f2:	b480      	push	{r7}
 80168f4:	b087      	sub	sp, #28
 80168f6:	af00      	add	r7, sp, #0
 80168f8:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80168fa:	687b      	ldr	r3, [r7, #4]
 80168fc:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80168fe:	697b      	ldr	r3, [r7, #20]
 8016900:	781b      	ldrb	r3, [r3, #0]
 8016902:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8016904:	697b      	ldr	r3, [r7, #20]
 8016906:	3301      	adds	r3, #1
 8016908:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801690a:	697b      	ldr	r3, [r7, #20]
 801690c:	781b      	ldrb	r3, [r3, #0]
 801690e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8016910:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8016914:	021b      	lsls	r3, r3, #8
 8016916:	b21a      	sxth	r2, r3
 8016918:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801691c:	4313      	orrs	r3, r2
 801691e:	b21b      	sxth	r3, r3
 8016920:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8016922:	89fb      	ldrh	r3, [r7, #14]
}
 8016924:	4618      	mov	r0, r3
 8016926:	371c      	adds	r7, #28
 8016928:	46bd      	mov	sp, r7
 801692a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801692e:	4770      	bx	lr

08016930 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016930:	b580      	push	{r7, lr}
 8016932:	b084      	sub	sp, #16
 8016934:	af00      	add	r7, sp, #0
 8016936:	6078      	str	r0, [r7, #4]
 8016938:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801693a:	2300      	movs	r3, #0
 801693c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801693e:	683b      	ldr	r3, [r7, #0]
 8016940:	781b      	ldrb	r3, [r3, #0]
 8016942:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016946:	2b40      	cmp	r3, #64	@ 0x40
 8016948:	d005      	beq.n	8016956 <USBD_StdDevReq+0x26>
 801694a:	2b40      	cmp	r3, #64	@ 0x40
 801694c:	d857      	bhi.n	80169fe <USBD_StdDevReq+0xce>
 801694e:	2b00      	cmp	r3, #0
 8016950:	d00f      	beq.n	8016972 <USBD_StdDevReq+0x42>
 8016952:	2b20      	cmp	r3, #32
 8016954:	d153      	bne.n	80169fe <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8016956:	687b      	ldr	r3, [r7, #4]
 8016958:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801695c:	687b      	ldr	r3, [r7, #4]
 801695e:	32ae      	adds	r2, #174	@ 0xae
 8016960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016964:	689b      	ldr	r3, [r3, #8]
 8016966:	6839      	ldr	r1, [r7, #0]
 8016968:	6878      	ldr	r0, [r7, #4]
 801696a:	4798      	blx	r3
 801696c:	4603      	mov	r3, r0
 801696e:	73fb      	strb	r3, [r7, #15]
      break;
 8016970:	e04a      	b.n	8016a08 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016972:	683b      	ldr	r3, [r7, #0]
 8016974:	785b      	ldrb	r3, [r3, #1]
 8016976:	2b09      	cmp	r3, #9
 8016978:	d83b      	bhi.n	80169f2 <USBD_StdDevReq+0xc2>
 801697a:	a201      	add	r2, pc, #4	@ (adr r2, 8016980 <USBD_StdDevReq+0x50>)
 801697c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016980:	080169d5 	.word	0x080169d5
 8016984:	080169e9 	.word	0x080169e9
 8016988:	080169f3 	.word	0x080169f3
 801698c:	080169df 	.word	0x080169df
 8016990:	080169f3 	.word	0x080169f3
 8016994:	080169b3 	.word	0x080169b3
 8016998:	080169a9 	.word	0x080169a9
 801699c:	080169f3 	.word	0x080169f3
 80169a0:	080169cb 	.word	0x080169cb
 80169a4:	080169bd 	.word	0x080169bd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80169a8:	6839      	ldr	r1, [r7, #0]
 80169aa:	6878      	ldr	r0, [r7, #4]
 80169ac:	f000 fa3c 	bl	8016e28 <USBD_GetDescriptor>
          break;
 80169b0:	e024      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80169b2:	6839      	ldr	r1, [r7, #0]
 80169b4:	6878      	ldr	r0, [r7, #4]
 80169b6:	f000 fbcb 	bl	8017150 <USBD_SetAddress>
          break;
 80169ba:	e01f      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80169bc:	6839      	ldr	r1, [r7, #0]
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	f000 fc0a 	bl	80171d8 <USBD_SetConfig>
 80169c4:	4603      	mov	r3, r0
 80169c6:	73fb      	strb	r3, [r7, #15]
          break;
 80169c8:	e018      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80169ca:	6839      	ldr	r1, [r7, #0]
 80169cc:	6878      	ldr	r0, [r7, #4]
 80169ce:	f000 fcad 	bl	801732c <USBD_GetConfig>
          break;
 80169d2:	e013      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80169d4:	6839      	ldr	r1, [r7, #0]
 80169d6:	6878      	ldr	r0, [r7, #4]
 80169d8:	f000 fcde 	bl	8017398 <USBD_GetStatus>
          break;
 80169dc:	e00e      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80169de:	6839      	ldr	r1, [r7, #0]
 80169e0:	6878      	ldr	r0, [r7, #4]
 80169e2:	f000 fd0d 	bl	8017400 <USBD_SetFeature>
          break;
 80169e6:	e009      	b.n	80169fc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80169e8:	6839      	ldr	r1, [r7, #0]
 80169ea:	6878      	ldr	r0, [r7, #4]
 80169ec:	f000 fd31 	bl	8017452 <USBD_ClrFeature>
          break;
 80169f0:	e004      	b.n	80169fc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80169f2:	6839      	ldr	r1, [r7, #0]
 80169f4:	6878      	ldr	r0, [r7, #4]
 80169f6:	f000 fd88 	bl	801750a <USBD_CtlError>
          break;
 80169fa:	bf00      	nop
      }
      break;
 80169fc:	e004      	b.n	8016a08 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80169fe:	6839      	ldr	r1, [r7, #0]
 8016a00:	6878      	ldr	r0, [r7, #4]
 8016a02:	f000 fd82 	bl	801750a <USBD_CtlError>
      break;
 8016a06:	bf00      	nop
  }

  return ret;
 8016a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a0a:	4618      	mov	r0, r3
 8016a0c:	3710      	adds	r7, #16
 8016a0e:	46bd      	mov	sp, r7
 8016a10:	bd80      	pop	{r7, pc}
 8016a12:	bf00      	nop

08016a14 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016a14:	b580      	push	{r7, lr}
 8016a16:	b084      	sub	sp, #16
 8016a18:	af00      	add	r7, sp, #0
 8016a1a:	6078      	str	r0, [r7, #4]
 8016a1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8016a1e:	2300      	movs	r3, #0
 8016a20:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016a22:	683b      	ldr	r3, [r7, #0]
 8016a24:	781b      	ldrb	r3, [r3, #0]
 8016a26:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016a2a:	2b40      	cmp	r3, #64	@ 0x40
 8016a2c:	d005      	beq.n	8016a3a <USBD_StdItfReq+0x26>
 8016a2e:	2b40      	cmp	r3, #64	@ 0x40
 8016a30:	d852      	bhi.n	8016ad8 <USBD_StdItfReq+0xc4>
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d001      	beq.n	8016a3a <USBD_StdItfReq+0x26>
 8016a36:	2b20      	cmp	r3, #32
 8016a38:	d14e      	bne.n	8016ad8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8016a3a:	687b      	ldr	r3, [r7, #4]
 8016a3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016a40:	b2db      	uxtb	r3, r3
 8016a42:	3b01      	subs	r3, #1
 8016a44:	2b02      	cmp	r3, #2
 8016a46:	d840      	bhi.n	8016aca <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8016a48:	683b      	ldr	r3, [r7, #0]
 8016a4a:	889b      	ldrh	r3, [r3, #4]
 8016a4c:	b2db      	uxtb	r3, r3
 8016a4e:	2b01      	cmp	r3, #1
 8016a50:	d836      	bhi.n	8016ac0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8016a52:	683b      	ldr	r3, [r7, #0]
 8016a54:	889b      	ldrh	r3, [r3, #4]
 8016a56:	b2db      	uxtb	r3, r3
 8016a58:	4619      	mov	r1, r3
 8016a5a:	6878      	ldr	r0, [r7, #4]
 8016a5c:	f7ff fedb 	bl	8016816 <USBD_CoreFindIF>
 8016a60:	4603      	mov	r3, r0
 8016a62:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016a64:	7bbb      	ldrb	r3, [r7, #14]
 8016a66:	2bff      	cmp	r3, #255	@ 0xff
 8016a68:	d01d      	beq.n	8016aa6 <USBD_StdItfReq+0x92>
 8016a6a:	7bbb      	ldrb	r3, [r7, #14]
 8016a6c:	2b00      	cmp	r3, #0
 8016a6e:	d11a      	bne.n	8016aa6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8016a70:	7bba      	ldrb	r2, [r7, #14]
 8016a72:	687b      	ldr	r3, [r7, #4]
 8016a74:	32ae      	adds	r2, #174	@ 0xae
 8016a76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a7a:	689b      	ldr	r3, [r3, #8]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	d00f      	beq.n	8016aa0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8016a80:	7bba      	ldrb	r2, [r7, #14]
 8016a82:	687b      	ldr	r3, [r7, #4]
 8016a84:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016a88:	7bba      	ldrb	r2, [r7, #14]
 8016a8a:	687b      	ldr	r3, [r7, #4]
 8016a8c:	32ae      	adds	r2, #174	@ 0xae
 8016a8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016a92:	689b      	ldr	r3, [r3, #8]
 8016a94:	6839      	ldr	r1, [r7, #0]
 8016a96:	6878      	ldr	r0, [r7, #4]
 8016a98:	4798      	blx	r3
 8016a9a:	4603      	mov	r3, r0
 8016a9c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016a9e:	e004      	b.n	8016aaa <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8016aa0:	2303      	movs	r3, #3
 8016aa2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8016aa4:	e001      	b.n	8016aaa <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8016aa6:	2303      	movs	r3, #3
 8016aa8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8016aaa:	683b      	ldr	r3, [r7, #0]
 8016aac:	88db      	ldrh	r3, [r3, #6]
 8016aae:	2b00      	cmp	r3, #0
 8016ab0:	d110      	bne.n	8016ad4 <USBD_StdItfReq+0xc0>
 8016ab2:	7bfb      	ldrb	r3, [r7, #15]
 8016ab4:	2b00      	cmp	r3, #0
 8016ab6:	d10d      	bne.n	8016ad4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8016ab8:	6878      	ldr	r0, [r7, #4]
 8016aba:	f000 fdfd 	bl	80176b8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8016abe:	e009      	b.n	8016ad4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8016ac0:	6839      	ldr	r1, [r7, #0]
 8016ac2:	6878      	ldr	r0, [r7, #4]
 8016ac4:	f000 fd21 	bl	801750a <USBD_CtlError>
          break;
 8016ac8:	e004      	b.n	8016ad4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8016aca:	6839      	ldr	r1, [r7, #0]
 8016acc:	6878      	ldr	r0, [r7, #4]
 8016ace:	f000 fd1c 	bl	801750a <USBD_CtlError>
          break;
 8016ad2:	e000      	b.n	8016ad6 <USBD_StdItfReq+0xc2>
          break;
 8016ad4:	bf00      	nop
      }
      break;
 8016ad6:	e004      	b.n	8016ae2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8016ad8:	6839      	ldr	r1, [r7, #0]
 8016ada:	6878      	ldr	r0, [r7, #4]
 8016adc:	f000 fd15 	bl	801750a <USBD_CtlError>
      break;
 8016ae0:	bf00      	nop
  }

  return ret;
 8016ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8016ae4:	4618      	mov	r0, r3
 8016ae6:	3710      	adds	r7, #16
 8016ae8:	46bd      	mov	sp, r7
 8016aea:	bd80      	pop	{r7, pc}

08016aec <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016aec:	b580      	push	{r7, lr}
 8016aee:	b084      	sub	sp, #16
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	6078      	str	r0, [r7, #4]
 8016af4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8016af6:	2300      	movs	r3, #0
 8016af8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8016afa:	683b      	ldr	r3, [r7, #0]
 8016afc:	889b      	ldrh	r3, [r3, #4]
 8016afe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8016b00:	683b      	ldr	r3, [r7, #0]
 8016b02:	781b      	ldrb	r3, [r3, #0]
 8016b04:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8016b08:	2b40      	cmp	r3, #64	@ 0x40
 8016b0a:	d007      	beq.n	8016b1c <USBD_StdEPReq+0x30>
 8016b0c:	2b40      	cmp	r3, #64	@ 0x40
 8016b0e:	f200 817f 	bhi.w	8016e10 <USBD_StdEPReq+0x324>
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d02a      	beq.n	8016b6c <USBD_StdEPReq+0x80>
 8016b16:	2b20      	cmp	r3, #32
 8016b18:	f040 817a 	bne.w	8016e10 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8016b1c:	7bbb      	ldrb	r3, [r7, #14]
 8016b1e:	4619      	mov	r1, r3
 8016b20:	6878      	ldr	r0, [r7, #4]
 8016b22:	f7ff fe85 	bl	8016830 <USBD_CoreFindEP>
 8016b26:	4603      	mov	r3, r0
 8016b28:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016b2a:	7b7b      	ldrb	r3, [r7, #13]
 8016b2c:	2bff      	cmp	r3, #255	@ 0xff
 8016b2e:	f000 8174 	beq.w	8016e1a <USBD_StdEPReq+0x32e>
 8016b32:	7b7b      	ldrb	r3, [r7, #13]
 8016b34:	2b00      	cmp	r3, #0
 8016b36:	f040 8170 	bne.w	8016e1a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8016b3a:	7b7a      	ldrb	r2, [r7, #13]
 8016b3c:	687b      	ldr	r3, [r7, #4]
 8016b3e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8016b42:	7b7a      	ldrb	r2, [r7, #13]
 8016b44:	687b      	ldr	r3, [r7, #4]
 8016b46:	32ae      	adds	r2, #174	@ 0xae
 8016b48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b4c:	689b      	ldr	r3, [r3, #8]
 8016b4e:	2b00      	cmp	r3, #0
 8016b50:	f000 8163 	beq.w	8016e1a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8016b54:	7b7a      	ldrb	r2, [r7, #13]
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	32ae      	adds	r2, #174	@ 0xae
 8016b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b5e:	689b      	ldr	r3, [r3, #8]
 8016b60:	6839      	ldr	r1, [r7, #0]
 8016b62:	6878      	ldr	r0, [r7, #4]
 8016b64:	4798      	blx	r3
 8016b66:	4603      	mov	r3, r0
 8016b68:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8016b6a:	e156      	b.n	8016e1a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8016b6c:	683b      	ldr	r3, [r7, #0]
 8016b6e:	785b      	ldrb	r3, [r3, #1]
 8016b70:	2b03      	cmp	r3, #3
 8016b72:	d008      	beq.n	8016b86 <USBD_StdEPReq+0x9a>
 8016b74:	2b03      	cmp	r3, #3
 8016b76:	f300 8145 	bgt.w	8016e04 <USBD_StdEPReq+0x318>
 8016b7a:	2b00      	cmp	r3, #0
 8016b7c:	f000 809b 	beq.w	8016cb6 <USBD_StdEPReq+0x1ca>
 8016b80:	2b01      	cmp	r3, #1
 8016b82:	d03c      	beq.n	8016bfe <USBD_StdEPReq+0x112>
 8016b84:	e13e      	b.n	8016e04 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016b8c:	b2db      	uxtb	r3, r3
 8016b8e:	2b02      	cmp	r3, #2
 8016b90:	d002      	beq.n	8016b98 <USBD_StdEPReq+0xac>
 8016b92:	2b03      	cmp	r3, #3
 8016b94:	d016      	beq.n	8016bc4 <USBD_StdEPReq+0xd8>
 8016b96:	e02c      	b.n	8016bf2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016b98:	7bbb      	ldrb	r3, [r7, #14]
 8016b9a:	2b00      	cmp	r3, #0
 8016b9c:	d00d      	beq.n	8016bba <USBD_StdEPReq+0xce>
 8016b9e:	7bbb      	ldrb	r3, [r7, #14]
 8016ba0:	2b80      	cmp	r3, #128	@ 0x80
 8016ba2:	d00a      	beq.n	8016bba <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016ba4:	7bbb      	ldrb	r3, [r7, #14]
 8016ba6:	4619      	mov	r1, r3
 8016ba8:	6878      	ldr	r0, [r7, #4]
 8016baa:	f001 f9d9 	bl	8017f60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016bae:	2180      	movs	r1, #128	@ 0x80
 8016bb0:	6878      	ldr	r0, [r7, #4]
 8016bb2:	f001 f9d5 	bl	8017f60 <USBD_LL_StallEP>
 8016bb6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016bb8:	e020      	b.n	8016bfc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8016bba:	6839      	ldr	r1, [r7, #0]
 8016bbc:	6878      	ldr	r0, [r7, #4]
 8016bbe:	f000 fca4 	bl	801750a <USBD_CtlError>
              break;
 8016bc2:	e01b      	b.n	8016bfc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016bc4:	683b      	ldr	r3, [r7, #0]
 8016bc6:	885b      	ldrh	r3, [r3, #2]
 8016bc8:	2b00      	cmp	r3, #0
 8016bca:	d10e      	bne.n	8016bea <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8016bcc:	7bbb      	ldrb	r3, [r7, #14]
 8016bce:	2b00      	cmp	r3, #0
 8016bd0:	d00b      	beq.n	8016bea <USBD_StdEPReq+0xfe>
 8016bd2:	7bbb      	ldrb	r3, [r7, #14]
 8016bd4:	2b80      	cmp	r3, #128	@ 0x80
 8016bd6:	d008      	beq.n	8016bea <USBD_StdEPReq+0xfe>
 8016bd8:	683b      	ldr	r3, [r7, #0]
 8016bda:	88db      	ldrh	r3, [r3, #6]
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d104      	bne.n	8016bea <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8016be0:	7bbb      	ldrb	r3, [r7, #14]
 8016be2:	4619      	mov	r1, r3
 8016be4:	6878      	ldr	r0, [r7, #4]
 8016be6:	f001 f9bb 	bl	8017f60 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8016bea:	6878      	ldr	r0, [r7, #4]
 8016bec:	f000 fd64 	bl	80176b8 <USBD_CtlSendStatus>

              break;
 8016bf0:	e004      	b.n	8016bfc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8016bf2:	6839      	ldr	r1, [r7, #0]
 8016bf4:	6878      	ldr	r0, [r7, #4]
 8016bf6:	f000 fc88 	bl	801750a <USBD_CtlError>
              break;
 8016bfa:	bf00      	nop
          }
          break;
 8016bfc:	e107      	b.n	8016e0e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8016bfe:	687b      	ldr	r3, [r7, #4]
 8016c00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016c04:	b2db      	uxtb	r3, r3
 8016c06:	2b02      	cmp	r3, #2
 8016c08:	d002      	beq.n	8016c10 <USBD_StdEPReq+0x124>
 8016c0a:	2b03      	cmp	r3, #3
 8016c0c:	d016      	beq.n	8016c3c <USBD_StdEPReq+0x150>
 8016c0e:	e04b      	b.n	8016ca8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016c10:	7bbb      	ldrb	r3, [r7, #14]
 8016c12:	2b00      	cmp	r3, #0
 8016c14:	d00d      	beq.n	8016c32 <USBD_StdEPReq+0x146>
 8016c16:	7bbb      	ldrb	r3, [r7, #14]
 8016c18:	2b80      	cmp	r3, #128	@ 0x80
 8016c1a:	d00a      	beq.n	8016c32 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8016c1c:	7bbb      	ldrb	r3, [r7, #14]
 8016c1e:	4619      	mov	r1, r3
 8016c20:	6878      	ldr	r0, [r7, #4]
 8016c22:	f001 f99d 	bl	8017f60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8016c26:	2180      	movs	r1, #128	@ 0x80
 8016c28:	6878      	ldr	r0, [r7, #4]
 8016c2a:	f001 f999 	bl	8017f60 <USBD_LL_StallEP>
 8016c2e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8016c30:	e040      	b.n	8016cb4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8016c32:	6839      	ldr	r1, [r7, #0]
 8016c34:	6878      	ldr	r0, [r7, #4]
 8016c36:	f000 fc68 	bl	801750a <USBD_CtlError>
              break;
 8016c3a:	e03b      	b.n	8016cb4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8016c3c:	683b      	ldr	r3, [r7, #0]
 8016c3e:	885b      	ldrh	r3, [r3, #2]
 8016c40:	2b00      	cmp	r3, #0
 8016c42:	d136      	bne.n	8016cb2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8016c44:	7bbb      	ldrb	r3, [r7, #14]
 8016c46:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016c4a:	2b00      	cmp	r3, #0
 8016c4c:	d004      	beq.n	8016c58 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8016c4e:	7bbb      	ldrb	r3, [r7, #14]
 8016c50:	4619      	mov	r1, r3
 8016c52:	6878      	ldr	r0, [r7, #4]
 8016c54:	f001 f9a3 	bl	8017f9e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8016c58:	6878      	ldr	r0, [r7, #4]
 8016c5a:	f000 fd2d 	bl	80176b8 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8016c5e:	7bbb      	ldrb	r3, [r7, #14]
 8016c60:	4619      	mov	r1, r3
 8016c62:	6878      	ldr	r0, [r7, #4]
 8016c64:	f7ff fde4 	bl	8016830 <USBD_CoreFindEP>
 8016c68:	4603      	mov	r3, r0
 8016c6a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8016c6c:	7b7b      	ldrb	r3, [r7, #13]
 8016c6e:	2bff      	cmp	r3, #255	@ 0xff
 8016c70:	d01f      	beq.n	8016cb2 <USBD_StdEPReq+0x1c6>
 8016c72:	7b7b      	ldrb	r3, [r7, #13]
 8016c74:	2b00      	cmp	r3, #0
 8016c76:	d11c      	bne.n	8016cb2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8016c78:	7b7a      	ldrb	r2, [r7, #13]
 8016c7a:	687b      	ldr	r3, [r7, #4]
 8016c7c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8016c80:	7b7a      	ldrb	r2, [r7, #13]
 8016c82:	687b      	ldr	r3, [r7, #4]
 8016c84:	32ae      	adds	r2, #174	@ 0xae
 8016c86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c8a:	689b      	ldr	r3, [r3, #8]
 8016c8c:	2b00      	cmp	r3, #0
 8016c8e:	d010      	beq.n	8016cb2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8016c90:	7b7a      	ldrb	r2, [r7, #13]
 8016c92:	687b      	ldr	r3, [r7, #4]
 8016c94:	32ae      	adds	r2, #174	@ 0xae
 8016c96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016c9a:	689b      	ldr	r3, [r3, #8]
 8016c9c:	6839      	ldr	r1, [r7, #0]
 8016c9e:	6878      	ldr	r0, [r7, #4]
 8016ca0:	4798      	blx	r3
 8016ca2:	4603      	mov	r3, r0
 8016ca4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8016ca6:	e004      	b.n	8016cb2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8016ca8:	6839      	ldr	r1, [r7, #0]
 8016caa:	6878      	ldr	r0, [r7, #4]
 8016cac:	f000 fc2d 	bl	801750a <USBD_CtlError>
              break;
 8016cb0:	e000      	b.n	8016cb4 <USBD_StdEPReq+0x1c8>
              break;
 8016cb2:	bf00      	nop
          }
          break;
 8016cb4:	e0ab      	b.n	8016e0e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8016cb6:	687b      	ldr	r3, [r7, #4]
 8016cb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8016cbc:	b2db      	uxtb	r3, r3
 8016cbe:	2b02      	cmp	r3, #2
 8016cc0:	d002      	beq.n	8016cc8 <USBD_StdEPReq+0x1dc>
 8016cc2:	2b03      	cmp	r3, #3
 8016cc4:	d032      	beq.n	8016d2c <USBD_StdEPReq+0x240>
 8016cc6:	e097      	b.n	8016df8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8016cc8:	7bbb      	ldrb	r3, [r7, #14]
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d007      	beq.n	8016cde <USBD_StdEPReq+0x1f2>
 8016cce:	7bbb      	ldrb	r3, [r7, #14]
 8016cd0:	2b80      	cmp	r3, #128	@ 0x80
 8016cd2:	d004      	beq.n	8016cde <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8016cd4:	6839      	ldr	r1, [r7, #0]
 8016cd6:	6878      	ldr	r0, [r7, #4]
 8016cd8:	f000 fc17 	bl	801750a <USBD_CtlError>
                break;
 8016cdc:	e091      	b.n	8016e02 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016cde:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016ce2:	2b00      	cmp	r3, #0
 8016ce4:	da0b      	bge.n	8016cfe <USBD_StdEPReq+0x212>
 8016ce6:	7bbb      	ldrb	r3, [r7, #14]
 8016ce8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016cec:	4613      	mov	r3, r2
 8016cee:	009b      	lsls	r3, r3, #2
 8016cf0:	4413      	add	r3, r2
 8016cf2:	009b      	lsls	r3, r3, #2
 8016cf4:	3310      	adds	r3, #16
 8016cf6:	687a      	ldr	r2, [r7, #4]
 8016cf8:	4413      	add	r3, r2
 8016cfa:	3304      	adds	r3, #4
 8016cfc:	e00b      	b.n	8016d16 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016cfe:	7bbb      	ldrb	r3, [r7, #14]
 8016d00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016d04:	4613      	mov	r3, r2
 8016d06:	009b      	lsls	r3, r3, #2
 8016d08:	4413      	add	r3, r2
 8016d0a:	009b      	lsls	r3, r3, #2
 8016d0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016d10:	687a      	ldr	r2, [r7, #4]
 8016d12:	4413      	add	r3, r2
 8016d14:	3304      	adds	r3, #4
 8016d16:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8016d18:	68bb      	ldr	r3, [r7, #8]
 8016d1a:	2200      	movs	r2, #0
 8016d1c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016d1e:	68bb      	ldr	r3, [r7, #8]
 8016d20:	2202      	movs	r2, #2
 8016d22:	4619      	mov	r1, r3
 8016d24:	6878      	ldr	r0, [r7, #4]
 8016d26:	f000 fc6d 	bl	8017604 <USBD_CtlSendData>
              break;
 8016d2a:	e06a      	b.n	8016e02 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8016d2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	da11      	bge.n	8016d58 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8016d34:	7bbb      	ldrb	r3, [r7, #14]
 8016d36:	f003 020f 	and.w	r2, r3, #15
 8016d3a:	6879      	ldr	r1, [r7, #4]
 8016d3c:	4613      	mov	r3, r2
 8016d3e:	009b      	lsls	r3, r3, #2
 8016d40:	4413      	add	r3, r2
 8016d42:	009b      	lsls	r3, r3, #2
 8016d44:	440b      	add	r3, r1
 8016d46:	3324      	adds	r3, #36	@ 0x24
 8016d48:	881b      	ldrh	r3, [r3, #0]
 8016d4a:	2b00      	cmp	r3, #0
 8016d4c:	d117      	bne.n	8016d7e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016d4e:	6839      	ldr	r1, [r7, #0]
 8016d50:	6878      	ldr	r0, [r7, #4]
 8016d52:	f000 fbda 	bl	801750a <USBD_CtlError>
                  break;
 8016d56:	e054      	b.n	8016e02 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8016d58:	7bbb      	ldrb	r3, [r7, #14]
 8016d5a:	f003 020f 	and.w	r2, r3, #15
 8016d5e:	6879      	ldr	r1, [r7, #4]
 8016d60:	4613      	mov	r3, r2
 8016d62:	009b      	lsls	r3, r3, #2
 8016d64:	4413      	add	r3, r2
 8016d66:	009b      	lsls	r3, r3, #2
 8016d68:	440b      	add	r3, r1
 8016d6a:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8016d6e:	881b      	ldrh	r3, [r3, #0]
 8016d70:	2b00      	cmp	r3, #0
 8016d72:	d104      	bne.n	8016d7e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8016d74:	6839      	ldr	r1, [r7, #0]
 8016d76:	6878      	ldr	r0, [r7, #4]
 8016d78:	f000 fbc7 	bl	801750a <USBD_CtlError>
                  break;
 8016d7c:	e041      	b.n	8016e02 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016d7e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016d82:	2b00      	cmp	r3, #0
 8016d84:	da0b      	bge.n	8016d9e <USBD_StdEPReq+0x2b2>
 8016d86:	7bbb      	ldrb	r3, [r7, #14]
 8016d88:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8016d8c:	4613      	mov	r3, r2
 8016d8e:	009b      	lsls	r3, r3, #2
 8016d90:	4413      	add	r3, r2
 8016d92:	009b      	lsls	r3, r3, #2
 8016d94:	3310      	adds	r3, #16
 8016d96:	687a      	ldr	r2, [r7, #4]
 8016d98:	4413      	add	r3, r2
 8016d9a:	3304      	adds	r3, #4
 8016d9c:	e00b      	b.n	8016db6 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8016d9e:	7bbb      	ldrb	r3, [r7, #14]
 8016da0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8016da4:	4613      	mov	r3, r2
 8016da6:	009b      	lsls	r3, r3, #2
 8016da8:	4413      	add	r3, r2
 8016daa:	009b      	lsls	r3, r3, #2
 8016dac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8016db0:	687a      	ldr	r2, [r7, #4]
 8016db2:	4413      	add	r3, r2
 8016db4:	3304      	adds	r3, #4
 8016db6:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8016db8:	7bbb      	ldrb	r3, [r7, #14]
 8016dba:	2b00      	cmp	r3, #0
 8016dbc:	d002      	beq.n	8016dc4 <USBD_StdEPReq+0x2d8>
 8016dbe:	7bbb      	ldrb	r3, [r7, #14]
 8016dc0:	2b80      	cmp	r3, #128	@ 0x80
 8016dc2:	d103      	bne.n	8016dcc <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8016dc4:	68bb      	ldr	r3, [r7, #8]
 8016dc6:	2200      	movs	r2, #0
 8016dc8:	601a      	str	r2, [r3, #0]
 8016dca:	e00e      	b.n	8016dea <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8016dcc:	7bbb      	ldrb	r3, [r7, #14]
 8016dce:	4619      	mov	r1, r3
 8016dd0:	6878      	ldr	r0, [r7, #4]
 8016dd2:	f001 f903 	bl	8017fdc <USBD_LL_IsStallEP>
 8016dd6:	4603      	mov	r3, r0
 8016dd8:	2b00      	cmp	r3, #0
 8016dda:	d003      	beq.n	8016de4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8016ddc:	68bb      	ldr	r3, [r7, #8]
 8016dde:	2201      	movs	r2, #1
 8016de0:	601a      	str	r2, [r3, #0]
 8016de2:	e002      	b.n	8016dea <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8016de4:	68bb      	ldr	r3, [r7, #8]
 8016de6:	2200      	movs	r2, #0
 8016de8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8016dea:	68bb      	ldr	r3, [r7, #8]
 8016dec:	2202      	movs	r2, #2
 8016dee:	4619      	mov	r1, r3
 8016df0:	6878      	ldr	r0, [r7, #4]
 8016df2:	f000 fc07 	bl	8017604 <USBD_CtlSendData>
              break;
 8016df6:	e004      	b.n	8016e02 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 8016df8:	6839      	ldr	r1, [r7, #0]
 8016dfa:	6878      	ldr	r0, [r7, #4]
 8016dfc:	f000 fb85 	bl	801750a <USBD_CtlError>
              break;
 8016e00:	bf00      	nop
          }
          break;
 8016e02:	e004      	b.n	8016e0e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8016e04:	6839      	ldr	r1, [r7, #0]
 8016e06:	6878      	ldr	r0, [r7, #4]
 8016e08:	f000 fb7f 	bl	801750a <USBD_CtlError>
          break;
 8016e0c:	bf00      	nop
      }
      break;
 8016e0e:	e005      	b.n	8016e1c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8016e10:	6839      	ldr	r1, [r7, #0]
 8016e12:	6878      	ldr	r0, [r7, #4]
 8016e14:	f000 fb79 	bl	801750a <USBD_CtlError>
      break;
 8016e18:	e000      	b.n	8016e1c <USBD_StdEPReq+0x330>
      break;
 8016e1a:	bf00      	nop
  }

  return ret;
 8016e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8016e1e:	4618      	mov	r0, r3
 8016e20:	3710      	adds	r7, #16
 8016e22:	46bd      	mov	sp, r7
 8016e24:	bd80      	pop	{r7, pc}
	...

08016e28 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8016e28:	b580      	push	{r7, lr}
 8016e2a:	b084      	sub	sp, #16
 8016e2c:	af00      	add	r7, sp, #0
 8016e2e:	6078      	str	r0, [r7, #4]
 8016e30:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8016e32:	2300      	movs	r3, #0
 8016e34:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8016e36:	2300      	movs	r3, #0
 8016e38:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8016e3a:	2300      	movs	r3, #0
 8016e3c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8016e3e:	683b      	ldr	r3, [r7, #0]
 8016e40:	885b      	ldrh	r3, [r3, #2]
 8016e42:	0a1b      	lsrs	r3, r3, #8
 8016e44:	b29b      	uxth	r3, r3
 8016e46:	3b01      	subs	r3, #1
 8016e48:	2b0e      	cmp	r3, #14
 8016e4a:	f200 8152 	bhi.w	80170f2 <USBD_GetDescriptor+0x2ca>
 8016e4e:	a201      	add	r2, pc, #4	@ (adr r2, 8016e54 <USBD_GetDescriptor+0x2c>)
 8016e50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016e54:	08016ec5 	.word	0x08016ec5
 8016e58:	08016edd 	.word	0x08016edd
 8016e5c:	08016f1d 	.word	0x08016f1d
 8016e60:	080170f3 	.word	0x080170f3
 8016e64:	080170f3 	.word	0x080170f3
 8016e68:	08017093 	.word	0x08017093
 8016e6c:	080170bf 	.word	0x080170bf
 8016e70:	080170f3 	.word	0x080170f3
 8016e74:	080170f3 	.word	0x080170f3
 8016e78:	080170f3 	.word	0x080170f3
 8016e7c:	080170f3 	.word	0x080170f3
 8016e80:	080170f3 	.word	0x080170f3
 8016e84:	080170f3 	.word	0x080170f3
 8016e88:	080170f3 	.word	0x080170f3
 8016e8c:	08016e91 	.word	0x08016e91
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8016e90:	687b      	ldr	r3, [r7, #4]
 8016e92:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016e96:	69db      	ldr	r3, [r3, #28]
 8016e98:	2b00      	cmp	r3, #0
 8016e9a:	d00b      	beq.n	8016eb4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ea2:	69db      	ldr	r3, [r3, #28]
 8016ea4:	687a      	ldr	r2, [r7, #4]
 8016ea6:	7c12      	ldrb	r2, [r2, #16]
 8016ea8:	f107 0108 	add.w	r1, r7, #8
 8016eac:	4610      	mov	r0, r2
 8016eae:	4798      	blx	r3
 8016eb0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8016eb2:	e126      	b.n	8017102 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8016eb4:	6839      	ldr	r1, [r7, #0]
 8016eb6:	6878      	ldr	r0, [r7, #4]
 8016eb8:	f000 fb27 	bl	801750a <USBD_CtlError>
        err++;
 8016ebc:	7afb      	ldrb	r3, [r7, #11]
 8016ebe:	3301      	adds	r3, #1
 8016ec0:	72fb      	strb	r3, [r7, #11]
      break;
 8016ec2:	e11e      	b.n	8017102 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8016ec4:	687b      	ldr	r3, [r7, #4]
 8016ec6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016eca:	681b      	ldr	r3, [r3, #0]
 8016ecc:	687a      	ldr	r2, [r7, #4]
 8016ece:	7c12      	ldrb	r2, [r2, #16]
 8016ed0:	f107 0108 	add.w	r1, r7, #8
 8016ed4:	4610      	mov	r0, r2
 8016ed6:	4798      	blx	r3
 8016ed8:	60f8      	str	r0, [r7, #12]
      break;
 8016eda:	e112      	b.n	8017102 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	7c1b      	ldrb	r3, [r3, #16]
 8016ee0:	2b00      	cmp	r3, #0
 8016ee2:	d10d      	bne.n	8016f00 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8016ee4:	687b      	ldr	r3, [r7, #4]
 8016ee6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016eec:	f107 0208 	add.w	r2, r7, #8
 8016ef0:	4610      	mov	r0, r2
 8016ef2:	4798      	blx	r3
 8016ef4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016ef6:	68fb      	ldr	r3, [r7, #12]
 8016ef8:	3301      	adds	r3, #1
 8016efa:	2202      	movs	r2, #2
 8016efc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8016efe:	e100      	b.n	8017102 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8016f00:	687b      	ldr	r3, [r7, #4]
 8016f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8016f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016f08:	f107 0208 	add.w	r2, r7, #8
 8016f0c:	4610      	mov	r0, r2
 8016f0e:	4798      	blx	r3
 8016f10:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8016f12:	68fb      	ldr	r3, [r7, #12]
 8016f14:	3301      	adds	r3, #1
 8016f16:	2202      	movs	r2, #2
 8016f18:	701a      	strb	r2, [r3, #0]
      break;
 8016f1a:	e0f2      	b.n	8017102 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8016f1c:	683b      	ldr	r3, [r7, #0]
 8016f1e:	885b      	ldrh	r3, [r3, #2]
 8016f20:	b2db      	uxtb	r3, r3
 8016f22:	2b05      	cmp	r3, #5
 8016f24:	f200 80ac 	bhi.w	8017080 <USBD_GetDescriptor+0x258>
 8016f28:	a201      	add	r2, pc, #4	@ (adr r2, 8016f30 <USBD_GetDescriptor+0x108>)
 8016f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016f2e:	bf00      	nop
 8016f30:	08016f49 	.word	0x08016f49
 8016f34:	08016f7d 	.word	0x08016f7d
 8016f38:	08016fb1 	.word	0x08016fb1
 8016f3c:	08016fe5 	.word	0x08016fe5
 8016f40:	08017019 	.word	0x08017019
 8016f44:	0801704d 	.word	0x0801704d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8016f48:	687b      	ldr	r3, [r7, #4]
 8016f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f4e:	685b      	ldr	r3, [r3, #4]
 8016f50:	2b00      	cmp	r3, #0
 8016f52:	d00b      	beq.n	8016f6c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8016f54:	687b      	ldr	r3, [r7, #4]
 8016f56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f5a:	685b      	ldr	r3, [r3, #4]
 8016f5c:	687a      	ldr	r2, [r7, #4]
 8016f5e:	7c12      	ldrb	r2, [r2, #16]
 8016f60:	f107 0108 	add.w	r1, r7, #8
 8016f64:	4610      	mov	r0, r2
 8016f66:	4798      	blx	r3
 8016f68:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016f6a:	e091      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016f6c:	6839      	ldr	r1, [r7, #0]
 8016f6e:	6878      	ldr	r0, [r7, #4]
 8016f70:	f000 facb 	bl	801750a <USBD_CtlError>
            err++;
 8016f74:	7afb      	ldrb	r3, [r7, #11]
 8016f76:	3301      	adds	r3, #1
 8016f78:	72fb      	strb	r3, [r7, #11]
          break;
 8016f7a:	e089      	b.n	8017090 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8016f7c:	687b      	ldr	r3, [r7, #4]
 8016f7e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f82:	689b      	ldr	r3, [r3, #8]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d00b      	beq.n	8016fa0 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016f8e:	689b      	ldr	r3, [r3, #8]
 8016f90:	687a      	ldr	r2, [r7, #4]
 8016f92:	7c12      	ldrb	r2, [r2, #16]
 8016f94:	f107 0108 	add.w	r1, r7, #8
 8016f98:	4610      	mov	r0, r2
 8016f9a:	4798      	blx	r3
 8016f9c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016f9e:	e077      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016fa0:	6839      	ldr	r1, [r7, #0]
 8016fa2:	6878      	ldr	r0, [r7, #4]
 8016fa4:	f000 fab1 	bl	801750a <USBD_CtlError>
            err++;
 8016fa8:	7afb      	ldrb	r3, [r7, #11]
 8016faa:	3301      	adds	r3, #1
 8016fac:	72fb      	strb	r3, [r7, #11]
          break;
 8016fae:	e06f      	b.n	8017090 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8016fb0:	687b      	ldr	r3, [r7, #4]
 8016fb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016fb6:	68db      	ldr	r3, [r3, #12]
 8016fb8:	2b00      	cmp	r3, #0
 8016fba:	d00b      	beq.n	8016fd4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8016fbc:	687b      	ldr	r3, [r7, #4]
 8016fbe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016fc2:	68db      	ldr	r3, [r3, #12]
 8016fc4:	687a      	ldr	r2, [r7, #4]
 8016fc6:	7c12      	ldrb	r2, [r2, #16]
 8016fc8:	f107 0108 	add.w	r1, r7, #8
 8016fcc:	4610      	mov	r0, r2
 8016fce:	4798      	blx	r3
 8016fd0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8016fd2:	e05d      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8016fd4:	6839      	ldr	r1, [r7, #0]
 8016fd6:	6878      	ldr	r0, [r7, #4]
 8016fd8:	f000 fa97 	bl	801750a <USBD_CtlError>
            err++;
 8016fdc:	7afb      	ldrb	r3, [r7, #11]
 8016fde:	3301      	adds	r3, #1
 8016fe0:	72fb      	strb	r3, [r7, #11]
          break;
 8016fe2:	e055      	b.n	8017090 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8016fe4:	687b      	ldr	r3, [r7, #4]
 8016fe6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016fea:	691b      	ldr	r3, [r3, #16]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	d00b      	beq.n	8017008 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8016ff0:	687b      	ldr	r3, [r7, #4]
 8016ff2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8016ff6:	691b      	ldr	r3, [r3, #16]
 8016ff8:	687a      	ldr	r2, [r7, #4]
 8016ffa:	7c12      	ldrb	r2, [r2, #16]
 8016ffc:	f107 0108 	add.w	r1, r7, #8
 8017000:	4610      	mov	r0, r2
 8017002:	4798      	blx	r3
 8017004:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8017006:	e043      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017008:	6839      	ldr	r1, [r7, #0]
 801700a:	6878      	ldr	r0, [r7, #4]
 801700c:	f000 fa7d 	bl	801750a <USBD_CtlError>
            err++;
 8017010:	7afb      	ldrb	r3, [r7, #11]
 8017012:	3301      	adds	r3, #1
 8017014:	72fb      	strb	r3, [r7, #11]
          break;
 8017016:	e03b      	b.n	8017090 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801701e:	695b      	ldr	r3, [r3, #20]
 8017020:	2b00      	cmp	r3, #0
 8017022:	d00b      	beq.n	801703c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8017024:	687b      	ldr	r3, [r7, #4]
 8017026:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801702a:	695b      	ldr	r3, [r3, #20]
 801702c:	687a      	ldr	r2, [r7, #4]
 801702e:	7c12      	ldrb	r2, [r2, #16]
 8017030:	f107 0108 	add.w	r1, r7, #8
 8017034:	4610      	mov	r0, r2
 8017036:	4798      	blx	r3
 8017038:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801703a:	e029      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801703c:	6839      	ldr	r1, [r7, #0]
 801703e:	6878      	ldr	r0, [r7, #4]
 8017040:	f000 fa63 	bl	801750a <USBD_CtlError>
            err++;
 8017044:	7afb      	ldrb	r3, [r7, #11]
 8017046:	3301      	adds	r3, #1
 8017048:	72fb      	strb	r3, [r7, #11]
          break;
 801704a:	e021      	b.n	8017090 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8017052:	699b      	ldr	r3, [r3, #24]
 8017054:	2b00      	cmp	r3, #0
 8017056:	d00b      	beq.n	8017070 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8017058:	687b      	ldr	r3, [r7, #4]
 801705a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801705e:	699b      	ldr	r3, [r3, #24]
 8017060:	687a      	ldr	r2, [r7, #4]
 8017062:	7c12      	ldrb	r2, [r2, #16]
 8017064:	f107 0108 	add.w	r1, r7, #8
 8017068:	4610      	mov	r0, r2
 801706a:	4798      	blx	r3
 801706c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801706e:	e00f      	b.n	8017090 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8017070:	6839      	ldr	r1, [r7, #0]
 8017072:	6878      	ldr	r0, [r7, #4]
 8017074:	f000 fa49 	bl	801750a <USBD_CtlError>
            err++;
 8017078:	7afb      	ldrb	r3, [r7, #11]
 801707a:	3301      	adds	r3, #1
 801707c:	72fb      	strb	r3, [r7, #11]
          break;
 801707e:	e007      	b.n	8017090 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8017080:	6839      	ldr	r1, [r7, #0]
 8017082:	6878      	ldr	r0, [r7, #4]
 8017084:	f000 fa41 	bl	801750a <USBD_CtlError>
          err++;
 8017088:	7afb      	ldrb	r3, [r7, #11]
 801708a:	3301      	adds	r3, #1
 801708c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801708e:	bf00      	nop
      }
      break;
 8017090:	e037      	b.n	8017102 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	7c1b      	ldrb	r3, [r3, #16]
 8017096:	2b00      	cmp	r3, #0
 8017098:	d109      	bne.n	80170ae <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801709a:	687b      	ldr	r3, [r7, #4]
 801709c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80170a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80170a2:	f107 0208 	add.w	r2, r7, #8
 80170a6:	4610      	mov	r0, r2
 80170a8:	4798      	blx	r3
 80170aa:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80170ac:	e029      	b.n	8017102 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80170ae:	6839      	ldr	r1, [r7, #0]
 80170b0:	6878      	ldr	r0, [r7, #4]
 80170b2:	f000 fa2a 	bl	801750a <USBD_CtlError>
        err++;
 80170b6:	7afb      	ldrb	r3, [r7, #11]
 80170b8:	3301      	adds	r3, #1
 80170ba:	72fb      	strb	r3, [r7, #11]
      break;
 80170bc:	e021      	b.n	8017102 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80170be:	687b      	ldr	r3, [r7, #4]
 80170c0:	7c1b      	ldrb	r3, [r3, #16]
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d10d      	bne.n	80170e2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80170c6:	687b      	ldr	r3, [r7, #4]
 80170c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80170cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80170ce:	f107 0208 	add.w	r2, r7, #8
 80170d2:	4610      	mov	r0, r2
 80170d4:	4798      	blx	r3
 80170d6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80170d8:	68fb      	ldr	r3, [r7, #12]
 80170da:	3301      	adds	r3, #1
 80170dc:	2207      	movs	r2, #7
 80170de:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80170e0:	e00f      	b.n	8017102 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80170e2:	6839      	ldr	r1, [r7, #0]
 80170e4:	6878      	ldr	r0, [r7, #4]
 80170e6:	f000 fa10 	bl	801750a <USBD_CtlError>
        err++;
 80170ea:	7afb      	ldrb	r3, [r7, #11]
 80170ec:	3301      	adds	r3, #1
 80170ee:	72fb      	strb	r3, [r7, #11]
      break;
 80170f0:	e007      	b.n	8017102 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80170f2:	6839      	ldr	r1, [r7, #0]
 80170f4:	6878      	ldr	r0, [r7, #4]
 80170f6:	f000 fa08 	bl	801750a <USBD_CtlError>
      err++;
 80170fa:	7afb      	ldrb	r3, [r7, #11]
 80170fc:	3301      	adds	r3, #1
 80170fe:	72fb      	strb	r3, [r7, #11]
      break;
 8017100:	bf00      	nop
  }

  if (err != 0U)
 8017102:	7afb      	ldrb	r3, [r7, #11]
 8017104:	2b00      	cmp	r3, #0
 8017106:	d11e      	bne.n	8017146 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8017108:	683b      	ldr	r3, [r7, #0]
 801710a:	88db      	ldrh	r3, [r3, #6]
 801710c:	2b00      	cmp	r3, #0
 801710e:	d016      	beq.n	801713e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8017110:	893b      	ldrh	r3, [r7, #8]
 8017112:	2b00      	cmp	r3, #0
 8017114:	d00e      	beq.n	8017134 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8017116:	683b      	ldr	r3, [r7, #0]
 8017118:	88da      	ldrh	r2, [r3, #6]
 801711a:	893b      	ldrh	r3, [r7, #8]
 801711c:	4293      	cmp	r3, r2
 801711e:	bf28      	it	cs
 8017120:	4613      	movcs	r3, r2
 8017122:	b29b      	uxth	r3, r3
 8017124:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8017126:	893b      	ldrh	r3, [r7, #8]
 8017128:	461a      	mov	r2, r3
 801712a:	68f9      	ldr	r1, [r7, #12]
 801712c:	6878      	ldr	r0, [r7, #4]
 801712e:	f000 fa69 	bl	8017604 <USBD_CtlSendData>
 8017132:	e009      	b.n	8017148 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8017134:	6839      	ldr	r1, [r7, #0]
 8017136:	6878      	ldr	r0, [r7, #4]
 8017138:	f000 f9e7 	bl	801750a <USBD_CtlError>
 801713c:	e004      	b.n	8017148 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801713e:	6878      	ldr	r0, [r7, #4]
 8017140:	f000 faba 	bl	80176b8 <USBD_CtlSendStatus>
 8017144:	e000      	b.n	8017148 <USBD_GetDescriptor+0x320>
    return;
 8017146:	bf00      	nop
  }
}
 8017148:	3710      	adds	r7, #16
 801714a:	46bd      	mov	sp, r7
 801714c:	bd80      	pop	{r7, pc}
 801714e:	bf00      	nop

08017150 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017150:	b580      	push	{r7, lr}
 8017152:	b084      	sub	sp, #16
 8017154:	af00      	add	r7, sp, #0
 8017156:	6078      	str	r0, [r7, #4]
 8017158:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801715a:	683b      	ldr	r3, [r7, #0]
 801715c:	889b      	ldrh	r3, [r3, #4]
 801715e:	2b00      	cmp	r3, #0
 8017160:	d131      	bne.n	80171c6 <USBD_SetAddress+0x76>
 8017162:	683b      	ldr	r3, [r7, #0]
 8017164:	88db      	ldrh	r3, [r3, #6]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d12d      	bne.n	80171c6 <USBD_SetAddress+0x76>
 801716a:	683b      	ldr	r3, [r7, #0]
 801716c:	885b      	ldrh	r3, [r3, #2]
 801716e:	2b7f      	cmp	r3, #127	@ 0x7f
 8017170:	d829      	bhi.n	80171c6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8017172:	683b      	ldr	r3, [r7, #0]
 8017174:	885b      	ldrh	r3, [r3, #2]
 8017176:	b2db      	uxtb	r3, r3
 8017178:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801717c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801717e:	687b      	ldr	r3, [r7, #4]
 8017180:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017184:	b2db      	uxtb	r3, r3
 8017186:	2b03      	cmp	r3, #3
 8017188:	d104      	bne.n	8017194 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801718a:	6839      	ldr	r1, [r7, #0]
 801718c:	6878      	ldr	r0, [r7, #4]
 801718e:	f000 f9bc 	bl	801750a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8017192:	e01d      	b.n	80171d0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	7bfa      	ldrb	r2, [r7, #15]
 8017198:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801719c:	7bfb      	ldrb	r3, [r7, #15]
 801719e:	4619      	mov	r1, r3
 80171a0:	6878      	ldr	r0, [r7, #4]
 80171a2:	f000 ff47 	bl	8018034 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80171a6:	6878      	ldr	r0, [r7, #4]
 80171a8:	f000 fa86 	bl	80176b8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80171ac:	7bfb      	ldrb	r3, [r7, #15]
 80171ae:	2b00      	cmp	r3, #0
 80171b0:	d004      	beq.n	80171bc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	2202      	movs	r2, #2
 80171b6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80171ba:	e009      	b.n	80171d0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80171bc:	687b      	ldr	r3, [r7, #4]
 80171be:	2201      	movs	r2, #1
 80171c0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80171c4:	e004      	b.n	80171d0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80171c6:	6839      	ldr	r1, [r7, #0]
 80171c8:	6878      	ldr	r0, [r7, #4]
 80171ca:	f000 f99e 	bl	801750a <USBD_CtlError>
  }
}
 80171ce:	bf00      	nop
 80171d0:	bf00      	nop
 80171d2:	3710      	adds	r7, #16
 80171d4:	46bd      	mov	sp, r7
 80171d6:	bd80      	pop	{r7, pc}

080171d8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80171d8:	b580      	push	{r7, lr}
 80171da:	b084      	sub	sp, #16
 80171dc:	af00      	add	r7, sp, #0
 80171de:	6078      	str	r0, [r7, #4]
 80171e0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80171e2:	2300      	movs	r3, #0
 80171e4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80171e6:	683b      	ldr	r3, [r7, #0]
 80171e8:	885b      	ldrh	r3, [r3, #2]
 80171ea:	b2da      	uxtb	r2, r3
 80171ec:	4b4e      	ldr	r3, [pc, #312]	@ (8017328 <USBD_SetConfig+0x150>)
 80171ee:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80171f0:	4b4d      	ldr	r3, [pc, #308]	@ (8017328 <USBD_SetConfig+0x150>)
 80171f2:	781b      	ldrb	r3, [r3, #0]
 80171f4:	2b01      	cmp	r3, #1
 80171f6:	d905      	bls.n	8017204 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80171f8:	6839      	ldr	r1, [r7, #0]
 80171fa:	6878      	ldr	r0, [r7, #4]
 80171fc:	f000 f985 	bl	801750a <USBD_CtlError>
    return USBD_FAIL;
 8017200:	2303      	movs	r3, #3
 8017202:	e08c      	b.n	801731e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801720a:	b2db      	uxtb	r3, r3
 801720c:	2b02      	cmp	r3, #2
 801720e:	d002      	beq.n	8017216 <USBD_SetConfig+0x3e>
 8017210:	2b03      	cmp	r3, #3
 8017212:	d029      	beq.n	8017268 <USBD_SetConfig+0x90>
 8017214:	e075      	b.n	8017302 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8017216:	4b44      	ldr	r3, [pc, #272]	@ (8017328 <USBD_SetConfig+0x150>)
 8017218:	781b      	ldrb	r3, [r3, #0]
 801721a:	2b00      	cmp	r3, #0
 801721c:	d020      	beq.n	8017260 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801721e:	4b42      	ldr	r3, [pc, #264]	@ (8017328 <USBD_SetConfig+0x150>)
 8017220:	781b      	ldrb	r3, [r3, #0]
 8017222:	461a      	mov	r2, r3
 8017224:	687b      	ldr	r3, [r7, #4]
 8017226:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8017228:	4b3f      	ldr	r3, [pc, #252]	@ (8017328 <USBD_SetConfig+0x150>)
 801722a:	781b      	ldrb	r3, [r3, #0]
 801722c:	4619      	mov	r1, r3
 801722e:	6878      	ldr	r0, [r7, #4]
 8017230:	f7fe ffb9 	bl	80161a6 <USBD_SetClassConfig>
 8017234:	4603      	mov	r3, r0
 8017236:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8017238:	7bfb      	ldrb	r3, [r7, #15]
 801723a:	2b00      	cmp	r3, #0
 801723c:	d008      	beq.n	8017250 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801723e:	6839      	ldr	r1, [r7, #0]
 8017240:	6878      	ldr	r0, [r7, #4]
 8017242:	f000 f962 	bl	801750a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8017246:	687b      	ldr	r3, [r7, #4]
 8017248:	2202      	movs	r2, #2
 801724a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801724e:	e065      	b.n	801731c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8017250:	6878      	ldr	r0, [r7, #4]
 8017252:	f000 fa31 	bl	80176b8 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8017256:	687b      	ldr	r3, [r7, #4]
 8017258:	2203      	movs	r2, #3
 801725a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801725e:	e05d      	b.n	801731c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8017260:	6878      	ldr	r0, [r7, #4]
 8017262:	f000 fa29 	bl	80176b8 <USBD_CtlSendStatus>
      break;
 8017266:	e059      	b.n	801731c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8017268:	4b2f      	ldr	r3, [pc, #188]	@ (8017328 <USBD_SetConfig+0x150>)
 801726a:	781b      	ldrb	r3, [r3, #0]
 801726c:	2b00      	cmp	r3, #0
 801726e:	d112      	bne.n	8017296 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8017270:	687b      	ldr	r3, [r7, #4]
 8017272:	2202      	movs	r2, #2
 8017274:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8017278:	4b2b      	ldr	r3, [pc, #172]	@ (8017328 <USBD_SetConfig+0x150>)
 801727a:	781b      	ldrb	r3, [r3, #0]
 801727c:	461a      	mov	r2, r3
 801727e:	687b      	ldr	r3, [r7, #4]
 8017280:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8017282:	4b29      	ldr	r3, [pc, #164]	@ (8017328 <USBD_SetConfig+0x150>)
 8017284:	781b      	ldrb	r3, [r3, #0]
 8017286:	4619      	mov	r1, r3
 8017288:	6878      	ldr	r0, [r7, #4]
 801728a:	f7fe ffa8 	bl	80161de <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801728e:	6878      	ldr	r0, [r7, #4]
 8017290:	f000 fa12 	bl	80176b8 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8017294:	e042      	b.n	801731c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8017296:	4b24      	ldr	r3, [pc, #144]	@ (8017328 <USBD_SetConfig+0x150>)
 8017298:	781b      	ldrb	r3, [r3, #0]
 801729a:	461a      	mov	r2, r3
 801729c:	687b      	ldr	r3, [r7, #4]
 801729e:	685b      	ldr	r3, [r3, #4]
 80172a0:	429a      	cmp	r2, r3
 80172a2:	d02a      	beq.n	80172fa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80172a4:	687b      	ldr	r3, [r7, #4]
 80172a6:	685b      	ldr	r3, [r3, #4]
 80172a8:	b2db      	uxtb	r3, r3
 80172aa:	4619      	mov	r1, r3
 80172ac:	6878      	ldr	r0, [r7, #4]
 80172ae:	f7fe ff96 	bl	80161de <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80172b2:	4b1d      	ldr	r3, [pc, #116]	@ (8017328 <USBD_SetConfig+0x150>)
 80172b4:	781b      	ldrb	r3, [r3, #0]
 80172b6:	461a      	mov	r2, r3
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80172bc:	4b1a      	ldr	r3, [pc, #104]	@ (8017328 <USBD_SetConfig+0x150>)
 80172be:	781b      	ldrb	r3, [r3, #0]
 80172c0:	4619      	mov	r1, r3
 80172c2:	6878      	ldr	r0, [r7, #4]
 80172c4:	f7fe ff6f 	bl	80161a6 <USBD_SetClassConfig>
 80172c8:	4603      	mov	r3, r0
 80172ca:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80172cc:	7bfb      	ldrb	r3, [r7, #15]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	d00f      	beq.n	80172f2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80172d2:	6839      	ldr	r1, [r7, #0]
 80172d4:	6878      	ldr	r0, [r7, #4]
 80172d6:	f000 f918 	bl	801750a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	685b      	ldr	r3, [r3, #4]
 80172de:	b2db      	uxtb	r3, r3
 80172e0:	4619      	mov	r1, r3
 80172e2:	6878      	ldr	r0, [r7, #4]
 80172e4:	f7fe ff7b 	bl	80161de <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80172e8:	687b      	ldr	r3, [r7, #4]
 80172ea:	2202      	movs	r2, #2
 80172ec:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80172f0:	e014      	b.n	801731c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80172f2:	6878      	ldr	r0, [r7, #4]
 80172f4:	f000 f9e0 	bl	80176b8 <USBD_CtlSendStatus>
      break;
 80172f8:	e010      	b.n	801731c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80172fa:	6878      	ldr	r0, [r7, #4]
 80172fc:	f000 f9dc 	bl	80176b8 <USBD_CtlSendStatus>
      break;
 8017300:	e00c      	b.n	801731c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8017302:	6839      	ldr	r1, [r7, #0]
 8017304:	6878      	ldr	r0, [r7, #4]
 8017306:	f000 f900 	bl	801750a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801730a:	4b07      	ldr	r3, [pc, #28]	@ (8017328 <USBD_SetConfig+0x150>)
 801730c:	781b      	ldrb	r3, [r3, #0]
 801730e:	4619      	mov	r1, r3
 8017310:	6878      	ldr	r0, [r7, #4]
 8017312:	f7fe ff64 	bl	80161de <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8017316:	2303      	movs	r3, #3
 8017318:	73fb      	strb	r3, [r7, #15]
      break;
 801731a:	bf00      	nop
  }

  return ret;
 801731c:	7bfb      	ldrb	r3, [r7, #15]
}
 801731e:	4618      	mov	r0, r3
 8017320:	3710      	adds	r7, #16
 8017322:	46bd      	mov	sp, r7
 8017324:	bd80      	pop	{r7, pc}
 8017326:	bf00      	nop
 8017328:	2400234c 	.word	0x2400234c

0801732c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801732c:	b580      	push	{r7, lr}
 801732e:	b082      	sub	sp, #8
 8017330:	af00      	add	r7, sp, #0
 8017332:	6078      	str	r0, [r7, #4]
 8017334:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8017336:	683b      	ldr	r3, [r7, #0]
 8017338:	88db      	ldrh	r3, [r3, #6]
 801733a:	2b01      	cmp	r3, #1
 801733c:	d004      	beq.n	8017348 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801733e:	6839      	ldr	r1, [r7, #0]
 8017340:	6878      	ldr	r0, [r7, #4]
 8017342:	f000 f8e2 	bl	801750a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8017346:	e023      	b.n	8017390 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8017348:	687b      	ldr	r3, [r7, #4]
 801734a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801734e:	b2db      	uxtb	r3, r3
 8017350:	2b02      	cmp	r3, #2
 8017352:	dc02      	bgt.n	801735a <USBD_GetConfig+0x2e>
 8017354:	2b00      	cmp	r3, #0
 8017356:	dc03      	bgt.n	8017360 <USBD_GetConfig+0x34>
 8017358:	e015      	b.n	8017386 <USBD_GetConfig+0x5a>
 801735a:	2b03      	cmp	r3, #3
 801735c:	d00b      	beq.n	8017376 <USBD_GetConfig+0x4a>
 801735e:	e012      	b.n	8017386 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8017360:	687b      	ldr	r3, [r7, #4]
 8017362:	2200      	movs	r2, #0
 8017364:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8017366:	687b      	ldr	r3, [r7, #4]
 8017368:	3308      	adds	r3, #8
 801736a:	2201      	movs	r2, #1
 801736c:	4619      	mov	r1, r3
 801736e:	6878      	ldr	r0, [r7, #4]
 8017370:	f000 f948 	bl	8017604 <USBD_CtlSendData>
        break;
 8017374:	e00c      	b.n	8017390 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8017376:	687b      	ldr	r3, [r7, #4]
 8017378:	3304      	adds	r3, #4
 801737a:	2201      	movs	r2, #1
 801737c:	4619      	mov	r1, r3
 801737e:	6878      	ldr	r0, [r7, #4]
 8017380:	f000 f940 	bl	8017604 <USBD_CtlSendData>
        break;
 8017384:	e004      	b.n	8017390 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8017386:	6839      	ldr	r1, [r7, #0]
 8017388:	6878      	ldr	r0, [r7, #4]
 801738a:	f000 f8be 	bl	801750a <USBD_CtlError>
        break;
 801738e:	bf00      	nop
}
 8017390:	bf00      	nop
 8017392:	3708      	adds	r7, #8
 8017394:	46bd      	mov	sp, r7
 8017396:	bd80      	pop	{r7, pc}

08017398 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017398:	b580      	push	{r7, lr}
 801739a:	b082      	sub	sp, #8
 801739c:	af00      	add	r7, sp, #0
 801739e:	6078      	str	r0, [r7, #4]
 80173a0:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80173a2:	687b      	ldr	r3, [r7, #4]
 80173a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80173a8:	b2db      	uxtb	r3, r3
 80173aa:	3b01      	subs	r3, #1
 80173ac:	2b02      	cmp	r3, #2
 80173ae:	d81e      	bhi.n	80173ee <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80173b0:	683b      	ldr	r3, [r7, #0]
 80173b2:	88db      	ldrh	r3, [r3, #6]
 80173b4:	2b02      	cmp	r3, #2
 80173b6:	d004      	beq.n	80173c2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80173b8:	6839      	ldr	r1, [r7, #0]
 80173ba:	6878      	ldr	r0, [r7, #4]
 80173bc:	f000 f8a5 	bl	801750a <USBD_CtlError>
        break;
 80173c0:	e01a      	b.n	80173f8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80173c2:	687b      	ldr	r3, [r7, #4]
 80173c4:	2201      	movs	r2, #1
 80173c6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80173c8:	687b      	ldr	r3, [r7, #4]
 80173ca:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d005      	beq.n	80173de <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80173d2:	687b      	ldr	r3, [r7, #4]
 80173d4:	68db      	ldr	r3, [r3, #12]
 80173d6:	f043 0202 	orr.w	r2, r3, #2
 80173da:	687b      	ldr	r3, [r7, #4]
 80173dc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80173de:	687b      	ldr	r3, [r7, #4]
 80173e0:	330c      	adds	r3, #12
 80173e2:	2202      	movs	r2, #2
 80173e4:	4619      	mov	r1, r3
 80173e6:	6878      	ldr	r0, [r7, #4]
 80173e8:	f000 f90c 	bl	8017604 <USBD_CtlSendData>
      break;
 80173ec:	e004      	b.n	80173f8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80173ee:	6839      	ldr	r1, [r7, #0]
 80173f0:	6878      	ldr	r0, [r7, #4]
 80173f2:	f000 f88a 	bl	801750a <USBD_CtlError>
      break;
 80173f6:	bf00      	nop
  }
}
 80173f8:	bf00      	nop
 80173fa:	3708      	adds	r7, #8
 80173fc:	46bd      	mov	sp, r7
 80173fe:	bd80      	pop	{r7, pc}

08017400 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017400:	b580      	push	{r7, lr}
 8017402:	b082      	sub	sp, #8
 8017404:	af00      	add	r7, sp, #0
 8017406:	6078      	str	r0, [r7, #4]
 8017408:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801740a:	683b      	ldr	r3, [r7, #0]
 801740c:	885b      	ldrh	r3, [r3, #2]
 801740e:	2b01      	cmp	r3, #1
 8017410:	d107      	bne.n	8017422 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8017412:	687b      	ldr	r3, [r7, #4]
 8017414:	2201      	movs	r2, #1
 8017416:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801741a:	6878      	ldr	r0, [r7, #4]
 801741c:	f000 f94c 	bl	80176b8 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8017420:	e013      	b.n	801744a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8017422:	683b      	ldr	r3, [r7, #0]
 8017424:	885b      	ldrh	r3, [r3, #2]
 8017426:	2b02      	cmp	r3, #2
 8017428:	d10b      	bne.n	8017442 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801742a:	683b      	ldr	r3, [r7, #0]
 801742c:	889b      	ldrh	r3, [r3, #4]
 801742e:	0a1b      	lsrs	r3, r3, #8
 8017430:	b29b      	uxth	r3, r3
 8017432:	b2da      	uxtb	r2, r3
 8017434:	687b      	ldr	r3, [r7, #4]
 8017436:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801743a:	6878      	ldr	r0, [r7, #4]
 801743c:	f000 f93c 	bl	80176b8 <USBD_CtlSendStatus>
}
 8017440:	e003      	b.n	801744a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8017442:	6839      	ldr	r1, [r7, #0]
 8017444:	6878      	ldr	r0, [r7, #4]
 8017446:	f000 f860 	bl	801750a <USBD_CtlError>
}
 801744a:	bf00      	nop
 801744c:	3708      	adds	r7, #8
 801744e:	46bd      	mov	sp, r7
 8017450:	bd80      	pop	{r7, pc}

08017452 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8017452:	b580      	push	{r7, lr}
 8017454:	b082      	sub	sp, #8
 8017456:	af00      	add	r7, sp, #0
 8017458:	6078      	str	r0, [r7, #4]
 801745a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801745c:	687b      	ldr	r3, [r7, #4]
 801745e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8017462:	b2db      	uxtb	r3, r3
 8017464:	3b01      	subs	r3, #1
 8017466:	2b02      	cmp	r3, #2
 8017468:	d80b      	bhi.n	8017482 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801746a:	683b      	ldr	r3, [r7, #0]
 801746c:	885b      	ldrh	r3, [r3, #2]
 801746e:	2b01      	cmp	r3, #1
 8017470:	d10c      	bne.n	801748c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8017472:	687b      	ldr	r3, [r7, #4]
 8017474:	2200      	movs	r2, #0
 8017476:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801747a:	6878      	ldr	r0, [r7, #4]
 801747c:	f000 f91c 	bl	80176b8 <USBD_CtlSendStatus>
      }
      break;
 8017480:	e004      	b.n	801748c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8017482:	6839      	ldr	r1, [r7, #0]
 8017484:	6878      	ldr	r0, [r7, #4]
 8017486:	f000 f840 	bl	801750a <USBD_CtlError>
      break;
 801748a:	e000      	b.n	801748e <USBD_ClrFeature+0x3c>
      break;
 801748c:	bf00      	nop
  }
}
 801748e:	bf00      	nop
 8017490:	3708      	adds	r7, #8
 8017492:	46bd      	mov	sp, r7
 8017494:	bd80      	pop	{r7, pc}

08017496 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8017496:	b580      	push	{r7, lr}
 8017498:	b084      	sub	sp, #16
 801749a:	af00      	add	r7, sp, #0
 801749c:	6078      	str	r0, [r7, #4]
 801749e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80174a0:	683b      	ldr	r3, [r7, #0]
 80174a2:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80174a4:	68fb      	ldr	r3, [r7, #12]
 80174a6:	781a      	ldrb	r2, [r3, #0]
 80174a8:	687b      	ldr	r3, [r7, #4]
 80174aa:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80174ac:	68fb      	ldr	r3, [r7, #12]
 80174ae:	3301      	adds	r3, #1
 80174b0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	781a      	ldrb	r2, [r3, #0]
 80174b6:	687b      	ldr	r3, [r7, #4]
 80174b8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80174ba:	68fb      	ldr	r3, [r7, #12]
 80174bc:	3301      	adds	r3, #1
 80174be:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80174c0:	68f8      	ldr	r0, [r7, #12]
 80174c2:	f7ff fa16 	bl	80168f2 <SWAPBYTE>
 80174c6:	4603      	mov	r3, r0
 80174c8:	461a      	mov	r2, r3
 80174ca:	687b      	ldr	r3, [r7, #4]
 80174cc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80174ce:	68fb      	ldr	r3, [r7, #12]
 80174d0:	3301      	adds	r3, #1
 80174d2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80174d4:	68fb      	ldr	r3, [r7, #12]
 80174d6:	3301      	adds	r3, #1
 80174d8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80174da:	68f8      	ldr	r0, [r7, #12]
 80174dc:	f7ff fa09 	bl	80168f2 <SWAPBYTE>
 80174e0:	4603      	mov	r3, r0
 80174e2:	461a      	mov	r2, r3
 80174e4:	687b      	ldr	r3, [r7, #4]
 80174e6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80174e8:	68fb      	ldr	r3, [r7, #12]
 80174ea:	3301      	adds	r3, #1
 80174ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80174ee:	68fb      	ldr	r3, [r7, #12]
 80174f0:	3301      	adds	r3, #1
 80174f2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80174f4:	68f8      	ldr	r0, [r7, #12]
 80174f6:	f7ff f9fc 	bl	80168f2 <SWAPBYTE>
 80174fa:	4603      	mov	r3, r0
 80174fc:	461a      	mov	r2, r3
 80174fe:	687b      	ldr	r3, [r7, #4]
 8017500:	80da      	strh	r2, [r3, #6]
}
 8017502:	bf00      	nop
 8017504:	3710      	adds	r7, #16
 8017506:	46bd      	mov	sp, r7
 8017508:	bd80      	pop	{r7, pc}

0801750a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801750a:	b580      	push	{r7, lr}
 801750c:	b082      	sub	sp, #8
 801750e:	af00      	add	r7, sp, #0
 8017510:	6078      	str	r0, [r7, #4]
 8017512:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8017514:	2180      	movs	r1, #128	@ 0x80
 8017516:	6878      	ldr	r0, [r7, #4]
 8017518:	f000 fd22 	bl	8017f60 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801751c:	2100      	movs	r1, #0
 801751e:	6878      	ldr	r0, [r7, #4]
 8017520:	f000 fd1e 	bl	8017f60 <USBD_LL_StallEP>
}
 8017524:	bf00      	nop
 8017526:	3708      	adds	r7, #8
 8017528:	46bd      	mov	sp, r7
 801752a:	bd80      	pop	{r7, pc}

0801752c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801752c:	b580      	push	{r7, lr}
 801752e:	b086      	sub	sp, #24
 8017530:	af00      	add	r7, sp, #0
 8017532:	60f8      	str	r0, [r7, #12]
 8017534:	60b9      	str	r1, [r7, #8]
 8017536:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8017538:	2300      	movs	r3, #0
 801753a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801753c:	68fb      	ldr	r3, [r7, #12]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d042      	beq.n	80175c8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8017542:	68fb      	ldr	r3, [r7, #12]
 8017544:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8017546:	6938      	ldr	r0, [r7, #16]
 8017548:	f000 f842 	bl	80175d0 <USBD_GetLen>
 801754c:	4603      	mov	r3, r0
 801754e:	3301      	adds	r3, #1
 8017550:	005b      	lsls	r3, r3, #1
 8017552:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017556:	d808      	bhi.n	801756a <USBD_GetString+0x3e>
 8017558:	6938      	ldr	r0, [r7, #16]
 801755a:	f000 f839 	bl	80175d0 <USBD_GetLen>
 801755e:	4603      	mov	r3, r0
 8017560:	3301      	adds	r3, #1
 8017562:	b29b      	uxth	r3, r3
 8017564:	005b      	lsls	r3, r3, #1
 8017566:	b29a      	uxth	r2, r3
 8017568:	e001      	b.n	801756e <USBD_GetString+0x42>
 801756a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8017572:	7dfb      	ldrb	r3, [r7, #23]
 8017574:	68ba      	ldr	r2, [r7, #8]
 8017576:	4413      	add	r3, r2
 8017578:	687a      	ldr	r2, [r7, #4]
 801757a:	7812      	ldrb	r2, [r2, #0]
 801757c:	701a      	strb	r2, [r3, #0]
  idx++;
 801757e:	7dfb      	ldrb	r3, [r7, #23]
 8017580:	3301      	adds	r3, #1
 8017582:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8017584:	7dfb      	ldrb	r3, [r7, #23]
 8017586:	68ba      	ldr	r2, [r7, #8]
 8017588:	4413      	add	r3, r2
 801758a:	2203      	movs	r2, #3
 801758c:	701a      	strb	r2, [r3, #0]
  idx++;
 801758e:	7dfb      	ldrb	r3, [r7, #23]
 8017590:	3301      	adds	r3, #1
 8017592:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8017594:	e013      	b.n	80175be <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8017596:	7dfb      	ldrb	r3, [r7, #23]
 8017598:	68ba      	ldr	r2, [r7, #8]
 801759a:	4413      	add	r3, r2
 801759c:	693a      	ldr	r2, [r7, #16]
 801759e:	7812      	ldrb	r2, [r2, #0]
 80175a0:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80175a2:	693b      	ldr	r3, [r7, #16]
 80175a4:	3301      	adds	r3, #1
 80175a6:	613b      	str	r3, [r7, #16]
    idx++;
 80175a8:	7dfb      	ldrb	r3, [r7, #23]
 80175aa:	3301      	adds	r3, #1
 80175ac:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80175ae:	7dfb      	ldrb	r3, [r7, #23]
 80175b0:	68ba      	ldr	r2, [r7, #8]
 80175b2:	4413      	add	r3, r2
 80175b4:	2200      	movs	r2, #0
 80175b6:	701a      	strb	r2, [r3, #0]
    idx++;
 80175b8:	7dfb      	ldrb	r3, [r7, #23]
 80175ba:	3301      	adds	r3, #1
 80175bc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80175be:	693b      	ldr	r3, [r7, #16]
 80175c0:	781b      	ldrb	r3, [r3, #0]
 80175c2:	2b00      	cmp	r3, #0
 80175c4:	d1e7      	bne.n	8017596 <USBD_GetString+0x6a>
 80175c6:	e000      	b.n	80175ca <USBD_GetString+0x9e>
    return;
 80175c8:	bf00      	nop
  }
}
 80175ca:	3718      	adds	r7, #24
 80175cc:	46bd      	mov	sp, r7
 80175ce:	bd80      	pop	{r7, pc}

080175d0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80175d0:	b480      	push	{r7}
 80175d2:	b085      	sub	sp, #20
 80175d4:	af00      	add	r7, sp, #0
 80175d6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80175d8:	2300      	movs	r3, #0
 80175da:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80175dc:	687b      	ldr	r3, [r7, #4]
 80175de:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80175e0:	e005      	b.n	80175ee <USBD_GetLen+0x1e>
  {
    len++;
 80175e2:	7bfb      	ldrb	r3, [r7, #15]
 80175e4:	3301      	adds	r3, #1
 80175e6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80175e8:	68bb      	ldr	r3, [r7, #8]
 80175ea:	3301      	adds	r3, #1
 80175ec:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80175ee:	68bb      	ldr	r3, [r7, #8]
 80175f0:	781b      	ldrb	r3, [r3, #0]
 80175f2:	2b00      	cmp	r3, #0
 80175f4:	d1f5      	bne.n	80175e2 <USBD_GetLen+0x12>
  }

  return len;
 80175f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80175f8:	4618      	mov	r0, r3
 80175fa:	3714      	adds	r7, #20
 80175fc:	46bd      	mov	sp, r7
 80175fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017602:	4770      	bx	lr

08017604 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8017604:	b580      	push	{r7, lr}
 8017606:	b084      	sub	sp, #16
 8017608:	af00      	add	r7, sp, #0
 801760a:	60f8      	str	r0, [r7, #12]
 801760c:	60b9      	str	r1, [r7, #8]
 801760e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8017610:	68fb      	ldr	r3, [r7, #12]
 8017612:	2202      	movs	r2, #2
 8017614:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	687a      	ldr	r2, [r7, #4]
 801761c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	687a      	ldr	r2, [r7, #4]
 8017622:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	68ba      	ldr	r2, [r7, #8]
 8017628:	2100      	movs	r1, #0
 801762a:	68f8      	ldr	r0, [r7, #12]
 801762c:	f000 fd21 	bl	8018072 <USBD_LL_Transmit>

  return USBD_OK;
 8017630:	2300      	movs	r3, #0
}
 8017632:	4618      	mov	r0, r3
 8017634:	3710      	adds	r7, #16
 8017636:	46bd      	mov	sp, r7
 8017638:	bd80      	pop	{r7, pc}

0801763a <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801763a:	b580      	push	{r7, lr}
 801763c:	b084      	sub	sp, #16
 801763e:	af00      	add	r7, sp, #0
 8017640:	60f8      	str	r0, [r7, #12]
 8017642:	60b9      	str	r1, [r7, #8]
 8017644:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	68ba      	ldr	r2, [r7, #8]
 801764a:	2100      	movs	r1, #0
 801764c:	68f8      	ldr	r0, [r7, #12]
 801764e:	f000 fd10 	bl	8018072 <USBD_LL_Transmit>

  return USBD_OK;
 8017652:	2300      	movs	r3, #0
}
 8017654:	4618      	mov	r0, r3
 8017656:	3710      	adds	r7, #16
 8017658:	46bd      	mov	sp, r7
 801765a:	bd80      	pop	{r7, pc}

0801765c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801765c:	b580      	push	{r7, lr}
 801765e:	b084      	sub	sp, #16
 8017660:	af00      	add	r7, sp, #0
 8017662:	60f8      	str	r0, [r7, #12]
 8017664:	60b9      	str	r1, [r7, #8]
 8017666:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8017668:	68fb      	ldr	r3, [r7, #12]
 801766a:	2203      	movs	r2, #3
 801766c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	687a      	ldr	r2, [r7, #4]
 8017674:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8017678:	68fb      	ldr	r3, [r7, #12]
 801767a:	687a      	ldr	r2, [r7, #4]
 801767c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8017680:	687b      	ldr	r3, [r7, #4]
 8017682:	68ba      	ldr	r2, [r7, #8]
 8017684:	2100      	movs	r1, #0
 8017686:	68f8      	ldr	r0, [r7, #12]
 8017688:	f000 fd14 	bl	80180b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801768c:	2300      	movs	r3, #0
}
 801768e:	4618      	mov	r0, r3
 8017690:	3710      	adds	r7, #16
 8017692:	46bd      	mov	sp, r7
 8017694:	bd80      	pop	{r7, pc}

08017696 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8017696:	b580      	push	{r7, lr}
 8017698:	b084      	sub	sp, #16
 801769a:	af00      	add	r7, sp, #0
 801769c:	60f8      	str	r0, [r7, #12]
 801769e:	60b9      	str	r1, [r7, #8]
 80176a0:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80176a2:	687b      	ldr	r3, [r7, #4]
 80176a4:	68ba      	ldr	r2, [r7, #8]
 80176a6:	2100      	movs	r1, #0
 80176a8:	68f8      	ldr	r0, [r7, #12]
 80176aa:	f000 fd03 	bl	80180b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80176ae:	2300      	movs	r3, #0
}
 80176b0:	4618      	mov	r0, r3
 80176b2:	3710      	adds	r7, #16
 80176b4:	46bd      	mov	sp, r7
 80176b6:	bd80      	pop	{r7, pc}

080176b8 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80176b8:	b580      	push	{r7, lr}
 80176ba:	b082      	sub	sp, #8
 80176bc:	af00      	add	r7, sp, #0
 80176be:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80176c0:	687b      	ldr	r3, [r7, #4]
 80176c2:	2204      	movs	r2, #4
 80176c4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80176c8:	2300      	movs	r3, #0
 80176ca:	2200      	movs	r2, #0
 80176cc:	2100      	movs	r1, #0
 80176ce:	6878      	ldr	r0, [r7, #4]
 80176d0:	f000 fccf 	bl	8018072 <USBD_LL_Transmit>

  return USBD_OK;
 80176d4:	2300      	movs	r3, #0
}
 80176d6:	4618      	mov	r0, r3
 80176d8:	3708      	adds	r7, #8
 80176da:	46bd      	mov	sp, r7
 80176dc:	bd80      	pop	{r7, pc}

080176de <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80176de:	b580      	push	{r7, lr}
 80176e0:	b082      	sub	sp, #8
 80176e2:	af00      	add	r7, sp, #0
 80176e4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80176e6:	687b      	ldr	r3, [r7, #4]
 80176e8:	2205      	movs	r2, #5
 80176ea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80176ee:	2300      	movs	r3, #0
 80176f0:	2200      	movs	r2, #0
 80176f2:	2100      	movs	r1, #0
 80176f4:	6878      	ldr	r0, [r7, #4]
 80176f6:	f000 fcdd 	bl	80180b4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80176fa:	2300      	movs	r3, #0
}
 80176fc:	4618      	mov	r0, r3
 80176fe:	3708      	adds	r7, #8
 8017700:	46bd      	mov	sp, r7
 8017702:	bd80      	pop	{r7, pc}

08017704 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8017704:	b580      	push	{r7, lr}
 8017706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017708:	2200      	movs	r2, #0
 801770a:	4913      	ldr	r1, [pc, #76]	@ (8017758 <MX_USB_DEVICE_Init+0x54>)
 801770c:	4813      	ldr	r0, [pc, #76]	@ (801775c <MX_USB_DEVICE_Init+0x58>)
 801770e:	f7fe fccd 	bl	80160ac <USBD_Init>
 8017712:	4603      	mov	r3, r0
 8017714:	2b00      	cmp	r3, #0
 8017716:	d001      	beq.n	801771c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017718:	f7ea fda1 	bl	800225e <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 801771c:	4910      	ldr	r1, [pc, #64]	@ (8017760 <MX_USB_DEVICE_Init+0x5c>)
 801771e:	480f      	ldr	r0, [pc, #60]	@ (801775c <MX_USB_DEVICE_Init+0x58>)
 8017720:	f7fe fcf4 	bl	801610c <USBD_RegisterClass>
 8017724:	4603      	mov	r3, r0
 8017726:	2b00      	cmp	r3, #0
 8017728:	d001      	beq.n	801772e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801772a:	f7ea fd98 	bl	800225e <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 801772e:	490d      	ldr	r1, [pc, #52]	@ (8017764 <MX_USB_DEVICE_Init+0x60>)
 8017730:	480a      	ldr	r0, [pc, #40]	@ (801775c <MX_USB_DEVICE_Init+0x58>)
 8017732:	f7fe fbeb 	bl	8015f0c <USBD_CDC_RegisterInterface>
 8017736:	4603      	mov	r3, r0
 8017738:	2b00      	cmp	r3, #0
 801773a:	d001      	beq.n	8017740 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801773c:	f7ea fd8f 	bl	800225e <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8017740:	4806      	ldr	r0, [pc, #24]	@ (801775c <MX_USB_DEVICE_Init+0x58>)
 8017742:	f7fe fd19 	bl	8016178 <USBD_Start>
 8017746:	4603      	mov	r3, r0
 8017748:	2b00      	cmp	r3, #0
 801774a:	d001      	beq.n	8017750 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801774c:	f7ea fd87 	bl	800225e <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 8017750:	f7f5 fcc6 	bl	800d0e0 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8017754:	bf00      	nop
 8017756:	bd80      	pop	{r7, pc}
 8017758:	240000e8 	.word	0x240000e8
 801775c:	24002350 	.word	0x24002350
 8017760:	24000054 	.word	0x24000054
 8017764:	240000d4 	.word	0x240000d4

08017768 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8017768:	b580      	push	{r7, lr}
 801776a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 801776c:	2200      	movs	r2, #0
 801776e:	4905      	ldr	r1, [pc, #20]	@ (8017784 <CDC_Init_FS+0x1c>)
 8017770:	4805      	ldr	r0, [pc, #20]	@ (8017788 <CDC_Init_FS+0x20>)
 8017772:	f7fe fbe5 	bl	8015f40 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8017776:	4905      	ldr	r1, [pc, #20]	@ (801778c <CDC_Init_FS+0x24>)
 8017778:	4803      	ldr	r0, [pc, #12]	@ (8017788 <CDC_Init_FS+0x20>)
 801777a:	f7fe fc03 	bl	8015f84 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801777e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8017780:	4618      	mov	r0, r3
 8017782:	bd80      	pop	{r7, pc}
 8017784:	24002e2c 	.word	0x24002e2c
 8017788:	24002350 	.word	0x24002350
 801778c:	2400262c 	.word	0x2400262c

08017790 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017790:	b480      	push	{r7}
 8017792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017794:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017796:	4618      	mov	r0, r3
 8017798:	46bd      	mov	sp, r7
 801779a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801779e:	4770      	bx	lr

080177a0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80177a0:	b480      	push	{r7}
 80177a2:	b083      	sub	sp, #12
 80177a4:	af00      	add	r7, sp, #0
 80177a6:	4603      	mov	r3, r0
 80177a8:	6039      	str	r1, [r7, #0]
 80177aa:	71fb      	strb	r3, [r7, #7]
 80177ac:	4613      	mov	r3, r2
 80177ae:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80177b0:	79fb      	ldrb	r3, [r7, #7]
 80177b2:	2b23      	cmp	r3, #35	@ 0x23
 80177b4:	d84a      	bhi.n	801784c <CDC_Control_FS+0xac>
 80177b6:	a201      	add	r2, pc, #4	@ (adr r2, 80177bc <CDC_Control_FS+0x1c>)
 80177b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80177bc:	0801784d 	.word	0x0801784d
 80177c0:	0801784d 	.word	0x0801784d
 80177c4:	0801784d 	.word	0x0801784d
 80177c8:	0801784d 	.word	0x0801784d
 80177cc:	0801784d 	.word	0x0801784d
 80177d0:	0801784d 	.word	0x0801784d
 80177d4:	0801784d 	.word	0x0801784d
 80177d8:	0801784d 	.word	0x0801784d
 80177dc:	0801784d 	.word	0x0801784d
 80177e0:	0801784d 	.word	0x0801784d
 80177e4:	0801784d 	.word	0x0801784d
 80177e8:	0801784d 	.word	0x0801784d
 80177ec:	0801784d 	.word	0x0801784d
 80177f0:	0801784d 	.word	0x0801784d
 80177f4:	0801784d 	.word	0x0801784d
 80177f8:	0801784d 	.word	0x0801784d
 80177fc:	0801784d 	.word	0x0801784d
 8017800:	0801784d 	.word	0x0801784d
 8017804:	0801784d 	.word	0x0801784d
 8017808:	0801784d 	.word	0x0801784d
 801780c:	0801784d 	.word	0x0801784d
 8017810:	0801784d 	.word	0x0801784d
 8017814:	0801784d 	.word	0x0801784d
 8017818:	0801784d 	.word	0x0801784d
 801781c:	0801784d 	.word	0x0801784d
 8017820:	0801784d 	.word	0x0801784d
 8017824:	0801784d 	.word	0x0801784d
 8017828:	0801784d 	.word	0x0801784d
 801782c:	0801784d 	.word	0x0801784d
 8017830:	0801784d 	.word	0x0801784d
 8017834:	0801784d 	.word	0x0801784d
 8017838:	0801784d 	.word	0x0801784d
 801783c:	0801784d 	.word	0x0801784d
 8017840:	0801784d 	.word	0x0801784d
 8017844:	0801784d 	.word	0x0801784d
 8017848:	0801784d 	.word	0x0801784d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 801784c:	bf00      	nop
  }

  return (USBD_OK);
 801784e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8017850:	4618      	mov	r0, r3
 8017852:	370c      	adds	r7, #12
 8017854:	46bd      	mov	sp, r7
 8017856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801785a:	4770      	bx	lr

0801785c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b082      	sub	sp, #8
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
 8017864:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8017866:	6879      	ldr	r1, [r7, #4]
 8017868:	4805      	ldr	r0, [pc, #20]	@ (8017880 <CDC_Receive_FS+0x24>)
 801786a:	f7fe fb8b 	bl	8015f84 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 801786e:	4804      	ldr	r0, [pc, #16]	@ (8017880 <CDC_Receive_FS+0x24>)
 8017870:	f7fe fbe6 	bl	8016040 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8017874:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8017876:	4618      	mov	r0, r3
 8017878:	3708      	adds	r7, #8
 801787a:	46bd      	mov	sp, r7
 801787c:	bd80      	pop	{r7, pc}
 801787e:	bf00      	nop
 8017880:	24002350 	.word	0x24002350

08017884 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8017884:	b580      	push	{r7, lr}
 8017886:	b084      	sub	sp, #16
 8017888:	af00      	add	r7, sp, #0
 801788a:	6078      	str	r0, [r7, #4]
 801788c:	460b      	mov	r3, r1
 801788e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8017890:	2300      	movs	r3, #0
 8017892:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8017894:	4b0d      	ldr	r3, [pc, #52]	@ (80178cc <CDC_Transmit_FS+0x48>)
 8017896:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801789a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801789c:	68bb      	ldr	r3, [r7, #8]
 801789e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d001      	beq.n	80178aa <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 80178a6:	2301      	movs	r3, #1
 80178a8:	e00b      	b.n	80178c2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80178aa:	887b      	ldrh	r3, [r7, #2]
 80178ac:	461a      	mov	r2, r3
 80178ae:	6879      	ldr	r1, [r7, #4]
 80178b0:	4806      	ldr	r0, [pc, #24]	@ (80178cc <CDC_Transmit_FS+0x48>)
 80178b2:	f7fe fb45 	bl	8015f40 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80178b6:	4805      	ldr	r0, [pc, #20]	@ (80178cc <CDC_Transmit_FS+0x48>)
 80178b8:	f7fe fb82 	bl	8015fc0 <USBD_CDC_TransmitPacket>
 80178bc:	4603      	mov	r3, r0
 80178be:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 80178c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80178c2:	4618      	mov	r0, r3
 80178c4:	3710      	adds	r7, #16
 80178c6:	46bd      	mov	sp, r7
 80178c8:	bd80      	pop	{r7, pc}
 80178ca:	bf00      	nop
 80178cc:	24002350 	.word	0x24002350

080178d0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80178d0:	b580      	push	{r7, lr}
 80178d2:	b086      	sub	sp, #24
 80178d4:	af00      	add	r7, sp, #0
 80178d6:	60f8      	str	r0, [r7, #12]
 80178d8:	60b9      	str	r1, [r7, #8]
 80178da:	4613      	mov	r3, r2
 80178dc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80178de:	2300      	movs	r3, #0
 80178e0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  CDC_LOG_TxCpltCallback();
 80178e2:	f7e9 f9d3 	bl	8000c8c <CDC_LOG_TxCpltCallback>

  /* USER CODE END 13 */
  return result;
 80178e6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80178ea:	4618      	mov	r0, r3
 80178ec:	3718      	adds	r7, #24
 80178ee:	46bd      	mov	sp, r7
 80178f0:	bd80      	pop	{r7, pc}
	...

080178f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80178f4:	b480      	push	{r7}
 80178f6:	b083      	sub	sp, #12
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	4603      	mov	r3, r0
 80178fc:	6039      	str	r1, [r7, #0]
 80178fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017900:	683b      	ldr	r3, [r7, #0]
 8017902:	2212      	movs	r2, #18
 8017904:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8017906:	4b03      	ldr	r3, [pc, #12]	@ (8017914 <USBD_FS_DeviceDescriptor+0x20>)
}
 8017908:	4618      	mov	r0, r3
 801790a:	370c      	adds	r7, #12
 801790c:	46bd      	mov	sp, r7
 801790e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017912:	4770      	bx	lr
 8017914:	24000108 	.word	0x24000108

08017918 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017918:	b480      	push	{r7}
 801791a:	b083      	sub	sp, #12
 801791c:	af00      	add	r7, sp, #0
 801791e:	4603      	mov	r3, r0
 8017920:	6039      	str	r1, [r7, #0]
 8017922:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017924:	683b      	ldr	r3, [r7, #0]
 8017926:	2204      	movs	r2, #4
 8017928:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801792a:	4b03      	ldr	r3, [pc, #12]	@ (8017938 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801792c:	4618      	mov	r0, r3
 801792e:	370c      	adds	r7, #12
 8017930:	46bd      	mov	sp, r7
 8017932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017936:	4770      	bx	lr
 8017938:	2400011c 	.word	0x2400011c

0801793c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801793c:	b580      	push	{r7, lr}
 801793e:	b082      	sub	sp, #8
 8017940:	af00      	add	r7, sp, #0
 8017942:	4603      	mov	r3, r0
 8017944:	6039      	str	r1, [r7, #0]
 8017946:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017948:	79fb      	ldrb	r3, [r7, #7]
 801794a:	2b00      	cmp	r3, #0
 801794c:	d105      	bne.n	801795a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801794e:	683a      	ldr	r2, [r7, #0]
 8017950:	4907      	ldr	r1, [pc, #28]	@ (8017970 <USBD_FS_ProductStrDescriptor+0x34>)
 8017952:	4808      	ldr	r0, [pc, #32]	@ (8017974 <USBD_FS_ProductStrDescriptor+0x38>)
 8017954:	f7ff fdea 	bl	801752c <USBD_GetString>
 8017958:	e004      	b.n	8017964 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801795a:	683a      	ldr	r2, [r7, #0]
 801795c:	4904      	ldr	r1, [pc, #16]	@ (8017970 <USBD_FS_ProductStrDescriptor+0x34>)
 801795e:	4805      	ldr	r0, [pc, #20]	@ (8017974 <USBD_FS_ProductStrDescriptor+0x38>)
 8017960:	f7ff fde4 	bl	801752c <USBD_GetString>
  }
  return USBD_StrDesc;
 8017964:	4b02      	ldr	r3, [pc, #8]	@ (8017970 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8017966:	4618      	mov	r0, r3
 8017968:	3708      	adds	r7, #8
 801796a:	46bd      	mov	sp, r7
 801796c:	bd80      	pop	{r7, pc}
 801796e:	bf00      	nop
 8017970:	2400362c 	.word	0x2400362c
 8017974:	08019100 	.word	0x08019100

08017978 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017978:	b580      	push	{r7, lr}
 801797a:	b082      	sub	sp, #8
 801797c:	af00      	add	r7, sp, #0
 801797e:	4603      	mov	r3, r0
 8017980:	6039      	str	r1, [r7, #0]
 8017982:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017984:	683a      	ldr	r2, [r7, #0]
 8017986:	4904      	ldr	r1, [pc, #16]	@ (8017998 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8017988:	4804      	ldr	r0, [pc, #16]	@ (801799c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801798a:	f7ff fdcf 	bl	801752c <USBD_GetString>
  return USBD_StrDesc;
 801798e:	4b02      	ldr	r3, [pc, #8]	@ (8017998 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8017990:	4618      	mov	r0, r3
 8017992:	3708      	adds	r7, #8
 8017994:	46bd      	mov	sp, r7
 8017996:	bd80      	pop	{r7, pc}
 8017998:	2400362c 	.word	0x2400362c
 801799c:	08019118 	.word	0x08019118

080179a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80179a0:	b580      	push	{r7, lr}
 80179a2:	b082      	sub	sp, #8
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	4603      	mov	r3, r0
 80179a8:	6039      	str	r1, [r7, #0]
 80179aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80179ac:	683b      	ldr	r3, [r7, #0]
 80179ae:	221a      	movs	r2, #26
 80179b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80179b2:	f000 f843 	bl	8017a3c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80179b6:	4b02      	ldr	r3, [pc, #8]	@ (80179c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80179b8:	4618      	mov	r0, r3
 80179ba:	3708      	adds	r7, #8
 80179bc:	46bd      	mov	sp, r7
 80179be:	bd80      	pop	{r7, pc}
 80179c0:	24000120 	.word	0x24000120

080179c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80179c4:	b580      	push	{r7, lr}
 80179c6:	b082      	sub	sp, #8
 80179c8:	af00      	add	r7, sp, #0
 80179ca:	4603      	mov	r3, r0
 80179cc:	6039      	str	r1, [r7, #0]
 80179ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80179d0:	79fb      	ldrb	r3, [r7, #7]
 80179d2:	2b00      	cmp	r3, #0
 80179d4:	d105      	bne.n	80179e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80179d6:	683a      	ldr	r2, [r7, #0]
 80179d8:	4907      	ldr	r1, [pc, #28]	@ (80179f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80179da:	4808      	ldr	r0, [pc, #32]	@ (80179fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80179dc:	f7ff fda6 	bl	801752c <USBD_GetString>
 80179e0:	e004      	b.n	80179ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80179e2:	683a      	ldr	r2, [r7, #0]
 80179e4:	4904      	ldr	r1, [pc, #16]	@ (80179f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80179e6:	4805      	ldr	r0, [pc, #20]	@ (80179fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80179e8:	f7ff fda0 	bl	801752c <USBD_GetString>
  }
  return USBD_StrDesc;
 80179ec:	4b02      	ldr	r3, [pc, #8]	@ (80179f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80179ee:	4618      	mov	r0, r3
 80179f0:	3708      	adds	r7, #8
 80179f2:	46bd      	mov	sp, r7
 80179f4:	bd80      	pop	{r7, pc}
 80179f6:	bf00      	nop
 80179f8:	2400362c 	.word	0x2400362c
 80179fc:	0801912c 	.word	0x0801912c

08017a00 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017a00:	b580      	push	{r7, lr}
 8017a02:	b082      	sub	sp, #8
 8017a04:	af00      	add	r7, sp, #0
 8017a06:	4603      	mov	r3, r0
 8017a08:	6039      	str	r1, [r7, #0]
 8017a0a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017a0c:	79fb      	ldrb	r3, [r7, #7]
 8017a0e:	2b00      	cmp	r3, #0
 8017a10:	d105      	bne.n	8017a1e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017a12:	683a      	ldr	r2, [r7, #0]
 8017a14:	4907      	ldr	r1, [pc, #28]	@ (8017a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017a16:	4808      	ldr	r0, [pc, #32]	@ (8017a38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017a18:	f7ff fd88 	bl	801752c <USBD_GetString>
 8017a1c:	e004      	b.n	8017a28 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017a1e:	683a      	ldr	r2, [r7, #0]
 8017a20:	4904      	ldr	r1, [pc, #16]	@ (8017a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8017a22:	4805      	ldr	r0, [pc, #20]	@ (8017a38 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017a24:	f7ff fd82 	bl	801752c <USBD_GetString>
  }
  return USBD_StrDesc;
 8017a28:	4b02      	ldr	r3, [pc, #8]	@ (8017a34 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017a2a:	4618      	mov	r0, r3
 8017a2c:	3708      	adds	r7, #8
 8017a2e:	46bd      	mov	sp, r7
 8017a30:	bd80      	pop	{r7, pc}
 8017a32:	bf00      	nop
 8017a34:	2400362c 	.word	0x2400362c
 8017a38:	08019138 	.word	0x08019138

08017a3c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b084      	sub	sp, #16
 8017a40:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017a42:	4b0f      	ldr	r3, [pc, #60]	@ (8017a80 <Get_SerialNum+0x44>)
 8017a44:	681b      	ldr	r3, [r3, #0]
 8017a46:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017a48:	4b0e      	ldr	r3, [pc, #56]	@ (8017a84 <Get_SerialNum+0x48>)
 8017a4a:	681b      	ldr	r3, [r3, #0]
 8017a4c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8017a88 <Get_SerialNum+0x4c>)
 8017a50:	681b      	ldr	r3, [r3, #0]
 8017a52:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017a54:	68fa      	ldr	r2, [r7, #12]
 8017a56:	687b      	ldr	r3, [r7, #4]
 8017a58:	4413      	add	r3, r2
 8017a5a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017a5c:	68fb      	ldr	r3, [r7, #12]
 8017a5e:	2b00      	cmp	r3, #0
 8017a60:	d009      	beq.n	8017a76 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017a62:	2208      	movs	r2, #8
 8017a64:	4909      	ldr	r1, [pc, #36]	@ (8017a8c <Get_SerialNum+0x50>)
 8017a66:	68f8      	ldr	r0, [r7, #12]
 8017a68:	f000 f814 	bl	8017a94 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017a6c:	2204      	movs	r2, #4
 8017a6e:	4908      	ldr	r1, [pc, #32]	@ (8017a90 <Get_SerialNum+0x54>)
 8017a70:	68b8      	ldr	r0, [r7, #8]
 8017a72:	f000 f80f 	bl	8017a94 <IntToUnicode>
  }
}
 8017a76:	bf00      	nop
 8017a78:	3710      	adds	r7, #16
 8017a7a:	46bd      	mov	sp, r7
 8017a7c:	bd80      	pop	{r7, pc}
 8017a7e:	bf00      	nop
 8017a80:	1ff1e800 	.word	0x1ff1e800
 8017a84:	1ff1e804 	.word	0x1ff1e804
 8017a88:	1ff1e808 	.word	0x1ff1e808
 8017a8c:	24000122 	.word	0x24000122
 8017a90:	24000132 	.word	0x24000132

08017a94 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8017a94:	b480      	push	{r7}
 8017a96:	b087      	sub	sp, #28
 8017a98:	af00      	add	r7, sp, #0
 8017a9a:	60f8      	str	r0, [r7, #12]
 8017a9c:	60b9      	str	r1, [r7, #8]
 8017a9e:	4613      	mov	r3, r2
 8017aa0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8017aa2:	2300      	movs	r3, #0
 8017aa4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8017aa6:	2300      	movs	r3, #0
 8017aa8:	75fb      	strb	r3, [r7, #23]
 8017aaa:	e027      	b.n	8017afc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8017aac:	68fb      	ldr	r3, [r7, #12]
 8017aae:	0f1b      	lsrs	r3, r3, #28
 8017ab0:	2b09      	cmp	r3, #9
 8017ab2:	d80b      	bhi.n	8017acc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8017ab4:	68fb      	ldr	r3, [r7, #12]
 8017ab6:	0f1b      	lsrs	r3, r3, #28
 8017ab8:	b2da      	uxtb	r2, r3
 8017aba:	7dfb      	ldrb	r3, [r7, #23]
 8017abc:	005b      	lsls	r3, r3, #1
 8017abe:	4619      	mov	r1, r3
 8017ac0:	68bb      	ldr	r3, [r7, #8]
 8017ac2:	440b      	add	r3, r1
 8017ac4:	3230      	adds	r2, #48	@ 0x30
 8017ac6:	b2d2      	uxtb	r2, r2
 8017ac8:	701a      	strb	r2, [r3, #0]
 8017aca:	e00a      	b.n	8017ae2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8017acc:	68fb      	ldr	r3, [r7, #12]
 8017ace:	0f1b      	lsrs	r3, r3, #28
 8017ad0:	b2da      	uxtb	r2, r3
 8017ad2:	7dfb      	ldrb	r3, [r7, #23]
 8017ad4:	005b      	lsls	r3, r3, #1
 8017ad6:	4619      	mov	r1, r3
 8017ad8:	68bb      	ldr	r3, [r7, #8]
 8017ada:	440b      	add	r3, r1
 8017adc:	3237      	adds	r2, #55	@ 0x37
 8017ade:	b2d2      	uxtb	r2, r2
 8017ae0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8017ae2:	68fb      	ldr	r3, [r7, #12]
 8017ae4:	011b      	lsls	r3, r3, #4
 8017ae6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017ae8:	7dfb      	ldrb	r3, [r7, #23]
 8017aea:	005b      	lsls	r3, r3, #1
 8017aec:	3301      	adds	r3, #1
 8017aee:	68ba      	ldr	r2, [r7, #8]
 8017af0:	4413      	add	r3, r2
 8017af2:	2200      	movs	r2, #0
 8017af4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8017af6:	7dfb      	ldrb	r3, [r7, #23]
 8017af8:	3301      	adds	r3, #1
 8017afa:	75fb      	strb	r3, [r7, #23]
 8017afc:	7dfa      	ldrb	r2, [r7, #23]
 8017afe:	79fb      	ldrb	r3, [r7, #7]
 8017b00:	429a      	cmp	r2, r3
 8017b02:	d3d3      	bcc.n	8017aac <IntToUnicode+0x18>
  }
}
 8017b04:	bf00      	nop
 8017b06:	bf00      	nop
 8017b08:	371c      	adds	r7, #28
 8017b0a:	46bd      	mov	sp, r7
 8017b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b10:	4770      	bx	lr
	...

08017b14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8017b14:	b580      	push	{r7, lr}
 8017b16:	b0ba      	sub	sp, #232	@ 0xe8
 8017b18:	af00      	add	r7, sp, #0
 8017b1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017b1c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017b20:	2200      	movs	r2, #0
 8017b22:	601a      	str	r2, [r3, #0]
 8017b24:	605a      	str	r2, [r3, #4]
 8017b26:	609a      	str	r2, [r3, #8]
 8017b28:	60da      	str	r2, [r3, #12]
 8017b2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8017b2c:	f107 0310 	add.w	r3, r7, #16
 8017b30:	22c0      	movs	r2, #192	@ 0xc0
 8017b32:	2100      	movs	r1, #0
 8017b34:	4618      	mov	r0, r3
 8017b36:	f000 fb6b 	bl	8018210 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8017b3a:	687b      	ldr	r3, [r7, #4]
 8017b3c:	681b      	ldr	r3, [r3, #0]
 8017b3e:	4a34      	ldr	r2, [pc, #208]	@ (8017c10 <HAL_PCD_MspInit+0xfc>)
 8017b40:	4293      	cmp	r3, r2
 8017b42:	d161      	bne.n	8017c08 <HAL_PCD_MspInit+0xf4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8017b44:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8017b48:	f04f 0300 	mov.w	r3, #0
 8017b4c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8017b50:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 8017b54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8017b58:	f107 0310 	add.w	r3, r7, #16
 8017b5c:	4618      	mov	r0, r3
 8017b5e:	f7f6 fab5 	bl	800e0cc <HAL_RCCEx_PeriphCLKConfig>
 8017b62:	4603      	mov	r3, r0
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	d001      	beq.n	8017b6c <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8017b68:	f7ea fb79 	bl	800225e <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8017b6c:	f7f5 fab8 	bl	800d0e0 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8017b70:	4b28      	ldr	r3, [pc, #160]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017b72:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017b76:	4a27      	ldr	r2, [pc, #156]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017b78:	f043 0301 	orr.w	r3, r3, #1
 8017b7c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8017b80:	4b24      	ldr	r3, [pc, #144]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017b82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8017b86:	f003 0301 	and.w	r3, r3, #1
 8017b8a:	60fb      	str	r3, [r7, #12]
 8017b8c:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8017b8e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8017b92:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017b96:	2302      	movs	r3, #2
 8017b98:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017b9c:	2300      	movs	r3, #0
 8017b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8017ba2:	2302      	movs	r3, #2
 8017ba4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8017ba8:	230a      	movs	r3, #10
 8017baa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017bae:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8017bb2:	4619      	mov	r1, r3
 8017bb4:	4818      	ldr	r0, [pc, #96]	@ (8017c18 <HAL_PCD_MspInit+0x104>)
 8017bb6:	f7f1 fa65 	bl	8009084 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017bba:	4b16      	ldr	r3, [pc, #88]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017bbc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017bc0:	4a14      	ldr	r2, [pc, #80]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017bc2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8017bc6:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8017bca:	4b12      	ldr	r3, [pc, #72]	@ (8017c14 <HAL_PCD_MspInit+0x100>)
 8017bcc:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8017bd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017bd4:	60bb      	str	r3, [r7, #8]
 8017bd6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_EP1_OUT_IRQn, 5, 0);
 8017bd8:	2200      	movs	r2, #0
 8017bda:	2105      	movs	r1, #5
 8017bdc:	2062      	movs	r0, #98	@ 0x62
 8017bde:	f7ee fb4e 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_OUT_IRQn);
 8017be2:	2062      	movs	r0, #98	@ 0x62
 8017be4:	f7ee fb65 	bl	80062b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_EP1_IN_IRQn, 5, 0);
 8017be8:	2200      	movs	r2, #0
 8017bea:	2105      	movs	r1, #5
 8017bec:	2063      	movs	r0, #99	@ 0x63
 8017bee:	f7ee fb46 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_EP1_IN_IRQn);
 8017bf2:	2063      	movs	r0, #99	@ 0x63
 8017bf4:	f7ee fb5d 	bl	80062b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8017bf8:	2200      	movs	r2, #0
 8017bfa:	2105      	movs	r1, #5
 8017bfc:	2065      	movs	r0, #101	@ 0x65
 8017bfe:	f7ee fb3e 	bl	800627e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8017c02:	2065      	movs	r0, #101	@ 0x65
 8017c04:	f7ee fb55 	bl	80062b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8017c08:	bf00      	nop
 8017c0a:	37e8      	adds	r7, #232	@ 0xe8
 8017c0c:	46bd      	mov	sp, r7
 8017c0e:	bd80      	pop	{r7, pc}
 8017c10:	40080000 	.word	0x40080000
 8017c14:	58024400 	.word	0x58024400
 8017c18:	58020000 	.word	0x58020000

08017c1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c1c:	b580      	push	{r7, lr}
 8017c1e:	b082      	sub	sp, #8
 8017c20:	af00      	add	r7, sp, #0
 8017c22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017c24:	687b      	ldr	r3, [r7, #4]
 8017c26:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8017c2a:	687b      	ldr	r3, [r7, #4]
 8017c2c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8017c30:	4619      	mov	r1, r3
 8017c32:	4610      	mov	r0, r2
 8017c34:	f7fe faed 	bl	8016212 <USBD_LL_SetupStage>
}
 8017c38:	bf00      	nop
 8017c3a:	3708      	adds	r7, #8
 8017c3c:	46bd      	mov	sp, r7
 8017c3e:	bd80      	pop	{r7, pc}

08017c40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c40:	b580      	push	{r7, lr}
 8017c42:	b082      	sub	sp, #8
 8017c44:	af00      	add	r7, sp, #0
 8017c46:	6078      	str	r0, [r7, #4]
 8017c48:	460b      	mov	r3, r1
 8017c4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017c52:	78fa      	ldrb	r2, [r7, #3]
 8017c54:	6879      	ldr	r1, [r7, #4]
 8017c56:	4613      	mov	r3, r2
 8017c58:	00db      	lsls	r3, r3, #3
 8017c5a:	4413      	add	r3, r2
 8017c5c:	009b      	lsls	r3, r3, #2
 8017c5e:	440b      	add	r3, r1
 8017c60:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8017c64:	681a      	ldr	r2, [r3, #0]
 8017c66:	78fb      	ldrb	r3, [r7, #3]
 8017c68:	4619      	mov	r1, r3
 8017c6a:	f7fe fb27 	bl	80162bc <USBD_LL_DataOutStage>
}
 8017c6e:	bf00      	nop
 8017c70:	3708      	adds	r7, #8
 8017c72:	46bd      	mov	sp, r7
 8017c74:	bd80      	pop	{r7, pc}

08017c76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017c76:	b580      	push	{r7, lr}
 8017c78:	b082      	sub	sp, #8
 8017c7a:	af00      	add	r7, sp, #0
 8017c7c:	6078      	str	r0, [r7, #4]
 8017c7e:	460b      	mov	r3, r1
 8017c80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017c88:	78fa      	ldrb	r2, [r7, #3]
 8017c8a:	6879      	ldr	r1, [r7, #4]
 8017c8c:	4613      	mov	r3, r2
 8017c8e:	00db      	lsls	r3, r3, #3
 8017c90:	4413      	add	r3, r2
 8017c92:	009b      	lsls	r3, r3, #2
 8017c94:	440b      	add	r3, r1
 8017c96:	3320      	adds	r3, #32
 8017c98:	681a      	ldr	r2, [r3, #0]
 8017c9a:	78fb      	ldrb	r3, [r7, #3]
 8017c9c:	4619      	mov	r1, r3
 8017c9e:	f7fe fbc0 	bl	8016422 <USBD_LL_DataInStage>
}
 8017ca2:	bf00      	nop
 8017ca4:	3708      	adds	r7, #8
 8017ca6:	46bd      	mov	sp, r7
 8017ca8:	bd80      	pop	{r7, pc}

08017caa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017caa:	b580      	push	{r7, lr}
 8017cac:	b082      	sub	sp, #8
 8017cae:	af00      	add	r7, sp, #0
 8017cb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8017cb2:	687b      	ldr	r3, [r7, #4]
 8017cb4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017cb8:	4618      	mov	r0, r3
 8017cba:	f7fe fcfa 	bl	80166b2 <USBD_LL_SOF>
}
 8017cbe:	bf00      	nop
 8017cc0:	3708      	adds	r7, #8
 8017cc2:	46bd      	mov	sp, r7
 8017cc4:	bd80      	pop	{r7, pc}

08017cc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017cc6:	b580      	push	{r7, lr}
 8017cc8:	b084      	sub	sp, #16
 8017cca:	af00      	add	r7, sp, #0
 8017ccc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017cce:	2301      	movs	r3, #1
 8017cd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8017cd2:	687b      	ldr	r3, [r7, #4]
 8017cd4:	79db      	ldrb	r3, [r3, #7]
 8017cd6:	2b00      	cmp	r3, #0
 8017cd8:	d102      	bne.n	8017ce0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8017cda:	2300      	movs	r3, #0
 8017cdc:	73fb      	strb	r3, [r7, #15]
 8017cde:	e008      	b.n	8017cf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	79db      	ldrb	r3, [r3, #7]
 8017ce4:	2b02      	cmp	r3, #2
 8017ce6:	d102      	bne.n	8017cee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8017ce8:	2301      	movs	r3, #1
 8017cea:	73fb      	strb	r3, [r7, #15]
 8017cec:	e001      	b.n	8017cf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8017cee:	f7ea fab6 	bl	800225e <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017cf8:	7bfa      	ldrb	r2, [r7, #15]
 8017cfa:	4611      	mov	r1, r2
 8017cfc:	4618      	mov	r0, r3
 8017cfe:	f7fe fc94 	bl	801662a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017d02:	687b      	ldr	r3, [r7, #4]
 8017d04:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d08:	4618      	mov	r0, r3
 8017d0a:	f7fe fc3c 	bl	8016586 <USBD_LL_Reset>
}
 8017d0e:	bf00      	nop
 8017d10:	3710      	adds	r7, #16
 8017d12:	46bd      	mov	sp, r7
 8017d14:	bd80      	pop	{r7, pc}
	...

08017d18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d18:	b580      	push	{r7, lr}
 8017d1a:	b082      	sub	sp, #8
 8017d1c:	af00      	add	r7, sp, #0
 8017d1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017d20:	687b      	ldr	r3, [r7, #4]
 8017d22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d26:	4618      	mov	r0, r3
 8017d28:	f7fe fc8f 	bl	801664a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8017d2c:	687b      	ldr	r3, [r7, #4]
 8017d2e:	681b      	ldr	r3, [r3, #0]
 8017d30:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8017d34:	681b      	ldr	r3, [r3, #0]
 8017d36:	687a      	ldr	r2, [r7, #4]
 8017d38:	6812      	ldr	r2, [r2, #0]
 8017d3a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8017d3e:	f043 0301 	orr.w	r3, r3, #1
 8017d42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017d44:	687b      	ldr	r3, [r7, #4]
 8017d46:	7adb      	ldrb	r3, [r3, #11]
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	d005      	beq.n	8017d58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017d4c:	4b04      	ldr	r3, [pc, #16]	@ (8017d60 <HAL_PCD_SuspendCallback+0x48>)
 8017d4e:	691b      	ldr	r3, [r3, #16]
 8017d50:	4a03      	ldr	r2, [pc, #12]	@ (8017d60 <HAL_PCD_SuspendCallback+0x48>)
 8017d52:	f043 0306 	orr.w	r3, r3, #6
 8017d56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017d58:	bf00      	nop
 8017d5a:	3708      	adds	r7, #8
 8017d5c:	46bd      	mov	sp, r7
 8017d5e:	bd80      	pop	{r7, pc}
 8017d60:	e000ed00 	.word	0xe000ed00

08017d64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d64:	b580      	push	{r7, lr}
 8017d66:	b082      	sub	sp, #8
 8017d68:	af00      	add	r7, sp, #0
 8017d6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d72:	4618      	mov	r0, r3
 8017d74:	f7fe fc85 	bl	8016682 <USBD_LL_Resume>
}
 8017d78:	bf00      	nop
 8017d7a:	3708      	adds	r7, #8
 8017d7c:	46bd      	mov	sp, r7
 8017d7e:	bd80      	pop	{r7, pc}

08017d80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017d80:	b580      	push	{r7, lr}
 8017d82:	b082      	sub	sp, #8
 8017d84:	af00      	add	r7, sp, #0
 8017d86:	6078      	str	r0, [r7, #4]
 8017d88:	460b      	mov	r3, r1
 8017d8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017d8c:	687b      	ldr	r3, [r7, #4]
 8017d8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017d92:	78fa      	ldrb	r2, [r7, #3]
 8017d94:	4611      	mov	r1, r2
 8017d96:	4618      	mov	r0, r3
 8017d98:	f7fe fcdd 	bl	8016756 <USBD_LL_IsoOUTIncomplete>
}
 8017d9c:	bf00      	nop
 8017d9e:	3708      	adds	r7, #8
 8017da0:	46bd      	mov	sp, r7
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b082      	sub	sp, #8
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	6078      	str	r0, [r7, #4]
 8017dac:	460b      	mov	r3, r1
 8017dae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017db0:	687b      	ldr	r3, [r7, #4]
 8017db2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017db6:	78fa      	ldrb	r2, [r7, #3]
 8017db8:	4611      	mov	r1, r2
 8017dba:	4618      	mov	r0, r3
 8017dbc:	f7fe fc99 	bl	80166f2 <USBD_LL_IsoINIncomplete>
}
 8017dc0:	bf00      	nop
 8017dc2:	3708      	adds	r7, #8
 8017dc4:	46bd      	mov	sp, r7
 8017dc6:	bd80      	pop	{r7, pc}

08017dc8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017dc8:	b580      	push	{r7, lr}
 8017dca:	b082      	sub	sp, #8
 8017dcc:	af00      	add	r7, sp, #0
 8017dce:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017dd0:	687b      	ldr	r3, [r7, #4]
 8017dd2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017dd6:	4618      	mov	r0, r3
 8017dd8:	f7fe fcef 	bl	80167ba <USBD_LL_DevConnected>
}
 8017ddc:	bf00      	nop
 8017dde:	3708      	adds	r7, #8
 8017de0:	46bd      	mov	sp, r7
 8017de2:	bd80      	pop	{r7, pc}

08017de4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017de4:	b580      	push	{r7, lr}
 8017de6:	b082      	sub	sp, #8
 8017de8:	af00      	add	r7, sp, #0
 8017dea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017df2:	4618      	mov	r0, r3
 8017df4:	f7fe fcec 	bl	80167d0 <USBD_LL_DevDisconnected>
}
 8017df8:	bf00      	nop
 8017dfa:	3708      	adds	r7, #8
 8017dfc:	46bd      	mov	sp, r7
 8017dfe:	bd80      	pop	{r7, pc}

08017e00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017e00:	b580      	push	{r7, lr}
 8017e02:	b082      	sub	sp, #8
 8017e04:	af00      	add	r7, sp, #0
 8017e06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8017e08:	687b      	ldr	r3, [r7, #4]
 8017e0a:	781b      	ldrb	r3, [r3, #0]
 8017e0c:	2b00      	cmp	r3, #0
 8017e0e:	d13e      	bne.n	8017e8e <USBD_LL_Init+0x8e>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8017e10:	4a21      	ldr	r2, [pc, #132]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e12:	687b      	ldr	r3, [r7, #4]
 8017e14:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8017e18:	687b      	ldr	r3, [r7, #4]
 8017e1a:	4a1f      	ldr	r2, [pc, #124]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e1c:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8017e20:	4b1d      	ldr	r3, [pc, #116]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e22:	4a1e      	ldr	r2, [pc, #120]	@ (8017e9c <USBD_LL_Init+0x9c>)
 8017e24:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8017e26:	4b1c      	ldr	r3, [pc, #112]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e28:	2209      	movs	r2, #9
 8017e2a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8017e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e2e:	2202      	movs	r2, #2
 8017e30:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8017e32:	4b19      	ldr	r3, [pc, #100]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e34:	2200      	movs	r2, #0
 8017e36:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017e38:	4b17      	ldr	r3, [pc, #92]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e3a:	2202      	movs	r2, #2
 8017e3c:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017e3e:	4b16      	ldr	r3, [pc, #88]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e40:	2200      	movs	r2, #0
 8017e42:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8017e44:	4b14      	ldr	r3, [pc, #80]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e46:	2200      	movs	r2, #0
 8017e48:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017e4a:	4b13      	ldr	r3, [pc, #76]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e4c:	2200      	movs	r2, #0
 8017e4e:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8017e50:	4b11      	ldr	r3, [pc, #68]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e52:	2200      	movs	r2, #0
 8017e54:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8017e56:	4b10      	ldr	r3, [pc, #64]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e58:	2200      	movs	r2, #0
 8017e5a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e5e:	2200      	movs	r2, #0
 8017e60:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017e62:	480d      	ldr	r0, [pc, #52]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e64:	f7f3 fe62 	bl	800bb2c <HAL_PCD_Init>
 8017e68:	4603      	mov	r3, r0
 8017e6a:	2b00      	cmp	r3, #0
 8017e6c:	d001      	beq.n	8017e72 <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8017e6e:	f7ea f9f6 	bl	800225e <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017e72:	2180      	movs	r1, #128	@ 0x80
 8017e74:	4808      	ldr	r0, [pc, #32]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e76:	f7f5 f8b8 	bl	800cfea <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8017e7a:	2240      	movs	r2, #64	@ 0x40
 8017e7c:	2100      	movs	r1, #0
 8017e7e:	4806      	ldr	r0, [pc, #24]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e80:	f7f5 f86c 	bl	800cf5c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017e84:	2280      	movs	r2, #128	@ 0x80
 8017e86:	2101      	movs	r1, #1
 8017e88:	4803      	ldr	r0, [pc, #12]	@ (8017e98 <USBD_LL_Init+0x98>)
 8017e8a:	f7f5 f867 	bl	800cf5c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_Configuration */
  }
  return USBD_OK;
 8017e8e:	2300      	movs	r3, #0
}
 8017e90:	4618      	mov	r0, r3
 8017e92:	3708      	adds	r7, #8
 8017e94:	46bd      	mov	sp, r7
 8017e96:	bd80      	pop	{r7, pc}
 8017e98:	2400382c 	.word	0x2400382c
 8017e9c:	40080000 	.word	0x40080000

08017ea0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017ea0:	b580      	push	{r7, lr}
 8017ea2:	b084      	sub	sp, #16
 8017ea4:	af00      	add	r7, sp, #0
 8017ea6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ea8:	2300      	movs	r3, #0
 8017eaa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017eac:	2300      	movs	r3, #0
 8017eae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017eb0:	687b      	ldr	r3, [r7, #4]
 8017eb2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017eb6:	4618      	mov	r0, r3
 8017eb8:	f7f3 ff44 	bl	800bd44 <HAL_PCD_Start>
 8017ebc:	4603      	mov	r3, r0
 8017ebe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ec0:	7bfb      	ldrb	r3, [r7, #15]
 8017ec2:	4618      	mov	r0, r3
 8017ec4:	f000 f942 	bl	801814c <USBD_Get_USB_Status>
 8017ec8:	4603      	mov	r3, r0
 8017eca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ecc:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ece:	4618      	mov	r0, r3
 8017ed0:	3710      	adds	r7, #16
 8017ed2:	46bd      	mov	sp, r7
 8017ed4:	bd80      	pop	{r7, pc}

08017ed6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017ed6:	b580      	push	{r7, lr}
 8017ed8:	b084      	sub	sp, #16
 8017eda:	af00      	add	r7, sp, #0
 8017edc:	6078      	str	r0, [r7, #4]
 8017ede:	4608      	mov	r0, r1
 8017ee0:	4611      	mov	r1, r2
 8017ee2:	461a      	mov	r2, r3
 8017ee4:	4603      	mov	r3, r0
 8017ee6:	70fb      	strb	r3, [r7, #3]
 8017ee8:	460b      	mov	r3, r1
 8017eea:	70bb      	strb	r3, [r7, #2]
 8017eec:	4613      	mov	r3, r2
 8017eee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017ef0:	2300      	movs	r3, #0
 8017ef2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017ef4:	2300      	movs	r3, #0
 8017ef6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017efe:	78bb      	ldrb	r3, [r7, #2]
 8017f00:	883a      	ldrh	r2, [r7, #0]
 8017f02:	78f9      	ldrb	r1, [r7, #3]
 8017f04:	f7f4 fc45 	bl	800c792 <HAL_PCD_EP_Open>
 8017f08:	4603      	mov	r3, r0
 8017f0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f0c:	7bfb      	ldrb	r3, [r7, #15]
 8017f0e:	4618      	mov	r0, r3
 8017f10:	f000 f91c 	bl	801814c <USBD_Get_USB_Status>
 8017f14:	4603      	mov	r3, r0
 8017f16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f18:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f1a:	4618      	mov	r0, r3
 8017f1c:	3710      	adds	r7, #16
 8017f1e:	46bd      	mov	sp, r7
 8017f20:	bd80      	pop	{r7, pc}

08017f22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f22:	b580      	push	{r7, lr}
 8017f24:	b084      	sub	sp, #16
 8017f26:	af00      	add	r7, sp, #0
 8017f28:	6078      	str	r0, [r7, #4]
 8017f2a:	460b      	mov	r3, r1
 8017f2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f2e:	2300      	movs	r3, #0
 8017f30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f32:	2300      	movs	r3, #0
 8017f34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017f36:	687b      	ldr	r3, [r7, #4]
 8017f38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f3c:	78fa      	ldrb	r2, [r7, #3]
 8017f3e:	4611      	mov	r1, r2
 8017f40:	4618      	mov	r0, r3
 8017f42:	f7f4 fc90 	bl	800c866 <HAL_PCD_EP_Close>
 8017f46:	4603      	mov	r3, r0
 8017f48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f4a:	7bfb      	ldrb	r3, [r7, #15]
 8017f4c:	4618      	mov	r0, r3
 8017f4e:	f000 f8fd 	bl	801814c <USBD_Get_USB_Status>
 8017f52:	4603      	mov	r3, r0
 8017f54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f56:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f58:	4618      	mov	r0, r3
 8017f5a:	3710      	adds	r7, #16
 8017f5c:	46bd      	mov	sp, r7
 8017f5e:	bd80      	pop	{r7, pc}

08017f60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f60:	b580      	push	{r7, lr}
 8017f62:	b084      	sub	sp, #16
 8017f64:	af00      	add	r7, sp, #0
 8017f66:	6078      	str	r0, [r7, #4]
 8017f68:	460b      	mov	r3, r1
 8017f6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017f6c:	2300      	movs	r3, #0
 8017f6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017f70:	2300      	movs	r3, #0
 8017f72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017f74:	687b      	ldr	r3, [r7, #4]
 8017f76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017f7a:	78fa      	ldrb	r2, [r7, #3]
 8017f7c:	4611      	mov	r1, r2
 8017f7e:	4618      	mov	r0, r3
 8017f80:	f7f4 fd48 	bl	800ca14 <HAL_PCD_EP_SetStall>
 8017f84:	4603      	mov	r3, r0
 8017f86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017f88:	7bfb      	ldrb	r3, [r7, #15]
 8017f8a:	4618      	mov	r0, r3
 8017f8c:	f000 f8de 	bl	801814c <USBD_Get_USB_Status>
 8017f90:	4603      	mov	r3, r0
 8017f92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017f94:	7bbb      	ldrb	r3, [r7, #14]
}
 8017f96:	4618      	mov	r0, r3
 8017f98:	3710      	adds	r7, #16
 8017f9a:	46bd      	mov	sp, r7
 8017f9c:	bd80      	pop	{r7, pc}

08017f9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017f9e:	b580      	push	{r7, lr}
 8017fa0:	b084      	sub	sp, #16
 8017fa2:	af00      	add	r7, sp, #0
 8017fa4:	6078      	str	r0, [r7, #4]
 8017fa6:	460b      	mov	r3, r1
 8017fa8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017faa:	2300      	movs	r3, #0
 8017fac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017fae:	2300      	movs	r3, #0
 8017fb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017fb2:	687b      	ldr	r3, [r7, #4]
 8017fb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017fb8:	78fa      	ldrb	r2, [r7, #3]
 8017fba:	4611      	mov	r1, r2
 8017fbc:	4618      	mov	r0, r3
 8017fbe:	f7f4 fd8c 	bl	800cada <HAL_PCD_EP_ClrStall>
 8017fc2:	4603      	mov	r3, r0
 8017fc4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017fc6:	7bfb      	ldrb	r3, [r7, #15]
 8017fc8:	4618      	mov	r0, r3
 8017fca:	f000 f8bf 	bl	801814c <USBD_Get_USB_Status>
 8017fce:	4603      	mov	r3, r0
 8017fd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017fd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017fd4:	4618      	mov	r0, r3
 8017fd6:	3710      	adds	r7, #16
 8017fd8:	46bd      	mov	sp, r7
 8017fda:	bd80      	pop	{r7, pc}

08017fdc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017fdc:	b480      	push	{r7}
 8017fde:	b085      	sub	sp, #20
 8017fe0:	af00      	add	r7, sp, #0
 8017fe2:	6078      	str	r0, [r7, #4]
 8017fe4:	460b      	mov	r3, r1
 8017fe6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017fe8:	687b      	ldr	r3, [r7, #4]
 8017fea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017fee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017ff0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	da0b      	bge.n	8018010 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017ff8:	78fb      	ldrb	r3, [r7, #3]
 8017ffa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017ffe:	68f9      	ldr	r1, [r7, #12]
 8018000:	4613      	mov	r3, r2
 8018002:	00db      	lsls	r3, r3, #3
 8018004:	4413      	add	r3, r2
 8018006:	009b      	lsls	r3, r3, #2
 8018008:	440b      	add	r3, r1
 801800a:	3316      	adds	r3, #22
 801800c:	781b      	ldrb	r3, [r3, #0]
 801800e:	e00b      	b.n	8018028 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8018010:	78fb      	ldrb	r3, [r7, #3]
 8018012:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8018016:	68f9      	ldr	r1, [r7, #12]
 8018018:	4613      	mov	r3, r2
 801801a:	00db      	lsls	r3, r3, #3
 801801c:	4413      	add	r3, r2
 801801e:	009b      	lsls	r3, r3, #2
 8018020:	440b      	add	r3, r1
 8018022:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8018026:	781b      	ldrb	r3, [r3, #0]
  }
}
 8018028:	4618      	mov	r0, r3
 801802a:	3714      	adds	r7, #20
 801802c:	46bd      	mov	sp, r7
 801802e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018032:	4770      	bx	lr

08018034 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8018034:	b580      	push	{r7, lr}
 8018036:	b084      	sub	sp, #16
 8018038:	af00      	add	r7, sp, #0
 801803a:	6078      	str	r0, [r7, #4]
 801803c:	460b      	mov	r3, r1
 801803e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018040:	2300      	movs	r3, #0
 8018042:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018044:	2300      	movs	r3, #0
 8018046:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8018048:	687b      	ldr	r3, [r7, #4]
 801804a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801804e:	78fa      	ldrb	r2, [r7, #3]
 8018050:	4611      	mov	r1, r2
 8018052:	4618      	mov	r0, r3
 8018054:	f7f4 fb79 	bl	800c74a <HAL_PCD_SetAddress>
 8018058:	4603      	mov	r3, r0
 801805a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801805c:	7bfb      	ldrb	r3, [r7, #15]
 801805e:	4618      	mov	r0, r3
 8018060:	f000 f874 	bl	801814c <USBD_Get_USB_Status>
 8018064:	4603      	mov	r3, r0
 8018066:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8018068:	7bbb      	ldrb	r3, [r7, #14]
}
 801806a:	4618      	mov	r0, r3
 801806c:	3710      	adds	r7, #16
 801806e:	46bd      	mov	sp, r7
 8018070:	bd80      	pop	{r7, pc}

08018072 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8018072:	b580      	push	{r7, lr}
 8018074:	b086      	sub	sp, #24
 8018076:	af00      	add	r7, sp, #0
 8018078:	60f8      	str	r0, [r7, #12]
 801807a:	607a      	str	r2, [r7, #4]
 801807c:	603b      	str	r3, [r7, #0]
 801807e:	460b      	mov	r3, r1
 8018080:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8018082:	2300      	movs	r3, #0
 8018084:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018086:	2300      	movs	r3, #0
 8018088:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8018090:	7af9      	ldrb	r1, [r7, #11]
 8018092:	683b      	ldr	r3, [r7, #0]
 8018094:	687a      	ldr	r2, [r7, #4]
 8018096:	f7f4 fc83 	bl	800c9a0 <HAL_PCD_EP_Transmit>
 801809a:	4603      	mov	r3, r0
 801809c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801809e:	7dfb      	ldrb	r3, [r7, #23]
 80180a0:	4618      	mov	r0, r3
 80180a2:	f000 f853 	bl	801814c <USBD_Get_USB_Status>
 80180a6:	4603      	mov	r3, r0
 80180a8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80180aa:	7dbb      	ldrb	r3, [r7, #22]
}
 80180ac:	4618      	mov	r0, r3
 80180ae:	3718      	adds	r7, #24
 80180b0:	46bd      	mov	sp, r7
 80180b2:	bd80      	pop	{r7, pc}

080180b4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80180b4:	b580      	push	{r7, lr}
 80180b6:	b086      	sub	sp, #24
 80180b8:	af00      	add	r7, sp, #0
 80180ba:	60f8      	str	r0, [r7, #12]
 80180bc:	607a      	str	r2, [r7, #4]
 80180be:	603b      	str	r3, [r7, #0]
 80180c0:	460b      	mov	r3, r1
 80180c2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80180c4:	2300      	movs	r3, #0
 80180c6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80180c8:	2300      	movs	r3, #0
 80180ca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80180cc:	68fb      	ldr	r3, [r7, #12]
 80180ce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80180d2:	7af9      	ldrb	r1, [r7, #11]
 80180d4:	683b      	ldr	r3, [r7, #0]
 80180d6:	687a      	ldr	r2, [r7, #4]
 80180d8:	f7f4 fc0f 	bl	800c8fa <HAL_PCD_EP_Receive>
 80180dc:	4603      	mov	r3, r0
 80180de:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80180e0:	7dfb      	ldrb	r3, [r7, #23]
 80180e2:	4618      	mov	r0, r3
 80180e4:	f000 f832 	bl	801814c <USBD_Get_USB_Status>
 80180e8:	4603      	mov	r3, r0
 80180ea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80180ec:	7dbb      	ldrb	r3, [r7, #22]
}
 80180ee:	4618      	mov	r0, r3
 80180f0:	3718      	adds	r7, #24
 80180f2:	46bd      	mov	sp, r7
 80180f4:	bd80      	pop	{r7, pc}

080180f6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80180f6:	b580      	push	{r7, lr}
 80180f8:	b082      	sub	sp, #8
 80180fa:	af00      	add	r7, sp, #0
 80180fc:	6078      	str	r0, [r7, #4]
 80180fe:	460b      	mov	r3, r1
 8018100:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8018102:	687b      	ldr	r3, [r7, #4]
 8018104:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8018108:	78fa      	ldrb	r2, [r7, #3]
 801810a:	4611      	mov	r1, r2
 801810c:	4618      	mov	r0, r3
 801810e:	f7f4 fc2f 	bl	800c970 <HAL_PCD_EP_GetRxCount>
 8018112:	4603      	mov	r3, r0
}
 8018114:	4618      	mov	r0, r3
 8018116:	3708      	adds	r7, #8
 8018118:	46bd      	mov	sp, r7
 801811a:	bd80      	pop	{r7, pc}

0801811c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801811c:	b480      	push	{r7}
 801811e:	b083      	sub	sp, #12
 8018120:	af00      	add	r7, sp, #0
 8018122:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8018124:	4b03      	ldr	r3, [pc, #12]	@ (8018134 <USBD_static_malloc+0x18>)
}
 8018126:	4618      	mov	r0, r3
 8018128:	370c      	adds	r7, #12
 801812a:	46bd      	mov	sp, r7
 801812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018130:	4770      	bx	lr
 8018132:	bf00      	nop
 8018134:	24003d10 	.word	0x24003d10

08018138 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8018138:	b480      	push	{r7}
 801813a:	b083      	sub	sp, #12
 801813c:	af00      	add	r7, sp, #0
 801813e:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8018140:	bf00      	nop
 8018142:	370c      	adds	r7, #12
 8018144:	46bd      	mov	sp, r7
 8018146:	f85d 7b04 	ldr.w	r7, [sp], #4
 801814a:	4770      	bx	lr

0801814c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801814c:	b480      	push	{r7}
 801814e:	b085      	sub	sp, #20
 8018150:	af00      	add	r7, sp, #0
 8018152:	4603      	mov	r3, r0
 8018154:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8018156:	2300      	movs	r3, #0
 8018158:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801815a:	79fb      	ldrb	r3, [r7, #7]
 801815c:	2b03      	cmp	r3, #3
 801815e:	d817      	bhi.n	8018190 <USBD_Get_USB_Status+0x44>
 8018160:	a201      	add	r2, pc, #4	@ (adr r2, 8018168 <USBD_Get_USB_Status+0x1c>)
 8018162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018166:	bf00      	nop
 8018168:	08018179 	.word	0x08018179
 801816c:	0801817f 	.word	0x0801817f
 8018170:	08018185 	.word	0x08018185
 8018174:	0801818b 	.word	0x0801818b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8018178:	2300      	movs	r3, #0
 801817a:	73fb      	strb	r3, [r7, #15]
    break;
 801817c:	e00b      	b.n	8018196 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801817e:	2303      	movs	r3, #3
 8018180:	73fb      	strb	r3, [r7, #15]
    break;
 8018182:	e008      	b.n	8018196 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8018184:	2301      	movs	r3, #1
 8018186:	73fb      	strb	r3, [r7, #15]
    break;
 8018188:	e005      	b.n	8018196 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801818a:	2303      	movs	r3, #3
 801818c:	73fb      	strb	r3, [r7, #15]
    break;
 801818e:	e002      	b.n	8018196 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8018190:	2303      	movs	r3, #3
 8018192:	73fb      	strb	r3, [r7, #15]
    break;
 8018194:	bf00      	nop
  }
  return usb_status;
 8018196:	7bfb      	ldrb	r3, [r7, #15]
}
 8018198:	4618      	mov	r0, r3
 801819a:	3714      	adds	r7, #20
 801819c:	46bd      	mov	sp, r7
 801819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80181a2:	4770      	bx	lr

080181a4 <sniprintf>:
 80181a4:	b40c      	push	{r2, r3}
 80181a6:	b530      	push	{r4, r5, lr}
 80181a8:	4b18      	ldr	r3, [pc, #96]	@ (801820c <sniprintf+0x68>)
 80181aa:	1e0c      	subs	r4, r1, #0
 80181ac:	681d      	ldr	r5, [r3, #0]
 80181ae:	b09d      	sub	sp, #116	@ 0x74
 80181b0:	da08      	bge.n	80181c4 <sniprintf+0x20>
 80181b2:	238b      	movs	r3, #139	@ 0x8b
 80181b4:	602b      	str	r3, [r5, #0]
 80181b6:	f04f 30ff 	mov.w	r0, #4294967295
 80181ba:	b01d      	add	sp, #116	@ 0x74
 80181bc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80181c0:	b002      	add	sp, #8
 80181c2:	4770      	bx	lr
 80181c4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80181c8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80181cc:	f04f 0300 	mov.w	r3, #0
 80181d0:	931b      	str	r3, [sp, #108]	@ 0x6c
 80181d2:	bf14      	ite	ne
 80181d4:	f104 33ff 	addne.w	r3, r4, #4294967295
 80181d8:	4623      	moveq	r3, r4
 80181da:	9304      	str	r3, [sp, #16]
 80181dc:	9307      	str	r3, [sp, #28]
 80181de:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80181e2:	9002      	str	r0, [sp, #8]
 80181e4:	9006      	str	r0, [sp, #24]
 80181e6:	f8ad 3016 	strh.w	r3, [sp, #22]
 80181ea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80181ec:	ab21      	add	r3, sp, #132	@ 0x84
 80181ee:	a902      	add	r1, sp, #8
 80181f0:	4628      	mov	r0, r5
 80181f2:	9301      	str	r3, [sp, #4]
 80181f4:	f000 f9b6 	bl	8018564 <_svfiprintf_r>
 80181f8:	1c43      	adds	r3, r0, #1
 80181fa:	bfbc      	itt	lt
 80181fc:	238b      	movlt	r3, #139	@ 0x8b
 80181fe:	602b      	strlt	r3, [r5, #0]
 8018200:	2c00      	cmp	r4, #0
 8018202:	d0da      	beq.n	80181ba <sniprintf+0x16>
 8018204:	9b02      	ldr	r3, [sp, #8]
 8018206:	2200      	movs	r2, #0
 8018208:	701a      	strb	r2, [r3, #0]
 801820a:	e7d6      	b.n	80181ba <sniprintf+0x16>
 801820c:	2400013c 	.word	0x2400013c

08018210 <memset>:
 8018210:	4402      	add	r2, r0
 8018212:	4603      	mov	r3, r0
 8018214:	4293      	cmp	r3, r2
 8018216:	d100      	bne.n	801821a <memset+0xa>
 8018218:	4770      	bx	lr
 801821a:	f803 1b01 	strb.w	r1, [r3], #1
 801821e:	e7f9      	b.n	8018214 <memset+0x4>

08018220 <strncpy>:
 8018220:	b510      	push	{r4, lr}
 8018222:	3901      	subs	r1, #1
 8018224:	4603      	mov	r3, r0
 8018226:	b132      	cbz	r2, 8018236 <strncpy+0x16>
 8018228:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801822c:	f803 4b01 	strb.w	r4, [r3], #1
 8018230:	3a01      	subs	r2, #1
 8018232:	2c00      	cmp	r4, #0
 8018234:	d1f7      	bne.n	8018226 <strncpy+0x6>
 8018236:	441a      	add	r2, r3
 8018238:	2100      	movs	r1, #0
 801823a:	4293      	cmp	r3, r2
 801823c:	d100      	bne.n	8018240 <strncpy+0x20>
 801823e:	bd10      	pop	{r4, pc}
 8018240:	f803 1b01 	strb.w	r1, [r3], #1
 8018244:	e7f9      	b.n	801823a <strncpy+0x1a>
	...

08018248 <__errno>:
 8018248:	4b01      	ldr	r3, [pc, #4]	@ (8018250 <__errno+0x8>)
 801824a:	6818      	ldr	r0, [r3, #0]
 801824c:	4770      	bx	lr
 801824e:	bf00      	nop
 8018250:	2400013c 	.word	0x2400013c

08018254 <__libc_init_array>:
 8018254:	b570      	push	{r4, r5, r6, lr}
 8018256:	4d0d      	ldr	r5, [pc, #52]	@ (801828c <__libc_init_array+0x38>)
 8018258:	4c0d      	ldr	r4, [pc, #52]	@ (8018290 <__libc_init_array+0x3c>)
 801825a:	1b64      	subs	r4, r4, r5
 801825c:	10a4      	asrs	r4, r4, #2
 801825e:	2600      	movs	r6, #0
 8018260:	42a6      	cmp	r6, r4
 8018262:	d109      	bne.n	8018278 <__libc_init_array+0x24>
 8018264:	4d0b      	ldr	r5, [pc, #44]	@ (8018294 <__libc_init_array+0x40>)
 8018266:	4c0c      	ldr	r4, [pc, #48]	@ (8018298 <__libc_init_array+0x44>)
 8018268:	f000 fc64 	bl	8018b34 <_init>
 801826c:	1b64      	subs	r4, r4, r5
 801826e:	10a4      	asrs	r4, r4, #2
 8018270:	2600      	movs	r6, #0
 8018272:	42a6      	cmp	r6, r4
 8018274:	d105      	bne.n	8018282 <__libc_init_array+0x2e>
 8018276:	bd70      	pop	{r4, r5, r6, pc}
 8018278:	f855 3b04 	ldr.w	r3, [r5], #4
 801827c:	4798      	blx	r3
 801827e:	3601      	adds	r6, #1
 8018280:	e7ee      	b.n	8018260 <__libc_init_array+0xc>
 8018282:	f855 3b04 	ldr.w	r3, [r5], #4
 8018286:	4798      	blx	r3
 8018288:	3601      	adds	r6, #1
 801828a:	e7f2      	b.n	8018272 <__libc_init_array+0x1e>
 801828c:	080193b8 	.word	0x080193b8
 8018290:	080193b8 	.word	0x080193b8
 8018294:	080193b8 	.word	0x080193b8
 8018298:	080193bc 	.word	0x080193bc

0801829c <__retarget_lock_acquire_recursive>:
 801829c:	4770      	bx	lr

0801829e <__retarget_lock_release_recursive>:
 801829e:	4770      	bx	lr

080182a0 <memcpy>:
 80182a0:	440a      	add	r2, r1
 80182a2:	4291      	cmp	r1, r2
 80182a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80182a8:	d100      	bne.n	80182ac <memcpy+0xc>
 80182aa:	4770      	bx	lr
 80182ac:	b510      	push	{r4, lr}
 80182ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80182b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80182b6:	4291      	cmp	r1, r2
 80182b8:	d1f9      	bne.n	80182ae <memcpy+0xe>
 80182ba:	bd10      	pop	{r4, pc}

080182bc <_free_r>:
 80182bc:	b538      	push	{r3, r4, r5, lr}
 80182be:	4605      	mov	r5, r0
 80182c0:	2900      	cmp	r1, #0
 80182c2:	d041      	beq.n	8018348 <_free_r+0x8c>
 80182c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80182c8:	1f0c      	subs	r4, r1, #4
 80182ca:	2b00      	cmp	r3, #0
 80182cc:	bfb8      	it	lt
 80182ce:	18e4      	addlt	r4, r4, r3
 80182d0:	f000 f8e0 	bl	8018494 <__malloc_lock>
 80182d4:	4a1d      	ldr	r2, [pc, #116]	@ (801834c <_free_r+0x90>)
 80182d6:	6813      	ldr	r3, [r2, #0]
 80182d8:	b933      	cbnz	r3, 80182e8 <_free_r+0x2c>
 80182da:	6063      	str	r3, [r4, #4]
 80182dc:	6014      	str	r4, [r2, #0]
 80182de:	4628      	mov	r0, r5
 80182e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80182e4:	f000 b8dc 	b.w	80184a0 <__malloc_unlock>
 80182e8:	42a3      	cmp	r3, r4
 80182ea:	d908      	bls.n	80182fe <_free_r+0x42>
 80182ec:	6820      	ldr	r0, [r4, #0]
 80182ee:	1821      	adds	r1, r4, r0
 80182f0:	428b      	cmp	r3, r1
 80182f2:	bf01      	itttt	eq
 80182f4:	6819      	ldreq	r1, [r3, #0]
 80182f6:	685b      	ldreq	r3, [r3, #4]
 80182f8:	1809      	addeq	r1, r1, r0
 80182fa:	6021      	streq	r1, [r4, #0]
 80182fc:	e7ed      	b.n	80182da <_free_r+0x1e>
 80182fe:	461a      	mov	r2, r3
 8018300:	685b      	ldr	r3, [r3, #4]
 8018302:	b10b      	cbz	r3, 8018308 <_free_r+0x4c>
 8018304:	42a3      	cmp	r3, r4
 8018306:	d9fa      	bls.n	80182fe <_free_r+0x42>
 8018308:	6811      	ldr	r1, [r2, #0]
 801830a:	1850      	adds	r0, r2, r1
 801830c:	42a0      	cmp	r0, r4
 801830e:	d10b      	bne.n	8018328 <_free_r+0x6c>
 8018310:	6820      	ldr	r0, [r4, #0]
 8018312:	4401      	add	r1, r0
 8018314:	1850      	adds	r0, r2, r1
 8018316:	4283      	cmp	r3, r0
 8018318:	6011      	str	r1, [r2, #0]
 801831a:	d1e0      	bne.n	80182de <_free_r+0x22>
 801831c:	6818      	ldr	r0, [r3, #0]
 801831e:	685b      	ldr	r3, [r3, #4]
 8018320:	6053      	str	r3, [r2, #4]
 8018322:	4408      	add	r0, r1
 8018324:	6010      	str	r0, [r2, #0]
 8018326:	e7da      	b.n	80182de <_free_r+0x22>
 8018328:	d902      	bls.n	8018330 <_free_r+0x74>
 801832a:	230c      	movs	r3, #12
 801832c:	602b      	str	r3, [r5, #0]
 801832e:	e7d6      	b.n	80182de <_free_r+0x22>
 8018330:	6820      	ldr	r0, [r4, #0]
 8018332:	1821      	adds	r1, r4, r0
 8018334:	428b      	cmp	r3, r1
 8018336:	bf04      	itt	eq
 8018338:	6819      	ldreq	r1, [r3, #0]
 801833a:	685b      	ldreq	r3, [r3, #4]
 801833c:	6063      	str	r3, [r4, #4]
 801833e:	bf04      	itt	eq
 8018340:	1809      	addeq	r1, r1, r0
 8018342:	6021      	streq	r1, [r4, #0]
 8018344:	6054      	str	r4, [r2, #4]
 8018346:	e7ca      	b.n	80182de <_free_r+0x22>
 8018348:	bd38      	pop	{r3, r4, r5, pc}
 801834a:	bf00      	nop
 801834c:	24004074 	.word	0x24004074

08018350 <sbrk_aligned>:
 8018350:	b570      	push	{r4, r5, r6, lr}
 8018352:	4e0f      	ldr	r6, [pc, #60]	@ (8018390 <sbrk_aligned+0x40>)
 8018354:	460c      	mov	r4, r1
 8018356:	6831      	ldr	r1, [r6, #0]
 8018358:	4605      	mov	r5, r0
 801835a:	b911      	cbnz	r1, 8018362 <sbrk_aligned+0x12>
 801835c:	f000 fba4 	bl	8018aa8 <_sbrk_r>
 8018360:	6030      	str	r0, [r6, #0]
 8018362:	4621      	mov	r1, r4
 8018364:	4628      	mov	r0, r5
 8018366:	f000 fb9f 	bl	8018aa8 <_sbrk_r>
 801836a:	1c43      	adds	r3, r0, #1
 801836c:	d103      	bne.n	8018376 <sbrk_aligned+0x26>
 801836e:	f04f 34ff 	mov.w	r4, #4294967295
 8018372:	4620      	mov	r0, r4
 8018374:	bd70      	pop	{r4, r5, r6, pc}
 8018376:	1cc4      	adds	r4, r0, #3
 8018378:	f024 0403 	bic.w	r4, r4, #3
 801837c:	42a0      	cmp	r0, r4
 801837e:	d0f8      	beq.n	8018372 <sbrk_aligned+0x22>
 8018380:	1a21      	subs	r1, r4, r0
 8018382:	4628      	mov	r0, r5
 8018384:	f000 fb90 	bl	8018aa8 <_sbrk_r>
 8018388:	3001      	adds	r0, #1
 801838a:	d1f2      	bne.n	8018372 <sbrk_aligned+0x22>
 801838c:	e7ef      	b.n	801836e <sbrk_aligned+0x1e>
 801838e:	bf00      	nop
 8018390:	24004070 	.word	0x24004070

08018394 <_malloc_r>:
 8018394:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018398:	1ccd      	adds	r5, r1, #3
 801839a:	f025 0503 	bic.w	r5, r5, #3
 801839e:	3508      	adds	r5, #8
 80183a0:	2d0c      	cmp	r5, #12
 80183a2:	bf38      	it	cc
 80183a4:	250c      	movcc	r5, #12
 80183a6:	2d00      	cmp	r5, #0
 80183a8:	4606      	mov	r6, r0
 80183aa:	db01      	blt.n	80183b0 <_malloc_r+0x1c>
 80183ac:	42a9      	cmp	r1, r5
 80183ae:	d904      	bls.n	80183ba <_malloc_r+0x26>
 80183b0:	230c      	movs	r3, #12
 80183b2:	6033      	str	r3, [r6, #0]
 80183b4:	2000      	movs	r0, #0
 80183b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80183ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8018490 <_malloc_r+0xfc>
 80183be:	f000 f869 	bl	8018494 <__malloc_lock>
 80183c2:	f8d8 3000 	ldr.w	r3, [r8]
 80183c6:	461c      	mov	r4, r3
 80183c8:	bb44      	cbnz	r4, 801841c <_malloc_r+0x88>
 80183ca:	4629      	mov	r1, r5
 80183cc:	4630      	mov	r0, r6
 80183ce:	f7ff ffbf 	bl	8018350 <sbrk_aligned>
 80183d2:	1c43      	adds	r3, r0, #1
 80183d4:	4604      	mov	r4, r0
 80183d6:	d158      	bne.n	801848a <_malloc_r+0xf6>
 80183d8:	f8d8 4000 	ldr.w	r4, [r8]
 80183dc:	4627      	mov	r7, r4
 80183de:	2f00      	cmp	r7, #0
 80183e0:	d143      	bne.n	801846a <_malloc_r+0xd6>
 80183e2:	2c00      	cmp	r4, #0
 80183e4:	d04b      	beq.n	801847e <_malloc_r+0xea>
 80183e6:	6823      	ldr	r3, [r4, #0]
 80183e8:	4639      	mov	r1, r7
 80183ea:	4630      	mov	r0, r6
 80183ec:	eb04 0903 	add.w	r9, r4, r3
 80183f0:	f000 fb5a 	bl	8018aa8 <_sbrk_r>
 80183f4:	4581      	cmp	r9, r0
 80183f6:	d142      	bne.n	801847e <_malloc_r+0xea>
 80183f8:	6821      	ldr	r1, [r4, #0]
 80183fa:	1a6d      	subs	r5, r5, r1
 80183fc:	4629      	mov	r1, r5
 80183fe:	4630      	mov	r0, r6
 8018400:	f7ff ffa6 	bl	8018350 <sbrk_aligned>
 8018404:	3001      	adds	r0, #1
 8018406:	d03a      	beq.n	801847e <_malloc_r+0xea>
 8018408:	6823      	ldr	r3, [r4, #0]
 801840a:	442b      	add	r3, r5
 801840c:	6023      	str	r3, [r4, #0]
 801840e:	f8d8 3000 	ldr.w	r3, [r8]
 8018412:	685a      	ldr	r2, [r3, #4]
 8018414:	bb62      	cbnz	r2, 8018470 <_malloc_r+0xdc>
 8018416:	f8c8 7000 	str.w	r7, [r8]
 801841a:	e00f      	b.n	801843c <_malloc_r+0xa8>
 801841c:	6822      	ldr	r2, [r4, #0]
 801841e:	1b52      	subs	r2, r2, r5
 8018420:	d420      	bmi.n	8018464 <_malloc_r+0xd0>
 8018422:	2a0b      	cmp	r2, #11
 8018424:	d917      	bls.n	8018456 <_malloc_r+0xc2>
 8018426:	1961      	adds	r1, r4, r5
 8018428:	42a3      	cmp	r3, r4
 801842a:	6025      	str	r5, [r4, #0]
 801842c:	bf18      	it	ne
 801842e:	6059      	strne	r1, [r3, #4]
 8018430:	6863      	ldr	r3, [r4, #4]
 8018432:	bf08      	it	eq
 8018434:	f8c8 1000 	streq.w	r1, [r8]
 8018438:	5162      	str	r2, [r4, r5]
 801843a:	604b      	str	r3, [r1, #4]
 801843c:	4630      	mov	r0, r6
 801843e:	f000 f82f 	bl	80184a0 <__malloc_unlock>
 8018442:	f104 000b 	add.w	r0, r4, #11
 8018446:	1d23      	adds	r3, r4, #4
 8018448:	f020 0007 	bic.w	r0, r0, #7
 801844c:	1ac2      	subs	r2, r0, r3
 801844e:	bf1c      	itt	ne
 8018450:	1a1b      	subne	r3, r3, r0
 8018452:	50a3      	strne	r3, [r4, r2]
 8018454:	e7af      	b.n	80183b6 <_malloc_r+0x22>
 8018456:	6862      	ldr	r2, [r4, #4]
 8018458:	42a3      	cmp	r3, r4
 801845a:	bf0c      	ite	eq
 801845c:	f8c8 2000 	streq.w	r2, [r8]
 8018460:	605a      	strne	r2, [r3, #4]
 8018462:	e7eb      	b.n	801843c <_malloc_r+0xa8>
 8018464:	4623      	mov	r3, r4
 8018466:	6864      	ldr	r4, [r4, #4]
 8018468:	e7ae      	b.n	80183c8 <_malloc_r+0x34>
 801846a:	463c      	mov	r4, r7
 801846c:	687f      	ldr	r7, [r7, #4]
 801846e:	e7b6      	b.n	80183de <_malloc_r+0x4a>
 8018470:	461a      	mov	r2, r3
 8018472:	685b      	ldr	r3, [r3, #4]
 8018474:	42a3      	cmp	r3, r4
 8018476:	d1fb      	bne.n	8018470 <_malloc_r+0xdc>
 8018478:	2300      	movs	r3, #0
 801847a:	6053      	str	r3, [r2, #4]
 801847c:	e7de      	b.n	801843c <_malloc_r+0xa8>
 801847e:	230c      	movs	r3, #12
 8018480:	6033      	str	r3, [r6, #0]
 8018482:	4630      	mov	r0, r6
 8018484:	f000 f80c 	bl	80184a0 <__malloc_unlock>
 8018488:	e794      	b.n	80183b4 <_malloc_r+0x20>
 801848a:	6005      	str	r5, [r0, #0]
 801848c:	e7d6      	b.n	801843c <_malloc_r+0xa8>
 801848e:	bf00      	nop
 8018490:	24004074 	.word	0x24004074

08018494 <__malloc_lock>:
 8018494:	4801      	ldr	r0, [pc, #4]	@ (801849c <__malloc_lock+0x8>)
 8018496:	f7ff bf01 	b.w	801829c <__retarget_lock_acquire_recursive>
 801849a:	bf00      	nop
 801849c:	2400406c 	.word	0x2400406c

080184a0 <__malloc_unlock>:
 80184a0:	4801      	ldr	r0, [pc, #4]	@ (80184a8 <__malloc_unlock+0x8>)
 80184a2:	f7ff befc 	b.w	801829e <__retarget_lock_release_recursive>
 80184a6:	bf00      	nop
 80184a8:	2400406c 	.word	0x2400406c

080184ac <__ssputs_r>:
 80184ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80184b0:	688e      	ldr	r6, [r1, #8]
 80184b2:	461f      	mov	r7, r3
 80184b4:	42be      	cmp	r6, r7
 80184b6:	680b      	ldr	r3, [r1, #0]
 80184b8:	4682      	mov	sl, r0
 80184ba:	460c      	mov	r4, r1
 80184bc:	4690      	mov	r8, r2
 80184be:	d82d      	bhi.n	801851c <__ssputs_r+0x70>
 80184c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80184c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80184c8:	d026      	beq.n	8018518 <__ssputs_r+0x6c>
 80184ca:	6965      	ldr	r5, [r4, #20]
 80184cc:	6909      	ldr	r1, [r1, #16]
 80184ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80184d2:	eba3 0901 	sub.w	r9, r3, r1
 80184d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80184da:	1c7b      	adds	r3, r7, #1
 80184dc:	444b      	add	r3, r9
 80184de:	106d      	asrs	r5, r5, #1
 80184e0:	429d      	cmp	r5, r3
 80184e2:	bf38      	it	cc
 80184e4:	461d      	movcc	r5, r3
 80184e6:	0553      	lsls	r3, r2, #21
 80184e8:	d527      	bpl.n	801853a <__ssputs_r+0x8e>
 80184ea:	4629      	mov	r1, r5
 80184ec:	f7ff ff52 	bl	8018394 <_malloc_r>
 80184f0:	4606      	mov	r6, r0
 80184f2:	b360      	cbz	r0, 801854e <__ssputs_r+0xa2>
 80184f4:	6921      	ldr	r1, [r4, #16]
 80184f6:	464a      	mov	r2, r9
 80184f8:	f7ff fed2 	bl	80182a0 <memcpy>
 80184fc:	89a3      	ldrh	r3, [r4, #12]
 80184fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8018502:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8018506:	81a3      	strh	r3, [r4, #12]
 8018508:	6126      	str	r6, [r4, #16]
 801850a:	6165      	str	r5, [r4, #20]
 801850c:	444e      	add	r6, r9
 801850e:	eba5 0509 	sub.w	r5, r5, r9
 8018512:	6026      	str	r6, [r4, #0]
 8018514:	60a5      	str	r5, [r4, #8]
 8018516:	463e      	mov	r6, r7
 8018518:	42be      	cmp	r6, r7
 801851a:	d900      	bls.n	801851e <__ssputs_r+0x72>
 801851c:	463e      	mov	r6, r7
 801851e:	6820      	ldr	r0, [r4, #0]
 8018520:	4632      	mov	r2, r6
 8018522:	4641      	mov	r1, r8
 8018524:	f000 faa6 	bl	8018a74 <memmove>
 8018528:	68a3      	ldr	r3, [r4, #8]
 801852a:	1b9b      	subs	r3, r3, r6
 801852c:	60a3      	str	r3, [r4, #8]
 801852e:	6823      	ldr	r3, [r4, #0]
 8018530:	4433      	add	r3, r6
 8018532:	6023      	str	r3, [r4, #0]
 8018534:	2000      	movs	r0, #0
 8018536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801853a:	462a      	mov	r2, r5
 801853c:	f000 fac4 	bl	8018ac8 <_realloc_r>
 8018540:	4606      	mov	r6, r0
 8018542:	2800      	cmp	r0, #0
 8018544:	d1e0      	bne.n	8018508 <__ssputs_r+0x5c>
 8018546:	6921      	ldr	r1, [r4, #16]
 8018548:	4650      	mov	r0, sl
 801854a:	f7ff feb7 	bl	80182bc <_free_r>
 801854e:	230c      	movs	r3, #12
 8018550:	f8ca 3000 	str.w	r3, [sl]
 8018554:	89a3      	ldrh	r3, [r4, #12]
 8018556:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801855a:	81a3      	strh	r3, [r4, #12]
 801855c:	f04f 30ff 	mov.w	r0, #4294967295
 8018560:	e7e9      	b.n	8018536 <__ssputs_r+0x8a>
	...

08018564 <_svfiprintf_r>:
 8018564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018568:	4698      	mov	r8, r3
 801856a:	898b      	ldrh	r3, [r1, #12]
 801856c:	061b      	lsls	r3, r3, #24
 801856e:	b09d      	sub	sp, #116	@ 0x74
 8018570:	4607      	mov	r7, r0
 8018572:	460d      	mov	r5, r1
 8018574:	4614      	mov	r4, r2
 8018576:	d510      	bpl.n	801859a <_svfiprintf_r+0x36>
 8018578:	690b      	ldr	r3, [r1, #16]
 801857a:	b973      	cbnz	r3, 801859a <_svfiprintf_r+0x36>
 801857c:	2140      	movs	r1, #64	@ 0x40
 801857e:	f7ff ff09 	bl	8018394 <_malloc_r>
 8018582:	6028      	str	r0, [r5, #0]
 8018584:	6128      	str	r0, [r5, #16]
 8018586:	b930      	cbnz	r0, 8018596 <_svfiprintf_r+0x32>
 8018588:	230c      	movs	r3, #12
 801858a:	603b      	str	r3, [r7, #0]
 801858c:	f04f 30ff 	mov.w	r0, #4294967295
 8018590:	b01d      	add	sp, #116	@ 0x74
 8018592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018596:	2340      	movs	r3, #64	@ 0x40
 8018598:	616b      	str	r3, [r5, #20]
 801859a:	2300      	movs	r3, #0
 801859c:	9309      	str	r3, [sp, #36]	@ 0x24
 801859e:	2320      	movs	r3, #32
 80185a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80185a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80185a8:	2330      	movs	r3, #48	@ 0x30
 80185aa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8018748 <_svfiprintf_r+0x1e4>
 80185ae:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80185b2:	f04f 0901 	mov.w	r9, #1
 80185b6:	4623      	mov	r3, r4
 80185b8:	469a      	mov	sl, r3
 80185ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80185be:	b10a      	cbz	r2, 80185c4 <_svfiprintf_r+0x60>
 80185c0:	2a25      	cmp	r2, #37	@ 0x25
 80185c2:	d1f9      	bne.n	80185b8 <_svfiprintf_r+0x54>
 80185c4:	ebba 0b04 	subs.w	fp, sl, r4
 80185c8:	d00b      	beq.n	80185e2 <_svfiprintf_r+0x7e>
 80185ca:	465b      	mov	r3, fp
 80185cc:	4622      	mov	r2, r4
 80185ce:	4629      	mov	r1, r5
 80185d0:	4638      	mov	r0, r7
 80185d2:	f7ff ff6b 	bl	80184ac <__ssputs_r>
 80185d6:	3001      	adds	r0, #1
 80185d8:	f000 80a7 	beq.w	801872a <_svfiprintf_r+0x1c6>
 80185dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80185de:	445a      	add	r2, fp
 80185e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80185e2:	f89a 3000 	ldrb.w	r3, [sl]
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	f000 809f 	beq.w	801872a <_svfiprintf_r+0x1c6>
 80185ec:	2300      	movs	r3, #0
 80185ee:	f04f 32ff 	mov.w	r2, #4294967295
 80185f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80185f6:	f10a 0a01 	add.w	sl, sl, #1
 80185fa:	9304      	str	r3, [sp, #16]
 80185fc:	9307      	str	r3, [sp, #28]
 80185fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8018602:	931a      	str	r3, [sp, #104]	@ 0x68
 8018604:	4654      	mov	r4, sl
 8018606:	2205      	movs	r2, #5
 8018608:	f814 1b01 	ldrb.w	r1, [r4], #1
 801860c:	484e      	ldr	r0, [pc, #312]	@ (8018748 <_svfiprintf_r+0x1e4>)
 801860e:	f7e7 fe6f 	bl	80002f0 <memchr>
 8018612:	9a04      	ldr	r2, [sp, #16]
 8018614:	b9d8      	cbnz	r0, 801864e <_svfiprintf_r+0xea>
 8018616:	06d0      	lsls	r0, r2, #27
 8018618:	bf44      	itt	mi
 801861a:	2320      	movmi	r3, #32
 801861c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8018620:	0711      	lsls	r1, r2, #28
 8018622:	bf44      	itt	mi
 8018624:	232b      	movmi	r3, #43	@ 0x2b
 8018626:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801862a:	f89a 3000 	ldrb.w	r3, [sl]
 801862e:	2b2a      	cmp	r3, #42	@ 0x2a
 8018630:	d015      	beq.n	801865e <_svfiprintf_r+0xfa>
 8018632:	9a07      	ldr	r2, [sp, #28]
 8018634:	4654      	mov	r4, sl
 8018636:	2000      	movs	r0, #0
 8018638:	f04f 0c0a 	mov.w	ip, #10
 801863c:	4621      	mov	r1, r4
 801863e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8018642:	3b30      	subs	r3, #48	@ 0x30
 8018644:	2b09      	cmp	r3, #9
 8018646:	d94b      	bls.n	80186e0 <_svfiprintf_r+0x17c>
 8018648:	b1b0      	cbz	r0, 8018678 <_svfiprintf_r+0x114>
 801864a:	9207      	str	r2, [sp, #28]
 801864c:	e014      	b.n	8018678 <_svfiprintf_r+0x114>
 801864e:	eba0 0308 	sub.w	r3, r0, r8
 8018652:	fa09 f303 	lsl.w	r3, r9, r3
 8018656:	4313      	orrs	r3, r2
 8018658:	9304      	str	r3, [sp, #16]
 801865a:	46a2      	mov	sl, r4
 801865c:	e7d2      	b.n	8018604 <_svfiprintf_r+0xa0>
 801865e:	9b03      	ldr	r3, [sp, #12]
 8018660:	1d19      	adds	r1, r3, #4
 8018662:	681b      	ldr	r3, [r3, #0]
 8018664:	9103      	str	r1, [sp, #12]
 8018666:	2b00      	cmp	r3, #0
 8018668:	bfbb      	ittet	lt
 801866a:	425b      	neglt	r3, r3
 801866c:	f042 0202 	orrlt.w	r2, r2, #2
 8018670:	9307      	strge	r3, [sp, #28]
 8018672:	9307      	strlt	r3, [sp, #28]
 8018674:	bfb8      	it	lt
 8018676:	9204      	strlt	r2, [sp, #16]
 8018678:	7823      	ldrb	r3, [r4, #0]
 801867a:	2b2e      	cmp	r3, #46	@ 0x2e
 801867c:	d10a      	bne.n	8018694 <_svfiprintf_r+0x130>
 801867e:	7863      	ldrb	r3, [r4, #1]
 8018680:	2b2a      	cmp	r3, #42	@ 0x2a
 8018682:	d132      	bne.n	80186ea <_svfiprintf_r+0x186>
 8018684:	9b03      	ldr	r3, [sp, #12]
 8018686:	1d1a      	adds	r2, r3, #4
 8018688:	681b      	ldr	r3, [r3, #0]
 801868a:	9203      	str	r2, [sp, #12]
 801868c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8018690:	3402      	adds	r4, #2
 8018692:	9305      	str	r3, [sp, #20]
 8018694:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8018758 <_svfiprintf_r+0x1f4>
 8018698:	7821      	ldrb	r1, [r4, #0]
 801869a:	2203      	movs	r2, #3
 801869c:	4650      	mov	r0, sl
 801869e:	f7e7 fe27 	bl	80002f0 <memchr>
 80186a2:	b138      	cbz	r0, 80186b4 <_svfiprintf_r+0x150>
 80186a4:	9b04      	ldr	r3, [sp, #16]
 80186a6:	eba0 000a 	sub.w	r0, r0, sl
 80186aa:	2240      	movs	r2, #64	@ 0x40
 80186ac:	4082      	lsls	r2, r0
 80186ae:	4313      	orrs	r3, r2
 80186b0:	3401      	adds	r4, #1
 80186b2:	9304      	str	r3, [sp, #16]
 80186b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80186b8:	4824      	ldr	r0, [pc, #144]	@ (801874c <_svfiprintf_r+0x1e8>)
 80186ba:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80186be:	2206      	movs	r2, #6
 80186c0:	f7e7 fe16 	bl	80002f0 <memchr>
 80186c4:	2800      	cmp	r0, #0
 80186c6:	d036      	beq.n	8018736 <_svfiprintf_r+0x1d2>
 80186c8:	4b21      	ldr	r3, [pc, #132]	@ (8018750 <_svfiprintf_r+0x1ec>)
 80186ca:	bb1b      	cbnz	r3, 8018714 <_svfiprintf_r+0x1b0>
 80186cc:	9b03      	ldr	r3, [sp, #12]
 80186ce:	3307      	adds	r3, #7
 80186d0:	f023 0307 	bic.w	r3, r3, #7
 80186d4:	3308      	adds	r3, #8
 80186d6:	9303      	str	r3, [sp, #12]
 80186d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80186da:	4433      	add	r3, r6
 80186dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80186de:	e76a      	b.n	80185b6 <_svfiprintf_r+0x52>
 80186e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80186e4:	460c      	mov	r4, r1
 80186e6:	2001      	movs	r0, #1
 80186e8:	e7a8      	b.n	801863c <_svfiprintf_r+0xd8>
 80186ea:	2300      	movs	r3, #0
 80186ec:	3401      	adds	r4, #1
 80186ee:	9305      	str	r3, [sp, #20]
 80186f0:	4619      	mov	r1, r3
 80186f2:	f04f 0c0a 	mov.w	ip, #10
 80186f6:	4620      	mov	r0, r4
 80186f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80186fc:	3a30      	subs	r2, #48	@ 0x30
 80186fe:	2a09      	cmp	r2, #9
 8018700:	d903      	bls.n	801870a <_svfiprintf_r+0x1a6>
 8018702:	2b00      	cmp	r3, #0
 8018704:	d0c6      	beq.n	8018694 <_svfiprintf_r+0x130>
 8018706:	9105      	str	r1, [sp, #20]
 8018708:	e7c4      	b.n	8018694 <_svfiprintf_r+0x130>
 801870a:	fb0c 2101 	mla	r1, ip, r1, r2
 801870e:	4604      	mov	r4, r0
 8018710:	2301      	movs	r3, #1
 8018712:	e7f0      	b.n	80186f6 <_svfiprintf_r+0x192>
 8018714:	ab03      	add	r3, sp, #12
 8018716:	9300      	str	r3, [sp, #0]
 8018718:	462a      	mov	r2, r5
 801871a:	4b0e      	ldr	r3, [pc, #56]	@ (8018754 <_svfiprintf_r+0x1f0>)
 801871c:	a904      	add	r1, sp, #16
 801871e:	4638      	mov	r0, r7
 8018720:	f3af 8000 	nop.w
 8018724:	1c42      	adds	r2, r0, #1
 8018726:	4606      	mov	r6, r0
 8018728:	d1d6      	bne.n	80186d8 <_svfiprintf_r+0x174>
 801872a:	89ab      	ldrh	r3, [r5, #12]
 801872c:	065b      	lsls	r3, r3, #25
 801872e:	f53f af2d 	bmi.w	801858c <_svfiprintf_r+0x28>
 8018732:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8018734:	e72c      	b.n	8018590 <_svfiprintf_r+0x2c>
 8018736:	ab03      	add	r3, sp, #12
 8018738:	9300      	str	r3, [sp, #0]
 801873a:	462a      	mov	r2, r5
 801873c:	4b05      	ldr	r3, [pc, #20]	@ (8018754 <_svfiprintf_r+0x1f0>)
 801873e:	a904      	add	r1, sp, #16
 8018740:	4638      	mov	r0, r7
 8018742:	f000 f879 	bl	8018838 <_printf_i>
 8018746:	e7ed      	b.n	8018724 <_svfiprintf_r+0x1c0>
 8018748:	0801937c 	.word	0x0801937c
 801874c:	08019386 	.word	0x08019386
 8018750:	00000000 	.word	0x00000000
 8018754:	080184ad 	.word	0x080184ad
 8018758:	08019382 	.word	0x08019382

0801875c <_printf_common>:
 801875c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018760:	4616      	mov	r6, r2
 8018762:	4698      	mov	r8, r3
 8018764:	688a      	ldr	r2, [r1, #8]
 8018766:	690b      	ldr	r3, [r1, #16]
 8018768:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801876c:	4293      	cmp	r3, r2
 801876e:	bfb8      	it	lt
 8018770:	4613      	movlt	r3, r2
 8018772:	6033      	str	r3, [r6, #0]
 8018774:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018778:	4607      	mov	r7, r0
 801877a:	460c      	mov	r4, r1
 801877c:	b10a      	cbz	r2, 8018782 <_printf_common+0x26>
 801877e:	3301      	adds	r3, #1
 8018780:	6033      	str	r3, [r6, #0]
 8018782:	6823      	ldr	r3, [r4, #0]
 8018784:	0699      	lsls	r1, r3, #26
 8018786:	bf42      	ittt	mi
 8018788:	6833      	ldrmi	r3, [r6, #0]
 801878a:	3302      	addmi	r3, #2
 801878c:	6033      	strmi	r3, [r6, #0]
 801878e:	6825      	ldr	r5, [r4, #0]
 8018790:	f015 0506 	ands.w	r5, r5, #6
 8018794:	d106      	bne.n	80187a4 <_printf_common+0x48>
 8018796:	f104 0a19 	add.w	sl, r4, #25
 801879a:	68e3      	ldr	r3, [r4, #12]
 801879c:	6832      	ldr	r2, [r6, #0]
 801879e:	1a9b      	subs	r3, r3, r2
 80187a0:	42ab      	cmp	r3, r5
 80187a2:	dc26      	bgt.n	80187f2 <_printf_common+0x96>
 80187a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80187a8:	6822      	ldr	r2, [r4, #0]
 80187aa:	3b00      	subs	r3, #0
 80187ac:	bf18      	it	ne
 80187ae:	2301      	movne	r3, #1
 80187b0:	0692      	lsls	r2, r2, #26
 80187b2:	d42b      	bmi.n	801880c <_printf_common+0xb0>
 80187b4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80187b8:	4641      	mov	r1, r8
 80187ba:	4638      	mov	r0, r7
 80187bc:	47c8      	blx	r9
 80187be:	3001      	adds	r0, #1
 80187c0:	d01e      	beq.n	8018800 <_printf_common+0xa4>
 80187c2:	6823      	ldr	r3, [r4, #0]
 80187c4:	6922      	ldr	r2, [r4, #16]
 80187c6:	f003 0306 	and.w	r3, r3, #6
 80187ca:	2b04      	cmp	r3, #4
 80187cc:	bf02      	ittt	eq
 80187ce:	68e5      	ldreq	r5, [r4, #12]
 80187d0:	6833      	ldreq	r3, [r6, #0]
 80187d2:	1aed      	subeq	r5, r5, r3
 80187d4:	68a3      	ldr	r3, [r4, #8]
 80187d6:	bf0c      	ite	eq
 80187d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80187dc:	2500      	movne	r5, #0
 80187de:	4293      	cmp	r3, r2
 80187e0:	bfc4      	itt	gt
 80187e2:	1a9b      	subgt	r3, r3, r2
 80187e4:	18ed      	addgt	r5, r5, r3
 80187e6:	2600      	movs	r6, #0
 80187e8:	341a      	adds	r4, #26
 80187ea:	42b5      	cmp	r5, r6
 80187ec:	d11a      	bne.n	8018824 <_printf_common+0xc8>
 80187ee:	2000      	movs	r0, #0
 80187f0:	e008      	b.n	8018804 <_printf_common+0xa8>
 80187f2:	2301      	movs	r3, #1
 80187f4:	4652      	mov	r2, sl
 80187f6:	4641      	mov	r1, r8
 80187f8:	4638      	mov	r0, r7
 80187fa:	47c8      	blx	r9
 80187fc:	3001      	adds	r0, #1
 80187fe:	d103      	bne.n	8018808 <_printf_common+0xac>
 8018800:	f04f 30ff 	mov.w	r0, #4294967295
 8018804:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018808:	3501      	adds	r5, #1
 801880a:	e7c6      	b.n	801879a <_printf_common+0x3e>
 801880c:	18e1      	adds	r1, r4, r3
 801880e:	1c5a      	adds	r2, r3, #1
 8018810:	2030      	movs	r0, #48	@ 0x30
 8018812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018816:	4422      	add	r2, r4
 8018818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801881c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018820:	3302      	adds	r3, #2
 8018822:	e7c7      	b.n	80187b4 <_printf_common+0x58>
 8018824:	2301      	movs	r3, #1
 8018826:	4622      	mov	r2, r4
 8018828:	4641      	mov	r1, r8
 801882a:	4638      	mov	r0, r7
 801882c:	47c8      	blx	r9
 801882e:	3001      	adds	r0, #1
 8018830:	d0e6      	beq.n	8018800 <_printf_common+0xa4>
 8018832:	3601      	adds	r6, #1
 8018834:	e7d9      	b.n	80187ea <_printf_common+0x8e>
	...

08018838 <_printf_i>:
 8018838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801883c:	7e0f      	ldrb	r7, [r1, #24]
 801883e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018840:	2f78      	cmp	r7, #120	@ 0x78
 8018842:	4691      	mov	r9, r2
 8018844:	4680      	mov	r8, r0
 8018846:	460c      	mov	r4, r1
 8018848:	469a      	mov	sl, r3
 801884a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801884e:	d807      	bhi.n	8018860 <_printf_i+0x28>
 8018850:	2f62      	cmp	r7, #98	@ 0x62
 8018852:	d80a      	bhi.n	801886a <_printf_i+0x32>
 8018854:	2f00      	cmp	r7, #0
 8018856:	f000 80d1 	beq.w	80189fc <_printf_i+0x1c4>
 801885a:	2f58      	cmp	r7, #88	@ 0x58
 801885c:	f000 80b8 	beq.w	80189d0 <_printf_i+0x198>
 8018860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018868:	e03a      	b.n	80188e0 <_printf_i+0xa8>
 801886a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801886e:	2b15      	cmp	r3, #21
 8018870:	d8f6      	bhi.n	8018860 <_printf_i+0x28>
 8018872:	a101      	add	r1, pc, #4	@ (adr r1, 8018878 <_printf_i+0x40>)
 8018874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8018878:	080188d1 	.word	0x080188d1
 801887c:	080188e5 	.word	0x080188e5
 8018880:	08018861 	.word	0x08018861
 8018884:	08018861 	.word	0x08018861
 8018888:	08018861 	.word	0x08018861
 801888c:	08018861 	.word	0x08018861
 8018890:	080188e5 	.word	0x080188e5
 8018894:	08018861 	.word	0x08018861
 8018898:	08018861 	.word	0x08018861
 801889c:	08018861 	.word	0x08018861
 80188a0:	08018861 	.word	0x08018861
 80188a4:	080189e3 	.word	0x080189e3
 80188a8:	0801890f 	.word	0x0801890f
 80188ac:	0801899d 	.word	0x0801899d
 80188b0:	08018861 	.word	0x08018861
 80188b4:	08018861 	.word	0x08018861
 80188b8:	08018a05 	.word	0x08018a05
 80188bc:	08018861 	.word	0x08018861
 80188c0:	0801890f 	.word	0x0801890f
 80188c4:	08018861 	.word	0x08018861
 80188c8:	08018861 	.word	0x08018861
 80188cc:	080189a5 	.word	0x080189a5
 80188d0:	6833      	ldr	r3, [r6, #0]
 80188d2:	1d1a      	adds	r2, r3, #4
 80188d4:	681b      	ldr	r3, [r3, #0]
 80188d6:	6032      	str	r2, [r6, #0]
 80188d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80188dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80188e0:	2301      	movs	r3, #1
 80188e2:	e09c      	b.n	8018a1e <_printf_i+0x1e6>
 80188e4:	6833      	ldr	r3, [r6, #0]
 80188e6:	6820      	ldr	r0, [r4, #0]
 80188e8:	1d19      	adds	r1, r3, #4
 80188ea:	6031      	str	r1, [r6, #0]
 80188ec:	0606      	lsls	r6, r0, #24
 80188ee:	d501      	bpl.n	80188f4 <_printf_i+0xbc>
 80188f0:	681d      	ldr	r5, [r3, #0]
 80188f2:	e003      	b.n	80188fc <_printf_i+0xc4>
 80188f4:	0645      	lsls	r5, r0, #25
 80188f6:	d5fb      	bpl.n	80188f0 <_printf_i+0xb8>
 80188f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80188fc:	2d00      	cmp	r5, #0
 80188fe:	da03      	bge.n	8018908 <_printf_i+0xd0>
 8018900:	232d      	movs	r3, #45	@ 0x2d
 8018902:	426d      	negs	r5, r5
 8018904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018908:	4858      	ldr	r0, [pc, #352]	@ (8018a6c <_printf_i+0x234>)
 801890a:	230a      	movs	r3, #10
 801890c:	e011      	b.n	8018932 <_printf_i+0xfa>
 801890e:	6821      	ldr	r1, [r4, #0]
 8018910:	6833      	ldr	r3, [r6, #0]
 8018912:	0608      	lsls	r0, r1, #24
 8018914:	f853 5b04 	ldr.w	r5, [r3], #4
 8018918:	d402      	bmi.n	8018920 <_printf_i+0xe8>
 801891a:	0649      	lsls	r1, r1, #25
 801891c:	bf48      	it	mi
 801891e:	b2ad      	uxthmi	r5, r5
 8018920:	2f6f      	cmp	r7, #111	@ 0x6f
 8018922:	4852      	ldr	r0, [pc, #328]	@ (8018a6c <_printf_i+0x234>)
 8018924:	6033      	str	r3, [r6, #0]
 8018926:	bf14      	ite	ne
 8018928:	230a      	movne	r3, #10
 801892a:	2308      	moveq	r3, #8
 801892c:	2100      	movs	r1, #0
 801892e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018932:	6866      	ldr	r6, [r4, #4]
 8018934:	60a6      	str	r6, [r4, #8]
 8018936:	2e00      	cmp	r6, #0
 8018938:	db05      	blt.n	8018946 <_printf_i+0x10e>
 801893a:	6821      	ldr	r1, [r4, #0]
 801893c:	432e      	orrs	r6, r5
 801893e:	f021 0104 	bic.w	r1, r1, #4
 8018942:	6021      	str	r1, [r4, #0]
 8018944:	d04b      	beq.n	80189de <_printf_i+0x1a6>
 8018946:	4616      	mov	r6, r2
 8018948:	fbb5 f1f3 	udiv	r1, r5, r3
 801894c:	fb03 5711 	mls	r7, r3, r1, r5
 8018950:	5dc7      	ldrb	r7, [r0, r7]
 8018952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018956:	462f      	mov	r7, r5
 8018958:	42bb      	cmp	r3, r7
 801895a:	460d      	mov	r5, r1
 801895c:	d9f4      	bls.n	8018948 <_printf_i+0x110>
 801895e:	2b08      	cmp	r3, #8
 8018960:	d10b      	bne.n	801897a <_printf_i+0x142>
 8018962:	6823      	ldr	r3, [r4, #0]
 8018964:	07df      	lsls	r7, r3, #31
 8018966:	d508      	bpl.n	801897a <_printf_i+0x142>
 8018968:	6923      	ldr	r3, [r4, #16]
 801896a:	6861      	ldr	r1, [r4, #4]
 801896c:	4299      	cmp	r1, r3
 801896e:	bfde      	ittt	le
 8018970:	2330      	movle	r3, #48	@ 0x30
 8018972:	f806 3c01 	strble.w	r3, [r6, #-1]
 8018976:	f106 36ff 	addle.w	r6, r6, #4294967295
 801897a:	1b92      	subs	r2, r2, r6
 801897c:	6122      	str	r2, [r4, #16]
 801897e:	f8cd a000 	str.w	sl, [sp]
 8018982:	464b      	mov	r3, r9
 8018984:	aa03      	add	r2, sp, #12
 8018986:	4621      	mov	r1, r4
 8018988:	4640      	mov	r0, r8
 801898a:	f7ff fee7 	bl	801875c <_printf_common>
 801898e:	3001      	adds	r0, #1
 8018990:	d14a      	bne.n	8018a28 <_printf_i+0x1f0>
 8018992:	f04f 30ff 	mov.w	r0, #4294967295
 8018996:	b004      	add	sp, #16
 8018998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801899c:	6823      	ldr	r3, [r4, #0]
 801899e:	f043 0320 	orr.w	r3, r3, #32
 80189a2:	6023      	str	r3, [r4, #0]
 80189a4:	4832      	ldr	r0, [pc, #200]	@ (8018a70 <_printf_i+0x238>)
 80189a6:	2778      	movs	r7, #120	@ 0x78
 80189a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80189ac:	6823      	ldr	r3, [r4, #0]
 80189ae:	6831      	ldr	r1, [r6, #0]
 80189b0:	061f      	lsls	r7, r3, #24
 80189b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80189b6:	d402      	bmi.n	80189be <_printf_i+0x186>
 80189b8:	065f      	lsls	r7, r3, #25
 80189ba:	bf48      	it	mi
 80189bc:	b2ad      	uxthmi	r5, r5
 80189be:	6031      	str	r1, [r6, #0]
 80189c0:	07d9      	lsls	r1, r3, #31
 80189c2:	bf44      	itt	mi
 80189c4:	f043 0320 	orrmi.w	r3, r3, #32
 80189c8:	6023      	strmi	r3, [r4, #0]
 80189ca:	b11d      	cbz	r5, 80189d4 <_printf_i+0x19c>
 80189cc:	2310      	movs	r3, #16
 80189ce:	e7ad      	b.n	801892c <_printf_i+0xf4>
 80189d0:	4826      	ldr	r0, [pc, #152]	@ (8018a6c <_printf_i+0x234>)
 80189d2:	e7e9      	b.n	80189a8 <_printf_i+0x170>
 80189d4:	6823      	ldr	r3, [r4, #0]
 80189d6:	f023 0320 	bic.w	r3, r3, #32
 80189da:	6023      	str	r3, [r4, #0]
 80189dc:	e7f6      	b.n	80189cc <_printf_i+0x194>
 80189de:	4616      	mov	r6, r2
 80189e0:	e7bd      	b.n	801895e <_printf_i+0x126>
 80189e2:	6833      	ldr	r3, [r6, #0]
 80189e4:	6825      	ldr	r5, [r4, #0]
 80189e6:	6961      	ldr	r1, [r4, #20]
 80189e8:	1d18      	adds	r0, r3, #4
 80189ea:	6030      	str	r0, [r6, #0]
 80189ec:	062e      	lsls	r6, r5, #24
 80189ee:	681b      	ldr	r3, [r3, #0]
 80189f0:	d501      	bpl.n	80189f6 <_printf_i+0x1be>
 80189f2:	6019      	str	r1, [r3, #0]
 80189f4:	e002      	b.n	80189fc <_printf_i+0x1c4>
 80189f6:	0668      	lsls	r0, r5, #25
 80189f8:	d5fb      	bpl.n	80189f2 <_printf_i+0x1ba>
 80189fa:	8019      	strh	r1, [r3, #0]
 80189fc:	2300      	movs	r3, #0
 80189fe:	6123      	str	r3, [r4, #16]
 8018a00:	4616      	mov	r6, r2
 8018a02:	e7bc      	b.n	801897e <_printf_i+0x146>
 8018a04:	6833      	ldr	r3, [r6, #0]
 8018a06:	1d1a      	adds	r2, r3, #4
 8018a08:	6032      	str	r2, [r6, #0]
 8018a0a:	681e      	ldr	r6, [r3, #0]
 8018a0c:	6862      	ldr	r2, [r4, #4]
 8018a0e:	2100      	movs	r1, #0
 8018a10:	4630      	mov	r0, r6
 8018a12:	f7e7 fc6d 	bl	80002f0 <memchr>
 8018a16:	b108      	cbz	r0, 8018a1c <_printf_i+0x1e4>
 8018a18:	1b80      	subs	r0, r0, r6
 8018a1a:	6060      	str	r0, [r4, #4]
 8018a1c:	6863      	ldr	r3, [r4, #4]
 8018a1e:	6123      	str	r3, [r4, #16]
 8018a20:	2300      	movs	r3, #0
 8018a22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018a26:	e7aa      	b.n	801897e <_printf_i+0x146>
 8018a28:	6923      	ldr	r3, [r4, #16]
 8018a2a:	4632      	mov	r2, r6
 8018a2c:	4649      	mov	r1, r9
 8018a2e:	4640      	mov	r0, r8
 8018a30:	47d0      	blx	sl
 8018a32:	3001      	adds	r0, #1
 8018a34:	d0ad      	beq.n	8018992 <_printf_i+0x15a>
 8018a36:	6823      	ldr	r3, [r4, #0]
 8018a38:	079b      	lsls	r3, r3, #30
 8018a3a:	d413      	bmi.n	8018a64 <_printf_i+0x22c>
 8018a3c:	68e0      	ldr	r0, [r4, #12]
 8018a3e:	9b03      	ldr	r3, [sp, #12]
 8018a40:	4298      	cmp	r0, r3
 8018a42:	bfb8      	it	lt
 8018a44:	4618      	movlt	r0, r3
 8018a46:	e7a6      	b.n	8018996 <_printf_i+0x15e>
 8018a48:	2301      	movs	r3, #1
 8018a4a:	4632      	mov	r2, r6
 8018a4c:	4649      	mov	r1, r9
 8018a4e:	4640      	mov	r0, r8
 8018a50:	47d0      	blx	sl
 8018a52:	3001      	adds	r0, #1
 8018a54:	d09d      	beq.n	8018992 <_printf_i+0x15a>
 8018a56:	3501      	adds	r5, #1
 8018a58:	68e3      	ldr	r3, [r4, #12]
 8018a5a:	9903      	ldr	r1, [sp, #12]
 8018a5c:	1a5b      	subs	r3, r3, r1
 8018a5e:	42ab      	cmp	r3, r5
 8018a60:	dcf2      	bgt.n	8018a48 <_printf_i+0x210>
 8018a62:	e7eb      	b.n	8018a3c <_printf_i+0x204>
 8018a64:	2500      	movs	r5, #0
 8018a66:	f104 0619 	add.w	r6, r4, #25
 8018a6a:	e7f5      	b.n	8018a58 <_printf_i+0x220>
 8018a6c:	0801938d 	.word	0x0801938d
 8018a70:	0801939e 	.word	0x0801939e

08018a74 <memmove>:
 8018a74:	4288      	cmp	r0, r1
 8018a76:	b510      	push	{r4, lr}
 8018a78:	eb01 0402 	add.w	r4, r1, r2
 8018a7c:	d902      	bls.n	8018a84 <memmove+0x10>
 8018a7e:	4284      	cmp	r4, r0
 8018a80:	4623      	mov	r3, r4
 8018a82:	d807      	bhi.n	8018a94 <memmove+0x20>
 8018a84:	1e43      	subs	r3, r0, #1
 8018a86:	42a1      	cmp	r1, r4
 8018a88:	d008      	beq.n	8018a9c <memmove+0x28>
 8018a8a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8018a8e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8018a92:	e7f8      	b.n	8018a86 <memmove+0x12>
 8018a94:	4402      	add	r2, r0
 8018a96:	4601      	mov	r1, r0
 8018a98:	428a      	cmp	r2, r1
 8018a9a:	d100      	bne.n	8018a9e <memmove+0x2a>
 8018a9c:	bd10      	pop	{r4, pc}
 8018a9e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8018aa2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8018aa6:	e7f7      	b.n	8018a98 <memmove+0x24>

08018aa8 <_sbrk_r>:
 8018aa8:	b538      	push	{r3, r4, r5, lr}
 8018aaa:	4d06      	ldr	r5, [pc, #24]	@ (8018ac4 <_sbrk_r+0x1c>)
 8018aac:	2300      	movs	r3, #0
 8018aae:	4604      	mov	r4, r0
 8018ab0:	4608      	mov	r0, r1
 8018ab2:	602b      	str	r3, [r5, #0]
 8018ab4:	f7ec fa22 	bl	8004efc <_sbrk>
 8018ab8:	1c43      	adds	r3, r0, #1
 8018aba:	d102      	bne.n	8018ac2 <_sbrk_r+0x1a>
 8018abc:	682b      	ldr	r3, [r5, #0]
 8018abe:	b103      	cbz	r3, 8018ac2 <_sbrk_r+0x1a>
 8018ac0:	6023      	str	r3, [r4, #0]
 8018ac2:	bd38      	pop	{r3, r4, r5, pc}
 8018ac4:	24004068 	.word	0x24004068

08018ac8 <_realloc_r>:
 8018ac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018acc:	4607      	mov	r7, r0
 8018ace:	4614      	mov	r4, r2
 8018ad0:	460d      	mov	r5, r1
 8018ad2:	b921      	cbnz	r1, 8018ade <_realloc_r+0x16>
 8018ad4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018ad8:	4611      	mov	r1, r2
 8018ada:	f7ff bc5b 	b.w	8018394 <_malloc_r>
 8018ade:	b92a      	cbnz	r2, 8018aec <_realloc_r+0x24>
 8018ae0:	f7ff fbec 	bl	80182bc <_free_r>
 8018ae4:	4625      	mov	r5, r4
 8018ae6:	4628      	mov	r0, r5
 8018ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018aec:	f000 f81a 	bl	8018b24 <_malloc_usable_size_r>
 8018af0:	4284      	cmp	r4, r0
 8018af2:	4606      	mov	r6, r0
 8018af4:	d802      	bhi.n	8018afc <_realloc_r+0x34>
 8018af6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8018afa:	d8f4      	bhi.n	8018ae6 <_realloc_r+0x1e>
 8018afc:	4621      	mov	r1, r4
 8018afe:	4638      	mov	r0, r7
 8018b00:	f7ff fc48 	bl	8018394 <_malloc_r>
 8018b04:	4680      	mov	r8, r0
 8018b06:	b908      	cbnz	r0, 8018b0c <_realloc_r+0x44>
 8018b08:	4645      	mov	r5, r8
 8018b0a:	e7ec      	b.n	8018ae6 <_realloc_r+0x1e>
 8018b0c:	42b4      	cmp	r4, r6
 8018b0e:	4622      	mov	r2, r4
 8018b10:	4629      	mov	r1, r5
 8018b12:	bf28      	it	cs
 8018b14:	4632      	movcs	r2, r6
 8018b16:	f7ff fbc3 	bl	80182a0 <memcpy>
 8018b1a:	4629      	mov	r1, r5
 8018b1c:	4638      	mov	r0, r7
 8018b1e:	f7ff fbcd 	bl	80182bc <_free_r>
 8018b22:	e7f1      	b.n	8018b08 <_realloc_r+0x40>

08018b24 <_malloc_usable_size_r>:
 8018b24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8018b28:	1f18      	subs	r0, r3, #4
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	bfbc      	itt	lt
 8018b2e:	580b      	ldrlt	r3, [r1, r0]
 8018b30:	18c0      	addlt	r0, r0, r3
 8018b32:	4770      	bx	lr

08018b34 <_init>:
 8018b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b36:	bf00      	nop
 8018b38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b3a:	bc08      	pop	{r3}
 8018b3c:	469e      	mov	lr, r3
 8018b3e:	4770      	bx	lr

08018b40 <_fini>:
 8018b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018b42:	bf00      	nop
 8018b44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8018b46:	bc08      	pop	{r3}
 8018b48:	469e      	mov	lr, r3
 8018b4a:	4770      	bx	lr
