Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Nov 26 00:23:44 2024
| Host         : eecs-digital-37 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (41)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (293)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: sw[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/fifo_data_store_reg[28]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: flattening_module/state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flattening_module/vcount_ray_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/hcount_out_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/hcount_out_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/hcount_out_reg[9]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: mvg/vcount_out_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (41)
-------------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.678        0.000                      0                 4318        0.070        0.000                      0                 4318        0.538        0.000                       0                  1381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_pixel_clk_wiz_0  {0.000 6.734}        13.468          74.250          
  clk_tmds_clk_wiz_0   {0.000 1.347}        2.694           371.250         
  clkfbout_clk_wiz_0   {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_pixel_clk_wiz_0        0.678        0.000                      0                 4318        0.070        0.000                      0                 4318        6.234        0.000                       0                  1369  
  clk_tmds_clk_wiz_0                                                                                                                                                     0.538        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                    47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         6.000       4.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_clk_wiz_0
  To Clock:  clk_pixel_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 hcount_in_ray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.203ns  (logic 7.768ns (63.658%)  route 4.435ns (36.342%))
  Logic Levels:           12  (CARRY4=9 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 11.936 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.975ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        1.554    -0.975    clk_pixel
    SLICE_X57Y22         FDRE                                         r  hcount_in_ray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDRE (Prop_fdre_C_Q)         0.419    -0.556 f  hcount_in_ray_reg[2]/Q
                         net (fo=15, routed)          0.859     0.303    calculating_ray/Q[2]
    SLICE_X57Y23         LUT3 (Prop_lut3_I0_O)        0.328     0.631 r  calculating_ray/b1_i_20/O
                         net (fo=1, routed)           0.612     1.244    calculating_ray/b1_i_20_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599     1.843 r  calculating_ray/b1_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.843    calculating_ray/b1_i_4_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.960 r  calculating_ray/b1_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.960    calculating_ray/b1_i_3_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.077 r  calculating_ray/b1_i_8/CO[3]
                         net (fo=1, routed)           0.009     2.086    calculating_ray/b1_i_8_n_0
    SLICE_X56Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.340 r  calculating_ray/b1_i_7/CO[0]
                         net (fo=4, routed)           0.708     3.048    calculating_ray/b1_i_7_n_3
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.914     3.962 r  calculating_ray/b1_i_1/O[2]
                         net (fo=10, routed)          0.803     4.765    calculating_ray/B[15]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_B[16]_P[8])
                                                      3.834     8.599 r  calculating_ray/b1/P[8]
                         net (fo=1, routed)           0.821     9.420    controller_in/P[0]
    SLICE_X54Y25         LUT2 (Prop_lut2_I1_O)        0.124     9.544 r  controller_in/xpm_fifo_axis_inst_i_26/O
                         net (fo=1, routed)           0.000     9.544    controller_in/xpm_fifo_axis_inst_i_26_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.057 r  controller_in/xpm_fifo_axis_inst_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.057    controller_in/xpm_fifo_axis_inst_i_5_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.174 r  controller_in/xpm_fifo_axis_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.174    controller_in/xpm_fifo_axis_inst_i_4_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.291 r  controller_in/xpm_fifo_axis_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.291    controller_in/xpm_fifo_axis_inst_i_3_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.606 r  controller_in/xpm_fifo_axis_inst_i_2/O[3]
                         net (fo=1, routed)           0.622    11.228    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[127]
    RAMB36_X1Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIBDI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        1.479    11.936    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism              0.562    12.498    
                         clock uncertainty           -0.168    12.330    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[23])
                                                     -0.424    11.906    dda_fifo_in/xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         11.906    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  0.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 dda_module/dda_fsm0/divu_inst/quo_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            dda_module/dda_fsm0/divu_inst/quo_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_clk_wiz_0 rise@0.000ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.608%)  route 0.222ns (63.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.888ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.649    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.714 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.225    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.199 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        0.552    -0.647    dda_module/dda_fsm0/divu_inst/clk_pixel
    SLICE_X35Y27         FDRE                                         r  dda_module/dda_fsm0/divu_inst/quo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.519 r  dda_module/dda_fsm0/divu_inst/quo_reg[7]/Q
                         net (fo=3, routed)           0.222    -0.298    dda_module/dda_fsm0/divu_inst/quo_next[8]
    SLICE_X36Y27         FDRE                                         r  dda_module/dda_fsm0/divu_inst/quo_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.876    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.269 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.735    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  mhdmicw/clkout1_buf/O
                         net (fo=1377, routed)        0.819    -0.888    dda_module/dda_fsm0/divu_inst/clk_pixel
    SLICE_X36Y27         FDRE                                         r  dda_module/dda_fsm0/divu_inst/quo_reg[8]/C
                         clock pessimism              0.503    -0.385    
    SLICE_X36Y27         FDRE (Hold_fdre_C_D)         0.018    -0.367    dda_module/dda_fsm0/divu_inst/quo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_clk_wiz_0
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         13.468      9.781      DSP48_X1Y8       calculating_ray/sideDistX_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X57Y22     hcount_in_ray_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X57Y22     hcount_in_ray_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_clk_wiz_0
  To Clock:  clk_tmds_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_clk_wiz_0
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { mhdmicw/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    mhdmicw/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { mhdmicw/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    mhdmicw/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  mhdmicw/mmcm_adv_inst/CLKFBIN



