{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557952113733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557952113733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 15 16:28:33 2019 " "Processing started: Wed May 15 16:28:33 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557952113733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557952113733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Single_Cycle_CPU -c Single_Cycle_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557952113733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1557952116468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/john2/documents/spring 2019/csc 342 - organization/labs/arena_john/lab 4/quartus files/arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "../../Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_DataMemory-Arena_DataMemory_arch " "Found design unit 1: Arena_DataMemory-Arena_DataMemory_arch" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_DataMemory " "Found entity 1: Arena_DataMemory" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_mem_access_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_mem_access_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Mem_Access_2-Arena_Mem_Access_2_arch " "Found design unit 1: Arena_Mem_Access_2-Arena_Mem_Access_2_arch" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Mem_Access_2 " "Found entity 1: Arena_Mem_Access_2" {  } { { "Arena_Mem_Access_2.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Mem_Access_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram3port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram3port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ram3port " "Found entity 1: ram3port" {  } { { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mem_Access-rtl " "Found design unit 1: Mem_Access-rtl" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mem_Access " "Found entity 1: Mem_Access" {  } { { "Mem_Access.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Mem_Access.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_programcounter_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_programcounter_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch " "Found design unit 1: Arena_ProgramCounter_32bit-Arena_ProgramCounter_32bit_arch" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ProgramCounter_32bit " "Found entity 1: Arena_ProgramCounter_32bit" {  } { { "Arena_ProgramCounter_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ProgramCounter_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU " "Found entity 1: Single_Cycle_CPU" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_v09-RTL " "Found design unit 1: lpm_constant0_lpm_constant_v09-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_v09 " "Found entity 1: lpm_constant0_lpm_constant_v09" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1_lpm_constant_s09-RTL " "Found design unit 1: lpm_constant1_lpm_constant_s09-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant1-RTL " "Found design unit 2: lpm_constant1-RTL" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1_lpm_constant_s09 " "Found entity 1: lpm_constant1_lpm_constant_s09" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant1 " "Found entity 2: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_constant1.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_3ramport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_3ramport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_3ramport-SYN " "Found design unit 1: lpm_3ramport-SYN" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_3ramport " "Found entity 1: lpm_3ramport" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Control-Arena_Control_arch " "Found design unit 1: Arena_Control-Arena_Control_arch" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Control " "Found entity 1: Arena_Control" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_alu_control.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control " "Found entity 1: Arena_ALU_Control" {  } { { "Arena_ALU_Control.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU-Arena_ALU_arch " "Found design unit 1: Arena_ALU-Arena_ALU_arch" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU " "Found entity 1: Arena_ALU" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_sign_extend_16to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_sign_extend_16to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch " "Found design unit 1: Arena_Sign_Extend_16to32-Arena_Sign_Extend_16to32_arch" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Sign_Extend_16to32 " "Found entity 1: Arena_Sign_Extend_16to32" {  } { { "Arena_Sign_Extend_16to32.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Sign_Extend_16to32.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_shift_left_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_shift_left_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch " "Found design unit 1: Arena_Shift_Left_32bit-Arena_Shift_Left_32bit_arch" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Shift_Left_32bit " "Found entity 1: Arena_Shift_Left_32bit" {  } { { "Arena_Shift_Left_32bit.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Shift_Left_32bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_alu_control_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_alu_control_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch " "Found design unit 1: Arena_ALU_Control_VHDL-Arena_ALU_Control_VHDL_arch" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_ALU_Control_VHDL " "Found entity 1: Arena_ALU_Control_VHDL" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_cycle_cpu_withdisplays.bdf 1 1 " "Found 1 design units, including 1 entities, in source file single_cycle_cpu_withdisplays.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Cycle_CPU_withDisplays " "Found entity 1: Single_Cycle_CPU_withDisplays" {  } { { "Single_Cycle_CPU_withDisplays.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU_withDisplays.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117374 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Single_Cycle_CPU " "Elaborating entity \"Single_Cycle_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557952117608 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "instr " "Pin \"instr\" not connected" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr\[31..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1557952117624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_Access Mem_Access:inst " "Elaborating entity \"Mem_Access\" for hierarchy \"Mem_Access:inst\"" {  } { { "Single_Cycle_CPU.bdf" "inst" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 728 1032 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst10 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "inst10" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952117686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst10 " "Instantiated megafunction \"BUSMUX:inst10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117686 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952117686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst10\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst10\|lpm_mux:\$00000 BUSMUX:inst10 " "Elaborated megafunction instantiation \"BUSMUX:inst10\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst10\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -120 2776 2888 -32 "inst10" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "db/mux_9oc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952117858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9oc BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated " "Elaborating entity \"mux_9oc\" for hierarchy \"BUSMUX:inst10\|lpm_mux:\$00000\|mux_9oc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Control Arena_Control:inst1 " "Elaborating entity \"Arena_Control\" for hierarchy \"Arena_Control:inst1\"" {  } { { "Single_Cycle_CPU.bdf" "inst1" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -192 1416 1696 -112 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117858 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_controlLines Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_controlLines\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_aluOP Arena_Control.vhd(19) " "VHDL Process Statement warning at Arena_Control.vhd(19): inferring latch(es) for signal or variable \"Arena_aluOP\", which holds its previous value in one or more paths through the process" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_aluOP\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_aluOP\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[0\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[0\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[1\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[1\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[2\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[2\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[3\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[3\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[4\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[4\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[5\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[5\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_controlLines\[6\] Arena_Control.vhd(19) " "Inferred latch for \"Arena_controlLines\[6\]\" at Arena_Control.vhd(19)" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117858 "|Single_Cycle_CPU|Arena_Control:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU Arena_ALU:inst3 " "Elaborating entity \"Arena_ALU\" for hierarchy \"Arena_ALU:inst3\"" {  } { { "Single_Cycle_CPU.bdf" "inst3" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2312 2648 232 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117874 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(28) " "VHDL Process Statement warning at Arena_ALU.vhd(28): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(30) " "VHDL Process Statement warning at Arena_ALU.vhd(30): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(32) " "VHDL Process Statement warning at Arena_ALU.vhd(32): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(33) " "VHDL Process Statement warning at Arena_ALU.vhd(33): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(34) " "VHDL Process Statement warning at Arena_ALU.vhd(34): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(35) " "VHDL Process Statement warning at Arena_ALU.vhd(35): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(37) " "VHDL Process Statement warning at Arena_ALU.vhd(37): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(38) " "VHDL Process Statement warning at Arena_ALU.vhd(38): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_A Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_sign_conv_B Arena_ALU.vhd(39) " "VHDL Process Statement warning at Arena_ALU.vhd(39): signal \"Arena_sign_conv_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(40) " "VHDL Process Statement warning at Arena_ALU.vhd(40): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_arithmetic_conv Arena_ALU.vhd(41) " "VHDL Process Statement warning at Arena_ALU.vhd(41): signal \"Arena_arithmetic_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_A Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_IN_B Arena_ALU.vhd(47) " "VHDL Process Statement warning at Arena_ALU.vhd(47): signal \"Arena_IN_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_OUT Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_OUT\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_A Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_A\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_sign_conv_B Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_sign_conv_B\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_arithmetic_conv Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_arithmetic_conv\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_ALU_Zero Arena_ALU.vhd(24) " "VHDL Process Statement warning at Arena_ALU.vhd(24): inferring latch(es) for signal or variable \"Arena_ALU_Zero\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_Zero Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_Zero\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_arithmetic_conv\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_arithmetic_conv\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117874 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_B\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_B\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_sign_conv_A\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_sign_conv_A\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[0\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[0\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[1\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[1\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[2\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[2\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[3\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[3\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[4\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[4\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[5\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[5\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[6\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[6\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[7\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[7\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[8\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[8\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[9\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[9\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[10\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[10\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[11\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[11\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[12\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[12\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[13\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[13\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[14\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[14\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[15\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[15\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[16\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[16\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[17\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[17\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[18\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[18\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[19\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[19\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[20\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[20\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[21\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[21\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[22\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[22\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[23\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[23\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[24\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[24\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[25\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[25\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[26\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[26\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[27\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[27\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[28\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[28\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[29\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[29\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[30\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[30\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_ALU_OUT\[31\] Arena_ALU.vhd(24) " "Inferred latch for \"Arena_ALU_OUT\[31\]\" at Arena_ALU.vhd(24)" {  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ALU_Control_VHDL Arena_ALU_Control_VHDL:ALUCntrl_VHDL " "Elaborating entity \"Arena_ALU_Control_VHDL\" for hierarchy \"Arena_ALU_Control_VHDL:ALUCntrl_VHDL\"" {  } { { "Single_Cycle_CPU.bdf" "ALUCntrl_VHDL" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1992 2264 608 "ALUCntrl_VHDL" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117889 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE Arena_ALU_Control_VHDL.vhd(105) " "VHDL warning at Arena_ALU_Control_VHDL.vhd(105): comparison between unequal length operands always returns FALSE" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 105 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_operation Arena_ALU_Control_VHDL.vhd(18) " "VHDL Process Statement warning at Arena_ALU_Control_VHDL.vhd(18): inferring latch(es) for signal or variable \"Arena_operation\", which holds its previous value in one or more paths through the process" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[0\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[0\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[1\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[1\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[2\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[2\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_operation\[3\] Arena_ALU_Control_VHDL.vhd(18) " "Inferred latch for \"Arena_operation\[3\]\" at Arena_ALU_Control_VHDL.vhd(18)" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952117889 "|Single_Cycle_CPU|Arena_ALU_Control_VHDL:ALUCntrl_VHDL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram3port ram3port:Registers " "Elaborating entity \"ram3port\" for hierarchy \"ram3port:Registers\"" {  } { { "Single_Cycle_CPU.bdf" "Registers" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_3ramport ram3port:Registers\|lpm_3ramport:lpm_2port_a " "Elaborating entity \"lpm_3ramport\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\"" {  } { { "ram3port.bdf" "lpm_2port_a" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "altdpram_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117967 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 188 2 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } } { "ram3port.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/ram3port.bdf" { { 128 568 824 240 "lpm_2port_a" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 1624 1832 280 "Registers" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1557952117983 "|Single_Cycle_CPU|ram3port:Registers|lpm_3ramport:lpm_2port_a|altdpram:altdpram_component"}
{ "Info" "ISGN_ELABORATION_HEADER" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Instantiated megafunction \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg INCLOCK " "Parameter \"rdaddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""}  } { { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952117983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux " "Elaborating entity \"lpm_mux\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\"" {  } { { "altdpram.tdf" "mux" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117983 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 342 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952117999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0qc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0qc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0qc " "Found entity 1: mux_0qc" {  } { { "db/mux_0qc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_0qc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952118139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952118139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0qc ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated " "Elaborating entity \"mux_0qc\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_mux:mux\|mux_0qc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder " "Elaborating entity \"lpm_decode\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\"" {  } { { "altdpram.tdf" "wdecoder" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118202 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\", which is child of megafunction instantiation \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 345 4 0 } } { "lpm_3ramport.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_3ramport.vhd" 97 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_isf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_isf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_isf " "Found entity 1: decode_isf" {  } { { "db/decode_isf.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/decode_isf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952118296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952118296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_isf ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated " "Elaborating entity \"decode_isf\" for hierarchy \"ram3port:Registers\|lpm_3ramport:lpm_2port_a\|altdpram:altdpram_component\|lpm_decode:wdecoder\|decode_isf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_DataMemory Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME " "Elaborating entity \"Arena_DataMemory\" for hierarchy \"Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME\"" {  } { { "Single_Cycle_CPU.bdf" "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 120 2808 3096 232 "DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118374 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_writeData Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_writeData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(25) " "VHDL Process Statement warning at Arena_DataMemory.vhd(25): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dataMem_loc Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"dataMem_loc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_address Arena_DataMemory.vhd(30) " "VHDL Process Statement warning at Arena_DataMemory.vhd(30): signal \"Arena_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_readData Arena_DataMemory.vhd(22) " "VHDL Process Statement warning at Arena_DataMemory.vhd(22): inferring latch(es) for signal or variable \"Arena_readData\", which holds its previous value in one or more paths through the process" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[0\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[0\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[1\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[1\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[2\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[2\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[3\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[3\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[4\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[4\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[5\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[5\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[6\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[6\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[7\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[7\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[8\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[8\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[9\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[9\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[10\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[10\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[11\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[11\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[12\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[12\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[13\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[13\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[14\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[14\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[15\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[15\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[16\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[16\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[17\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[17\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[18\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[18\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[19\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[19\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[20\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[20\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[21\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[21\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[22\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[22\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[23\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[23\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[24\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[24\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[25\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[25\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[26\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[26\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[27\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[27\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[28\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[28\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[29\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[29\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[30\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[30\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_readData\[31\] Arena_DataMemory.vhd(22) " "Inferred latch for \"Arena_readData\[31\]\" at Arena_DataMemory.vhd(22)" {  } { { "Arena_DataMemory.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_DataMemory.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557952118374 "|Single_Cycle_CPU|Arena_DataMemory:DataMem-8BIT_ADDR_TO_REDUCE_COMPILE_TIME"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:RegDstMux " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "RegDstMux" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118389 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952118389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:RegDstMux " "Instantiated megafunction \"BUSMUX:RegDstMux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 5 " "Parameter \"WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118389 ""}  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952118389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:RegDstMux\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118389 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:RegDstMux\|lpm_mux:\$00000 BUSMUX:RegDstMux " "Elaborated megafunction instantiation \"BUSMUX:RegDstMux\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:RegDstMux\"" {  } { { "busmux.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 184 1464 1576 272 "RegDstMux" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_pmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pmc " "Found entity 1: mux_pmc" {  } { { "db/mux_pmc.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/mux_pmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952118467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952118467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pmc BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated " "Elaborating entity \"mux_pmc\" for hierarchy \"BUSMUX:RegDstMux\|lpm_mux:\$00000\|mux_pmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Sign_Extend_16to32 Arena_Sign_Extend_16to32:Sign_Extender " "Elaborating entity \"Arena_Sign_Extend_16to32\" for hierarchy \"Arena_Sign_Extend_16to32:Sign_Extender\"" {  } { { "Single_Cycle_CPU.bdf" "Sign_Extender" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 376 1552 1872 456 "Sign_Extender" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub0 lpm_add_sub0:PC_Incrementer " "Elaborating entity \"lpm_add_sub0\" for hierarchy \"lpm_add_sub0:PC_Incrementer\"" {  } { { "Single_Cycle_CPU.bdf" "PC_Incrementer" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -200 720 880 -104 "PC_Incrementer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118546 ""}  } { { "lpm_add_sub0.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub0.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952118546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dph " "Found entity 1: add_sub_dph" {  } { { "db/add_sub_dph.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_dph.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952118639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952118639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dph lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated " "Elaborating entity \"add_sub_dph\" for hierarchy \"lpm_add_sub0:PC_Incrementer\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_dph:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 lpm_add_sub1:inst8 " "Elaborating entity \"lpm_add_sub1\" for hierarchy \"lpm_add_sub1:inst8\"" {  } { { "Single_Cycle_CPU.bdf" "inst8" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -112 2456 2616 -16 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "LPM_ADD_SUB_component" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118655 ""}  } { { "lpm_add_sub1.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/lpm_add_sub1.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1557952118655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_meh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_meh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_meh " "Found entity 1: add_sub_meh" {  } { { "db/add_sub_meh.tdf" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/db/add_sub_meh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557952118749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557952118749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_meh lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated " "Elaborating entity \"add_sub_meh\" for hierarchy \"lpm_add_sub1:inst8\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_meh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Shift_Left_32bit Arena_Shift_Left_32bit:ShiftLEFT_2bits " "Elaborating entity \"Arena_Shift_Left_32bit\" for hierarchy \"Arena_Shift_Left_32bit:ShiftLEFT_2bits\"" {  } { { "Single_Cycle_CPU.bdf" "ShiftLEFT_2bits" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { -56 2112 2432 24 "ShiftLEFT_2bits" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_ProgramCounter_32bit Arena_ProgramCounter_32bit:Instruction_Input " "Elaborating entity \"Arena_ProgramCounter_32bit\" for hierarchy \"Arena_ProgramCounter_32bit:Instruction_Input\"" {  } { { "Single_Cycle_CPU.bdf" "Instruction_Input" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 216 192 496 328 "Instruction_Input" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952118764 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Arena_Control:inst1\|Arena_controlLines\[2\] Arena_Control:inst1\|Arena_controlLines\[3\] " "Duplicate LATCH primitive \"Arena_Control:inst1\|Arena_controlLines\[2\]\" merged with LATCH primitive \"Arena_Control:inst1\|Arena_controlLines\[3\]\"" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557952136732 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1557952136732 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[2\] " "Latch Arena_Control:inst1\|Arena_aluOP\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[1\] " "Latch Arena_Control:inst1\|Arena_aluOP\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_aluOP\[0\] " "Latch Arena_Control:inst1\|Arena_aluOP\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[6\] " "Latch Arena_Control:inst1\|Arena_controlLines\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[5\] " "Latch Arena_Control:inst1\|Arena_controlLines\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[4\] " "Latch Arena_Control:inst1\|Arena_controlLines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[3\] " "Latch Arena_Control:inst1\|Arena_controlLines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[1\] " "Latch Arena_Control:inst1\|Arena_controlLines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_Control:inst1\|Arena_controlLines\[0\] " "Latch Arena_Control:inst1\|Arena_controlLines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DRAM_DQ~synth " "Ports D and ENA on the latch are fed by the same signal DRAM_DQ~synth" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[0\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[0\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[0\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] " "Latch Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_Control:inst1\|Arena_aluOP\[2\] " "Ports D and ENA on the latch are fed by the same signal Arena_Control:inst1\|Arena_aluOP\[2\]" {  } { { "Arena_Control.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_Control.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[31\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[30\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[29\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[28\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[27\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[26\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[25\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[24\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[23\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[22\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[21\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[20\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[19\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[18\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[17\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[16\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[15\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[14\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[13\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[12\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[11\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[10\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[9\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[8\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[7\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[6\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[5\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[4\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[3\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[2\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[1\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Arena_ALU:inst3\|Arena_ALU_OUT\[0\] " "Latch Arena_ALU:inst3\|Arena_ALU_OUT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\] " "Ports D and ENA on the latch are fed by the same signal Arena_ALU_Control_VHDL:ALUCntrl_VHDL\|Arena_operation\[1\]" {  } { { "Arena_ALU_Control_VHDL.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU_Control_VHDL.vhd" 18 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1557952136810 ""}  } { { "Arena_ALU.vhd" "" { Text "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Arena_ALU.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1557952136810 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 336 1136 1312 352 "SRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 408 1136 1312 424 "SRAM_UB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 432 1136 1312 448 "SRAM_LB_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CE_N GND " "Pin \"DRAM_CE_N\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 456 1136 1312 472 "DRAM_CE_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|DRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 528 1136 1312 544 "DRAM_LDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 552 1136 1312 568 "DRAM_UDQM" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_PC\[1\] GND " "Pin \"Arena_PC\[1\]\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 144 688 865 160 "Arena_PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|Arena_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Arena_PC\[0\] GND " "Pin \"Arena_PC\[0\]\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 144 688 865 160 "Arena_PC\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|Arena_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 1096 1292 224 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 208 1096 1292 224 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557952143327 "|Single_Cycle_CPU|SRAM_ADDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557952143327 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[31\] DRAM_DQ\[15\] " "Output pin \"out_instruc\[31\]\" driven by bidirectional pin \"DRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[30\] DRAM_DQ\[14\] " "Output pin \"out_instruc\[30\]\" driven by bidirectional pin \"DRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[29\] DRAM_DQ\[13\] " "Output pin \"out_instruc\[29\]\" driven by bidirectional pin \"DRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[28\] DRAM_DQ\[12\] " "Output pin \"out_instruc\[28\]\" driven by bidirectional pin \"DRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[27\] DRAM_DQ\[11\] " "Output pin \"out_instruc\[27\]\" driven by bidirectional pin \"DRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[26\] DRAM_DQ\[10\] " "Output pin \"out_instruc\[26\]\" driven by bidirectional pin \"DRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[25\] DRAM_DQ\[9\] " "Output pin \"out_instruc\[25\]\" driven by bidirectional pin \"DRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[24\] DRAM_DQ\[8\] " "Output pin \"out_instruc\[24\]\" driven by bidirectional pin \"DRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[23\] DRAM_DQ\[7\] " "Output pin \"out_instruc\[23\]\" driven by bidirectional pin \"DRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[22\] DRAM_DQ\[6\] " "Output pin \"out_instruc\[22\]\" driven by bidirectional pin \"DRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[21\] DRAM_DQ\[5\] " "Output pin \"out_instruc\[21\]\" driven by bidirectional pin \"DRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[20\] DRAM_DQ\[4\] " "Output pin \"out_instruc\[20\]\" driven by bidirectional pin \"DRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[19\] DRAM_DQ\[3\] " "Output pin \"out_instruc\[19\]\" driven by bidirectional pin \"DRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[18\] DRAM_DQ\[2\] " "Output pin \"out_instruc\[18\]\" driven by bidirectional pin \"DRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[17\] DRAM_DQ\[1\] " "Output pin \"out_instruc\[17\]\" driven by bidirectional pin \"DRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[16\] DRAM_DQ\[0\] " "Output pin \"out_instruc\[16\]\" driven by bidirectional pin \"DRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 288 1144 1326 304 "DRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143468 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[15\] SRAM_DQ\[15\] " "Output pin \"out_instruc\[15\]\" driven by bidirectional pin \"SRAM_DQ\[15\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[14\] SRAM_DQ\[14\] " "Output pin \"out_instruc\[14\]\" driven by bidirectional pin \"SRAM_DQ\[14\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[13\] SRAM_DQ\[13\] " "Output pin \"out_instruc\[13\]\" driven by bidirectional pin \"SRAM_DQ\[13\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[12\] SRAM_DQ\[12\] " "Output pin \"out_instruc\[12\]\" driven by bidirectional pin \"SRAM_DQ\[12\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[11\] SRAM_DQ\[11\] " "Output pin \"out_instruc\[11\]\" driven by bidirectional pin \"SRAM_DQ\[11\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[10\] SRAM_DQ\[10\] " "Output pin \"out_instruc\[10\]\" driven by bidirectional pin \"SRAM_DQ\[10\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[9\] SRAM_DQ\[9\] " "Output pin \"out_instruc\[9\]\" driven by bidirectional pin \"SRAM_DQ\[9\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[8\] SRAM_DQ\[8\] " "Output pin \"out_instruc\[8\]\" driven by bidirectional pin \"SRAM_DQ\[8\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[7\] SRAM_DQ\[7\] " "Output pin \"out_instruc\[7\]\" driven by bidirectional pin \"SRAM_DQ\[7\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[6\] SRAM_DQ\[6\] " "Output pin \"out_instruc\[6\]\" driven by bidirectional pin \"SRAM_DQ\[6\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[5\] SRAM_DQ\[5\] " "Output pin \"out_instruc\[5\]\" driven by bidirectional pin \"SRAM_DQ\[5\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[4\] SRAM_DQ\[4\] " "Output pin \"out_instruc\[4\]\" driven by bidirectional pin \"SRAM_DQ\[4\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[3\] SRAM_DQ\[3\] " "Output pin \"out_instruc\[3\]\" driven by bidirectional pin \"SRAM_DQ\[3\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[2\] SRAM_DQ\[2\] " "Output pin \"out_instruc\[2\]\" driven by bidirectional pin \"SRAM_DQ\[2\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[1\] SRAM_DQ\[1\] " "Output pin \"out_instruc\[1\]\" driven by bidirectional pin \"SRAM_DQ\[1\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "out_instruc\[0\] SRAM_DQ\[0\] " "Output pin \"out_instruc\[0\]\" driven by bidirectional pin \"SRAM_DQ\[0\]\" cannot be tri-stated" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 608 1600 1782 624 "out_instruc\[31..0\]" "" } } } } { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 264 1144 1324 280 "SRAM_DQ\[15..0\]" "" } } } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1557952143484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557952156249 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952156249 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CKE " "No output dependent on input pin \"DRAM_CKE\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 384 472 640 400 "DRAM_CKE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|DRAM_CKE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DRAM_CLK " "No output dependent on input pin \"DRAM_CLK\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 424 472 640 440 "DRAM_CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|DRAM_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[30\] " "No output dependent on input pin \"instr\[30\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[25\] " "No output dependent on input pin \"instr\[25\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[24\] " "No output dependent on input pin \"instr\[24\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[23\] " "No output dependent on input pin \"instr\[23\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[22\] " "No output dependent on input pin \"instr\[22\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[21\] " "No output dependent on input pin \"instr\[21\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[20\] " "No output dependent on input pin \"instr\[20\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[19\] " "No output dependent on input pin \"instr\[19\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[18\] " "No output dependent on input pin \"instr\[18\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[17\] " "No output dependent on input pin \"instr\[17\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[16\] " "No output dependent on input pin \"instr\[16\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[15\] " "No output dependent on input pin \"instr\[15\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[14\] " "No output dependent on input pin \"instr\[14\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[13\] " "No output dependent on input pin \"instr\[13\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[12\] " "No output dependent on input pin \"instr\[12\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[11\] " "No output dependent on input pin \"instr\[11\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[10\] " "No output dependent on input pin \"instr\[10\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[9\] " "No output dependent on input pin \"instr\[9\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "Single_Cycle_CPU.bdf" "" { Schematic "C:/Users/John2/Documents/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 5/Quartus Files/Single_Cycle_CPU.bdf" { { 256 520 688 272 "instr" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557952157342 "|Single_Cycle_CPU|instr[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557952157342 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17368 " "Implemented 17368 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557952157342 ""} { "Info" "ICUT_CUT_TM_OPINS" "214 " "Implemented 214 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557952157342 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1557952157342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17075 " "Implemented 17075 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557952157342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557952157342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 201 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 201 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557952157467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 15 16:29:17 2019 " "Processing ended: Wed May 15 16:29:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557952157467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557952157467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557952157467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557952157467 ""}
