{"vcs1":{"timestamp_begin":1730029328.328090839, "rt":1.89, "ut":0.83, "st":0.31}}
{"vcselab":{"timestamp_begin":1730029330.319066659, "rt":1.46, "ut":0.24, "st":0.18}}
{"link":{"timestamp_begin":1730029331.858639644, "rt":0.44, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730029327.460913023}
{"VCS_COMP_START_TIME": 1730029327.460913023}
{"VCS_COMP_END_TIME": 1730029333.922126657}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332888}}
{"stitch_vcselab": {"peak_mem": 231616}}
