

================================================================
== Vivado HLS Report for 'aqed_out'
================================================================
* Date:           Fri Apr 10 23:59:15 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_aqed_bug3
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     4.986|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%state_orig_issued_V_s = load i1* @state_orig_issued_V, align 2" [buf4bug3.cpp:399]   --->   Operation 5 'load' 'state_orig_issued_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%state_out_count_V_lo = load i16* @state_out_count_V, align 2" [buf4bug3.cpp:399]   --->   Operation 6 'load' 'state_out_count_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%state_qed_done_V_loa = load i1* @state_qed_done_V, align 1" [buf4bug3.cpp:400]   --->   Operation 7 'load' 'state_qed_done_V_loa' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %state_orig_issued_V_s, label %._crit_edge, label %._crit_edge1.critedge" [buf4bug3.cpp:399]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "store i1 false, i1* @state_orig_done_V, align 2"   --->   Operation 9 'store' <Predicate = (!state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4bug3.cpp:400]   --->   Operation 10 'br' <Predicate = (!state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%state_orig_in_V_load = load i16* @state_orig_in_V, align 2" [buf4bug3.cpp:399]   --->   Operation 11 'load' 'state_orig_in_V_load' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.38ns)   --->   "%ult = icmp ult i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4bug3.cpp:399]   --->   Operation 12 'icmp' 'ult' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.94ns)   --->   "%rev1 = xor i1 %ult, true" [buf4bug3.cpp:399]   --->   Operation 13 'xor' 'rev1' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "store i1 %rev1, i1* @state_orig_done_V, align 2"   --->   Operation 14 'store' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_1 : Operation 15 [1/1] (2.38ns)   --->   "%tmp_not = icmp ne i16 %state_out_count_V_lo, %state_orig_in_V_load" [buf4bug3.cpp:400]   --->   Operation 15 'icmp' 'tmp_not' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.94ns)   --->   "%brmerge = or i1 %state_qed_done_V_loa, %tmp_not" [buf4bug3.cpp:400]   --->   Operation 16 'or' 'brmerge' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %brmerge, label %._crit_edge2, label %1" [buf4bug3.cpp:400]   --->   Operation 17 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%state_orig_idx_V_loa = load i2* @state_orig_idx_V, align 2" [buf4bug3.cpp:402]   --->   Operation 18 'load' 'state_orig_idx_V_loa' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_V = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_orig_idx_V_loa, i1 false)" [buf4bug3.cpp:402]   --->   Operation 19 'bitconcatenate' 'r_V' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%op2 = zext i3 %r_V to i64" [buf4bug3.cpp:402]   --->   Operation 20 'zext' 'op2' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bmc_in_addr = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2" [buf4bug3.cpp:402]   --->   Operation 21 'getelementptr' 'bmc_in_addr' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 2" [buf4bug3.cpp:402]   --->   Operation 22 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_0110_sum = or i3 %r_V, 1" [buf4bug3.cpp:403]   --->   Operation 23 'or' 'p_0110_sum' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_0110_sum_cast = zext i3 %p_0110_sum to i64" [buf4bug3.cpp:403]   --->   Operation 24 'zext' 'p_0110_sum_cast' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%bmc_in_addr_1 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_0110_sum_cast" [buf4bug3.cpp:403]   --->   Operation 25 'getelementptr' 'bmc_in_addr_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1" [buf4bug3.cpp:403]   --->   Operation 26 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.98>
ST_2 : Operation 27 [1/2] (2.15ns)   --->   "%bmc_in_load = load i8* %bmc_in_addr, align 2" [buf4bug3.cpp:402]   --->   Operation 27 'load' 'bmc_in_load' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load, i8* @state_orig_out_V_0, align 2" [buf4bug3.cpp:402]   --->   Operation 28 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (2.15ns)   --->   "%bmc_in_load_1 = load i8* %bmc_in_addr_1, align 1" [buf4bug3.cpp:403]   --->   Operation 29 'load' 'bmc_in_load_1' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "store i8 %bmc_in_load_1, i8* @state_orig_out_V_1, align 1" [buf4bug3.cpp:403]   --->   Operation 30 'store' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "br label %._crit_edge2" [buf4bug3.cpp:404]   --->   Operation 31 'br' <Predicate = (state_orig_issued_V_s & !brmerge)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%state_dup_in_V_load = load i16* @state_dup_in_V, align 2" [buf4bug3.cpp:405]   --->   Operation 32 'load' 'state_dup_in_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.66ns)   --->   "br i1 %state_orig_issued_V_s, label %2, label %._crit_edge4" [buf4bug3.cpp:405]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.66>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%state_dup_issued_V_l = load i1* @state_dup_issued_V, align 1" [buf4bug3.cpp:405]   --->   Operation 34 'load' 'state_dup_issued_V_l' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.38ns)   --->   "%tmp_s = icmp eq i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4bug3.cpp:405]   --->   Operation 35 'icmp' 'tmp_s' <Predicate = (state_orig_issued_V_s)> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond = and i1 %state_dup_issued_V_l, %tmp_s" [buf4bug3.cpp:405]   --->   Operation 36 'and' 'or_cond' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node brmerge1)   --->   "%or_cond_not = xor i1 %or_cond, true" [buf4bug3.cpp:405]   --->   Operation 37 'xor' 'or_cond_not' <Predicate = (state_orig_issued_V_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.94ns) (out node of the LUT)   --->   "%brmerge1 = or i1 %state_qed_done_V_loa, %or_cond_not" [buf4bug3.cpp:405]   --->   Operation 38 'or' 'brmerge1' <Predicate = (state_orig_issued_V_s)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.66ns)   --->   "br i1 %brmerge1, label %._crit_edge4, label %_ifconv" [buf4bug3.cpp:405]   --->   Operation 39 'br' <Predicate = (state_orig_issued_V_s)> <Delay = 1.66>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%state_dup_idx_V_load = load i2* @state_dup_idx_V, align 1" [buf4bug3.cpp:408]   --->   Operation 40 'load' 'state_dup_idx_V_load' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%r_V_1 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %state_dup_idx_V_load, i1 false)" [buf4bug3.cpp:408]   --->   Operation 41 'bitconcatenate' 'r_V_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%op2_1 = zext i3 %r_V_1 to i64" [buf4bug3.cpp:408]   --->   Operation 42 'zext' 'op2_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bmc_in_addr_2 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %op2_1" [buf4bug3.cpp:408]   --->   Operation 43 'getelementptr' 'bmc_in_addr_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2" [buf4bug3.cpp:408]   --->   Operation 44 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_056_sum = or i3 %r_V_1, 1" [buf4bug3.cpp:409]   --->   Operation 45 'or' 'p_056_sum' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_056_sum_cast = zext i3 %p_056_sum to i64" [buf4bug3.cpp:409]   --->   Operation 46 'zext' 'p_056_sum_cast' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bmc_in_addr_3 = getelementptr [16 x i8]* @bmc_in, i64 0, i64 %p_056_sum_cast" [buf4bug3.cpp:409]   --->   Operation 47 'getelementptr' 'bmc_in_addr_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1" [buf4bug3.cpp:409]   --->   Operation 48 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.56>
ST_3 : Operation 49 [1/2] (2.15ns)   --->   "%bmc_in_load_2 = load i8* %bmc_in_addr_2, align 2" [buf4bug3.cpp:408]   --->   Operation 49 'load' 'bmc_in_load_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 50 [1/2] (2.15ns)   --->   "%bmc_in_load_3 = load i8* %bmc_in_addr_3, align 1" [buf4bug3.cpp:409]   --->   Operation 50 'load' 'bmc_in_load_3' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%state_orig_out_V_0_l = load i8* @state_orig_out_V_0, align 2" [buf4bug3.cpp:410]   --->   Operation 51 'load' 'state_orig_out_V_0_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.47ns)   --->   "%tmp_1 = icmp eq i8 %bmc_in_load_2, %state_orig_out_V_0_l" [buf4bug3.cpp:410]   --->   Operation 52 'icmp' 'tmp_1' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%state_orig_out_V_1_l = load i8* @state_orig_out_V_1, align 1" [buf4bug3.cpp:410]   --->   Operation 53 'load' 'state_orig_out_V_1_l' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.47ns)   --->   "%tmp_2 = icmp eq i8 %bmc_in_load_3, %state_orig_out_V_1_l" [buf4bug3.cpp:410]   --->   Operation 54 'icmp' 'tmp_2' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.94ns)   --->   "%val_assign_5 = and i1 %tmp_1, %tmp_2"   --->   Operation 55 'and' 'val_assign_5' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i1 %val_assign_5, i1* @state_qed_check_V, align 1"   --->   Operation 56 'store' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.66ns)   --->   "br label %._crit_edge4" [buf4bug3.cpp:411]   --->   Operation 57 'br' <Predicate = (state_orig_issued_V_s & !brmerge1)> <Delay = 1.66>
ST_3 : Operation 58 [1/1] (2.38ns)   --->   "%tmp_3 = icmp ugt i16 %state_out_count_V_lo, %state_dup_in_V_load" [buf4bug3.cpp:412]   --->   Operation 58 'icmp' 'tmp_3' <Predicate = true> <Delay = 2.38> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (2.14ns)   --->   "%tmp_4 = add i16 %state_out_count_V_lo, 1" [buf4bug3.cpp:415]   --->   Operation 59 'add' 'tmp_4' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "store i16 %tmp_4, i16* @state_out_count_V, align 2" [buf4bug3.cpp:415]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.94>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node p_state_qed_done_V_fl)   --->   "%state_qed_done_V_fla = phi i1 [ true, %_ifconv ], [ false, %2 ], [ false, %._crit_edge2 ]"   --->   Operation 61 'phi' 'state_qed_done_V_fla' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node o2_qed_done_V)   --->   "%state_qed_done_V_loc = phi i1 [ true, %_ifconv ], [ %state_qed_done_V_loa, %2 ], [ %state_qed_done_V_loa, %._crit_edge2 ]" [buf4bug3.cpp:400]   --->   Operation 62 'phi' 'state_qed_done_V_loc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.94ns) (out node of the LUT)   --->   "%p_state_qed_done_V_fl = or i1 %tmp_3, %state_qed_done_V_fla" [buf4bug3.cpp:412]   --->   Operation 63 'or' 'p_state_qed_done_V_fl' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.94ns) (out node of the LUT)   --->   "%o2_qed_done_V = or i1 %tmp_3, %state_qed_done_V_loc" [buf4bug3.cpp:412]   --->   Operation 64 'or' 'o2_qed_done_V' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%o2_qed_check_V = load i1* @state_qed_check_V, align 1" [buf4bug3.cpp:418]   --->   Operation 65 'load' 'o2_qed_check_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i1 } undef, i1 %o2_qed_done_V, 0" [buf4bug3.cpp:420]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i1 } %mrv, i1 %o2_qed_check_V, 1" [buf4bug3.cpp:420]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %p_state_qed_done_V_fl, label %mergeST, label %._crit_edge9.new" [buf4bug3.cpp:412]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "store i1 true, i1* @state_qed_done_V, align 1" [buf4bug3.cpp:406]   --->   Operation 69 'store' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "br label %._crit_edge9.new"   --->   Operation 70 'br' <Predicate = (p_state_qed_done_V_fl)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "ret { i1, i1 } %mrv_1" [buf4bug3.cpp:420]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 12.5ns.

 <State 1>: 4.99ns
The critical path consists of the following:
	'load' operation ('state_out_count_V_lo', buf4bug3.cpp:399) on static variable 'state_out_count_V' [15]  (0 ns)
	'icmp' operation ('ult', buf4bug3.cpp:399) [23]  (2.38 ns)
	'xor' operation ('val', buf4bug3.cpp:399) [24]  (0.942 ns)
	'store' operation of variable 'val', buf4bug3.cpp:399 on global variable 'state_orig_done_V' [25]  (1.66 ns)

 <State 2>: 4.99ns
The critical path consists of the following:
	'load' operation ('state_dup_in_V_load', buf4bug3.cpp:405) on static variable 'state_dup_in_V' [43]  (0 ns)
	'icmp' operation ('tmp_s', buf4bug3.cpp:405) [47]  (2.38 ns)
	'and' operation ('or_cond', buf4bug3.cpp:405) [48]  (0 ns)
	'xor' operation ('or_cond_not', buf4bug3.cpp:405) [49]  (0 ns)
	'or' operation ('brmerge1', buf4bug3.cpp:405) [50]  (0.942 ns)
	multiplexor before 'phi' operation ('state_qed_done_V_fla') [70]  (1.66 ns)

 <State 3>: 4.57ns
The critical path consists of the following:
	'load' operation ('val', buf4bug3.cpp:408) on array 'bmc_in' [57]  (2.15 ns)
	'icmp' operation ('tmp_1', buf4bug3.cpp:410) [63]  (1.48 ns)
	'and' operation ('val') [66]  (0.942 ns)

 <State 4>: 0.942ns
The critical path consists of the following:
	'phi' operation ('state_qed_done_V_fla') [70]  (0 ns)
	'or' operation ('p_state_qed_done_V_fl', buf4bug3.cpp:412) [73]  (0.942 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
