<?xml version="1.0" ?>
<LOG_ROOT>
	<PROJECT NAME="VeriogSingleCycleMIPS">
		<CBX_INST_ENTRY INSTANCE_NAME="|ProcessorMIPS|RAM1Port:RAMUnit|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_81h1.tdf"/>
		<CBX_INST_ENTRY INSTANCE_NAME="|ProcessorMIPS|ROM1Port:ROMUnit|altsyncram:altsyncram_component" CBX_FILE_NAME="altsyncram_4ia1.tdf"/>
	</PROJECT>
</LOG_ROOT>
