Fitter report for vga_char
Sat Jun 04 06:31:55 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Non-Global High Fan-Out Signals
 25. Fitter RAM Summary
 26. |vga_char|vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|ALTSYNCRAM
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat Jun 04 06:31:55 2022       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; vga_char                                    ;
; Top-level Entity Name              ; vga_char                                    ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8L                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 194 / 10,320 ( 2 % )                        ;
;     Total combinational functions  ; 194 / 10,320 ( 2 % )                        ;
;     Dedicated logic registers      ; 32 / 10,320 ( < 1 % )                       ;
; Total registers                    ; 32                                          ;
; Total pins                         ; 30 / 180 ( 17 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 423,936 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 1 / 2 ( 50 % )                              ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8L                         ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.0V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;  14.3%      ;
+----------------------------+-------------+


+--------------------------------------+
; I/O Assignment Warnings              ;
+-------------+------------------------+
; Pin Name    ; Reason                 ;
+-------------+------------------------+
; vga_clk     ; Missing drive strength ;
; vga_blk     ; Missing drive strength ;
; vga_hs      ; Missing drive strength ;
; vga_vs      ; Missing drive strength ;
; vga_rgb[0]  ; Missing drive strength ;
; vga_rgb[1]  ; Missing drive strength ;
; vga_rgb[2]  ; Missing drive strength ;
; vga_rgb[3]  ; Missing drive strength ;
; vga_rgb[4]  ; Missing drive strength ;
; vga_rgb[5]  ; Missing drive strength ;
; vga_rgb[6]  ; Missing drive strength ;
; vga_rgb[7]  ; Missing drive strength ;
; vga_rgb[8]  ; Missing drive strength ;
; vga_rgb[9]  ; Missing drive strength ;
; vga_rgb[10] ; Missing drive strength ;
; vga_rgb[11] ; Missing drive strength ;
; vga_rgb[12] ; Missing drive strength ;
; vga_rgb[13] ; Missing drive strength ;
; vga_rgb[14] ; Missing drive strength ;
; vga_rgb[15] ; Missing drive strength ;
; vga_rgb[16] ; Missing drive strength ;
; vga_rgb[17] ; Missing drive strength ;
; vga_rgb[18] ; Missing drive strength ;
; vga_rgb[19] ; Missing drive strength ;
; vga_rgb[20] ; Missing drive strength ;
; vga_rgb[21] ; Missing drive strength ;
; vga_rgb[22] ; Missing drive strength ;
; vga_rgb[23] ; Missing drive strength ;
+-------------+------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 428 ) ; 0.00 % ( 0 / 428 )         ; 0.00 % ( 0 / 428 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 428 ) ; 0.00 % ( 0 / 428 )         ; 0.00 % ( 0 / 428 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 416 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Project development/FPGABoardDesign/FPGA_Code/02_vga_char/par/output_files/vga_char.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 194 / 10,320 ( 2 % )     ;
;     -- Combinational with no register       ; 162                      ;
;     -- Register only                        ; 0                        ;
;     -- Combinational with a register        ; 32                       ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 116                      ;
;     -- 3 input functions                    ; 20                       ;
;     -- <=2 input functions                  ; 58                       ;
;     -- Register only                        ; 0                        ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 146                      ;
;     -- arithmetic mode                      ; 48                       ;
;                                             ;                          ;
; Total registers*                            ; 32 / 11,172 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 32 / 10,320 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 13 / 645 ( 2 % )         ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 30 / 180 ( 17 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 3                        ;
; M9Ks                                        ; 4 / 46 ( 9 % )           ;
; Total block memory bits                     ; 8,192 / 423,936 ( 2 % )  ;
; Total block memory implementation bits      ; 36,864 / 423,936 ( 9 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%             ;
; Peak interconnect usage (total/H/V)         ; 3% / 4% / 2%             ;
; Maximum fan-out                             ; 36                       ;
; Highest non-global fan-out                  ; 26                       ;
; Total fan-out                               ; 792                      ;
; Average fan-out                             ; 2.61                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 194 / 10320 ( 2 % )  ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 162                  ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;     -- Combinational with a register        ; 32                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 116                  ; 0                              ;
;     -- 3 input functions                    ; 20                   ; 0                              ;
;     -- <=2 input functions                  ; 58                   ; 0                              ;
;     -- Register only                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 146                  ; 0                              ;
;     -- arithmetic mode                      ; 48                   ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 32                   ; 0                              ;
;     -- Dedicated logic registers            ; 32 / 10320 ( < 1 % ) ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 13 / 645 ( 2 % )     ; 0 / 645 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 30                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 8192                 ; 0                              ;
; Total RAM block bits                        ; 36864                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 4 / 46 ( 8 % )       ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 1 / 12 ( 8 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 38                   ; 2                              ;
;     -- Registered Input Connections         ; 32                   ; 0                              ;
;     -- Output Connections                   ; 2                    ; 38                             ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 849                  ; 47                             ;
;     -- Registered Connections               ; 165                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 40                             ;
;     -- hard_block:auto_generated_inst       ; 40                   ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 2                    ; 2                              ;
;     -- Output Ports                         ; 28                   ; 2                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; sys_clk   ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
; sys_rst_n ; M1    ; 2        ; 0            ; 11           ; 21           ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; vga_blk     ; C3    ; 8        ; 1            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_clk     ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs      ; E8    ; 8        ; 13           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[0]  ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[10] ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[11] ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[12] ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[13] ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[14] ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[15] ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[16] ; A2    ; 8        ; 5            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[17] ; B3    ; 8        ; 3            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[18] ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[19] ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[1]  ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[20] ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[21] ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[22] ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[23] ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[2]  ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[3]  ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[4]  ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[5]  ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[6]  ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[7]  ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[8]  ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_rgb[9]  ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs      ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS ; 2mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; vga_hs                  ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; vga_vs                  ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; vga_rgb[9]              ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7           ; Use as regular IO        ; vga_rgb[22]             ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )  ; 3.3V          ; --           ;
; 2        ; 1 / 19 ( 5 % )   ; 3.3V          ; --           ;
; 3        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 27 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 6        ; 1 / 14 ( 7 % )   ; 2.5V          ; --           ;
; 7        ; 10 / 26 ( 38 % ) ; 3.3V          ; --           ;
; 8        ; 18 / 26 ( 69 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; vga_rgb[16]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 200        ; 8        ; vga_rgb[18]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; vga_rgb[20]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; vga_rgb[22]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; vga_rgb[8]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; vga_rgb[10]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; vga_rgb[12]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; vga_rgb[14]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; vga_rgb[0]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; vga_rgb[2]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; vga_rgb[4]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; vga_rgb[6]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; vga_rgb[17]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 197        ; 8        ; vga_rgb[19]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; vga_rgb[21]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; vga_rgb[23]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; vga_rgb[9]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; vga_rgb[11]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; vga_rgb[13]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; vga_rgb[15]                                               ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; vga_rgb[1]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; vga_rgb[3]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; vga_rgb[5]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; vga_blk                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; vga_rgb[7]                                                ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; vga_clk                                                   ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; sys_clk                                                   ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; vga_hs                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; vga_vs                                                    ; output ; 3.3-V LVCMOS ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; sys_rst_n                                                 ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.0V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 86         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 92         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; u_pll|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; sys_clk                                                          ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 1.88 (208 ps)    ; 50/50      ; C0      ; 24            ; 12/12 Even ; --            ; 1       ; 0       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                  ; Library Name ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |vga_char                                       ; 194 (1)     ; 32 (0)                    ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 30   ; 0            ; 162 (1)      ; 0 (0)             ; 32 (0)           ; |vga_char                                                                                                                            ; work         ;
;    |pll:u_pll|                                  ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |vga_char|pll:u_pll                                                                                                                  ; work         ;
;       |altpll:altpll_component|                 ; 1 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |vga_char|pll:u_pll|altpll:altpll_component                                                                                          ; work         ;
;          |pll_altpll:auto_generated|            ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |vga_char|pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                ; work         ;
;    |vga_display:u_vga_display|                  ; 125 (0)     ; 11 (0)                    ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (0)      ; 0 (0)             ; 11 (0)           ; |vga_char|vga_display:u_vga_display                                                                                                  ; work         ;
;       |char_show:u_char_show|                   ; 125 (125)   ; 11 (11)                   ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 114 (114)    ; 0 (0)             ; 11 (11)          ; |vga_char|vga_display:u_vga_display|char_show:u_char_show                                                                            ; work         ;
;          |char:u_char|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|vga_display:u_vga_display|char_show:u_char_show|char:u_char                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_3pa1:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |vga_char|vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated ; work         ;
;    |vga_driver:u_vga_driver|                    ; 67 (67)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (47)      ; 0 (0)             ; 20 (20)          ; |vga_char|vga_driver:u_vga_driver                                                                                                    ; work         ;
+-------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; vga_clk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_blk     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_hs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_vs      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[18] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[19] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[20] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[21] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[22] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; vga_rgb[23] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sys_rst_n   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; sys_clk     ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; sys_rst_n           ;                   ;         ;
; sys_clk             ;                   ;         ;
+---------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                           ;
+------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 36      ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked ; PLL_1              ; 2       ; Clock        ; no     ; --                   ; --               ; --                        ;
; rst_n~0                                                                      ; LCCOMB_X10_Y18_N10 ; 23      ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sys_clk                                                                      ; PIN_E1             ; 1       ; Clock        ; no     ; --                   ; --               ; --                        ;
; sys_rst_n                                                                    ; PIN_M1             ; 2       ; Async. clear ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[0]~1                  ; LCCOMB_X21_Y20_N28 ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; vga_driver:u_vga_driver|Equal0~3                                             ; LCCOMB_X8_Y19_N6   ; 10      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; vga_driver:u_vga_driver|LessThan8~0                                          ; LCCOMB_X8_Y19_N4   ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; vga_driver:u_vga_driver|LessThan9~1                                          ; LCCOMB_X23_Y19_N30 ; 10      ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                              ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                         ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 36      ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; rst_n~0                                                                      ; LCCOMB_X10_Y18_N10 ; 23      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; sys_rst_n                                                                    ; PIN_M1             ; 2       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
+------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_display:u_vga_display|char_show:u_char_show|Add2~4                                                                              ; 26      ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~2                                                                              ; 25      ;
; vga_driver:u_vga_driver|Add0~2                                                                                                      ; 21      ;
; vga_driver:u_vga_driver|Add0~0                                                                                                      ; 21      ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~0                                                                              ; 17      ;
; vga_driver:u_vga_driver|vga_rgb[0]~3                                                                                                ; 16      ;
; vga_driver:u_vga_driver|Add0~4                                                                                                      ; 16      ;
; vga_driver:u_vga_driver|data_req~1                                                                                                  ; 13      ;
; vga_driver:u_vga_driver|Equal0~3                                                                                                    ; 10      ;
; vga_driver:u_vga_driver|LessThan9~1                                                                                                 ; 10      ;
; vga_driver:u_vga_driver|LessThan8~0                                                                                                 ; 10      ;
; vga_driver:u_vga_driver|vga_rgb[0]~2                                                                                                ; 9       ;
; vga_display:u_vga_display|char_show:u_char_show|out_en~3                                                                            ; 9       ;
; vga_display:u_vga_display|char_show:u_char_show|out_en~0                                                                            ; 9       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[0]~1                                                                         ; 8       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[3]                                                                           ; 8       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[0]                                                                           ; 8       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[1]                                                                           ; 8       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[2]                                                                           ; 8       ;
; vga_display:u_vga_display|char_show:u_char_show|Equal1~0                                                                            ; 7       ;
; vga_driver:u_vga_driver|cnt_h[4]                                                                                                    ; 7       ;
; vga_driver:u_vga_driver|cnt_h[7]                                                                                                    ; 6       ;
; vga_driver:u_vga_driver|cnt_v[9]                                                                                                    ; 5       ;
; vga_driver:u_vga_driver|cnt_h[6]                                                                                                    ; 5       ;
; vga_driver:u_vga_driver|cnt_h[5]                                                                                                    ; 5       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt[0]                                                                              ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|char_dis~4                                                                          ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|char_dis~3                                                                          ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|char_dis~2                                                                          ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|char_dis~1                                                                          ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|char_dis~0                                                                          ; 4       ;
; vga_driver:u_vga_driver|Equal0~2                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|Equal0~1                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|Equal0~0                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[4]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[3]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[2]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[8]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[7]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[6]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[5]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_v[1]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_h[9]                                                                                                    ; 4       ;
; vga_driver:u_vga_driver|cnt_h[8]                                                                                                    ; 4       ;
; vga_display:u_vga_display|char_show:u_char_show|Equal1~1                                                                            ; 3       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt[1]                                                                              ; 3       ;
; vga_driver:u_vga_driver|LessThan6~0                                                                                                 ; 3       ;
; vga_driver:u_vga_driver|cnt_v[0]                                                                                                    ; 3       ;
; vga_driver:u_vga_driver|cnt_h[3]                                                                                                    ; 3       ;
; vga_driver:u_vga_driver|cnt_h[2]                                                                                                    ; 3       ;
; vga_driver:u_vga_driver|cnt_h[1]                                                                                                    ; 3       ;
; vga_driver:u_vga_driver|cnt_h[0]                                                                                                    ; 3       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[4]                                                                           ; 2       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[5]                                                                           ; 2       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[6]                                                                           ; 2       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[7]                                                                           ; 2       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt[2]                                                                              ; 2       ;
; vga_driver:u_vga_driver|vga_en~2                                                                                                    ; 2       ;
; vga_driver:u_vga_driver|LessThan6~1                                                                                                 ; 2       ;
; vga_driver:u_vga_driver|LessThan1~0                                                                                                 ; 2       ;
; vga_driver:u_vga_driver|LessThan4~0                                                                                                 ; 2       ;
; vga_driver:u_vga_driver|vga_en~0                                                                                                    ; 2       ;
; vga_driver:u_vga_driver|LessThan0~0                                                                                                 ; 2       ;
; vga_driver:u_vga_driver|Add0~12                                                                                                     ; 2       ;
; vga_driver:u_vga_driver|Add0~10                                                                                                     ; 2       ;
; vga_driver:u_vga_driver|Add0~8                                                                                                      ; 2       ;
; vga_driver:u_vga_driver|Add0~6                                                                                                      ; 2       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                        ; 2       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync~feeder                                                    ; 1       ;
; sys_clk~input                                                                                                                       ; 1       ;
; sys_rst_n~input                                                                                                                     ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt~4                                                                               ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt~3                                                                               ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt~2                                                                               ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt~1                                                                               ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|cnt~0                                                                               ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b~4                                                                            ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b~3                                                                            ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b~2                                                                            ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b[0]~0                                                                         ; 1       ;
; vga_driver:u_vga_driver|LessThan9~0                                                                                                 ; 1       ;
; rst_n~0                                                                                                                             ; 1       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync                                                           ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b_y[3]~3                                                                       ; 1       ;
; vga_driver:u_vga_driver|pixel_xpos[6]~3                                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~83                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~82                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~81                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~80                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~79                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~78                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~77                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~76                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~75                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~74                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~73                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~72                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~71                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~70                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~69                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~68                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~67                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~66                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~65                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~64                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~63                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~62                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~61                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~60                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~59                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~58                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~57                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~56                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~55                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~54                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~53                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~52                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~51                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~50                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~49                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~48                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~47                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~46                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~45                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~44                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~43                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~42                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~41                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~40                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~39                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~38                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~37                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~36                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~35                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~34                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~33                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~32                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~31                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~30                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~29                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~28                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~27                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~26                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~25                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~24                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~23                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~22                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~21                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~20                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~19                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~18                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~17                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~16                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~15                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~14                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~13                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~12                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~11                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~10                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~9                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~8                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~7                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~6                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~5                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~4                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~3                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~2                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~1                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Mux0~0                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b_y[0]~2                                                                       ; 1       ;
; vga_driver:u_vga_driver|pixel_xpos[3]~2                                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b_y[1]~1                                                                       ; 1       ;
; vga_driver:u_vga_driver|pixel_xpos[4]~1                                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char_b_y[2]~0                                                                       ; 1       ;
; vga_driver:u_vga_driver|pixel_xpos[5]~0                                                                                             ; 1       ;
; vga_driver:u_vga_driver|vga_rgb[0]~1                                                                                                ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|out_en~2                                                                            ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|out_en~1                                                                            ; 1       ;
; vga_driver:u_vga_driver|vga_rgb[0]~0                                                                                                ; 1       ;
; vga_driver:u_vga_driver|LessThan4~1                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|vga_en~1                                                                                                    ; 1       ;
; vga_driver:u_vga_driver|LessThan6~2                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|data_req~0                                                                                                  ; 1       ;
; vga_driver:u_vga_driver|vga_blk                                                                                                     ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~14                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~13                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~12                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~11                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~10                                                                             ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~9                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~8                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~7                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~6                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~5                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~4                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~3                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~2                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~1                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add3~0                                                                              ; 1       ;
; vga_driver:u_vga_driver|cnt_v[9]~28                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[8]~27                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[8]~26                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[7]~25                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[7]~24                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[6]~23                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[6]~22                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[5]~21                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[5]~20                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[4]~19                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[4]~18                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[3]~17                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[3]~16                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[2]~15                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[2]~14                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[1]~13                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[1]~12                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[0]~11                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_v[0]~10                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[9]~28                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[8]~27                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[8]~26                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[7]~25                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[7]~24                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[6]~23                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[6]~22                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[5]~21                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[5]~20                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[4]~19                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[4]~18                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[3]~17                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[3]~16                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[2]~15                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[2]~14                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[1]~13                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[1]~12                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[0]~11                                                                                                 ; 1       ;
; vga_driver:u_vga_driver|cnt_h[0]~10                                                                                                 ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~6                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~6                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[65]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[66]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[67]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[68]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[69]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[70]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[71]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[72]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[73]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[74]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[75]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[76]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[77]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[78]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[79]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[112] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[113] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[114] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[115] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[64]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[83]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[84]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[87]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[88]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[91]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[92]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[95]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[96]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[97]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[98]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[99]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[100] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[101] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[102] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[103] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[104] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[105] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[106] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[107] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[108] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[109] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[110] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[111] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[116] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[117] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[118] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[119] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[120] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[121] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[122] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[123] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[124] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[125] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[126] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[127] ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[80]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[3]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[4]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[7]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[8]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[12]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[15]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[16]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[19]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[20]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[23]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[24]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[28]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[31]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[32]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[35]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[36]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[39]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[40]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[44]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[47]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[48]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[51]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[52]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[55]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[56]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[60]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[63]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[81]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[82]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[85]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[86]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[89]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[90]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[93]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[94]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[0]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[2]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[5]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[6]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[9]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[10]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[11]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[13]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[14]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[17]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[18]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[21]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[22]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[25]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[26]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[27]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[29]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[30]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[33]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[34]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[37]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[38]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[41]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[42]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[43]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[45]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[46]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[49]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[50]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[53]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[54]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[57]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[58]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[59]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[61]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[62]  ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|q_a[1]   ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~5                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~3                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add2~1                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~5                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~4                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~3                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~2                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~1                                                                              ; 1       ;
; vga_display:u_vga_display|char_show:u_char_show|Add0~0                                                                              ; 1       ;
; vga_driver:u_vga_driver|Add0~18                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~17                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~16                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~15                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~14                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~13                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~11                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add0~9                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add0~7                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add0~5                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add0~3                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add0~1                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~16                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~15                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~14                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~13                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~12                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~11                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~10                                                                                                     ; 1       ;
; vga_driver:u_vga_driver|Add1~9                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~8                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~7                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~6                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~5                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~4                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~3                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~2                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~1                                                                                                      ; 1       ;
; vga_driver:u_vga_driver|Add1~0                                                                                                      ; 1       ;
; pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_fbout                                                         ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                  ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                       ; Location                                                       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 64           ; 128          ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 8192 ; 64                          ; 128                         ; --                          ; --                          ; 8192                ; 4    ; ../../../../doc/ASCLL.mif ; M9K_X15_Y22_N0, M9K_X27_Y23_N0, M9K_X27_Y20_N0, M9K_X27_Y19_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+---------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------+----------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |vga_char|vga_display:u_vga_display|char_show:u_char_show|char:u_char|altsyncram:altsyncram_component|altsyncram_3pa1:auto_generated|ALTSYNCRAM                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)    ;(00000000000000000000000000111100011001000100001001000010010000100100001001000010010000100100011000101100000110000000000000000000) (1111032704) (739770368) (2C180000)   ;(00000000000000000000000000001000000110000111100001011000000110000001100000011000000110000001100000011000000110000000000000000000) (-1288967296) (404226048) (18180000)   ;(00000000000000000000000000111100011001100100001000000110000001000000110000001000000100000010000001111110011111100000000000000000) (1194949056) (2122186752) (7E7E0000)   ;(00000000000000000000000000111100011001100100001000000110000011000000110000000110000000100100001001100100000110000000000000000000) (922967296) (-468189184) (-1-11-14-80000)   ;(00000000000000000000000000000100000011000001110000010100001001000110010001000100111111110000010000000100000001000000000000000000) (401000000) (67371008) (4040000)   ;(00000000000000000000000000111110011000000100000001010000011111000100011000000010000000101100011001101100001110000000000000000000) (-1026450944) (1815609344) (6C380000)   ;(00000000000000000000000000001000000110000001000000110000011111000110001001000011010000110100001001100110001111000000000000000000) (-1825450944) (1715208192) (663C0000)   ;
;8;(00000000000000000000000001111110000000100000011000000100000011000000100000011000000100000001000000110000001100000000000000000000) (383483648) (-1339031552) (-4-15-1300000)    ;(00000000000000000000000000111100010001100100001001000110011111000111110001000010110000100100001001100110001111000000000000000000) (1133967296) (-432275456) (-1-9-12-40000)   ;(00000000000000000000000000111100010001101100001011000010110001100110110000111100000010000001100000010000001100000000000000000000) (2014000000) (271581184) (10300000)   ;(00000000000000000000000000000000000000000000000000000000001111000100011000001110011101100100011001001110001110100000000000000000) (-531083648) (1312423936) (4E3A0000)   ;(00000000000000000000000001000000010000000100000001000000011111000100011001000010010000100100011001100110010110000000000000000000) (1142967296) (-430440448) (-1-9-10-80000)   ;(00000000000000000000000000000000000000000000000000000000001111000100011001000000010000000100001001100110001110000000000000000000) (1132967296) (-432537600) (-1-9-12-80000)   ;(00000000000000000000000000000010000000100000001000000010011111100100011001000010010000100100011001100110001110100000000000000000) (-1826050944) (1715077120) (663A0000)   ;(00000000000000000000000000000000000000000000000000000000001111000100011001111110010000000100001001100110000111000000000000000000) (-1835450944) (1713111040) (661C0000)   ;
;16;(00000000000000000000000000011110000100000001000000010000011111100001000000010000000100000001000000010000000100000000000000000000) (668450944) (-1877999616) (-6-15-1500000)    ;(00000000000000000000000000000000000000000000000000000000001111100100010001000100001111000100000001111100010001100100001001111100) (978990230) (2084979324) (7C46427C)   ;(00000000000000000000000001000000010000000100000001000000010111100110001001000010010000100100001001000010010000100000000000000000) (-1927083648) (1111621632) (42420000)   ;(00000000000000000000000000011000000100000000000000000000000110000001100000011000000110000001100000011000000110000000000000000000) (1670450944) (-1743257600) (-6-7-14-80000)   ;(00000000000000000000000000001100000001000000000000000000000011000000110000001100000011000000110000001100000011000100110001111000) (67719334) (-1945351048) (-7-3-15-3-11-3-8-8)   ;(00000000000000000000000001000000010000000100000001000000010011000101100001111000011010000100010001000110010000100000000000000000) (1432534592) (-968753152) (-3-9-11-140000)   ;(00000000000000000000000000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000000000000000000) (-1288967296) (404226048) (18180000)   ;(00000000000000000000000000000000000000000000000000000000111101111101101111011011110110111101101111011011110110110000000000000000) (1219116352) (1541079040) (5BDB0000)   ;
;24;(00000000000000000000000000000000000000000000000000000000010111100110001001000010010000100100001001000010010000100000000000000000) (-1927083648) (1111621632) (42420000)    ;(00000000000000000000000000000000000000000000000000000000001111000100011001000010010000100100001001100110000110000000000000000000) (1122967296) (-434634752) (-1-9-14-80000)   ;(00000000000000000000000000000000000000000000000000000000011111000100011001000010010000100100011001100110010110000100000001000000) (1143229596) (-430424000) (-1-9-10-7-11-15-120)   ;(00000000000000000000000000000000000000000000000000000000011111100100011001000010010000100100011001100110001110100000001000000010) (-1826049942) (1715077634) (663A0202)   ;(00000000000000000000000000000000000000000000000000000000001011000011000000100000001000000010000000100000001000000000000000000000) (-284967296) (538968064) (20200000)   ;(00000000000000000000000000000000000000000000000000000000001111000110011001100000000111000100001001100110001111000000000000000000) (1133967296) (-432275456) (-1-9-12-40000)   ;(00000000000000000000000000000000000100000001000000010000111111000001000000010000000100000001000000010010000011100000000000000000) (868050944) (-1844576256) (-6-13-15-20000)   ;(00000000000000000000000000000000000000000000000000000000010000100100001001000010010000100100011001101110001110100000000000000000) (2133567296) (-298188800) (-1-1-12-60000)   ;
;32;(00000000000000000000000000000000000000000000000000000000010000100110011000100100001001000011100000011000000110000000000000000000) (1670450944) (-1743257600) (-6-7-14-80000)    ;(00000000000000000000000000000000000000000000000000000000110110111101101001011010011010100110011001100100001001000000000000000000) (927967296) (-467402752) (-1-11-13-120000)   ;(00000000000000000000000000000000000000000000000000000000011001000010110000011000000110000011110001100100010000100000000000000000) (-2022050944) (1682046976) (64420000)   ;(00000000000000000000000000000000000000000000000000000000010000100110011000100100001001000011100000011000000110000001000001110000) (1670683324) (-1743253392) (-6-7-14-7-14-15-90)   ;(00000000000000000000000000000000000000000000000000000000011111100000110000001000000100000010000001100000011111100000000000000000) (554567296) (-528613376) (-1-15-8-20000)   ;(00000000000000000000000000011000000110000001100000111100001001000010010001111100011001100100001001000010110000110000000000000000) (1072734592) (-1027407872) (-3-13-3-130000)   ;(00000000000000000000000001111100010001100100001001000010011111000111110001000010010000100100001001111110011110000000000000000000) (1193549056) (2121793536) (7E780000)   ;(00000000000000000000000000111100011001100100001001000010010000000100000001000010010000100110001000110110000111000000000000000000) (976483648) (-1239678976) (-4-9-14-40000)   ;
;40;(00000000000000000000000001111000010011000100011001000010010000100100001001000010010000100100011001111100011100000000000000000000) (-344000000) (-59768832) (-3-900000)    ;(00000000000000000000000001111110010000000100000001000000011111100111111001000000010000000100000001111110011111100000000000000000) (1194949056) (2122186752) (7E7E0000)   ;(00000000000000000000000001111110010000000100000001000000010000000111110001000000010000000100000001000000010000000000000000000000) (-2127483648) (1077936128) (40400000)   ;(00000000000000000000000000111100011001100100001001000010010000000100111001001110010000100110001000110110000110100000000000000000) (-1983534592) (907673600) (361A0000)   ;(00000000000000000000000001000010010000100100001001000010011111100111111001000010010000100100001001000010010000100000000000000000) (-1927083648) (1111621632) (42420000)   ;(00000000000000000000000000011000000110000001100000011000000110000001100000011000000110000001100000011000000110000000000000000000) (-1288967296) (404226048) (18180000)   ;(00000000000000000000000000000010000000100000001000000010000000100000001000000010010000100100011001111100001110000000000000000000) (973549056) (2084044800) (7C380000)   ;(00000000000000000000000001000110010001000100100001011000011100000111100001001000010011000100010001000110010000110000000000000000) (-1526883648) (1178796032) (46430000)   ;
;48;(00000000000000000000000001000000010000000100000001000000010000000100000001000000010000000100000001111110011111100000000000000000) (-140400000) (-25296896) (-1-8-20000)    ;(00000000000000000000000001100110011001100110011001100110011011100111101001011010010110100101101001011010010100100000000000000000) (1076916352) (1515323392) (5A520000)   ;(00000000000000000000000001000010011000100110001001110010010100100101101001001010010011100100011001000110010001100000000000000000) (1433534592) (-968491008) (-3-9-11-100000)   ;(00000000000000000000000000111100011001100100001001000010110000101100001011000010010000100100011001100100000110000000000000000000) (-2036450944) (1679294464) (64180000)   ;(00000000000000000000000001111100010001100100001001000010010000100111111001110000010000000100000001000000010000000000000000000000) (829934592) (-1069547520) (-3-15-1200000)   ;(00000000000000000000000000111100011001100100001001000010110000101100001011000010010010100100111001100100000111100000000000000000) (-2035050944) (1679687680) (641E0000)   ;(00000000000000000000000001111100010001100100001001000010010001100111110001001000010011000100010001000110010000100000000000000000) (1432534592) (-968753152) (-3-9-11-140000)   ;(00000000000000000000000000111100011001100100011001100000001100000001110000000110010000100100001001100110001111000000000000000000) (-1825450944) (1715208192) (663C0000)   ;
;56;(00000000000000000000000001111110000110000001100000011000000110000001100000011000000110000001100000011000000110000000000000000000) (-1288967296) (404226048) (18180000)    ;(00000000000000000000000000111100011001100100001001000010110000101100001011000010010000100100011001100100000110000000000000000000) (-2036450944) (1679294464) (64180000)   ;(00000000000000000000000011000010010000100100011001100110011001000010010000101100001110000001100000011000000110000000000000000000) (1670450944) (-1743257600) (-6-7-14-80000)   ;(00000000000000000000000010011011110110101101101001011010010110100110101001101010011001100110011001100100011001000000000000000000) (947967296) (-463208448) (-1-11-9-120000)   ;(00000000000000000000000001000110011001000010010000111000000110000001100000111000001011000110010001000110110000100000000000000000) (-1487083648) (1187119104) (46C20000)   ;(00000000000000000000000011000010010001100110010000101100001110000001100000011000000110000001100000011000000110000000000000000000) (1670450944) (-1743257600) (-6-7-14-80000)   ;(00000000000000000000000001111110000001100000010000001100000010000001000000110000001000000110000001111110011111100000000000000000) (1194949056) (2122186752) (7E7E0000)   ;(00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000) (0) (0) (00)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 290 / 32,401 ( < 1 % ) ;
; C16 interconnects     ; 4 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 225 / 21,816 ( 1 % )   ;
; Direct links          ; 7 / 32,401 ( < 1 % )   ;
; Global clocks         ; 3 / 10 ( 30 % )        ;
; Local interconnects   ; 146 / 10,320 ( 1 % )   ;
; R24 interconnects     ; 13 / 1,289 ( 1 % )     ;
; R4 interconnects      ; 406 / 28,186 ( 1 % )   ;
+-----------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 14.92) ; Number of LABs  (Total = 13) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 0                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 1                            ;
; 13                                          ; 1                            ;
; 14                                          ; 2                            ;
; 15                                          ; 3                            ;
; 16                                          ; 6                            ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.69) ; Number of LABs  (Total = 13) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 2                            ;
; 1 Clock                            ; 3                            ;
; 1 Clock enable                     ; 1                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 17.38) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 2                            ;
; 15                                           ; 3                            ;
; 16                                           ; 3                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 1                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 6.23) ; Number of LABs  (Total = 13) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 0                            ;
; 2                                               ; 3                            ;
; 3                                               ; 2                            ;
; 4                                               ; 0                            ;
; 5                                               ; 0                            ;
; 6                                               ; 2                            ;
; 7                                               ; 2                            ;
; 8                                               ; 0                            ;
; 9                                               ; 2                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 18.31) ; Number of LABs  (Total = 13) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 0                            ;
; 5                                            ; 2                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 0                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 1                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 1                            ;
; 17                                           ; 0                            ;
; 18                                           ; 0                            ;
; 19                                           ; 0                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 1                            ;
; 30                                           ; 1                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 30        ; 0            ; 30        ; 0            ; 0            ; 30        ; 30        ; 0            ; 30        ; 30        ; 0            ; 0            ; 0            ; 0            ; 2            ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 30        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 30           ; 0         ; 30           ; 30           ; 0         ; 0         ; 30           ; 0         ; 0         ; 30           ; 30           ; 30           ; 30           ; 28           ; 30           ; 30           ; 28           ; 30           ; 30           ; 30           ; 30           ; 30           ; 30           ; 30           ; 30           ; 30           ; 0         ; 30           ; 30           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; vga_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[8]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[9]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[10]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[11]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[12]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[13]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[14]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[15]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[16]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[17]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[18]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[19]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[20]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[21]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[22]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_rgb[23]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_rst_n          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sys_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.00 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device EP4CE10F17C8L for design "vga_char"
Info (21077): Core supply voltage is 1.0V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17I8L is compatible
    Info (176445): Device EP4CE6F17C8L is compatible
    Info (176445): Device EP4CE6F17I8L is compatible
    Info (176445): Device EP4CE15F17C8L is compatible
    Info (176445): Device EP4CE15F17I8L is compatible
    Info (176445): Device EP4CE22F17C8L is compatible
    Info (176445): Device EP4CE22F17I8L is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_char.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rst_n~0
Info (176353): Automatically promoted node rst_n~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node vga_display:u_vga_display|char_show:u_char_show|char_b[0]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "pll:u_pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "vga_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.39 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin sys_rst_n uses I/O standard 3.3-V LVCMOS at M1
    Info (169178): Pin sys_clk uses I/O standard 3.3-V LVCMOS at E1
Info (144001): Generated suppressed messages file D:/Project development/FPGABoardDesign/FPGA_Code/02_vga_char/par/output_files/vga_char.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 5788 megabytes
    Info: Processing ended: Sat Jun 04 06:31:56 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:12


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Project development/FPGABoardDesign/FPGA_Code/02_vga_char/par/output_files/vga_char.fit.smsg.


