// Seed: 2635918423
module module_0 #(
    parameter id_26 = 32'd54
) (
    input wand id_0,
    input tri1 id_1
);
  wire  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  _id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  genvar id_33;
  assign module_1.id_3 = 0;
  assign id_18 = id_31;
  logic id_34;
  logic id_35;
  ;
  wire [id_26 : -1] id_36;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  tri1 id_2,
    output wand id_3,
    input  tri  id_4,
    input  tri0 id_5,
    input  tri  id_6,
    input  wor  id_7
);
  assign id_1 = id_5;
  parameter id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_2
  );
endmodule
