<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Dec 09 21:38:55 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     Lab1
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets state_clk]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             scan_state_i0  (from state_clk +)
   Destination:    FD1S3AY    D              scan_state_i0  (to state_clk +)

   Delay:                   3.593ns  (26.1% logic, 73.9% route), 2 logic levels.

 Constraint Details:

      3.593ns data_path scan_state_i0 to scan_state_i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.247ns

 Path Details: scan_state_i0 to scan_state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i0 (from state_clk)
Route         4   e 1.398                                  scan_state[0]
LUT4        ---     0.493              A to Z              i1234_1_lut
Route         3   e 1.258                                  scan_state_1__N_24[0]
                  --------
                    3.593  (26.1% logic, 73.9% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             scan_state_i1  (from state_clk +)
   Destination:    FD1S3AX    D              scan_state_i1  (to state_clk +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path scan_state_i1 to scan_state_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: scan_state_i1 to scan_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i1 (from state_clk)
Route         4   e 1.398                                  scan_state[1]
LUT4        ---     0.493              B to Z              i1243_2_lut
Route         1   e 0.941                                  scan_state_1__N_24[1]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.


Passed:  The following path meets requirements by 1.564ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AY    CK             scan_state_i0  (from state_clk +)
   Destination:    FD1S3AX    D              scan_state_i1  (to state_clk +)

   Delay:                   3.276ns  (28.6% logic, 71.4% route), 2 logic levels.

 Constraint Details:

      3.276ns data_path scan_state_i0 to scan_state_i1 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.564ns

 Path Details: scan_state_i0 to scan_state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              scan_state_i0 (from state_clk)
Route         4   e 1.398                                  scan_state[0]
LUT4        ---     0.493              A to Z              i1243_2_lut
Route         1   e 0.941                                  scan_state_1__N_24[1]
                  --------
                    3.276  (28.6% logic, 71.4% route), 2 logic levels.

Report: 3.753 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets sck_c_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             location_i31  (from sck_c_c +)
   Destination:    FD1P3AX    SP             segment_switch_flag_i0  (to sck_c_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path location_i31 to segment_switch_flag_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: location_i31 to segment_switch_flag_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              location_i31 (from sck_c_c)
Route         9   e 1.632                                  location[31]
LUT4        ---     0.493              D to Z              i23_4_lut
Route         1   e 0.941                                  n54_adj_36
LUT4        ---     0.493              B to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut_rep_159
Route         5   e 1.405                                  n8260
LUT4        ---     0.493              C to Z              i3429_2_lut_rep_139_3_lut
Route        94   e 2.468                                  n8240
LUT4        ---     0.493              D to Z              mux_225_rep_3_i16_4_lut
Route         2   e 1.141                                  location_31__N_633[15]
LUT4        ---     0.493              A to Z              i23_4_lut_adj_46
Route         1   e 0.941                                  n54
LUT4        ---     0.493              B to Z              i27_4_lut_adj_40
Route         1   e 0.941                                  n58_adj_64
LUT4        ---     0.493              B to Z              i29_4_lut_adj_34
Route         1   e 0.941                                  n60_adj_63
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7238
LUT4        ---     0.493              B to Z              i4879_3_lut_rep_136
Route        33   e 2.041                                  n8237
LUT4        ---     0.493              C to Z              i4967_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             location_i31  (from sck_c_c +)
   Destination:    FD1P3AX    SP             segment_switch_flag_i0  (to sck_c_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path location_i31 to segment_switch_flag_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: location_i31 to segment_switch_flag_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              location_i31 (from sck_c_c)
Route         9   e 1.632                                  location[31]
LUT4        ---     0.493              D to Z              i23_4_lut
Route         1   e 0.941                                  n54_adj_36
LUT4        ---     0.493              B to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut_rep_159
Route         5   e 1.405                                  n8260
LUT4        ---     0.493              C to Z              i3429_2_lut_rep_139_3_lut
Route        94   e 2.468                                  n8240
LUT4        ---     0.493              D to Z              mux_225_rep_3_i30_4_lut
Route         2   e 1.141                                  location_31__N_633[29]
LUT4        ---     0.493              B to Z              i23_4_lut_adj_46
Route         1   e 0.941                                  n54
LUT4        ---     0.493              B to Z              i27_4_lut_adj_40
Route         1   e 0.941                                  n58_adj_64
LUT4        ---     0.493              B to Z              i29_4_lut_adj_34
Route         1   e 0.941                                  n60_adj_63
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7238
LUT4        ---     0.493              B to Z              i4879_3_lut_rep_136
Route        33   e 2.041                                  n8237
LUT4        ---     0.493              C to Z              i4967_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.


Error:  The following path violates requirements by 18.177ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             location_i31  (from sck_c_c +)
   Destination:    FD1P3AX    SP             segment_switch_flag_i0  (to sck_c_c -)

   Delay:                  22.892ns  (27.8% logic, 72.2% route), 13 logic levels.

 Constraint Details:

     22.892ns data_path location_i31 to segment_switch_flag_i0 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 18.177ns

 Path Details: location_i31 to segment_switch_flag_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              location_i31 (from sck_c_c)
Route         9   e 1.632                                  location[31]
LUT4        ---     0.493              D to Z              i23_4_lut
Route         1   e 0.941                                  n54_adj_36
LUT4        ---     0.493              B to Z              i27_4_lut
Route         1   e 0.941                                  n58
LUT4        ---     0.493              B to Z              i29_4_lut
Route         1   e 0.941                                  n60
LUT4        ---     0.493              B to Z              i30_4_lut_rep_159
Route         5   e 1.405                                  n8260
LUT4        ---     0.493              C to Z              i3429_2_lut_rep_139_3_lut
Route        94   e 2.468                                  n8240
LUT4        ---     0.493              D to Z              mux_225_rep_3_i14_4_lut
Route         2   e 1.141                                  location_31__N_633[13]
LUT4        ---     0.493              D to Z              i23_4_lut_adj_46
Route         1   e 0.941                                  n54
LUT4        ---     0.493              B to Z              i27_4_lut_adj_40
Route         1   e 0.941                                  n58_adj_64
LUT4        ---     0.493              B to Z              i29_4_lut_adj_34
Route         1   e 0.941                                  n60_adj_63
LUT4        ---     0.493              B to Z              i30_4_lut
Route         3   e 1.258                                  n7238
LUT4        ---     0.493              B to Z              i4879_3_lut_rep_136
Route        33   e 2.041                                  n8237
LUT4        ---     0.493              C to Z              i4967_3_lut_4_lut_4_lut_3_lut_4_lut
Route         1   e 0.941                                  clk_N_600_enable_2
                  --------
                   22.892  (27.8% logic, 72.2% route), 13 logic levels.

Warning: 23.177 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets state_clk]               |     5.000 ns|     3.753 ns|     2  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets sck_c_c]                 |     5.000 ns|    23.177 ns|    13 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n7238                                   |       3|    3906|     95.36%
                                        |        |        |
n8237                                   |      33|    3906|     95.36%
                                        |        |        |
n8240                                   |      94|    3906|     95.36%
                                        |        |        |
n60_adj_63                              |       1|    3594|     87.74%
                                        |        |        |
n58_adj_64                              |       1|    3130|     76.42%
                                        |        |        |
n8260                                   |       5|    2520|     61.52%
                                        |        |        |
n60                                     |       1|    2100|     51.27%
                                        |        |        |
n58                                     |       1|    2052|     50.10%
                                        |        |        |
n54                                     |       1|    2036|     49.71%
                                        |        |        |
n54_adj_36                              |       1|    1488|     36.33%
                                        |        |        |
n3317                                   |       3|    1386|     33.84%
                                        |        |        |
n7156                                   |       1|    1386|     33.84%
                                        |        |        |
n7157                                   |       1|    1386|     33.84%
                                        |        |        |
n7158                                   |       1|    1386|     33.84%
                                        |        |        |
n7159                                   |       1|    1386|     33.84%
                                        |        |        |
n7160                                   |       1|    1386|     33.84%
                                        |        |        |
n7161                                   |       1|    1386|     33.84%
                                        |        |        |
n7162                                   |       1|    1386|     33.84%
                                        |        |        |
n7163                                   |       1|    1386|     33.84%
                                        |        |        |
n7164                                   |       1|    1386|     33.84%
                                        |        |        |
n7165                                   |       1|    1386|     33.84%
                                        |        |        |
n7166                                   |       1|    1386|     33.84%
                                        |        |        |
n44                                     |       1|    1018|     24.85%
                                        |        |        |
n7155                                   |       1|     990|     24.17%
                                        |        |        |
location[31]                            |       9|     660|     16.11%
                                        |        |        |
n7154                                   |       1|     594|     14.50%
                                        |        |        |
n44_adj_42                              |       1|     552|     13.48%
                                        |        |        |
location_31__N_633[10]                  |       2|     509|     12.43%
                                        |        |        |
location_31__N_633[13]                  |       2|     509|     12.43%
                                        |        |        |
location_31__N_633[15]                  |       2|     509|     12.43%
                                        |        |        |
location_31__N_633[20]                  |       2|     509|     12.43%
                                        |        |        |
location_31__N_633[23]                  |       2|     509|     12.43%
                                        |        |        |
location_31__N_633[29]                  |       2|     509|     12.43%
                                        |        |        |
n55_adj_35                              |       1|     420|     10.25%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 68937467

Constraints cover  230120 paths, 643 nets, and 1889 connections (94.6% coverage)


Peak memory: 95080448 bytes, TRCE: 9588736 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
