# system info poly6 on 2020.04.27.09:52:39
system_info:
name,value
DEVICE,10AX115U1F45I1SG
DEVICE_FAMILY,Arria 10
GENERATION_ID,0
#
#
# Files generated for poly6 on 2020.04.27.09:52:39
files:
filepath,kind,attributes,module,is_top
sim/poly6.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,poly6,true
poly6_internal_10/sim/dspba_library_ver.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_data_fifo.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_fifo.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_altera_syncram_wrapped.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_scfifo_wrapped.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ecc_decoder.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ecc_encoder.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ecc.svh,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ll_fifo.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ll_ram_fifo.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_valid_fifo_counter.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_dspba_valid_fifo_counter.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_staging_reg.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_mid_speed_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_latency_one_ram_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_latency_zero_ram_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_fifo_zero_width.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_high_speed_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_low_latency_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_zero_latency_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_fanout_pipeline.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_std_synchronizer_nocut.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_tessellated_incr_decr_threshold.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_tessellated_incr_lookahead.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_reset_handler.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_lfsr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_pop.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_push.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_token_fifo_counter.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_pipeline.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_dspba_buffer.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_enable_sink.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/st_top.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ffwdsrc.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_top.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_permute_address.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_pipelined.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_enabled.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_basic_coalescer.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_simple.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_streaming.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_burst_master.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_bursting_load_stores.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_non_aligned_write.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_read_cache.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_atomic.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_prefetch_block.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_wide_wrapper.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_streaming_prefetch.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_aligned_burst_coalesced_lsu.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_toggle_detect.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_debug_mem.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_burst_coalesced_pipelined_write.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/lsu_burst_coalesced_pipelined_read.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_fifo_stall_valid_lookahead.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_parameter_assert.svh,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_global_load_store.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_burst_coalescer.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_coalescer_dynamic_timeout.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_data_aligner.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_read_cache.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_read_data_alignment.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_unaligned_controller.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_word_coalescer.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_write_data_alignment.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/hld_lsu_write_kernel_downstream.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_shift_register_no_reset.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_full_detector.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_tessellated_incr_decr_decr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ffwddst.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_loop_limiter.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_reset_wire.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_function_wrapper.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_function.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B0_runOnce.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B0_runOnce_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_token_i1_wt_limpop_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_token_i1_wt_limpush_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_token_i1_wt_limpush_1_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B0_runOnce_merge_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B0_runOnce_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B0_runOnce_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B1_start.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B1_start_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_ffwd_source_i32_unnamed_3_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_throttle_i1_throttle_pop_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_throttle_i1_throttle_pop_1_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B1_start_merge_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_iord_bl_call_unnamed_poly62_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_s_c0_in_wt_entry_s_c0_enter2_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_wt_entry_s_c0_exit_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_logic_s_c0_in_wt_entry_s_c0_enter2_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going42_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_notexitcond43_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B1_start_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B1_start_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B2.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B2_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B2_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B2_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B3.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B3_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_s_c0_in_for_body_s_c0_enter503_poly61.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_body_s_c0_exit52_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zpoly61_full_detector.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zt52_poly61_data_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_logic_s_c0_in_for_body_s_c0_enter503_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_memdep_1_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_memdep_2_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_memdep_3_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_memdep_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going26_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i11_fpga_indvars_iv_pop10_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i32_k_051_pop11_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i4_cleanups29_pop13_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i4_initerations24_pop12_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i11_fpga_indvars_iv_push10_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_lastiniteration28_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_notexitcond36_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i32_k_051_push11_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i4_cleanups29_push13_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i4_initerations24_push12_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B3_merge_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B3_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B3_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B4.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B4_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_s_c0_in_for_cond14_preheader_s_c0_enter554_poly61.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zr_s_c0_exit59_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_logic_s_c0_in_for_cond14_preheader_s_c0_enter554_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going19_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i8_fpga_indvars_iv8_pop14_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_notexitcond20_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i8_fpga_indvars_iv8_push14_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B4_merge_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B4_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B4_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B5.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B5_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_iowr_bl_return_unnamed_poly66_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_token_i1_throttle_push_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_token_i1_throttle_push_3_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_s_c0_in_for_cond_cleanup11_s_c0_enter62_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Z1_s_c0_exit64_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000001Zpoly61_full_detector.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zt64_poly61_data_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_logic_s_c0_in_for_cond_cleanup11_s_c0_enter62_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_ffwd_dest_i32_idx5413_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_unnamed_5_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B5_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B5_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B6.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B6_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B6_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B6_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B7.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B7_stall_region.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_s_c0_in_for_body17_s_c0_enter675_poly61.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_body17_s_c0_exit71_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000002Zpoly61_full_detector.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_sfc_exit_s_c0_out_for_A000000Zt71_poly61_data_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_sfc_logic_s_c0_in_for_body17_s_c0_enter675_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_memdep_4_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_unnamed_7_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_unnamed_8_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_mem_unnamed_9_poly60.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i11_fpga_indvars_iv5_pop15_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i1_notcmp1746_pop18_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i2_cleanups_pop17_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pop_i32_k13_049_pop16_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i11_fpga_indvars_iv5_push15_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_lastiniteration_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_notcmp1746_push18_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i1_notexitcond_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i2_cleanups_push17_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_push_i32_k13_049_push16_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B7_merge_reg.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B7_branch.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_B7_merge.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going19_2_sr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going19_2_valid_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going26_6_sr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going26_6_valid_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going42_1_sr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going42_1_valid_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going_6_sr.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_i_llvm_fpga_pipeline_keep_going_6_valid_fifo.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_loop_limiter_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_loop_limiter_1.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_loop_limiter_2.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B2_sr_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B3_sr_1.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B4_sr_1.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B5_sr_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B6_sr_0.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_bb_B7_sr_1.sv,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_avm_to_ic.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_mem1x.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_mem_staging_reg.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_local_mem_router.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_master_endpoint.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_arb_intf.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_intf.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_slave_endpoint.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_slave_rrp.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_ic_slave_wrp.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/acl_arb2.v,SYSTEM_VERILOG,,poly6_internal,false
poly6_internal_10/sim/poly6_internal.v,SYSTEM_VERILOG,,poly6_internal,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
poly6.poly6_internal_inst,poly6_internal
