
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module counter_top.
Found 0 SCCs in module counter_props.
Found 0 SCCs in module counter.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing counter.$procdff$43 ($adff): ARST=\reset, D=$0\count[3:0], Q=\count

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter_top..
Finding unused cells or wires in module \counter_props..
Finding unused cells or wires in module \counter..
Removed 8 unused cells and 8 unused wires.
<suppressed ~9 debug messages>

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \counter_props..
Finding unused cells or wires in module \counter_top..
Removed 3 unused cells and 3 unused wires.
<suppressed ~6 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module counter...
Checking module counter_props...
Checking module counter_top...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module counter.
Optimizing module counter_props.
<suppressed ~1 debug messages>
Optimizing module counter_top.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\counter'.
Finding identical cells in module `\counter_props'.
Finding identical cells in module `\counter_top'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \counter_props..
Finding unused cells or wires in module \counter_top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \counter..
Finding unused cells or wires in module \counter_props..
Finding unused cells or wires in module \counter_top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~2 debug messages>

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: bfdbbd19be, CPU: user 0.02s system 0.01s, MEM: 13.36 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 29% 4x opt_clean (0 sec), 17% 1x opt_expr (0 sec), ...
