
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.48

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dout[6]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dout[6]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dout[6]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v dout[6]$_SDFFE_PN0P_/Q (DFF_X1)
                                         dout[6] (net)
                  0.01    0.00    0.08 v _861_/A2 (NAND3_X1)
     1    1.67    0.01    0.02    0.10 ^ _861_/ZN (NAND3_X1)
                                         _334_ (net)
                  0.01    0.00    0.10 ^ _877_/A (OAI21_X1)
     1    1.06    0.01    0.01    0.11 v _877_/ZN (OAI21_X1)
                                         _010_ (net)
                  0.01    0.00    0.11 v dout[6]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dout[6]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.97    0.01    0.09    0.09 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.09 ^ _543_/A (BUF_X2)
     8   14.61    0.02    0.04    0.13 ^ _543_/Z (BUF_X2)
                                         _152_ (net)
                  0.02    0.00    0.13 ^ _544_/A (XNOR2_X2)
     1    5.63    0.02    0.04    0.17 ^ _544_/ZN (XNOR2_X2)
                                         _153_ (net)
                  0.02    0.00    0.17 ^ _553_/A1 (NAND4_X4)
     6   13.82    0.02    0.03    0.21 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.02    0.00    0.21 v _554_/A2 (OR2_X4)
     1    5.81    0.01    0.05    0.26 v _554_/ZN (OR2_X4)
                                         _163_ (net)
                  0.01    0.00    0.26 v _555_/A (BUF_X8)
     4   20.29    0.01    0.03    0.28 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.28 v _556_/A (BUF_X16)
    10   60.52    0.01    0.03    0.31 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.31 v _557_/A (INV_X1)
     1    0.00    0.00    0.01    0.32 ^ _557_/ZN (INV_X1)
                                         full (net)
                  0.00    0.00    0.32 ^ full (out)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.97    0.01    0.09    0.09 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.09 ^ _543_/A (BUF_X2)
     8   14.61    0.02    0.04    0.13 ^ _543_/Z (BUF_X2)
                                         _152_ (net)
                  0.02    0.00    0.13 ^ _544_/A (XNOR2_X2)
     1    5.63    0.02    0.04    0.17 ^ _544_/ZN (XNOR2_X2)
                                         _153_ (net)
                  0.02    0.00    0.17 ^ _553_/A1 (NAND4_X4)
     6   13.82    0.02    0.03    0.21 v _553_/ZN (NAND4_X4)
                                         _162_ (net)
                  0.02    0.00    0.21 v _554_/A2 (OR2_X4)
     1    5.81    0.01    0.05    0.26 v _554_/ZN (OR2_X4)
                                         _163_ (net)
                  0.01    0.00    0.26 v _555_/A (BUF_X8)
     4   20.29    0.01    0.03    0.28 v _555_/Z (BUF_X8)
                                         _164_ (net)
                  0.01    0.00    0.28 v _556_/A (BUF_X16)
    10   60.52    0.01    0.03    0.31 v _556_/Z (BUF_X16)
                                         _165_ (net)
                  0.01    0.00    0.31 v _557_/A (INV_X1)
     1    0.00    0.00    0.01    0.32 ^ _557_/ZN (INV_X1)
                                         full (net)
                  0.00    0.00    0.32 ^ full (out)
                                  0.32   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.17e-03   3.74e-05   1.12e-05   1.22e-03  77.2%
Combinational          2.29e-04   1.17e-04   1.31e-05   3.59e-04  22.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.40e-03   1.55e-04   2.43e-05   1.58e-03 100.0%
                          88.6%       9.8%       1.5%
