/*
 * hisi-kirin-fast-dvfs.h
 *
 * Hisilicon fast dvfs clock driver
 *
 * Copyright (c) 2019-2020 Huawei Technologies Co., Ltd.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef __LINUX_HISI_KIRIN_FAST_DVFS_H_
#define __LINUX_HISI_KIRIN_FAST_DVFS_H_

#include <soc_crgperiph_interface.h>
#include <soc_pmctrl_interface.h>
#include <soc_sctrl_interface.h>
#include <soc_acpu_baseaddr_interface.h>
#include "clk.h"

#define MAX_PLL_NUM 4
#define FREQ_CONVERSION 1000
#define ADD_FREQ_OFFSET 1000000  /* For 184.444M to 185M */

#define HIMASKEN_SHIFT 16
#define himask_set(mask) ((BIT(mask) << HIMASKEN_SHIFT) | BIT(mask))
#define himask_unset(mask) (BIT(mask) << HIMASKEN_SHIFT)

/* member of struct clksw_offset and struct clkdiv_offset */
enum{
	CFG_OFFSET = 0,
	CFG_MASK,
	SHIFT,
};

const char *pll_name[MAX_PLL_NUM] = {"clk_ppll0_media", "clk_ppll2_media",
	"clk_ppll2b_media", "clk_ppll3_media"};

struct hi3xxx_fastclk {
	struct clk_hw hw;
	u32 clksw_offset[SW_DIV_CFG_CNT]; /* offset mask start_bit */
	u32 clkdiv_offset[SW_DIV_CFG_CNT]; /* offset mask start_bit */
	u32 clkgt_cfg[GATE_CFG_CNT]; /* offset value */
	u32 clkgate_cfg[GATE_CFG_CNT]; /* offset value */
	u32 pll_profile[PLL_CNT];
	u32 pll_name_id[PROFILE_CNT];
	u32 p_value[PROFILE_CNT]; /* profile value */
	u32 pll_profile_id[PROFILE_CNT]; /* pll profile id */
	u32 p_sw_cfg[PROFILE_CNT]; /* profile sw cfg */
	u32 div_val[PROFILE_CNT]; /* profile div val */
	u32 p_div_cfg[PROFILE_CNT]; /* profile div cfg */
	void __iomem *base_addr;
	spinlock_t *lock;
	int en_count;
	u32 always_on;
	unsigned long rate;
};
#endif
