__entry:
   ldc 1000
   ldr 3
   add
   str 3
   ldrr 5 3
   ldc 1
   ldr 3
   add
   str 3
   bsr main
   halt
_pow:
   link 2
   ldl -3
   stl 2
   ldc 1
   stl 1
__loop2:
   ldl -2
   ldc 0
   lt
   brt __exception3
   ldl -2
   ldc 0
   le
   brt __end1
   ldl 1
   ldl 2
   mul
   stl 1
   ldl -2
   ldc 1
   sub
   stl -2
   bra __loop2
__end1:
   ldl 1
   str 4
   unlink
   ret
__exception3:
   ldc 10
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   ldc 69
   trap 1
   ldc 120
   trap 1
   ldc 99
   trap 1
   ldc 101
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 58
   trap 1
   ldc 32
   trap 1
   ldc 110
   trap 1
   ldc 101
   trap 1
   ldc 103
   trap 1
   ldc 97
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 118
   trap 1
   ldc 101
   trap 1
   ldc 32
   trap 1
   ldc 101
   trap 1
   ldc 120
   trap 1
   ldc 112
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 101
   trap 1
   ldc 110
   trap 1
   ldc 116
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   halt
_eq_int:
_eq_bool:
_eq_char:
   link 0
   ldl -3
   ldl -2
   eq
   str 4
   unlink
   ret
_eq_void:
_le_void:
_ge_void:
   link 0
   ldc -1
   str 4
   unlink
   ret
_lt_void:
_gt_void:
   link 0
   ldc 0
   str 4
   unlink
   ret
_eq_list:
_lt_list:
_le_list:
_gt_list:
_ge_list:
   link 0
__loop_start4:
   ldl -4
   ldl -3
   eq
   brt __success5
   ldc 0
   ldl -4
   eq
   brt __failure6
   ldc 0
   ldl -3
   eq
   brt __failure6
   ldl -4
   lda -1
   ldl -3
   lda -1
   ldc 2
   ldl -2
   bsr __call_thunk
   ajs -4
   ldr 4
   brf __failure6
   ldl -4
   lda 0
   stl -4
   ldl -3
   lda 0
   stl -3
   bra __loop_start4
__failure6:
   ldc 0
   str 4
   unlink
   ret
__success5:
   ldc -1
   str 4
   unlink
   ret
_eq_tup:
_lt_tup:
_le_tup:
_gt_tup:
_ge_tup:
   link 0
   ldl -5
   lda 0
   ldl -4
   lda 0
   ldc 2
   ldl -2
   bsr __call_thunk
   ajs -4
   ldr 4
   brf __failure7
   ldl -5
   lda -1
   ldl -4
   lda -1
   ldc 2
   ldl -3
   bsr __call_thunk
   ajs -4
   ldr 4
   brf __failure7
   ldc -1
   str 4
   unlink
   ret
__failure7:
   ldc 0
   str 4
   unlink
   ret
_lt_int:
_lt_bool:
_lt_char:
   link 0
   ldl -2
   ldl -3
   lt
   str 4
   unlink
   ret
_le_int:
_le_bool:
_le_char:
   link 0
   ldl -2
   ldl -3
   le
   str 4
   unlink
   ret
_gt_int:
_gt_bool:
_gt_char:
   link 0
   ldl -2
   ldl -3
   gt
   str 4
   unlink
   ret
_ge_int:
_ge_bool:
_ge_char:
   link 0
   ldl -2
   ldl -3
   ge
   str 4
   unlink
   ret
_print_int:
   link 0
   ldl -2
   trap 0
   unlink
   ret
_print_bool:
   link 0
   ldl -2
   brf __false8
   ldc 84
   trap 1
   ldc 114
   trap 1
   ldc 117
   trap 1
   ldc 101
   trap 1
   unlink
   ret
__false8:
   ldc 70
   trap 1
   ldc 97
   trap 1
   ldc 108
   trap 1
   ldc 115
   trap 1
   ldc 101
   trap 1
   unlink
   ret
_print_char:
   link 0
   ldl -2
   trap 1
   unlink
   ret
_print_void:
   ldc 86
   trap 1
   ldc 111
   trap 1
   ldc 105
   trap 1
   ldc 100
   trap 1
   unlink
   ret
_print_list:
   link 0
   ldc 91
   trap 1
   ldl -3
   ldc 0
   eq
   brt __end9
   ldl -3
   lda -1
   ldc 1
   ldl -2
   bsr __call_thunk
   ajs -3
   ldl -3
   lda 0
__loop10:
   lds 0
   lds 0
   ldc 0
   eq
   brt __end9
   ldc 44
   trap 1
   lda -1
   ldc 1
   ldl -2
   bsr __call_thunk
   ajs -3
   lda 0
   bra __loop10
__end9:
   ldc 93
   trap 1
   unlink
   ret
_print_char_list:
   link 0
   ldc 34
   trap 1
__loop12:
   ldl -2
   ldc 0
   eq
   brt __end11
   ldl -2
   lda -1
   trap 1
   ldl -2
   lda 0
   stl -2
   bra __loop12
__end11:
   ldc 34
   trap 1
   unlink
   ret
_print_tup:
   link 0
   ldc 40
   trap 1
   ldl -4
   lda 0
   ldc 1
   ldl -2
   bsr __call_thunk
   ajs -3
   ldc 44
   trap 1
   ldl -4
   lda -1
   ldc 1
   ldl -3
   bsr __call_thunk
   ajs -3
   ldc 41
   trap 1
   str 4
   unlink
   ret
isEmpty:
   link 0
   ldl -2
   ldc 0
   eq
   str 4
   unlink
   ret
hd:
   link 0
   ldl -2
   ldc 0
   eq
   brt __get_hd_exception
   ldl -2
   lda -1
   str 4
   unlink
   ret
tl:
   link 0
   ldl -2
   ldc 0
   eq
   brt __get_tl_exception
   ldl -2
   lda 0
   str 4
   unlink
   ret
fst:
   link 0
   ldl -2
   lda 0
   str 4
   unlink
   ret
snd:
   link 0
   ldl -2
   lda -1
   str 4
   unlink
   ret
print:
   link 0
   ldl -3
   ldc 1
   ldl -2
   bsr __call_thunk
   unlink
   ret
__call_thunk:
   link 1
   ldl -3
   stl 1
__load_args_loop:
   ldl 1
   ldc 1
   ge
   brf __load_thunk
   ldr 2
   ldl 1
   sub
   lda -3
   ldl 1
   ldc 1
   sub
   stl 1
   bra __load_args_loop
__load_thunk:
   ldl -2
   lda 0
   ldc 3
   add
   stl 1
__load_thunk_loop:
   ldl 1
   ldc 1
   ge
   brf __eval_thunk
   ldl -2
   ldl 1
   sub
   lda 1
   ldl 1
   ldc 1
   sub
   stl 1
   bra __load_thunk_loop
__eval_thunk:
   ldl -3
   add
   lds -1
   lds -1
   eq
   brt __eval_saturated_thunk
   lds -1
   lds -1
   lt
   brt __eval_nested_saturated_thunk
   bsr __store_thunk
   unlink
   ret
__eval_saturated_thunk:
   ajs -2
   jsr
   unlink
   ret
__eval_nested_saturated_thunk:
   swp
   sub
   stl 1
   jsr
   ldr 1
   ldl -2
   lda -1
   sub
   str 1
__call_nested_thunk:
   ldl 1
   ldr 4
   bsr __call_thunk
   unlink
   ret
__store_thunk:
   link 1
   ldl -2
   ldc 4
   add
   stl 1
   ldc 0
__store_thunk_loop:
   ldl 1
   ldc 1
   eq
   brt __end_store_thunk
   ajs -1
   ldr 2
   ldl 1
   sub
   lda 0
   sth
   ldl 1
   ldc 1
   sub
   stl 1
   bra __store_thunk_loop
__end_store_thunk:
   str 4
   unlink
   ret
__get_hd_exception:
   ldc 42
   trap 1
   ldc 42
   trap 1
   ldc 69
   trap 1
   ldc 120
   trap 1
   ldc 99
   trap 1
   ldc 101
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 58
   trap 1
   ldc 32
   trap 1
   ldc 67
   trap 1
   ldc 97
   trap 1
   ldc 110
   trap 1
   ldc 110
   trap 1
   ldc 111
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 103
   trap 1
   ldc 101
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 104
   trap 1
   ldc 101
   trap 1
   ldc 97
   trap 1
   ldc 100
   trap 1
   ldc 32
   trap 1
   ldc 111
   trap 1
   ldc 102
   trap 1
   ldc 32
   trap 1
   ldc 101
   trap 1
   ldc 109
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 121
   trap 1
   ldc 32
   trap 1
   ldc 108
   trap 1
   ldc 105
   trap 1
   ldc 115
   trap 1
   ldc 116
   trap 1
   ldc 33
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   halt
__get_tl_exception:
   ldc 42
   trap 1
   ldc 42
   trap 1
   ldc 69
   trap 1
   ldc 120
   trap 1
   ldc 99
   trap 1
   ldc 101
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 58
   trap 1
   ldc 32
   trap 1
   ldc 67
   trap 1
   ldc 97
   trap 1
   ldc 110
   trap 1
   ldc 110
   trap 1
   ldc 111
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 103
   trap 1
   ldc 101
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 116
   trap 1
   ldc 97
   trap 1
   ldc 105
   trap 1
   ldc 108
   trap 1
   ldc 32
   trap 1
   ldc 111
   trap 1
   ldc 102
   trap 1
   ldc 32
   trap 1
   ldc 101
   trap 1
   ldc 109
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 121
   trap 1
   ldc 32
   trap 1
   ldc 108
   trap 1
   ldc 105
   trap 1
   ldc 115
   trap 1
   ldc 116
   trap 1
   ldc 33
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   halt
__assign_hd_exception:
   ldc 42
   trap 1
   ldc 42
   trap 1
   ldc 69
   trap 1
   ldc 120
   trap 1
   ldc 99
   trap 1
   ldc 101
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 58
   trap 1
   ldc 32
   trap 1
   ldc 67
   trap 1
   ldc 97
   trap 1
   ldc 110
   trap 1
   ldc 110
   trap 1
   ldc 111
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 97
   trap 1
   ldc 115
   trap 1
   ldc 115
   trap 1
   ldc 105
   trap 1
   ldc 103
   trap 1
   ldc 110
   trap 1
   ldc 32
   trap 1
   ldc 116
   trap 1
   ldc 111
   trap 1
   ldc 32
   trap 1
   ldc 104
   trap 1
   ldc 101
   trap 1
   ldc 97
   trap 1
   ldc 100
   trap 1
   ldc 32
   trap 1
   ldc 111
   trap 1
   ldc 102
   trap 1
   ldc 32
   trap 1
   ldc 101
   trap 1
   ldc 109
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 121
   trap 1
   ldc 32
   trap 1
   ldc 108
   trap 1
   ldc 105
   trap 1
   ldc 115
   trap 1
   ldc 116
   trap 1
   ldc 33
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   halt
__assign_tl_exception:
   ldc 42
   trap 1
   ldc 42
   trap 1
   ldc 69
   trap 1
   ldc 120
   trap 1
   ldc 99
   trap 1
   ldc 101
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 105
   trap 1
   ldc 111
   trap 1
   ldc 110
   trap 1
   ldc 58
   trap 1
   ldc 32
   trap 1
   ldc 67
   trap 1
   ldc 97
   trap 1
   ldc 110
   trap 1
   ldc 110
   trap 1
   ldc 111
   trap 1
   ldc 116
   trap 1
   ldc 32
   trap 1
   ldc 97
   trap 1
   ldc 115
   trap 1
   ldc 115
   trap 1
   ldc 105
   trap 1
   ldc 103
   trap 1
   ldc 110
   trap 1
   ldc 32
   trap 1
   ldc 116
   trap 1
   ldc 111
   trap 1
   ldc 32
   trap 1
   ldc 116
   trap 1
   ldc 97
   trap 1
   ldc 105
   trap 1
   ldc 108
   trap 1
   ldc 32
   trap 1
   ldc 111
   trap 1
   ldc 102
   trap 1
   ldc 32
   trap 1
   ldc 101
   trap 1
   ldc 109
   trap 1
   ldc 112
   trap 1
   ldc 116
   trap 1
   ldc 121
   trap 1
   ldc 32
   trap 1
   ldc 108
   trap 1
   ldc 105
   trap 1
   ldc 115
   trap 1
   ldc 116
   trap 1
   ldc 33
   trap 1
   ldc 42
   trap 1
   ldc 42
   trap 1
   halt
swapCopy:
   nop
   link 0
   annote MP -2 -2 red "pair"
   ldl -2
   bsr fst
   ajs -1
   ldr 4
   annote MP -2 -2 red "pair"
   ldl -2
   bsr snd
   ajs -1
   ldr 4
   stmh 2
   str 4
   unlink
   ret
swap:
   nop
   link 1
   annote MP -2 -2 red "tuple"
   ldl -2
   bsr fst
   ajs -1
   ldr 4
   annote MP 1 1 blue "tmp"
   ldla 1
   sta 0
   annote MP -2 -2 red "tuple"
   ldl -2
   bsr snd
   ajs -1
   ldr 4
   annote MP -2 -2 red "tuple"
   ldla -2
   lda 0
   sta 0
   annote MP 1 1 blue "tmp"
   ldl 1
   annote MP -2 -2 red "tuple"
   ldla -2
   lda 0
   ldc 1
   sub
   sta 0
   annote MP -2 -2 red "tuple"
   ldl -2
   str 4
   unlink
   ret
squareOddNumbers:
   nop
   link 0
__while_start14:
   annote MP -2 -2 red "list"
   ldl -2
   bsr isEmpty
   ajs -1
   ldr 4
   not
   lds 0
   brf __lazy_and_false16
   ldc 0
   annote MP -2 -2 red "list"
   ldl -2
   bsr hd
   ajs -1
   ldr 4
   ldc 2
   mod
   bsr _eq_int
   ajs -2
   ldr 4
   and
__lazy_and_false16:
   brf __while_end15
   annote MP -2 -2 red "list"
   ldl -2
   bsr tl
   ajs -1
   ldr 4
   annote MP -2 -2 red "list"
   ldla -2
   sta 0
   bra __while_start14
__while_end15:
   nop
   annote MP -2 -2 red "list"
   ldl -2
   bsr isEmpty
   ajs -1
   ldr 4
   not
   brf __if_else17
   annote MP -2 -2 red "list"
   ldl -2
   bsr hd
   ajs -1
   ldr 4
   annote MP -2 -2 red "list"
   ldl -2
   bsr hd
   ajs -1
   ldr 4
   mul
   annote MP -2 -2 red "list"
   ldla -2
   lda 0
   lds 0
   ldc 0
   eq
   brt __assign_hd_exception
   ldc 1
   sub
   sta 0
   annote MP -2 -2 red "list"
   ldl -2
   bsr tl
   ajs -1
   ldr 4
   bsr squareOddNumbers
   ajs -1
   ldr 4
   annote MP -2 -2 red "list"
   ldla -2
   lda 0
   lds 0
   ldc 0
   eq
   brt __assign_tl_exception
   sta 0
   bra __if_end18
__if_else17:
__if_end18:
   nop
   annote MP -2 -2 red "list"
   ldl -2
   str 4
   unlink
   ret
reverse:
   nop
   link 1
   ldc 0
   annote MP 1 1 blue "accu"
   ldla 1
   sta 0
__while_start19:
   annote MP -2 -2 red "list"
   ldl -2
   bsr isEmpty
   ajs -1
   ldr 4
   not
   brf __while_end20
   annote MP -2 -2 red "list"
   ldl -2
   bsr hd
   ajs -1
   ldr 4
   annote MP 1 1 blue "accu"
   ldl 1
   stmh 2
   annote MP 1 1 blue "accu"
   ldla 1
   sta 0
   annote MP -2 -2 red "list"
   ldl -2
   bsr tl
   ajs -1
   ldr 4
   annote MP -2 -2 red "list"
   ldla -2
   sta 0
   bra __while_start19
__while_end20:
   nop
   annote MP 1 1 blue "accu"
   ldl 1
   str 4
   unlink
   ret
product:
   nop
   link 0
   annote MP -2 -2 red "list"
   ldl -2
   bsr isEmpty
   ajs -1
   ldr 4
   brf __if_else21
   ldc 1
   str 4
   unlink
   ret
   bra __if_end22
__if_else21:
   annote MP -2 -2 red "list"
   ldl -2
   bsr hd
   ajs -1
   ldr 4
   annote MP -2 -2 red "list"
   ldl -2
   bsr tl
   ajs -1
   ldr 4
   bsr product
   ajs -1
   ldr 4
   mul
   str 4
   unlink
   ret
__if_end22:
   nop
map:
   nop
   link 0
   ldc 0
   annote MP -4 -4 red "xs"
   ldl -4
   ldc 2
   annote MP -2 -2 red "_teq__a123"
   ldl -2
   ldc _eq_list
   ldc 3
   ldc 1
   bsr __store_thunk
   ajs -4
   ldr 4
   bsr __call_thunk
   ajs -4
   ldr 4
   brf __if_else23
   ldc 0
   str 4
   unlink
   ret
   bra __if_end24
__if_else23:
   annote MP -4 -4 red "xs"
   ldl -4
   bsr hd
   ajs -1
   ldr 4
   ldc 1
   annote MP -3 -3 red "f"
   ldl -3
   bsr __call_thunk
   ajs -3
   ldr 4
   annote MP -4 -4 red "xs"
   ldl -4
   bsr tl
   ajs -1
   ldr 4
   annote MP -3 -3 red "f"
   ldl -3
   annote MP -2 -2 red "_teq__a123"
   ldl -2
   bsr map
   ajs -3
   ldr 4
   stmh 2
   str 4
   unlink
   ret
__if_end24:
   nop
fromTo:
   nop
   link 0
   annote MP -3 -3 red "to"
   ldl -3
   annote MP -2 -2 red "from"
   ldl -2
   bsr _le_int
   ajs -2
   ldr 4
   brf __if_else25
   annote MP -2 -2 red "from"
   ldl -2
   annote MP -3 -3 red "to"
   ldl -3
   annote MP -2 -2 red "from"
   ldl -2
   ldc 1
   add
   bsr fromTo
   ajs -2
   ldr 4
   stmh 2
   str 4
   unlink
   ret
   bra __if_end26
__if_else25:
   ldc 0
   str 4
   unlink
   ret
__if_end26:
   nop
facR:
   nop
   link 0
   ldc 2
   annote MP -2 -2 red "n"
   ldl -2
   bsr _lt_int
   ajs -2
   ldr 4
   brf __if_else27
   ldc 1
   str 4
   unlink
   ret
   bra __if_end28
__if_else27:
   annote MP -2 -2 red "n"
   ldl -2
   annote MP -2 -2 red "n"
   ldl -2
   ldc 1
   sub
   bsr facR
   ajs -1
   ldr 4
   mul
   str 4
   unlink
   ret
__if_end28:
   nop
facL:
   nop
   link 0
   annote MP -2 -2 red "n"
   ldl -2
   ldc 1
   bsr fromTo
   ajs -2
   ldr 4
   bsr product
   ajs -1
   ldr 4
   str 4
   unlink
   ret
facI:
   nop
   link 1
   ldc 1
   annote MP 1 1 blue "r"
   ldla 1
   sta 0
__while_start29:
   ldc 1
   annote MP -2 -2 red "n"
   ldl -2
   bsr _gt_int
   ajs -2
   ldr 4
   brf __while_end30
   annote MP 1 1 blue "r"
   ldl 1
   annote MP -2 -2 red "n"
   ldl -2
   mul
   annote MP 1 1 blue "r"
   ldla 1
   sta 0
   annote MP -2 -2 red "n"
   ldl -2
   ldc 1
   sub
   annote MP -2 -2 red "n"
   ldla -2
   sta 0
   bra __while_start29
__while_end30:
   nop
   annote MP 1 1 blue "r"
   ldl 1
   str 4
   unlink
   ret
append:
   nop
   link 0
   annote MP -2 -2 red "l1"
   ldl -2
   bsr isEmpty
   ajs -1
   ldr 4
   brf __if_else31
   annote MP -3 -3 red "l2"
   ldl -3
   str 4
   unlink
   ret
   bra __if_end32
__if_else31:
   annote MP -3 -3 red "l2"
   ldl -3
   annote MP -2 -2 red "l1"
   ldl -2
   bsr tl
   ajs -1
   ldr 4
   bsr append
   ajs -2
   ldr 4
   annote MP -2 -2 red "l1"
   ldla -2
   lda 0
   lds 0
   ldc 0
   eq
   brt __assign_tl_exception
   sta 0
   annote MP -2 -2 red "l1"
   ldl -2
   str 4
   unlink
   ret
__if_end32:
   nop
abs:
   nop
   link 0
   ldc 0
   annote MP -2 -2 red "n"
   ldl -2
   bsr _lt_int
   ajs -2
   ldr 4
   brf __if_else33
   annote MP -2 -2 red "n"
   ldl -2
   neg
   str 4
   unlink
   ret
   bra __if_end34
__if_else33:
   annote MP -2 -2 red "n"
   ldl -2
   str 4
   unlink
   ret
__if_end34:
   nop
main:
   nop
   link 3
   ldc 0
   annote MP 1 1 blue "n"
   ldla 1
   sta 0
   ldc 1
   annote MP 2 2 blue "facN"
   ldla 2
   sta 0
   ldc -1
   annote MP 3 3 blue "ok"
   ldla 3
   sta 0
__while_start35:
   ldc 20
   annote MP 1 1 blue "n"
   ldl 1
   bsr _lt_int
   ajs -2
   ldr 4
   brf __while_end36
   annote MP 1 1 blue "n"
   ldl 1
   bsr facR
   ajs -1
   ldr 4
   annote MP 2 2 blue "facN"
   ldla 2
   sta 0
   annote MP 1 1 blue "n"
   ldl 1
   bsr facI
   ajs -1
   ldr 4
   annote MP 2 2 blue "facN"
   ldl 2
   bsr _eq_int
   ajs -2
   ldr 4
   not
   lds 0
   brt __lazy_or_true39
   annote MP 1 1 blue "n"
   ldl 1
   bsr facL
   ajs -1
   ldr 4
   annote MP 2 2 blue "facN"
   ldl 2
   bsr _eq_int
   ajs -2
   ldr 4
   not
__lazy_or_true39:
   brf __if_else37
   annote MP 1 1 blue "n"
   ldl 1
   annote MP 2 2 blue "facN"
   ldl 2
   annote MP 1 1 blue "n"
   ldl 1
   bsr facI
   ajs -1
   ldr 4
   annote MP 1 1 blue "n"
   ldl 1
   bsr facL
   ajs -1
   ldr 4
   ldc 0
   stmh 2
   stmh 2
   stmh 2
   stmh 2
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_list
   ldc 2
   ldc 1
   bsr __store_thunk
   ajs -4
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   ldc 0
   annote MP 3 3 blue "ok"
   ldla 3
   sta 0
   bra __if_end38
__if_else37:
__if_end38:
   nop
   annote MP 1 1 blue "n"
   ldl 1
   ldc 1
   add
   annote MP 1 1 blue "n"
   ldla 1
   sta 0
   bra __while_start35
__while_end36:
   nop
   annote MP 3 3 blue "ok"
   ldl 3
   ldc _print_bool
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   ldc 20
   ldc -10
   bsr fromTo
   ajs -2
   ldr 4
   ldc abs
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _eq_int
   ldc 2
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   bsr map
   ajs -3
   ldr 4
   bsr reverse
   ajs -1
   ldr 4
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_list
   ldc 2
   ldc 1
   bsr __store_thunk
   ajs -4
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   ldc 23
   ldc 3
   ldc 23
   ldc 232
   ldc 32
   ldc 23
   ldc 23
   ldc 0
   stmh 2
   stmh 2
   stmh 2
   stmh 2
   stmh 2
   stmh 2
   stmh 2
   ldc 1
   ldc 2
   ldc 3
   ldc 0
   stmh 2
   stmh 2
   stmh 2
   bsr append
   ajs -2
   ldr 4
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_list
   ldc 2
   ldc 1
   bsr __store_thunk
   ajs -4
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   ldc 3
   ldc 2
   stmh 2
   bsr swap
   ajs -1
   ldr 4
   bsr swapCopy
   ajs -1
   ldr 4
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_tup
   ldc 3
   ldc 2
   bsr __store_thunk
   ajs -5
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   ldc 10
   ldc 0
   bsr fromTo
   ajs -2
   ldr 4
   bsr squareOddNumbers
   ajs -1
   ldr 4
   ldc _print_int
   ldc 1
   ldc 0
   bsr __store_thunk
   ajs -3
   ldr 4
   ldc _print_list
   ldc 2
   ldc 1
   bsr __store_thunk
   ajs -4
   ldr 4
   bsr print
   ajs -2
   ldr 4
   ajs -1
   annote GP 0 0 blue "_void_var"
   ldr 5
   lda 0
   str 4
   unlink
   ret
