// Seed: 1369884482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6[1>-1 : 1],
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd40,
    parameter id_8 = 32'd45
) (
    id_1[id_8 : !-1],
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  inout logic [7:0] id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_7[id_2] = id_2;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_3,
      id_4,
      id_7,
      id_5,
      id_6,
      id_5
  );
endmodule
