design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/project4,TopModule,RUN_2025.05.31_14.40.26,flow completed,0h31m11s0ms,0h25m45s0ms,102391.8936356272,0.21354927142500002,35837.16277246952,-1,51.749,894.98,6219,0,0,0,0,0,0,0,8,8,0,0,423589,78011,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,228811500.0,0.0,49.79,47.1,35.85,31.39,22.54,2982,4465,57,1447,0,0,0,4138,2,32,16,36,321,87,7,2305,1202,1120,17,7235,2805,6132,8522,7653,32347,197623.2864,0.00868,0.00488,5.8e-05,0.0109,0.00627,4.93e-08,0.0125,0.00743,8.96e-08,2.8200000000000003,10.0,100.0,10,1,35,25,25,0.3,1,10,0.75,1,sky130_fd_sc_hd,AREA 0
