// Seed: 2672582873
module module_0 (
    input supply1 id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor   id_1,
    input wand  id_2
);
  supply0 id_4;
  tri id_5 = id_2;
  assign id_4 = 1;
  wire id_6;
  assign id_5 = 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0
  );
  reg id_7;
  always_latch @(*) begin : LABEL_0
    if (1) id_7 <= 1;
    else id_7 <= 1;
  end
  initial begin : LABEL_0
    #1 id_5 = 1;
  end
endmodule
