<html>

<head>
<meta http-equiv=Content-Type content="text/html; charset=gb2312">
<meta name=Generator content="Microsoft Word 15 (filtered)">
<style>
<!--
 /* Font Definitions */
 @font-face
	{font-family:Wingdings;
	panose-1:5 0 0 0 0 0 0 0 0 0;}
@font-face
	{font-family:宋体;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:黑体;
	panose-1:2 1 6 9 6 1 1 1 1 1;}
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:Impact;
	panose-1:2 11 8 6 3 9 2 5 2 4;}
@font-face
	{font-family:方正舒体;}
@font-face
	{font-family:Wingdings-Regular;
	panose-1:0 0 0 0 0 0 0 0 0 0;}
@font-face
	{font-family:楷体;
	panose-1:2 1 6 9 6 1 1 1 1 1;}
@font-face
	{font-family:"\@宋体";
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:"\@楷体";}
@font-face
	{font-family:"\@黑体";
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:"\@方正舒体";}
@font-face
	{font-family:"\@Wingdings-Regular";
	panose-1:0 0 0 0 0 0 0 0 0 0;}
 /* Style Definitions */
 p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	font-size:10.5pt;
	font-family:"Times New Roman",serif;}
p.MsoHeader, li.MsoHeader, div.MsoHeader
	{mso-style-link:"Header Char";
	margin:0cm;
	margin-bottom:.0001pt;
	text-align:center;
	layout-grid-mode:char;
	border:none;
	padding:0cm;
	font-size:9.0pt;
	font-family:"Times New Roman",serif;}
p.MsoFooter, li.MsoFooter, div.MsoFooter
	{mso-style-link:"Footer Char";
	margin:0cm;
	margin-bottom:.0001pt;
	layout-grid-mode:char;
	font-size:9.0pt;
	font-family:"Times New Roman",serif;}
a:link, span.MsoHyperlink
	{color:blue;
	text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
	{color:purple;
	text-decoration:underline;}
p.MsoAcetate, li.MsoAcetate, div.MsoAcetate
	{mso-style-link:"Balloon Text Char";
	margin:0cm;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	font-size:9.0pt;
	font-family:"Times New Roman",serif;}
p.MsoRMPane, li.MsoRMPane, div.MsoRMPane
	{margin:0cm;
	margin-bottom:.0001pt;
	font-size:10.5pt;
	font-family:"Times New Roman",serif;}
p.MsoListParagraph, li.MsoListParagraph, div.MsoListParagraph
	{margin:0cm;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	text-indent:21.0pt;
	font-size:10.5pt;
	font-family:"Times New Roman",serif;}
p.Char, li.Char, div.Char
	{mso-style-name:Char;
	margin:0cm;
	margin-bottom:.0001pt;
	text-align:justify;
	text-justify:inter-ideograph;
	font-size:10.5pt;
	font-family:"Arial",sans-serif;
	letter-spacing:.5pt;
	font-weight:bold;}
span.HeaderChar
	{mso-style-name:"Header Char";
	mso-style-link:Header;}
span.FooterChar
	{mso-style-name:"Footer Char";
	mso-style-link:Footer;}
span.BalloonTextChar
	{mso-style-name:"Balloon Text Char";
	mso-style-link:"Balloon Text";}
span.Mention1
	{mso-style-name:Mention1;
	color:#2B579A;
	background:#E6E6E6;}
.MsoChpDefault
	{font-size:10.0pt;}
 /* Page Definitions */
 @page WordSection1
	{size:595.3pt 841.9pt;
	margin:2.0cm 2.0cm 2.0cm 2.0cm;
	layout-grid:15.6pt;}
div.WordSection1
	{page:WordSection1;}
 /* List Definitions */
 ol
	{margin-bottom:0cm;}
ul
	{margin-bottom:0cm;}
-->
</style>

</head>

<body lang=ZH-CN link=blue vlink=purple style='text-justify-trim:punctuation'>

<div class=WordSection1 style='layout-grid:15.6pt'>

<p class=MsoNormal align=center style='text-align:center;text-autospace:none'><b><span
lang=EN-US style='font-size:16.0pt;color:black'>CURRICULUM VITAE</span></b></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
style='position:absolute;z-index:251657728;margin-left:480px;margin-top:20px;
width:151px;height:114px'><img width=151 height=114
src="CV.yue_niu.UCSD.ECE.KoushanfarFarinaz_files/image001.png" alt="  "></span><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings-Regular;color:black'> </span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>Basic
Information</span></p>

<p class=MsoNormal align=left style='text-align:left;line-height:18.0pt;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt;color:black'>Name:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; Yue
Niu</span></p>

<p class=MsoNormal align=left style='text-align:left;line-height:18.0pt;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt;color:black'>Date
of Birth:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; February 18, 1991</span></p>

<p class=MsoNormal align=left style='text-align:left;line-height:18.0pt;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt;color:black'>Affiliation:&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span
lang=EN-US style='font-size:12.0pt'>School of Electronics and Information</span><span
lang=EN-US style='font-size:12.0pt;color:black'>, </span></p>

<p class=MsoNormal align=left style='margin-left:12.0pt;text-align:left;
text-indent:72.0pt;line-height:18.0pt;text-autospace:none'><span lang=EN-US
style='font-size:12.0pt;color:black'>Northwestern Polytechnical University (NPU),
</span></p>

<p class=MsoNormal align=left style='margin-left:12.0pt;text-align:left;
text-indent:72.0pt;line-height:18.0pt;text-autospace:none'><span lang=EN-US
style='font-size:12.0pt;color:black'>Xi’an 710072, P.R. China</span></p>

<p class=MsoNormal align=left style='text-align:left;line-height:18.0pt;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt;color:black'>Telephone:
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; 86-17691241818 (Cellular)</span></p>

<p class=MsoNormal align=left style='margin-bottom:12.0pt;text-align:left;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>E-mail: &nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; niu_yue@mail.nwpu.edu.cn
&nbsp;;&nbsp;&nbsp; yue.niu@foxmail.com</span></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings-Regular;color:black'> </span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>Education</span></p>

<p class=MsoNormal align=left style='margin-left:17.85pt;text-align:left;
text-indent:-17.85pt;line-height:18.0pt;text-autospace:none'><span lang=EN-US
style='font-size:12.0pt;font-family:Wingdings;color:black'>l<span
style='font:7.0pt "Times New Roman"'>&nbsp; </span></span><b><span lang=EN-US
style='font-size:12.0pt;color:black'>M.Sc.</span></b><span lang=EN-US
style='font-size:12.0pt;color:black'> School of Electronics and Information, NPU,
2015.09 – 2017.07.</span></p>

<p class=MsoNormal align=left style='margin-top:0cm;margin-right:0cm;
margin-bottom:12.0pt;margin-left:17.85pt;text-align:left;text-indent:-17.85pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
font-family:Wingdings;color:black'>l<span style='font:7.0pt "Times New Roman"'>&nbsp;
</span></span><b><span lang=EN-US style='font-size:12.0pt;color:black'>B.Sc. </span></b><span
lang=EN-US style='font-size:12.0pt;color:black'>School of Electronics and Information,
NPU, 2011.09 – 2015.07.</span></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings-Regular;color:black'> </span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>English
Proficiency</span></p>

<p class=MsoNormal align=left style='margin-left:17.85pt;text-align:left;
text-indent:-17.85pt;line-height:18.0pt;text-autospace:none'><span lang=EN-US
style='font-size:12.0pt;font-family:Wingdings;color:black'>l<span
style='font:7.0pt "Times New Roman"'>&nbsp; </span></span><span lang=EN-US
style='font-size:12.0pt'>TOEFL</span></p>

<p class=MsoNormal align=left style='margin-top:0cm;margin-right:0cm;
margin-bottom:12.0pt;margin-left:17.85pt;text-align:left;line-height:18.0pt;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt'>99 (Reading: 28;
Listening: 28; Speaking: 20; Writing: 23)</span></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings-Regular;color:black'> </span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>Research</span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>
Fields </span></p>

<p class=MsoNormal align=left style='margin-bottom:12.0pt;text-align:left;
text-autospace:none'><span lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;
color:black'>&nbsp; </span><span lang=EN-US style='font-size:12.0pt;color:black'>Machine
Learning, Image&amp;&amp;Video Processing, Embedded System</span></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>
Publications</span></p>

<p class=MsoNormal style='margin-top:6.0pt;line-height:125%;layout-grid-mode:
char'><span lang=DE style='font-size:12.0pt;line-height:125%'>[1] </span><span
lang=EN-US style='font-size:12.0pt;line-height:125%'>Wei Zhou</span><span
lang=EN-US style='font-size:12.0pt;line-height:125%'>, <b>Yue Niu</b>, Xiaocong
Lian, Xin Zhou, Jiamin Yang, </span><span lang=EN-US style='font-size:12.0pt;
line-height:125%'>A Stepped-RAM Reading and Multiplierless VLSI Architecture
for Intra Prediction in HEVC, The Pacific-Rim Conference on Multimedia (PCM
2016), Part I, LNCS 9916, pp. 469-478, Xi'an, China, September 2016. (<span
style='color:red'>Wei Zhou is my tutor. The main work is done by me.</span>)</span></p>

<p class=MsoNormal style='margin-top:6.0pt;margin-right:0cm;margin-bottom:12.0pt;
margin-left:0cm;line-height:125%;layout-grid-mode:char'><span lang=EN-US
style='font-size:12.0pt;line-height:125%'>[2] <b>Yue Niu, </b>Chunsheng Mei,
Zhenyu Liu, Xiangyang Ji, Wei Zhou, Dongsheng Wang, “SENSITIVITY-BASED
ACCELERATION AND COMPRESSION ALGORITHM FOR CONVOLUTION NEURAL NETWORK”. Accepted
by 2017 IEEE Global Conference on Signal and Information Processing
(GlobalSIP).</span></p>

<p class=MsoNormal style='margin-top:6.0pt;margin-right:0cm;margin-bottom:12.0pt;
margin-left:0cm;line-height:125%;layout-grid-mode:char'><span lang=EN-US
style='font-size:12.0pt;line-height:125%'>[3] Chunsheng Mei, Zhenyu Liu, <b>Yue
Niu</b>, Xiangyang Ji, Wei Zhou, Dongsheng Wang, “A 200MHZ 202.4GFLOPS@10.8W
VGG16 ACCELERATOR IN XILINX VX690T”. Accepted by 2017 IEEE Global Conference on
Signal and Information Processing (GlobalSIP).</span></p>

<p class=MsoNormal align=left style='text-align:left;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:方正舒体;color:black'>&#1048727;</span><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings-Regular;color:black'> </span><span
lang=EN-US style='font-size:12.0pt;font-family:"Impact",sans-serif;color:black'>Research
Experience</span></p>

<p class=MsoListParagraph style='margin-top:0cm;margin-right:0cm;margin-bottom:
12.0pt;margin-left:21.0pt;text-indent:-21.0pt;line-height:18.0pt;text-autospace:
none'><span lang=EN-US style='font-size:12.0pt;font-family:Wingdings;
color:black'>l<span style='font:7.0pt "Times New Roman"'>&nbsp; </span></span><span
lang=EN-US style='font-size:12.0pt;color:black'>Project 1: </span></p>

<p class=MsoListParagraph style='margin-top:0cm;margin-right:0cm;margin-bottom:
12.0pt;margin-left:21.0pt;text-indent:0cm;line-height:18.0pt;text-autospace:
none'><span lang=EN-US style='font-size:12.0pt;color:black'>A Reconfigurable
VLSI Architecture for Intra Prediction in HEVC, Dec 2014~ Dec 2015.</span></p>

<p class=MsoListParagraph style='margin-left:21.0pt;text-indent:0cm;line-height:
18.0pt;text-autospace:none'><b><span lang=EN-US style='font-size:12.0pt;
color:black'>Description:</span></b></p>

<p class=MsoListParagraph style='margin-left:21.0pt;text-indent:24.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>Intra prediction in HEVC is time-consuming since it has 35
prediction modes and operates in serial mode. Intra prediction can be
implemented in highly parallel form in which each of these modes can be
computed separately. Furthermore, dedicated chips are necessary to handle video
processing with high mobility in many real-time applications.</span></p>

<p class=MsoListParagraph style='margin-left:21.0pt;text-indent:24.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>The contribution of our research is to accelerate intra prediction
in HEVC by designing dedicated VLSI architecture, and the architecture supports
all prediction modes and units. Our work mainly contains three aspects as
follows:</span></p>

<p class=MsoListParagraph style='margin-left:66.0pt;text-indent:-21.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(1)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span lang=EN-US style='font-size:12.0pt;color:black'>We propose a
stepped-RAM reading method to realize reading necessary RAM pixels in one clock
period. Since in intra prediction, variable numbers of pixels are needed for
different prediction mode and the data width for RAM is fixed, it is difficult
to read all reference pixels from RAM in one clock period if we want the whole
architecture operates in pipeline mode. So, stepped-RAM is proposed in this
paper to solve this problem efficiently.</span></p>

<p class=MsoListParagraph style='margin-left:66.0pt;text-indent:-21.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(2)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span lang=EN-US style='font-size:12.0pt;color:black'>We also
design a new reference pixel-mapping method to solve hardware-consuming process
for reference pixel-mapping in angle prediction. Due to different reference
pixels are needed in different angle modes, it costs so much if we use
combinational logics. So, in this paper, a method based on Looking Up Table (LUT)
is proposed to accurately locate reference pixels without doing normal
calculation.</span></p>

<p class=MsoListParagraph style='margin-left:66.0pt;text-indent:-21.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(3)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp;&nbsp;&nbsp;
</span></span><span lang=EN-US style='font-size:12.0pt;color:black'>To diminish
hardware and energy costs, a universal address arbitration unit and multiplier-less,
4</span><span lang=EN-US style='font-size:12.0pt;font-family:"Calibri",sans-serif;
color:black'>x</span><span lang=EN-US style='font-size:12.0pt;color:black'>4-based
prediction calculation unit (PCU) is proposed in which integrates angle, planar
and DC prediction.</span></p>

<p class=MsoNormal style='margin-top:0cm;margin-right:0cm;margin-bottom:12.0pt;
margin-left:21.0pt;text-indent:24.0pt;line-height:18.0pt;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;color:black'>The hardware area of the
proposed architecture is only 42K gates synthesized by Synopsis Toolkit.
Compared with previous works, it can greatly increase working throughputs and
reduce hardware costs.</span></p>

<p class=MsoNormal style='margin-top:6.0pt;margin-right:0cm;margin-bottom:12.0pt;
margin-left:20.9pt;text-indent:-20.9pt;line-height:18.0pt;text-autospace:none'><span
lang=EN-US style='font-size:12.0pt;font-family:Wingdings;color:black'>l<span
style='font:7.0pt "Times New Roman"'>&nbsp; </span></span><span lang=EN-US
style='font-size:12.0pt;color:black'>Project 2: </span></p>

<p class=MsoNormal style='margin-top:6.0pt;margin-right:0cm;margin-bottom:12.0pt;
margin-left:20.9pt;line-height:18.0pt;text-autospace:none'><span lang=EN-US
style='font-size:12.0pt'>A Novel </span><span lang=EN-US style='font-size:12.0pt;
color:black'>Compression and Acceleration Algorithm for Convolution Neural
Network (CNN) and VLSI Implementation, Jan 2016 ~ Mar 2017.</span></p>

<p class=MsoNormal style='margin-left:21.0pt;line-height:18.0pt;text-autospace:
none'><b><span lang=EN-US style='font-size:12.0pt;color:black'>Description:</span></b></p>

<p class=MsoNormal style='margin-left:21.0pt;text-indent:24.0pt;line-height:
18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>Convolutional Neural Network (CNN) models are computationally
intensive and memory intensive, and are difficult to be deployed on embedded
systems for real world applications. In this project, we study the convolution
operations in the convolutional and fully-connected layers in CNN models, and exploit
the low-rank features of matrix multiplications to deal with these limitations.
We have following achievements (contributions):</span></p>

<p class=MsoListParagraph style='margin-left:63.0pt;text-indent:-18.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(1)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span></span><span
lang=EN-US style='font-size:12.0pt;color:black'>We apply the Singular Value
Decomposition (SVD) for the weights matrix in the fully-connected layers, and
reserve the principal components of the singular vectors. The resulting
approximate parameters matrix can significantly reduce the size of the model.</span></p>

<p class=MsoListParagraph style='margin-left:63.0pt;text-indent:-18.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(2)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span></span><span
lang=EN-US style='font-size:12.0pt;color:black'>We also introduce the SVD into
the convolutional layers to factorize the convolution operations. We decompose
original single convolution layer intro two sub layers parameterized with approximated
matrices obtained in previous SVD operation. This can hold parallel
characteristic properties during convolution and greatly reduce the multiplication
operations in the convolutional layer. </span></p>

<p class=MsoListParagraph style='margin-left:63.0pt;text-indent:-18.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(3)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span></span><span
lang=EN-US style='font-size:12.0pt;color:black'>Benefit from the linear model
(SVD) we used in the convolutional and fully-connected layer, our compressed
model can be further fine-tuned to fit the original dataset or a new dataset.
The obtained accuracy is competitive with that of the un-compressed model.</span></p>

<p class=MsoListParagraph style='margin-left:63.0pt;text-indent:-18.0pt;
line-height:18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>(4)<span style='font:7.0pt "Times New Roman"'>&nbsp;&nbsp; </span></span><span
lang=EN-US style='font-size:12.0pt;color:black'>We investigate how the approximation
of SVD in different convolutional layers affect performance, and empirically
choose the number of principal components for each layer. The accuracy of the
compressed CNN model is even better than the original model.</span></p>

<p class=MsoNormal style='margin-left:21.0pt;text-indent:24.0pt;line-height:
18.0pt;text-autospace:none'><span lang=EN-US style='font-size:12.0pt;
color:black'>We have demonstrated the effectiveness and efficient of our
proposed methods on several pre-trained models (e.g., AlexNet, VGG16 and VGG19)
and the corresponding hardware implementations in finished on the Xilinx FPGA
platform. The working frequency is <b>200HMZ</b>. A batch with <b>64</b> 224</span><span
lang=EN-US style='font-size:12.0pt;font-family:"Calibri",sans-serif;color:black'>x</span><span
lang=EN-US style='font-size:12.0pt;color:black'>224 images can be processed
with <b>20ms</b> for VGG16, which is <b>10</b> times faster than i7 CPU. </span></p>

<p class=MsoNormal style='margin-left:45.0pt;line-height:18.0pt;text-autospace:
none'><span lang=EN-US style='font-size:12.0pt;color:black'>&nbsp;</span></p>

<p class=MsoNormal style='margin-top:6.0pt;line-height:125%;layout-grid-mode:
char'><span lang=EN-US style='font-size:12.0pt;line-height:125%'>&nbsp;</span></p>

</div>

</body>

</html>
