var group__hal__spi__master__struct =
[
    [ "hal_spi_master_config_t", "structhal__spi__master__config__t.html", [
      [ "bit_order", "structhal__spi__master__config__t.html#a5d94c69f3e000c69002ef7f409330109", null ],
      [ "clock_frequency", "structhal__spi__master__config__t.html#aaebf493dcf600ad25162bffe2d012a61", null ],
      [ "phase", "structhal__spi__master__config__t.html#af70b0bce99a265eaa65c1d48a24901ff", null ],
      [ "polarity", "structhal__spi__master__config__t.html#a85cb36216a07880a648d911391de2c6a", null ],
      [ "slave_port", "structhal__spi__master__config__t.html#ab69d42d19d5b7eab72b1584b4fc2535d", null ]
    ] ],
    [ "hal_spi_master_advanced_config_t", "structhal__spi__master__advanced__config__t.html", [
      [ "byte_order", "structhal__spi__master__advanced__config__t.html#a75a833b37a0a46791ed14491d3957790", null ],
      [ "chip_polarity", "structhal__spi__master__advanced__config__t.html#aab83f11e6126b8d5438634e0bed0f14a", null ],
      [ "get_tick", "structhal__spi__master__advanced__config__t.html#a856ea9088de23d730629c55b4c76d3c7", null ],
      [ "sample_select", "structhal__spi__master__advanced__config__t.html#a41f629180054df0035cb9e3e19b6a84d", null ]
    ] ],
    [ "hal_spi_master_chip_select_timing_t", "structhal__spi__master__chip__select__timing__t.html", [
      [ "chip_select_hold_count", "structhal__spi__master__chip__select__timing__t.html#a8043daa95093742b97457e1bdc3a7ca9", null ],
      [ "chip_select_idle_count", "structhal__spi__master__chip__select__timing__t.html#a2a96eaa94a92a031a965e388fd3e0356", null ],
      [ "chip_select_setup_count", "structhal__spi__master__chip__select__timing__t.html#ad1f7578698dfba5264d8ed3d90f59d28", null ]
    ] ],
    [ "hal_spi_master_send_and_receive_config_t", "structhal__spi__master__send__and__receive__config__t.html", [
      [ "receive_buffer", "structhal__spi__master__send__and__receive__config__t.html#a3745133ed122a18a121a277f2895b35b", null ],
      [ "receive_length", "structhal__spi__master__send__and__receive__config__t.html#ad1caece1c6d018f189c43b60a8ab3439", null ],
      [ "send_data", "structhal__spi__master__send__and__receive__config__t.html#add1fa76432b5a682cdaaf91f1869e9c2", null ],
      [ "send_length", "structhal__spi__master__send__and__receive__config__t.html#a8e7eccfd5933bdf3c1b1f9fe67e9f2cf", null ]
    ] ],
    [ "hal_spi_master_non_single_config_t", "structhal__spi__master__non__single__config__t.html", [
      [ "command_bytes", "structhal__spi__master__non__single__config__t.html#a6f86d61f5345cc6d972c2d5864c8d793", null ],
      [ "dummy_bits", "structhal__spi__master__non__single__config__t.html#a6d1a09dec6f31937c867093c8836391a", null ],
      [ "mode", "structhal__spi__master__non__single__config__t.html#af0316e5555c54ada1b16afb03026c20f", null ]
    ] ],
    [ "hal_spi_send_and_receive_config_ex_no_busy_t", "structhal__spi__send__and__receive__config__ex__no__busy__t.html", [
      [ "chip_select_timing", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#a75c75e0a452b7405f4ce0b8fe98b0b0b", null ],
      [ "deassert", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#aed48f72d456939ec7a39e5ec0bafa280", null ],
      [ "spi_advanced_config", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#abb5dc81bde58a5a305581bf7c2ade725", null ],
      [ "spi_callback", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#ad6e3fab730f3e1006c5370e8ab94ffc1", null ],
      [ "spi_config", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#af33be76bd345c091b17b6874fe77d22e", null ],
      [ "spi_non_single_config", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#acf9e8a3e51e6b636346244a0c682df32", null ],
      [ "spi_send_and_receive_config_ex", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#a418c0a782e9e2f8063bc2dd26d655394", null ],
      [ "user_data", "structhal__spi__send__and__receive__config__ex__no__busy__t.html#a0f53d287ac7c064d1a49d4bd93ca1cb9", null ]
    ] ]
];