Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Thu Dec 12 15:46:55 2019
| Host         : eecs-digital-17 running 64-bit Ubuntu 14.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 168 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.955        0.000                      0                  418        0.094        0.000                      0                  418        3.000        0.000                       0                   174  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
clk_100mhz                  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final    {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final    {0.000 25.000}     50.000          20.000          
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_final_1  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_final_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100mhz                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final          6.955        0.000                      0                  418        0.226        0.000                      0                  418        7.192        0.000                       0                   170  
  clkfbout_clk_wiz_final                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_final_1        6.957        0.000                      0                  418        0.226        0.000                      0                  418        7.192        0.000                       0                   170  
  clkfbout_clk_wiz_final_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                To Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                --------                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_final_1  clk_out1_clk_wiz_final          6.955        0.000                      0                  418        0.094        0.000                      0                  418  
clk_out1_clk_wiz_final    clk_out1_clk_wiz_final_1        6.955        0.000                      0                  418        0.094        0.000                      0                  418  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        6.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 3.755ns (48.293%)  route 4.020ns (51.707%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.672     5.473    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.303     5.776 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.176     6.952    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.654ns (47.122%)  route 4.100ns (52.878%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.739     5.820    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.303     6.123 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.808     6.931    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 3.755ns (48.729%)  route 3.951ns (51.271%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.060     5.861    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     6.164 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.718     6.882    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 3.755ns (49.808%)  route 3.784ns (50.192%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.676     5.477    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     5.780 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.936     6.715    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 3.654ns (48.651%)  route 3.857ns (51.349%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.728     5.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.303     6.112 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.575     6.687    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.654ns (50.671%)  route 3.557ns (49.329%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.424     5.505    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.303     5.808 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.579     6.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.903    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.735ns (40.622%)  route 3.998ns (59.378%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.279 r  move_player_2/p2_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.587     3.866    move_player_2/p2_blob/PCOUT[10]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.295     4.161 r  move_player_2/p2_blob/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.161    move_player_2/p2_blob/i__carry__1_i_3__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.409 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.500     5.909    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.591    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.951ns (43.916%)  route 3.769ns (56.084%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.299 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.597     5.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.602    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.587    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.598    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.569    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.292    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.864    -0.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.051    -0.518    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/offset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  move_player_2/p2_blob/offset_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.255    xvga1/offset_3[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  xvga1/offset[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.210    move_player_2/p2_blob/offset_reg[13]_0
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.867    -0.806    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.447    move_player_2/p2_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.931%)  route 0.165ns (47.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=23, routed)          0.165    -0.260    xvga1/Q[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/p_0_in__0[5]
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.868    -0.805    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092    -0.461    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y86          FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.188    -0.213    blank
    SLICE_X6Y89          FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    clk_65mhz
    SLICE_X6Y89          FDRE                                         r  b_reg/C
                         clock pessimism              0.275    -0.526    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.059    -0.467    b_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.305    db1/count_reg[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  db1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    db1/count_reg[4]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105    -0.458    db1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.391%)  route 0.183ns (49.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.597    -0.567    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=22, routed)          0.183    -0.243    xvga1/Q[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  xvga1/vcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    xvga1/vcount_out[2]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.869    -0.804    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.460    xvga1/vcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 move_player_1/vsync_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.599    -0.565    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  move_player_1/vsync_old_reg/Q
                         net (fo=2, routed)           0.167    -0.257    move_player_1/vsync_old
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.212 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.212    move_player_1/vsync_old_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.870    -0.803    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.474    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.303    db1/count_reg[11]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    db1/count_reg[8]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.458    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.168    -0.255    xvga1/hsync
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.210    xvga1/hsync_out_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091    -0.473    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.175    -0.225    xvga1/vblank
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.180    xvga1/next_vblank
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120    -0.444    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y11     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y11     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y89      b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y89      b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y87      db1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final
  To Clock:  clkfbout_clk_wiz_final

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        6.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.957ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 3.755ns (48.293%)  route 4.020ns (51.707%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.672     5.473    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.303     5.776 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.176     6.952    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.130    14.352    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.909    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.909    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  6.957    

Slack (MET) :             6.963ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.654ns (47.122%)  route 4.100ns (52.878%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.739     5.820    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.303     6.123 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.808     6.931    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.894    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.894    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  6.963    

Slack (MET) :             7.018ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 3.755ns (48.729%)  route 3.951ns (51.271%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.060     5.861    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     6.164 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.718     6.882    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.900    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  7.018    

Slack (MET) :             7.191ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 3.755ns (49.808%)  route 3.784ns (50.192%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.676     5.477    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     5.780 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.936     6.715    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.130    14.349    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.906    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.906    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  7.191    

Slack (MET) :             7.213ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 3.654ns (48.651%)  route 3.857ns (51.349%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.728     5.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.303     6.112 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.575     6.687    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.130    14.343    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.900    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.213    

Slack (MET) :             7.517ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.654ns (50.671%)  route 3.557ns (49.329%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.424     5.505    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.303     5.808 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.579     6.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.130    14.348    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.905    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.905    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.517    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.735ns (40.622%)  route 3.998ns (59.378%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.279 r  move_player_2/p2_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.587     3.866    move_player_2/p2_blob/PCOUT[10]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.295     4.161 r  move_player_2/p2_blob/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.161    move_player_2/p2_blob/i__carry__1_i_3__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.409 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.500     5.909    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.593    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.951ns (43.916%)  route 3.769ns (56.084%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.299 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.597     5.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.130    14.352    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.604    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.827ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.130    14.337    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.589    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.589    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.827    

Slack (MET) :             7.838ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.251ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.130    14.348    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.600    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.600    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.838    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.569    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.292    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.864    -0.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.569    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.051    -0.518    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/offset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  move_player_2/p2_blob/offset_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.255    xvga1/offset_3[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  xvga1/offset[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.210    move_player_2/p2_blob/offset_reg[13]_0
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.867    -0.806    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
                         clock pessimism              0.238    -0.568    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.447    move_player_2/p2_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.931%)  route 0.165ns (47.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=23, routed)          0.165    -0.260    xvga1/Q[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/p_0_in__0[5]
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.868    -0.805    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092    -0.461    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y86          FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.188    -0.213    blank
    SLICE_X6Y89          FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    clk_65mhz
    SLICE_X6Y89          FDRE                                         r  b_reg/C
                         clock pessimism              0.275    -0.526    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.059    -0.467    b_reg
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 db1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.305    db1/count_reg[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  db1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    db1/count_reg[4]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105    -0.458    db1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.391%)  route 0.183ns (49.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.597    -0.567    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=22, routed)          0.183    -0.243    xvga1/Q[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  xvga1/vcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    xvga1/vcount_out[2]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.869    -0.804    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.460    xvga1/vcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 move_player_1/vsync_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.599    -0.565    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  move_player_1/vsync_old_reg/Q
                         net (fo=2, routed)           0.167    -0.257    move_player_1/vsync_old
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.212 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.212    move_player_1/vsync_old_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.870    -0.803    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.238    -0.565    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.474    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.303    db1/count_reg[11]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    db1/count_reg[8]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.563    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.458    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.168    -0.255    xvga1/hsync
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.210    xvga1/hsync_out_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091    -0.473    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.175    -0.225    xvga1/vblank
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.180    xvga1/next_vblank
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.237    -0.564    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120    -0.444    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_final_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y34     move_player_1/p1_blob/p1_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y37     move_player_2/p2_blob/p2_rest_blue/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y11     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y11     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y12     move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y36     move_player_1/p1_blob/p1_rest_green/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y89      b_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y89      b_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      db1/clean_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y86      db1/clean_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y80      move_player_2/p2_blob/offset_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y87      db1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y80      move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y76      move_player_1/x_in_p1_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y83      move_player_2/x_in_p1_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_final_1
  To Clock:  clkfbout_clk_wiz_final_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_final_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkdivider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   clkdivider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkdivider/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final_1
  To Clock:  clk_out1_clk_wiz_final

Setup :            0  Failing Endpoints,  Worst Slack        6.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 3.755ns (48.293%)  route 4.020ns (51.707%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.672     5.473    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.303     5.776 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.176     6.952    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.654ns (47.122%)  route 4.100ns (52.878%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.739     5.820    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.303     6.123 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.808     6.931    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 3.755ns (48.729%)  route 3.951ns (51.271%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.060     5.861    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     6.164 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.718     6.882    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 3.755ns (49.808%)  route 3.784ns (50.192%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.676     5.477    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     5.780 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.936     6.715    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 3.654ns (48.651%)  route 3.857ns (51.349%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.728     5.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.303     6.112 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.575     6.687    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.654ns (50.671%)  route 3.557ns (49.329%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.424     5.505    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.303     5.808 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.579     6.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.903    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.735ns (40.622%)  route 3.998ns (59.378%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.279 r  move_player_2/p2_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.587     3.866    move_player_2/p2_blob/PCOUT[10]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.295     4.161 r  move_player_2/p2_blob/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.161    move_player_2/p2_blob/i__carry__1_i_3__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.409 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.500     5.909    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.591    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.951ns (43.916%)  route 3.769ns (56.084%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.299 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.597     5.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.602    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.587    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final rise@15.385ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.598    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.569    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.292    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.864    -0.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.051    -0.386    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/offset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  move_player_2/p2_blob/offset_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.255    xvga1/offset_3[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  xvga1/offset[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.210    move_player_2/p2_blob/offset_reg[13]_0
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.867    -0.806    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.315    move_player_2/p2_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.931%)  route 0.165ns (47.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=23, routed)          0.165    -0.260    xvga1/Q[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/p_0_in__0[5]
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.868    -0.805    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092    -0.329    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y86          FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.188    -0.213    blank
    SLICE_X6Y89          FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    clk_65mhz
    SLICE_X6Y89          FDRE                                         r  b_reg/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.059    -0.335    b_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 db1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.305    db1/count_reg[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  db1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    db1/count_reg[4]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105    -0.326    db1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.391%)  route 0.183ns (49.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.597    -0.567    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=22, routed)          0.183    -0.243    xvga1/Q[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  xvga1/vcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    xvga1/vcount_out[2]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.869    -0.804    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.328    xvga1/vcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 move_player_1/vsync_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.599    -0.565    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  move_player_1/vsync_old_reg/Q
                         net (fo=2, routed)           0.167    -0.257    move_player_1/vsync_old
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.212 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.212    move_player_1/vsync_old_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.870    -0.803    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.132    -0.433    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.342    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.303    db1/count_reg[11]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    db1/count_reg[8]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.326    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.168    -0.255    xvga1/hsync
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.210    xvga1/hsync_out_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.132    -0.432    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091    -0.341    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final rise@0.000ns - clk_out1_clk_wiz_final_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.175    -0.225    xvga1/vblank
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.180    xvga1/next_vblank
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.132    -0.432    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120    -0.312    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_final
  To Clock:  clk_out1_clk_wiz_final_1

Setup :            0  Failing Endpoints,  Worst Slack        6.955ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.955ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.775ns  (logic 3.755ns (48.293%)  route 4.020ns (51.707%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.672     5.473    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I1_O)        0.303     5.776 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           1.176     6.952    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.907    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.907    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  6.955    

Slack (MET) :             6.961ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 3.654ns (47.122%)  route 4.100ns (52.878%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.739     5.820    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I1_O)        0.303     6.123 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=1, routed)           0.808     6.931    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.892    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.892    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  6.961    

Slack (MET) :             7.016ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.706ns  (logic 3.755ns (48.729%)  route 3.951ns (51.271%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 f  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           1.060     5.861    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     6.164 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.718     6.882    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.882    
  -------------------------------------------------------------------
                         slack                                  7.016    

Slack (MET) :             7.189ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.539ns  (logic 3.755ns (49.808%)  route 3.784ns (50.192%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 13.920 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.452 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.452    move_player_1/p1_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.800 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.676     5.477    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.303     5.780 r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.936     6.715    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.556    13.920    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.479    
                         clock uncertainty           -0.132    14.347    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.904    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.904    
                         arrival time                          -6.715    
  -------------------------------------------------------------------
                         slack                                  7.189    

Slack (MET) :             7.211ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 3.654ns (48.651%)  route 3.857ns (51.349%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 13.914 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 f  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.728     5.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[13]
    SLICE_X6Y77          LUT2 (Prop_lut2_I0_O)        0.303     6.112 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.575     6.687    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.550    13.914    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.473    
                         clock uncertainty           -0.132    14.341    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.898    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.898    
                         arrival time                          -6.687    
  -------------------------------------------------------------------
                         slack                                  7.211    

Slack (MET) :             7.515ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 3.654ns (50.671%)  route 3.557ns (49.329%))
  Logic Levels:           9  (CARRY4=5 LUT1=1 LUT2=2 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.733 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.733    move_player_2/p2_blob/image_addr_inferred__0/i__carry__1_n_0
    SLICE_X7Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     5.081 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__2/O[1]
                         net (fo=4, routed)           0.424     5.505    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[13]
    SLICE_X7Y81          LUT2 (Prop_lut2_I0_O)        0.303     5.808 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           0.579     6.388    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    13.903    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.903    
                         arrival time                          -6.388    
  -------------------------------------------------------------------
                         slack                                  7.515    

Slack (MET) :             7.682ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 2.735ns (40.622%)  route 3.998ns (59.378%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.279 r  move_player_2/p2_blob/image_addr__1_carry__0/O[0]
                         net (fo=2, routed)           0.587     3.866    move_player_2/p2_blob/PCOUT[10]
    SLICE_X7Y79          LUT3 (Prop_lut3_I2_O)        0.295     4.161 r  move_player_2/p2_blob/i__carry__1_i_3__6/O
                         net (fo=1, routed)           0.000     4.161    move_player_2/p2_blob/i__carry__1_i_3__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.409 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.500     5.909    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    13.591    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.591    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  7.682    

Slack (MET) :             7.706ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.720ns  (logic 2.951ns (43.916%)  route 3.769ns (56.084%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 13.923 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          0.966     0.562    xvga1/Q[1]
    SLICE_X2Y75          LUT1 (Prop_lut1_I0_O)        0.296     0.858 r  xvga1/image_addr__1_carry_i_10/O
                         net (fo=1, routed)           0.000     0.858    xvga1/image_addr__1_carry_i_10_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.501 r  xvga1/image_addr__1_carry_i_8/O[3]
                         net (fo=3, routed)           0.655     2.155    xvga1/move_player_1/p1_blob/A[3]
    SLICE_X3Y75          LUT4 (Prop_lut4_I2_O)        0.307     2.462 r  xvga1/image_addr__1_carry_i_4/O
                         net (fo=1, routed)           0.000     2.462    move_player_1/p1_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[2]
    SLICE_X3Y75          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.863 r  move_player_1/p1_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.863    move_player_1/p1_blob/image_addr__1_carry_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.197 r  move_player_1/p1_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.551     3.748    move_player_1/p1_blob/PCOUT[11]
    SLICE_X7Y75          LUT2 (Prop_lut2_I1_O)        0.303     4.051 r  move_player_1/p1_blob/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     4.051    move_player_1/p1_blob/i__carry__1_i_2__3_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.299 r  move_player_1/p1_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.597     5.896    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.559    13.923    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.482    
                         clock uncertainty           -0.132    14.350    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.602    move_player_1/p1_blob/p1_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.602    
                         arrival time                          -5.896    
  -------------------------------------------------------------------
                         slack                                  7.706    

Slack (MET) :             7.825ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 13.908 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.544    13.908    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.467    
                         clock uncertainty           -0.132    14.335    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.587    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.587    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.825    

Slack (MET) :             7.836ns  (required time - arrival time)
  Source:                 xvga1/vcount_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_final_1 rise@15.385ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        6.586ns  (logic 2.850ns (43.276%)  route 3.736ns (56.724%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 13.919 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.716    -0.824    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419    -0.405 f  xvga1/vcount_out_reg[1]/Q
                         net (fo=26, routed)          1.045     0.640    xvga1/Q[1]
    SLICE_X5Y77          LUT1 (Prop_lut1_I0_O)        0.296     0.936 r  xvga1/image_addr__1_carry_i_10__0/O
                         net (fo=1, routed)           0.000     0.936    xvga1/image_addr__1_carry_i_10__0_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.516 r  xvga1/image_addr__1_carry_i_8__0/O[2]
                         net (fo=3, routed)           0.866     2.382    xvga1/move_player_2/p2_blob/A[2]
    SLICE_X2Y78          LUT4 (Prop_lut4_I0_O)        0.302     2.684 r  xvga1/image_addr__1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     2.684    move_player_2/p2_blob/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0[3]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.060 r  move_player_2/p2_blob/image_addr__1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.060    move_player_2/p2_blob/image_addr__1_carry_n_0
    SLICE_X2Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.383 r  move_player_2/p2_blob/image_addr__1_carry__0/O[1]
                         net (fo=1, routed)           0.643     4.026    move_player_2/p2_blob/PCOUT[11]
    SLICE_X7Y79          LUT2 (Prop_lut2_I1_O)        0.306     4.332 r  move_player_2/p2_blob/i__carry__1_i_2__6/O
                         net (fo=1, routed)           0.000     4.332    move_player_2/p2_blob/i__carry__1_i_2__6_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     4.580 r  move_player_2/p2_blob/image_addr_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.182     5.762    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                     15.385    15.385 r  
    E3                                                0.000    15.385 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    15.385    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.796 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.958    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    10.634 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    12.273    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.364 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         1.555    13.919    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.559    14.478    
                         clock uncertainty           -0.132    14.346    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    13.598    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         13.598    
                         arrival time                          -5.762    
  -------------------------------------------------------------------
                         slack                                  7.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.595    -0.569    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.292    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.864    -0.809    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X7Y80          FDRE                                         r  move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.569    
                         clock uncertainty            0.132    -0.437    
    SLICE_X7Y80          FDRE (Hold_fdre_C_D)         0.051    -0.386    move_player_2/p2_blob/p2_motions/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 move_player_2/p2_blob/offset_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_2/p2_blob/offset_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.596    -0.568    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164    -0.404 r  move_player_2/p2_blob/offset_reg[13]/Q
                         net (fo=2, routed)           0.149    -0.255    xvga1/offset_3[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I5_O)        0.045    -0.210 r  xvga1/offset[13]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.210    move_player_2/p2_blob/offset_reg[13]_0
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.867    -0.806    move_player_2/p2_blob/clk_out1
    SLICE_X2Y80          FDRE                                         r  move_player_2/p2_blob/offset_reg[13]/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.132    -0.436    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121    -0.315    move_player_2/p2_blob/offset_reg[13]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.931%)  route 0.165ns (47.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.598    -0.566    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  xvga1/vcount_out_reg[2]/Q
                         net (fo=23, routed)          0.165    -0.260    xvga1/Q[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  xvga1/vcount_out[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    xvga1/p_0_in__0[5]
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.868    -0.805    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.132    -0.421    
    SLICE_X1Y81          FDRE (Hold_fdre_C_D)         0.092    -0.329    xvga1/vcount_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xvga1/blank_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            b_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.630%)  route 0.188ns (53.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y86          FDRE                                         r  xvga1/blank_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/blank_out_reg/Q
                         net (fo=1, routed)           0.188    -0.213    blank
    SLICE_X6Y89          FDRE                                         r  b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    clk_65mhz
    SLICE_X6Y89          FDRE                                         r  b_reg/C
                         clock pessimism              0.275    -0.526    
                         clock uncertainty            0.132    -0.394    
    SLICE_X6Y89          FDRE (Hold_fdre_C_D)         0.059    -0.335    b_reg
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 db1/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.305    db1/count_reg[7]
    SLICE_X5Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.197 r  db1/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.197    db1/count_reg[4]_i_1_n_4
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y88          FDRE                                         r  db1/count_reg[7]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.105    -0.326    db1/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 xvga1/vcount_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vcount_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.391%)  route 0.183ns (49.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.597    -0.567    xvga1/clk_out1
    SLICE_X1Y81          FDRE                                         r  xvga1/vcount_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 f  xvga1/vcount_out_reg[5]/Q
                         net (fo=22, routed)          0.183    -0.243    xvga1/Q[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.045    -0.198 r  xvga1/vcount_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.198    xvga1/vcount_out[2]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.869    -0.804    xvga1/clk_out1
    SLICE_X0Y82          FDRE                                         r  xvga1/vcount_out_reg[2]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.132    -0.420    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092    -0.328    xvga1/vcount_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 move_player_1/vsync_old_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            move_player_1/vsync_old_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.599    -0.565    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  move_player_1/vsync_old_reg/Q
                         net (fo=2, routed)           0.167    -0.257    move_player_1/vsync_old
    SLICE_X3Y83          LUT3 (Prop_lut3_I0_O)        0.045    -0.212 r  move_player_1/vsync_old_i_1/O
                         net (fo=1, routed)           0.000    -0.212    move_player_1/vsync_old_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.870    -0.803    move_player_1/clk_out1
    SLICE_X3Y83          FDRE                                         r  move_player_1/vsync_old_reg/C
                         clock pessimism              0.238    -0.565    
                         clock uncertainty            0.132    -0.433    
    SLICE_X3Y83          FDRE (Hold_fdre_C_D)         0.091    -0.342    move_player_1/vsync_old_reg
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 db1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            db1/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.601    -0.563    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  db1/count_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.303    db1/count_reg[11]
    SLICE_X5Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.195 r  db1/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.195    db1/count_reg[8]_i_1_n_4
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    db1/clk_out1
    SLICE_X5Y89          FDRE                                         r  db1/count_reg[11]/C
                         clock pessimism              0.238    -0.563    
                         clock uncertainty            0.132    -0.431    
    SLICE_X5Y89          FDRE (Hold_fdre_C_D)         0.105    -0.326    db1/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xvga1/hsync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/hsync_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y85          FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  xvga1/hsync_out_reg/Q
                         net (fo=2, routed)           0.168    -0.255    xvga1/hsync
    SLICE_X1Y85          LUT6 (Prop_lut6_I0_O)        0.045    -0.210 r  xvga1/hsync_out_i_1/O
                         net (fo=1, routed)           0.000    -0.210    xvga1/hsync_out_i_1_n_0
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X1Y85          FDRE                                         r  xvga1/hsync_out_reg/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.132    -0.432    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.091    -0.341    xvga1/hsync_out_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 xvga1/vblank_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            xvga1/vblank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_final_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_final_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_final_1 rise@0.000ns - clk_out1_clk_wiz_final rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_final rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.600    -0.564    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  xvga1/vblank_reg/Q
                         net (fo=2, routed)           0.175    -0.225    xvga1/vblank
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045    -0.180 r  xvga1/vblank_i_1/O
                         net (fo=1, routed)           0.000    -0.180    xvga1/next_vblank
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_final_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clkdivider/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkdivider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clkdivider/inst/clk_in1_clk_wiz_final
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clkdivider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clkdivider/inst/clk_out1_clk_wiz_final
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clkdivider/inst/clkout1_buf/O
                         net (fo=168, routed)         0.872    -0.801    xvga1/clk_out1
    SLICE_X2Y85          FDRE                                         r  xvga1/vblank_reg/C
                         clock pessimism              0.237    -0.564    
                         clock uncertainty            0.132    -0.432    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.120    -0.312    xvga1/vblank_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.132    





