m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2023.3 2023.07, Jul 17 2023
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/simulation/questa
T_opt
!s110 1732548249
Vm[[zAa<^k5b6BfU=k:=_c0
04 14 4 work tb_vga_rom_pic fast 0
=1-e0d045609bd6-67449698-2f6-4038
R0
!s12b OEM100
!s124 OEM10U6 
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2023.3;77
vclk_gen
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
Z3 !s110 1732548247
!i10b 1
!s100 ifhShLajK5[b`XbbEH2UB3
Imh[CigNi:2SQlSag1zG>B1
R1
Z4 w1729690357
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v
!i122 0
L0 40 124
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2023.3;77
r1
!s85 0
31
Z7 !s108 1732548247.000000
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/clk_gen.v|
!i113 0
Z8 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vclk_gen_altpll
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
R3
!i10b 1
!s100 iK=4CA=J8^HIzAa5Kc?hj0
I5]`RXJz]`eIi]2g[;SlXg2
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v
!i122 5
L0 31 79
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db/clk_gen_altpll.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vrom_pic
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
R3
!i10b 1
!s100 5N3_MAA?^JZ=b`UeGl;9R2
IY8aM]EIJfaVEzPA0m37bK2
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v
!i122 4
L0 40 64
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/ipcore_dir/rom_pic.v|
!i113 0
R8
R9
R2
vtb_vga_rom_pic
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
!s110 1732548248
!i10b 1
!s100 bgXmON28MSKEe?5UI7zP50
IO@fI33XdznM3BAG019JMJ0
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v
!i122 6
L0 2 54
R5
R6
r1
!s85 0
31
!s108 1732548248.000000
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim/tb_vga_rom_pic.v|
!i113 0
R8
!s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/Quartus_prj/../Sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vvga_ctrl
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
R3
!i10b 1
!s100 @GejJBha5G78JQ4i4Y[SZ0
I8o0=3574e=YlK3PM6G_gJ1
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v
!i122 1
L0 1 97
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_ctrl.v|
!i113 0
R8
Z10 !s92 -vlog01compat -work work +incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vvga_pic
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
R3
!i10b 1
!s100 Um=:]IXZ:z3ib[Q:LKa<Y2
IcQHdZiLHZ<S_0<gePjTbB1
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v
!i122 3
L0 1 116
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_pic.v|
!i113 0
R8
R10
R2
vvga_rom_pic
2D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
R3
!i10b 1
!s100 @k5afeIiz`S8cG;Dm;hCN3
IgO`GaeZC2_SHJZe_J7n7X0
R1
R4
8D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
FD:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v
!i122 2
L0 1 67
R5
R6
r1
!s85 0
31
R7
!s107 D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL|D:/FPGA/FPGA-Laboratory/Lab5/4_ROM_VGA/RTL/vga_rom_pic.v|
!i113 0
R8
R10
R2
