

================================================================
== Vitis HLS Report for 'cordic'
================================================================
* Date:           Mon Oct  3 15:58:11 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cordic
* Solution:       s_pipeline (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   16|   16|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordic_calculate_fu_62  |cordic_calculate  |       12|       12|  0.120 us|  0.120 us|   12|   12|     none|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    138|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    552|   2368|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     39|    -|
|Register         |        -|   -|     42|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    594|   2545|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------+---------+----+-----+------+-----+
    |          Instance          |      Module      | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------+------------------+---------+----+-----+------+-----+
    |grp_cordic_calculate_fu_62  |cordic_calculate  |        0|   0|  552|  2368|    0|
    +----------------------------+------------------+---------+----+-----+------+-----+
    |Total                       |                  |        0|   0|  552|  2368|    0|
    +----------------------------+------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |alpha_V_1_fu_92_p2         |         -|   0|  0|  24|          17|          17|
    |alpha_V_fu_80_p2           |         -|   0|  0|  24|          16|          17|
    |grp_fu_68_p2               |         -|   0|  0|  23|           1|          16|
    |icmp_ln1494_fu_74_p2       |      icmp|   0|  0|  13|          17|          15|
    |icmp_ln1495_fu_86_p2       |      icmp|   0|  0|  13|          17|          16|
    |or_ln1494_fu_122_p2        |        or|   0|  0|   2|           1|           1|
    |alpha_V_2_fu_106_p3        |    select|   0|  0|  17|           1|          17|
    |flag_V_fu_128_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln1494_1_fu_114_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln24_fu_98_p3       |    select|   0|  0|  17|           1|          17|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 138|          73|         121|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |cos_out    |  14|          3|   16|         48|
    +-----------+----+-----------+-----+-----------+
    |Total      |  39|          8|   17|         53|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |alpha_V_2_reg_150                        |  17|   0|   17|          0|
    |ap_CS_fsm                                |   4|   0|    4|          0|
    |flag_V_reg_155                           |   2|   0|    2|          0|
    |flag_delay_V_reg_165                     |   2|   0|    2|          0|
    |grp_cordic_calculate_fu_62_ap_start_reg  |   1|   0|    1|          0|
    |mycos_V_reg_160                          |  16|   0|   16|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  42|   0|   42|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        cordic|  return value|
|full_alpha      |   in|   17|     ap_none|    full_alpha|        scalar|
|sin_out         |  out|   16|      ap_vld|       sin_out|       pointer|
|sin_out_ap_vld  |  out|    1|      ap_vld|       sin_out|       pointer|
|cos_out         |  out|   16|      ap_vld|       cos_out|       pointer|
|cos_out_ap_vld  |  out|    1|      ap_vld|       cos_out|       pointer|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%full_alpha_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %full_alpha" [src/cordic.cpp:124]   --->   Operation 5 'read' 'full_alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (2.43ns)   --->   "%icmp_ln1494 = icmp_sgt  i17 %full_alpha_read, i17 25735"   --->   Operation 6 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (2.10ns)   --->   "%alpha_V = sub i17 51471, i17 %full_alpha_read"   --->   Operation 7 'sub' 'alpha_V' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (2.43ns)   --->   "%icmp_ln1495 = icmp_slt  i17 %full_alpha_read, i17 105337"   --->   Operation 8 'icmp' 'icmp_ln1495' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (2.10ns)   --->   "%alpha_V_1 = sub i17 79601, i17 %full_alpha_read"   --->   Operation 9 'sub' 'alpha_V_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node alpha_V_2)   --->   "%select_ln24 = select i1 %icmp_ln1495, i17 %alpha_V_1, i17 %full_alpha_read" [src/cordic.cpp:24]   --->   Operation 10 'select' 'select_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.78ns) (out node of the LUT)   --->   "%alpha_V_2 = select i1 %icmp_ln1494, i17 %alpha_V, i17 %select_ln24"   --->   Operation 11 'select' 'alpha_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node flag_V)   --->   "%select_ln1494_1 = select i1 %icmp_ln1494, i2 2, i2 3"   --->   Operation 12 'select' 'select_ln1494_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node flag_V)   --->   "%or_ln1494 = or i1 %icmp_ln1494, i1 %icmp_ln1495"   --->   Operation 13 'or' 'or_ln1494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.99ns) (out node of the LUT)   --->   "%flag_V = select i1 %or_ln1494, i2 %select_ln1494_1, i2 0"   --->   Operation 14 'select' 'flag_V' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.79>
ST_2 : Operation 15 [2/2] (6.79ns)   --->   "%call_ret = call i34 @cordic_calculate, i17 %alpha_V_2, i2 %flag_V" [src/cordic.cpp:133]   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 6.79> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.89>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 16 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i17 %full_alpha"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i17 %full_alpha, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %sin_out"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %sin_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %cos_out"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %cos_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (5.76ns)   --->   "%call_ret = call i34 @cordic_calculate, i17 %alpha_V_2, i2 %flag_V" [src/cordic.cpp:133]   --->   Operation 23 'call' 'call_ret' <Predicate = true> <Delay = 5.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%mysin_V = extractvalue i34 %call_ret" [src/cordic.cpp:133]   --->   Operation 24 'extractvalue' 'mysin_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%mycos_V = extractvalue i34 %call_ret" [src/cordic.cpp:133]   --->   Operation 25 'extractvalue' 'mycos_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%flag_delay_V = extractvalue i34 %call_ret" [src/cordic.cpp:133]   --->   Operation 26 'extractvalue' 'flag_delay_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln110 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %sin_out, i16 %mysin_V" [src/cordic.cpp:110]   --->   Operation 27 'write' 'write_ln110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.13ns)   --->   "%switch_ln99 = switch i2 %flag_delay_V, void, i2 2, void %_ZNK13ap_fixed_baseILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit36.i, i2 3, void %_ZNK13ap_fixed_baseILi16ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit.i" [src/cordic.cpp:99]   --->   Operation 28 'switch' 'switch_ln99' <Predicate = true> <Delay = 1.13>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln111 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %mycos_V" [src/cordic.cpp:111]   --->   Operation 29 'write' 'write_ln111' <Predicate = (flag_delay_V != 2 & flag_delay_V != 3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln112 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:112]   --->   Operation 30 'br' 'br_ln112' <Predicate = (flag_delay_V != 2 & flag_delay_V != 3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.07>
ST_4 : Operation 31 [1/1] (2.07ns)   --->   "%sub_ln703_1 = sub i16 0, i16 %mycos_V"   --->   Operation 31 'sub' 'sub_ln703_1' <Predicate = (flag_delay_V == 3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %sub_ln703_1" [src/cordic.cpp:107]   --->   Operation 32 'write' 'write_ln107' <Predicate = (flag_delay_V == 3)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln108 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:108]   --->   Operation 33 'br' 'br_ln108' <Predicate = (flag_delay_V == 3)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 0, i16 %mycos_V"   --->   Operation 34 'sub' 'sub_ln703' <Predicate = (flag_delay_V == 2)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln103 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %cos_out, i16 %sub_ln703" [src/cordic.cpp:103]   --->   Operation 35 'write' 'write_ln103' <Predicate = (flag_delay_V == 2)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln104 = br void %_Z11post_cordic8ap_fixedILi16ELi2EL9ap_q_mode5EL9ap_o_mode3ELi0EES2_7ap_uintILi2EERS2_S5_.exit" [src/cordic.cpp:104]   --->   Operation 36 'br' 'br_ln104' <Predicate = (flag_delay_V == 2)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln135 = ret" [src/cordic.cpp:135]   --->   Operation 37 'ret' 'ret_ln135' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ full_alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sin_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ cos_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
full_alpha_read   (read         ) [ 00000]
icmp_ln1494       (icmp         ) [ 00000]
alpha_V           (sub          ) [ 00000]
icmp_ln1495       (icmp         ) [ 00000]
alpha_V_1         (sub          ) [ 00000]
select_ln24       (select       ) [ 00000]
alpha_V_2         (select       ) [ 00110]
select_ln1494_1   (select       ) [ 00000]
or_ln1494         (or           ) [ 00000]
flag_V            (select       ) [ 00110]
spectopmodule_ln0 (spectopmodule) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
call_ret          (call         ) [ 00000]
mysin_V           (extractvalue ) [ 00000]
mycos_V           (extractvalue ) [ 00001]
flag_delay_V      (extractvalue ) [ 00011]
write_ln110       (write        ) [ 00000]
switch_ln99       (switch       ) [ 00000]
write_ln111       (write        ) [ 00000]
br_ln112          (br           ) [ 00000]
sub_ln703_1       (sub          ) [ 00000]
write_ln107       (write        ) [ 00000]
br_ln108          (br           ) [ 00000]
sub_ln703         (sub          ) [ 00000]
write_ln103       (write        ) [ 00000]
br_ln104          (br           ) [ 00000]
ret_ln135         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="full_alpha">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full_alpha"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sin_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cos_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic_calculate"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="full_alpha_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="17" slack="0"/>
<pin id="44" dir="0" index="1" bw="17" slack="0"/>
<pin id="45" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_alpha_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln110_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln110/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="16" slack="0"/>
<pin id="58" dir="0" index="2" bw="16" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/3 write_ln107/4 write_ln103/4 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_cordic_calculate_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="34" slack="0"/>
<pin id="64" dir="0" index="1" bw="17" slack="1"/>
<pin id="65" dir="0" index="2" bw="2" slack="1"/>
<pin id="66" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="1"/>
<pin id="71" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703_1/4 sub_ln703/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="icmp_ln1494_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="17" slack="0"/>
<pin id="76" dir="0" index="1" bw="17" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="alpha_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="17" slack="0"/>
<pin id="82" dir="0" index="1" bw="17" slack="0"/>
<pin id="83" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="alpha_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1495_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="17" slack="0"/>
<pin id="88" dir="0" index="1" bw="17" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1495/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="alpha_V_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="17" slack="0"/>
<pin id="94" dir="0" index="1" bw="17" slack="0"/>
<pin id="95" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="alpha_V_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="select_ln24_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="17" slack="0"/>
<pin id="101" dir="0" index="2" bw="17" slack="0"/>
<pin id="102" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln24/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="alpha_V_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="17" slack="0"/>
<pin id="109" dir="0" index="2" bw="17" slack="0"/>
<pin id="110" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="alpha_V_2/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="select_ln1494_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="2" slack="0"/>
<pin id="117" dir="0" index="2" bw="2" slack="0"/>
<pin id="118" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1494_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="or_ln1494_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1494/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="flag_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="2" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="1" index="3" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="flag_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="mysin_V_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="34" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mysin_V/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="mycos_V_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="34" slack="0"/>
<pin id="143" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="mycos_V/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="flag_delay_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="34" slack="0"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="flag_delay_V/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="alpha_V_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="17" slack="1"/>
<pin id="152" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="alpha_V_2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="flag_V_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="flag_V "/>
</bind>
</comp>

<comp id="160" class="1005" name="mycos_V_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="1"/>
<pin id="162" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mycos_V "/>
</bind>
</comp>

<comp id="165" class="1005" name="flag_delay_V_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="2" slack="1"/>
<pin id="167" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="flag_delay_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="38" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="38" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="67"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="68" pin="2"/><net_sink comp="55" pin=2"/></net>

<net id="78"><net_src comp="42" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="42" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="2"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="42" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="86" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="92" pin="2"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="42" pin="2"/><net_sink comp="98" pin=2"/></net>

<net id="111"><net_src comp="74" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="80" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="98" pin="3"/><net_sink comp="106" pin=2"/></net>

<net id="119"><net_src comp="74" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="126"><net_src comp="74" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="86" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="122" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="114" pin="3"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="62" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="144"><net_src comp="62" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="149"><net_src comp="62" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="106" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="158"><net_src comp="128" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="163"><net_src comp="141" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="168"><net_src comp="146" pin="1"/><net_sink comp="165" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sin_out | {3 }
	Port: cos_out | {3 4 }
 - Input state : 
	Port: cordic : full_alpha | {1 }
  - Chain level:
	State 1
		select_ln24 : 1
		alpha_V_2 : 2
		select_ln1494_1 : 1
		or_ln1494 : 1
		flag_V : 1
	State 2
	State 3
		mysin_V : 1
		mycos_V : 1
		flag_delay_V : 1
		write_ln110 : 2
		switch_ln99 : 2
		write_ln111 : 2
	State 4
		write_ln107 : 1
		write_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   call   | grp_cordic_calculate_fu_62 |   505   |   2378  |
|----------|----------------------------|---------|---------|
|          |          grp_fu_68         |    0    |    23   |
|    sub   |        alpha_V_fu_80       |    0    |    24   |
|          |       alpha_V_1_fu_92      |    0    |    24   |
|----------|----------------------------|---------|---------|
|          |      select_ln24_fu_98     |    0    |    17   |
|  select  |      alpha_V_2_fu_106      |    0    |    17   |
|          |   select_ln1494_1_fu_114   |    0    |    2    |
|          |        flag_V_fu_128       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln1494_fu_74     |    0    |    13   |
|          |      icmp_ln1495_fu_86     |    0    |    13   |
|----------|----------------------------|---------|---------|
|    or    |      or_ln1494_fu_122      |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | full_alpha_read_read_fu_42 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln110_write_fu_48  |    0    |    0    |
|          |       grp_write_fu_55      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       mysin_V_fu_136       |    0    |    0    |
|extractvalue|       mycos_V_fu_141       |    0    |    0    |
|          |     flag_delay_V_fu_146    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |   505   |   2515  |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  alpha_V_2_reg_150 |   17   |
|   flag_V_reg_155   |    2   |
|flag_delay_V_reg_165|    2   |
|   mycos_V_reg_160  |   16   |
+--------------------+--------+
|        Total       |   37   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_55 |  p2  |   2  |  16  |   32   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   32   ||  1.588  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   505  |  2515  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   37   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   542  |  2524  |
+-----------+--------+--------+--------+
