#-----------------------------------------------------------
# Webtalk v2017.4.1 (64-bit)
# SW Build 2117270 on Tue Jan 30 15:32:00 MST 2018
# IP Build 2095745 on Tue Jan 30 17:13:15 MST 2018
# Start of session at: Fri Apr 27 03:03:48 2018
# Process ID: 11144
# Current directory: C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim/xsim.dir/uart_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim/webtalk.log
# Journal file: C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim/xsim.dir/uart_tb_time_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/arody/Documents/GitHub/490VHDL/490/BasysUart/BasysUart.sim/sim_1/synth/timing/xsim/xsim.dir/uart_tb_time_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Apr 27 03:03:50 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 27 03:03:50 2018...
