<div align="center">

# ğŸ§ª UVM-SV Cookbook

![UVM Version](https://img.shields.io/badge/UVM-1.2-yellow)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-2017-blue)
![License](https://img.shields.io/badge/License-MIT-green)

**UVM/SystemVerilog å…¥é—¨æ•™ç¨‹ - é€šè¿‡å¯è¿è¡Œçš„ä»£ç ç‰‡æ®µå­¦ä¹ **

[English](README.md) | [ä¸­æ–‡](README_CN.md)

---

## ğŸ“š å­¦ä¹ è·¯çº¿å›¾

```
æ–°æ‰‹æ¨èå­¦ä¹ è·¯å¾„ (30å¤©):

ç¬¬1å‘¨: SVåŸºç¡€
â”œâ”€â”€ Day 1-2:   01-sv-fundamentals/01-data-types/
â”œâ”€â”€ Day 3:     01-sv-fundamentals/03-interfaces/
â”œâ”€â”€ Day 4-5:   01-sv-fundamentals/04-classes-oop/
â””â”€â”€ Day 6-7:   01-sv-fundamentals/05-randomization/

ç¬¬2å‘¨: UVMåŸºç¡€
â”œâ”€â”€ Day 8-9:   02-uvm-phases/
â”œâ”€â”€ Day 10-12: 03-uvm-components/
â””â”€â”€ Day 13-14: 04-uvm-transactions/

ç¬¬3å‘¨: UVMè¿›é˜¶
â”œâ”€â”€ Day 15-17: 05-tlm-communication/
â”œâ”€â”€ Day 18-20: 06-configuration/
â””â”€â”€ Day 21-22: 07-sequences-advanced/

ç¬¬4å‘¨: å®æˆ˜+æ–¹æ³•å­¦
â”œâ”€â”€ Day 23-26: 09-integrated-examples/
â””â”€â”€ Day 27-30: 10-methodology/
```

## ğŸ“ ç›®å½•ç»“æ„

### 01-sv-fundamentals - SystemVerilog åŸºç¡€

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-data-types/` | æ•°æ®ç±»å‹ | logic, bit, struct, enum |
| `02-procedural-blocks/` | è¿‡ç¨‹å— | always_ff, always_comb, initial |
| `03-interfaces/` | æ¥å£ | interface, modport, clocking |
| `04-classes-oop/` | é¢å‘å¯¹è±¡ | ç±», ç»§æ‰¿, è™šæ–¹æ³• |
| `05-randomization/` | éšæœºåŒ– | constraint, rand |
| `06-threads-communication/` | çº¿ç¨‹é€šä¿¡ | fork-join, mailbox |

### 02-uvm-phases - UVM é˜¶æ®µæœºåˆ¶

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-build-phase/` | æ„å»ºé˜¶æ®µ | ç»„ä»¶åˆ›å»º |
| `02-connect-phase/` | è¿æ¥é˜¶æ®µ | TLMç«¯å£è¿æ¥ |
| `03-end_of_elaboration/` |  elaboration | é…ç½®æ£€æŸ¥ |
| `04-run-phase/` | è¿è¡Œé˜¶æ®µ | raise/drop objection |
| `05-report-phase/` | æŠ¥å‘Šé˜¶æ®µ | ç»“æœæ”¶é›† |
| `06-final-phase/` | ç»“æŸé˜¶æ®µ | ä»¿çœŸç»ˆæ­¢ |

### 03-uvm-components - UVM ç»„ä»¶ä½“ç³»

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-uvm_component/` | ç»„ä»¶åŸºç±» | å±‚æ¬¡ç»“æ„ |
| `02-uvm_env/` | ç¯å¢ƒå®¹å™¨ | ç»„ä»¶ç»„ç»‡ |
| `03-uvm_agent/` | ä»£ç† | sequencer/driver/monitor |
| `04-uvm_driver/` | é©±åŠ¨ | æ¿€åŠ±ç”Ÿæˆ |
| `05-uvm_monitor/` | ç›‘æ§ | ä¿¡å·é‡‡æ · |
| `06-uvm_sequencer/` | ä»²è£å™¨ | åºåˆ—è°ƒåº¦ |
| `07-uvm_scoreboard/` | è®¡åˆ†æ¿ | æ•°æ®æ¯”å¯¹ |

### 04-uvm-transactions - äº‹åŠ¡å¤„ç†

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-uvm_sequence_item/` | äº‹åŠ¡é¡¹ | field_automation |
| `02-uvm_sequence/` | åºåˆ— | body(), pre_body() |
| `03-sequence-lib/` | åºåˆ—åº“ | åµŒå¥—åºåˆ— |
| `04-virtual-sequences/` | è™šæ‹Ÿåºåˆ— | è·¨agentåè°ƒ |
| `05-sequence-arbitration/` | ä»²è£ | ä¼˜å…ˆçº§ |

### 05-tlm-communication - TLMé€šä¿¡

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-put-get-ports/` | é˜»å¡ä¼ è¾“ | put, get |
| `02-analysis-ports/` | å¹¿æ’­ | monitorâ†’scoreboard |
| `03-exports-imp/` | ç«¯å£å®ç° | export, imp |
| `04-sockets/` | åŒå‘é€šä¿¡ | socket |

### 06-configuration - é…ç½®æœºåˆ¶

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-uvm_config_db/` | é…ç½®æ•°æ®åº“ | set/get |
| `02-uvm_resource_db/` | èµ„æºæ•°æ®åº“ | å…¨å±€å…±äº« |
| `03-factory-override/` | å·¥å‚æœºåˆ¶ | ç±»å‹æ›¿æ¢ |
| `04-config-object/` | é…ç½®å¯¹è±¡ | æ¨èåšæ³• |

### 07-sequences-advanced - åºåˆ—é«˜çº§

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-sequence-hooks/` | é’©å­å‡½æ•° | pre/post_body |
| `02-response-handling/` | å“åº”å¤„ç† | get_response |
| `03-pipelined-sequences/` | æµæ°´åŒ– | å¹¶å‘äº‹åŠ¡ |
| `04-error-injection/` | é”™è¯¯æ³¨å…¥ | è¾¹ç•Œæµ‹è¯• |

### 08-reporting-messaging - æŠ¥å‘Šæœºåˆ¶

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-uvm_report_handler/` | æ¶ˆæ¯å® | ä¸¥é‡æ€§åˆ†çº§ |
| `02-log-files/` | æ—¥å¿—ç®¡ç† | æ–‡ä»¶é‡å®šå‘ |
| `03-coverage-collection/` | è¦†ç›–ç‡ | covergroup |

### 09-integrated-examples - ç»¼åˆå®æˆ˜

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-ader-full-env/` | åŠ æ³•å™¨ | å®Œæ•´UVMç¯å¢ƒ |
| `02-ahb-lite-svtb/` | AHB-Lite | æ€»çº¿åè®®éªŒè¯ |
| `03-fifo-verification/` | FIFO | è¾¹ç•Œæ¡ä»¶æµ‹è¯• |
| `04-uart-controller/` | UART | å¯„å­˜å™¨+ä¸­æ–­ |

### 10-methodology - æ–¹æ³•å­¦æœ€ä½³å®è·µ

| ç›®å½• | ä¸»é¢˜ | æè¿° |
|------|------|------|
| `01-testbench-architecture/` | æ¶æ„è®¾è®¡ | å¯é‡ç”¨æ€§ |
| `02-regression-scripts/` | å›å½’è„šæœ¬ | Makefile |
| `03-coverage-driven/` | CDVæµç¨‹ | è¦†ç›–ç‡é©±åŠ¨ |
| `04-uvm-ieee-compliance/` | æ ‡å‡†åˆè§„ | 1800.2 |

### common/ - å…±äº«èµ„æº

```
common/
â”œâ”€â”€ dut/              # é€šç”¨DUT (ALU, FIFO, RAM)
â”œâ”€â”€ utils/            # å®å®šä¹‰ã€åŒ…æ–‡ä»¶
â””â”€â”€ scripts/          # ç¼–è¯‘è„šæœ¬
    â”œâ”€â”€ run_vcs.sh    # VCS
    â”œâ”€â”€ run_xrun.sh   # Xcelium
    â””â”€â”€ run_questa.sh # Questa
```

## ğŸš€ å¿«é€Ÿå¼€å§‹

### ç¯å¢ƒè¦æ±‚

```bash
# å¿…éœ€å·¥å…·
- VCS 2023+ | Xcelium | Questa
- UVM 1.2 (IEEE 1800.2-2021)
- GNU Make 4.0+
```

### è¿è¡Œç¬¬ä¸€ä¸ªç¤ºä¾‹

```bash
# è¿›å…¥ç¬¬ä¸€ä¸ªç¤ºä¾‹
cd 01-sv-fundamentals/01-data-types

# ç¼–è¯‘å¹¶è¿è¡Œ
make

# æŸ¥çœ‹æ³¢å½¢
make waves
```

### æ·»åŠ æ–°ç¤ºä¾‹

å‚è€ƒ [CONTRIBUTING.md](CONTRIBUTING.md)

## ğŸ¯ æŸ¥æ‰¾è¡¨

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| å¦‚ä½•å®šä¹‰äº‹åŠ¡? | `04-uvm-transactions/01-uvm_sequence_item/` |
| å¦‚ä½•è¿æ¥ç»„ä»¶? | `02-uvm-phases/02-connect-phase/` |
| å¦‚ä½•é…ç½®ç»„ä»¶? | `06-configuration/01-uvm_config_db/` |
| å¦‚ä½•å‘é€åºåˆ—? | `04-uvm-transactions/02-uvm_sequence/` |
| å¦‚ä½•åšè¦†ç›–ç‡? | `08-reporting-messaging/03-coverage-collection/` |
| å¦‚ä½•åˆ›å»ºå®Œæ•´ç¯å¢ƒ? | `09-integrated-examples/01-ader-full-env/` |

## ğŸ¤ è´¡çŒ®æŒ‡å—

æ¬¢è¿è´¡çŒ®æ–°ç¤ºä¾‹! å‚è€ƒ [CONTRIBUTING.md](CONTRIBUTING.md)

## ğŸ“„ è®¸å¯è¯

MIT License

## ğŸ‘¤ ä½œè€…

GitHub: [@jingzhoushii](https://github.com/jingzhoushii)

---

**Happy Learning! ğŸ§ª**

</div>
