
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /opt/tools/xilinx/Vivado/2018.3/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/tools/xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'lau' on host 'u0-lau' (Linux_x86_64 version 4.4.0-169-generic) on Wed Feb 05 17:43:22 PST 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.5 LTS
INFO: [HLS 200-10] In directory '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual'
INFO: [HLS 200-10] Creating and opening project '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device'.
INFO: [HLS 200-10] Adding design file 'kernel.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-fsgd2104-3-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.3ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'kernel.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 50986 ; free virtual = 52403
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 435.004 ; gain = 0.051 ; free physical = 50986 ; free virtual = 52403
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (kernel.cpp:229).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (kernel.cpp:224).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (kernel.cpp:218).
INFO: [XFORM 203-603] Inlining function 'output_list' into 'process_top' (kernel.cpp:211).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 46593 ; free virtual = 48013
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::malloc' into 'add' (kernel.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::malloc' into 'add_at' (kernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::free' into 'remove_node' (kernel.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'init' into 'process_top' (kernel.cpp:203) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (kernel.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (kernel.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (kernel.cpp:222) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 46576 ; free virtual = 47996
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::malloc' into 'add' (kernel.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::malloc' into 'add_at' (kernel.cpp:78) automatically.
INFO: [XFORM 203-602] Inlining function 'Allocator<NODE>::free' into 'remove_node' (kernel.cpp:90) automatically.
INFO: [XFORM 203-602] Inlining function 'add' into 'process_top' (kernel.cpp:206) automatically.
INFO: [XFORM 203-602] Inlining function 'add_at' into 'process_top' (kernel.cpp:216) automatically.
INFO: [XFORM 203-602] Inlining function 'remove_node' into 'process_top' (kernel.cpp:222) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4722.953 ; gain = 4288.000 ; free physical = 46545 ; free virtual = 47965
INFO: [HLS 200-444] Inferring multiple bus burst read of variable length on port 'gmem' (kernel.cpp:205:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 4786.953 ; gain = 4352.000 ; free physical = 46533 ; free virtual = 47954
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'process_top' ...
WARNING: [SYN 201-107] Renaming port name 'process_top/input' to 'process_top/input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'process_top/output' to 'process_top/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.51 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 2.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 2.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_list' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_list'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 2.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_rec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_rec'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/n' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/input_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/output_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_top/fallback' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_top' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'list_noOffreeMemory' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'g_fallback' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'n', 'input_r' and 'fallback' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_top'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 2.097 GB.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_stack_ptr_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'reverse_rec_p_stack_location_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_top_list_freeMemory_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_list_space_data_info_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'process_top_list_space_next_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4786.953 ; gain = 4352.000 ; free physical = 46075 ; free virtual = 47517
INFO: [SYSC 207-301] Generating SystemC RTL for process_top.
INFO: [VHDL 208-304] Generating VHDL RTL for process_top.
INFO: [VLOG 209-307] Generating Verilog RTL for process_top.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:44:29 2020...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1326.613 ; gain = 2.016 ; free physical = 46273 ; free virtual = 47707
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1344.363 ; gain = 17.750 ; free physical = 46615 ; free virtual = 48049
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
</hls_inst/s_axi_control/Reg> is being mapped into </s_axi_control> at <0x00000000 [ 4K ]>
</m_axi_gmem/Reg> is being mapped into </hls_inst/Data_m_axi_gmem> at <0x44A00000 [ 64K ]>
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=bd_0_ap_clk_0 
Wrote  : </home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
Using BD top: bd_0_wrapper
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/sim/bd_0.v
VHDL Output written to : /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Block Design Tcl file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hw_handoff/bd_0_bd.tcl
Generated Hardware Definition File /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.hwdef
[Wed Feb  5 17:45:04 2020] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Feb  5 17:45:04 2020] Launched synth_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/runme.log
[Wed Feb  5 17:45:04 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1345.379 ; gain = 14.750 ; free physical = 42458 ; free virtual = 43930
Command: synth_design -top bd_0_wrapper -part xcvu9p-fsgd2104-3-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 359206 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1494.156 ; gain = 81.000 ; free physical = 42255 ; free virtual = 43727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-358843-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (1#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/.Xil/Vivado-358843-u0-lau/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (2#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (3#1) [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1547.906 ; gain = 134.750 ; free physical = 42226 ; free virtual = 43699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.906 ; gain = 134.750 ; free physical = 42212 ; free virtual = 43686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1547.906 ; gain = 134.750 ; free physical = 42212 ; free virtual = 43686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2524.625 ; gain = 0.000 ; free physical = 41002 ; free virtual = 42481
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2524.625 ; gain = 0.000 ; free physical = 41002 ; free virtual = 42481
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2524.625 ; gain = 0.000 ; free physical = 41002 ; free virtual = 42480
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2524.625 ; gain = 1111.469 ; free physical = 40710 ; free virtual = 42189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-fsgd2104-3-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2524.625 ; gain = 1111.469 ; free physical = 40710 ; free virtual = 42189
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for bd_0_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_0_i/hls_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:53 . Memory (MB): peak = 2524.625 ; gain = 1111.469 ; free physical = 40707 ; free virtual = 42186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:53 . Memory (MB): peak = 2524.625 ; gain = 1111.469 ; free physical = 40701 ; free virtual = 42181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:54 . Memory (MB): peak = 2524.625 ; gain = 1111.469 ; free physical = 40670 ; free virtual = 42152
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2813.125 ; gain = 1399.969 ; free physical = 40491 ; free virtual = 42044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2813.125 ; gain = 1399.969 ; free physical = 40490 ; free virtual = 42044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:56 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40490 ; free virtual = 42044
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40493 ; free virtual = 42048
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40493 ; free virtual = 42048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40494 ; free virtual = 42048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40494 ; free virtual = 42048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40494 ; free virtual = 42048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40493 ; free virtual = 42048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |bd_0_hls_inst_0 |     1|
+------+----------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   208|
|2     |  bd_0_i |bd_0   |   208|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.141 ; gain = 1408.984 ; free physical = 40493 ; free virtual = 42048
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:14 . Memory (MB): peak = 2822.141 ; gain = 432.266 ; free physical = 40520 ; free virtual = 42074
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:57 . Memory (MB): peak = 2822.148 ; gain = 1408.984 ; free physical = 40530 ; free virtual = 42085
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.055 ; gain = 0.000 ; free physical = 40467 ; free virtual = 41961
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:02:00 . Memory (MB): peak = 2887.055 ; gain = 1523.832 ; free physical = 40500 ; free virtual = 41994
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.055 ; gain = 0.000 ; free physical = 40502 ; free virtual = 41996
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 17:50:51 2020...
[Wed Feb  5 17:50:52 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:03:17 ; elapsed = 00:05:48 . Memory (MB): peak = 1614.320 ; gain = 4.000 ; free physical = 42196 ; free virtual = 43688
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xcvu9p-fsgd2104-3-e
INFO: [Project 1-454] Reading design checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.srcs/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
Finished Parsing XDC File [/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/process_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2601.020 ; gain = 0.000 ; free physical = 41129 ; free virtual = 42617
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:44 . Memory (MB): peak = 2601.020 ; gain = 986.699 ; free physical = 41129 ; free virtual = 42617
Running report: report_utilization -file ./report/process_top_utilization_synth.rpt
Contents of report file './report/process_top_utilization_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 17:51:36 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Synthesized
-------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs*                  | 3029 |     0 |   1182240 |  0.26 |
|   LUT as Logic             | 2930 |     0 |   1182240 |  0.25 |
|   LUT as Memory            |   99 |     0 |    591840 |  0.02 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   99 |     0 |           |       |
| CLB Registers              | 3727 |     0 |   2364480 |  0.16 |
|   Register as Flip Flop    | 3727 |     0 |   2364480 |  0.16 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  108 |     0 |    147780 |  0.07 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 265   |          Yes |         Set |            - |
| 3462  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  267 |     0 |      2160 | 12.36 |
|   RAMB36/FIFO*    |  266 |     0 |      2160 | 12.31 |
|     RAMB36E2 only |  266 |       |           |       |
|   RAMB18          |    2 |     0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


4. I/O
------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| Bonded IOB |    0 |     0 |       676 |  0.00 |
+------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3462 |            Register |
| LUT4     | 1061 |                 CLB |
| LUT3     |  811 |                 CLB |
| LUT6     |  793 |                 CLB |
| LUT2     |  357 |                 CLB |
| LUT5     |  289 |                 CLB |
| RAMB36E2 |  266 |           Block Ram |
| FDSE     |  265 |            Register |
| LUT1     |  149 |                 CLB |
| CARRY8   |  108 |                 CLB |
| SRL16E   |   99 |                 CLB |
| RAMB18E2 |    2 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   CLBM                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB LUTs                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Logic             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   LUT as Memory            |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CLB Registers              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| CARRY8                     |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F7 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB36/FIFO              |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|   RAMB18                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:01:12 ; elapsed = 00:01:46 . Memory (MB): peak = 4143.391 ; gain = 1542.371 ; free physical = 38480 ; free virtual = 40002
Contents of report file './report/process_top_timing_synth.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 17:53:22 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.477        0.000                      0                14481        0.071        0.000                      0                14481        1.155        0.000                       0                  4112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.477        0.000                      0                14481        0.071        0.000                      0                14481        1.155        0.000                       0                  4112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_21/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.437ns  (logic 1.208ns (49.569%)  route 1.229ns (50.431%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4111, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_21/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_21/DOUTADOUT[1]
                         net (fo=7, unplaced)         0.257     1.143    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[43]
                         LUT4 (Prop_LUT4_I0_O)        0.090     1.233 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_28/O
                         net (fo=1, unplaced)         0.187     1.420    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_28_n_2
                         LUT5 (Prop_LUT5_I4_O)        0.032     1.452 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_22/O
                         net (fo=1, unplaced)         0.115     1.567    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_22_n_2
                         LUT6 (Prop_LUT6_I0_O)        0.136     1.703 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=32, unplaced)        0.247     1.950    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/ram_reg_0_2
                         LUT4 (Prop_LUT4_I3_O)        0.032     1.982 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/ram_reg_0_i_64/O
                         net (fo=1, unplaced)         0.145     2.127    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/grp_reverse_rec_fu_625_list_space_next_we0
                         LUT5 (Prop_LUT5_I2_O)        0.032     2.159 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/ram_reg_0_i_18__0/O
                         net (fo=128, unplaced)       0.278     2.437    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_17[0]
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4111, unset)         0.000     3.300    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
                         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
                         RAMB36E2 (Setup_RAMB36E2_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -2.437    
  -------------------------------------------------------------------
                         slack                                  0.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/p_0_rec_i3_reg_564_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/phitmp5_reg_1141_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.117ns  (logic 0.056ns (47.863%)  route 0.061ns (52.137%))
  Logic Levels:           1  (CARRY8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4111, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/p_0_rec_i3_reg_564_reg[29]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  bd_0_i/hls_inst/inst/p_0_rec_i3_reg_564_reg[29]/Q
                         net (fo=2, unplaced)         0.054     0.092    bd_0_i/hls_inst/inst/p_0_rec_i3_reg_564_reg_n_2_[29]
                         CARRY8 (Prop_CARRY8_S[4]_O[4])
                                                      0.018     0.110 r  bd_0_i/hls_inst/inst/phitmp5_reg_1141_reg[29]_i_2/O[4]
                         net (fo=1, unplaced)         0.007     0.117    bd_0_i/hls_inst/inst/phitmp5_fu_879_p2[29]
                         FDRE                                         r  bd_0_i/hls_inst/inst/phitmp5_reg_1141_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4111, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/phitmp5_reg_1141_reg[29]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    bd_0_i/hls_inst/inst/phitmp5_reg_1141_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155                bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK




Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4143.391 ; gain = 0.000 ; free physical = 38480 ; free virtual = 40002
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4175.406 ; gain = 0.000 ; free physical = 38448 ; free virtual = 39982
[Wed Feb  5 17:53:27 2020] Launched impl_1...
Run output will be captured here: /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/runme.log
[Wed Feb  5 17:53:27 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1343.883 ; gain = 0.000 ; free physical = 38303 ; free virtual = 39830
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcvu9p-fsgd2104-3-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.219 ; gain = 0.000 ; free physical = 37685 ; free virtual = 39215
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:28 ; elapsed = 00:00:58 . Memory (MB): peak = 2611.219 ; gain = 1267.336 ; free physical = 37684 ; free virtual = 39214
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/xilinx/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2770.934 ; gain = 87.031 ; free physical = 37671 ; free virtual = 39199

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 11da8e53b

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2770.934 ; gain = 0.000 ; free physical = 37664 ; free virtual = 39191

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1080 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6c710494

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37678 ; free virtual = 39206
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 45ba608f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37678 ; free virtual = 39206
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: bd972491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37676 ; free virtual = 39204
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: bd972491

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37677 ; free virtual = 39205
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 898400a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37675 ; free virtual = 39203
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 898400a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37675 ; free virtual = 39203
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               3  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2821.930 ; gain = 0.000 ; free physical = 37676 ; free virtual = 39203
Ending Logic Optimization Task | Checksum: 898400a1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2821.930 ; gain = 24.012 ; free physical = 37676 ; free virtual = 39204

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.477 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 268 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 536
Ending PowerOpt Patch Enables Task | Checksum: 898400a1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36441 ; free virtual = 37966
Ending Power Optimization Task | Checksum: 898400a1

Time (s): cpu = 00:01:29 ; elapsed = 00:01:44 . Memory (MB): peak = 4602.137 ; gain = 1780.207 ; free physical = 36457 ; free virtual = 37982

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 898400a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36456 ; free virtual = 37981

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36456 ; free virtual = 37981
Ending Netlist Obfuscation Task | Checksum: 898400a1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36456 ; free virtual = 37981
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:38 ; elapsed = 00:01:54 . Memory (MB): peak = 4602.137 ; gain = 1968.168 ; free physical = 36454 ; free virtual = 37978
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36453 ; free virtual = 37978
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36432 ; free virtual = 37969
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36431 ; free virtual = 37977
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36426 ; free virtual = 37953
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36421 ; free virtual = 37948
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5c77d380

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36421 ; free virtual = 37948
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36421 ; free virtual = 37948

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 76219c23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 36298 ; free virtual = 37826

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132603a2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 35978 ; free virtual = 37506

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132603a2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 35977 ; free virtual = 37504
Phase 1 Placer Initialization | Checksum: 132603a2b

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 35973 ; free virtual = 37500

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1057dd0f3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 34837 ; free virtual = 36364

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_reg[40]_rep_n_2. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 39563 ; free virtual = 41118
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_55_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_55_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_5_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_5_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_32_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_32_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_57_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_57_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_35_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_35_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_17_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_17_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_37_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_37_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_60_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_60_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_62_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_62_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_10_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_10_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27_i_2__0_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7_i_2_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_36_i_1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_36_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/p_stack_previous_d0[37] could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_35_i_27 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_37_i_1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_37_i_1 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_42_i_2_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_42_i_2 could not be replicated
INFO: [Physopt 32-117] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_38_i_1_n_2 could not be optimized because driver bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_38_i_1 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 39561 ; free virtual = 41117

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            5  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            5  |              0  |                     1  |           0  |           7  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1998e212a

Time (s): cpu = 00:02:23 ; elapsed = 00:01:26 . Memory (MB): peak = 4602.137 ; gain = 0.000 ; free physical = 39550 ; free virtual = 41105
Phase 2 Global Placement | Checksum: 19f5dc662

Time (s): cpu = 00:02:32 ; elapsed = 00:01:30 . Memory (MB): peak = 4618.145 ; gain = 16.008 ; free physical = 39436 ; free virtual = 40992

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 19f5dc662

Time (s): cpu = 00:02:33 ; elapsed = 00:01:30 . Memory (MB): peak = 4618.145 ; gain = 16.008 ; free physical = 39427 ; free virtual = 40982

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1feecf5c6

Time (s): cpu = 00:02:35 ; elapsed = 00:01:31 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39384 ; free virtual = 40939

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16195b8d2

Time (s): cpu = 00:02:36 ; elapsed = 00:01:32 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39372 ; free virtual = 40927

Phase 3.4 IO Cut Optimizer
Phase 3.4 IO Cut Optimizer | Checksum: 1629c9941

Time (s): cpu = 00:02:37 ; elapsed = 00:01:32 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39367 ; free virtual = 40923

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19b40c424

Time (s): cpu = 00:02:40 ; elapsed = 00:01:35 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39365 ; free virtual = 40920

Phase 3.6 Small Shape Clustering
Phase 3.6 Small Shape Clustering | Checksum: 11ce3edfe

Time (s): cpu = 00:02:45 ; elapsed = 00:01:38 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39311 ; free virtual = 40867

Phase 3.7 Flow Legalize Slice Clusters
Phase 3.7 Flow Legalize Slice Clusters | Checksum: 17d92b8ad

Time (s): cpu = 00:02:46 ; elapsed = 00:01:39 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39313 ; free virtual = 40869

Phase 3.8 Slice Area Swap
Phase 3.8 Slice Area Swap | Checksum: 1d0b5568e

Time (s): cpu = 00:02:47 ; elapsed = 00:01:40 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 39338 ; free virtual = 40860

Phase 3.9 Commit Slice Clusters
Phase 3.9 Commit Slice Clusters | Checksum: aa402c4e

Time (s): cpu = 00:02:49 ; elapsed = 00:01:41 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 40076 ; free virtual = 41598

Phase 3.10 Re-assign LUT pins
Phase 3.10 Re-assign LUT pins | Checksum: c979f5fe

Time (s): cpu = 00:02:51 ; elapsed = 00:01:42 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46603 ; free virtual = 48126

Phase 3.11 Pipeline Register Optimization
Phase 3.11 Pipeline Register Optimization | Checksum: c4da6113

Time (s): cpu = 00:02:51 ; elapsed = 00:01:42 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46608 ; free virtual = 48131

Phase 3.12 Fast Optimization
Phase 3.12 Fast Optimization | Checksum: 1b016f749

Time (s): cpu = 00:03:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46603 ; free virtual = 48125
Phase 3 Detail Placement | Checksum: 1b016f749

Time (s): cpu = 00:03:11 ; elapsed = 00:01:56 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46604 ; free virtual = 48125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2320ddfec

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 2320ddfec

Time (s): cpu = 00:03:25 ; elapsed = 00:02:00 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46594 ; free virtual = 48116

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 2320ddfec

Time (s): cpu = 00:03:25 ; elapsed = 00:02:00 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46594 ; free virtual = 48116
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.764. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=-0.764. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1bca2f922

Time (s): cpu = 00:05:38 ; elapsed = 00:04:18 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46492 ; free virtual = 48014
Phase 4.1.1 Post Placement Optimization | Checksum: 1bca2f922

Time (s): cpu = 00:05:38 ; elapsed = 00:04:18 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46499 ; free virtual = 48021
Phase 4.1 Post Commit Optimization | Checksum: 1bca2f922

Time (s): cpu = 00:05:38 ; elapsed = 00:04:18 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46497 ; free virtual = 48020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bca2f922

Time (s): cpu = 00:05:39 ; elapsed = 00:04:19 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 46545 ; free virtual = 48068

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bca2f922

Time (s): cpu = 00:06:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 35388 ; free virtual = 36911

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 35386 ; free virtual = 36909
Phase 4.4 Final Placement Cleanup | Checksum: 11ed97742

Time (s): cpu = 00:06:10 ; elapsed = 00:04:49 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 35346 ; free virtual = 36868
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11ed97742

Time (s): cpu = 00:06:10 ; elapsed = 00:04:50 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 35282 ; free virtual = 36805
Ending Placer Task | Checksum: e4172f4a

Time (s): cpu = 00:06:10 ; elapsed = 00:04:50 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 35451 ; free virtual = 36974
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:17 ; elapsed = 00:04:57 . Memory (MB): peak = 4682.176 ; gain = 80.039 ; free physical = 35441 ; free virtual = 36964
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 35431 ; free virtual = 36954
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 35241 ; free virtual = 36767
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 34815 ; free virtual = 36355
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.68 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 34130 ; free virtual = 35674
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 33824 ; free virtual = 35368
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 32935 ; free virtual = 34462

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.764 | TNS=-41.994 |
Phase 1 Physical Synthesis Initialization | Checksum: 190591aa5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30960 ; free virtual = 32487
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.764 | TNS=-41.994 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_8_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30405 ; free virtual = 31932
Phase 2 Fanout Optimization | Checksum: 190591aa5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30405 ; free virtual = 31932

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 8 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_8_0.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2.  Re-placed instance bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_24_n_2.  Re-placed instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_24
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_30_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_30
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_29_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_29
INFO: [Physopt 32-662] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_27_n_2.  Did not re-place instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_27
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_36_n_2.  Re-placed instance bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_36
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.693 | TNS=-38.968 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29986 ; free virtual = 31514
Phase 3 Placement Based Optimization | Checksum: 16f340c31

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29986 ; free virtual = 31514

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 11 candidate nets for rewire optimization.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_29_n_2. Rewired (signal push) bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_30_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_37_n_2. Rewired (signal push) bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[20] to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_32_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_33_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_35_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_38_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_36_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_39_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_34_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_28_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-77] Pass 2. Identified 1 candidate net for rewire optimization.
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_37_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 2 nets. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29983 ; free virtual = 31513
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-38.643 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29983 ; free virtual = 31513
Phase 4 Rewire | Checksum: 1ad607cac

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29983 ; free virtual = 31513

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 10 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/grp_sort_list_fu_634/WEA[0]. Replicated 7 times.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_20_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_22_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7_i_2__0_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 2 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.647 | TNS=-38.151 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29863 ; free virtual = 31401
Phase 5 Critical Cell Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29863 ; free virtual = 31401

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29863 ; free virtual = 31401

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_location_U/reverse_rec_p_stack_location_ram_U/ram_reg_bram_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_59' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_4' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_41' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_42' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_43' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_44' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_45' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_46' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_47' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_48' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_49' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_5' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_51' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_53' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_54' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_55' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_56' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_57' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_58' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_59' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_6' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_60' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_61' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_62' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_63' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_8' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_ptr_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_9' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_10' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_11' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_12' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_13' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_14' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_15' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_16' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_17' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_18' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_19' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_20' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_21' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_22' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_23' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_24' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_26' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_28' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_29' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_3' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_30' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_31' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_32' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_33' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_34' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_35' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_36' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_37' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_38' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_39' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Common 17-14] Message 'Physopt 32-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29862 ; free virtual = 31401

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29862 ; free virtual = 31400

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29862 ; free virtual = 31400

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 22 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 5 nets.  Swapped 100 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 100 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.636 | TNS=-37.431 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507
Phase 10 Critical Pin Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 1c95268b2

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.636 | TNS=-37.431 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.071  |          3.026  |            0  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  Rewire             |          0.005  |          0.325  |            0  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  Critical Cell      |          0.041  |          0.492  |            8  |              0  |                     2  |           0  |           1  |  00:00:17  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.011  |          0.720  |            0  |              0  |                     5  |           0  |           1  |  00:00:16  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.128  |          4.564  |            8  |              0  |                    12  |           0  |          11  |  00:00:39  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29965 ; free virtual = 31507
Ending Physical Synthesis Task | Checksum: 148d9df56

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29963 ; free virtual = 31505
INFO: [Common 17-83] Releasing license: Implementation
272 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:48 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30018 ; free virtual = 31560
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30018 ; free virtual = 31560
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 30012 ; free virtual = 31558
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.94 . Memory (MB): peak = 4682.176 ; gain = 0.000 ; free physical = 29992 ; free virtual = 31551
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcvu9p'
INFO: [Common 17-1540] The version limit for your license is '2019.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 38f0a66e ConstDB: 0 ShapeSum: 9e686405 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rresp[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rresp[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rlast" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rlast". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_rvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_rvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_wready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_wready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_arready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_arready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem_awready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem_awready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: bf2e3aa6

Time (s): cpu = 00:04:04 ; elapsed = 00:02:57 . Memory (MB): peak = 5519.883 ; gain = 837.707 ; free physical = 26095 ; free virtual = 27670
Post Restoration Checksum: NetGraph: 675eb2de NumContArr: 57cf87c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf2e3aa6

Time (s): cpu = 00:04:04 ; elapsed = 00:02:57 . Memory (MB): peak = 5519.883 ; gain = 837.707 ; free physical = 26094 ; free virtual = 27669

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf2e3aa6

Time (s): cpu = 00:04:05 ; elapsed = 00:02:57 . Memory (MB): peak = 5519.883 ; gain = 837.707 ; free physical = 25959 ; free virtual = 27533

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf2e3aa6

Time (s): cpu = 00:04:05 ; elapsed = 00:02:57 . Memory (MB): peak = 5519.883 ; gain = 837.707 ; free physical = 25959 ; free virtual = 27533

Phase 2.4 Global Clock Net Routing
Phase 2.4 Global Clock Net Routing | Checksum: bf2e3aa6

Time (s): cpu = 00:04:12 ; elapsed = 00:03:05 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25985 ; free virtual = 27560

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 149adedba

Time (s): cpu = 00:04:20 ; elapsed = 00:03:08 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25980 ; free virtual = 27555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.545 | TNS=-25.542| WHS=-0.002 | THS=-0.002 |

Phase 2 Router Initialization | Checksum: 112150ec8

Time (s): cpu = 00:04:25 ; elapsed = 00:03:10 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25954 ; free virtual = 27529

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a8f60fa0

Time (s): cpu = 00:04:55 ; elapsed = 00:03:24 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25888 ; free virtual = 27463

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 625
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.919 | TNS=-119.359| WHS=0.024  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1252c04da

Time (s): cpu = 00:05:21 ; elapsed = 00:03:41 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25834 ; free virtual = 27409

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.868 | TNS=-116.368| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 20bdcf470

Time (s): cpu = 00:05:24 ; elapsed = 00:03:44 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25823 ; free virtual = 27398

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-115.856| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 23d53266e

Time (s): cpu = 00:05:32 ; elapsed = 00:03:52 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25901 ; free virtual = 27483
Phase 4 Rip-up And Reroute | Checksum: 23d53266e

Time (s): cpu = 00:05:32 ; elapsed = 00:03:52 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25909 ; free virtual = 27484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2515daf82

Time (s): cpu = 00:05:36 ; elapsed = 00:03:53 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 25901 ; free virtual = 27482
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-115.856| WHS=0.024  | THS=0.000  |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 116c4d15e

Time (s): cpu = 00:06:04 ; elapsed = 00:04:01 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27545 ; free virtual = 29137

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 116c4d15e

Time (s): cpu = 00:06:04 ; elapsed = 00:04:01 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27546 ; free virtual = 29137
Phase 5 Delay and Skew Optimization | Checksum: 116c4d15e

Time (s): cpu = 00:06:04 ; elapsed = 00:04:01 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27546 ; free virtual = 29137

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 178e00904

Time (s): cpu = 00:06:06 ; elapsed = 00:04:02 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27561 ; free virtual = 29138
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.798 | TNS=-70.673| WHS=0.024  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 178e00904

Time (s): cpu = 00:06:06 ; elapsed = 00:04:02 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27561 ; free virtual = 29138
Phase 6 Post Hold Fix | Checksum: 178e00904

Time (s): cpu = 00:06:07 ; elapsed = 00:04:02 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27560 ; free virtual = 29137

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.297942 %
  Global Horizontal Routing Utilization  = 0.219067 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 49.7653%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 50.7109%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 41.3462%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: cce8355c

Time (s): cpu = 00:06:11 ; elapsed = 00:04:04 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27547 ; free virtual = 29124

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: cce8355c

Time (s): cpu = 00:06:11 ; elapsed = 00:04:04 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27546 ; free virtual = 29123

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: cce8355c

Time (s): cpu = 00:06:12 ; elapsed = 00:04:05 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27398 ; free virtual = 28975

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.798 | TNS=-70.673| WHS=0.024  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: cce8355c

Time (s): cpu = 00:06:12 ; elapsed = 00:04:05 . Memory (MB): peak = 5623.988 ; gain = 941.812 ; free physical = 27497 ; free virtual = 29074
Skip laguna hold fix in PhysOpt in Router as non-negative WHS value: 3e-11 .
Time taken to check if laguna hold fix is required (in secs): 0

Phase 11 Physical Synthesis in Router

Phase 11.1 Physical Synthesis Initialization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.762 | TNS=-60.509 | WHS=0.030 | THS=0.000 |
Phase 11.1 Physical Synthesis Initialization | Checksum: cce8355c

Time (s): cpu = 00:06:44 ; elapsed = 00:04:32 . Memory (MB): peak = 6339.988 ; gain = 1657.812 ; free physical = 27355 ; free virtual = 28934
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 11.2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.762 | TNS=-60.509 | WHS=0.030 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/q0[25].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: ap_clk. Processed net: bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2_repN.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.762 | TNS=-60.509 | WHS=0.030 | THS=0.000 |
Phase 11.2 Critical Path Optimization | Checksum: cce8355c

Time (s): cpu = 00:06:48 ; elapsed = 00:04:34 . Memory (MB): peak = 6490.137 ; gain = 1807.961 ; free physical = 27737 ; free virtual = 29315
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6490.137 ; gain = 0.000 ; free physical = 27732 ; free virtual = 29311
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.762 | TNS=-60.509 | WHS=0.030 | THS=0.000 |
Phase 11 Physical Synthesis in Router | Checksum: cce8355c

Time (s): cpu = 00:06:49 ; elapsed = 00:04:35 . Memory (MB): peak = 6490.137 ; gain = 1807.961 ; free physical = 27789 ; free virtual = 29367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:49 ; elapsed = 00:04:35 . Memory (MB): peak = 6490.137 ; gain = 1807.961 ; free physical = 28027 ; free virtual = 29605
INFO: [Common 17-83] Releasing license: Implementation
298 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:06:58 ; elapsed = 00:04:43 . Memory (MB): peak = 6490.137 ; gain = 1807.961 ; free physical = 28027 ; free virtual = 29605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6490.137 ; gain = 0.000 ; free physical = 28028 ; free virtual = 29607
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 6490.137 ; gain = 0.000 ; free physical = 28022 ; free virtual = 29604
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 6490.137 ; gain = 0.000 ; free physical = 27993 ; free virtual = 29593
INFO: [Common 17-1381] The checkpoint '/home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 6578.180 ; gain = 88.043 ; free physical = 27816 ; free virtual = 29400
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 6578.180 ; gain = 0.000 ; free physical = 27792 ; free virtual = 29377
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
310 Infos, 98 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6578.180 ; gain = 0.000 ; free physical = 27322 ; free virtual = 28908
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6578.180 ; gain = 0.000 ; free physical = 27265 ; free virtual = 28851
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:08:06 2020...
[Wed Feb  5 18:08:11 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:14:44 . Memory (MB): peak = 4175.406 ; gain = 0.000 ; free physical = 30602 ; free virtual = 32191
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4240.086 ; gain = 11.672 ; free physical = 30109 ; free virtual = 31696
Restored from archive | CPU: 1.240000 secs | Memory: 16.349762 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4240.086 ; gain = 11.672 ; free physical = 30109 ; free virtual = 31696
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4240.086 ; gain = 0.000 ; free physical = 30106 ; free virtual = 31694
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4240.086 ; gain = 64.680 ; free physical = 30106 ; free virtual = 31694
Running report: report_route_status -file ./report/process_top_status_routed.rpt
Contents of report file './report/process_top_status_routed.rpt' is as follows:
Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       10078 :
       # of nets not needing routing.......... :        2630 :
           # of internally routed nets........ :        2465 :
           # of implicitly routed ports....... :         165 :
       # of routable nets..................... :        7448 :
           # of fully routed nets............. :        7448 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :


Running report: report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
Contents of report file './report/process_top_timing_paths_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 18:08:25 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/process_top_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.165ns (31.692%)  route 2.511ns (68.308%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.420     3.353    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y259       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     3.384 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_replica/O
                         net (fo=4, routed)           0.292     3.676    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2_repN
    RAMB36_X8Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 -0.762    

Slack (VIOLATED) :        -0.675ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.165ns (32.460%)  route 2.424ns (67.540%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.878     2.811    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y182       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.031     2.842 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0/O
                         net (fo=10, routed)          0.747     3.589    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0_n_2
    RAMB36_X8Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y49         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.589    
  -------------------------------------------------------------------
                         slack                                 -0.675    

Slack (VIOLATED) :        -0.656ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 1.165ns (32.633%)  route 2.405ns (67.367%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.878     2.811    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y182       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.031     2.842 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0/O
                         net (fo=10, routed)          0.728     3.570    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0_n_2
    RAMB36_X8Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y23         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.570    
  -------------------------------------------------------------------
                         slack                                 -0.656    

Slack (VIOLATED) :        -0.650ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_51/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 1.165ns (32.688%)  route 2.399ns (67.312%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.910     2.843    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y187       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.031     2.874 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50_i_2__0/O
                         net (fo=10, routed)          0.690     3.564    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_50_i_2__0_n_2
    RAMB36_X8Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_51/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y48         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_51/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y48         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_51
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.564    
  -------------------------------------------------------------------
                         slack                                 -0.650    

Slack (VIOLATED) :        -0.640ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_53/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.554ns  (logic 1.165ns (32.780%)  route 2.389ns (67.220%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.314     3.247    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X140Y197       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     3.278 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52_i_2__0/O
                         net (fo=10, routed)          0.276     3.554    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52_i_2__0_n_2
    RAMB36_X9Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_53/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X9Y40         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_53/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y40         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_53
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                 -0.640    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 1.165ns (33.040%)  route 2.361ns (66.960%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.768     2.701    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X99Y247        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.031     2.732 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0/O
                         net (fo=6, routed)           0.794     3.526    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2
    RAMB36_X8Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y51         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_27
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.526    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.578ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.492ns  (logic 1.165ns (33.362%)  route 2.327ns (66.638%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.479     2.412    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X104Y169       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.031     2.443 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40_i_2__0/O
                         net (fo=10, routed)          1.049     3.492    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40_i_2__0_n_2
    RAMB36_X8Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y26         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y26         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_40
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                 -0.578    

Slack (VIOLATED) :        -0.565ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.479ns  (logic 1.185ns (34.062%)  route 2.294ns (65.938%))
  Logic Levels:           4  (CARRY8=2 LUT4=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ap_clk
    RAMB36_X8Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X8Y50         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.895     0.895 r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/DOUTBDOUT[0]
                         net (fo=3, routed)           1.031     1.926    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/q1[12]
    SLICE_X90Y222        LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.135     2.061 r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/tmp_2_reg_158[0]_i_28/O
                         net (fo=1, routed)           0.019     2.080    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/tmp_2_reg_158[0]_i_28_n_2
    SLICE_X90Y222        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.100     2.180 r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/tmp_2_reg_158_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.023     2.203    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/tmp_2_reg_158_reg[0]_i_2_n_2
    SLICE_X90Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.024     2.227 r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/tmp_2_reg_158_reg[0]_i_1/CO[7]
                         net (fo=10, routed)          0.980     3.207    bd_0_i/hls_inst/inst/grp_sort_list_fu_634/CO[0]
    SLICE_X114Y252       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.031     3.238 r  bd_0_i/hls_inst/inst/grp_sort_list_fu_634/ram_reg_0_i_33_replica/O
                         net (fo=4, routed)           0.241     3.479    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/WEA[0]_repN_alias
    RAMB36_X8Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ap_clk
    RAMB36_X8Y50         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/list_space_data_info_U/process_top_list_space_data_info_ram_U/ram_reg_6
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 -0.565    

Slack (VIOLATED) :        -0.564ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_54/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 1.165ns (33.496%)  route 2.313ns (66.504%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.314     3.247    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X140Y197       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     3.278 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52_i_2__0/O
                         net (fo=10, routed)          0.200     3.478    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_52_i_2__0_n_2
    RAMB36_X9Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_54/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X9Y39         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_54/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X9Y39         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_54
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.478    
  -------------------------------------------------------------------
                         slack                                 -0.564    

Slack (VIOLATED) :        -0.563ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 1.165ns (33.506%)  route 2.312ns (66.494%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          0.878     2.811    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y182       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.031     2.842 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0/O
                         net (fo=10, routed)          0.635     3.477    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_0_i_18__0_n_2
    RAMB36_X8Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y45         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y45         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.477    
  -------------------------------------------------------------------
                         slack                                 -0.563    





Running report: report_utilization -file ./report/process_top_utilization_routed.rpt
Contents of report file './report/process_top_utilization_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb  5 18:08:26 2020
| Host         : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_utilization -file ./report/process_top_utilization_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcvu9pfsgd2104-3
| Design State : Fully Placed
--------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 2993 |     0 |   1182240 |  0.25 |
|   LUT as Logic             | 2938 |     0 |   1182240 |  0.25 |
|   LUT as Memory            |   55 |     0 |    591840 | <0.01 |
|     LUT as Distributed RAM |    0 |     0 |           |       |
|     LUT as Shift Register  |   55 |     0 |           |       |
| CLB Registers              | 3732 |     0 |   2364480 |  0.16 |
|   Register as Flip Flop    | 3732 |     0 |   2364480 |  0.16 |
|   Register as Latch        |    0 |     0 |   2364480 |  0.00 |
| CARRY8                     |  108 |     0 |    147780 |  0.07 |
| F7 Muxes                   |    2 |     0 |    591120 | <0.01 |
| F8 Muxes                   |    0 |     0 |    295560 |  0.00 |
| F9 Muxes                   |    0 |     0 |    147780 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 265   |          Yes |         Set |            - |
| 3467  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1209 |     0 |    147780 |  0.82 |
|   CLBL                                     |  655 |     0 |           |       |
|   CLBM                                     |  554 |     0 |           |       |
| LUT as Logic                               | 2938 |     0 |   1182240 |  0.25 |
|   using O5 output only                     |   35 |       |           |       |
|   using O6 output only                     | 2376 |       |           |       |
|   using O5 and O6                          |  527 |       |           |       |
| LUT as Memory                              |   55 |     0 |    591840 | <0.01 |
|   LUT as Distributed RAM                   |    0 |     0 |           |       |
|   LUT as Shift Register                    |   55 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |   11 |       |           |       |
|     using O5 and O6                        |   44 |       |           |       |
| CLB Registers                              | 3732 |     0 |   2364480 |  0.16 |
|   Register driven from within the CLB      | 2003 |       |           |       |
|   Register driven from outside the CLB     | 1729 |       |           |       |
|     LUT in front of the register is unused | 1220 |       |           |       |
|     LUT in front of the register is used   |  509 |       |           |       |
| Unique Control Sets                        |  105 |       |    295560 |  0.04 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  267 |     0 |      2160 | 12.36 |
|   RAMB36/FIFO*    |  266 |     0 |      2160 | 12.31 |
|     RAMB36E2 only |  266 |       |           |       |
|   RAMB18          |    2 |     0 |      4320 |  0.05 |
|     RAMB18E2 only |    2 |       |           |       |
| URAM              |    0 |     0 |       960 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      6840 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |       676 |  0.00 |
| HPIOB_M          |    0 |     0 |       312 |  0.00 |
| HPIOB_S          |    0 |     0 |       312 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        52 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       720 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       720 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |       240 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |      1560 |  0.00 |
| BITSLICE_TX      |    0 |     0 |       240 |  0.00 |
| RIU_OR           |    0 |     0 |       120 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    0 |     0 |      1800 |  0.00 |
|   BUFGCE             |    0 |     0 |       720 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |       120 |  0.00 |
|   BUFG_GT            |    0 |     0 |       720 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |       240 |  0.00 |
| PLL                  |    0 |     0 |        60 |  0.00 |
| MMCM                 |    0 |     0 |        30 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         9 |  0.00 |
| GTYE4_CHANNEL   |    0 |     0 |        76 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |        19 |  0.00 |
| ILKNE4          |    0 |     0 |         9 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        38 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        38 |  0.00 |
| PCIE40E4        |    0 |     0 |         6 |  0.00 |
| SYSMONE4        |    0 |     0 |         3 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |        12 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         3 |  0.00 |
| ICAPE3      |    0 |     0 |         6 |  0.00 |
| MASTER_JTAG |    0 |     0 |         3 |  0.00 |
| STARTUPE3   |    0 |     0 |         3 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 3467 |            Register |
| LUT4     | 1066 |                 CLB |
| LUT3     |  813 |                 CLB |
| LUT6     |  794 |                 CLB |
| LUT2     |  357 |                 CLB |
| LUT5     |  289 |                 CLB |
| RAMB36E2 |  266 |           Block Ram |
| FDSE     |  265 |            Register |
| LUT1     |  146 |                 CLB |
| CARRY8   |  108 |                 CLB |
| SRL16E   |   99 |                 CLB |
| RAMB18E2 |    2 |           Block Ram |
| MUXF7    |    2 |                 CLB |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| bd_0_hls_inst_0 |    1 |
+-----------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR2 <-> SLR1                    |    0 |       |     17280 |  0.00 |
|   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    |    0 |       |     17280 |  0.00 |
|   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  |    0 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+------+------+------+------+
|      | SLR2 | SLR1 | SLR0 |
+------+------+------+------+
| SLR2 |    0 |    0 |    0 |
| SLR1 |    0 |    0 |    0 |
| SLR0 |    0 |    0 |    0 |
+------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+------+------+------+--------+--------+--------+
|          Site Type         | SLR0 | SLR1 | SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+------+------+------+--------+--------+--------+
| CLB                        | 1209 |    0 |    0 |   2.45 |   0.00 |   0.00 |
|   CLBL                     |  655 |    0 |    0 |   2.66 |   0.00 |   0.00 |
|   CLBM                     |  554 |    0 |    0 |   2.25 |   0.00 |   0.00 |
| CLB LUTs                   | 2993 |    0 |    0 |   0.76 |   0.00 |   0.00 |
|   LUT as Logic             | 2938 |    0 |    0 |   0.75 |   0.00 |   0.00 |
|   LUT as Memory            |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
|     LUT as Distributed RAM |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
|     LUT as Shift Register  |   55 |    0 |    0 |   0.03 |   0.00 |   0.00 |
| CLB Registers              | 3732 |    0 |    0 |   0.47 |   0.00 |   0.00 |
| CARRY8                     |  108 |    0 |    0 |   0.22 |   0.00 |   0.00 |
| F7 Muxes                   |    2 |    0 |    0 |  <0.01 |   0.00 |   0.00 |
| F8 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| F9 Muxes                   |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  267 |    0 |    0 |  37.08 |   0.00 |   0.00 |
|   RAMB36/FIFO              |  266 |    0 |    0 |  36.94 |   0.00 |   0.00 |
|   RAMB18                   |    2 |    0 |    0 |   0.14 |   0.00 |   0.00 |
| URAM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| PLL                        |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| MMCM                       |    0 |    0 |    0 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  105 |    0 |    0 |   0.11 |   0.00 |   0.00 |
+----------------------------+------+------+------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR Index | Bonded IOBs | (%)IOBs | Bonded IPADs | (%)IPADs | Bonded OPADs | (%)OPADs | GTs |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| SLR2      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR1      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
| SLR0      |           0 |    0.00 |            0 |     0.00 |            0 |     0.00 |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+
| Total     |           0 |         |            0 |          |            0 |          |   0 |
+-----------+-------------+---------+--------------+----------+--------------+----------+-----+



Running report: report_timing_summary -file ./report/process_top_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Contents of report file './report/process_top_timing_routed.rpt' is as follows:
Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Wed Feb  5 18:08:27 2020
| Host              : u0-lau running 64-bit Ubuntu 16.04.5 LTS
| Command           : report_timing_summary -file ./report/process_top_timing_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcvu9p-fsgd2104
| Speed File        : -3  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 94 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 148 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.762      -60.509                    554                14486        0.030        0.000                      0                14486        1.155        0.000                       0                  4117  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.650}        3.300           303.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.762      -60.509                    554                14486        0.030        0.000                      0                14486        1.155        0.000                       0                  4117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :          554  Failing Endpoints,  Worst Slack       -0.762ns,  Total Violation      -60.509ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.762ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.300ns  (ap_clk rise@3.300ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.165ns (31.692%)  route 2.511ns (68.308%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ap_clk
    RAMB36_X6Y23         RAMB36E2                                     r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y23         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.886     0.886 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_20/DOUTADOUT[1]
                         net (fo=7, routed)           0.704     1.590    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/q0[41]
    SLICE_X89Y181        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.135     1.725 f  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_rewire/O
                         net (fo=1, routed)           0.095     1.820    bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_23_n_2
    SLICE_X90Y181        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     1.933 r  bd_0_i/hls_inst/inst/list_space_next_U/process_top_list_space_next_ram_U/ram_reg_0_0_i_21/O
                         net (fo=33, routed)          1.420     3.353    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_2_0
    SLICE_X114Y259       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.031     3.384 r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_replica/O
                         net (fo=4, routed)           0.292     3.676    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25_i_2__0_n_2_repN
    RAMB36_X8Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     3.300     3.300 r  
                                                      0.000     3.300 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     3.300    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ap_clk
    RAMB36_X8Y52         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25/CLKARDCLK
                         clock pessimism              0.000     3.300    
                         clock uncertainty           -0.035     3.265    
    RAMB36_X8Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.351     2.914    bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_return_val_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_0_25
  -------------------------------------------------------------------
                         required time                          2.914    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                 -0.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/fallback5_reg_924_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Destination:            bd_0_i/hls_inst/inst/gmem_addr_reg_945_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.650ns period=3.300ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y206        FDRE                                         r  bd_0_i/hls_inst/inst/fallback5_reg_924_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y206        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  bd_0_i/hls_inst/inst/fallback5_reg_924_reg[3]/Q
                         net (fo=1, routed)           0.038     0.077    bd_0_i/hls_inst/inst/fallback5_reg_924[3]
    SLICE_X80Y206        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_945_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=4116, unset)         0.000     0.000    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X80Y206        FDRE                                         r  bd_0_i/hls_inst/inst/gmem_addr_reg_945_reg[3]/C
                         clock pessimism              0.000     0.000    
    SLICE_X80Y206        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     0.047    bd_0_i/hls_inst/inst/gmem_addr_reg_945_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.077    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.650 }
Period(ns):         3.300
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.392         3.300       1.908      RAMB36_X1Y43  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y43  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.495         1.650       1.155      RAMB36_X1Y43  bd_0_i/hls_inst/inst/grp_reverse_rec_fu_625/p_stack_previous_U/reverse_rec_p_stack_ptr_ram_U/ram_reg_bram_20/CLKARDCLK




HLS: impl run complete: worst setup slack (WNS)=-0.762355, worst hold slack (WHS)=0.030000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
Vivado implementation timing failed: WNS (-0.762355) is less than 0
HLS EXTRACTION: calculating BRAM count: (2 bram18) + 2 * (266 bram36)
HLS EXTRACTION: impl area_totals:  0 0 0 0 0 {0 } 0
HLS EXTRACTION: impl area_current: 0 2993 3732 0 534 0 55 1209 0 0
HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.xml


Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 18:08:27 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1209
LUT:           2993
FF:            3732
DSP:              0
BRAM:           534
SRL:             55
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.823
CP achieved post-implementation:    4.062
Timing not met

HLS EXTRACTION: generated /home/lau/projects/dynamic/icse2020-artifacts/experiments/Recursive/ll/tmp/implement_manual/device/device/impl/report/verilog/process_top_export.rpt
INFO: [Common 17-206] Exiting Vivado at Wed Feb  5 18:08:27 2020...
INFO: [HLS 200-112] Total elapsed time: 1507.68 seconds; peak allocated memory: 2.097 GB.
INFO: [Common 17-206] Exiting vivado_hls at Wed Feb  5 18:08:28 2020...
