// "from_rr_i" Labels
`define instruction_valid 		551
`define pc 						550:487

// Prediction Vector
`define is_branch				486
`define branch_decision 		485
`define predicted_address 		484:421

// Exception Vector
`define exception_cause 		420:357
`define exception_origin 		356:293
`define exception_valid 		292

`define rs1_address 			291:287
`define rs2_address 			286:282
`define rd_address 				281:277

`define use_immediate 			276
`define use_pc 					275
`define operation_32b 			274

`define functional_unit 		273:271

`define pc_write_enable 		270

// * irf = Integer Register File
`define irf_write_enable 		269

`define instruction_type 		268:262
`define immediate 				261:198

`define signed_operation		197

`define memory_operation_size 	196:194

`define stall_csr_fence			193

`define rs1_data 				192:129
`define rs2_data 				128:65

`define csr_interrupt 			64
`define csr_interrupt_cause 	63:0