Protel Design System Design Rule Check
PCB File : F:\Ð¡ÏîÄ¿\Si24r1Ò£¿Ø\PCB\V1.1 NRF + PA\SI24R1Ò£¿ØÆ÷.PcbDoc
Date     : 2021/5/7
Time     : 10:41:33

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=6mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=1000mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.438mil < 10mil) Between Arc (1955mil,2652.599mil) on Top Overlay And Pad U2-1(1939.055mil,2677.599mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.439mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.169mil < 10mil) Between Arc (2266.58mil,2514.397mil) on Top Overlay And Pad F1-2(2270mil,2550mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.169mil < 10mil) Between Arc (2273.42mil,2495.603mil) on Top Overlay And Pad F1-1(2270mil,2460mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1720mil,2860mil) on Top Layer And Track (1684mil,2896mil)(1684mil,2839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1720mil,2860mil) on Top Layer And Track (1684mil,2896mil)(1756mil,2896mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1720mil,2860mil) on Top Layer And Track (1720mil,2820mil)(1720mil,2825mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-1(1720mil,2860mil) on Top Layer And Track (1756mil,2896mil)(1756mil,2839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C10-2(1720mil,2770mil) on Top Layer And Track (1684mil,2734mil)(1684mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1720mil,2770mil) on Top Layer And Track (1684mil,2734mil)(1756mil,2734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1720mil,2770mil) on Top Layer And Track (1720mil,2805mil)(1720mil,2810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C10-2(1720mil,2770mil) on Top Layer And Track (1756mil,2791mil)(1756mil,2734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C1-1(3288.18mil,2893.18mil) on Top Layer And Track (3237.269mil,2893.18mil)(3277.574mil,2933.485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(3288.18mil,2893.18mil) on Top Layer And Track (3237.269mil,2893.18mil)(3288.18mil,2842.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(3288.18mil,2893.18mil) on Top Layer And Track (3288.18mil,2842.268mil)(3328.485mil,2882.573mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-1(3288.18mil,2893.18mil) on Top Layer And Track (3312.929mil,2917.929mil)(3316.465mil,2921.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(3391.82mil,3593.18mil) on Top Layer And Track (3351.515mil,3582.574mil)(3391.82mil,3542.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(3391.82mil,3593.18mil) on Top Layer And Track (3363.535mil,3621.465mil)(3367.071mil,3617.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(3391.82mil,3593.18mil) on Top Layer And Track (3391.82mil,3542.269mil)(3442.731mil,3593.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-1(3391.82mil,3593.18mil) on Top Layer And Track (3402.426mil,3633.485mil)(3442.731mil,3593.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C11-2(3328.18mil,3656.82mil) on Top Layer And Track (3277.269mil,3656.82mil)(3317.574mil,3616.515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(3328.18mil,3656.82mil) on Top Layer And Track (3277.269mil,3656.82mil)(3328.18mil,3707.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(3328.18mil,3656.82mil) on Top Layer And Track (3328.18mil,3707.731mil)(3368.485mil,3667.426mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C11-2(3328.18mil,3656.82mil) on Top Layer And Track (3352.929mil,3632.071mil)(3356.465mil,3628.535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3351.82mil,2956.82mil) on Top Layer And Track (3311.515mil,2967.426mil)(3351.82mil,3007.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3351.82mil,2956.82mil) on Top Layer And Track (3323.535mil,2928.535mil)(3327.071mil,2932.071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3351.82mil,2956.82mil) on Top Layer And Track (3351.82mil,3007.731mil)(3402.731mil,2956.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C1-2(3351.82mil,2956.82mil) on Top Layer And Track (3362.426mil,2916.515mil)(3402.731mil,2956.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(3740mil,3200mil) on Top Layer And Track (3704mil,3164mil)(3776mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C12-1(3740mil,3200mil) on Top Layer And Track (3704mil,3221mil)(3704mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(3740mil,3200mil) on Top Layer And Track (3740mil,3235mil)(3740mil,3240mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-1(3740mil,3200mil) on Top Layer And Track (3776mil,3164mil)(3776mil,3221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(3740mil,3290mil) on Top Layer And Track (3704mil,3269mil)(3704mil,3326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(3740mil,3290mil) on Top Layer And Track (3704mil,3326mil)(3776mil,3326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(3740mil,3290mil) on Top Layer And Track (3740mil,3250mil)(3740mil,3255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C12-2(3740mil,3290mil) on Top Layer And Track (3776mil,3326mil)(3776mil,3269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.704mil < 10mil) Between Pad C13-1(2150mil,2190mil) on Top Layer And Track (2114mil,2154mil)(2114mil,2211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(2150mil,2190mil) on Top Layer And Track (2114mil,2154mil)(2186mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(2150mil,2190mil) on Top Layer And Track (2150mil,2230mil)(2150mil,2225mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-1(2150mil,2190mil) on Top Layer And Track (2186mil,2154mil)(2186mil,2211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(2150mil,2280mil) on Top Layer And Track (2114mil,2316mil)(2114mil,2259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(2150mil,2280mil) on Top Layer And Track (2114mil,2316mil)(2186mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(2150mil,2280mil) on Top Layer And Track (2150mil,2240mil)(2150mil,2245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C13-2(2150mil,2280mil) on Top Layer And Track (2186mil,2316mil)(2186mil,2259mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3513.64mil,3118.64mil) on Top Layer And Track (3473.334mil,3129.246mil)(3513.64mil,3169.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3513.64mil,3118.64mil) on Top Layer And Track (3485.355mil,3090.355mil)(3488.891mil,3093.891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3513.64mil,3118.64mil) on Top Layer And Track (3513.64mil,3169.551mil)(3564.551mil,3118.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-1(3513.64mil,3118.64mil) on Top Layer And Track (3524.246mil,3078.335mil)(3564.551mil,3118.64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C2-2(3450mil,3055mil) on Top Layer And Track (3399.088mil,3055mil)(3439.393mil,3095.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3450mil,3055mil) on Top Layer And Track (3399.088mil,3055mil)(3450mil,3004.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3450mil,3055mil) on Top Layer And Track (3450mil,3004.088mil)(3490.305mil,3044.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C2-2(3450mil,3055mil) on Top Layer And Track (3474.749mil,3079.749mil)(3478.284mil,3083.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C3-1(2120mil,2665mil) on Top Layer And Track (2084mil,2629mil)(2084mil,2686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2120mil,2665mil) on Top Layer And Track (2084mil,2629mil)(2156mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2120mil,2665mil) on Top Layer And Track (2120mil,2700mil)(2120mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-1(2120mil,2665mil) on Top Layer And Track (2156mil,2629mil)(2156mil,2686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2120mil,2755mil) on Top Layer And Track (2084mil,2791mil)(2084mil,2734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2120mil,2755mil) on Top Layer And Track (2084mil,2791mil)(2156mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2120mil,2755mil) on Top Layer And Track (2120mil,2715mil)(2120mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C3-2(2120mil,2755mil) on Top Layer And Track (2156mil,2791mil)(2156mil,2734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C4-1(2040mil,2665mil) on Top Layer And Track (2004mil,2629mil)(2004mil,2686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2040mil,2665mil) on Top Layer And Track (2004mil,2629mil)(2076mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2040mil,2665mil) on Top Layer And Track (2040mil,2705mil)(2040mil,2700mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-1(2040mil,2665mil) on Top Layer And Track (2076mil,2686mil)(2076mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2040mil,2755mil) on Top Layer And Track (2004mil,2734mil)(2004mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2040mil,2755mil) on Top Layer And Track (2004mil,2791mil)(2076mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2040mil,2755mil) on Top Layer And Track (2040mil,2715mil)(2040mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C4-2(2040mil,2755mil) on Top Layer And Track (2076mil,2734mil)(2076mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C5-1(2951.36mil,3043.64mil) on Top Layer And Track (2900.449mil,3043.64mil)(2940.754mil,3003.335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(2951.36mil,3043.64mil) on Top Layer And Track (2900.449mil,3043.64mil)(2951.36mil,3094.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(2951.36mil,3043.64mil) on Top Layer And Track (2951.36mil,3094.551mil)(2991.666mil,3054.246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-1(2951.36mil,3043.64mil) on Top Layer And Track (2976.109mil,3018.891mil)(2979.644mil,3015.355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(3015mil,2980mil) on Top Layer And Track (2974.695mil,2969.393mil)(3015mil,2929.088mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(3015mil,2980mil) on Top Layer And Track (2986.716mil,3008.284mil)(2990.251mil,3004.749mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(3015mil,2980mil) on Top Layer And Track (3015mil,2929.088mil)(3065.912mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C5-2(3015mil,2980mil) on Top Layer And Track (3025.607mil,3020.305mil)(3065.912mil,2980mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2200mil,2665mil) on Top Layer And Track (2164mil,2629mil)(2236mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C6-1(2200mil,2665mil) on Top Layer And Track (2164mil,2686mil)(2164mil,2629mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2200mil,2665mil) on Top Layer And Track (2200mil,2700mil)(2200mil,2705mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-1(2200mil,2665mil) on Top Layer And Track (2236mil,2629mil)(2236mil,2686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2200mil,2755mil) on Top Layer And Track (2164mil,2734mil)(2164mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2200mil,2755mil) on Top Layer And Track (2164mil,2791mil)(2236mil,2791mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2200mil,2755mil) on Top Layer And Track (2200mil,2715mil)(2200mil,2720mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C6-2(2200mil,2755mil) on Top Layer And Track (2236mil,2791mil)(2236mil,2734mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1720mil,2585mil) on Top Layer And Track (1684mil,2549mil)(1756mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C7-1(1720mil,2585mil) on Top Layer And Track (1684mil,2606mil)(1684mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1720mil,2585mil) on Top Layer And Track (1720mil,2620mil)(1720mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-1(1720mil,2585mil) on Top Layer And Track (1756mil,2549mil)(1756mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1720mil,2675mil) on Top Layer And Track (1684mil,2654mil)(1684mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1720mil,2675mil) on Top Layer And Track (1684mil,2711mil)(1756mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1720mil,2675mil) on Top Layer And Track (1720mil,2635mil)(1720mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C7-2(1720mil,2675mil) on Top Layer And Track (1756mil,2711mil)(1756mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(2845mil,3945mil) on Top Layer And Track (2809mil,3909mil)(2881mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C8-1(2845mil,3945mil) on Top Layer And Track (2809mil,3966mil)(2809mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(2845mil,3945mil) on Top Layer And Track (2845mil,3980mil)(2845mil,3985mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-1(2845mil,3945mil) on Top Layer And Track (2881mil,3909mil)(2881mil,3966mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(2845mil,4035mil) on Top Layer And Track (2809mil,4014mil)(2809mil,4071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(2845mil,4035mil) on Top Layer And Track (2809mil,4071mil)(2881mil,4071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(2845mil,4035mil) on Top Layer And Track (2845mil,3995mil)(2845mil,4000mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C8-2(2845mil,4035mil) on Top Layer And Track (2881mil,4071mil)(2881mil,4014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(1635mil,2585mil) on Top Layer And Track (1599mil,2549mil)(1671mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.705mil < 10mil) Between Pad C9-1(1635mil,2585mil) on Top Layer And Track (1599mil,2606mil)(1599mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(1635mil,2585mil) on Top Layer And Track (1635mil,2620mil)(1635mil,2625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-1(1635mil,2585mil) on Top Layer And Track (1671mil,2549mil)(1671mil,2606mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(1635mil,2675mil) on Top Layer And Track (1599mil,2654mil)(1599mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(1635mil,2675mil) on Top Layer And Track (1599mil,2711mil)(1671mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(1635mil,2675mil) on Top Layer And Track (1635mil,2635mil)(1635mil,2640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C9-2(1635mil,2675mil) on Top Layer And Track (1671mil,2711mil)(1671mil,2654mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad D1-1(3701.575mil,4159.055mil) on Top Layer And Track (3701.575mil,4072.575mil)(3701.575mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.364mil < 10mil) Between Pad D1-1(3701.575mil,4159.055mil) on Top Layer And Track (3701.575mil,4190.551mil)(3701.575mil,4198.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.364mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.363mil < 10mil) Between Pad D1-2(3701.575mil,4040.945mil) on Top Layer And Track (3701.575mil,4001.575mil)(3701.575mil,4009.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.363mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad D1-2(3701.575mil,4040.945mil) on Top Layer And Track (3701.575mil,4072.575mil)(3701.575mil,4128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.387mil < 10mil) Between Pad D1-3(3898.425mil,4040.945mil) on Top Layer And Track (3898.425mil,4001.575mil)(3898.425mil,4008.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.922mil < 10mil) Between Pad D1-3(3898.425mil,4040.945mil) on Top Layer And Track (3898.425mil,4072mil)(3898.425mil,4127.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.922mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.497mil < 10mil) Between Pad D1-4(3898.425mil,4159.055mil) on Top Layer And Track (3898.425mil,4072mil)(3898.425mil,4127.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.387mil < 10mil) Between Pad D1-4(3898.425mil,4159.055mil) on Top Layer And Track (3898.425mil,4191.575mil)(3898.425mil,4198.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.387mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad F1-1(2270mil,2460mil) on Top Layer And Track (2235mil,2430mil)(2305mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-1(2270mil,2460mil) on Top Layer And Track (2235mil,2460mil)(2235mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-1(2270mil,2460mil) on Top Layer And Track (2235mil,2505mil)(2235mil,2460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-1(2270mil,2460mil) on Top Layer And Track (2305mil,2460mil)(2305mil,2430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-2(2270mil,2550mil) on Top Layer And Track (2235mil,2580mil)(2235mil,2550mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad F1-2(2270mil,2550mil) on Top Layer And Track (2235mil,2580mil)(2305mil,2580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-2(2270mil,2550mil) on Top Layer And Track (2305mil,2505mil)(2305mil,2565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.5mil < 10mil) Between Pad F1-2(2270mil,2550mil) on Top Layer And Track (2305mil,2580mil)(2305mil,2555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2533.819mil,4195mil)(2556.338mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.349mil < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2555.788mil,4234.212mil)(2556.338mil,4233.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.349mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.748mil < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2555.788mil,4234.212mil)(2632.795mil,4234.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.197mil < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2556.338mil,4195mil)(2556.338mil,4233.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.197mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.13mil < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2632.795mil,4234.212mil)(2633.346mil,4233.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.13mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2633.346mil,4194.999mil)(2633.346mil,4233.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad JP1-1(2595mil,4195mil) on Multi-Layer And Track (2633.346mil,4194.999mil)(2663.898mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.116mil < 10mil) Between Pad JP1-2(2495mil,4195mil) on Multi-Layer And Track (2435.787mil,4195mil)(2459.331mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.116mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.644mil < 10mil) Between Pad JP1-2(2495mil,4195mil) on Multi-Layer And Track (2459.803mil,4195mil)(2459.803mil,4233.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.644mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.389mil < 10mil) Between Pad JP1-2(2495mil,4195mil) on Multi-Layer And Track (2460.354mil,4234.449mil)(2533.819mil,4234.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad JP1-2(2495mil,4195mil) on Multi-Layer And Track (2533.819mil,4195mil)(2533.819mil,4234.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.835mil < 10mil) Between Pad JP1-2(2495mil,4195mil) on Multi-Layer And Track (2533.819mil,4195mil)(2556.338mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.835mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.502mil < 10mil) Between Pad JP1-3(2395mil,4195mil) on Multi-Layer And Track (2334.449mil,4195mil)(2355.945mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.502mil < 10mil) Between Pad JP1-3(2395mil,4195mil) on Multi-Layer And Track (2355.945mil,4195mil)(2355.945mil,4233.976mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.502mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.153mil < 10mil) Between Pad JP1-3(2395mil,4195mil) on Multi-Layer And Track (2356.181mil,4234.212mil)(2434.449mil,4234.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.153mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.252mil < 10mil) Between Pad JP1-3(2395mil,4195mil) on Multi-Layer And Track (2435.236mil,4195mil)(2435.236mil,4234.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.252mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.802mil < 10mil) Between Pad JP1-3(2395mil,4195mil) on Multi-Layer And Track (2435.787mil,4195mil)(2459.331mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.802mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.362mil < 10mil) Between Pad JP1-4(2295mil,4195mil) on Multi-Layer And Track (2195mil,4195mil)(2251.457mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.415mil < 10mil) Between Pad JP1-4(2295mil,4195mil) on Multi-Layer And Track (2253.032mil,4195mil)(2253.032mil,4233.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.415mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.389mil < 10mil) Between Pad JP1-4(2295mil,4195mil) on Multi-Layer And Track (2253.032mil,4234.449mil)(2333.898mil,4234.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.389mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.914mil < 10mil) Between Pad JP1-4(2295mil,4195mil) on Multi-Layer And Track (2333.898mil,4234.449mil)(2333.898mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.914mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.465mil < 10mil) Between Pad JP1-4(2295mil,4195mil) on Multi-Layer And Track (2334.449mil,4195mil)(2355.945mil,4195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.465mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1475mil,2675mil) on Top Layer And Track (1440mil,2715mil)(1440mil,2645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1475mil,2675mil) on Top Layer And Track (1440mil,2715mil)(1510mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-1(1475mil,2675mil) on Top Layer And Track (1510mil,2645mil)(1510mil,2715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1475mil,2575mil) on Top Layer And Track (1440mil,2520mil)(1440mil,2605.001mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1475mil,2575mil) on Top Layer And Track (1440mil,2535mil)(1510mil,2535mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad LED1-2(1475mil,2575mil) on Top Layer And Track (1510mil,2605mil)(1510mil,2520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.809mil < 10mil) Between Pad MPU1-2(2749.645mil,3090.355mil) on Multi-Layer And Text "MPU1" (2818mil,3045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.2mil < 10mil) Between Pad MPU1-3(2820.355mil,3019.645mil) on Multi-Layer And Text "MPU1" (2818mil,3045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.542mil < 10mil) Between Pad POWER1-1(2700mil,2685mil) on Multi-Layer And Text "POWER1" (2776mil,2626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.542mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.556mil < 10mil) Between Pad POWER1-2(2700mil,2585mil) on Multi-Layer And Text "POWER1" (2776mil,2626mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2390mil,2190mil) on Top Layer And Track (2354mil,2154mil)(2354mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2390mil,2190mil) on Top Layer And Track (2354mil,2154mil)(2426mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-1(2390mil,2190mil) on Top Layer And Track (2426mil,2154mil)(2426mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad R10-2(2390mil,2280mil) on Top Layer And Track (2325mil,2319.449mil)(2595mil,2319.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2390mil,2280mil) on Top Layer And Track (2354mil,2154mil)(2354mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2390mil,2280mil) on Top Layer And Track (2354mil,2316mil)(2426mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R10-2(2390mil,2280mil) on Top Layer And Track (2426mil,2154mil)(2426mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1555mil,2585mil) on Top Layer And Track (1519mil,2549mil)(1519mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1555mil,2585mil) on Top Layer And Track (1519mil,2549mil)(1591mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-1(1555mil,2585mil) on Top Layer And Track (1591mil,2711mil)(1591mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(2230mil,2280mil) on Top Layer And Track (2194mil,2154mil)(2194mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(2230mil,2280mil) on Top Layer And Track (2194mil,2316mil)(2266mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-1(2230mil,2280mil) on Top Layer And Track (2266mil,2316mil)(2266mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(2230mil,2190mil) on Top Layer And Track (2194mil,2154mil)(2194mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(2230mil,2190mil) on Top Layer And Track (2194mil,2154mil)(2266mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R11-2(2230mil,2190mil) on Top Layer And Track (2266mil,2316mil)(2266mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1555mil,2675mil) on Top Layer And Track (1519mil,2549mil)(1519mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1555mil,2675mil) on Top Layer And Track (1519mil,2711mil)(1591mil,2711mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R1-2(1555mil,2675mil) on Top Layer And Track (1591mil,2711mil)(1591mil,2549mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(2310mil,2280mil) on Top Layer And Track (2274mil,2316mil)(2274mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(2310mil,2280mil) on Top Layer And Track (2274mil,2316mil)(2346mil,2316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad R12-1(2310mil,2280mil) on Top Layer And Track (2325mil,2319.449mil)(2325mil,2870.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.449mil < 10mil) Between Pad R12-1(2310mil,2280mil) on Top Layer And Track (2325mil,2319.449mil)(2595mil,2319.449mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.449mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-1(2310mil,2280mil) on Top Layer And Track (2346mil,2316mil)(2346mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2310mil,2190mil) on Top Layer And Track (2274mil,2154mil)(2346mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2310mil,2190mil) on Top Layer And Track (2274mil,2316mil)(2274mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R12-2(2310mil,2190mil) on Top Layer And Track (2346mil,2316mil)(2346mil,2154mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(3655mil,3200mil) on Top Layer And Track (3619mil,3164mil)(3691mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(3655mil,3200mil) on Top Layer And Track (3619mil,3326mil)(3619mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-1(3655mil,3200mil) on Top Layer And Track (3691mil,3326mil)(3691mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(3655mil,3290mil) on Top Layer And Track (3619mil,3326mil)(3619mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(3655mil,3290mil) on Top Layer And Track (3619mil,3326mil)(3691mil,3326mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R2-2(3655mil,3290mil) on Top Layer And Track (3691mil,3326mil)(3691mil,3164mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(3635mil,2745mil) on Top Layer And Track (3599mil,2619mil)(3599mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(3635mil,2745mil) on Top Layer And Track (3599mil,2781mil)(3671mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-1(3635mil,2745mil) on Top Layer And Track (3671mil,2781mil)(3671mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(3635mil,2655mil) on Top Layer And Track (3599mil,2619mil)(3599mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(3635mil,2655mil) on Top Layer And Track (3599mil,2619mil)(3671mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R3-2(3635mil,2655mil) on Top Layer And Track (3671mil,2781mil)(3671mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(4080mil,2655mil) on Top Layer And Track (4044mil,2619mil)(4116mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(4080mil,2655mil) on Top Layer And Track (4044mil,2781mil)(4044mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-1(4080mil,2655mil) on Top Layer And Track (4116mil,2781mil)(4116mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(4080mil,2745mil) on Top Layer And Track (4044mil,2781mil)(4044mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(4080mil,2745mil) on Top Layer And Track (4044mil,2781mil)(4116mil,2781mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R4-2(4080mil,2745mil) on Top Layer And Track (4116mil,2781mil)(4116mil,2619mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2760mil,3945mil) on Top Layer And Track (2724mil,4071mil)(2724mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-1(2760mil,3945mil) on Top Layer And Track (2796mil,4071mil)(2796mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2760mil,4035mil) on Top Layer And Track (2724mil,4071mil)(2724mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R5-2(2760mil,4035mil) on Top Layer And Track (2796mil,4071mil)(2796mil,3909mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1998.18mil,4043.18mil) on Top Layer And Track (1947.268mil,4043.18mil)(1998.18mil,3992.268mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1998.18mil,4043.18mil) on Top Layer And Track (1947.268mil,4043.18mil)(2061.82mil,4157.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-1(1998.18mil,4043.18mil) on Top Layer And Track (1998.18mil,3992.268mil)(2112.731mil,4106.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(2061.82mil,4106.82mil) on Top Layer And Track (1947.268mil,4043.18mil)(2061.82mil,4157.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(2061.82mil,4106.82mil) on Top Layer And Track (1998.18mil,3992.268mil)(2112.731mil,4106.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R6-2(2061.82mil,4106.82mil) on Top Layer And Track (2061.82mil,4157.731mil)(2112.731mil,4106.82mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(4203.18mil,4106.82mil) on Top Layer And Track (4152.269mil,4106.82mil)(4203.18mil,4157.731mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(4203.18mil,4106.82mil) on Top Layer And Track (4152.269mil,4106.82mil)(4266.82mil,3992.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-1(4203.18mil,4106.82mil) on Top Layer And Track (4203.18mil,4157.731mil)(4317.731mil,4043.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(4266.82mil,4043.18mil) on Top Layer And Track (4152.269mil,4106.82mil)(4266.82mil,3992.269mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(4266.82mil,4043.18mil) on Top Layer And Track (4203.18mil,4157.731mil)(4317.731mil,4043.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R7-2(4266.82mil,4043.18mil) on Top Layer And Track (4266.82mil,3992.269mil)(4317.731mil,4043.18mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1805mil,2210mil) on Top Layer And Track (1769mil,2174mil)(1769mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1805mil,2210mil) on Top Layer And Track (1769mil,2174mil)(1931mil,2174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-1(1805mil,2210mil) on Top Layer And Track (1769mil,2246mil)(1931mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1895mil,2210mil) on Top Layer And Track (1769mil,2174mil)(1931mil,2174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1895mil,2210mil) on Top Layer And Track (1769mil,2246mil)(1931mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R8-2(1895mil,2210mil) on Top Layer And Track (1931mil,2174mil)(1931mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(4390mil,2210mil) on Top Layer And Track (4354mil,2174mil)(4354mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(4390mil,2210mil) on Top Layer And Track (4354mil,2174mil)(4516mil,2174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-1(4390mil,2210mil) on Top Layer And Track (4354mil,2246mil)(4516mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(4480mil,2210mil) on Top Layer And Track (4354mil,2174mil)(4516mil,2174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(4480mil,2210mil) on Top Layer And Track (4354mil,2246mil)(4516mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R9-2(4480mil,2210mil) on Top Layer And Track (4516mil,2174mil)(4516mil,2246mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.639mil < 10mil) Between Pad S2-(1767.537mil,3107.89mil) on Multi-Layer And Track (1710mil,3098.03mil)(1710mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S2-(1767.537mil,3107.89mil) on Multi-Layer And Track (1710mil,3098.03mil)(1737.621mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Pad S2-(1767.537mil,3107.89mil) on Multi-Layer And Track (1813.279mil,3098.03mil)(2261.221mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.947mil < 10mil) Between Pad S2-(1767.537mil,3718.09mil) on Multi-Layer And Track (1710mil,3098.03mil)(1710mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.82mil < 10mil) Between Pad S2-(1767.537mil,3718.09mil) on Multi-Layer And Track (1710mil,3727.91mil)(1737.611mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.811mil < 10mil) Between Pad S2-(1767.537mil,3718.09mil) on Multi-Layer And Track (1800mil,3727.91mil)(2261.211mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.6mil < 10mil) Between Pad S2-(2299.05mil,3107.89mil) on Multi-Layer And Track (1813.279mil,3098.03mil)(2261.221mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.793mil < 10mil) Between Pad S2-(2299.05mil,3107.89mil) on Multi-Layer And Track (2336.879mil,3098.03mil)(2352.21mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.564mil < 10mil) Between Pad S2-(2299.05mil,3107.89mil) on Multi-Layer And Track (2352.21mil,3098.07mil)(2352.21mil,3727.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.677mil < 10mil) Between Pad S2-(2299.05mil,3718.09mil) on Multi-Layer And Track (1800mil,3727.91mil)(2261.211mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad S2-(2299.05mil,3718.09mil) on Multi-Layer And Track (2336.889mil,3727.91mil)(2352.21mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad S2-(2299.05mil,3718.09mil) on Multi-Layer And Track (2352.21mil,3098.07mil)(2352.21mil,3727.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S2-1(1639.57mil,3312.99mil) on Multi-Layer And Track (1590mil,3224.01mil)(1590mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S2-2(1639.571mil,3412.99mil) on Multi-Layer And Track (1590mil,3224.01mil)(1590mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S2-3(1639.571mil,3512.99mil) on Multi-Layer And Track (1590mil,3224.01mil)(1590mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S2-4(1933.274mil,3806.693mil) on Multi-Layer And Track (1848.27mil,3850mil)(2226.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S2-5(2033.274mil,3806.693mil) on Multi-Layer And Track (1848.27mil,3850mil)(2226.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S2-6(2133.274mil,3806.693mil) on Multi-Layer And Track (1848.27mil,3850mil)(2226.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.639mil < 10mil) Between Pad S3-(4037.537mil,3107.89mil) on Multi-Layer And Track (3980mil,3098.03mil)(3980mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.639mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad S3-(4037.537mil,3107.89mil) on Multi-Layer And Track (3980mil,3098.03mil)(4007.621mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.36mil < 10mil) Between Pad S3-(4037.537mil,3107.89mil) on Multi-Layer And Track (4083.279mil,3098.03mil)(4531.221mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.36mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.947mil < 10mil) Between Pad S3-(4037.537mil,3718.09mil) on Multi-Layer And Track (3980mil,3098.03mil)(3980mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.947mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.82mil < 10mil) Between Pad S3-(4037.537mil,3718.09mil) on Multi-Layer And Track (3980mil,3727.91mil)(4007.611mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.811mil < 10mil) Between Pad S3-(4037.537mil,3718.09mil) on Multi-Layer And Track (4070mil,3727.91mil)(4531.211mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.811mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.6mil < 10mil) Between Pad S3-(4569.05mil,3107.89mil) on Multi-Layer And Track (4083.279mil,3098.03mil)(4531.221mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.793mil < 10mil) Between Pad S3-(4569.05mil,3107.89mil) on Multi-Layer And Track (4606.879mil,3098.03mil)(4622.21mil,3098.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.564mil < 10mil) Between Pad S3-(4569.05mil,3107.89mil) on Multi-Layer And Track (4622.21mil,3098.07mil)(4622.21mil,3727.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.564mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.677mil < 10mil) Between Pad S3-(4569.05mil,3718.09mil) on Multi-Layer And Track (4070mil,3727.91mil)(4531.211mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.677mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.867mil < 10mil) Between Pad S3-(4569.05mil,3718.09mil) on Multi-Layer And Track (4606.889mil,3727.91mil)(4622.21mil,3727.91mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.867mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 10mil) Between Pad S3-(4569.05mil,3718.09mil) on Multi-Layer And Track (4622.21mil,3098.07mil)(4622.21mil,3727.99mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S3-1(3909.57mil,3312.99mil) on Multi-Layer And Track (3860mil,3224.01mil)(3860mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S3-2(3909.57mil,3412.99mil) on Multi-Layer And Track (3860mil,3224.01mil)(3860mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.38mil < 10mil) Between Pad S3-3(3909.57mil,3512.99mil) on Multi-Layer And Track (3860mil,3224.01mil)(3860mil,3601.97mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S3-4(4203.274mil,3806.693mil) on Multi-Layer And Track (4118.27mil,3850mil)(4496.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S3-5(4303.274mil,3806.693mil) on Multi-Layer And Track (4118.27mil,3850mil)(4496.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.133mil < 10mil) Between Pad S3-6(4403.274mil,3806.693mil) on Multi-Layer And Track (4118.27mil,3850mil)(4496.23mil,3850mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.258mil < 10mil) Between Pad SW1-1(3760.786mil,2542.686mil) on Top Layer And Track (3685.197mil,2573.559mil)(3718mil,2573.559mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad SW1-2(3760mil,2855mil) on Top Layer And Track (3685.197mil,2821.59mil)(3718mil,2821.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.258mil < 10mil) Between Pad SW2-1(3954.214mil,2855mil) on Top Layer And Track (3997mil,2824.128mil)(4029.803mil,2824.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.258mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.473mil < 10mil) Between Pad SW2-2(3955mil,2542.686mil) on Top Layer And Track (3997mil,2576.096mil)(4029.803mil,2576.096mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.747mil < 10mil) Between Pad SW3-0(1837.161mil,4045.341mil) on Multi-Layer And Track (1698.83mil,4166.412mil)(1790.754mil,4074.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Pad SW3-0(2032.033mil,4240.213mil) on Multi-Layer And Track (1910.962mil,4378.544mil)(2002.886mil,4286.62mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.747mil < 10mil) Between Pad SW4-0(4230.604mil,4240.201mil) on Multi-Layer And Track (4259.752mil,4286.609mil)(4351.676mil,4378.533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.747mil < 10mil) Between Pad SW4-0(4425.476mil,4045.329mil) on Multi-Layer And Track (4471.884mil,4074.477mil)(4563.807mil,4166.401mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.747mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW5-1(1725mil,2483.583mil) on Multi-Layer And Track (1718.858mil,2355mil)(1718.858mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW5-1(1725mil,2483.583mil) on Multi-Layer And Track (1768.858mil,2485mil)(1948.858mil,2485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW5-1(1725mil,2483.583mil) on Multi-Layer And Track (1768.858mil,2505mil)(1948.858mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW5-2(1725mil,2306.417mil) on Multi-Layer And Track (1718.858mil,2355mil)(1718.858mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW5-2(1725mil,2306.417mil) on Multi-Layer And Track (1768.858mil,2285mil)(1948.858mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad SW5-2(1725mil,2306.417mil) on Multi-Layer And Track (1768.858mil,2305mil)(1948.858mil,2305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW5-3(1992.717mil,2306.417mil) on Multi-Layer And Track (1768.858mil,2285mil)(1948.858mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW5-3(1992.717mil,2306.417mil) on Multi-Layer And Track (1768.858mil,2305mil)(1948.858mil,2305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW5-3(1992.717mil,2306.417mil) on Multi-Layer And Track (1998.858mil,2355mil)(1998.858mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW5-4(1992.717mil,2483.583mil) on Multi-Layer And Track (1768.858mil,2485mil)(1948.858mil,2485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW5-4(1992.717mil,2483.583mil) on Multi-Layer And Track (1768.858mil,2505mil)(1948.858mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW5-4(1992.717mil,2483.583mil) on Multi-Layer And Track (1998.858mil,2355mil)(1998.858mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.181mil < 10mil) Between Pad SW6-1(4301.142mil,2483.583mil) on Multi-Layer And Track (4295mil,2355mil)(4295mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW6-1(4301.142mil,2483.583mil) on Multi-Layer And Track (4345mil,2485mil)(4525mil,2485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.457mil < 10mil) Between Pad SW6-1(4301.142mil,2483.583mil) on Multi-Layer And Track (4345mil,2505mil)(4525mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.457mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.793mil < 10mil) Between Pad SW6-2(4301.142mil,2306.417mil) on Multi-Layer And Track (4295mil,2355mil)(4295mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.793mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW6-2(4301.142mil,2306.417mil) on Multi-Layer And Track (4345mil,2285mil)(4525mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.657mil < 10mil) Between Pad SW6-2(4301.142mil,2306.417mil) on Multi-Layer And Track (4345mil,2305mil)(4525mil,2305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.656mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW6-3(4568.858mil,2306.417mil) on Multi-Layer And Track (4345mil,2285mil)(4525mil,2285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW6-3(4568.858mil,2306.417mil) on Multi-Layer And Track (4345mil,2305mil)(4525mil,2305mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW6-3(4568.858mil,2306.417mil) on Multi-Layer And Track (4575mil,2355mil)(4575mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.063mil < 10mil) Between Pad SW6-4(4568.858mil,2483.583mil) on Multi-Layer And Track (4345mil,2485mil)(4525mil,2485mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.064mil < 10mil) Between Pad SW6-4(4568.858mil,2483.583mil) on Multi-Layer And Track (4345mil,2505mil)(4525mil,2505mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.064mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.027mil < 10mil) Between Pad SW6-4(4568.858mil,2483.583mil) on Multi-Layer And Track (4575mil,2355mil)(4575mil,2435mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.027mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-1(3190.037mil,3086.171mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-10(3315.312mil,3211.446mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-11(3329.232mil,3225.365mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-12(3343.151mil,3239.285mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-13(3357.07mil,3253.204mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-14(3370.99mil,3267.124mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-15(3384.909mil,3281.043mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-16(3398.829mil,3294.963mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-17(3398.829mil,3405.037mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-18(3384.909mil,3418.957mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-19(3370.99mil,3432.876mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-2(3203.957mil,3100.091mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-20(3357.07mil,3446.796mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-21(3343.151mil,3460.715mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-22(3329.232mil,3474.635mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-23(3315.312mil,3488.554mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-24(3301.393mil,3502.473mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-25(3287.473mil,3516.393mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-26(3273.554mil,3530.312mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-27(3259.635mil,3544.232mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-28(3245.715mil,3558.151mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-29(3231.796mil,3572.07mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-3(3217.876mil,3114.01mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-30(3217.876mil,3585.99mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-31(3203.957mil,3599.91mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-32(3190.037mil,3613.829mil) on Top Layer And Track (3135mil,3590.416mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-33(3079.963mil,3613.829mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-34(3066.043mil,3599.909mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-35(3052.124mil,3585.99mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-36(3038.204mil,3572.071mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-37(3024.285mil,3558.151mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-38(3010.365mil,3544.232mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-39(2996.446mil,3530.312mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-4(3231.796mil,3127.93mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-40(2982.527mil,3516.393mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-41(2968.607mil,3502.473mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-42(2954.688mil,3488.554mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-43(2940.768mil,3474.635mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-44(2926.849mil,3460.715mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-45(2912.929mil,3446.796mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-46(2899.01mil,3432.876mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-47(2885.09mil,3418.957mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.287mil < 10mil) Between Pad U1-48(2871.171mil,3405.037mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3590.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.287mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-49(2871.171mil,3294.963mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-5(3245.715mil,3141.849mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-50(2885.091mil,3281.043mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-51(2899.01mil,3267.124mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-52(2912.929mil,3253.204mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-53(2926.849mil,3239.285mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-54(2940.768mil,3225.365mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-55(2954.688mil,3211.446mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-56(2968.607mil,3197.526mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-57(2982.526mil,3183.607mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-58(2996.446mil,3169.688mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-59(3010.365mil,3155.768mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-6(3259.634mil,3155.768mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-60(3024.285mil,3141.849mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-61(3038.204mil,3127.929mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-62(3052.124mil,3114.01mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-63(3066.043mil,3100.091mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.409mil < 10mil) Between Pad U1-64(3079.963mil,3086.171mil) on Top Layer And Track (2894.584mil,3350mil)(3135mil,3109.584mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.409mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-7(3273.554mil,3169.688mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-8(3287.473mil,3183.607mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.147mil < 10mil) Between Pad U1-9(3301.393mil,3197.527mil) on Top Layer And Track (3135mil,3109.584mil)(3375.416mil,3350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.147mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.941mil < 10mil) Between Pad U2-1(1939.055mil,2677.599mil) on Top Layer And Track (1902.055mil,2774.055mil)(1902.055mil,2655.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.941mil < 10mil) Between Pad U2-2(1939.055mil,2715mil) on Top Layer And Track (1902.055mil,2774.055mil)(1902.055mil,2655.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.941mil < 10mil) Between Pad U2-3(1939.055mil,2752.402mil) on Top Layer And Track (1902.055mil,2774.055mil)(1902.055mil,2655.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.941mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.051mil < 10mil) Between Pad U2-4(1820.945mil,2752.402mil) on Top Layer And Track (1858.055mil,2774.055mil)(1858.055mil,2655.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.051mil < 10mil) Between Pad U2-5(1820.945mil,2677.599mil) on Top Layer And Track (1858.055mil,2774.055mil)(1858.055mil,2655.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.051mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad USB1-1(3073.819mil,2774.173mil) on Top Layer And Track (3058.819mil,2829.173mil)(3073.819mil,2814.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-1(3073.819mil,2774.173mil) on Top Layer And Track (3060.039mil,2733.819mil)(3185.039mil,2733.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.535mil < 10mil) Between Pad USB1-1(3073.819mil,2774.173mil) on Top Layer And Track (3073.819mil,2814.173mil)(3088.819mil,2829.173mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.535mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-2(3099.409mil,2774.173mil) on Top Layer And Track (3060.039mil,2733.819mil)(3185.039mil,2733.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-3(3125mil,2774.173mil) on Top Layer And Track (3060.039mil,2733.819mil)(3185.039mil,2733.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-4(3150.59mil,2774.173mil) on Top Layer And Track (3060.039mil,2733.819mil)(3185.039mil,2733.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.809mil < 10mil) Between Pad USB1-5(2982.283mil,2660mil) on Multi-Layer And Track (2960mil,2705.984mil)(2960mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.809mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad USB1-5(3176.181mil,2774.173mil) on Top Layer And Track (3060.039mil,2733.819mil)(3185.039mil,2733.819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.292mil < 10mil) Between Pad USB1-5(3267.716mil,2660mil) on Multi-Layer And Track (3290mil,2705.984mil)(3290mil,2780mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.292mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.327mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Text "X1" (3467mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.327mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.337mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3365.861mil,2909.954mil)(3370.398mil,2905.416mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.337mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.591mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3437.574mil,2949.142mil)(3451.716mil,2963.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3450.407mil,2825.407mil)(3454.945mil,2820.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3451.716mil,2942.071mil)(3472.929mil,2963.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3462.322mil,2931.464mil)(3476.465mil,2917.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3462.322mil,2931.464mil)(3483.536mil,2952.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3476.465mil,2917.322mil)(3497.678mil,2938.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-1(3431.282mil,2886.282mil) on Top Layer And Track (3487.071mil,2906.716mil)(3508.284mil,2927.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.223mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Text "X1" (3467mil,2925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.591mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3451.716mil,2942.071mil)(3472.929mil,2963.284mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.591mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3462.322mil,2931.464mil)(3483.536mil,2952.678mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3476.465mil,2917.322mil)(3497.678mil,2938.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3483.536mil,2952.678mil)(3497.678mil,2938.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.59mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3487.071mil,2906.716mil)(3508.284mil,2927.929mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.59mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.324mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3505.055mil,3049.149mil)(3509.602mil,3044.602mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.324mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.831mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3508.284mil,2906.716mil)(3518.891mil,2917.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.016mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3518.891mil,2917.322mil)(3522.426mil,2920.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.311mil < 10mil) Between Pad X1-2(3528.718mil,2983.718mil) on Top Layer And Track (3589.593mil,2964.611mil)(3594.14mil,2960.064mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.311mil]
Rule Violations :393

Processing Rule : Silk to Silk (Clearance=0mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=10000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 393
Waived Violations : 0
Time Elapsed        : 00:00:01