// Seed: 443312025
module module_0 (
    id_1
);
  input wire id_1;
  wor id_2;
  ;
  parameter id_3 = 1;
  assign id_2 = -1;
  logic [7:0] id_4;
  assign id_4[1] = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input logic [7:0] id_3;
  inout supply1 id_2;
  input wire id_1;
  module_0 modCall_1 (id_4);
  assign id_2 = -1 + 1 ? -1 + 1 : 1 ? -1 : id_4;
  assign id_5 = id_3[1 :-1];
endmodule
