{
 "Device" : "GW1NZ-1",
 "Files" : [
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/ADC_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/Neo_PSRAM.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/Neo_TOP.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/Sync_Debouncer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/UART.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/fifo_adc.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll1/gowin_rpll1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll2/gowin_rpll2.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll3/gowin_rpll3.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll4/gowin_rpll4.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/gowin_rpll5/gowin_rpll5.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/src/ping_pong_buffer.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Tupao/GowinFPGA/GowinProjects/2.Data_acquisition_expansion_singlePSRAM/impl/temp/rtl_parser.result",
 "Top" : "TOP",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}