{
  "Name": "RMTV1Model32Stage",
  "TotalStages": 32,
  "HeaderVectorSpecs": [
    {
    "BitWidth": 8,
    "Count": 64
    },
    {
      "BitWidth": 16,
      "Count": 96
    },
    {
      "BitWidth": 32,
      "Count": 64
    }
  ],
  "StageDescription": [
    {
      "Index": "0-31",
      "ActionCrossbarBitWidth": 1280,
      "MaximumActionsSupported": 64,
      "SRAMResources": {
        "MemoryPortWidth": 112,
        "MemoryPortCount": 8,
        "MemoryBlockCount": 106,
        "MemoryBlockBitWidth": 112,
        "MemoroyBlockRowCount": 1024
      },
      "TCAMMatResources": {
        "TCAMMatFieldCount": 8,
        "MatchCrossbarBitWidth": 640,
        "BlockCount": 16,
        "SupportedMatchTypes": {
          "exact": true,
          "lpm": true,
          "range": true,
          "ternary": true
        },
        "PerTCAMMatBlockSpec": {
          "TCAMBitWidth": 40,
          "TCAMRowCount": 2048
        }
      },
      "SRAMMatResources": {
        "SRAMMatFieldCount": 8,
        "MatchCrossbarBitWidth": 640,
        "BlockCount": "RetrivableFromSramResources",
        "SupportedMatchTypes": {
          "exact": true,
          "lpm": false,
          "range": false,
          "ternary": false
        },
        "PerSRAMMatBlockSpec": {
          "SRAMBitWidth": 80,
          "HashingWay": 4
        }
      },
      "ALUResources": [
        {
          "name": "8BitAluInstructions",
          "count": 64
        },
        {
          "name": "16BitAluInstructions",
          "count": 96
        },
        {
          "name": "32BitAluInstructions",
          "count": 64
        }
      ],
      "ExternResources": [
        {
          "name": "RegisterReadExtern",
          "count": 224
        },
        {
          "name": "RegisterWriteExtern",
          "count": 224
        }
      ]
    }
  ]
}