{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 09:32:18 2024 " "Info: Processing started: Sat Nov 16 09:32:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TrafficLight -c TrafficLight" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bodemvachuyenden.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bodemvachuyenden.v" { { "Info" "ISGN_ENTITY_NAME" "1 DemVaChuyenDen " "Info: Found entity 1: DemVaChuyenDen" {  } { { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bohienthiden.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bohienthiden.v" { { "Info" "ISGN_ENTITY_NAME" "1 HienThiDen " "Info: Found entity 1: HienThiDen" {  } { { "BoHienThiDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiDen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bohienthiso.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bohienthiso.v" { { "Info" "ISGN_ENTITY_NAME" "1 HienThiSo " "Info: Found entity 1: HienThiSo" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlight.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file trafficlight.v" { { "Info" "ISGN_ENTITY_NAME" "1 TrafficLight " "Info: Found entity 1: TrafficLight" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bochiatan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bochiatan.v" { { "Info" "ISGN_ENTITY_NAME" "1 ChiaTan " "Info: Found entity 1: ChiaTan" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TrafficLight " "Info: Elaborating entity \"TrafficLight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChiaTan ChiaTan:U1_chia_tan " "Info: Elaborating entity \"ChiaTan\" for hierarchy \"ChiaTan:U1_chia_tan\"" {  } { { "TrafficLight.v" "U1_chia_tan" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 BoChiaTan.v(8) " "Warning (10230): Verilog HDL assignment warning at BoChiaTan.v(8): truncated value with size 32 to match size of target (26)" {  } { { "BoChiaTan.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoChiaTan.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DemVaChuyenDen DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den " "Info: Elaborating entity \"DemVaChuyenDen\" for hierarchy \"DemVaChuyenDen:U2_dem_nguoc_va_chuyen_den\"" {  } { { "TrafficLight.v" "U2_dem_nguoc_va_chuyen_den" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 BoDemVaChuyenDen.v(17) " "Warning (10230): Verilog HDL assignment warning at BoDemVaChuyenDen.v(17): truncated value with size 32 to match size of target (6)" {  } { { "BoDemVaChuyenDen.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoDemVaChuyenDen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HienThiDen HienThiDen:U3_hien_thi_den " "Info: Elaborating entity \"HienThiDen\" for hierarchy \"HienThiDen:U3_hien_thi_den\"" {  } { { "TrafficLight.v" "U3_hien_thi_den" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HienThiSo HienThiSo:U4_hien_thi_so " "Info: Elaborating entity \"HienThiSo\" for hierarchy \"HienThiSo:U4_hien_thi_so\"" {  } { { "TrafficLight.v" "U4_hien_thi_so" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 36 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BoHienThiSo.v(10) " "Warning (10230): Verilog HDL assignment warning at BoHienThiSo.v(10): truncated value with size 32 to match size of target (4)" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BoHienThiSo.v(11) " "Warning (10230): Verilog HDL assignment warning at BoHienThiSo.v(11): truncated value with size 32 to match size of target (4)" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HienThiSo:U4_hien_thi_so\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HienThiSo:U4_hien_thi_so\|Div0\"" {  } { { "BoHienThiSo.v" "Div0" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "HienThiSo:U4_hien_thi_so\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"HienThiSo:U4_hien_thi_so\|Mod0\"" {  } { { "BoHienThiSo.v" "Mod0" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HienThiSo:U4_hien_thi_so\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"HienThiSo:U4_hien_thi_so\|lpm_divide:Div0\"" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HienThiSo:U4_hien_thi_so\|lpm_divide:Div0 " "Info: Instantiated megafunction \"HienThiSo:U4_hien_thi_so\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 10 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1em.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1em " "Info: Found entity 1: lpm_divide_1em" {  } { { "db/lpm_divide_1em.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/lpm_divide_1em.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Info: Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m0f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_m0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m0f " "Info: Found entity 1: alt_u_div_m0f" {  } { { "db/alt_u_div_m0f.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/alt_u_div_m0f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\"" {  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"HienThiSo:U4_hien_thi_so\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Info: Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info: Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BoHienThiSo.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/BoHienThiSo.v" 11 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_46m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_46m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_46m " "Info: Found entity 1: lpm_divide_46m" {  } { { "db/lpm_divide_46m.tdf" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/db/lpm_divide_46m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "led0\[7\] GND " "Warning (13410): Pin \"led0\[7\]\" is stuck at GND" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "Warning (15610): No output dependent on input pin \"reset\"" {  } { { "TrafficLight.v" "" { Text "D:/WORK_SPACE/CODE VERILOG/TRAFFIC_LIGHT/TrafficLight.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Info: Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Info: Implemented 19 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "129 " "Info: Implemented 129 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 09:32:20 2024 " "Info: Processing ended: Sat Nov 16 09:32:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
