

================================================================
== Vitis HLS Report for 'k3mm_Pipeline_lp1_lp2_lp3'
================================================================
* Date:           Mon Dec  2 12:52:49 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  1048583|  1048583|  10.486 ms|  10.486 ms|  1048583|  1048583|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- lp1_lp2_lp3  |  1048581|  1048581|        22|         16|          1|  65536|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 23


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 16, D = 23, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [src/k3mm.c:10]   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/k3mm.c:10]   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/k3mm.c:10]   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten21 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 30 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten21"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %i" [src/k3mm.c:10]   --->   Operation 32 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten7"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %j" [src/k3mm.c:10]   --->   Operation 34 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 0, i7 %k" [src/k3mm.c:10]   --->   Operation 35 'store' 'store_ln10' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc70"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.34>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 0, void %new.latch.for.inc70.split, i1 1, void %newFuncRoot"   --->   Operation 37 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i12 %indvar_flatten7" [src/k3mm.c:33]   --->   Operation 38 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten21_load = load i17 %indvar_flatten21" [src/k3mm.c:32]   --->   Operation 39 'load' 'indvar_flatten21_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.86ns)   --->   "%icmp_ln32 = icmp_eq  i17 %indvar_flatten21_load, i17 65536" [src/k3mm.c:32]   --->   Operation 40 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%add_ln32_1 = add i17 %indvar_flatten21_load, i17 1" [src/k3mm.c:32]   --->   Operation 41 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc76, void %lp6.preheader.exitStub" [src/k3mm.c:32]   --->   Operation 42 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [src/k3mm.c:34]   --->   Operation 43 'load' 'k_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [src/k3mm.c:10]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [src/k3mm.c:32]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %i_load, i7 1" [src/k3mm.c:32]   --->   Operation 46 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @lp1_lp2_lp3_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.80ns)   --->   "%icmp_ln33 = icmp_eq  i12 %indvar_flatten7_load, i12 1024" [src/k3mm.c:33]   --->   Operation 49 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln10 = select i1 %icmp_ln33, i7 0, i7 %j_load" [src/k3mm.c:10]   --->   Operation 50 'select' 'select_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%or_ln10 = or i1 %icmp_ln33, i1 %first_iter_1" [src/k3mm.c:10]   --->   Operation 51 'or' 'or_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln10_2)   --->   "%select_ln10_1 = select i1 %icmp_ln33, i7 0, i7 %k_load" [src/k3mm.c:10]   --->   Operation 52 'select' 'select_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %k_load, i32 6" [src/k3mm.c:34]   --->   Operation 53 'bitselect' 'tmp' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_1)   --->   "%xor_ln34 = xor i1 %tmp, i1 1" [src/k3mm.c:34]   --->   Operation 54 'xor' 'xor_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln10_1 = or i1 %icmp_ln33, i1 %xor_ln34" [src/k3mm.c:10]   --->   Operation 55 'or' 'or_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.36ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i7 %add_ln32, i7 %i_load" [src/k3mm.c:32]   --->   Operation 56 'select' 'select_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i7 %select_ln32" [src/k3mm.c:33]   --->   Operation 57 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.77ns)   --->   "%add_ln33 = add i7 %select_ln10, i7 1" [src/k3mm.c:33]   --->   Operation 58 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%xor_ln10_1 = xor i1 %icmp_ln33, i1 1" [src/k3mm.c:10]   --->   Operation 59 'xor' 'xor_ln10_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln10_2)   --->   "%and_ln10 = and i1 %tmp, i1 %xor_ln10_1" [src/k3mm.c:10]   --->   Operation 60 'and' 'and_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln10_2 = or i1 %or_ln10, i1 %and_ln10" [src/k3mm.c:10]   --->   Operation 61 'or' 'or_ln10_2' <Predicate = (!icmp_ln32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln10_2 = select i1 %or_ln10_1, i7 %select_ln10_1, i7 0" [src/k3mm.c:10]   --->   Operation 62 'select' 'select_ln10_2' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.36ns)   --->   "%select_ln33 = select i1 %or_ln10_1, i7 %select_ln10, i7 %add_ln33" [src/k3mm.c:33]   --->   Operation 63 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln33, i6 0" [src/k3mm.c:33]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%select_ln33_cast1 = zext i7 %select_ln33" [src/k3mm.c:33]   --->   Operation 65 'zext' 'select_ln33_cast1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%select_ln33_cast = zext i7 %select_ln33" [src/k3mm.c:33]   --->   Operation 66 'zext' 'select_ln33_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.80ns)   --->   "%empty_72 = add i12 %tmp_s, i12 %select_ln33_cast" [src/k3mm.c:33]   --->   Operation 67 'add' 'empty_72' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %empty_72" [src/k3mm.c:33]   --->   Operation 68 'zext' 'p_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp1_addr = getelementptr i32 %tmp1, i64 0, i64 %p_cast" [src/k3mm.c:33]   --->   Operation 69 'getelementptr' 'tmp1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %or_ln10_2, void %for.inc70.split, void %new.body.lp3" [src/k3mm.c:34]   --->   Operation 70 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%arrayidx6911_promoted = load i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 71 'load' 'arrayidx6911_promoted' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln10_4 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln10_2, i32 1, i32 5" [src/k3mm.c:10]   --->   Operation 72 'partselect' 'lshr_ln10_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln33, i5 %lshr_ln10_4" [src/k3mm.c:35]   --->   Operation 73 'bitconcatenate' 'tmp_64' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %tmp_64" [src/k3mm.c:35]   --->   Operation 74 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%buff_A_addr = getelementptr i32 %buff_A, i64 0, i64 %zext_ln35" [src/k3mm.c:35]   --->   Operation 75 'getelementptr' 'buff_A_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%buff_A_1_addr = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln35" [src/k3mm.c:35]   --->   Operation 76 'getelementptr' 'buff_A_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln10_4, i6 0" [src/k3mm.c:35]   --->   Operation 77 'bitconcatenate' 'tmp_65' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln35 = add i11 %tmp_65, i11 %select_ln33_cast1" [src/k3mm.c:35]   --->   Operation 78 'add' 'add_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %add_ln35" [src/k3mm.c:35]   --->   Operation 79 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%buff_B_addr = getelementptr i32 %buff_B, i64 0, i64 %zext_ln35_1" [src/k3mm.c:35]   --->   Operation 80 'getelementptr' 'buff_B_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%buff_B_1_addr = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln35_1" [src/k3mm.c:35]   --->   Operation 81 'getelementptr' 'buff_B_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k3mm.c:35]   --->   Operation 82 'load' 'buff_A_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [2/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k3mm.c:35]   --->   Operation 83 'load' 'buff_B_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 84 [2/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k3mm.c:35]   --->   Operation 84 'load' 'buff_A_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [2/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k3mm.c:35]   --->   Operation 85 'load' 'buff_B_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln35 = or i5 %lshr_ln10_4, i5 1" [src/k3mm.c:35]   --->   Operation 86 'or' 'or_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln33, i5 %or_ln35" [src/k3mm.c:35]   --->   Operation 87 'bitconcatenate' 'tmp_66' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i11 %tmp_66" [src/k3mm.c:35]   --->   Operation 88 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%buff_A_addr_1 = getelementptr i32 %buff_A, i64 0, i64 %zext_ln35_2" [src/k3mm.c:35]   --->   Operation 89 'getelementptr' 'buff_A_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%buff_A_1_addr_1 = getelementptr i32 %buff_A_1, i64 0, i64 %zext_ln35_2" [src/k3mm.c:35]   --->   Operation 90 'getelementptr' 'buff_A_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %or_ln35, i6 0" [src/k3mm.c:35]   --->   Operation 91 'bitconcatenate' 'tmp_67' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.79ns)   --->   "%add_ln35_1 = add i11 %tmp_67, i11 %select_ln33_cast1" [src/k3mm.c:35]   --->   Operation 92 'add' 'add_ln35_1' <Predicate = (!icmp_ln32)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i11 %add_ln35_1" [src/k3mm.c:35]   --->   Operation 93 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%buff_B_addr_1 = getelementptr i32 %buff_B, i64 0, i64 %zext_ln35_3" [src/k3mm.c:35]   --->   Operation 94 'getelementptr' 'buff_B_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%buff_B_1_addr_1 = getelementptr i32 %buff_B_1, i64 0, i64 %zext_ln35_3" [src/k3mm.c:35]   --->   Operation 95 'getelementptr' 'buff_B_1_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k3mm.c:35]   --->   Operation 96 'load' 'buff_A_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 97 [2/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k3mm.c:35]   --->   Operation 97 'load' 'buff_B_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 98 [2/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k3mm.c:35]   --->   Operation 98 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 99 [2/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k3mm.c:35]   --->   Operation 99 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln33_1 = add i12 %indvar_flatten7_load, i12 1" [src/k3mm.c:33]   --->   Operation 100 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.37ns)   --->   "%select_ln33_1 = select i1 %icmp_ln33, i12 1, i12 %add_ln33_1" [src/k3mm.c:33]   --->   Operation 101 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln32 = store i17 %add_ln32_1, i17 %indvar_flatten21" [src/k3mm.c:32]   --->   Operation 102 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %select_ln32, i7 %i" [src/k3mm.c:10]   --->   Operation 103 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln33 = store i12 %select_ln33_1, i12 %indvar_flatten7" [src/k3mm.c:33]   --->   Operation 104 'store' 'store_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %select_ln33, i7 %j" [src/k3mm.c:10]   --->   Operation 105 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc70" [src/k3mm.c:34]   --->   Operation 106 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%arrayidx6911_promoted = load i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 107 'load' 'arrayidx6911_promoted' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%buff_A_load = load i11 %buff_A_addr" [src/k3mm.c:35]   --->   Operation 108 'load' 'buff_A_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 109 [1/2] (1.23ns)   --->   "%buff_B_load = load i11 %buff_B_addr" [src/k3mm.c:35]   --->   Operation 109 'load' 'buff_B_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 110 [1/2] (1.23ns)   --->   "%buff_A_1_load = load i11 %buff_A_1_addr" [src/k3mm.c:35]   --->   Operation 110 'load' 'buff_A_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 111 [1/2] (1.23ns)   --->   "%buff_B_1_load = load i11 %buff_B_1_addr" [src/k3mm.c:35]   --->   Operation 111 'load' 'buff_B_1_load' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 112 [1/2] (1.23ns)   --->   "%buff_A_load_1 = load i11 %buff_A_addr_1" [src/k3mm.c:35]   --->   Operation 112 'load' 'buff_A_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 113 [1/2] (1.23ns)   --->   "%buff_B_load_1 = load i11 %buff_B_addr_1" [src/k3mm.c:35]   --->   Operation 113 'load' 'buff_B_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 114 [1/2] (1.23ns)   --->   "%buff_A_1_load_1 = load i11 %buff_A_1_addr_1" [src/k3mm.c:35]   --->   Operation 114 'load' 'buff_A_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_3 : Operation 115 [1/2] (1.23ns)   --->   "%buff_B_1_load_1 = load i11 %buff_B_1_addr_1" [src/k3mm.c:35]   --->   Operation 115 'load' 'buff_B_1_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 116 [3/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 116 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 117 [2/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 117 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 118 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 119 [1/1] (0.42ns)   --->   "%store_ln35 = store i32 %arrayidx6911_promoted, i32 %empty" [src/k3mm.c:35]   --->   Operation 119 'store' 'store_ln35' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 0.42>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc70.split" [src/k3mm.c:34]   --->   Operation 120 'br' 'br_ln34' <Predicate = (!icmp_ln32 & or_ln10_2)> <Delay = 0.00>
ST_6 : Operation 121 [1/3] (7.01ns)   --->   "%mul = fmul i32 %buff_A_load, i32 %buff_B_load" [src/k3mm.c:35]   --->   Operation 121 'fmul' 'mul' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 122 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 123 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/k3mm.c:35]   --->   Operation 124 'load' 'p_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_7 : Operation 125 [4/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 125 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %buff_A_1_load, i32 %buff_B_1_load" [src/k3mm.c:35]   --->   Operation 126 'fmul' 'mul_1' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 127 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [3/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 128 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 155 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 129 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 129 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %buff_A_load_1, i32 %buff_B_load_1" [src/k3mm.c:35]   --->   Operation 130 'fmul' 'mul_2' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 131 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 132 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 132 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 133 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %buff_A_1_load_1, i32 %buff_B_1_load_1" [src/k3mm.c:35]   --->   Operation 133 'fmul' 'mul_3' <Predicate = (!icmp_ln32)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 134 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/k3mm.c:35]   --->   Operation 134 'fadd' 'add' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 135 [4/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 135 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 136 [3/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 136 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 137 [2/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 137 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 138 [1/4] (6.43ns)   --->   "%add_1 = fadd i32 %add, i32 %mul_1" [src/k3mm.c:35]   --->   Operation 138 'fadd' 'add_1' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 139 [4/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 139 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 140 [3/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 140 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 141 [2/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 141 'fadd' 'add_2' <Predicate = (!icmp_ln32)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %select_ln10_2, i7 4" [src/k3mm.c:34]   --->   Operation 142 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln34, i32 6" [src/k3mm.c:34]   --->   Operation 143 'bitselect' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp_1, void %new.latch.for.inc70.split, void %last.iter.for.inc70.split" [src/k3mm.c:34]   --->   Operation 144 'br' 'br_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_17 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln10 = store i7 %add_ln34, i7 %k" [src/k3mm.c:10]   --->   Operation 145 'store' 'store_ln10' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 146 [1/4] (6.43ns)   --->   "%add_2 = fadd i32 %add_1, i32 %mul_2" [src/k3mm.c:35]   --->   Operation 146 'fadd' 'add_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 147 [4/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 147 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 148 [3/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 148 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 149 [2/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 149 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.86>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [/nethome/xxu425/DeepLearningProject/dl/ssam/polybench_xilinx__post_frontend/k3mm_opt_35c94410e2d7b0f74edf8554a5cd0b9a/opt.tcl:10]   --->   Operation 150 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/4] (6.43ns)   --->   "%add_3 = fadd i32 %add_2, i32 %mul_3" [src/k3mm.c:35]   --->   Operation 151 'fadd' 'add_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 152 [1/1] (0.42ns)   --->   "%store_ln35 = store i32 %add_3, i32 %empty" [src/k3mm.c:35]   --->   Operation 152 'store' 'store_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.42>

State 23 <SV = 22> <Delay = 1.23>
ST_23 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %add_3, i12 %tmp1_addr" [src/k3mm.c:35]   --->   Operation 153 'store' 'store_ln35' <Predicate = (tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4096> <RAM>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln34 = br void %new.latch.for.inc70.split" [src/k3mm.c:34]   --->   Operation 154 'br' 'br_ln34' <Predicate = (tmp_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buff_A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ buff_B_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ tmp1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 011111111111111111000000]
j                     (alloca           ) [ 011000000000000000000000]
indvar_flatten7       (alloca           ) [ 011000000000000000000000]
i                     (alloca           ) [ 011000000000000000000000]
indvar_flatten21      (alloca           ) [ 011000000000000000000000]
empty                 (alloca           ) [ 011111111111111111111110]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
store_ln0             (store            ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
br_ln0                (br               ) [ 011000000000000000000000]
first_iter_1          (phi              ) [ 001000000000000000000000]
indvar_flatten7_load  (load             ) [ 000000000000000000000000]
indvar_flatten21_load (load             ) [ 000000000000000000000000]
icmp_ln32             (icmp             ) [ 011111111111111111111111]
add_ln32_1            (add              ) [ 000000000000000000000000]
br_ln32               (br               ) [ 000000000000000000000000]
k_load                (load             ) [ 000000000000000000000000]
j_load                (load             ) [ 000000000000000000000000]
i_load                (load             ) [ 000000000000000000000000]
add_ln32              (add              ) [ 000000000000000000000000]
specloopname_ln0      (specloopname     ) [ 000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000000000000000000]
icmp_ln33             (icmp             ) [ 000000000000000000000000]
select_ln10           (select           ) [ 000000000000000000000000]
or_ln10               (or               ) [ 000000000000000000000000]
select_ln10_1         (select           ) [ 000000000000000000000000]
tmp                   (bitselect        ) [ 000000000000000000000000]
xor_ln34              (xor              ) [ 000000000000000000000000]
or_ln10_1             (or               ) [ 000000000000000000000000]
select_ln32           (select           ) [ 000000000000000000000000]
trunc_ln33            (trunc            ) [ 000000000000000000000000]
add_ln33              (add              ) [ 000000000000000000000000]
xor_ln10_1            (xor              ) [ 000000000000000000000000]
and_ln10              (and              ) [ 000000000000000000000000]
or_ln10_2             (or               ) [ 001111100000000000000000]
select_ln10_2         (select           ) [ 010111111111111111000000]
select_ln33           (select           ) [ 000000000000000000000000]
tmp_s                 (bitconcatenate   ) [ 000000000000000000000000]
select_ln33_cast1     (zext             ) [ 000000000000000000000000]
select_ln33_cast      (zext             ) [ 000000000000000000000000]
empty_72              (add              ) [ 000000000000000000000000]
p_cast                (zext             ) [ 000000000000000000000000]
tmp1_addr             (getelementptr    ) [ 011111111111111111111111]
br_ln34               (br               ) [ 000000000000000000000000]
lshr_ln10_4           (partselect       ) [ 000000000000000000000000]
tmp_64                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln35             (zext             ) [ 000000000000000000000000]
buff_A_addr           (getelementptr    ) [ 000100000000000000000000]
buff_A_1_addr         (getelementptr    ) [ 000100000000000000000000]
tmp_65                (bitconcatenate   ) [ 000000000000000000000000]
add_ln35              (add              ) [ 000000000000000000000000]
zext_ln35_1           (zext             ) [ 000000000000000000000000]
buff_B_addr           (getelementptr    ) [ 000100000000000000000000]
buff_B_1_addr         (getelementptr    ) [ 000100000000000000000000]
or_ln35               (or               ) [ 000000000000000000000000]
tmp_66                (bitconcatenate   ) [ 000000000000000000000000]
zext_ln35_2           (zext             ) [ 000000000000000000000000]
buff_A_addr_1         (getelementptr    ) [ 000100000000000000000000]
buff_A_1_addr_1       (getelementptr    ) [ 000100000000000000000000]
tmp_67                (bitconcatenate   ) [ 000000000000000000000000]
add_ln35_1            (add              ) [ 000000000000000000000000]
zext_ln35_3           (zext             ) [ 000000000000000000000000]
buff_B_addr_1         (getelementptr    ) [ 000100000000000000000000]
buff_B_1_addr_1       (getelementptr    ) [ 000100000000000000000000]
add_ln33_1            (add              ) [ 000000000000000000000000]
select_ln33_1         (select           ) [ 000000000000000000000000]
store_ln32            (store            ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
store_ln33            (store            ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
br_ln34               (br               ) [ 011000000000000000000000]
arrayidx6911_promoted (load             ) [ 000011100000000000000000]
buff_A_load           (load             ) [ 000011100000000000000000]
buff_B_load           (load             ) [ 000011100000000000000000]
buff_A_1_load         (load             ) [ 000011110000000000000000]
buff_B_1_load         (load             ) [ 000011110000000000000000]
buff_A_load_1         (load             ) [ 000011111000000000000000]
buff_B_load_1         (load             ) [ 000011111000000000000000]
buff_A_1_load_1       (load             ) [ 000011111100000000000000]
buff_B_1_load_1       (load             ) [ 000011111100000000000000]
store_ln35            (store            ) [ 000000000000000000000000]
br_ln34               (br               ) [ 000000000000000000000000]
mul                   (fmul             ) [ 000000011110000000000000]
p_load                (load             ) [ 000000001110000000000000]
mul_1                 (fmul             ) [ 000000001111111000000000]
mul_2                 (fmul             ) [ 011000000111111111100000]
mul_3                 (fmul             ) [ 011111100011111111111110]
add                   (fadd             ) [ 000000000001111000000000]
add_1                 (fadd             ) [ 011000000000000111100000]
add_ln34              (add              ) [ 000000000000000000000000]
tmp_1                 (bitselect        ) [ 001111110000000000111111]
br_ln34               (br               ) [ 000000000000000000000000]
store_ln10            (store            ) [ 000000000000000000000000]
add_2                 (fadd             ) [ 000111100000000000011110]
specpipeline_ln10     (specpipeline     ) [ 000000000000000000000000]
add_3                 (fadd             ) [ 000000010000000000000001]
store_ln35            (store            ) [ 000000000000000000000000]
store_ln35            (store            ) [ 000000000000000000000000]
br_ln34               (br               ) [ 000000000000000000000000]
ret_ln0               (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buff_A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buff_A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_A_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff_B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="buff_B_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff_B_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1"/><MemPortTyVec>2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="lp1_lp2_lp3_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="k_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="j_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten7_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten21_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten21/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="empty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp1_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="12" slack="0"/>
<pin id="98" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp1_addr/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="12" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arrayidx6911_promoted/2 store_ln35/23 "/>
</bind>
</comp>

<comp id="107" class="1004" name="buff_A_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="11" slack="0"/>
<pin id="111" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="buff_A_1_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="11" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="buff_B_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="11" slack="0"/>
<pin id="125" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buff_B_1_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="0"/>
<pin id="140" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="141" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="142" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="3"/>
<pin id="143" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_load/2 buff_A_load_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="151" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="32" slack="3"/>
<pin id="153" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_load/2 buff_B_load_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="4"/>
<pin id="163" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_A_1_load/2 buff_A_1_load_1/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="4"/>
<pin id="173" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff_B_1_load/2 buff_B_1_load_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="buff_A_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="11" slack="0"/>
<pin id="179" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_addr_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="buff_A_1_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="11" slack="0"/>
<pin id="186" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_A_1_addr_1/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="buff_B_addr_1_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="11" slack="0"/>
<pin id="193" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_addr_1/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="buff_B_1_addr_1_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="11" slack="0"/>
<pin id="200" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff_B_1_addr_1/2 "/>
</bind>
</comp>

<comp id="207" class="1005" name="first_iter_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="first_iter_1_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 add_1/11 add_2/15 add_3/19 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/4 mul_1/5 mul_2/6 mul_3/7 "/>
</bind>
</comp>

<comp id="227" class="1005" name="reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add_1 add_2 add_3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="store_ln0_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="17" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln10_store_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="7" slack="0"/>
<pin id="241" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln0_store_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="0"/>
<pin id="245" dir="0" index="1" bw="12" slack="0"/>
<pin id="246" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln10_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="7" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln10_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="7" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten7_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="12" slack="1"/>
<pin id="260" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten21_load_load_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="17" slack="1"/>
<pin id="263" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten21_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="icmp_ln32_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="17" slack="0"/>
<pin id="266" dir="0" index="1" bw="17" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln32_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="17" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="k_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="j_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="1"/>
<pin id="281" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="i_load_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln32_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="icmp_ln33_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="select_ln10_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="7" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="or_ln10_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln10_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="7" slack="0"/>
<pin id="322" dir="0" index="2" bw="4" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="xor_ln34_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="1" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="or_ln10_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_1/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln32_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="trunc_ln33_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="add_ln33_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="xor_ln10_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln10_1/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="and_ln10_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln10/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="or_ln10_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln10_2/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln10_2_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="0" index="2" bw="1" slack="0"/>
<pin id="379" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln10_2/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln33_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="0" index="2" bw="7" slack="0"/>
<pin id="387" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_s_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="0"/>
<pin id="393" dir="0" index="1" bw="6" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln33_cast1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="7" slack="0"/>
<pin id="401" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln33_cast1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln33_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="7" slack="0"/>
<pin id="405" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln33_cast/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_72_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="0"/>
<pin id="409" dir="0" index="1" bw="7" slack="0"/>
<pin id="410" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_72/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="0"/>
<pin id="415" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="lshr_ln10_4_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="7" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="0" index="3" bw="4" slack="0"/>
<pin id="423" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln10_4/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_64_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="11" slack="0"/>
<pin id="430" dir="0" index="1" bw="6" slack="0"/>
<pin id="431" dir="0" index="2" bw="5" slack="0"/>
<pin id="432" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_64/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln35_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_65_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="11" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_65/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln35_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln35_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="11" slack="0"/>
<pin id="458" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="or_ln35_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_66_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="11" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="0" index="2" bw="5" slack="0"/>
<pin id="472" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_66/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln35_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="11" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_67_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="11" slack="0"/>
<pin id="484" dir="0" index="1" bw="5" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="add_ln35_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="7" slack="0"/>
<pin id="493" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln35_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln33_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="12" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="select_ln33_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="0" index="2" bw="12" slack="0"/>
<pin id="512" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln32_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="17" slack="0"/>
<pin id="518" dir="0" index="1" bw="17" slack="1"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="store_ln10_store_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="7" slack="0"/>
<pin id="523" dir="0" index="1" bw="7" slack="1"/>
<pin id="524" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln33_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="12" slack="1"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln10_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="1"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln35_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="3"/>
<pin id="538" dir="0" index="1" bw="32" slack="5"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="p_load_load_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="6"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln34_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="15"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/17 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="7" slack="0"/>
<pin id="552" dir="0" index="2" bw="4" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/17 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln10_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="0" index="1" bw="7" slack="16"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/17 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln35_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="21"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/22 "/>
</bind>
</comp>

<comp id="567" class="1005" name="k_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="574" class="1005" name="j_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="7" slack="0"/>
<pin id="576" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="581" class="1005" name="indvar_flatten7_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="12" slack="0"/>
<pin id="583" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="588" class="1005" name="i_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="595" class="1005" name="indvar_flatten21_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="17" slack="0"/>
<pin id="597" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten21 "/>
</bind>
</comp>

<comp id="602" class="1005" name="empty_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="5"/>
<pin id="604" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln32_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="613" class="1005" name="or_ln10_2_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln10_2 "/>
</bind>
</comp>

<comp id="617" class="1005" name="select_ln10_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="15"/>
<pin id="619" dir="1" index="1" bw="7" slack="15"/>
</pin_list>
<bind>
<opset="select_ln10_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp1_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="12" slack="1"/>
<pin id="624" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp1_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="buff_A_addr_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="11" slack="1"/>
<pin id="629" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr "/>
</bind>
</comp>

<comp id="632" class="1005" name="buff_A_1_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="11" slack="1"/>
<pin id="634" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="buff_B_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="11" slack="1"/>
<pin id="639" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr "/>
</bind>
</comp>

<comp id="642" class="1005" name="buff_B_1_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="11" slack="1"/>
<pin id="644" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="buff_A_addr_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="11" slack="1"/>
<pin id="649" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_addr_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="buff_A_1_addr_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="1"/>
<pin id="654" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_1_addr_1 "/>
</bind>
</comp>

<comp id="657" class="1005" name="buff_B_addr_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="11" slack="1"/>
<pin id="659" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_addr_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="buff_B_1_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="11" slack="1"/>
<pin id="664" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_1_addr_1 "/>
</bind>
</comp>

<comp id="667" class="1005" name="arrayidx6911_promoted_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="3"/>
<pin id="669" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="arrayidx6911_promoted "/>
</bind>
</comp>

<comp id="672" class="1005" name="buff_A_load_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_A_load "/>
</bind>
</comp>

<comp id="677" class="1005" name="buff_B_load_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="32" slack="1"/>
<pin id="679" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff_B_load "/>
</bind>
</comp>

<comp id="682" class="1005" name="buff_A_1_load_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="2"/>
<pin id="684" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_A_1_load "/>
</bind>
</comp>

<comp id="687" class="1005" name="buff_B_1_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="2"/>
<pin id="689" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="buff_B_1_load "/>
</bind>
</comp>

<comp id="692" class="1005" name="buff_A_load_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="3"/>
<pin id="694" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_A_load_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="buff_B_load_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="3"/>
<pin id="699" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="buff_B_load_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="buff_A_1_load_1_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="4"/>
<pin id="704" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_A_1_load_1 "/>
</bind>
</comp>

<comp id="707" class="1005" name="buff_B_1_load_1_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="4"/>
<pin id="709" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="buff_B_1_load_1 "/>
</bind>
</comp>

<comp id="712" class="1005" name="mul_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="717" class="1005" name="p_load_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="1"/>
<pin id="719" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_load "/>
</bind>
</comp>

<comp id="722" class="1005" name="mul_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="4"/>
<pin id="724" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="mul_2_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="7"/>
<pin id="729" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="732" class="1005" name="mul_3_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="10"/>
<pin id="734" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="mul_3 "/>
</bind>
</comp>

<comp id="737" class="1005" name="tmp_1_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="6"/>
<pin id="739" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="46" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="46" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="46" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="46" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="144"><net_src comp="107" pin="3"/><net_sink comp="135" pin=2"/></net>

<net id="154"><net_src comp="121" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="164"><net_src comp="114" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="174"><net_src comp="128" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="180"><net_src comp="0" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="2" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="4" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="175" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="204"><net_src comp="189" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="205"><net_src comp="182" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="206"><net_src comp="196" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="18" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="230"><net_src comp="219" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="227" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="14" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="22" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="261" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="24" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="289"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="26" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="258" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="302"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="279" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="291" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="211" pin="4"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="291" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="276" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="38" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="276" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="40" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="319" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="20" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="291" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="327" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="291" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="285" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="282" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="297" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="26" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="291" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="20" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="319" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="305" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="333" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="311" pin="3"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="14" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="388"><net_src comp="333" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="297" pin="3"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="351" pin="2"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="42" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="347" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="44" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="383" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="383" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="391" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="425"><net_src comp="375" pin="3"/><net_sink comp="418" pin=1"/></net>

<net id="426"><net_src comp="10" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="427"><net_src comp="50" pin="0"/><net_sink comp="418" pin=3"/></net>

<net id="433"><net_src comp="52" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="347" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="418" pin="4"/><net_sink comp="428" pin=2"/></net>

<net id="439"><net_src comp="428" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="447"><net_src comp="54" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="418" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="399" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="466"><net_src comp="418" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="56" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="347" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="462" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="479"><net_src comp="468" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="487"><net_src comp="54" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="462" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="44" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="399" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="506"><net_src comp="258" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="58" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="513"><net_src comp="291" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="58" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="515"><net_src comp="502" pin="2"/><net_sink comp="508" pin=2"/></net>

<net id="520"><net_src comp="270" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="525"><net_src comp="339" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="530"><net_src comp="508" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="383" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="543"><net_src comp="540" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="548"><net_src comp="60" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="38" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="544" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="40" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="561"><net_src comp="544" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="219" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="70" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="573"><net_src comp="567" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="577"><net_src comp="74" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="580"><net_src comp="574" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="584"><net_src comp="78" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="587"><net_src comp="581" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="591"><net_src comp="82" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="593"><net_src comp="588" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="594"><net_src comp="588" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="598"><net_src comp="86" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="605"><net_src comp="90" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="607"><net_src comp="602" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="612"><net_src comp="264" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="369" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="375" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="625"><net_src comp="94" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="630"><net_src comp="107" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="635"><net_src comp="114" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="640"><net_src comp="121" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="645"><net_src comp="128" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="650"><net_src comp="175" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="655"><net_src comp="182" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="660"><net_src comp="189" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="665"><net_src comp="196" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="670"><net_src comp="101" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="675"><net_src comp="135" pin="7"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="680"><net_src comp="145" pin="7"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="685"><net_src comp="155" pin="7"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="690"><net_src comp="165" pin="7"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="695"><net_src comp="135" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="700"><net_src comp="145" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="705"><net_src comp="155" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="710"><net_src comp="165" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="715"><net_src comp="223" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="720"><net_src comp="540" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="725"><net_src comp="223" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="730"><net_src comp="223" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="735"><net_src comp="223" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="740"><net_src comp="549" pin="3"/><net_sink comp="737" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tmp1 | {23 }
 - Input state : 
	Port: k3mm_Pipeline_lp1_lp2_lp3 : buff_A | {2 3 }
	Port: k3mm_Pipeline_lp1_lp2_lp3 : buff_A_1 | {2 3 }
	Port: k3mm_Pipeline_lp1_lp2_lp3 : buff_B | {2 3 }
	Port: k3mm_Pipeline_lp1_lp2_lp3 : buff_B_1 | {2 3 }
	Port: k3mm_Pipeline_lp1_lp2_lp3 : tmp1 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln10 : 1
		store_ln0 : 1
		store_ln10 : 1
		store_ln10 : 1
	State 2
		icmp_ln32 : 1
		add_ln32_1 : 1
		br_ln32 : 2
		add_ln32 : 1
		icmp_ln33 : 1
		select_ln10 : 2
		or_ln10 : 2
		select_ln10_1 : 2
		tmp : 1
		xor_ln34 : 2
		or_ln10_1 : 2
		select_ln32 : 2
		trunc_ln33 : 3
		add_ln33 : 3
		xor_ln10_1 : 2
		and_ln10 : 2
		or_ln10_2 : 2
		select_ln10_2 : 2
		select_ln33 : 2
		tmp_s : 4
		select_ln33_cast1 : 3
		select_ln33_cast : 3
		empty_72 : 4
		p_cast : 5
		tmp1_addr : 6
		br_ln34 : 2
		arrayidx6911_promoted : 7
		lshr_ln10_4 : 3
		tmp_64 : 4
		zext_ln35 : 5
		buff_A_addr : 6
		buff_A_1_addr : 6
		tmp_65 : 4
		add_ln35 : 5
		zext_ln35_1 : 6
		buff_B_addr : 7
		buff_B_1_addr : 7
		buff_A_load : 7
		buff_B_load : 8
		buff_A_1_load : 7
		buff_B_1_load : 8
		or_ln35 : 4
		tmp_66 : 4
		zext_ln35_2 : 5
		buff_A_addr_1 : 6
		buff_A_1_addr_1 : 6
		tmp_67 : 4
		add_ln35_1 : 5
		zext_ln35_3 : 6
		buff_B_addr_1 : 7
		buff_B_1_addr_1 : 7
		buff_A_load_1 : 7
		buff_B_load_1 : 8
		buff_A_1_load_1 : 7
		buff_B_1_load_1 : 8
		add_ln33_1 : 1
		select_ln33_1 : 2
		store_ln32 : 2
		store_ln10 : 3
		store_ln33 : 3
		store_ln10 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
		add : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		tmp_1 : 1
		br_ln34 : 2
		store_ln10 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
		store_ln35 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|   fadd   |        grp_fu_219        |    2    |   227   |   214   |
|----------|--------------------------|---------|---------|---------|
|   fmul   |        grp_fu_223        |    3    |   128   |   135   |
|----------|--------------------------|---------|---------|---------|
|          |     add_ln32_1_fu_270    |    0    |    0    |    24   |
|          |      add_ln32_fu_285     |    0    |    0    |    14   |
|          |      add_ln33_fu_351     |    0    |    0    |    14   |
|    add   |      empty_72_fu_407     |    0    |    0    |    19   |
|          |      add_ln35_fu_450     |    0    |    0    |    18   |
|          |     add_ln35_1_fu_490    |    0    |    0    |    18   |
|          |     add_ln33_1_fu_502    |    0    |    0    |    19   |
|          |      add_ln34_fu_544     |    0    |    0    |    14   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln10_fu_297    |    0    |    0    |    7    |
|          |   select_ln10_1_fu_311   |    0    |    0    |    7    |
|  select  |    select_ln32_fu_339    |    0    |    0    |    7    |
|          |   select_ln10_2_fu_375   |    0    |    0    |    7    |
|          |    select_ln33_fu_383    |    0    |    0    |    7    |
|          |   select_ln33_1_fu_508   |    0    |    0    |    11   |
|----------|--------------------------|---------|---------|---------|
|   icmp   |     icmp_ln32_fu_264     |    0    |    0    |    24   |
|          |     icmp_ln33_fu_291     |    0    |    0    |    19   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln10_fu_305      |    0    |    0    |    2    |
|    or    |     or_ln10_1_fu_333     |    0    |    0    |    2    |
|          |     or_ln10_2_fu_369     |    0    |    0    |    2    |
|          |      or_ln35_fu_462      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    xor   |      xor_ln34_fu_327     |    0    |    0    |    2    |
|          |     xor_ln10_1_fu_357    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    and   |      and_ln10_fu_363     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
| bitselect|        tmp_fu_319        |    0    |    0    |    0    |
|          |       tmp_1_fu_549       |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |     trunc_ln33_fu_347    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_391       |    0    |    0    |    0    |
|          |       tmp_64_fu_428      |    0    |    0    |    0    |
|bitconcatenate|       tmp_65_fu_442      |    0    |    0    |    0    |
|          |       tmp_66_fu_468      |    0    |    0    |    0    |
|          |       tmp_67_fu_482      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          | select_ln33_cast1_fu_399 |    0    |    0    |    0    |
|          |  select_ln33_cast_fu_403 |    0    |    0    |    0    |
|          |       p_cast_fu_413      |    0    |    0    |    0    |
|   zext   |     zext_ln35_fu_436     |    0    |    0    |    0    |
|          |    zext_ln35_1_fu_456    |    0    |    0    |    0    |
|          |    zext_ln35_2_fu_476    |    0    |    0    |    0    |
|          |    zext_ln35_3_fu_496    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|partselect|    lshr_ln10_4_fu_418    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    5    |   355   |   590   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|arrayidx6911_promoted_reg_667|   32   |
|   buff_A_1_addr_1_reg_652   |   11   |
|    buff_A_1_addr_reg_632    |   11   |
|   buff_A_1_load_1_reg_702   |   32   |
|    buff_A_1_load_reg_682    |   32   |
|    buff_A_addr_1_reg_647    |   11   |
|     buff_A_addr_reg_627     |   11   |
|    buff_A_load_1_reg_692    |   32   |
|     buff_A_load_reg_672     |   32   |
|   buff_B_1_addr_1_reg_662   |   11   |
|    buff_B_1_addr_reg_642    |   11   |
|   buff_B_1_load_1_reg_707   |   32   |
|    buff_B_1_load_reg_687    |   32   |
|    buff_B_addr_1_reg_657    |   11   |
|     buff_B_addr_reg_637     |   11   |
|    buff_B_load_1_reg_697    |   32   |
|     buff_B_load_reg_677     |   32   |
|        empty_reg_602        |   32   |
|     first_iter_1_reg_207    |    1   |
|          i_reg_588          |    7   |
|      icmp_ln32_reg_609      |    1   |
|   indvar_flatten21_reg_595  |   17   |
|   indvar_flatten7_reg_581   |   12   |
|          j_reg_574          |    7   |
|          k_reg_567          |    7   |
|        mul_1_reg_722        |   32   |
|        mul_2_reg_727        |   32   |
|        mul_3_reg_732        |   32   |
|         mul_reg_712         |   32   |
|      or_ln10_2_reg_613      |    1   |
|        p_load_reg_717       |   32   |
|           reg_227           |   32   |
|    select_ln10_2_reg_617    |    7   |
|      tmp1_addr_reg_622      |   12   |
|        tmp_1_reg_737        |    1   |
+-----------------------------+--------+
|            Total            |   673  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_135 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_135 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_145 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_145 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_165 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_165 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_219    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_219    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_223    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_223    |  p1  |   4  |  32  |   128  ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   592  ||  5.894  ||   155   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   590  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   155  |
|  Register |    -   |    -   |   673  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    5   |  1028  |   745  |
+-----------+--------+--------+--------+--------+
