{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1511482487347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1511482487351 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 23 21:14:46 2017 " "Processing started: Thu Nov 23 21:14:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1511482487351 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482487351 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482487351 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1511482489047 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1511482489048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arch " "Found design unit 1: ula-arch" {  } { { "ula.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482519994 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482519994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482519994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorsubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorsubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-arch " "Found design unit 1: somadorsubtrator-arch" {  } { { "somadorsubtrator.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520014 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorcompleto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorcompleto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorcompleto-arch " "Found design unit 1: somadorcompleto-arch" {  } { { "somadorcompleto.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520015 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorcompleto " "Found entity 1: somadorcompleto" {  } { { "somadorcompleto.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador16-arch " "Found design unit 1: somador16-arch" {  } { { "somador16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520019 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador16 " "Found entity 1: somador16" {  } { { "somador16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somador-SomaCompleto " "Found design unit 1: Somador-SomaCompleto" {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somador " "Found entity 1: Somador" {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg16-arch " "Found design unit 1: reg16-arch" {  } { { "reg16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg16.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520030 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2-arch " "Found design unit 1: reg2-arch" {  } { { "reg2.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520031 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/reg2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorBIP3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorBIP3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arqfinal " "Found design unit 1: processador-arqfinal" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520040 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProcessadorBIP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProcessadorBIP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProcessadorBIP-Controle " "Found design unit 1: ProcessadorBIP-Controle" {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520042 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProcessadorBIP " "Found entity 1: ProcessadorBIP" {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PO.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PO.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PO-arch " "Found design unit 1: PO-arch" {  } { { "PO.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520044 ""} { "Info" "ISGN_ENTITY_NAME" "1 PO " "Found entity 1: PO" {  } { { "PO.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-arch " "Found design unit 1: PC-arch" {  } { { "PC.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PC.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520045 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PC.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_1-arch " "Found design unit 1: mux3_1-arch" {  } { { "mux3_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux3_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520046 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_1 " "Found entity 1: mux3_1" {  } { { "mux3_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux3_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-arch " "Found design unit 1: mux2_1-arch" {  } { { "mux2_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux2_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520047 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador-Multiplex " "Found design unit 1: Multiplexador-Multiplex" {  } { { "Multiplexador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Multiplexador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520048 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MeioSomador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MeioSomador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MeioSomador-MSoma " "Found design unit 1: MeioSomador-MSoma" {  } { { "MeioSomador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/MeioSomador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520049 ""} { "Info" "ISGN_ENTITY_NAME" "1 MeioSomador " "Found entity 1: MeioSomador" {  } { { "MeioSomador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/MeioSomador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "meiosoma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file meiosoma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 meiosoma-arch " "Found design unit 1: meiosoma-arch" {  } { { "meiosoma.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/meiosoma.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520050 ""} { "Info" "ISGN_ENTITY_NAME" "1 meiosoma " "Found entity 1: meiosoma" {  } { { "meiosoma.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/meiosoma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IMemory-arch " "Found design unit 1: IMemory-arch" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520051 ""} { "Info" "ISGN_ENTITY_NAME" "1 IMemory " "Found entity 1: IMemory" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extensao-arch " "Found design unit 1: extensao-arch" {  } { { "extensao.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/extensao.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520052 ""} { "Info" "ISGN_ENTITY_NAME" "1 extensao " "Found entity 1: extensao" {  } { { "extensao.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/extensao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory-arch " "Found design unit 1: DMemory-arch" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520061 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory " "Found entity 1: DMemory" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocador-arch " "Found design unit 1: deslocador-arch" {  } { { "deslocador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/deslocador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520062 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocador " "Found entity 1: deslocador" {  } { { "deslocador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/deslocador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decodificador-arch " "Found design unit 1: Decodificador-arch" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520064 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CPU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-cp " "Found design unit 1: CPU-cp" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520078 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482520078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1511482520367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:liga1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:liga1\"" {  } { { "ProcessadorBIP3.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520397 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Addrd CPU.vhd(8) " "VHDL Signal Declaration warning at CPU.vhd(8): used implicit default value for signal \"Addrd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511482520399 "|processador|CPU:liga1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sData CPU.vhd(17) " "VHDL Signal Declaration warning at CPU.vhd(17): used implicit default value for signal \"sData\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511482520399 "|processador|CPU:liga1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sData2 CPU.vhd(17) " "Verilog HDL or VHDL warning at CPU.vhd(17): object \"sData2\" assigned a value but never read" {  } { { "CPU.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1511482520399 "|processador|CPU:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcessadorBIP CPU:liga1\|ProcessadorBIP:liga1 " "Elaborating entity \"ProcessadorBIP\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\"" {  } { { "CPU.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520401 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "s2 ProcessadorBIP.vhd(23) " "VHDL Signal Declaration warning at ProcessadorBIP.vhd(23): used implicit default value for signal \"s2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProcessadorBIP.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511482520403 "|processador|CPU:liga1|ProcessadorBIP:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1 " "Elaborating entity \"Somador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\"" {  } { { "ProcessadorBIP.vhd" "liga1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520404 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Cout Somador.vhd(8) " "VHDL Signal Declaration warning at Somador.vhd(8): used implicit default value for signal \"Cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Somador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511482520405 "|processador|CPU:liga1|ProcessadorBIP:liga1|Somador:liga1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MeioSomador CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\|MeioSomador:Som00 " "Elaborating entity \"MeioSomador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Somador:liga1\|MeioSomador:Som00\"" {  } { { "Somador.vhd" "Som00" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Somador.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador CPU:liga1\|ProcessadorBIP:liga1\|Multiplexador:liga2 " "Elaborating entity \"Multiplexador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Multiplexador:liga2\"" {  } { { "ProcessadorBIP.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:liga1\|ProcessadorBIP:liga1\|PC:liga3 " "Elaborating entity \"PC\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|PC:liga3\"" {  } { { "ProcessadorBIP.vhd" "liga3" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decodificador CPU:liga1\|ProcessadorBIP:liga1\|Decodificador:liga4 " "Elaborating entity \"Decodificador\" for hierarchy \"CPU:liga1\|ProcessadorBIP:liga1\|Decodificador:liga4\"" {  } { { "ProcessadorBIP.vhd" "liga4" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(330) " "VHDL Process Statement warning at Decodificador.vhd(330): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 330 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520463 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(355) " "VHDL Process Statement warning at Decodificador.vhd(355): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520463 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(381) " "VHDL Process Statement warning at Decodificador.vhd(381): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520463 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(381) " "VHDL Process Statement warning at Decodificador.vhd(381): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(406) " "VHDL Process Statement warning at Decodificador.vhd(406): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(431) " "VHDL Process Statement warning at Decodificador.vhd(431): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z Decodificador.vhd(456) " "VHDL Process Statement warning at Decodificador.vhd(456): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N Decodificador.vhd(456) " "VHDL Process Statement warning at Decodificador.vhd(456): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "prox_estado Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"prox_estado\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SelB Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"SelB\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Op Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"Op\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrStatus Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrStatus\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SelA Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"SelA\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520464 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrAcc Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrAcc\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrRam Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrRam\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RdRam Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"RdRam\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Branch Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"Branch\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WrPC Decodificador.vhd(31) " "VHDL Process Statement warning at Decodificador.vhd(31): inferring latch(es) for signal or variable \"WrPC\", which holds its previous value in one or more paths through the process" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrPC Decodificador.vhd(31) " "Inferred latch for \"WrPC\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch Decodificador.vhd(31) " "Inferred latch for \"Branch\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RdRam Decodificador.vhd(31) " "Inferred latch for \"RdRam\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrRam Decodificador.vhd(31) " "Inferred latch for \"WrRam\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrAcc Decodificador.vhd(31) " "Inferred latch for \"WrAcc\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA\[0\] Decodificador.vhd(31) " "Inferred latch for \"SelA\[0\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelA\[1\] Decodificador.vhd(31) " "Inferred latch for \"SelA\[1\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrStatus Decodificador.vhd(31) " "Inferred latch for \"WrStatus\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[0\] Decodificador.vhd(31) " "Inferred latch for \"Op\[0\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[1\] Decodificador.vhd(31) " "Inferred latch for \"Op\[1\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520465 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Op\[2\] Decodificador.vhd(31) " "Inferred latch for \"Op\[2\]\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelB Decodificador.vhd(31) " "Inferred latch for \"SelB\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SRLL Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SRLL\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SLLL Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SLLL\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.XOOR Decodificador.vhd(31) " "Inferred latch for \"prox_estado.XOOR\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520466 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANND Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANND\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.NO Decodificador.vhd(31) " "Inferred latch for \"prox_estado.NO\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.JMP Decodificador.vhd(31) " "Inferred latch for \"prox_estado.JMP\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BLE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BLE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BLT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BLT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BGE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BGE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BGT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BGT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BNE Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BNE\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.BEQ Decodificador.vhd(31) " "Inferred latch for \"prox_estado.BEQ\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUBI1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUBI1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LDI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LDI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520467 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.STO Decodificador.vhd(31) " "Inferred latch for \"prox_estado.STO\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ESP2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ESP2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ESP1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ESP1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADDI1 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADDI1\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.ANNDI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.ANNDI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OOR Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OOR\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.SUB4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.SUB4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD2 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD2\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.EADD Decodificador.vhd(31) " "Inferred latch for \"prox_estado.EADD\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.OORI Decodificador.vhd(31) " "Inferred latch for \"prox_estado.OORI\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD3 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD3\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.LD4 Decodificador.vhd(31) " "Inferred latch for \"prox_estado.LD4\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520468 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.HLT Decodificador.vhd(31) " "Inferred latch for \"prox_estado.HLT\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520469 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "prox_estado.inicial Decodificador.vhd(31) " "Inferred latch for \"prox_estado.inicial\" at Decodificador.vhd(31)" {  } { { "Decodificador.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/Decodificador.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482520469 "|processador|CPU:liga1|ProcessadorBIP:liga1|Decodificador:liga4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PO CPU:liga1\|PO:liga2 " "Elaborating entity \"PO\" for hierarchy \"CPU:liga1\|PO:liga2\"" {  } { { "CPU.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/CPU.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensao CPU:liga1\|PO:liga2\|extensao:ext " "Elaborating entity \"extensao\" for hierarchy \"CPU:liga1\|PO:liga2\|extensao:ext\"" {  } { { "PO.vhd" "ext" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_1 CPU:liga1\|PO:liga2\|mux3_1:mux31 " "Elaborating entity \"mux3_1\" for hierarchy \"CPU:liga1\|PO:liga2\|mux3_1:mux31\"" {  } { { "PO.vhd" "mux31" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 CPU:liga1\|PO:liga2\|mux2_1:mux21 " "Elaborating entity \"mux2_1\" for hierarchy \"CPU:liga1\|PO:liga2\|mux2_1:mux21\"" {  } { { "PO.vhd" "mux21" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16 CPU:liga1\|PO:liga2\|reg16:reg_acc " "Elaborating entity \"reg16\" for hierarchy \"CPU:liga1\|PO:liga2\|reg16:reg_acc\"" {  } { { "PO.vhd" "reg_acc" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 CPU:liga1\|PO:liga2\|reg2:reg_status " "Elaborating entity \"reg2\" for hierarchy \"CPU:liga1\|PO:liga2\|reg2:reg_status\"" {  } { { "PO.vhd" "reg_status" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula CPU:liga1\|PO:liga2\|ula:alu " "Elaborating entity \"ula\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\"" {  } { { "PO.vhd" "alu" { Text "/home/romulo/intelFPGA_lite/17.0/processador/PO.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deslocador CPU:liga1\|PO:liga2\|ula:alu\|deslocador:deslc " "Elaborating entity \"deslocador\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|deslocador:deslc\"" {  } { { "ula.vhd" "deslc" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub " "Elaborating entity \"somadorsubtrator\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\"" {  } { { "ula.vhd" "somasub" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ula.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador16 CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador " "Elaborating entity \"somador16\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\"" {  } { { "somadorsubtrator.vhd" "somador" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorsubtrator.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorcompleto CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1 " "Elaborating entity \"somadorcompleto\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\"" {  } { { "somador16.vhd" "SC1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somador16.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "meiosoma CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\|meiosoma:MS1 " "Elaborating entity \"meiosoma\" for hierarchy \"CPU:liga1\|PO:liga2\|ula:alu\|somadorsubtrator:somasub\|somador16:somador\|somadorcompleto:SC1\|meiosoma:MS1\"" {  } { { "somadorcompleto.vhd" "MS1" { Text "/home/romulo/intelFPGA_lite/17.0/processador/somadorcompleto.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMemory IMemory:liga2 " "Elaborating entity \"IMemory\" for hierarchy \"IMemory:liga2\"" {  } { { "ProcessadorBIP3.vhd" "liga2" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482520558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ IMemory:liga2\|LPM_RAM_DQ:M " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "IMemory.vhd" "M" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IMemory:liga2\|LPM_RAM_DQ:M " "Instantiated megafunction \"IMemory:liga2\|LPM_RAM_DQ:M\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMemory.mif " "Parameter \"LPM_FILE\" = \"IMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521083 ""}  } { { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511482521083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521094 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482521096 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\", which is child of megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block IMemory:liga2\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"IMemory:liga2\|LPM_RAM_DQ:M\"" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6g1 " "Found entity 1: altsyncram_d6g1" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482521382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482521382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6g1 IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated " "Elaborating entity \"altsyncram_d6g1\" for hierarchy \"IMemory:liga2\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMemory DMemory:liga3 " "Elaborating entity \"DMemory\" for hierarchy \"DMemory:liga3\"" {  } { { "ProcessadorBIP3.vhd" "liga3" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ DMemory:liga3\|LPM_RAM_DQ:M " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "DMemory.vhd" "M" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521422 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DMemory:liga3\|LPM_RAM_DQ:M " "Instantiated megafunction \"DMemory:liga3\|LPM_RAM_DQ:M\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 11 " "Parameter \"LPM_WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 2048 " "Parameter \"LPM_NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMemory.mif " "Parameter \"LPM_FILE\" = \"DMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1511482521423 ""}  } { { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1511482521423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521424 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices " "Assertion warning: altram does not support Cyclone V device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone V devices" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 212 2 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482521425 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\", which is child of megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521436 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block DMemory:liga3\|LPM_RAM_DQ:M " "Elaborated megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"DMemory:liga3\|LPM_RAM_DQ:M\"" {  } { { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86g1 " "Found entity 1: altsyncram_86g1" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1511482521524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482521524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_86g1 DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated " "Elaborating entity \"altsyncram_86g1\" for hierarchy \"DMemory:liga3\|LPM_RAM_DQ:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482521525 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[11\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522149 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[12\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522149 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[13\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522149 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[14\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522149 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[15\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522149 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511482522149 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511482522149 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[0\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[1\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[2\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[3\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[4\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[5\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[6\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[7\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[8\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[9\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[10\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[11\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[12\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[13\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[14\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 374 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[15\] " "Synthesized away node \"DMemory:liga3\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_86g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_86g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_86g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "DMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/DMemory.vhd" 19 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 19 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|DMemory:liga3|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_86g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[0\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[1\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[2\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[3\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 110 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[4\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[5\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 158 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[6\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[7\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 206 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[8\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[9\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[10\] " "Synthesized away node \"IMemory:liga2\|lpm_ram_dq:M\|altram:sram\|altsyncram:ram_block\|altsyncram_d6g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_d6g1.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/db/altsyncram_d6g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "altram.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.tdf" 103 5 0 } } { "lpm_ram_dq.tdf" "" { Text "/home/romulo/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 106 6 0 } } { "IMemory.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/IMemory.vhd" 16 0 0 } } { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 18 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482522157 "|processador|IMemory:liga2|lpm_ram_dq:M|altram:sram|altsyncram:ram_block|altsyncram_d6g1:auto_generated|ram_block1a10"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1511482522157 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1511482522157 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1511482523637 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1511482524123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1511482524123 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482525302 "|processador|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ProcessadorBIP3.vhd" "" { Text "/home/romulo/intelFPGA_lite/17.0/processador/ProcessadorBIP3.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1511482525302 "|processador|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1511482525302 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1511482525303 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1511482525303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1511482525303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1511482525332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 23 21:15:25 2017 " "Processing ended: Thu Nov 23 21:15:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1511482525332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1511482525332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1511482525332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1511482525332 ""}
