
*** Running vivado
    with args -log mb_block_umeboshi_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_block_umeboshi_0_2.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Fri Feb  6 19:05:43 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source mb_block_umeboshi_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hause/Documents/Vivado/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/AMDDesignTools/2025.2/Vivado/data/ip'.
Command: synth_design -top mb_block_umeboshi_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18964
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1314.816 ; gain = 538.977
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mb_block_umeboshi_0_2' [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ip/mb_block_umeboshi_0_2/synth/mb_block_umeboshi_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'umeboshi' [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi.v:4]
INFO: [Synth 8-6157] synthesizing module 'umeboshi_slave_lite_v1_0_axi_synth_engine' [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v:201]
INFO: [Synth 8-226] default block is never used [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v:335]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v:868]
INFO: [Synth 8-6155] done synthesizing module 'umeboshi_slave_lite_v1_0_axi_synth_engine' (0#1) [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi_slave_lite_v1_0_axi_synth_engine.v:4]
INFO: [Synth 8-6155] done synthesizing module 'umeboshi' (0#1) [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi.v:4]
INFO: [Synth 8-6155] done synthesizing module 'mb_block_umeboshi_0_2' (0#1) [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ip/mb_block_umeboshi_0_2/synth/mb_block_umeboshi_0_2.v:53]
WARNING: [Synth 8-3848] Net audio_out in module/entity umeboshi does not have driver. [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi.v:18]
WARNING: [Synth 8-3848] Net audio_valid in module/entity umeboshi does not have driver. [c:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.gen/sources_1/bd/mb_block/ipshared/0346/hdl/umeboshi.v:19]
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[15] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[14] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[13] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[12] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[11] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[10] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[9] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[8] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[7] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[6] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[5] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[4] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[3] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[2] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[1] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[0] in module umeboshi is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_valid in module umeboshi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.785 ; gain = 728.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.785 ; gain = 728.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1504.785 ; gain = 728.945
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1504.785 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1579.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1579.387 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'umeboshi_slave_lite_v1_0_axi_synth_engine'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'umeboshi_slave_lite_v1_0_axi_synth_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'umeboshi_slave_lite_v1_0_axi_synth_engine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'umeboshi_slave_lite_v1_0_axi_synth_engine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 64    
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 64    
	   2 Input    6 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-7129] Port S_AXI_AWPROT[2] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[1] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_AWPROT[0] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[2] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[1] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port S_AXI_ARPROT[0] in module umeboshi_slave_lite_v1_0_axi_synth_engine is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[15] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[14] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[13] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[12] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[11] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[10] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[9] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[8] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[7] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[6] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[5] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[4] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[3] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[2] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[1] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_out[0] in module mb_block_umeboshi_0_2 is either unconnected or has no load
INFO: [Synth 8-7129] Port audio_valid in module mb_block_umeboshi_0_2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1579.387 ; gain = 803.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT2  |     1|
|3     |LUT3  |    13|
|4     |LUT4  |     3|
|5     |LUT5  |     8|
|6     |LUT6  |   805|
|7     |MUXF7 |   256|
|8     |MUXF8 |   128|
|9     |FDRE  |  2076|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1745.852 ; gain = 895.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1745.852 ; gain = 970.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1758.953 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'mb_block_umeboshi_0_2' is not ideal for floorplanning, since the cellview 'umeboshi_slave_lite_v1_0_axi_synth_engine' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1854.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 61e5fb66
INFO: [Common 17-83] Releasing license: Synthesis
77 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1854.379 ; gain = 1304.570
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.runs/mb_block_umeboshi_0_2_synth_1/mb_block_umeboshi_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_block_umeboshi_0_2, cache-ID = f88b255678b72a8d
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1854.379 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hause/Documents/Vivado/Projects/Takuan/Takuan.runs/mb_block_umeboshi_0_2_synth_1/mb_block_umeboshi_0_2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file mb_block_umeboshi_0_2_utilization_synth.rpt -pb mb_block_umeboshi_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  6 19:06:20 2026...
