<stg><name>xDBL</name>


<trans_list>

<trans id="202" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %P_X_V_addr = getelementptr [2 x i448]* %P_X_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_X_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %P_X_V_addr_1 = getelementptr [2 x i448]* %P_X_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_X_V_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:2  %P_Z_V_addr = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="P_Z_V_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:3  %P_Z_V_addr_1 = getelementptr [2 x i448]* %P_Z_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="P_Z_V_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:22  %P_X_V_load = load i448* %P_X_V_addr, align 8

]]></Node>
<StgValue><ssdm name="P_X_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:23  %P_Z_V_load = load i448* %P_Z_V_addr, align 8

]]></Node>
<StgValue><ssdm name="P_Z_V_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:26  %P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="P_X_V_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:27  %P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="P_Z_V_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:22  %P_X_V_load = load i448* %P_X_V_addr, align 8

]]></Node>
<StgValue><ssdm name="P_X_V_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:23  %P_Z_V_load = load i448* %P_Z_V_addr, align 8

]]></Node>
<StgValue><ssdm name="P_Z_V_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:24  %sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:26  %P_X_V_load_1 = load i448* %P_X_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="P_X_V_load_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:27  %P_Z_V_load_1 = load i448* %P_Z_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="P_Z_V_load_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:28  %sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln214_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:30  %add_ln209 = add i448 %P_X_V_load, %P_Z_V_load

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:31  %add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:24  %sub_ln214 = sub i448 %P_X_V_load, %P_Z_V_load

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:25  %add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:28  %sub_ln214_1 = sub i448 %P_X_V_load_1, %P_Z_V_load_1

]]></Node>
<StgValue><ssdm name="sub_ln214_1"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:29  %add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:30  %add_ln209 = add i448 %P_X_V_load, %P_Z_V_load

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:31  %add_ln209_1 = add i448 %P_X_V_load_1, %P_Z_V_load_1

]]></Node>
<StgValue><ssdm name="add_ln209_1"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:42  %t1_V_1 = add i448 %add_ln209, %add_ln209_1

]]></Node>
<StgValue><ssdm name="t1_V_1"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:43  %sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1

]]></Node>
<StgValue><ssdm name="sub_ln214_3"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:45  %t3_V_1 = shl i448 %add_ln209, 1

]]></Node>
<StgValue><ssdm name="t3_V_1"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:49  %temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)

]]></Node>
<StgValue><ssdm name="temp_V_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="49" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:25  %add_ln214 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:29  %add_ln214_1 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_1

]]></Node>
<StgValue><ssdm name="add_ln214_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:32  %t1_V = add i448 %add_ln214, %add_ln214_1

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:33  %sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:35  %t3_V = shl i448 %add_ln214, 1

]]></Node>
<StgValue><ssdm name="t3_V"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:39  %temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:42  %t1_V_1 = add i448 %add_ln209, %add_ln209_1

]]></Node>
<StgValue><ssdm name="t1_V_1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:43  %sub_ln214_3 = sub i448 %add_ln209, %add_ln209_1

]]></Node>
<StgValue><ssdm name="sub_ln214_3"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:44  %add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:49  %temp_V_3 = call fastcc i835 @mp_mul(i448 %t3_V_1, i448 %add_ln209_1)

]]></Node>
<StgValue><ssdm name="temp_V_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="837" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:50  %zext_ln87_3 = zext i835 %temp_V_3 to i837

]]></Node>
<StgValue><ssdm name="zext_ln87_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:51  %call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:32  %t1_V = add i448 %add_ln214, %add_ln214_1

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:33  %sub_ln214_2 = sub i448 %add_ln214, %add_ln214_1

]]></Node>
<StgValue><ssdm name="sub_ln214_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:34  %add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:39  %temp_V_1 = call fastcc i835 @mp_mul(i448 %t3_V, i448 %add_ln214_1)

]]></Node>
<StgValue><ssdm name="temp_V_1"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:44  %add_ln214_3 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_3

]]></Node>
<StgValue><ssdm name="add_ln214_3"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:46  %temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)

]]></Node>
<StgValue><ssdm name="temp_V_2"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:51  %call_ret4 = call fastcc i448 @rdc_mont(i837 %zext_ln87_3)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="68" st_id="6" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:34  %add_ln214_2 = add i448 97757694645380886207636580045829974476343120975046386045303229344820884957327906903880866687314473783594876106771539757369258934268, %sub_ln214_2

]]></Node>
<StgValue><ssdm name="add_ln214_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:36  %temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="837" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:40  %zext_ln87_1 = zext i835 %temp_V_1 to i837

]]></Node>
<StgValue><ssdm name="zext_ln87_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:41  %call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:46  %temp_V_2 = call fastcc i835 @mp_mul(i448 %t1_V_1, i448 %add_ln214_3)

]]></Node>
<StgValue><ssdm name="temp_V_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:36  %temp_V = call fastcc i835 @mp_mul(i448 %t1_V, i448 %add_ln214_2)

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:41  %call_ret2 = call fastcc i448 @rdc_mont(i837 %zext_ln87_1)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="837" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:47  %zext_ln87_2 = zext i835 %temp_V_2 to i837

]]></Node>
<StgValue><ssdm name="zext_ln87_2"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:48  %call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:53  %C24_V_addr_1 = getelementptr [2 x i448]* %C24_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="C24_V_addr_1"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:54  %C24_V_load_1 = load i448* %C24_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="C24_V_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %C24_V_addr = getelementptr [2 x i448]* %C24_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="C24_V_addr"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="837" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:37  %zext_ln87 = zext i835 %temp_V to i837

]]></Node>
<StgValue><ssdm name="zext_ln87"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:38  %call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:48  %call_ret3 = call fastcc i448 @rdc_mont(i837 %zext_ln87_2)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:52  %C24_V_load = load i448* %C24_V_addr, align 8

]]></Node>
<StgValue><ssdm name="C24_V_load"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:54  %C24_V_load_1 = load i448* %C24_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="C24_V_load_1"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:59  %tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)

]]></Node>
<StgValue><ssdm name="tt2_V"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:83  %sub_ln214_7 = sub i448 %call_ret4, %call_ret2

]]></Node>
<StgValue><ssdm name="sub_ln214_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:38  %call_ret1 = call fastcc i448 @rdc_mont(i837 %zext_ln87)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:52  %C24_V_load = load i448* %C24_V_addr, align 8

]]></Node>
<StgValue><ssdm name="C24_V_load"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:55  %t1_V_2 = add i448 %C24_V_load, %C24_V_load_1

]]></Node>
<StgValue><ssdm name="t1_V_2"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:56  %t2_V = add i448 %call_ret1, %call_ret2

]]></Node>
<StgValue><ssdm name="t2_V"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:57  %tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)

]]></Node>
<StgValue><ssdm name="tt1_V"/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:59  %tt2_V = call fastcc i835 @mp_mul(i448 %C24_V_load_1, i448 %call_ret2)

]]></Node>
<StgValue><ssdm name="tt2_V"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:81  %sub_ln214_6 = sub i448 %call_ret3, %call_ret1

]]></Node>
<StgValue><ssdm name="sub_ln214_6"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:83  %sub_ln214_7 = sub i448 %call_ret4, %call_ret2

]]></Node>
<StgValue><ssdm name="sub_ln214_7"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:84  %add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7

]]></Node>
<StgValue><ssdm name="add_ln214_5"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:86  %A24plus_V_addr_1 = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="A24plus_V_addr_1"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:87  %A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="A24plus_V_load_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:15  %A24plus_V_addr = getelementptr [2 x i448]* %A24plus_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="A24plus_V_addr"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:55  %t1_V_2 = add i448 %C24_V_load, %C24_V_load_1

]]></Node>
<StgValue><ssdm name="t1_V_2"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:56  %t2_V = add i448 %call_ret1, %call_ret2

]]></Node>
<StgValue><ssdm name="t2_V"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:57  %tt1_V = call fastcc i835 @mp_mul(i448 %C24_V_load, i448 %call_ret1)

]]></Node>
<StgValue><ssdm name="tt1_V"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:58  %zext_ln178 = zext i835 %tt1_V to i836

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:60  %zext_ln179 = zext i835 %tt2_V to i836

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:62  %tt3_V = sub i836 %zext_ln178, %zext_ln179

]]></Node>
<StgValue><ssdm name="tt3_V"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:81  %sub_ln214_6 = sub i448 %call_ret3, %call_ret1

]]></Node>
<StgValue><ssdm name="sub_ln214_6"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:82  %add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6

]]></Node>
<StgValue><ssdm name="add_ln214_4"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:84  %add_ln214_5 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_7

]]></Node>
<StgValue><ssdm name="add_ln214_5"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:85  %A24plus_V_load = load i448* %A24plus_V_addr, align 8

]]></Node>
<StgValue><ssdm name="A24plus_V_load"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:87  %A24plus_V_load_1 = load i448* %A24plus_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="A24plus_V_load_1"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:92  %tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)

]]></Node>
<StgValue><ssdm name="tt2_V_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:62  %tt3_V = sub i836 %zext_ln178, %zext_ln179

]]></Node>
<StgValue><ssdm name="tt3_V"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="837" op_0_bw="836">
<![CDATA[
arrayctor.loop1.preheader:63  %sext_ln183 = sext i836 %tt3_V to i837

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:64  %call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:82  %add_ln214_4 = add i448 48878847322690443103818290022914987238171560487523193022651614672410442478663953451940433343657236891797438053385769878684629467134, %sub_ln214_6

]]></Node>
<StgValue><ssdm name="add_ln214_4"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="448" op_0_bw="1">
<![CDATA[
arrayctor.loop1.preheader:85  %A24plus_V_load = load i448* %A24plus_V_addr, align 8

]]></Node>
<StgValue><ssdm name="A24plus_V_load"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:88  %t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1

]]></Node>
<StgValue><ssdm name="t1_V_4"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:90  %tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)

]]></Node>
<StgValue><ssdm name="tt1_V_4"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:92  %tt2_V_2 = call fastcc i835 @mp_mul(i448 %A24plus_V_load_1, i448 %add_ln214_5)

]]></Node>
<StgValue><ssdm name="tt2_V_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="119" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:64  %call_ret5 = call fastcc i448 @rdc_mont(i837 %sext_ln183)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:66  %call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:72  %tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)

]]></Node>
<StgValue><ssdm name="tt2_V_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:88  %t1_V_4 = add i448 %A24plus_V_load, %A24plus_V_load_1

]]></Node>
<StgValue><ssdm name="t1_V_4"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:90  %tt1_V_4 = call fastcc i835 @mp_mul(i448 %A24plus_V_load, i448 %add_ln214_4)

]]></Node>
<StgValue><ssdm name="tt1_V_4"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:91  %zext_ln178_2 = zext i835 %tt1_V_4 to i836

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:93  %zext_ln179_2 = zext i835 %tt2_V_2 to i836

]]></Node>
<StgValue><ssdm name="zext_ln179_2"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:95  %tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2

]]></Node>
<StgValue><ssdm name="tt3_V_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="127" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:66  %call_ret6 = call fastcc i448 @rdc_mont(i837 %sext_ln183)

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:68  %t1_V_3 = add i448 %call_ret3, %call_ret4

]]></Node>
<StgValue><ssdm name="t1_V_3"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:70  %tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)

]]></Node>
<StgValue><ssdm name="tt1_V_2"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:72  %tt2_V_1 = call fastcc i835 @mp_mul(i448 %call_ret4, i448 %call_ret5)

]]></Node>
<StgValue><ssdm name="tt2_V_1"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:95  %tt3_V_2 = sub i836 %zext_ln178_2, %zext_ln179_2

]]></Node>
<StgValue><ssdm name="tt3_V_2"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="837" op_0_bw="836">
<![CDATA[
arrayctor.loop1.preheader:96  %sext_ln183_2 = sext i836 %tt3_V_2 to i837

]]></Node>
<StgValue><ssdm name="sext_ln183_2"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:97  %call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="134" st_id="14" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:68  %t1_V_3 = add i448 %call_ret3, %call_ret4

]]></Node>
<StgValue><ssdm name="t1_V_3"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:70  %tt1_V_2 = call fastcc i835 @mp_mul(i448 %call_ret3, i448 %call_ret6)

]]></Node>
<StgValue><ssdm name="tt1_V_2"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:71  %zext_ln178_1 = zext i835 %tt1_V_2 to i836

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:73  %zext_ln179_1 = zext i835 %tt2_V_1 to i836

]]></Node>
<StgValue><ssdm name="zext_ln179_1"/></StgValue>
</operation>

<operation id="138" st_id="14" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:75  %tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1

]]></Node>
<StgValue><ssdm name="tt3_V_1"/></StgValue>
</operation>

<operation id="139" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:97  %call_ret9 = call fastcc i448 @rdc_mont(i837 %sext_ln183_2)

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:6  %Q_Z_V_addr = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Q_Z_V_addr"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:7  %Q_Z_V_addr_1 = getelementptr [2 x i448]* %Q_Z_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Q_Z_V_addr_1"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:61  %empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="448" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:65  store i448 %call_ret5, i448* %Q_Z_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="448" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:67  store i448 %call_ret6, i448* %Q_Z_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:69  %t2_V_1 = add i448 %call_ret6, %call_ret5

]]></Node>
<StgValue><ssdm name="t2_V_1"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:75  %tt3_V_1 = sub i836 %zext_ln178_1, %zext_ln179_1

]]></Node>
<StgValue><ssdm name="tt3_V_1"/></StgValue>
</operation>

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="837" op_0_bw="836">
<![CDATA[
arrayctor.loop1.preheader:76  %sext_ln183_1 = sext i836 %tt3_V_1 to i837

]]></Node>
<StgValue><ssdm name="sext_ln183_1"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:77  %call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:98  %add_ln209_10 = add i448 %call_ret6, %call_ret9

]]></Node>
<StgValue><ssdm name="add_ln209_10"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:100  %add_ln209_11 = add i448 %call_ret5, %call_ret9

]]></Node>
<StgValue><ssdm name="add_ln209_11"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:5  %Q_X_V_addr_1 = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="Q_X_V_addr_1"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:61  %empty = call fastcc i835 @mp_mul(i448 %t1_V_2, i448 %t2_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:69  %t2_V_1 = add i448 %call_ret6, %call_ret5

]]></Node>
<StgValue><ssdm name="t2_V_1"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:77  %call_ret7 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="448" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:78  store i448 %call_ret7, i448* %Q_X_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:98  %add_ln209_10 = add i448 %call_ret6, %call_ret9

]]></Node>
<StgValue><ssdm name="add_ln209_10"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:100  %add_ln209_11 = add i448 %call_ret5, %call_ret9

]]></Node>
<StgValue><ssdm name="add_ln209_11"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:103  %tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)

]]></Node>
<StgValue><ssdm name="tt1_V_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="159" st_id="17" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:89  %t2_V_2 = add i448 %add_ln214_4, %add_ln214_5

]]></Node>
<StgValue><ssdm name="t2_V_2"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="448" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:99  store i448 %add_ln209_10, i448* %Q_Z_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="448" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:101  store i448 %add_ln209_11, i448* %Q_Z_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:102  %t1_V_5 = add i448 %add_ln209_10, %add_ln209_11

]]></Node>
<StgValue><ssdm name="t1_V_5"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:103  %tt1_V_6 = call fastcc i835 @mp_mul(i448 %add_ln209_10, i448 %add_ln214_4)

]]></Node>
<StgValue><ssdm name="tt1_V_6"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:105  %tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)

]]></Node>
<StgValue><ssdm name="tt2_V_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="165" st_id="18" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:89  %t2_V_2 = add i448 %add_ln214_4, %add_ln214_5

]]></Node>
<StgValue><ssdm name="t2_V_2"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:94  %empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="448" op_0_bw="448" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:102  %t1_V_5 = add i448 %add_ln209_10, %add_ln209_11

]]></Node>
<StgValue><ssdm name="t1_V_5"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:104  %zext_ln178_3 = zext i835 %tt1_V_6 to i836

]]></Node>
<StgValue><ssdm name="zext_ln178_3"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:105  %tt2_V_3 = call fastcc i835 @mp_mul(i448 %add_ln209_11, i448 %add_ln214_5)

]]></Node>
<StgValue><ssdm name="tt2_V_3"/></StgValue>
</operation>

<operation id="170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="836" op_0_bw="835">
<![CDATA[
arrayctor.loop1.preheader:106  %zext_ln179_3 = zext i835 %tt2_V_3 to i836

]]></Node>
<StgValue><ssdm name="zext_ln179_3"/></StgValue>
</operation>

<operation id="171" st_id="18" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:108  %tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3

]]></Node>
<StgValue><ssdm name="tt3_V_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="172" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:74  %empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:79  %call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:94  %empty_8 = call fastcc i835 @mp_mul(i448 %t1_V_4, i448 %t2_V_2)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="836" op_0_bw="836" op_1_bw="836">
<![CDATA[
arrayctor.loop1.preheader:108  %tt3_V_3 = sub i836 %zext_ln178_3, %zext_ln179_3

]]></Node>
<StgValue><ssdm name="tt3_V_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="448" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayctor.loop1.preheader:4  %Q_X_V_addr = getelementptr [2 x i448]* %Q_X_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="Q_X_V_addr"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:74  %empty_7 = call fastcc i835 @mp_mul(i448 %t1_V_3, i448 %t2_V_1)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:79  %call_ret8 = call fastcc i448 @rdc_mont(i837 %sext_ln183_1)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="448" op_1_bw="1">
<![CDATA[
arrayctor.loop1.preheader:80  store i448 %call_ret8, i448* %Q_X_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:107  %empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="837" op_0_bw="836">
<![CDATA[
arrayctor.loop1.preheader:109  %sext_ln183_3 = sext i836 %tt3_V_3 to i837

]]></Node>
<StgValue><ssdm name="sext_ln183_3"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:110  %call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="183" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="835" op_0_bw="835" op_1_bw="448" op_2_bw="448">
<![CDATA[
arrayctor.loop1.preheader:107  %empty_9 = call fastcc i835 @mp_mul(i448 %t1_V_5, i448 %t2_V_2)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:110  %call_ret10 = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="448" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:111  store i448 %call_ret10, i448* %Q_Z_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:112  %call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="187" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_X_V), !map !336

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="188" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %P_Z_V), !map !342

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_X_V), !map !346

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %Q_Z_V), !map !350

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="191" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %A24plus_V), !map !354

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="192" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="448">
<![CDATA[
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap([2 x i448]* %C24_V), !map !359

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @xDBL_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:17  call void (...)* @_ssdm_op_SpecResourceLimit(i32 2, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [12 x i8]* @p_str1032, [1 x i8]* @p_str931) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln13"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:18  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [7 x i8]* @p_str1133, [1 x i8]* @p_str931) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln14"/></StgValue>
</operation>

<operation id="196" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:19  call void (...)* @_ssdm_op_SpecResourceLimit(i32 1, [1 x i8]* @p_str931, [1 x i8]* @p_str931, [9 x i8]* @p_str1234, [1 x i8]* @p_str931) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln15"/></StgValue>
</operation>

<operation id="197" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:20  call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [4 x i8]* @p_str1335, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln16"/></StgValue>
</operation>

<operation id="198" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:21  call void (...)* @_ssdm_op_SpecResourceLimit(i32 110, [1 x i8]* @p_str931, [6 x i8]* @p_str1436, [1 x i8]* @p_str931, [1 x i8]* @p_str931) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln17"/></StgValue>
</operation>

<operation id="199" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="448" op_0_bw="448" op_1_bw="837">
<![CDATA[
arrayctor.loop1.preheader:112  %call_ret = call fastcc i448 @rdc_mont(i837 %sext_ln183_3)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="200" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="448" op_1_bw="1" op_2_bw="0">
<![CDATA[
arrayctor.loop1.preheader:113  store i448 %call_ret, i448* %Q_Z_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0">
<![CDATA[
arrayctor.loop1.preheader:114  ret void

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
