

================================================================
== Vitis HLS Report for 'getinstream'
================================================================
* Date:           Fri May 24 01:07:42 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_userdma.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.613 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                |                                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                    |                Module                |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93  |getinstream_Pipeline_VITIS_LOOP_80_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------------+--------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     116|    210|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     79|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     126|    307|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |                    Instance                    |                Module                | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93  |getinstream_Pipeline_VITIS_LOOP_80_1  |        0|   0|  116|  210|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+
    |Total                                           |                                      |        0|   0|  116|  210|    0|
    +------------------------------------------------+--------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |select_ln80_fu_121_p3  |    select|   0|  0|  13|           1|          11|
    |select_ln91_fu_132_p3  |    select|   0|  0|   3|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  18|           3|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  25|          5|    1|          5|
    |ap_done                          |   9|          2|    1|          2|
    |inStreamTop_TREADY_int_regslice  |   9|          2|    1|          2|
    |inbuf_write                      |   9|          2|    1|          2|
    |incount25_write                  |   9|          2|    1|          2|
    |kernel_mode_c_blk_n              |   9|          2|    1|          2|
    |s2m_err                          |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  79|         17|    7|         17|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+---+----+-----+-----------+
    |                             Name                            | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                    |  4|   0|    4|          0|
    |ap_done_reg                                                  |  1|   0|    1|          0|
    |grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93_ap_start_reg  |  1|   0|    1|          0|
    |s2m_err_preg                                                 |  1|   0|    2|          1|
    |select_ln80_reg_152                                          |  2|   0|   12|         10|
    |tmp_reg_147                                                  |  1|   0|    1|          0|
    +-------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                        | 10|   0|   21|         11|
    +-------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|           getinstream|  return value|
|inStreamTop_TDATA             |   in|   32|        axis|  inStreamTop_V_data_V|       pointer|
|inStreamTop_TVALID            |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TREADY            |  out|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TLAST             |   in|    1|        axis|  inStreamTop_V_last_V|       pointer|
|inStreamTop_TKEEP             |   in|    4|        axis|  inStreamTop_V_keep_V|       pointer|
|inStreamTop_TSTRB             |   in|    4|        axis|  inStreamTop_V_strb_V|       pointer|
|inStreamTop_TUSER             |   in|    2|        axis|  inStreamTop_V_user_V|       pointer|
|kernel_mode                   |   in|    2|     ap_none|           kernel_mode|        scalar|
|s2m_err                       |  out|    2|      ap_vld|               s2m_err|       pointer|
|s2m_err_ap_vld                |  out|    1|      ap_vld|               s2m_err|       pointer|
|inbuf_din                     |  out|   33|     ap_fifo|                 inbuf|       pointer|
|inbuf_num_data_valid          |   in|    7|     ap_fifo|                 inbuf|       pointer|
|inbuf_fifo_cap                |   in|    7|     ap_fifo|                 inbuf|       pointer|
|inbuf_full_n                  |   in|    1|     ap_fifo|                 inbuf|       pointer|
|inbuf_write                   |  out|    1|     ap_fifo|                 inbuf|       pointer|
|incount25_din                 |  out|   32|     ap_fifo|             incount25|       pointer|
|incount25_num_data_valid      |   in|    2|     ap_fifo|             incount25|       pointer|
|incount25_fifo_cap            |   in|    2|     ap_fifo|             incount25|       pointer|
|incount25_full_n              |   in|    1|     ap_fifo|             incount25|       pointer|
|incount25_write               |  out|    1|     ap_fifo|             incount25|       pointer|
|kernel_mode_c_din             |  out|    2|     ap_fifo|         kernel_mode_c|       pointer|
|kernel_mode_c_num_data_valid  |   in|    2|     ap_fifo|         kernel_mode_c|       pointer|
|kernel_mode_c_fifo_cap        |   in|    2|     ap_fifo|         kernel_mode_c|       pointer|
|kernel_mode_c_full_n          |   in|    1|     ap_fifo|         kernel_mode_c|       pointer|
|kernel_mode_c_write           |  out|    1|     ap_fifo|         kernel_mode_c|       pointer|
+------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %kernel_mode"   --->   Operation 5 'read' 'kernel_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_last_V_loc = alloca i64 1"   --->   Operation 6 'alloca' 'tmp_last_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i2P0A, i2 %kernel_mode_c, i2 %kernel_mode_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 2> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %kernel_mode_read, i32 1" [userdma.cpp:77]   --->   Operation 8 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 9 [1/1] (0.69ns)   --->   "%select_ln80 = select i1 %tmp, i12 1024, i12 2048" [userdma.cpp:80]   --->   Operation 9 'select' 'select_ln80' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [2/2] (3.56ns)   --->   "%call_ln80 = call void @getinstream_Pipeline_VITIS_LOOP_80_1, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i2 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i12 %select_ln80, i32 %incount25, i1 %tmp_last_V_loc" [userdma.cpp:80]   --->   Operation 11 'call' 'call_ln80' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln80 = call void @getinstream_Pipeline_VITIS_LOOP_80_1, i32 %inStreamTop_V_data_V, i4 %inStreamTop_V_keep_V, i4 %inStreamTop_V_strb_V, i2 %inStreamTop_V_user_V, i1 %inStreamTop_V_last_V, i33 %inbuf, i12 %select_ln80, i32 %incount25, i1 %tmp_last_V_loc" [userdma.cpp:80]   --->   Operation 12 'call' 'call_ln80' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.99>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %kernel_mode_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %incount25, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %inbuf, void @empty_16, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %inStreamTop_V_last_V, i2 %inStreamTop_V_user_V, i4 %inStreamTop_V_strb_V, i4 %inStreamTop_V_keep_V, i32 %inStreamTop_V_data_V, void @empty_19, i32 1, i32 1, void @empty_20, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_last_V_loc_load = load i1 %tmp_last_V_loc"   --->   Operation 17 'load' 'tmp_last_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.99ns)   --->   "%select_ln91 = select i1 %tmp_last_V_loc_load, i2 0, i2 2" [userdma.cpp:91]   --->   Operation 18 'select' 'select_ln91' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%write_ln86 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %s2m_err, i2 %select_ln91" [userdma.cpp:86]   --->   Operation 19 'write' 'write_ln86' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln103 = ret" [userdma.cpp:103]   --->   Operation 20 'ret' 'ret_ln103' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inStreamTop_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inStreamTop_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ kernel_mode]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s2m_err]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ inbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ incount25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_mode_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_mode_read    (read         ) [ 00000]
tmp_last_V_loc      (alloca       ) [ 00111]
write_ln0           (write        ) [ 00000]
tmp                 (bitselect    ) [ 00100]
select_ln80         (select       ) [ 00010]
empty               (wait         ) [ 00000]
call_ln80           (call         ) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
specinterface_ln0   (specinterface) [ 00000]
tmp_last_V_loc_load (load         ) [ 00000]
select_ln91         (select       ) [ 00000]
write_ln86          (write        ) [ 00000]
ret_ln103           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inStreamTop_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStreamTop_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inStreamTop_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inStreamTop_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStreamTop_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStreamTop_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_mode">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s2m_err">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s2m_err"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="inbuf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inbuf"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="incount25">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="incount25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_mode_c">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_mode_c"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="getinstream_Pipeline_VITIS_LOOP_80_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_last_V_loc_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_V_loc/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="kernel_mode_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="2" slack="0"/>
<pin id="75" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_mode_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="write_ln0_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="2" slack="0"/>
<pin id="81" dir="0" index="2" bw="2" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln86_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="2" slack="0"/>
<pin id="89" dir="0" index="2" bw="2" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln86/4 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="0" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="0" index="3" bw="4" slack="0"/>
<pin id="98" dir="0" index="4" bw="2" slack="0"/>
<pin id="99" dir="0" index="5" bw="1" slack="0"/>
<pin id="100" dir="0" index="6" bw="33" slack="0"/>
<pin id="101" dir="0" index="7" bw="12" slack="0"/>
<pin id="102" dir="0" index="8" bw="32" slack="0"/>
<pin id="103" dir="0" index="9" bw="1" slack="1"/>
<pin id="104" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="0"/>
<pin id="116" dir="0" index="2" bw="1" slack="0"/>
<pin id="117" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="select_ln80_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="12" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln80/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_last_V_loc_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="3"/>
<pin id="131" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_loc_load/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="select_ln91_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="2" slack="0"/>
<pin id="135" dir="0" index="2" bw="2" slack="0"/>
<pin id="136" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln91/4 "/>
</bind>
</comp>

<comp id="141" class="1005" name="tmp_last_V_loc_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_loc "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="152" class="1005" name="select_ln80_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="12" slack="1"/>
<pin id="154" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="select_ln80 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="72" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="66" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="105"><net_src comp="36" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="108"><net_src comp="4" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="93" pin=4"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="93" pin=5"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="93" pin=6"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="93" pin=8"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="72" pin="2"/><net_sink comp="113" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="126"><net_src comp="30" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="121" pin=2"/></net>

<net id="128"><net_src comp="121" pin="3"/><net_sink comp="93" pin=7"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="62" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="64" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="132" pin="3"/><net_sink comp="86" pin=2"/></net>

<net id="144"><net_src comp="68" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="93" pin=9"/></net>

<net id="146"><net_src comp="141" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="150"><net_src comp="113" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="155"><net_src comp="121" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="93" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inStreamTop_V_data_V | {}
	Port: inStreamTop_V_keep_V | {}
	Port: inStreamTop_V_strb_V | {}
	Port: inStreamTop_V_user_V | {}
	Port: inStreamTop_V_last_V | {}
	Port: s2m_err | {4 }
	Port: inbuf | {2 3 }
	Port: incount25 | {2 3 }
	Port: kernel_mode_c | {1 }
 - Input state : 
	Port: getinstream : inStreamTop_V_data_V | {2 3 }
	Port: getinstream : inStreamTop_V_keep_V | {2 3 }
	Port: getinstream : inStreamTop_V_strb_V | {2 3 }
	Port: getinstream : inStreamTop_V_user_V | {2 3 }
	Port: getinstream : inStreamTop_V_last_V | {2 3 }
	Port: getinstream : kernel_mode | {1 }
	Port: getinstream : s2m_err | {}
  - Chain level:
	State 1
	State 2
		call_ln80 : 1
	State 3
	State 4
		select_ln91 : 1
		write_ln86 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|   call   | grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93 |   131   |   116   |
|----------|------------------------------------------------|---------|---------|
|  select  |               select_ln80_fu_121               |    0    |    12   |
|          |               select_ln91_fu_132               |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|   read   |           kernel_mode_read_read_fu_72          |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   write  |              write_ln0_write_fu_78             |    0    |    0    |
|          |             write_ln86_write_fu_86             |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
| bitselect|                   tmp_fu_113                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |   131   |   130   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  select_ln80_reg_152 |   12   |
|tmp_last_V_loc_reg_141|    1   |
|      tmp_reg_147     |    1   |
+----------------------+--------+
|         Total        |   14   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------|------|------|------|--------||---------||---------|
| grp_getinstream_Pipeline_VITIS_LOOP_80_1_fu_93 |  p7  |   2  |  12  |   24   ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|
|                      Total                     |      |      |      |   24   ||  1.588  ||    9    |
|------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   131  |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   145  |   139  |
+-----------+--------+--------+--------+
