# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 6.4e-05 2048 0.1 5860 291840 70.2556 35.099 3462.35 1047.49 4615.39 4615.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 6.4e-05 2048 0.1 5860 291456 70.3916 35.1457 4160.6 1048.54 5314.85 5314.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 6.4e-05 2048 0.1 5860 291840 70.1467 35.1306 4336.32 1048.23 5490 5490.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 6.4e-05 2048 0.1 5860 291840 70.0329 35.09 4046.76 1047.44 5199.5 5199.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 6.4e-05 2048 0.1 5860 291200 70.4381 35.2185 4089.01 1048.29 5243.13 5243.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 6.4e-05 2048 0.1 5860 290304 70.0387 35.0317 4179.02 1044.08 5328.35 5328.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 6.4e-05 2048 0.1 5860 289920 70.3237 35.1744 4194.53 1046.72 5346.93 5347.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 6.4e-05 2048 0.1 5860 290816 69.9311 35.0204 4071.88 1044.92 5221.91 5222.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 6.4e-05 2048 0.1 5860 291840 70.0644 35.0738 4132.5 1047.1 5284.92 5285.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 6.4e-05 2048 0.1 5860 291200 70.3818 35.2577 4419.84 1048.56 5574.22 5574.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 6.4e-05 2048 0.1 5860 290816 69.9658 35.0454 5125.23 1045.11 6275.52 6275.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 6.4e-05 2048 0.1 5865 291328 70.1769 35.2196 3556.23 1046.54 4708.33 4708.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 6.4e-05 2048 0.1 5865 291200 70.4668 35.1826 3595.53 1048.27 4749.63 4749.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 6.4e-05 2048 0.1 5865 291072 70.271 35.279 3568.21 1047.57 4721.51 4721.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 6.4e-05 2048 0.1 5865 290304 70.531 35.1287 3651.81 1045.7 4803.35 4803.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 6.4e-05 2048 0.1 5865 290816 70.2202 35.0925 3566.64 1047.49 4719.62 4719.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 6.4e-05 2048 0.1 5865 291456 70.3711 35.1521 4248.58 1047.83 5402.12 5402.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 6.4e-05 2048 0.1 5865 290560 70.2543 35.148 4131.73 1047.31 5284.62 5284.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 6.4e-05 2048 0.1 5865 290304 70.0732 35.0565 4391.16 1047.7 5544.16 5544.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 6.4e-05 2048 0.1 5865 291200 70.3924 35.1728 4370.8 1048.26 5524.81 5524.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 6.4e-05 2048 0.1 5865 288512 70.1087 35.1242 4363.54 1044.2 5513.15 5513.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 6.4e-05 2048 0.1 5865 289920 70.3148 35.201 4314.44 1046.37 5466.5 5466.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 6.4e-05 2048 0.1 5865 288768 70.078 35.0003 4119.99 1044.9 5270.14 5270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 6.4e-05 2048 0.1 5865 288768 70.4173 35.05 4798.78 1046.88 5951.31 5951.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 6.4e-05 2048 0.1 5865 291200 70.3071 35.1435 4867.42 1047.66 6020.74 6020.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 6.4e-05 2048 0.1 5865 286720 70.3329 35.0024 4362.87 1045.25 5513.63 5513.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 6.4e-05 2048 0.1 5860 290816 70.2098 35.1676 3353.98 1047.32 4506.85 4506.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 6.4e-05 2048 0.1 5860 291200 70.4257 35.221 3783.34 1047.22 4936.39 4936.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 6.4e-05 2048 0.1 5860 291072 70.2629 35.1375 3524.16 1047.57 4677.31 4677.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 6.4e-05 2048 0.1 5860 290304 70.4337 35.0997 3559.11 1045.55 4710.36 4710.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 6.4e-05 2048 0.1 5860 290816 70.2509 35.0568 3437.57 1046.38 4589.44 4589.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 6.4e-05 2048 0.1 5860 291456 70.3219 35.244 4446.03 1048.65 5600.42 5600.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 6.4e-05 2048 0.1 5860 290304 70.0352 35.1027 3075.84 1045.76 4226.91 4227.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 6.4e-05 2048 0.1 5860 290560 70.1979 35.1646 4275.47 1048.33 5429.33 5429.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 6.4e-05 2048 0.1 5860 289280 69.8808 35.0761 2963.62 1045.1 4113.86 4114.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 6.4e-05 2048 0.1 5860 290304 70.1064 35.0515 4005.15 1047.58 5158.06 5158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 6.4e-05 2048 0.1 5860 288768 70.3941 35.0541 2834.52 1046.93 3987.07 3987.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 6.4e-05 2048 0.1 5860 291200 70.3649 35.1969 4190.84 1047.54 5344.12 5344.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 6.4e-05 2048 0.1 5860 291200 70.2886 35.1642 2943.06 1047.5 4096.2 4096.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 6.4e-05 2048 0.1 5860 288512 70.0886 35.0281 5280.05 1044.57 6429.91 6430.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 6.4e-05 2048 0.1 5860 286720 69.7982 34.8543 3415.78 1038.96 4559.57 4559.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 6.4e-05 2048 0.1 5860 289920 70.2672 35.1107 5078.36 1046.39 6230.31 6230.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 6.4e-05 2048 0.1 5860 288000 69.928 34.9775 3414.82 1040.88 4560.78 4560.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 6.4e-05 2048 0.1 5860 288768 70.0901 34.9839 4909.54 1045.03 6059.82 6059.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 6.4e-05 2048 0.1 5860 286720 70.3347 35.0443 3281.08 1044.37 4431.01 4431.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 6.4e-05 2048 0.1 5860 288768 70.3859 35.1626 4307.78 1047.94 5461.44 5461.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 6.4e-05 2048 0.1 5860 282624 70.3252 34.9159 2953.75 1039.25 4098.4 4098.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 6.4e-05 2048 0.1 5860 291200 70.3009 35.1471 4502.1 1047.58 5655.3 5655.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 6.4e-05 2048 0.1 5860 281600 70.1802 34.8321 3133.83 1030.95 4269.97 4270.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 6.4e-05 2048 0.1 5856 290816 70.1508 35.0595 3308.69 1046.67 4460.76 4460.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 6.4e-05 2048 0.1 5856 291200 70.4491 35.2639 3512.37 1047.31 4665.57 4665.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 6.4e-05 2048 0.1 5856 290304 70.2595 35.0966 3449.31 1046.6 4601.43 4601.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 6.4e-05 2048 0.1 5856 290304 70.0929 35.0544 2225.77 1046.68 3377.78 3377.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 6.4e-05 2048 0.1 5856 290304 70.3781 35.146 3994.4 1046.44 5146.55 5146.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 6.4e-05 2048 0.1 5856 288512 70.0624 35.031 2501.81 1044.08 3651.16 3651.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 6.4e-05 2048 0.1 5856 290816 70.1644 35.1047 3689.21 1047.36 4842.01 4842.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 6.4e-05 2048 0.1 5856 288768 70.0786 35.0454 2357.35 1044.03 3506.68 3506.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 6.4e-05 2048 0.1 5856 290304 70.4289 35.1516 4244.49 1047.71 5397.96 5398.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 6.4e-05 2048 0.1 5856 288000 70.2596 35.0554 2937.88 1045.42 4088.78 4088.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 6.4e-05 2048 0.1 5856 290560 70.2038 35.2044 4031.82 1047.49 5184.89 5185.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 6.4e-05 2048 0.1 5856 289280 69.9102 35.003 2865.35 1045.12 4015.54 4015.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 6.4e-05 2048 0.1 5856 290304 70.0866 35.0707 5147.23 1047.68 6300.24 6300.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 6.4e-05 2048 0.1 5856 288768 70.3822 35.0562 3263.49 1046.95 4416.05 4416.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 6.4e-05 2048 0.1 5856 291200 70.3738 35.2413 5076.21 1048.13 6230.13 6230.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 6.4e-05 2048 0.1 5856 291200 70.2836 35.1486 3440.17 1048.4 4594.17 4594.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 6.4e-05 2048 0.1 5856 288512 70.0846 35.1008 4931.14 1043.4 6079.89 6080.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 6.4e-05 2048 0.1 5856 286720 69.7948 34.86 3241.03 1039.79 4385.65 4385.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 6.4e-05 2048 0.1 5856 289920 70.2689 35.1319 4808.71 1046.51 5960.8 5960.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 6.4e-05 2048 0.1 5856 288000 69.9379 34.9511 3082.87 1040.93 4228.86 4228.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 6.4e-05 2048 0.1 5856 288768 70.0971 35.0024 4582.12 1044.06 5731.45 5731.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 6.4e-05 2048 0.1 5856 286720 70.3134 34.9942 3059.48 1045.16 4210.12 4210.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 6.4e-05 2048 0.1 5875 291328 70.0697 35.0515 3766.22 1047.53 4919.04 4919.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 6.4e-05 2048 0.1 5875 291840 70.3596 35.1505 3395.39 1048.23 4549.3 4549.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 6.4e-05 2048 0.1 5875 291840 70.167 35.1355 2194.7 1048.22 3348.39 3348.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 6.4e-05 2048 0.1 5875 291072 70.2498 35.2605 3603.66 1046.74 4756.07 4756.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 6.4e-05 2048 0.1 5875 290304 70.1218 35.1465 2322.56 1046.69 3474.7 3474.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 6.4e-05 2048 0.1 5875 291200 70.2574 35.1055 3887.86 1046.57 5039.97 5040.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 6.4e-05 2048 0.1 5875 290304 69.936 35.0668 2428.33 1043.47 3576.99 3577.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 6.4e-05 2048 0.1 5875 290816 70.1498 35.0598 3879.44 1046.62 5031.44 5031.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 6.4e-05 2048 0.1 5875 288768 70.0745 35.0037 2452.05 1045.02 3602.32 3602.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 6.4e-05 2048 0.1 5875 291456 70.3379 35.1965 4270.14 1047.69 5423.56 5423.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 6.4e-05 2048 0.1 5875 290304 70.0389 35.0693 3046.9 1045.76 4197.95 4198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 6.4e-05 2048 0.1 5875 291840 70.0748 35.226 4150.94 1047.3 5303.72 5303.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 6.4e-05 2048 0.1 5875 289280 69.8845 34.9912 2884.01 1045.01 4034.07 4034.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 6.4e-05 2048 0.1 5875 290304 70.0712 35.058 5012.1 1046.69 6164.09 6164.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 6.4e-05 2048 0.1 5875 288768 70.4124 35.1328 3340.35 1047.95 4494.02 4494.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 6.4e-05 2048 0.1 5875 291200 70.3909 35.3137 5035.25 1048.19 6189.31 6189.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 6.4e-05 2048 0.1 5875 291200 70.3068 35.1456 3381.61 1048.55 4535.78 4535.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 6.4e-05 2048 0.1 5875 290304 69.9737 35.0295 4870.51 1044.2 6019.89 6020.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 6.4e-05 2048 0.1 5875 286720 69.7741 34.9041 3157.77 1038.98 4301.59 4301.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 6.4e-05 2048 0.1 5875 289920 70.2842 35.1273 4711.63 1046.62 5863.83 5863.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 6.4e-05 2048 0.1 5875 288000 69.8913 35.0492 3096.45 1041.64 4243.19 4243.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 6.4e-05 2048 0.1 5875 288768 70.0754 34.9921 4478.58 1044.81 5628.62 5628.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 6.4e-05 2048 0.1 5875 286720 70.3164 35.1015 3146.23 1044.27 4296.08 4296.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 6.4e-05 2048 0.1 5856 290304 70.1416 35.1364 3284.58 1047.3 4437.33 4437.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 6.4e-05 2048 0.1 5856 289792 70.299 35.0556 2112.68 1046.34 3264.55 3264.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 6.4e-05 2048 0.1 5856 290560 70.4529 35.2113 3361.3 1048.11 4515.26 4515.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 6.4e-05 2048 0.1 5856 290560 70.2343 35.1187 2168.08 1047.27 3320.86 3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 6.4e-05 2048 0.1 5856 290304 70.1998 35.1082 3642.6 1047.26 4795.34 4795.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 6.4e-05 2048 0.1 5856 290304 70.0871 35.0682 2329.15 1046.86 3481.34 3481.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 6.4e-05 2048 0.1 5856 289408 70.4361 35.1027 3569.86 1045.72 4721.29 4721.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 6.4e-05 2048 0.1 5856 288512 70.0753 35.0522 2273.3 1043.47 3422.08 3422.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 6.4e-05 2048 0.1 5856 287616 70.5993 35.1196 1854.69 1045.92 3006.5 3006.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 6.4e-05 2048 0.1 5856 289792 70.2882 35.1674 3482.58 1046.89 4635.09 4635.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 6.4e-05 2048 0.1 5856 288768 70.0966 34.988 2233.33 1044.2 3382.79 3382.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 6.4e-05 2048 0.1 5856 288768 70.4004 35.08 1866.05 1047.75 3019.46 3019.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 6.4e-05 2048 0.1 5856 290304 70.4042 35.1478 5170.06 1047.45 6323.24 6323.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 6.4e-05 2048 0.1 5856 288000 70.2631 35.05 3234.39 1044.94 4384.81 4384.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 6.4e-05 2048 0.1 5856 286848 70.0561 34.9408 2659.81 1039.51 3804.48 3804.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 6.4e-05 2048 0.1 5856 290560 70.1879 35.1943 4821.88 1048.23 5975.67 5975.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 6.4e-05 2048 0.1 5856 289280 69.8729 35.2924 3229.12 1044.3 4378.76 4378.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 6.4e-05 2048 0.1 5856 288000 69.911 34.9965 2689.64 1040.93 3835.66 3835.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 6.4e-05 2048 0.1 5856 290304 70.0983 35.0783 4574.82 1046.82 5726.99 5727.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 6.4e-05 2048 0.1 5856 288768 70.3839 35.07 2938.87 1047.73 4092.23 4092.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 6.4e-05 2048 0.1 5856 285696 69.8704 34.8774 2541.44 1038.99 3685.36 3685.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 6.4e-05 2048 0.1 5856 289600 70.5558 35.1837 4490.46 1047.55 5643.93 5644.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 6.4e-05 2048 0.1 5856 288000 70.6527 35.1621 3099.19 1047.68 4252.85 4252.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 6.4e-05 2048 0.1 5856 288000 70.3214 35.1171 2576.23 1044.73 3726.57 3726.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 6.4e-05 2048 0.1 5856 288512 70.0735 35.1512 4358.86 1043.49 5507.75 5507.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 6.4e-05 2048 0.1 5856 286720 69.7996 34.9136 3009.66 1039.58 4154.14 4154.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 6.4e-05 2048 0.1 5856 284928 70.1166 34.9041 2463.75 1049.37 3618.3 3618.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 6.4e-05 2048 0.1 5856 289920 70.2617 35.1416 4278.26 1046.55 5430.38 5430.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 6.4e-05 2048 0.1 5856 288000 69.9228 35.0014 3045.24 1041.06 4191.4 4191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 6.4e-05 2048 0.1 5856 282240 70.352 34.8733 2466.83 1036.95 3609.18 3609.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 6.4e-05 2048 0.1 5856 288768 70.0781 35.0547 4296.99 1044.93 5447.22 5447.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 6.4e-05 2048 0.1 5856 286720 70.313 35.1171 2883.96 1045.37 4034.93 4035.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 6.4e-05 2048 0.1 5856 282624 70.3371 34.906 2574.53 1039.4 3719.35 3719.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 6.4e-05 2048 0.1 5880 289792 70.2084 35.0847 3344.39 1046.54 4496.4 4496.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 6.4e-05 2048 0.1 5880 289792 70.2432 35.0445 2155.01 1046.46 3306.92 3307.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 6.4e-05 2048 0.1 5880 289920 70.4847 35.5984 3800.4 1048.23 4954.88 4955.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 6.4e-05 2048 0.1 5880 289280 70.3668 35.1992 2411.86 1048.33 3565.93 3566.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 6.4e-05 2048 0.1 5880 288000 70.6068 35.1337 1962.31 1045.49 3113.72 3113.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 6.4e-05 2048 0.1 5880 289536 70.3214 35.1064 3506.51 1046.33 4658.45 4658.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 6.4e-05 2048 0.1 5880 288768 70.2423 35.0556 2285.3 1046.63 3437.4 3437.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 6.4e-05 2048 0.1 5880 288000 70.2505 35.156 1867.29 1045.72 3018.59 3018.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 6.4e-05 2048 0.1 5880 289408 70.3999 35.1269 5014 1045.79 6165.51 6165.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 6.4e-05 2048 0.1 5880 288512 70.0405 35.029 3141.22 1043.29 4289.75 4289.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 6.4e-05 2048 0.1 5880 287616 70.6078 35.2025 2545.71 1046.73 3698.42 3698.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 6.4e-05 2048 0.1 5880 289792 70.2385 35.082 4625.29 1047.62 5778.41 5778.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 6.4e-05 2048 0.1 5880 288768 70.0471 35.1376 2822.48 1044.19 3972.03 3972.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 6.4e-05 2048 0.1 5880 288768 70.385 35.0597 2327.94 1046.96 3480.52 3480.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 6.4e-05 2048 0.1 5880 290304 70.4436 35.2199 4807.87 1048.66 5962.37 5962.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 6.4e-05 2048 0.1 5880 288000 70.2532 35.1683 3095.27 1045.65 4246.51 4246.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 6.4e-05 2048 0.1 5880 286848 70.0644 34.9444 2719.35 1039.66 3864.19 3864.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 6.4e-05 2048 0.1 5880 285696 69.8525 34.9516 2410.6 1039.85 3555.42 3555.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 6.4e-05 2048 0.1 5880 289280 70.3575 35.2109 4483.47 1048.34 5637.55 5637.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 6.4e-05 2048 0.1 5880 286720 70.1875 35.0003 3013.53 1045.11 4164.01 4164.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 6.4e-05 2048 0.1 5880 284160 70.3287 35.0085 2509.77 1040.91 3656.2 3656.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 6.4e-05 2048 0.1 5880 286720 70.3655 35.0595 2490.1 1045.63 3641.32 3641.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 6.4e-05 2048 0.1 5880 288768 70.2697 35.0537 4216.8 1046.68 5368.98 5369.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 6.4e-05 2048 0.1 5880 288768 70.3592 35.1089 3000.07 1048.11 4153.82 4153.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 6.4e-05 2048 0.1 5880 285696 69.8031 35.0034 2449.58 1038.72 3593.28 3593.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 6.4e-05 2048 0.1 5880 282624 70.3055 34.9143 2278.01 1040.26 3423.65 3423.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 6.4e-05 2048 0.1 5880 289600 70.5941 35.1903 4393.64 1048.37 5547.97 5548.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 6.4e-05 2048 0.1 5880 288000 70.6644 35.1539 2972.58 1047.52 4126.09 4126.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 6.4e-05 2048 0.1 5880 288000 70.3339 35.1334 2579.17 1044.66 3729.47 3729.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 6.4e-05 2048 0.1 5880 281600 70.1983 34.9055 2310.72 1031.06 3447.05 3447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 6.4e-05 2048 0.1 5856 288768 70.2292 35.0802 3586.14 1047.53 4739.15 4739.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 6.4e-05 2048 0.1 5856 288768 70.3163 35.0904 2298.94 1046.61 3451.13 3451.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 6.4e-05 2048 0.1 5856 288768 70.244 35.2684 1905.11 1047.59 3058.38 3058.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 6.4e-05 2048 0.1 5856 289280 70.5705 35.1617 3474.97 1048.12 4629 4629.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 6.4e-05 2048 0.1 5856 289280 70.3386 35.2452 2274.6 1047.49 3427.85 3427.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 6.4e-05 2048 0.1 5856 288000 70.6163 35.1171 1845.66 1045.72 2997.28 2997.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 6.4e-05 2048 0.1 5856 288768 70.4411 35.3928 4844.31 1047.55 5997.88 5998.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 6.4e-05 2048 0.1 5856 288768 70.2477 35.0685 3041.19 1047.68 4194.36 4194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 6.4e-05 2048 0.1 5856 288000 70.2844 35.1021 2447.23 1044.92 3597.7 3597.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 6.4e-05 2048 0.1 5856 288768 70.3869 35.3205 2076.77 1047.84 3230.49 3230.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 6.4e-05 2048 0.1 5856 288512 70.5279 35.099 4468.9 1045.72 5620.43 5620.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 6.4e-05 2048 0.1 5856 286720 70.2462 35.0147 2802.42 1043.11 3950.97 3951.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 6.4e-05 2048 0.1 5856 287616 70.5984 35.1212 2314.31 1046.73 3466.94 3467.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 6.4e-05 2048 0.1 5856 283136 70.1376 34.8709 2050.78 1039.68 3195.64 3195.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 6.4e-05 2048 0.1 5856 288768 70.3367 35.1018 4229.7 1047.6 5382.91 5383.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 6.4e-05 2048 0.1 5856 286720 70.2447 35.0085 2658.8 1045.02 3809.24 3809.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 6.4e-05 2048 0.1 5856 288768 70.3674 35.1905 2199.06 1046.96 3351.74 3351.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 6.4e-05 2048 0.1 5856 286720 70.3152 35.1334 1932.93 1044.18 3082.74 3082.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 6.4e-05 2048 0.1 5856 289152 70.5553 35.1597 4258.13 1047.65 5411.67 5411.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 6.4e-05 2048 0.1 5856 288000 70.2678 35.0539 2943.86 1044.52 4093.88 4094.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 6.4e-05 2048 0.1 5856 283392 70.3448 35.0009 2455.3 1039.52 3600.35 3600.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 6.4e-05 2048 0.1 5856 285696 69.8257 34.9345 2485.02 1049.17 3639.12 3639.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 6.4e-05 2048 0.1 5856 289280 70.3539 35.1607 4208.36 1048.23 5362.28 5362.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 6.4e-05 2048 0.1 5856 286720 70.1704 35.0131 2986.57 1044.28 4136.21 4136.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 6.4e-05 2048 0.1 5856 284160 70.3148 34.9757 2441.99 1041.92 3589.37 3589.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 6.4e-05 2048 0.1 5856 286720 70.3594 35.0676 2305.01 1044.57 3455.17 3455.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 6.4e-05 2048 0.1 5900 289792 70.1616 35.0659 3756.73 1046.52 4908.64 4908.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 6.4e-05 2048 0.1 5900 289792 70.2484 35.0679 2407.97 1046.54 3560 3560.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 6.4e-05 2048 0.1 5900 288768 70.2644 35.073 1967.69 1046.85 3120.05 3120.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 6.4e-05 2048 0.1 5900 289920 70.4925 35.4856 3536.86 1048.25 4691.26 4691.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 6.4e-05 2048 0.1 5900 289280 70.3142 35.1423 2263.98 1047.27 3416.88 3417.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 6.4e-05 2048 0.1 5900 288000 70.6181 35.1171 1874.1 1045.74 3025.75 3025.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 6.4e-05 2048 0.1 5900 286720 70.1923 34.997 1607.7 1045.1 2758.17 2758.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 6.4e-05 2048 0.1 5900 289536 70.2934 35.1437 4821.2 1047.51 5974.32 5974.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 6.4e-05 2048 0.1 5900 288768 70.2544 35.1146 2986.79 1047.58 4139.92 4140.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 6.4e-05 2048 0.1 5900 288000 70.2753 35.0739 2429.73 1045.56 3580.81 3580.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 6.4e-05 2048 0.1 5900 288768 70.3557 35.1105 2073.13 1047.72 3226.49 3226.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 6.4e-05 2048 0.1 5900 289408 70.3802 35.0969 4420.23 1046.55 5572.43 5572.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 6.4e-05 2048 0.1 5900 288512 70.0455 35.0282 2793.43 1043.33 3942.01 3942.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 6.4e-05 2048 0.1 5900 287616 70.574 35.31 2285.21 1046 3437.26 3437.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 6.4e-05 2048 0.1 5900 286720 69.7551 34.9654 2052.36 1039.69 3196.93 3197.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 6.4e-05 2048 0.1 5900 289792 70.2408 35.0705 4280.06 1047.6 5433.15 5433.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 6.4e-05 2048 0.1 5900 288768 70.0407 35.0211 2765.87 1044.19 3915.28 3915.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 6.4e-05 2048 0.1 5900 288768 70.3794 35.0877 2283 1047.7 3436.34 3436.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 6.4e-05 2048 0.1 5900 286720 70.2865 35.0413 1980.22 1045.14 3130.86 3131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 6.4e-05 2048 0.1 5900 290304 70.4198 35.1386 4494.64 1047.83 5648.2 5648.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 6.4e-05 2048 0.1 5900 288000 70.2531 35.1596 3175.43 1045.53 4326.54 4326.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 6.4e-05 2048 0.1 5900 286848 70.0447 34.9343 2605.26 1038.69 3749.11 3749.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 6.4e-05 2048 0.1 5900 285696 69.8392 34.8884 2461.73 1039.86 3606.49 3606.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 6.4e-05 2048 0.1 5900 282240 70.3096 34.9553 2228.08 1036.88 3370.41 3370.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 6.4e-05 2048 0.1 5900 289280 70.3432 35.1587 4348.91 1047.5 5502.09 5502.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 6.4e-05 2048 0.1 5900 286720 70.1769 34.9996 2962.87 1044.22 4112.44 4112.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 6.4e-05 2048 0.1 5900 284160 70.323 34.9716 2490.73 1041.79 3637.98 3638.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 6.4e-05 2048 0.1 5900 286720 70.3473 34.9942 2320.93 1044.71 3471.15 3471.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 6.4e-05 2048 0.1 5900 281600 70.1633 34.8122 2186.66 1031.77 3323.58 3323.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 6.4e-05 2048 0.1 5880 288768 70.2964 35.1355 3472.38 1046.53 4624.52 4624.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 6.4e-05 2048 0.1 5880 288768 70.3142 35.1334 2271.54 1047.36 3424.52 3424.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 6.4e-05 2048 0.1 5880 288768 70.244 35.0925 1834.15 1046.7 2986.36 2986.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 6.4e-05 2048 0.1 5880 286720 70.2393 34.9974 1579.93 1044.2 2729.53 2729.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 6.4e-05 2048 0.1 5880 288640 70.67 35.5151 4795.74 1046.98 5949.08 5949.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 6.4e-05 2048 0.1 5880 288000 70.498 35.1457 2971.97 1047.13 4124.92 4125.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 6.4e-05 2048 0.1 5880 288000 70.5968 35.0985 2422.67 1045.73 3574.26 3574.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 6.4e-05 2048 0.1 5880 286720 70.1579 34.9818 2043.86 1045.12 3194.28 3194.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 6.4e-05 2048 0.1 5880 288768 70.3779 35.0992 4408.31 1047.57 5561.53 5561.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 6.4e-05 2048 0.1 5880 288768 70.2677 35.118 2760.68 1046.85 3913.09 3913.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 6.4e-05 2048 0.1 5880 288000 70.2324 35.0459 2261.75 1045.73 3412.93 3413.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 6.4e-05 2048 0.1 5880 288768 70.3696 35.0986 2045.7 1047.9 3199.24 3199.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 6.4e-05 2048 0.1 5880 284160 70.3168 35.0335 1745.39 1041.61 2892.52 2892.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 6.4e-05 2048 0.1 5880 288512 70.5254 35.1124 4194.93 1045.72 5346.45 5346.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 6.4e-05 2048 0.1 5880 286720 70.2469 35.0792 2648.08 1044.2 3797.78 3797.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 6.4e-05 2048 0.1 5880 287616 70.614 35.1904 2225.21 1046.73 3377.91 3378.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 6.4e-05 2048 0.1 5880 283136 70.1011 34.8796 1927.3 1039.67 3072.13 3072.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 6.4e-05 2048 0.1 5880 286720 70.7318 35.2072 1723.73 1047.16 2877 2877.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 6.4e-05 2048 0.1 5880 288768 70.3242 35.0588 3861.39 1047.49 5014.44 5014.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 6.4e-05 2048 0.1 5880 286720 70.2619 35.0483 2548.66 1044.06 3698.21 3698.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 6.4e-05 2048 0.1 5880 288768 70.3872 35.0641 2124.19 1046.76 3276.57 3276.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 6.4e-05 2048 0.1 5880 286720 70.322 34.9869 1890.55 1045.26 3041.29 3041.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 6.4e-05 2048 0.1 5880 286720 70.3567 35.0027 1740.26 1044.55 2890.35 2890.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 6.4e-05 2048 0.1 5888 287744 70.3941 35.1449 3414.61 1046.36 4566.69 4566.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 6.4e-05 2048 0.1 5888 287744 70.476 35.1776 2190.73 1047.5 3344.05 3344.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 6.4e-05 2048 0.1 5888 287232 70.4339 35.0991 1799.21 1047.59 2952.51 2952.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 6.4e-05 2048 0.1 5888 286720 70.2602 34.9939 1552.84 1044.92 2703.19 2703.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 6.4e-05 2048 0.1 5888 288000 70.7234 35.1491 4609.75 1048.24 5764.03 5764.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 6.4e-05 2048 0.1 5888 288000 70.5261 35.1355 2811.39 1048.08 3965.3 3965.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 6.4e-05 2048 0.1 5888 286080 70.764 35.1141 2307.55 1046.59 3460.18 3460.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 6.4e-05 2048 0.1 5888 286720 70.1807 35.001 1985.6 1044.1 3135.05 3135.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 6.4e-05 2048 0.1 5888 288000 70.6693 35.1437 1821.15 1047.82 2974.96 2975.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 6.4e-05 2048 0.1 5888 287232 70.6015 35.1205 4241.62 1046.57 5394.09 5394.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 6.4e-05 2048 0.1 5888 287232 70.4383 35.0792 2647.02 1047.68 3800.39 3800.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 6.4e-05 2048 0.1 5888 285696 70.5156 35.0705 2164.78 1045.76 3316.3 3316.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 6.4e-05 2048 0.1 5888 285696 70.858 35.1013 1923.76 1047.03 3076.92 3077.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 6.4e-05 2048 0.1 5888 284160 70.3234 35.0556 1683.24 1040.74 2829.53 2829.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 6.4e-05 2048 0.1 5888 286720 70.7185 35.1771 3975.1 1045.72 5126.89 5127.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 6.4e-05 2048 0.1 5888 284928 70.4744 35.029 2500.25 1044.32 3650.25 3650.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 6.4e-05 2048 0.1 5888 284928 71.0013 35.2042 2116.6 1045.99 3268.96 3269.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 6.4e-05 2048 0.1 5888 283136 70.1297 34.89 1850.39 1039.74 2995.32 2995.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 6.4e-05 2048 0.1 5888 286720 70.7072 35.148 1661.24 1047.16 2814.42 2814.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 6.4e-05 2048 0.1 5888 287744 70.4937 35.0609 3824.01 1046.63 4976.38 4976.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 6.4e-05 2048 0.1 5888 286720 70.3046 35.0498 2479.05 1044.05 3628.64 3628.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 6.4e-05 2048 0.1 5888 285696 70.8386 35.0942 2039.85 1047.73 3193.69 3193.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 6.4e-05 2048 0.1 5888 286720 70.2998 35.0597 1840.47 1045.59 2991.59 2991.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 6.4e-05 2048 0.1 5888 286720 70.3595 35.0427 1692.85 1044.71 2843.14 2843.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 6.4e-05 2048 0.1 5888 282624 70.3744 35.0208 1542.39 1039.48 2687.44 2687.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 840 6.4e-05 2048 0.1 5888 286208 70.8084 35.141 3394.93 1047.52 4548.58 4548.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 6.4e-05 2048 0.1 5888 285696 70.6774 35.072 3809.2 1047.53 4962.65 4962.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 6.4e-05 2048 0.1 5888 285696 70.7861 35.0679 2461.18 1047.39 3614.6 3614.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 6.4e-05 2048 0.1 5888 285696 70.7077 35.0638 2004.61 1047.69 3158.25 3158.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 6.4e-05 2048 0.1 5888 284672 70.5653 35.0375 1787.31 1045.03 2938.12 2938.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 6.4e-05 2048 0.1 5888 284160 70.5748 34.9792 1636.54 1043.89 2786.15 2786.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 6.4e-05 2048 0.1 5888 285696 70.8509 35.0641 1518.56 1047.12 2671.77 2671.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 6.4e-05 2048 0.1 5888 279552 70.7658 34.8602 1399.44 1038.82 2544.06 2544.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 6.4e-05 2048 0.1 5888 282624 71.1947 34.9986 1345.27 1044.5 2496.14 2496.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 840 6.4e-05 2048 0.1 5880 283136 70.1096 34.8479 1300.76 1039.79 2445.68 2445.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 840 6.4e-05 2048 0.1 5888 283136 70.1067 34.8503 1272.77 1038.83 2416.72 2416.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 840 6.4e-05 2048 0.1 5900 286720 70.7083 35.1865 1326.3 1046.17 2478.53 2478.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 840 6.4e-05 2048 0.1 5856 286720 70.7029 35.1474 1310.88 1046.16 2463.06 2463.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 840 6.4e-05 2048 0.1 5856 288768 70.0654 35.0433 1515.97 1044.03 2665.26 2665.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 840 6.4e-05 2048 0.1 5856 284160 69.6813 34.7709 2266.05 1031.97 3402.65 3402.79
