// Seed: 571926289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = (-1);
  wire id_5;
  assign id_3 = id_5;
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  xor primCall (id_9, id_10, id_5, id_8);
  logic [7:0][1] id_10;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_5,
      id_9
  );
  assign modCall_1.id_1 = 0;
  assign id_8 = id_9;
  wire id_11;
  always_latch id_3 <= -1;
  wire id_12;
endmodule
