============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:02:46 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                     Type             Fanout Load Slew Delay Arrival   
                                (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)              launch                                                0 R 
(fp.sdc_line_33_106_1)   ext delay                                  +500     500 R 
write_if_we              in port                       2  2.0    0    +0     500 R 
g211__9945/A2                                                         +0     500   
g211__9945/Z             AN2D0BWP16P90(timing)         2  2.0   30   +42     542 R 
async_fifo_i_wptr_full_inst/winc 
  g172/A1                                                             +0     542   
  g172/ZN                INR2D0BWP16P90(timing)        2  3.0   73   +70     612 R 
  g171/B                                                              +0     612   
  g171/CO                HA1D0BWP16P90(timing)         1  2.2   36   +73     685 R 
  g170/B                                                              +0     685   
  g170/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     747 R 
  g168/B                                                              +0     747   
  g168/CO                HA1D0BWP16P90(timing)         1  2.2   36   +61     808 R 
  g166/B                                                              +0     808   
  g166/CO                HA1D0BWP16P90(timing)         1  1.7   30   +58     866 R 
  g165/A1                                                             +0     866   
  g165/Z                 XOR2D0BWP16P90(timing)        3  3.1   44   +72     937 F 
  g163/A2                                                             +0     937   
  g163/Z                 XOR2D0BWP16P90(timing)        2  2.2   35   +76    1014 F 
  g309__1881/A2                                                       +0    1014   
  g309__1881/Z           XOR2D0BWP16P90(timing)        1  1.2   23   +69    1083 R 
  g308__6131/A1                                                       +0    1083   
  g308__6131/ZN          ND2D0BWP16P90(timing)         1  1.2   35   +34    1117 F 
  g307__7098/A1                                                       +0    1117   
  g307__7098/ZN          NR4D0BWP16P90(timing)         1  1.3   76   +62    1180 R 
  wfull_reg/D            DFCNQD0BWP16P90(timing)                      +0    1180   
  wfull_reg/CP           setup                                   0   +69    1249 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                            2000 R 
-----------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     751ps 
Start-point  : write_if_we
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

