// Seed: 2141974002
program module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1,
    output wire  id_2,
    output wand  id_3,
    input  logic id_4,
    id_11 = -1,
    output wand  id_5,
    input  wand  id_6,
    input  tri   id_7,
    input  tri   id_8,
    input  tri0  id_9
);
  assign id_1 = id_8;
  tri1 id_12;
  initial if (id_12) id_0 <= id_4;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_8,
      id_5,
      id_6
  );
  wire id_13, id_14;
  wire id_15;
endmodule
