#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul 23 15:09:58 2025
# Process ID: 13240
# Current directory: D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15740 D:\Senior Design\Technical Work\Vivado\AES_128_Decryption_IP\ip_repo\aes_128_decryption_ip_v1_0_project\aes_128_decryption_ip_v1_0_project.xpr
# Log file: D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/vivado.log
# Journal file: D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{D:/Senior Design/Technical Work/GitHub/test_aes_128.v}}
update_compile_order -fileset sim_1
set_property top test_aes_128 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Senior -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Senior" line 1)
INFO: [Common 17-206] Exiting Webtalk at Wed Jul 23 15:11:59 2025...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 848.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
E
$finish called at time : 312 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 858.781 ; gain = 10.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 883.711 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 352 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 883.711 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 352 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 888.941 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 752 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 888.941 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 909.934 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 752 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 910.680 ; gain = 0.746
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 917.059 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 917.059 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 918.176 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 918.977 ; gain = 0.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 919.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 919.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 919.016 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 919.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 361. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 374. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 79. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 345. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 924.566 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 925.066 ; gain = 0.500
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
ERROR: [VRFC 10-2109] no definition for port sbox [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:77]
ERROR: [VRFC 10-1241] port in is not defined [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:79]
ERROR: [VRFC 10-1040] module T ignored due to previous errors [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:77]
INFO: [VRFC 10-311] analyzing module iS
ERROR: [VRFC 10-1040] module iS ignored due to previous errors [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:109]
INFO: [VRFC 10-311] analyzing module xtime
ERROR: [VRFC 10-1040] module xtime ignored due to previous errors [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:375]
INFO: [VRFC 10-311] analyzing module S4
ERROR: [VRFC 10-1040] module S4 ignored due to previous errors [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:391]
INFO: [VRFC 10-311] analyzing module S
ERROR: [VRFC 10-1040] module S ignored due to previous errors [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v:404]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 43. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 391. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 58. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 404. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 375. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 77. Module T doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 928.953 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 931.332 ; gain = 2.379
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 931.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 672 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 931.336 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 931.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 935.867 ; gain = 4.531
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 938.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 938.625 ; gain = 0.000
open_project {D:/Senior Design/Technical Work/Vivado/AES_128_Encryption_IP/ip_repo/aes_128_encryption_ip_v1_0_project/aes_128_encryption_ip_v1_0_project.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/Senior Design/Technical Work/Vivado/AES_128_Encryption_IP/ip_repo/aes_128_encryption_ip_v1_0_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Senior Design/Technical Work/Vivado/AES_128_Encryption_IP/ip_repo/aes_128_encryption_ip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'd:/Senior Design/Technical Work/Vivado/AES_128_Encryption_IP/ip_repo/aes_128_encryption_ip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Senior Design/Technical Work/Vivado/AES_128_Encryption_IP/ip_repo/aes_128_encryption_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
current_project aes_128_decryption_ip_v1_0_project
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1081.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1081.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 389. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 402. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1082.414 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1085.184 ; gain = 2.770
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'test_aes_128' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_aes_128_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_128
INFO: [VRFC 10-311] analyzing module expand_key_128
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_round
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module table_lookup
INFO: [VRFC 10-311] analyzing module iS4
INFO: [VRFC 10-311] analyzing module T
INFO: [VRFC 10-311] analyzing module iS
INFO: [VRFC 10-311] analyzing module xtime
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_aes_128
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 07396e82ada643e6a91984724ba1a5b7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_aes_128_behav xil_defaultlib.test_aes_128 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:24]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:25]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:26]
WARNING: [VRFC 10-278] actual bit length 128 differs from formal bit length 32 for port out [D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v:27]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 1. Module aes_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/aes_128.v" Line 47. Module expand_key_128 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 394. Module S4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 407. Module S doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/round.v" Line 1. Module one_round doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 29. Module iS4 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 107. Module iS doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 47. Module T doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 373. Module xtime doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_1.0/src/table.v" Line 1. Module table_lookup doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.S
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.expand_key_128
Compiling module xil_defaultlib.iS
Compiling module xil_defaultlib.iS4
Compiling module xil_defaultlib.xtime
Compiling module xil_defaultlib.T
Compiling module xil_defaultlib.table_lookup
Compiling module xil_defaultlib.one_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_128
Compiling module xil_defaultlib.test_aes_128
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_aes_128_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.500 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_aes_128_behav -key {Behavioral:sim_1:Functional:test_aes_128} -tclbatch {test_aes_128.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source test_aes_128.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Good.
$finish called at time : 872 ns : File "D:/Senior Design/Technical Work/Vivado/AES_128_Decryption_IP/ip_repo/aes_128_decryption_ip_v1_0_project/aes_128_decryption_ip_v1_0_project.srcs/sim_1/imports/GitHub/test_aes_128.v" Line 80
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_aes_128_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1089.500 ; gain = 0.000
