// Seed: 1361920744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_5 = 0;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1
    , id_9,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri1 id_5,
    input wand id_6,
    output supply1 id_7
);
  logic [1 'b0 : 1 'd0] id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9
  );
endmodule
