# system info my_sys_master_0 on 2022.11.10.05:58:11
system_info:
name,value
DEVICE,AGFB014R24A3E3VR0
DEVICE_FAMILY,Agilex
GENERATION_ID,0
#
#
# Files generated for my_sys_master_0 on 2022.11.10.05:58:11
files:
filepath,kind,attributes,module,is_top
sim/my_sys_master_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_master_0,true
altera_jtag_avalon_master_191/sim/my_sys_master_0_altera_jtag_avalon_master_191_3zppvky.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,my_sys_master_0_altera_jtag_avalon_master_191_3zppvky,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_avalon_st_jtag_interface,false
timing_adapter_1930/sim/my_sys_master_0_timing_adapter_1930_zznpvoa.sv,SYSTEM_VERILOG,,my_sys_master_0_timing_adapter_1930_zznpvoa,false
altera_avalon_sc_fifo_1931/sim/my_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy.v,VERILOG,,my_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy,false
altera_avalon_st_bytes_to_packets_1920/sim/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
altera_avalon_st_packets_to_bytes_1920/sim/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
altera_avalon_packets_to_master_1920/sim/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
channel_adapter_1921/sim/my_sys_master_0_channel_adapter_1921_5wnzrci.sv,SYSTEM_VERILOG,,my_sys_master_0_channel_adapter_1921_5wnzrci,false
channel_adapter_1921/sim/my_sys_master_0_channel_adapter_1921_fkajlia.sv,SYSTEM_VERILOG,,my_sys_master_0_channel_adapter_1921_fkajlia,false
altera_reset_controller_1921/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_1921/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
my_sys_master_0.master_0,my_sys_master_0_altera_jtag_avalon_master_191_3zppvky
my_sys_master_0.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
my_sys_master_0.master_0.timing_adt,my_sys_master_0_timing_adapter_1930_zznpvoa
my_sys_master_0.master_0.fifo,my_sys_master_0_altera_avalon_sc_fifo_1931_fzgstwy
my_sys_master_0.master_0.b2p,altera_avalon_st_bytes_to_packets
my_sys_master_0.master_0.p2b,altera_avalon_st_packets_to_bytes
my_sys_master_0.master_0.transacto,altera_avalon_packets_to_master
my_sys_master_0.master_0.b2p_adapter,my_sys_master_0_channel_adapter_1921_5wnzrci
my_sys_master_0.master_0.p2b_adapter,my_sys_master_0_channel_adapter_1921_fkajlia
my_sys_master_0.master_0.rst_controller,altera_reset_controller
