{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509390920676 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509390920676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 30 20:15:20 2017 " "Processing started: Mon Oct 30 20:15:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509390920676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390920676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator " "Command: quartus_map --read_settings_files=on --write_settings_files=off DomesdayDuplicator -c DomesdayDuplicator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390920676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509390921004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509390921004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "domesdayduplicator.v 1 1 " "Found 1 design units, including 1 entities, in source file domesdayduplicator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DomesdayDuplicator " "Found entity 1: DomesdayDuplicator" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fx3statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file fx3statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 fx3StateMachine " "Found entity 1: fx3StateMachine" {  } { { "fx3StateMachine.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/fx3StateMachine.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readadcdata.v 1 1 " "Found 1 design units, including 1 entities, in source file readadcdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 readAdcData " "Found entity 1: readAdcData" {  } { { "readAdcData.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/readAdcData.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ippllgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file ippllgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPpllGenerator " "Found entity 1: IPpllGenerator" {  } { { "IPpllGenerator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPpllGenerator.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPfifo " "Found entity 1: IPfifo" {  } { { "IPfifo.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPfifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/fifo.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390931892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390931892 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DomesdayDuplicator " "Elaborating entity \"DomesdayDuplicator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509390931939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPpllGenerator IPpllGenerator:IPpllGenerator0 " "Elaborating entity \"IPpllGenerator\" for hierarchy \"IPpllGenerator:IPpllGenerator0\"" {  } { { "DomesdayDuplicator.v" "IPpllGenerator0" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390931954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\"" {  } { { "IPpllGenerator.v" "altpll_component" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPpllGenerator.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390931985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Elaborated megafunction instantiation \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\"" {  } { { "IPpllGenerator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPpllGenerator.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390931985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IPpllGenerator:IPpllGenerator0\|altpll:altpll_component " "Instantiated megafunction \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 16 " "Parameter \"clk0_multiply_by\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=IPpllGenerator " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=IPpllGenerator\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390931985 ""}  } { { "IPpllGenerator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPpllGenerator.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509390931985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ippllgenerator_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ippllgenerator_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 IPpllGenerator_altpll " "Found entity 1: IPpllGenerator_altpll" {  } { { "db/ippllgenerator_altpll.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/ippllgenerator_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPpllGenerator_altpll IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated " "Elaborating entity \"IPpllGenerator_altpll\" for hierarchy \"IPpllGenerator:IPpllGenerator0\|altpll:altpll_component\|IPpllGenerator_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fx3StateMachine fx3StateMachine:fx3StateMachine0 " "Elaborating entity \"fx3StateMachine\" for hierarchy \"fx3StateMachine:fx3StateMachine0\"" {  } { { "DomesdayDuplicator.v" "fx3StateMachine0" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readAdcData readAdcData:readAdcData0 " "Elaborating entity \"readAdcData\" for hierarchy \"readAdcData:readAdcData0\"" {  } { { "DomesdayDuplicator.v" "readAdcData0" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo0 " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo0\"" {  } { { "DomesdayDuplicator.v" "fifo0" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IPfifo fifo:fifo0\|IPfifo:IPfifo0 " "Elaborating entity \"IPfifo\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\"" {  } { { "fifo.v" "IPfifo0" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/fifo.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\"" {  } { { "IPfifo.v" "dcfifo_component" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPfifo.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\"" {  } { { "IPfifo.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPfifo.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932345 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component " "Instantiated megafunction \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 14 " "Parameter \"lpm_widthu\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509390932345 ""}  } { { "IPfifo.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/IPfifo.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509390932345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_82n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_82n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_82n1 " "Found entity 1: dcfifo_82n1" {  } { { "db/dcfifo_82n1.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_82n1 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated " "Elaborating entity \"dcfifo_82n1\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_aib " "Found entity 1: a_gray2bin_aib" {  } { { "db/a_gray2bin_aib.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_gray2bin_aib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_aib fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_aib\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_gray2bin_aib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_82n1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_977.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_977.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_977 " "Found entity 1: a_graycounter_977" {  } { { "db/a_graycounter_977.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_977.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_977 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_graycounter_977:rdptr_g1p " "Elaborating entity \"a_graycounter_977\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_graycounter_977:rdptr_g1p\"" {  } { { "db/dcfifo_82n1.tdf" "rdptr_g1p" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_5lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_5lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_5lc " "Found entity 1: a_graycounter_5lc" {  } { { "db/a_graycounter_5lc.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_5lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_5lc fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_graycounter_5lc:wrptr_g1p " "Elaborating entity \"a_graycounter_5lc\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|a_graycounter_5lc:wrptr_g1p\"" {  } { { "db/dcfifo_82n1.tdf" "wrptr_g1p" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5r41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5r41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5r41 " "Found entity 1: altsyncram_5r41" {  } { { "db/altsyncram_5r41.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/altsyncram_5r41.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5r41 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|altsyncram_5r41:fifo_ram " "Elaborating entity \"altsyncram_5r41\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|altsyncram_5r41:fifo_ram\"" {  } { { "db/dcfifo_82n1.tdf" "fifo_ram" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_82n1.tdf" "rdaclr" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dffpipe_8d9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_8d9:rdfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_8d9:rdfull_reg\"" {  } { { "db/dcfifo_82n1.tdf" "rdfull_reg" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_se9:rs_brp " "Elaborating entity \"dffpipe_se9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|dffpipe_se9:rs_brp\"" {  } { { "db/dcfifo_82n1.tdf" "rs_brp" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_hpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_hpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_hpl " "Found entity 1: alt_synch_pipe_hpl" {  } { { "db/alt_synch_pipe_hpl.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/alt_synch_pipe_hpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_hpl fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_hpl\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\"" {  } { { "db/dcfifo_82n1.tdf" "rs_dgwp" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3f9 " "Found entity 1: dffpipe_3f9" {  } { { "db/dffpipe_3f9.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dffpipe_3f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3f9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_3f9:dffpipe5 " "Elaborating entity \"dffpipe_3f9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_hpl:rs_dgwp\|dffpipe_3f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_hpl.tdf" "dffpipe5" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/alt_synch_pipe_hpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ipl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ipl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ipl " "Found entity 1: alt_synch_pipe_ipl" {  } { { "db/alt_synch_pipe_ipl.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/alt_synch_pipe_ipl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ipl fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_ipl\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\"" {  } { { "db/dcfifo_82n1.tdf" "ws_dgrp" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4f9 " "Found entity 1: dffpipe_4f9" {  } { { "db/dffpipe_4f9.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dffpipe_4f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4f9 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_4f9:dffpipe8 " "Elaborating entity \"dffpipe_4f9\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|alt_synch_pipe_ipl:ws_dgrp\|dffpipe_4f9:dffpipe8\"" {  } { { "db/alt_synch_pipe_ipl.tdf" "dffpipe8" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/alt_synch_pipe_ipl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_r76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_r76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_r76 " "Found entity 1: cmpr_r76" {  } { { "db/cmpr_r76.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/cmpr_r76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509390932642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390932642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_r76 fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|cmpr_r76:rdempty_eq_comp " "Elaborating entity \"cmpr_r76\" for hierarchy \"fifo:fifo0\|IPfifo:IPfifo0\|dcfifo:dcfifo_component\|dcfifo_82n1:auto_generated\|cmpr_r76:rdempty_eq_comp\"" {  } { { "db/dcfifo_82n1.tdf" "rdempty_eq_comp" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/dcfifo_82n1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390932642 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[3\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[4\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[5\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[6\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[7\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[7\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[9\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[11\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[13\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[15\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[17\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[19\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[19\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[21\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[23\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[25\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[25\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[27\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[27\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[29\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[29\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[31\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[31\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO0\[33\] " "Inserted always-enabled tri-state buffer between \"GPIO0\[33\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO1\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO1\[10\]\" and its non-tri-state driver." {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1509390933204 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1509390933204 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[8\] " "bidirectional pin \"GPIO0\[8\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[10\] " "bidirectional pin \"GPIO0\[10\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[12\] " "bidirectional pin \"GPIO0\[12\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[26\] " "bidirectional pin \"GPIO0\[26\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[0\] " "bidirectional pin \"GPIO1\[0\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[1\] " "bidirectional pin \"GPIO1\[1\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[2\] " "bidirectional pin \"GPIO1\[2\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[3\] " "bidirectional pin \"GPIO1\[3\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[4\] " "bidirectional pin \"GPIO1\[4\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[5\] " "bidirectional pin \"GPIO1\[5\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[6\] " "bidirectional pin \"GPIO1\[6\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[7\] " "bidirectional pin \"GPIO1\[7\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[8\] " "bidirectional pin \"GPIO1\[8\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[9\] " "bidirectional pin \"GPIO1\[9\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[0\] " "bidirectional pin \"GPIO0\[0\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[1\] " "bidirectional pin \"GPIO0\[1\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[2\] " "bidirectional pin \"GPIO0\[2\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[14\] " "bidirectional pin \"GPIO0\[14\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[16\] " "bidirectional pin \"GPIO0\[16\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[18\] " "bidirectional pin \"GPIO0\[18\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[20\] " "bidirectional pin \"GPIO0\[20\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[22\] " "bidirectional pin \"GPIO0\[22\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[24\] " "bidirectional pin \"GPIO0\[24\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[28\] " "bidirectional pin \"GPIO0\[28\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[30\] " "bidirectional pin \"GPIO0\[30\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO0\[32\] " "bidirectional pin \"GPIO0\[32\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[11\] " "bidirectional pin \"GPIO1\[11\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[12\] " "bidirectional pin \"GPIO1\[12\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[13\] " "bidirectional pin \"GPIO1\[13\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[14\] " "bidirectional pin \"GPIO1\[14\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[15\] " "bidirectional pin \"GPIO1\[15\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[16\] " "bidirectional pin \"GPIO1\[16\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[17\] " "bidirectional pin \"GPIO1\[17\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[18\] " "bidirectional pin \"GPIO1\[18\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[19\] " "bidirectional pin \"GPIO1\[19\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[20\] " "bidirectional pin \"GPIO1\[20\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[21\] " "bidirectional pin \"GPIO1\[21\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[22\] " "bidirectional pin \"GPIO1\[22\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[23\] " "bidirectional pin \"GPIO1\[23\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[24\] " "bidirectional pin \"GPIO1\[24\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[25\] " "bidirectional pin \"GPIO1\[25\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[26\] " "bidirectional pin \"GPIO1\[26\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[27\] " "bidirectional pin \"GPIO1\[27\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[28\] " "bidirectional pin \"GPIO1\[28\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[29\] " "bidirectional pin \"GPIO1\[29\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[30\] " "bidirectional pin \"GPIO1\[30\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[31\] " "bidirectional pin \"GPIO1\[31\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[32\] " "bidirectional pin \"GPIO1\[32\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO1\[33\] " "bidirectional pin \"GPIO1\[33\]\" has no driver" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1509390933204 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1509390933204 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fx3StateMachine.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/fx3StateMachine.v" 60 -1 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_977.tdf" 33 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_5lc.tdf" 33 2 0 } } { "db/a_graycounter_977.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_977.tdf" 50 2 0 } } { "db/a_graycounter_5lc.tdf" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/db/a_graycounter_5lc.tdf" 50 2 0 } } { "fx3StateMachine.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/fx3StateMachine.v" 79 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509390933220 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509390933220 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[3\]~synth " "Node \"GPIO0\[3\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[4\]~synth " "Node \"GPIO0\[4\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[5\]~synth " "Node \"GPIO0\[5\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[6\]~synth " "Node \"GPIO0\[6\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[7\]~synth " "Node \"GPIO0\[7\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[9\]~synth " "Node \"GPIO0\[9\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[11\]~synth " "Node \"GPIO0\[11\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[13\]~synth " "Node \"GPIO0\[13\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[15\]~synth " "Node \"GPIO0\[15\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[17\]~synth " "Node \"GPIO0\[17\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[19\]~synth " "Node \"GPIO0\[19\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[21\]~synth " "Node \"GPIO0\[21\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[23\]~synth " "Node \"GPIO0\[23\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[25\]~synth " "Node \"GPIO0\[25\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[27\]~synth " "Node \"GPIO0\[27\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[29\]~synth " "Node \"GPIO0\[29\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[31\]~synth " "Node \"GPIO0\[31\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO0\[33\]~synth " "Node \"GPIO0\[33\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO1\[10\]~synth " "Node \"GPIO1\[10\]~synth\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390933283 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1509390933283 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1509390933376 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509390933767 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509390933988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509390933988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[0\] " "No output dependent on input pin \"GPIO0_IN\[0\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390934081 "|DomesdayDuplicator|GPIO0_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO0_IN\[1\] " "No output dependent on input pin \"GPIO0_IN\[1\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390934081 "|DomesdayDuplicator|GPIO0_IN[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[0\] " "No output dependent on input pin \"GPIO1_IN\[0\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390934081 "|DomesdayDuplicator|GPIO1_IN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO1_IN\[1\] " "No output dependent on input pin \"GPIO1_IN\[1\]\"" {  } { { "DomesdayDuplicator.v" "" { Text "C:/Users/simon/Documents/FPGA_Workspace/DomesdayDuplicator/DomesdayDuplicator.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509390934081 "|DomesdayDuplicator|GPIO1_IN[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509390934081 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "343 " "Implemented 343 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509390934081 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509390934081 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "68 " "Implemented 68 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1509390934081 ""} { "Info" "ICUT_CUT_TM_LCELLS" "253 " "Implemented 253 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509390934081 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509390934081 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509390934081 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509390934081 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509390934144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 30 20:15:34 2017 " "Processing ended: Mon Oct 30 20:15:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509390934144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509390934144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509390934144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509390934144 ""}
