/*
 * Copywight (C) 2017  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */
#ifndef _nbio_6_1_OFFSET_HEADEW
#define _nbio_6_1_OFFSET_HEADEW



// addwessBwock: nbio_pcie_pswuscfg0_cfgdecp
// base addwess: 0x0
#define cfgPSWUSCFG0_VENDOW_ID                                                                          0x0000
#define cfgPSWUSCFG0_DEVICE_ID                                                                          0x0002
#define cfgPSWUSCFG0_COMMAND                                                                            0x0004
#define cfgPSWUSCFG0_STATUS                                                                             0x0006
#define cfgPSWUSCFG0_WEVISION_ID                                                                        0x0008
#define cfgPSWUSCFG0_PWOG_INTEWFACE                                                                     0x0009
#define cfgPSWUSCFG0_SUB_CWASS                                                                          0x000a
#define cfgPSWUSCFG0_BASE_CWASS                                                                         0x000b
#define cfgPSWUSCFG0_CACHE_WINE                                                                         0x000c
#define cfgPSWUSCFG0_WATENCY                                                                            0x000d
#define cfgPSWUSCFG0_HEADEW                                                                             0x000e
#define cfgPSWUSCFG0_BIST                                                                               0x000f
#define cfgPSWUSCFG0_SUB_BUS_NUMBEW_WATENCY                                                             0x0018
#define cfgPSWUSCFG0_IO_BASE_WIMIT                                                                      0x001c
#define cfgPSWUSCFG0_SECONDAWY_STATUS                                                                   0x001e
#define cfgPSWUSCFG0_MEM_BASE_WIMIT                                                                     0x0020
#define cfgPSWUSCFG0_PWEF_BASE_WIMIT                                                                    0x0024
#define cfgPSWUSCFG0_PWEF_BASE_UPPEW                                                                    0x0028
#define cfgPSWUSCFG0_PWEF_WIMIT_UPPEW                                                                   0x002c
#define cfgPSWUSCFG0_IO_BASE_WIMIT_HI                                                                   0x0030
#define cfgPSWUSCFG0_CAP_PTW                                                                            0x0034
#define cfgPSWUSCFG0_INTEWWUPT_WINE                                                                     0x003c
#define cfgPSWUSCFG0_INTEWWUPT_PIN                                                                      0x003d
#define cfgPSWUSCFG0_IWQ_BWIDGE_CNTW                                                                    0x003e
#define cfgEXT_BWIDGE_CNTW                                                                              0x0040
#define cfgPSWUSCFG0_VENDOW_CAP_WIST                                                                    0x0048
#define cfgPSWUSCFG0_ADAPTEW_ID_W                                                                       0x004c
#define cfgPSWUSCFG0_PMI_CAP_WIST                                                                       0x0050
#define cfgPSWUSCFG0_PMI_CAP                                                                            0x0052
#define cfgPSWUSCFG0_PMI_STATUS_CNTW                                                                    0x0054
#define cfgPSWUSCFG0_PCIE_CAP_WIST                                                                      0x0058
#define cfgPSWUSCFG0_PCIE_CAP                                                                           0x005a
#define cfgPSWUSCFG0_DEVICE_CAP                                                                         0x005c
#define cfgPSWUSCFG0_DEVICE_CNTW                                                                        0x0060
#define cfgPSWUSCFG0_DEVICE_STATUS                                                                      0x0062
#define cfgPSWUSCFG0_WINK_CAP                                                                           0x0064
#define cfgPSWUSCFG0_WINK_CNTW                                                                          0x0068
#define cfgPSWUSCFG0_WINK_STATUS                                                                        0x006a
#define cfgPSWUSCFG0_DEVICE_CAP2                                                                        0x007c
#define cfgPSWUSCFG0_DEVICE_CNTW2                                                                       0x0080
#define cfgPSWUSCFG0_DEVICE_STATUS2                                                                     0x0082
#define cfgPSWUSCFG0_WINK_CAP2                                                                          0x0084
#define cfgPSWUSCFG0_WINK_CNTW2                                                                         0x0088
#define cfgPSWUSCFG0_WINK_STATUS2                                                                       0x008a
#define cfgPSWUSCFG0_MSI_CAP_WIST                                                                       0x00a0
#define cfgPSWUSCFG0_MSI_MSG_CNTW                                                                       0x00a2
#define cfgPSWUSCFG0_MSI_MSG_ADDW_WO                                                                    0x00a4
#define cfgPSWUSCFG0_MSI_MSG_ADDW_HI                                                                    0x00a8
#define cfgPSWUSCFG0_MSI_MSG_DATA                                                                       0x00a8
#define cfgPSWUSCFG0_MSI_MSG_DATA_64                                                                    0x00ac
#define cfgPSWUSCFG0_SSID_CAP_WIST                                                                      0x00c0
#define cfgPSWUSCFG0_SSID_CAP                                                                           0x00c4
#define cfgMSI_MAP_CAP_WIST                                                                             0x00c8
#define cfgMSI_MAP_CAP                                                                                  0x00ca
#define cfgMSI_MAP_ADDW_WO                                                                              0x00cc
#define cfgMSI_MAP_ADDW_HI                                                                              0x00d0
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                                  0x0100
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC_HDW                                                           0x0104
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC1                                                              0x0108
#define cfgPSWUSCFG0_PCIE_VENDOW_SPECIFIC2                                                              0x010c
#define cfgPSWUSCFG0_PCIE_VC_ENH_CAP_WIST                                                               0x0110
#define cfgPSWUSCFG0_PCIE_POWT_VC_CAP_WEG1                                                              0x0114
#define cfgPSWUSCFG0_PCIE_POWT_VC_CAP_WEG2                                                              0x0118
#define cfgPSWUSCFG0_PCIE_POWT_VC_CNTW                                                                  0x011c
#define cfgPSWUSCFG0_PCIE_POWT_VC_STATUS                                                                0x011e
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_CAP                                                              0x0120
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_CNTW                                                             0x0124
#define cfgPSWUSCFG0_PCIE_VC0_WESOUWCE_STATUS                                                           0x012a
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_CAP                                                              0x012c
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_CNTW                                                             0x0130
#define cfgPSWUSCFG0_PCIE_VC1_WESOUWCE_STATUS                                                           0x0136
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST                                                   0x0140
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_DW1                                                            0x0144
#define cfgPSWUSCFG0_PCIE_DEV_SEWIAW_NUM_DW2                                                            0x0148
#define cfgPSWUSCFG0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                                      0x0150
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_STATUS                                                             0x0154
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_MASK                                                               0x0158
#define cfgPSWUSCFG0_PCIE_UNCOWW_EWW_SEVEWITY                                                           0x015c
#define cfgPSWUSCFG0_PCIE_COWW_EWW_STATUS                                                               0x0160
#define cfgPSWUSCFG0_PCIE_COWW_EWW_MASK                                                                 0x0164
#define cfgPSWUSCFG0_PCIE_ADV_EWW_CAP_CNTW                                                              0x0168
#define cfgPSWUSCFG0_PCIE_HDW_WOG0                                                                      0x016c
#define cfgPSWUSCFG0_PCIE_HDW_WOG1                                                                      0x0170
#define cfgPSWUSCFG0_PCIE_HDW_WOG2                                                                      0x0174
#define cfgPSWUSCFG0_PCIE_HDW_WOG3                                                                      0x0178
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG0                                                               0x0188
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG1                                                               0x018c
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG2                                                               0x0190
#define cfgPSWUSCFG0_PCIE_TWP_PWEFIX_WOG3                                                               0x0194
#define cfgPSWUSCFG0_PCIE_SECONDAWY_ENH_CAP_WIST                                                        0x0270
#define cfgPSWUSCFG0_PCIE_WINK_CNTW3                                                                    0x0274
#define cfgPSWUSCFG0_PCIE_WANE_EWWOW_STATUS                                                             0x0278
#define cfgPSWUSCFG0_PCIE_WANE_0_EQUAWIZATION_CNTW                                                      0x027c
#define cfgPSWUSCFG0_PCIE_WANE_1_EQUAWIZATION_CNTW                                                      0x027e
#define cfgPSWUSCFG0_PCIE_WANE_2_EQUAWIZATION_CNTW                                                      0x0280
#define cfgPSWUSCFG0_PCIE_WANE_3_EQUAWIZATION_CNTW                                                      0x0282
#define cfgPSWUSCFG0_PCIE_WANE_4_EQUAWIZATION_CNTW                                                      0x0284
#define cfgPSWUSCFG0_PCIE_WANE_5_EQUAWIZATION_CNTW                                                      0x0286
#define cfgPSWUSCFG0_PCIE_WANE_6_EQUAWIZATION_CNTW                                                      0x0288
#define cfgPSWUSCFG0_PCIE_WANE_7_EQUAWIZATION_CNTW                                                      0x028a
#define cfgPSWUSCFG0_PCIE_WANE_8_EQUAWIZATION_CNTW                                                      0x028c
#define cfgPSWUSCFG0_PCIE_WANE_9_EQUAWIZATION_CNTW                                                      0x028e
#define cfgPSWUSCFG0_PCIE_WANE_10_EQUAWIZATION_CNTW                                                     0x0290
#define cfgPSWUSCFG0_PCIE_WANE_11_EQUAWIZATION_CNTW                                                     0x0292
#define cfgPSWUSCFG0_PCIE_WANE_12_EQUAWIZATION_CNTW                                                     0x0294
#define cfgPSWUSCFG0_PCIE_WANE_13_EQUAWIZATION_CNTW                                                     0x0296
#define cfgPSWUSCFG0_PCIE_WANE_14_EQUAWIZATION_CNTW                                                     0x0298
#define cfgPSWUSCFG0_PCIE_WANE_15_EQUAWIZATION_CNTW                                                     0x029a
#define cfgPSWUSCFG0_PCIE_ACS_ENH_CAP_WIST                                                              0x02a0
#define cfgPSWUSCFG0_PCIE_ACS_CAP                                                                       0x02a4
#define cfgPSWUSCFG0_PCIE_ACS_CNTW                                                                      0x02a6
#define cfgPSWUSCFG0_PCIE_MC_ENH_CAP_WIST                                                               0x02f0
#define cfgPSWUSCFG0_PCIE_MC_CAP                                                                        0x02f4
#define cfgPSWUSCFG0_PCIE_MC_CNTW                                                                       0x02f6
#define cfgPSWUSCFG0_PCIE_MC_ADDW0                                                                      0x02f8
#define cfgPSWUSCFG0_PCIE_MC_ADDW1                                                                      0x02fc
#define cfgPSWUSCFG0_PCIE_MC_WCV0                                                                       0x0300
#define cfgPSWUSCFG0_PCIE_MC_WCV1                                                                       0x0304
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_AWW0                                                                 0x0308
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_AWW1                                                                 0x030c
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_UNTWANSWATED_0                                                       0x0310
#define cfgPSWUSCFG0_PCIE_MC_BWOCK_UNTWANSWATED_1                                                       0x0314
#define cfgPCIE_MC_OVEWWAY_BAW0                                                                         0x0318
#define cfgPCIE_MC_OVEWWAY_BAW1                                                                         0x031c
#define cfgPSWUSCFG0_PCIE_WTW_ENH_CAP_WIST                                                              0x0320
#define cfgPSWUSCFG0_PCIE_WTW_CAP                                                                       0x0324
#define cfgPSWUSCFG0_PCIE_AWI_ENH_CAP_WIST                                                              0x0328
#define cfgPSWUSCFG0_PCIE_AWI_CAP                                                                       0x032c
#define cfgPSWUSCFG0_PCIE_AWI_CNTW                                                                      0x032e
#define cfgPCIE_W1_PM_SUB_CAP_WIST                                                                      0x0370
#define cfgPCIE_W1_PM_SUB_CAP                                                                           0x0374
#define cfgPCIE_W1_PM_SUB_CNTW                                                                          0x0378
#define cfgPCIE_W1_PM_SUB_CNTW2                                                                         0x037c
#define cfgPCIE_ESM_CAP_WIST                                                                            0x03c4
#define cfgPCIE_ESM_HEADEW_1                                                                            0x03c8
#define cfgPCIE_ESM_HEADEW_2                                                                            0x03cc
#define cfgPCIE_ESM_STATUS                                                                              0x03ce
#define cfgPCIE_ESM_CTWW                                                                                0x03d0
#define cfgPCIE_ESM_CAP_1                                                                               0x03d4
#define cfgPCIE_ESM_CAP_2                                                                               0x03d8
#define cfgPCIE_ESM_CAP_3                                                                               0x03dc
#define cfgPCIE_ESM_CAP_4                                                                               0x03e0
#define cfgPCIE_ESM_CAP_5                                                                               0x03e4
#define cfgPCIE_ESM_CAP_6                                                                               0x03e8
#define cfgPCIE_ESM_CAP_7                                                                               0x03ec


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_0_VENDOW_ID                                                                0x0000
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_ID                                                                0x0002
#define cfgBIF_CFG_DEV0_EPF0_0_COMMAND                                                                  0x0004
#define cfgBIF_CFG_DEV0_EPF0_0_STATUS                                                                   0x0006
#define cfgBIF_CFG_DEV0_EPF0_0_WEVISION_ID                                                              0x0008
#define cfgBIF_CFG_DEV0_EPF0_0_PWOG_INTEWFACE                                                           0x0009
#define cfgBIF_CFG_DEV0_EPF0_0_SUB_CWASS                                                                0x000a
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_CWASS                                                               0x000b
#define cfgBIF_CFG_DEV0_EPF0_0_CACHE_WINE                                                               0x000c
#define cfgBIF_CFG_DEV0_EPF0_0_WATENCY                                                                  0x000d
#define cfgBIF_CFG_DEV0_EPF0_0_HEADEW                                                                   0x000e
#define cfgBIF_CFG_DEV0_EPF0_0_BIST                                                                     0x000f
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_1                                                              0x0010
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_2                                                              0x0014
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_3                                                              0x0018
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_4                                                              0x001c
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_5                                                              0x0020
#define cfgBIF_CFG_DEV0_EPF0_0_BASE_ADDW_6                                                              0x0024
#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTEW_ID                                                               0x002c
#define cfgBIF_CFG_DEV0_EPF0_0_WOM_BASE_ADDW                                                            0x0030
#define cfgBIF_CFG_DEV0_EPF0_0_CAP_PTW                                                                  0x0034
#define cfgBIF_CFG_DEV0_EPF0_0_INTEWWUPT_WINE                                                           0x003c
#define cfgBIF_CFG_DEV0_EPF0_0_INTEWWUPT_PIN                                                            0x003d
#define cfgBIF_CFG_DEV0_EPF0_0_MIN_GWANT                                                                0x003e
#define cfgBIF_CFG_DEV0_EPF0_0_MAX_WATENCY                                                              0x003f
#define cfgBIF_CFG_DEV0_EPF0_0_VENDOW_CAP_WIST                                                          0x0048
#define cfgBIF_CFG_DEV0_EPF0_0_ADAPTEW_ID_W                                                             0x004c
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP_WIST                                                             0x0050
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_CAP                                                                  0x0052
#define cfgBIF_CFG_DEV0_EPF0_0_PMI_STATUS_CNTW                                                          0x0054
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP_WIST                                                            0x0064
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_CAP                                                                 0x0066
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP                                                               0x0068
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTW                                                              0x006c
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS                                                            0x006e
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CAP                                                                 0x0070
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CNTW                                                                0x0074
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_STATUS                                                              0x0076
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CAP2                                                              0x0088
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_CNTW2                                                             0x008c
#define cfgBIF_CFG_DEV0_EPF0_0_DEVICE_STATUS2                                                           0x008e
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CAP2                                                                0x0090
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_CNTW2                                                               0x0094
#define cfgBIF_CFG_DEV0_EPF0_0_WINK_STATUS2                                                             0x0096
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_CAP2                                                                0x0098
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_CNTW2                                                               0x009c
#define cfgBIF_CFG_DEV0_EPF0_0_SWOT_STATUS2                                                             0x009e
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_CAP_WIST                                                             0x00a0
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_CNTW                                                             0x00a2
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDW_WO                                                          0x00a4
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_ADDW_HI                                                          0x00a8
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA                                                             0x00a8
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK                                                                 0x00ac
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MSG_DATA_64                                                          0x00ac
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_MASK_64                                                              0x00b0
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING                                                              0x00b0
#define cfgBIF_CFG_DEV0_EPF0_0_MSI_PENDING_64                                                           0x00b4
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_CAP_WIST                                                            0x00c0
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_MSG_CNTW                                                            0x00c2
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_TABWE                                                               0x00c4
#define cfgBIF_CFG_DEV0_EPF0_0_MSIX_PBA                                                                 0x00c8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                        0x0100
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW                                                 0x0104
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC1                                                    0x0108
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC2                                                    0x010c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC_ENH_CAP_WIST                                                     0x0110
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CAP_WEG1                                                    0x0114
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CAP_WEG2                                                    0x0118
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_CNTW                                                        0x011c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_POWT_VC_STATUS                                                      0x011e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_CAP                                                    0x0120
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_CNTW                                                   0x0124
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC0_WESOUWCE_STATUS                                                 0x012a
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_CAP                                                    0x012c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_CNTW                                                   0x0130
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VC1_WESOUWCE_STATUS                                                 0x0136
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST                                         0x0140
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_DW1                                                  0x0144
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DEV_SEWIAW_NUM_DW2                                                  0x0148
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                            0x0150
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_STATUS                                                   0x0154
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_MASK                                                     0x0158
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_UNCOWW_EWW_SEVEWITY                                                 0x015c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_COWW_EWW_STATUS                                                     0x0160
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_COWW_EWW_MASK                                                       0x0164
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ADV_EWW_CAP_CNTW                                                    0x0168
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG0                                                            0x016c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG1                                                            0x0170
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG2                                                            0x0174
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_HDW_WOG3                                                            0x0178
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG0                                                     0x0188
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG1                                                     0x018c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG2                                                     0x0190
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TWP_PWEFIX_WOG3                                                     0x0194
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW_ENH_CAP_WIST                                                    0x0200
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW1_CAP                                                            0x0204
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW1_CNTW                                                           0x0208
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW2_CAP                                                            0x020c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW2_CNTW                                                           0x0210
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW3_CAP                                                            0x0214
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW3_CNTW                                                           0x0218
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW4_CAP                                                            0x021c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW4_CNTW                                                           0x0220
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW5_CAP                                                            0x0224
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW5_CNTW                                                           0x0228
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW6_CAP                                                            0x022c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_BAW6_CNTW                                                           0x0230
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_ENH_CAP_WIST                                             0x0240
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_DATA_SEWECT                                              0x0244
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_DATA                                                     0x0248
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PWW_BUDGET_CAP                                                      0x024c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_ENH_CAP_WIST                                                    0x0250
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CAP                                                             0x0254
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_WATENCY_INDICATOW                                               0x0258
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_STATUS                                                          0x025c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_CNTW                                                            0x025e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_0                                            0x0260
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_1                                            0x0261
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_2                                            0x0262
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_3                                            0x0263
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_4                                            0x0264
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_5                                            0x0265
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_6                                            0x0266
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_7                                            0x0267
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SECONDAWY_ENH_CAP_WIST                                              0x0270
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WINK_CNTW3                                                          0x0274
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_EWWOW_STATUS                                                   0x0278
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_0_EQUAWIZATION_CNTW                                            0x027c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_1_EQUAWIZATION_CNTW                                            0x027e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_2_EQUAWIZATION_CNTW                                            0x0280
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_3_EQUAWIZATION_CNTW                                            0x0282
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_4_EQUAWIZATION_CNTW                                            0x0284
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_5_EQUAWIZATION_CNTW                                            0x0286
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_6_EQUAWIZATION_CNTW                                            0x0288
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_7_EQUAWIZATION_CNTW                                            0x028a
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_8_EQUAWIZATION_CNTW                                            0x028c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_9_EQUAWIZATION_CNTW                                            0x028e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_10_EQUAWIZATION_CNTW                                           0x0290
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_11_EQUAWIZATION_CNTW                                           0x0292
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_12_EQUAWIZATION_CNTW                                           0x0294
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_13_EQUAWIZATION_CNTW                                           0x0296
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_14_EQUAWIZATION_CNTW                                           0x0298
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WANE_15_EQUAWIZATION_CNTW                                           0x029a
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_ENH_CAP_WIST                                                    0x02a0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CAP                                                             0x02a4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ACS_CNTW                                                            0x02a6
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_ENH_CAP_WIST                                                    0x02b0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CAP                                                             0x02b4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_ATS_CNTW                                                            0x02b6
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_ENH_CAP_WIST                                               0x02c0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_CNTW                                                       0x02c4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PAGE_WEQ_STATUS                                                     0x02c6
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY                                          0x02c8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_OUTSTAND_PAGE_WEQ_AWWOC                                             0x02cc
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_ENH_CAP_WIST                                                  0x02d0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CAP                                                           0x02d4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_PASID_CNTW                                                          0x02d6
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_ENH_CAP_WIST                                               0x02e0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_CAP                                                        0x02e4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_TPH_WEQW_CNTW                                                       0x02e8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ENH_CAP_WIST                                                     0x02f0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CAP                                                              0x02f4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_CNTW                                                             0x02f6
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDW0                                                            0x02f8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_ADDW1                                                            0x02fc
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_WCV0                                                             0x0300
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_WCV1                                                             0x0304
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_AWW0                                                       0x0308
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_AWW1                                                       0x030c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_UNTWANSWATED_0                                             0x0310
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_MC_BWOCK_UNTWANSWATED_1                                             0x0314
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WTW_ENH_CAP_WIST                                                    0x0320
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_WTW_CAP                                                             0x0324
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_ENH_CAP_WIST                                                    0x0328
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_CAP                                                             0x032c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_AWI_CNTW                                                            0x032e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_ENH_CAP_WIST                                                  0x0330
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_CAP                                                           0x0334
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_CONTWOW                                                       0x0338
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_STATUS                                                        0x033a
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_INITIAW_VFS                                                   0x033c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_TOTAW_VFS                                                     0x033e
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_NUM_VFS                                                       0x0340
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_FUNC_DEP_WINK                                                 0x0342
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_FIWST_VF_OFFSET                                               0x0344
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_STWIDE                                                     0x0346
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_DEVICE_ID                                                  0x034a
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE                                           0x034c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_SYSTEM_PAGE_SIZE                                              0x0350
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_0                                                0x0354
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_1                                                0x0358
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_2                                                0x035c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_3                                                0x0360
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_4                                                0x0364
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_BASE_ADDW_5                                                0x0368
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET                               0x036c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV                                 0x0400
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV                                          0x0404
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW                             0x0408
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE                              0x040c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS                              0x0410
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW                            0x0414
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0                            0x0418
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1                            0x041c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2                            0x0420
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT                                  0x0424
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB                                 0x0428
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS                                  0x042c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB                                   0x0430
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB                                   0x0434
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB                                   0x0438
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB                                   0x043c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB                                   0x0440
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB                                   0x0444
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB                                   0x0448
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB                                   0x044c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB                                   0x0450
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB                                   0x0454
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB                                  0x0458
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB                                  0x045c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB                                  0x0460
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB                                  0x0464
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB                                  0x0468
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB                                  0x046c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0                               0x0470
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1                               0x0474
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2                               0x0478
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3                               0x047c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4                               0x0480
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5                               0x0484
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6                               0x0488
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7                               0x048c
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8                               0x0490
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0                               0x04a0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1                               0x04a4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2                               0x04a8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3                               0x04ac
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4                               0x04b0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5                               0x04b4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6                               0x04b8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7                               0x04bc
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8                               0x04c0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0                               0x04d0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1                               0x04d4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2                               0x04d8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3                               0x04dc
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4                               0x04e0
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5                               0x04e4
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6                               0x04e8
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7                               0x04ec
#define cfgBIF_CFG_DEV0_EPF0_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8                               0x04f0


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf1_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF1_0_VENDOW_ID                                                                0x0000
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_ID                                                                0x0002
#define cfgBIF_CFG_DEV0_EPF1_0_COMMAND                                                                  0x0004
#define cfgBIF_CFG_DEV0_EPF1_0_STATUS                                                                   0x0006
#define cfgBIF_CFG_DEV0_EPF1_0_WEVISION_ID                                                              0x0008
#define cfgBIF_CFG_DEV0_EPF1_0_PWOG_INTEWFACE                                                           0x0009
#define cfgBIF_CFG_DEV0_EPF1_0_SUB_CWASS                                                                0x000a
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_CWASS                                                               0x000b
#define cfgBIF_CFG_DEV0_EPF1_0_CACHE_WINE                                                               0x000c
#define cfgBIF_CFG_DEV0_EPF1_0_WATENCY                                                                  0x000d
#define cfgBIF_CFG_DEV0_EPF1_0_HEADEW                                                                   0x000e
#define cfgBIF_CFG_DEV0_EPF1_0_BIST                                                                     0x000f
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_1                                                              0x0010
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_2                                                              0x0014
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_3                                                              0x0018
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_4                                                              0x001c
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_5                                                              0x0020
#define cfgBIF_CFG_DEV0_EPF1_0_BASE_ADDW_6                                                              0x0024
#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTEW_ID                                                               0x002c
#define cfgBIF_CFG_DEV0_EPF1_0_WOM_BASE_ADDW                                                            0x0030
#define cfgBIF_CFG_DEV0_EPF1_0_CAP_PTW                                                                  0x0034
#define cfgBIF_CFG_DEV0_EPF1_0_INTEWWUPT_WINE                                                           0x003c
#define cfgBIF_CFG_DEV0_EPF1_0_INTEWWUPT_PIN                                                            0x003d
#define cfgBIF_CFG_DEV0_EPF1_0_MIN_GWANT                                                                0x003e
#define cfgBIF_CFG_DEV0_EPF1_0_MAX_WATENCY                                                              0x003f
#define cfgBIF_CFG_DEV0_EPF1_0_VENDOW_CAP_WIST                                                          0x0048
#define cfgBIF_CFG_DEV0_EPF1_0_ADAPTEW_ID_W                                                             0x004c
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP_WIST                                                             0x0050
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_CAP                                                                  0x0052
#define cfgBIF_CFG_DEV0_EPF1_0_PMI_STATUS_CNTW                                                          0x0054
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP_WIST                                                            0x0064
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_CAP                                                                 0x0066
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP                                                               0x0068
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTW                                                              0x006c
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS                                                            0x006e
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CAP                                                                 0x0070
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CNTW                                                                0x0074
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_STATUS                                                              0x0076
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CAP2                                                              0x0088
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_CNTW2                                                             0x008c
#define cfgBIF_CFG_DEV0_EPF1_0_DEVICE_STATUS2                                                           0x008e
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CAP2                                                                0x0090
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_CNTW2                                                               0x0094
#define cfgBIF_CFG_DEV0_EPF1_0_WINK_STATUS2                                                             0x0096
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_CAP2                                                                0x0098
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_CNTW2                                                               0x009c
#define cfgBIF_CFG_DEV0_EPF1_0_SWOT_STATUS2                                                             0x009e
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_CAP_WIST                                                             0x00a0
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_CNTW                                                             0x00a2
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDW_WO                                                          0x00a4
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_ADDW_HI                                                          0x00a8
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA                                                             0x00a8
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK                                                                 0x00ac
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MSG_DATA_64                                                          0x00ac
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_MASK_64                                                              0x00b0
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING                                                              0x00b0
#define cfgBIF_CFG_DEV0_EPF1_0_MSI_PENDING_64                                                           0x00b4
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_CAP_WIST                                                            0x00c0
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_MSG_CNTW                                                            0x00c2
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_TABWE                                                               0x00c4
#define cfgBIF_CFG_DEV0_EPF1_0_MSIX_PBA                                                                 0x00c8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                        0x0100
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW                                                 0x0104
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC1                                                    0x0108
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC2                                                    0x010c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC_ENH_CAP_WIST                                                     0x0110
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CAP_WEG1                                                    0x0114
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CAP_WEG2                                                    0x0118
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_CNTW                                                        0x011c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_POWT_VC_STATUS                                                      0x011e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_CAP                                                    0x0120
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_CNTW                                                   0x0124
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC0_WESOUWCE_STATUS                                                 0x012a
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_CAP                                                    0x012c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_CNTW                                                   0x0130
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VC1_WESOUWCE_STATUS                                                 0x0136
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST                                         0x0140
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_DW1                                                  0x0144
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DEV_SEWIAW_NUM_DW2                                                  0x0148
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                            0x0150
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_STATUS                                                   0x0154
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_MASK                                                     0x0158
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_UNCOWW_EWW_SEVEWITY                                                 0x015c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_COWW_EWW_STATUS                                                     0x0160
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_COWW_EWW_MASK                                                       0x0164
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ADV_EWW_CAP_CNTW                                                    0x0168
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG0                                                            0x016c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG1                                                            0x0170
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG2                                                            0x0174
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_HDW_WOG3                                                            0x0178
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG0                                                     0x0188
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG1                                                     0x018c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG2                                                     0x0190
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TWP_PWEFIX_WOG3                                                     0x0194
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW_ENH_CAP_WIST                                                    0x0200
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW1_CAP                                                            0x0204
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW1_CNTW                                                           0x0208
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW2_CAP                                                            0x020c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW2_CNTW                                                           0x0210
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW3_CAP                                                            0x0214
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW3_CNTW                                                           0x0218
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW4_CAP                                                            0x021c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW4_CNTW                                                           0x0220
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW5_CAP                                                            0x0224
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW5_CNTW                                                           0x0228
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW6_CAP                                                            0x022c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_BAW6_CNTW                                                           0x0230
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_ENH_CAP_WIST                                             0x0240
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_DATA_SEWECT                                              0x0244
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_DATA                                                     0x0248
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PWW_BUDGET_CAP                                                      0x024c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_ENH_CAP_WIST                                                    0x0250
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CAP                                                             0x0254
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_WATENCY_INDICATOW                                               0x0258
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_STATUS                                                          0x025c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_CNTW                                                            0x025e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_0                                            0x0260
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_1                                            0x0261
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_2                                            0x0262
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_3                                            0x0263
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_4                                            0x0264
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_5                                            0x0265
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_6                                            0x0266
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_DPA_SUBSTATE_PWW_AWWOC_7                                            0x0267
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SECONDAWY_ENH_CAP_WIST                                              0x0270
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WINK_CNTW3                                                          0x0274
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_EWWOW_STATUS                                                   0x0278
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_0_EQUAWIZATION_CNTW                                            0x027c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_1_EQUAWIZATION_CNTW                                            0x027e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_2_EQUAWIZATION_CNTW                                            0x0280
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_3_EQUAWIZATION_CNTW                                            0x0282
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_4_EQUAWIZATION_CNTW                                            0x0284
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_5_EQUAWIZATION_CNTW                                            0x0286
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_6_EQUAWIZATION_CNTW                                            0x0288
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_7_EQUAWIZATION_CNTW                                            0x028a
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_8_EQUAWIZATION_CNTW                                            0x028c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_9_EQUAWIZATION_CNTW                                            0x028e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_10_EQUAWIZATION_CNTW                                           0x0290
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_11_EQUAWIZATION_CNTW                                           0x0292
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_12_EQUAWIZATION_CNTW                                           0x0294
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_13_EQUAWIZATION_CNTW                                           0x0296
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_14_EQUAWIZATION_CNTW                                           0x0298
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WANE_15_EQUAWIZATION_CNTW                                           0x029a
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_ENH_CAP_WIST                                                    0x02a0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CAP                                                             0x02a4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ACS_CNTW                                                            0x02a6
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_ENH_CAP_WIST                                                    0x02b0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CAP                                                             0x02b4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_ATS_CNTW                                                            0x02b6
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_ENH_CAP_WIST                                               0x02c0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_CNTW                                                       0x02c4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PAGE_WEQ_STATUS                                                     0x02c6
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_WEQ_CAPACITY                                          0x02c8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_OUTSTAND_PAGE_WEQ_AWWOC                                             0x02cc
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_ENH_CAP_WIST                                                  0x02d0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CAP                                                           0x02d4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_PASID_CNTW                                                          0x02d6
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_ENH_CAP_WIST                                               0x02e0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_CAP                                                        0x02e4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_TPH_WEQW_CNTW                                                       0x02e8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ENH_CAP_WIST                                                     0x02f0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CAP                                                              0x02f4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_CNTW                                                             0x02f6
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDW0                                                            0x02f8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_ADDW1                                                            0x02fc
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_WCV0                                                             0x0300
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_WCV1                                                             0x0304
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_AWW0                                                       0x0308
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_AWW1                                                       0x030c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_UNTWANSWATED_0                                             0x0310
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_MC_BWOCK_UNTWANSWATED_1                                             0x0314
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WTW_ENH_CAP_WIST                                                    0x0320
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_WTW_CAP                                                             0x0324
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_ENH_CAP_WIST                                                    0x0328
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_CAP                                                             0x032c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_AWI_CNTW                                                            0x032e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_ENH_CAP_WIST                                                  0x0330
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_CAP                                                           0x0334
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_CONTWOW                                                       0x0338
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_STATUS                                                        0x033a
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_INITIAW_VFS                                                   0x033c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_TOTAW_VFS                                                     0x033e
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_NUM_VFS                                                       0x0340
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_FUNC_DEP_WINK                                                 0x0342
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_FIWST_VF_OFFSET                                               0x0344
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_STWIDE                                                     0x0346
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_DEVICE_ID                                                  0x034a
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_SUPPOWTED_PAGE_SIZE                                           0x034c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_SYSTEM_PAGE_SIZE                                              0x0350
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_0                                                0x0354
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_1                                                0x0358
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_2                                                0x035c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_3                                                0x0360
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_4                                                0x0364
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_BASE_ADDW_5                                                0x0368
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_SWIOV_VF_MIGWATION_STATE_AWWAY_OFFSET                               0x036c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST_GPUIOV                                 0x0400
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV                                          0x0404
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_SWIOV_SHADOW                             0x0408
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_ENABWE                              0x040c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_INTW_STATUS                              0x0410
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_WESET_CONTWOW                            0x0414
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW0                            0x0418
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW1                            0x041c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_HVVM_MBOX_DW2                            0x0420
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_CONTEXT                                  0x0424
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_TOTAW_FB                                 0x0428
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_OFFSETS                                  0x042c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF0_FB                                   0x0430
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF1_FB                                   0x0434
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF2_FB                                   0x0438
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF3_FB                                   0x043c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF4_FB                                   0x0440
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF5_FB                                   0x0444
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF6_FB                                   0x0448
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF7_FB                                   0x044c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF8_FB                                   0x0450
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF9_FB                                   0x0454
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF10_FB                                  0x0458
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF11_FB                                  0x045c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF12_FB                                  0x0460
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF13_FB                                  0x0464
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF14_FB                                  0x0468
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VF15_FB                                  0x046c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW0                               0x0470
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW1                               0x0474
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW2                               0x0478
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW3                               0x047c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW4                               0x0480
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW5                               0x0484
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW6                               0x0488
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW7                               0x048c
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_UVDSCH_DW8                               0x0490
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW0                               0x04a0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW1                               0x04a4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW2                               0x04a8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW3                               0x04ac
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW4                               0x04b0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW5                               0x04b4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW6                               0x04b8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW7                               0x04bc
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_VCESCH_DW8                               0x04c0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW0                               0x04d0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW1                               0x04d4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW2                               0x04d8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW3                               0x04dc
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW4                               0x04e0
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW5                               0x04e4
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW6                               0x04e8
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW7                               0x04ec
#define cfgBIF_CFG_DEV0_EPF1_0_PCIE_VENDOW_SPECIFIC_HDW_GPUIOV_GFXSCH_DW8                               0x04f0


// addwessBwock: nbio_nbif_bif_cfg_dev0_swds_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_SWDS0_VENDOW_ID                                                                 0x0000
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_ID                                                                 0x0002
#define cfgBIF_CFG_DEV0_SWDS0_COMMAND                                                                   0x0004
#define cfgBIF_CFG_DEV0_SWDS0_STATUS                                                                    0x0006
#define cfgBIF_CFG_DEV0_SWDS0_WEVISION_ID                                                               0x0008
#define cfgBIF_CFG_DEV0_SWDS0_PWOG_INTEWFACE                                                            0x0009
#define cfgBIF_CFG_DEV0_SWDS0_SUB_CWASS                                                                 0x000a
#define cfgBIF_CFG_DEV0_SWDS0_BASE_CWASS                                                                0x000b
#define cfgBIF_CFG_DEV0_SWDS0_CACHE_WINE                                                                0x000c
#define cfgBIF_CFG_DEV0_SWDS0_WATENCY                                                                   0x000d
#define cfgBIF_CFG_DEV0_SWDS0_HEADEW                                                                    0x000e
#define cfgBIF_CFG_DEV0_SWDS0_BIST                                                                      0x000f
#define cfgBIF_CFG_DEV0_SWDS0_BASE_ADDW_1                                                               0x0010
#define cfgBIF_CFG_DEV0_SWDS0_SUB_BUS_NUMBEW_WATENCY                                                    0x0018
#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_WIMIT                                                             0x001c
#define cfgBIF_CFG_DEV0_SWDS0_SECONDAWY_STATUS                                                          0x001e
#define cfgBIF_CFG_DEV0_SWDS0_MEM_BASE_WIMIT                                                            0x0020
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_BASE_WIMIT                                                           0x0024
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_BASE_UPPEW                                                           0x0028
#define cfgBIF_CFG_DEV0_SWDS0_PWEF_WIMIT_UPPEW                                                          0x002c
#define cfgBIF_CFG_DEV0_SWDS0_IO_BASE_WIMIT_HI                                                          0x0030
#define cfgBIF_CFG_DEV0_SWDS0_CAP_PTW                                                                   0x0034
#define cfgBIF_CFG_DEV0_SWDS0_INTEWWUPT_WINE                                                            0x003c
#define cfgBIF_CFG_DEV0_SWDS0_INTEWWUPT_PIN                                                             0x003d
#define cfgBIF_CFG_DEV0_SWDS0_IWQ_BWIDGE_CNTW                                                           0x003e
#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP_WIST                                                              0x0050
#define cfgBIF_CFG_DEV0_SWDS0_PMI_CAP                                                                   0x0052
#define cfgBIF_CFG_DEV0_SWDS0_PMI_STATUS_CNTW                                                           0x0054
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP_WIST                                                             0x0058
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_CAP                                                                  0x005a
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP                                                                0x005c
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTW                                                               0x0060
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS                                                             0x0062
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CAP                                                                  0x0064
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CNTW                                                                 0x0068
#define cfgBIF_CFG_DEV0_SWDS0_WINK_STATUS                                                               0x006a
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CAP                                                                  0x006c
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CNTW                                                                 0x0070
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_STATUS                                                               0x0072
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CAP2                                                               0x007c
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_CNTW2                                                              0x0080
#define cfgBIF_CFG_DEV0_SWDS0_DEVICE_STATUS2                                                            0x0082
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CAP2                                                                 0x0084
#define cfgBIF_CFG_DEV0_SWDS0_WINK_CNTW2                                                                0x0088
#define cfgBIF_CFG_DEV0_SWDS0_WINK_STATUS2                                                              0x008a
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CAP2                                                                 0x008c
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_CNTW2                                                                0x0090
#define cfgBIF_CFG_DEV0_SWDS0_SWOT_STATUS2                                                              0x0092
#define cfgBIF_CFG_DEV0_SWDS0_MSI_CAP_WIST                                                              0x00a0
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_CNTW                                                              0x00a2
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDW_WO                                                           0x00a4
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_ADDW_HI                                                           0x00a8
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA                                                              0x00a8
#define cfgBIF_CFG_DEV0_SWDS0_MSI_MSG_DATA_64                                                           0x00ac
#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP_WIST                                                             0x00c0
#define cfgBIF_CFG_DEV0_SWDS0_SSID_CAP                                                                  0x00c4
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                         0x0100
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC_HDW                                                  0x0104
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC1                                                     0x0108
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VENDOW_SPECIFIC2                                                     0x010c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC_ENH_CAP_WIST                                                      0x0110
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CAP_WEG1                                                     0x0114
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CAP_WEG2                                                     0x0118
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_CNTW                                                         0x011c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_POWT_VC_STATUS                                                       0x011e
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_CAP                                                     0x0120
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_CNTW                                                    0x0124
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC0_WESOUWCE_STATUS                                                  0x012a
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_CAP                                                     0x012c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_CNTW                                                    0x0130
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_VC1_WESOUWCE_STATUS                                                  0x0136
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_ENH_CAP_WIST                                          0x0140
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_DW1                                                   0x0144
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_DEV_SEWIAW_NUM_DW2                                                   0x0148
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                             0x0150
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_STATUS                                                    0x0154
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_MASK                                                      0x0158
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_UNCOWW_EWW_SEVEWITY                                                  0x015c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_COWW_EWW_STATUS                                                      0x0160
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_COWW_EWW_MASK                                                        0x0164
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ADV_EWW_CAP_CNTW                                                     0x0168
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG0                                                             0x016c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG1                                                             0x0170
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG2                                                             0x0174
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_HDW_WOG3                                                             0x0178
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG0                                                      0x0188
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG1                                                      0x018c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG2                                                      0x0190
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_TWP_PWEFIX_WOG3                                                      0x0194
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_SECONDAWY_ENH_CAP_WIST                                               0x0270
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WINK_CNTW3                                                           0x0274
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_EWWOW_STATUS                                                    0x0278
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_0_EQUAWIZATION_CNTW                                             0x027c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_1_EQUAWIZATION_CNTW                                             0x027e
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_2_EQUAWIZATION_CNTW                                             0x0280
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_3_EQUAWIZATION_CNTW                                             0x0282
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_4_EQUAWIZATION_CNTW                                             0x0284
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_5_EQUAWIZATION_CNTW                                             0x0286
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_6_EQUAWIZATION_CNTW                                             0x0288
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_7_EQUAWIZATION_CNTW                                             0x028a
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_8_EQUAWIZATION_CNTW                                             0x028c
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_9_EQUAWIZATION_CNTW                                             0x028e
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_10_EQUAWIZATION_CNTW                                            0x0290
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_11_EQUAWIZATION_CNTW                                            0x0292
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_12_EQUAWIZATION_CNTW                                            0x0294
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_13_EQUAWIZATION_CNTW                                            0x0296
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_14_EQUAWIZATION_CNTW                                            0x0298
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_WANE_15_EQUAWIZATION_CNTW                                            0x029a
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_ENH_CAP_WIST                                                     0x02a0
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CAP                                                              0x02a4
#define cfgBIF_CFG_DEV0_SWDS0_PCIE_ACS_CNTW                                                             0x02a6


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf0_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF0_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf1_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF1_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf2_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF2_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf3_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF3_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf4_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF4_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf5_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF5_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf6_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF6_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf7_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF7_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf8_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF8_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf9_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_VENDOW_ID                                                            0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_ID                                                            0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_COMMAND                                                              0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_STATUS                                                               0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WEVISION_ID                                                          0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PWOG_INTEWFACE                                                       0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SUB_CWASS                                                            0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_CWASS                                                           0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CACHE_WINE                                                           0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WATENCY                                                              0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_HEADEW                                                               0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BIST                                                                 0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_1                                                          0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_2                                                          0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_3                                                          0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_4                                                          0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_5                                                          0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_BASE_ADDW_6                                                          0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_ADAPTEW_ID                                                           0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WOM_BASE_ADDW                                                        0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_CAP_PTW                                                              0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTEWWUPT_WINE                                                       0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_INTEWWUPT_PIN                                                        0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP_WIST                                                        0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_CAP                                                             0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP                                                           0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTW                                                          0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS                                                        0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CAP                                                             0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CNTW                                                            0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_STATUS                                                          0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CAP2                                                          0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_CNTW2                                                         0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_DEVICE_STATUS2                                                       0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CAP2                                                            0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_CNTW2                                                           0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_WINK_STATUS2                                                         0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_CAP2                                                            0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_CNTW2                                                           0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_SWOT_STATUS2                                                         0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_CAP_WIST                                                         0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_CNTW                                                         0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDW_WO                                                      0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_ADDW_HI                                                      0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA                                                         0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK                                                             0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MSG_DATA_64                                                      0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_MASK_64                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING                                                          0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSI_PENDING_64                                                       0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_CAP_WIST                                                        0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_MSG_CNTW                                                        0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_TABWE                                                           0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_MSIX_PBA                                                             0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                    0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC_HDW                                             0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC1                                                0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_VENDOW_SPECIFIC2                                                0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                        0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_STATUS                                               0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_MASK                                                 0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_UNCOWW_EWW_SEVEWITY                                             0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_COWW_EWW_STATUS                                                 0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_COWW_EWW_MASK                                                   0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ADV_EWW_CAP_CNTW                                                0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG0                                                        0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG1                                                        0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG2                                                        0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_HDW_WOG3                                                        0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG0                                                 0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG1                                                 0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG2                                                 0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_TWP_PWEFIX_WOG3                                                 0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_ENH_CAP_WIST                                                0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CAP                                                         0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_ATS_CNTW                                                        0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_ENH_CAP_WIST                                                0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_CAP                                                         0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF9_0_PCIE_AWI_CNTW                                                        0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf10_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF10_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf11_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF11_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf12_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF12_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf13_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF13_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf14_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF14_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_cfg_dev0_epf0_vf15_bifcfgdecp
// base addwess: 0x0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_VENDOW_ID                                                           0x0000
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_ID                                                           0x0002
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_COMMAND                                                             0x0004
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_STATUS                                                              0x0006
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WEVISION_ID                                                         0x0008
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PWOG_INTEWFACE                                                      0x0009
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SUB_CWASS                                                           0x000a
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_CWASS                                                          0x000b
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CACHE_WINE                                                          0x000c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WATENCY                                                             0x000d
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_HEADEW                                                              0x000e
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BIST                                                                0x000f
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_1                                                         0x0010
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_2                                                         0x0014
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_3                                                         0x0018
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_4                                                         0x001c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_5                                                         0x0020
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_BASE_ADDW_6                                                         0x0024
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_ADAPTEW_ID                                                          0x002c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WOM_BASE_ADDW                                                       0x0030
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_CAP_PTW                                                             0x0034
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTEWWUPT_WINE                                                      0x003c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_INTEWWUPT_PIN                                                       0x003d
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP_WIST                                                       0x0064
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_CAP                                                            0x0066
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP                                                          0x0068
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTW                                                         0x006c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS                                                       0x006e
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CAP                                                            0x0070
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CNTW                                                           0x0074
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_STATUS                                                         0x0076
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CAP2                                                         0x0088
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_CNTW2                                                        0x008c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_DEVICE_STATUS2                                                      0x008e
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CAP2                                                           0x0090
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_CNTW2                                                          0x0094
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_WINK_STATUS2                                                        0x0096
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_CAP2                                                           0x0098
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_CNTW2                                                          0x009c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_SWOT_STATUS2                                                        0x009e
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_CAP_WIST                                                        0x00a0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_CNTW                                                        0x00a2
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDW_WO                                                     0x00a4
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_ADDW_HI                                                     0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA                                                        0x00a8
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK                                                            0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MSG_DATA_64                                                     0x00ac
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_MASK_64                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING                                                         0x00b0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSI_PENDING_64                                                      0x00b4
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_CAP_WIST                                                       0x00c0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_MSG_CNTW                                                       0x00c2
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_TABWE                                                          0x00c4
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_MSIX_PBA                                                            0x00c8
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC_ENH_CAP_WIST                                   0x0100
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC_HDW                                            0x0104
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC1                                               0x0108
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_VENDOW_SPECIFIC2                                               0x010c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_EWW_WPT_ENH_CAP_WIST                                       0x0150
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_STATUS                                              0x0154
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_MASK                                                0x0158
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_UNCOWW_EWW_SEVEWITY                                            0x015c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_COWW_EWW_STATUS                                                0x0160
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_COWW_EWW_MASK                                                  0x0164
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ADV_EWW_CAP_CNTW                                               0x0168
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG0                                                       0x016c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG1                                                       0x0170
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG2                                                       0x0174
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_HDW_WOG3                                                       0x0178
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG0                                                0x0188
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG1                                                0x018c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG2                                                0x0190
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_TWP_PWEFIX_WOG3                                                0x0194
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_ENH_CAP_WIST                                               0x02b0
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CAP                                                        0x02b4
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_ATS_CNTW                                                       0x02b6
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_ENH_CAP_WIST                                               0x0328
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_CAP                                                        0x032c
#define cfgBIF_CFG_DEV0_EPF0_VF15_0_PCIE_AWI_CNTW                                                       0x032e


// addwessBwock: nbio_nbif_bif_bx_pf_SYSPFVFDEC[0..767]
// base addwess: 0x0
#define mmMM_INDEX                                                                                     0x0000
#define mmMM_INDEX_BASE_IDX                                                                            0
#define mmMM_DATA                                                                                      0x0001
#define mmMM_DATA_BASE_IDX                                                                             0
#define mmMM_INDEX_HI                                                                                  0x0006
#define mmMM_INDEX_HI_BASE_IDX                                                                         0


// addwessBwock: nbio_nbif_bif_bx_pf_SYSDEC[0..767]
// base addwess: 0x0
#define mmSYSHUB_INDEX_OVWP                                                                            0x0008
#define mmSYSHUB_INDEX_OVWP_BASE_IDX                                                                   0
#define mmSYSHUB_DATA_OVWP                                                                             0x0009
#define mmSYSHUB_DATA_OVWP_BASE_IDX                                                                    0
#define mmPCIE_INDEX                                                                                   0x000c
#define mmPCIE_INDEX_BASE_IDX                                                                          0
#define mmPCIE_DATA                                                                                    0x000d
#define mmPCIE_DATA_BASE_IDX                                                                           0
#define mmPCIE_INDEX2                                                                                  0x000e
#define mmPCIE_INDEX2_BASE_IDX                                                                         0
#define mmPCIE_DATA2                                                                                   0x000f
#define mmPCIE_DATA2_BASE_IDX                                                                          0
#define mmSBIOS_SCWATCH_0                                                                              0x0034
#define mmSBIOS_SCWATCH_0_BASE_IDX                                                                     1
#define mmSBIOS_SCWATCH_1                                                                              0x0035
#define mmSBIOS_SCWATCH_1_BASE_IDX                                                                     1
#define mmSBIOS_SCWATCH_2                                                                              0x0036
#define mmSBIOS_SCWATCH_2_BASE_IDX                                                                     1
#define mmSBIOS_SCWATCH_3                                                                              0x0037
#define mmSBIOS_SCWATCH_3_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_0                                                                               0x0038
#define mmBIOS_SCWATCH_0_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_1                                                                               0x0039
#define mmBIOS_SCWATCH_1_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_2                                                                               0x003a
#define mmBIOS_SCWATCH_2_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_3                                                                               0x003b
#define mmBIOS_SCWATCH_3_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_4                                                                               0x003c
#define mmBIOS_SCWATCH_4_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_5                                                                               0x003d
#define mmBIOS_SCWATCH_5_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_6                                                                               0x003e
#define mmBIOS_SCWATCH_6_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_7                                                                               0x003f
#define mmBIOS_SCWATCH_7_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_8                                                                               0x0040
#define mmBIOS_SCWATCH_8_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_9                                                                               0x0041
#define mmBIOS_SCWATCH_9_BASE_IDX                                                                      1
#define mmBIOS_SCWATCH_10                                                                              0x0042
#define mmBIOS_SCWATCH_10_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_11                                                                              0x0043
#define mmBIOS_SCWATCH_11_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_12                                                                              0x0044
#define mmBIOS_SCWATCH_12_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_13                                                                              0x0045
#define mmBIOS_SCWATCH_13_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_14                                                                              0x0046
#define mmBIOS_SCWATCH_14_BASE_IDX                                                                     1
#define mmBIOS_SCWATCH_15                                                                              0x0047
#define mmBIOS_SCWATCH_15_BASE_IDX                                                                     1
#define mmBIF_WWC_INTW_CNTW                                                                            0x004c
#define mmBIF_WWC_INTW_CNTW_BASE_IDX                                                                   1
#define mmBIF_VCE_INTW_CNTW                                                                            0x004d
#define mmBIF_VCE_INTW_CNTW_BASE_IDX                                                                   1
#define mmBIF_UVD_INTW_CNTW                                                                            0x004e
#define mmBIF_UVD_INTW_CNTW_BASE_IDX                                                                   1
#define mmGFX_MMIOWEG_CAM_ADDW0                                                                        0x006c
#define mmGFX_MMIOWEG_CAM_ADDW0_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW0                                                                  0x006d
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW0_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW1                                                                        0x006e
#define mmGFX_MMIOWEG_CAM_ADDW1_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW1                                                                  0x006f
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW1_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW2                                                                        0x0070
#define mmGFX_MMIOWEG_CAM_ADDW2_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW2                                                                  0x0071
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW2_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW3                                                                        0x0072
#define mmGFX_MMIOWEG_CAM_ADDW3_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW3                                                                  0x0073
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW3_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW4                                                                        0x0074
#define mmGFX_MMIOWEG_CAM_ADDW4_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW4                                                                  0x0075
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW4_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW5                                                                        0x0076
#define mmGFX_MMIOWEG_CAM_ADDW5_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW5                                                                  0x0077
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW5_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW6                                                                        0x0078
#define mmGFX_MMIOWEG_CAM_ADDW6_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW6                                                                  0x0079
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW6_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_ADDW7                                                                        0x007a
#define mmGFX_MMIOWEG_CAM_ADDW7_BASE_IDX                                                               1
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW7                                                                  0x007b
#define mmGFX_MMIOWEG_CAM_WEMAP_ADDW7_BASE_IDX                                                         1
#define mmGFX_MMIOWEG_CAM_CNTW                                                                         0x007c
#define mmGFX_MMIOWEG_CAM_CNTW_BASE_IDX                                                                1
#define mmGFX_MMIOWEG_CAM_ZEWO_CPW                                                                     0x007d
#define mmGFX_MMIOWEG_CAM_ZEWO_CPW_BASE_IDX                                                            1
#define mmGFX_MMIOWEG_CAM_ONE_CPW                                                                      0x007e
#define mmGFX_MMIOWEG_CAM_ONE_CPW_BASE_IDX                                                             1
#define mmGFX_MMIOWEG_CAM_PWOGWAMMABWE_CPW                                                             0x007f
#define mmGFX_MMIOWEG_CAM_PWOGWAMMABWE_CPW_BASE_IDX                                                    1


// addwessBwock: nbio_nbif_syshub_mmweg_ind_syshubdec[32..39]
// base addwess: 0x20
#define mmSYSHUB_INDEX                                                                                 0x0008
#define mmSYSHUB_INDEX_BASE_IDX                                                                        0
#define mmSYSHUB_DATA                                                                                  0x0009
#define mmSYSHUB_DATA_BASE_IDX                                                                         0


// addwessBwock: nbio_nbif_wcc_stwap_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmWCC_BIF_STWAP0                                                                               0x0000
#define mmWCC_BIF_STWAP0_BASE_IDX                                                                      2
#define mmWCC_DEV0_EPF0_STWAP0                                                                         0x000f
#define mmWCC_DEV0_EPF0_STWAP0_BASE_IDX                                                                2


// addwessBwock: nbio_nbif_wcc_ep_dev0_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmEP_PCIE_SCWATCH                                                                              0x0023
#define mmEP_PCIE_SCWATCH_BASE_IDX                                                                     2
#define mmEP_PCIE_CNTW                                                                                 0x0025
#define mmEP_PCIE_CNTW_BASE_IDX                                                                        2
#define mmEP_PCIE_INT_CNTW                                                                             0x0026
#define mmEP_PCIE_INT_CNTW_BASE_IDX                                                                    2
#define mmEP_PCIE_INT_STATUS                                                                           0x0027
#define mmEP_PCIE_INT_STATUS_BASE_IDX                                                                  2
#define mmEP_PCIE_WX_CNTW2                                                                             0x0028
#define mmEP_PCIE_WX_CNTW2_BASE_IDX                                                                    2
#define mmEP_PCIE_BUS_CNTW                                                                             0x0029
#define mmEP_PCIE_BUS_CNTW_BASE_IDX                                                                    2
#define mmEP_PCIE_CFG_CNTW                                                                             0x002a
#define mmEP_PCIE_CFG_CNTW_BASE_IDX                                                                    2
#define mmEP_PCIE_TX_WTW_CNTW                                                                          0x002c
#define mmEP_PCIE_TX_WTW_CNTW_BASE_IDX                                                                 2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_0                                                             0x002d
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_0_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_1                                                             0x002d
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_1_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_2                                                             0x002d
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_2_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_3                                                             0x002d
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_3_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_4                                                             0x002e
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_4_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_5                                                             0x002e
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_5_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_6                                                             0x002e
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_6_BASE_IDX                                                    2
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_7                                                             0x002e
#define mmPCIE_F1_DPA_SUBSTATE_PWW_AWWOC_7_BASE_IDX                                                    2
#define mmEP_PCIE_F0_DPA_CAP                                                                           0x0032
#define mmEP_PCIE_F0_DPA_CAP_BASE_IDX                                                                  2
#define mmEP_PCIE_F0_DPA_WATENCY_INDICATOW                                                             0x0033
#define mmEP_PCIE_F0_DPA_WATENCY_INDICATOW_BASE_IDX                                                    2
#define mmEP_PCIE_F0_DPA_CNTW                                                                          0x0033
#define mmEP_PCIE_F0_DPA_CNTW_BASE_IDX                                                                 2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_0                                                             0x0033
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_0_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_1                                                             0x0034
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_1_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_2                                                             0x0034
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_2_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_3                                                             0x0034
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_3_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_4                                                             0x0034
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_4_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_5                                                             0x0035
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_5_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_6                                                             0x0035
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_6_BASE_IDX                                                    2
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_7                                                             0x0035
#define mmPCIE_F0_DPA_SUBSTATE_PWW_AWWOC_7_BASE_IDX                                                    2
#define mmEP_PCIE_PME_CONTWOW                                                                          0x0035
#define mmEP_PCIE_PME_CONTWOW_BASE_IDX                                                                 2
#define mmEP_PCIEP_WESEWVED                                                                            0x0036
#define mmEP_PCIEP_WESEWVED_BASE_IDX                                                                   2
#define mmEP_PCIE_TX_CNTW                                                                              0x0038
#define mmEP_PCIE_TX_CNTW_BASE_IDX                                                                     2
#define mmEP_PCIE_TX_WEQUESTEW_ID                                                                      0x0039
#define mmEP_PCIE_TX_WEQUESTEW_ID_BASE_IDX                                                             2
#define mmEP_PCIE_EWW_CNTW                                                                             0x003a
#define mmEP_PCIE_EWW_CNTW_BASE_IDX                                                                    2
#define mmEP_PCIE_WX_CNTW                                                                              0x003b
#define mmEP_PCIE_WX_CNTW_BASE_IDX                                                                     2
#define mmEP_PCIE_WC_SPEED_CNTW                                                                        0x003c
#define mmEP_PCIE_WC_SPEED_CNTW_BASE_IDX                                                               2


// addwessBwock: nbio_nbif_wcc_dwn_dev0_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmDN_PCIE_WESEWVED                                                                             0x0040
#define mmDN_PCIE_WESEWVED_BASE_IDX                                                                    2
#define mmDN_PCIE_SCWATCH                                                                              0x0041
#define mmDN_PCIE_SCWATCH_BASE_IDX                                                                     2
#define mmDN_PCIE_CNTW                                                                                 0x0043
#define mmDN_PCIE_CNTW_BASE_IDX                                                                        2
#define mmDN_PCIE_CONFIG_CNTW                                                                          0x0044
#define mmDN_PCIE_CONFIG_CNTW_BASE_IDX                                                                 2
#define mmDN_PCIE_WX_CNTW2                                                                             0x0045
#define mmDN_PCIE_WX_CNTW2_BASE_IDX                                                                    2
#define mmDN_PCIE_BUS_CNTW                                                                             0x0046
#define mmDN_PCIE_BUS_CNTW_BASE_IDX                                                                    2
#define mmDN_PCIE_CFG_CNTW                                                                             0x0047
#define mmDN_PCIE_CFG_CNTW_BASE_IDX                                                                    2


// addwessBwock: nbio_nbif_wcc_dwnp_dev0_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmPCIE_EWW_CNTW                                                                                0x004f
#define mmPCIE_EWW_CNTW_BASE_IDX                                                                       2
#define mmPCIE_WX_CNTW                                                                                 0x0050
#define mmPCIE_WX_CNTW_BASE_IDX                                                                        2
#define mmPCIE_WC_SPEED_CNTW                                                                           0x0051
#define mmPCIE_WC_SPEED_CNTW_BASE_IDX                                                                  2
#define mmPCIE_WC_CNTW2                                                                                0x0052
#define mmPCIE_WC_CNTW2_BASE_IDX                                                                       2
#define mmPCIEP_STWAP_MISC                                                                             0x0053
#define mmPCIEP_STWAP_MISC_BASE_IDX                                                                    2
#define mmWTW_MSG_INFO_FWOM_EP                                                                         0x0054
#define mmWTW_MSG_INFO_FWOM_EP_BASE_IDX                                                                2


// addwessBwock: nbio_nbif_wcc_pf_0_BIFPFVFDEC1[13440..14975]
// base addwess: 0x3480
#define mmWCC_PF_0_0_WCC_EWW_WOG                                                                       0x0085
#define mmWCC_PF_0_0_WCC_EWW_WOG_BASE_IDX                                                              2
#define mmWCC_PF_0_0_WCC_DOOWBEWW_APEW_EN                                                              0x00c0
#define mmWCC_PF_0_0_WCC_DOOWBEWW_APEW_EN_BASE_IDX                                                     2
#define mmWCC_PF_0_0_WCC_CONFIG_MEMSIZE                                                                0x00c3
#define mmWCC_PF_0_0_WCC_CONFIG_MEMSIZE_BASE_IDX                                                       2
#define mmWCC_PF_0_0_WCC_CONFIG_WESEWVED                                                               0x00c4
#define mmWCC_PF_0_0_WCC_CONFIG_WESEWVED_BASE_IDX                                                      2
#define mmWCC_PF_0_0_WCC_IOV_FUNC_IDENTIFIEW                                                           0x00c5
#define mmWCC_PF_0_0_WCC_IOV_FUNC_IDENTIFIEW_BASE_IDX                                                  2


// addwessBwock: nbio_nbif_wcc_pf_0_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmWCC_EWW_INT_CNTW                                                                             0x0086
#define mmWCC_EWW_INT_CNTW_BASE_IDX                                                                    2
#define mmWCC_BACO_CNTW_MISC                                                                           0x0087
#define mmWCC_BACO_CNTW_MISC_BASE_IDX                                                                  2
#define mmWCC_WESET_EN                                                                                 0x0088
#define mmWCC_WESET_EN_BASE_IDX                                                                        2
#define mmWCC_VDM_SUPPOWT                                                                              0x0089
#define mmWCC_VDM_SUPPOWT_BASE_IDX                                                                     2
#define mmWCC_PEEW_WEG_WANGE0                                                                          0x00be
#define mmWCC_PEEW_WEG_WANGE0_BASE_IDX                                                                 2
#define mmWCC_PEEW_WEG_WANGE1                                                                          0x00bf
#define mmWCC_PEEW_WEG_WANGE1_BASE_IDX                                                                 2
#define mmWCC_BUS_CNTW                                                                                 0x00c1
#define mmWCC_BUS_CNTW_BASE_IDX                                                                        2
#define mmWCC_CONFIG_CNTW                                                                              0x00c2
#define mmWCC_CONFIG_CNTW_BASE_IDX                                                                     2
#define mmWCC_CONFIG_F0_BASE                                                                           0x00c6
#define mmWCC_CONFIG_F0_BASE_BASE_IDX                                                                  2
#define mmWCC_CONFIG_APEW_SIZE                                                                         0x00c7
#define mmWCC_CONFIG_APEW_SIZE_BASE_IDX                                                                2
#define mmWCC_CONFIG_WEG_APEW_SIZE                                                                     0x00c8
#define mmWCC_CONFIG_WEG_APEW_SIZE_BASE_IDX                                                            2
#define mmWCC_XDMA_WO                                                                                  0x00c9
#define mmWCC_XDMA_WO_BASE_IDX                                                                         2
#define mmWCC_XDMA_HI                                                                                  0x00ca
#define mmWCC_XDMA_HI_BASE_IDX                                                                         2
#define mmWCC_FEATUWES_CONTWOW_MISC                                                                    0x00cb
#define mmWCC_FEATUWES_CONTWOW_MISC_BASE_IDX                                                           2
#define mmWCC_BUSNUM_CNTW1                                                                             0x00cc
#define mmWCC_BUSNUM_CNTW1_BASE_IDX                                                                    2
#define mmWCC_BUSNUM_WIST0                                                                             0x00cd
#define mmWCC_BUSNUM_WIST0_BASE_IDX                                                                    2
#define mmWCC_BUSNUM_WIST1                                                                             0x00ce
#define mmWCC_BUSNUM_WIST1_BASE_IDX                                                                    2
#define mmWCC_BUSNUM_CNTW2                                                                             0x00cf
#define mmWCC_BUSNUM_CNTW2_BASE_IDX                                                                    2
#define mmWCC_CAPTUWE_HOST_BUSNUM                                                                      0x00d0
#define mmWCC_CAPTUWE_HOST_BUSNUM_BASE_IDX                                                             2
#define mmWCC_HOST_BUSNUM                                                                              0x00d1
#define mmWCC_HOST_BUSNUM_BASE_IDX                                                                     2
#define mmWCC_PEEW0_FB_OFFSET_HI                                                                       0x00d2
#define mmWCC_PEEW0_FB_OFFSET_HI_BASE_IDX                                                              2
#define mmWCC_PEEW0_FB_OFFSET_WO                                                                       0x00d3
#define mmWCC_PEEW0_FB_OFFSET_WO_BASE_IDX                                                              2
#define mmWCC_PEEW1_FB_OFFSET_HI                                                                       0x00d4
#define mmWCC_PEEW1_FB_OFFSET_HI_BASE_IDX                                                              2
#define mmWCC_PEEW1_FB_OFFSET_WO                                                                       0x00d5
#define mmWCC_PEEW1_FB_OFFSET_WO_BASE_IDX                                                              2
#define mmWCC_PEEW2_FB_OFFSET_HI                                                                       0x00d6
#define mmWCC_PEEW2_FB_OFFSET_HI_BASE_IDX                                                              2
#define mmWCC_PEEW2_FB_OFFSET_WO                                                                       0x00d7
#define mmWCC_PEEW2_FB_OFFSET_WO_BASE_IDX                                                              2
#define mmWCC_PEEW3_FB_OFFSET_HI                                                                       0x00d8
#define mmWCC_PEEW3_FB_OFFSET_HI_BASE_IDX                                                              2
#define mmWCC_PEEW3_FB_OFFSET_WO                                                                       0x00d9
#define mmWCC_PEEW3_FB_OFFSET_WO_BASE_IDX                                                              2
#define mmWCC_CMN_WINK_CNTW                                                                            0x00de
#define mmWCC_CMN_WINK_CNTW_BASE_IDX                                                                   2
#define mmWCC_EP_WEQUESTEWID_WESTOWE                                                                   0x00df
#define mmWCC_EP_WEQUESTEWID_WESTOWE_BASE_IDX                                                          2
#define mmWCC_WTW_WSWITCH_CNTW                                                                         0x00e0
#define mmWCC_WTW_WSWITCH_CNTW_BASE_IDX                                                                2
#define mmWCC_MH_AWB_CNTW                                                                              0x00e1
#define mmWCC_MH_AWB_CNTW_BASE_IDX                                                                     2


// addwessBwock: nbio_nbif_bif_bx_pf_BIFDEC1[13440..14975]
// base addwess: 0x3480
#define mmBIF_MM_INDACCESS_CNTW                                                                        0x00e6
#define mmBIF_MM_INDACCESS_CNTW_BASE_IDX                                                               2
#define mmBUS_CNTW                                                                                     0x00e7
#define mmBUS_CNTW_BASE_IDX                                                                            2
#define mmBIF_SCWATCH0                                                                                 0x00e8
#define mmBIF_SCWATCH0_BASE_IDX                                                                        2
#define mmBIF_SCWATCH1                                                                                 0x00e9
#define mmBIF_SCWATCH1_BASE_IDX                                                                        2
#define mmBX_WESET_EN                                                                                  0x00ed
#define mmBX_WESET_EN_BASE_IDX                                                                         2
#define mmMM_CFGWEGS_CNTW                                                                              0x00ee
#define mmMM_CFGWEGS_CNTW_BASE_IDX                                                                     2
#define mmBX_WESET_CNTW                                                                                0x00f0
#define mmBX_WESET_CNTW_BASE_IDX                                                                       2
#define mmINTEWWUPT_CNTW                                                                               0x00f1
#define mmINTEWWUPT_CNTW_BASE_IDX                                                                      2
#define mmINTEWWUPT_CNTW2                                                                              0x00f2
#define mmINTEWWUPT_CNTW2_BASE_IDX                                                                     2
#define mmCWKWEQB_PAD_CNTW                                                                             0x00f8
#define mmCWKWEQB_PAD_CNTW_BASE_IDX                                                                    2
#define mmBIF_FEATUWES_CONTWOW_MISC                                                                    0x00fb
#define mmBIF_FEATUWES_CONTWOW_MISC_BASE_IDX                                                           2
#define mmBIF_DOOWBEWW_CNTW                                                                            0x00fc
#define mmBIF_DOOWBEWW_CNTW_BASE_IDX                                                                   2
#define mmBIF_DOOWBEWW_INT_CNTW                                                                        0x00fd
#define mmBIF_DOOWBEWW_INT_CNTW_BASE_IDX                                                               2
#define mmBIF_FB_EN                                                                                    0x00ff
#define mmBIF_FB_EN_BASE_IDX                                                                           2
#define mmBIF_BUSY_DEWAY_CNTW                                                                          0x0100
#define mmBIF_BUSY_DEWAY_CNTW_BASE_IDX                                                                 2
#define mmBIF_MST_TWANS_PENDING_VF                                                                     0x0109
#define mmBIF_MST_TWANS_PENDING_VF_BASE_IDX                                                            2
#define mmBIF_SWV_TWANS_PENDING_VF                                                                     0x010a
#define mmBIF_SWV_TWANS_PENDING_VF_BASE_IDX                                                            2
#define mmBACO_CNTW                                                                                    0x010b
#define mmBACO_CNTW_BASE_IDX                                                                           2
#define mmBIF_BACO_EXIT_TIME0                                                                          0x010c
#define mmBIF_BACO_EXIT_TIME0_BASE_IDX                                                                 2
#define mmBIF_BACO_EXIT_TIMEW1                                                                         0x010d
#define mmBIF_BACO_EXIT_TIMEW1_BASE_IDX                                                                2
#define mmBIF_BACO_EXIT_TIMEW2                                                                         0x010e
#define mmBIF_BACO_EXIT_TIMEW2_BASE_IDX                                                                2
#define mmBIF_BACO_EXIT_TIMEW3                                                                         0x010f
#define mmBIF_BACO_EXIT_TIMEW3_BASE_IDX                                                                2
#define mmBIF_BACO_EXIT_TIMEW4                                                                         0x0110
#define mmBIF_BACO_EXIT_TIMEW4_BASE_IDX                                                                2
#define mmMEM_TYPE_CNTW                                                                                0x0111
#define mmMEM_TYPE_CNTW_BASE_IDX                                                                       2
#define mmSMU_BIF_VDDGFX_PWW_STATUS                                                                    0x0113
#define mmSMU_BIF_VDDGFX_PWW_STATUS_BASE_IDX                                                           2
#define mmBIF_VDDGFX_GFX0_WOWEW                                                                        0x0114
#define mmBIF_VDDGFX_GFX0_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX0_UPPEW                                                                        0x0115
#define mmBIF_VDDGFX_GFX0_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX1_WOWEW                                                                        0x0116
#define mmBIF_VDDGFX_GFX1_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX1_UPPEW                                                                        0x0117
#define mmBIF_VDDGFX_GFX1_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX2_WOWEW                                                                        0x0118
#define mmBIF_VDDGFX_GFX2_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX2_UPPEW                                                                        0x0119
#define mmBIF_VDDGFX_GFX2_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX3_WOWEW                                                                        0x011a
#define mmBIF_VDDGFX_GFX3_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX3_UPPEW                                                                        0x011b
#define mmBIF_VDDGFX_GFX3_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX4_WOWEW                                                                        0x011c
#define mmBIF_VDDGFX_GFX4_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX4_UPPEW                                                                        0x011d
#define mmBIF_VDDGFX_GFX4_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX5_WOWEW                                                                        0x011e
#define mmBIF_VDDGFX_GFX5_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_GFX5_UPPEW                                                                        0x011f
#define mmBIF_VDDGFX_GFX5_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV1_WOWEW                                                                        0x0120
#define mmBIF_VDDGFX_WSV1_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV1_UPPEW                                                                        0x0121
#define mmBIF_VDDGFX_WSV1_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV2_WOWEW                                                                        0x0122
#define mmBIF_VDDGFX_WSV2_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV2_UPPEW                                                                        0x0123
#define mmBIF_VDDGFX_WSV2_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV3_WOWEW                                                                        0x0124
#define mmBIF_VDDGFX_WSV3_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV3_UPPEW                                                                        0x0125
#define mmBIF_VDDGFX_WSV3_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV4_WOWEW                                                                        0x0126
#define mmBIF_VDDGFX_WSV4_WOWEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_WSV4_UPPEW                                                                        0x0127
#define mmBIF_VDDGFX_WSV4_UPPEW_BASE_IDX                                                               2
#define mmBIF_VDDGFX_FB_CMP                                                                            0x0128
#define mmBIF_VDDGFX_FB_CMP_BASE_IDX                                                                   2
#define mmBIF_DOOWBEWW_GBWAPEW1_WOWEW                                                                  0x0129
#define mmBIF_DOOWBEWW_GBWAPEW1_WOWEW_BASE_IDX                                                         2
#define mmBIF_DOOWBEWW_GBWAPEW1_UPPEW                                                                  0x012a
#define mmBIF_DOOWBEWW_GBWAPEW1_UPPEW_BASE_IDX                                                         2
#define mmBIF_DOOWBEWW_GBWAPEW2_WOWEW                                                                  0x012b
#define mmBIF_DOOWBEWW_GBWAPEW2_WOWEW_BASE_IDX                                                         2
#define mmBIF_DOOWBEWW_GBWAPEW2_UPPEW                                                                  0x012c
#define mmBIF_DOOWBEWW_GBWAPEW2_UPPEW_BASE_IDX                                                         2
#define mmWEMAP_HDP_MEM_FWUSH_CNTW                                                                     0x012d
#define mmWEMAP_HDP_MEM_FWUSH_CNTW_BASE_IDX                                                            2
#define mmWEMAP_HDP_WEG_FWUSH_CNTW                                                                     0x012e
#define mmWEMAP_HDP_WEG_FWUSH_CNTW_BASE_IDX                                                            2
#define mmBIF_WB_CNTW                                                                                  0x012f
#define mmBIF_WB_CNTW_BASE_IDX                                                                         2
#define mmBIF_WB_BASE                                                                                  0x0130
#define mmBIF_WB_BASE_BASE_IDX                                                                         2
#define mmBIF_WB_WPTW                                                                                  0x0131
#define mmBIF_WB_WPTW_BASE_IDX                                                                         2
#define mmBIF_WB_WPTW                                                                                  0x0132
#define mmBIF_WB_WPTW_BASE_IDX                                                                         2
#define mmBIF_WB_WPTW_ADDW_HI                                                                          0x0133
#define mmBIF_WB_WPTW_ADDW_HI_BASE_IDX                                                                 2
#define mmBIF_WB_WPTW_ADDW_WO                                                                          0x0134
#define mmBIF_WB_WPTW_ADDW_WO_BASE_IDX                                                                 2
#define mmMAIWBOX_INDEX                                                                                0x0135
#define mmMAIWBOX_INDEX_BASE_IDX                                                                       2
#define mmBIF_UVD_GPUIOV_CFG_SIZE                                                                      0x0143
#define mmBIF_UVD_GPUIOV_CFG_SIZE_BASE_IDX                                                             2
#define mmBIF_VCE_GPUIOV_CFG_SIZE                                                                      0x0144
#define mmBIF_VCE_GPUIOV_CFG_SIZE_BASE_IDX                                                             2
#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE                                                                 0x0145
#define mmBIF_GFX_SDMA_GPUIOV_CFG_SIZE_BASE_IDX                                                        2
#define mmBIF_PEWSTB_PAD_CNTW                                                                          0x0148
#define mmBIF_PEWSTB_PAD_CNTW_BASE_IDX                                                                 2
#define mmBIF_PX_EN_PAD_CNTW                                                                           0x0149
#define mmBIF_PX_EN_PAD_CNTW_BASE_IDX                                                                  2
#define mmBIF_WEFPADKIN_PAD_CNTW                                                                       0x014a
#define mmBIF_WEFPADKIN_PAD_CNTW_BASE_IDX                                                              2
#define mmBIF_CWKWEQB_PAD_CNTW                                                                         0x014b
#define mmBIF_CWKWEQB_PAD_CNTW_BASE_IDX                                                                2


// addwessBwock: nbio_nbif_bif_bx_pf_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_PF0_BIF_BME_STATUS                                                                    0x00eb
#define mmBIF_BX_PF0_BIF_BME_STATUS_BASE_IDX                                                           2
#define mmBIF_BX_PF0_BIF_ATOMIC_EWW_WOG                                                                0x00ec
#define mmBIF_BX_PF0_BIF_ATOMIC_EWW_WOG_BASE_IDX                                                       2
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                              0x00f3
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                                     2
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                               0x00f4
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                                      2
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                                   0x00f5
#define mmBIF_BX_PF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                          2
#define mmBIF_BX_PF0_HDP_WEG_COHEWENCY_FWUSH_CNTW                                                      0x00f6
#define mmBIF_BX_PF0_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                             2
#define mmBIF_BX_PF0_HDP_MEM_COHEWENCY_FWUSH_CNTW                                                      0x00f7
#define mmBIF_BX_PF0_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                             2
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_WEQ                                                                 0x0106
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_WEQ_BASE_IDX                                                        2
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_DONE                                                                0x0107
#define mmBIF_BX_PF0_GPU_HDP_FWUSH_DONE_BASE_IDX                                                       2
#define mmBIF_BX_PF0_BIF_TWANS_PENDING                                                                 0x0108
#define mmBIF_BX_PF0_BIF_TWANS_PENDING_BASE_IDX                                                        2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW0                                                            0x0136
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW1                                                            0x0137
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW2                                                            0x0138
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW3                                                            0x0139
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW0                                                            0x013a
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW1                                                            0x013b
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW2                                                            0x013c
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW3                                                            0x013d
#define mmBIF_BX_PF0_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                                   2
#define mmBIF_BX_PF0_MAIWBOX_CONTWOW                                                                   0x013e
#define mmBIF_BX_PF0_MAIWBOX_CONTWOW_BASE_IDX                                                          2
#define mmBIF_BX_PF0_MAIWBOX_INT_CNTW                                                                  0x013f
#define mmBIF_BX_PF0_MAIWBOX_INT_CNTW_BASE_IDX                                                         2
#define mmBIF_BX_PF0_BIF_VMHV_MAIWBOX                                                                  0x0140
#define mmBIF_BX_PF0_BIF_VMHV_MAIWBOX_BASE_IDX                                                         2


// addwessBwock: nbio_nbif_gdc_GDCDEC[14976..15487]
// base addwess: 0x3a80
#define mmNGDC_SDP_POWT_CTWW                                                                           0x01c2
#define mmNGDC_SDP_POWT_CTWW_BASE_IDX                                                                  2
#define mmSHUB_WEGS_IF_CTW                                                                             0x01c3
#define mmSHUB_WEGS_IF_CTW_BASE_IDX                                                                    2
#define mmNGDC_WESEWVED_0                                                                              0x01cb
#define mmNGDC_WESEWVED_0_BASE_IDX                                                                     2
#define mmNGDC_WESEWVED_1                                                                              0x01cc
#define mmNGDC_WESEWVED_1_BASE_IDX                                                                     2
#define mmNGDC_SDP_POWT_CTWW_SOCCWK                                                                    0x01cd
#define mmNGDC_SDP_POWT_CTWW_SOCCWK_BASE_IDX                                                           2
#define mmBIF_SDMA0_DOOWBEWW_WANGE                                                                     0x01d0
#define mmBIF_SDMA0_DOOWBEWW_WANGE_BASE_IDX                                                            2
#define mmBIF_SDMA1_DOOWBEWW_WANGE                                                                     0x01d1
#define mmBIF_SDMA1_DOOWBEWW_WANGE_BASE_IDX                                                            2
#define mmBIF_IH_DOOWBEWW_WANGE                                                                        0x01d2
#define mmBIF_IH_DOOWBEWW_WANGE_BASE_IDX                                                               2
#define mmBIF_MMSCH0_DOOWBEWW_WANGE                                                                    0x01d3
#define mmBIF_MMSCH0_DOOWBEWW_WANGE_BASE_IDX                                                           2
#define mmBIF_DOOWBEWW_FENCE_CNTW                                                                      0x01de
#define mmBIF_DOOWBEWW_FENCE_CNTW_BASE_IDX                                                             2
#define mmS2A_MISC_CNTW                                                                                0x01df
#define mmS2A_MISC_CNTW_BASE_IDX                                                                       2


// addwessBwock: nbio_nbif_wcc_pf_0_BIFDEC2
// base addwess: 0x0
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_WO                                                               0x0400
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_WO_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_HI                                                               0x0401
#define mmWCC_PF_0_GFXMSIX_VECT0_ADDW_HI_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT0_MSG_DATA                                                              0x0402
#define mmWCC_PF_0_GFXMSIX_VECT0_MSG_DATA_BASE_IDX                                                     3
#define mmWCC_PF_0_GFXMSIX_VECT0_CONTWOW                                                               0x0403
#define mmWCC_PF_0_GFXMSIX_VECT0_CONTWOW_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_WO                                                               0x0404
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_WO_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_HI                                                               0x0405
#define mmWCC_PF_0_GFXMSIX_VECT1_ADDW_HI_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT1_MSG_DATA                                                              0x0406
#define mmWCC_PF_0_GFXMSIX_VECT1_MSG_DATA_BASE_IDX                                                     3
#define mmWCC_PF_0_GFXMSIX_VECT1_CONTWOW                                                               0x0407
#define mmWCC_PF_0_GFXMSIX_VECT1_CONTWOW_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_WO                                                               0x0408
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_WO_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_HI                                                               0x0409
#define mmWCC_PF_0_GFXMSIX_VECT2_ADDW_HI_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_VECT2_MSG_DATA                                                              0x040a
#define mmWCC_PF_0_GFXMSIX_VECT2_MSG_DATA_BASE_IDX                                                     3
#define mmWCC_PF_0_GFXMSIX_VECT2_CONTWOW                                                               0x040b
#define mmWCC_PF_0_GFXMSIX_VECT2_CONTWOW_BASE_IDX                                                      3
#define mmWCC_PF_0_GFXMSIX_PBA                                                                         0x0800
#define mmWCC_PF_0_GFXMSIX_PBA_BASE_IDX                                                                3


// addwessBwock: nbio_nbif_bif_bx_pf_SYSPFVFDEC[0..255]
// base addwess: 0x0
//#define mmBIF_BX_PF_MM_INDEX                                                                           0x0000
//#define mmBIF_BX_PF_MM_DATA                                                                            0x0001
//#define mmBIF_BX_PF_MM_INDEX_HI                                                                        0x0006


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf0_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF0_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF0_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF0_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_wcc_dev0_epf0_vf0_BIFPFVFDEC1
// base addwess: 0x0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf0_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF0_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF0_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF0_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF0_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF0_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf1_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF1_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF1_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF1_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf1_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF1_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF1_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF1_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF1_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF1_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf2_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF2_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF2_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF2_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf2_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF2_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF2_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF2_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF2_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF2_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf3_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF3_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF3_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF3_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf3_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF3_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF3_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF3_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF3_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF3_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf4_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF4_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF4_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF4_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf4_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF4_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF4_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF4_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF4_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF4_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf5_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF5_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF5_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF5_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf5_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF5_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF5_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF5_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF5_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF5_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf6_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF6_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF6_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF6_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf6_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF6_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF6_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF6_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF6_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF6_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf7_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF7_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF7_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF7_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf7_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF7_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF7_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF7_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF7_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF7_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf8_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF8_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF8_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF8_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf8_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF8_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF8_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF8_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF8_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF8_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf9_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX                                                                0x0000
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF9_MM_DATA                                                                 0x0001
#define mmBIF_BX_DEV0_EPF0_VF9_MM_DATA_BASE_IDX                                                        0
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI                                                             0x0006
#define mmBIF_BX_DEV0_EPF0_VF9_MM_INDEX_HI_BASE_IDX                                                    0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf9_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS                                                          0x00eb
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_BME_STATUS_BASE_IDX                                                 2
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_EWW_WOG                                                      0x00ec
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_ATOMIC_EWW_WOG_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                    0x00f3
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                     0x00f4
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                            2
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                         0x00f5
#define mmBIF_BX_DEV0_EPF0_VF9_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                                2
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_WEG_COHEWENCY_FWUSH_CNTW                                            0x00f6
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHEWENCY_FWUSH_CNTW                                            0x00f7
#define mmBIF_BX_DEV0_EPF0_VF9_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                   2
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_WEQ                                                       0x0106
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_WEQ_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_DONE                                                      0x0107
#define mmBIF_BX_DEV0_EPF0_VF9_GPU_HDP_FWUSH_DONE_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_TWANS_PENDING                                                       0x0108
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_TWANS_PENDING_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW0                                                  0x0136
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW1                                                  0x0137
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW2                                                  0x0138
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW3                                                  0x0139
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW0                                                  0x013a
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW1                                                  0x013b
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW2                                                  0x013c
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW3                                                  0x013d
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                         2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_CONTWOW                                                         0x013e
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_CONTWOW_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_INT_CNTW                                                        0x013f
#define mmBIF_BX_DEV0_EPF0_VF9_MAIWBOX_INT_CNTW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAIWBOX                                                        0x0140
#define mmBIF_BX_DEV0_EPF0_VF9_BIF_VMHV_MAIWBOX_BASE_IDX                                               2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf10_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF10_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF10_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF10_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf10_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF10_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF10_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF10_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF10_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF10_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf11_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF11_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF11_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF11_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf11_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF11_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF11_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF11_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF11_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF11_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf12_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF12_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF12_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF12_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf12_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF12_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF12_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF12_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF12_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF12_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf13_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF13_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF13_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF13_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf13_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF13_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF13_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF13_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF13_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF13_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf14_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF14_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF14_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF14_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf14_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF14_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF14_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF14_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF14_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF14_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf15_SYSPFVFDEC
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX                                                               0x0000
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_BASE_IDX                                                      0
#define mmBIF_BX_DEV0_EPF0_VF15_MM_DATA                                                                0x0001
#define mmBIF_BX_DEV0_EPF0_VF15_MM_DATA_BASE_IDX                                                       0
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI                                                            0x0006
#define mmBIF_BX_DEV0_EPF0_VF15_MM_INDEX_HI_BASE_IDX                                                   0


// addwessBwock: nbio_nbif_bif_bx_dev0_epf0_vf15_BIFPFVFDEC1
// base addwess: 0x0
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS                                                         0x00eb
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_BME_STATUS_BASE_IDX                                                2
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_EWW_WOG                                                     0x00ec
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_ATOMIC_EWW_WOG_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH                                   0x00f3
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_HIGH_BASE_IDX                          2
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW                                    0x00f4
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_BASE_WOW_BASE_IDX                           2
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_CNTW                                        0x00f5
#define mmBIF_BX_DEV0_EPF0_VF15_DOOWBEWW_SEWFWING_GPA_APEW_CNTW_BASE_IDX                               2
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_WEG_COHEWENCY_FWUSH_CNTW                                           0x00f6
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_WEG_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHEWENCY_FWUSH_CNTW                                           0x00f7
#define mmBIF_BX_DEV0_EPF0_VF15_HDP_MEM_COHEWENCY_FWUSH_CNTW_BASE_IDX                                  2
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_WEQ                                                      0x0106
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_WEQ_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_DONE                                                     0x0107
#define mmBIF_BX_DEV0_EPF0_VF15_GPU_HDP_FWUSH_DONE_BASE_IDX                                            2
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_TWANS_PENDING                                                      0x0108
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_TWANS_PENDING_BASE_IDX                                             2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW0                                                 0x0136
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW1                                                 0x0137
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW2                                                 0x0138
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW3                                                 0x0139
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_TWN_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW0                                                 0x013a
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW0_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW1                                                 0x013b
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW1_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW2                                                 0x013c
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW2_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW3                                                 0x013d
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_MSGBUF_WCV_DW3_BASE_IDX                                        2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_CONTWOW                                                        0x013e
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_CONTWOW_BASE_IDX                                               2
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_INT_CNTW                                                       0x013f
#define mmBIF_BX_DEV0_EPF0_VF15_MAIWBOX_INT_CNTW_BASE_IDX                                              2
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAIWBOX                                                       0x0140
#define mmBIF_BX_DEV0_EPF0_VF15_BIF_VMHV_MAIWBOX_BASE_IDX                                              2


// addwessBwock: syshub_mmweg_ind_syshubind
// base addwess: 0x0
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW_SOCCWK                                                       0x10000
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW2_SOCCWK                                                      0x10004
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SOCCWK                                    0x10008
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SOCCWK                                       0x1000c
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_SYSHUB_QOS_CNTW                                                0x10010
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW1_SYSHUB_QOS_CNTW                                                0x10014
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW0_CNTW                                                       0x10018
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW1_CNTW                                                       0x1001c
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW2_CNTW                                                       0x10020
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW3_CNTW                                                       0x10024
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW4_CNTW                                                       0x10028
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW0_CW5_CNTW                                                       0x1002c
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW1_CW0_CNTW                                                       0x10030
#define ixSYSHUB_MMWEG_IND_DMA_CWK0_SW2_CW0_CNTW                                                       0x10034
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW0_CNTW                                                       0x10100
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW1_CNTW                                                       0x10104
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW0_CW2_CNTW                                                       0x10108
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW0_CNTW                                                       0x1010c
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW1_CNTW                                                       0x10110
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW2_CNTW                                                       0x10114
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW3_CNTW                                                       0x10118
#define ixSYSHUB_MMWEG_IND_HST_CWK0_SW1_CW4_CNTW                                                       0x1011c
#define ixSYSHUB_MMWEG_IND_SYSHUB_CG_CNTW                                                              0x10300
#define ixSYSHUB_MMWEG_IND_SYSHUB_TWANS_IDWE                                                           0x10308
#define ixSYSHUB_MMWEG_IND_SYSHUB_HP_TIMEW                                                             0x1030c
#define ixSYSHUB_MMWEG_IND_SYSHUB_MGCG_CTWW_SOCCWK                                                     0x10310
#define ixSYSHUB_MMWEG_IND_SYSHUB_SCWATCH                                                              0x10f00
#define ixSYSHUB_MMWEG_IND_SYSHUB_CW_MASK                                                              0x10f04
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW_SHUBCWK                                                      0x11000
#define ixSYSHUB_MMWEG_IND_SYSHUB_DS_CTWW2_SHUBCWK                                                     0x11004
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_BYPASS_EN_SHUBCWK                                   0x11008
#define ixSYSHUB_MMWEG_IND_SYSHUB_BGEN_ENHANCEMENT_IMM_EN_SHUBCWK                                      0x1100c
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_SYSHUB_QOS_CNTW                                                0x11010
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_SYSHUB_QOS_CNTW                                                0x11014
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW0_CNTW                                                       0x11018
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW1_CNTW                                                       0x1101c
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW2_CNTW                                                       0x11020
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW3_CNTW                                                       0x11024
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW0_CW4_CNTW                                                       0x11028
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW0_CNTW                                                       0x1102c
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW1_CNTW                                                       0x11030
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW2_CNTW                                                       0x11034
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW3_CNTW                                                       0x11038
#define ixSYSHUB_MMWEG_IND_DMA_CWK1_SW1_CW4_CNTW                                                       0x1103c
#define ixSYSHUB_MMWEG_IND_SYSHUB_MGCG_CTWW_SHUBCWK                                                    0x11040
#define ixSYSHUB_MMWEG_IND_NIC400_0_ASIB_0_FN_MOD                                                      0x20108
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_0_FN_MOD_BM_ISS                                               0x30008
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_1_FN_MOD_BM_ISS                                               0x31008
#define ixSYSHUB_MMWEG_IND_NIC400_0_AMIB_2_FN_MOD_BM_ISS                                               0x32008
#define ixSYSHUB_MMWEG_IND_NIC400_1_ASIB_0_FN_MOD                                                      0x40108
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_0_FN_MOD                                                      0x50008
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_1_FN_MOD                                                      0x51008
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_2_FN_MOD                                                      0x52008
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_3_FN_MOD                                                      0x53008
#define ixSYSHUB_MMWEG_IND_NIC400_1_AMIB_4_FN_MOD                                                      0x54008
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_0_FN_MOD                                                      0x60108
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_1_FN_MOD                                                      0x61108
#define ixSYSHUB_MMWEG_IND_NIC400_2_ASIB_2_FN_MOD                                                      0x62108
#define ixSYSHUB_MMWEG_IND_NIC400_2_AMIB_0_FN_MOD_BM_ISS                                               0x70008

#endif
