library ieee;
use ieee.std_logic_1164.all;

entity MEMWBReg is
	port(
		Enable, GClock, GReset : in std_logic;
		RegWrite,MemToReg : in std_logic; --WB Stage
		RegWriteOut,MemToRegOut : out std_logic; --WB Stage
		ReadData : in std_LOGIC_VECTOR(7 downto 0);
		ReadDataOut: out STD_LOGIC_VECTOR(7 downto 0);
		ALUResult : in std_LOGIC_VECTOR(7 downto 0);
		ALUResultOut: out STD_LOGIC_VECTOR(7 downto 0);
		RegisterRd : in std_logic_vector(7 downto 0); 
		RegisterRdOut : Out std_logic_vector(7 downto 0)); 
end MEMWBReg;

architecture rtl of MEMWBReg is

	COMPONENT enARdFF_2
		PORT(
			i_resetBar	: IN	STD_LOGIC;
			i_d		: IN	STD_LOGIC;
			i_enable	: IN	STD_LOGIC;
			i_clock		: IN	STD_LOGIC;
			o_q, o_qBar	: OUT	STD_LOGIC);
	END component;
	
	COMPONENT reg_8bit
		PORT(
		i_resetBar, i_load	: IN	STD_LOGIC;
		i_clock			: IN	STD_LOGIC;
		i_Value			: IN	STD_LOGIC_VECTOR(7 downto 0);
		o_Value			: OUT	STD_LOGIC_VECTOR(7 downto 0));
	END component;

begin
--WB Stage
RWff:enARdFF_2
Port map (
	i_resetBar => GReset,
	i_d => RegWrite,
	i_enable => Enable,
	i_clock => GClock,
	o_q => RegWriteOut);

MtRff:enARdFF_2
Port map (
	i_resetBar => GReset,
	i_d => MemToReg,
	i_enable => Enable,
	i_clock => GClock,
	o_q => MemToRegOut);
	
ALUResultReg: reg_8bit
PORT MAP (i_resetBar => GReset,
	i_Value => ALUResult(7 downto 0), 
	i_load => Enable,
	i_clock => GClock,
	o_Value => ALUResultOut(7 downto 0));
	
RegRdReg:reg_8bit
	PORT MAP(
		i_resetBar => GReset,
		i_load => Enable,
		i_clock => GClock,
		i_Value => RegisterRd(7 downto 0),
		o_Value => RegisterRdOut(7 downto 0));

ReadDataReg:reg_8bit
	PORT MAP(
		i_resetBar => GReset,
		i_load => Enable,
		i_clock => GClock,
		i_Value => ReadData(7 downto 0),
		o_Value => ReadDataOut(7 downto 0));
end rtl;