// Seed: 2198925045
module module_0 (
    input wor id_0,
    input wand id_1,
    input supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply0 id_5
);
  wire id_7;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    output supply1 id_2,
    output tri1 id_3,
    input tri id_4
    , id_9,
    input wand id_5,
    input supply0 id_6,
    input wire id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_6,
      id_4,
      id_0
  );
  wire id_11;
  always @(posedge 1) begin : LABEL_0
    id_1 <= 1'b0;
  end
  wire id_12;
  supply1 id_13 = id_7;
  tri1 id_14 = id_5;
  wire id_15;
endmodule
