Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Thu Oct 30 11:15:18 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/34_12_unop_timing.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 546 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 161 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.305     -519.434                   5147               501899        0.011        0.000                      0               501899        2.225        0.000                       0                376451  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.305     -519.434                   5147               501899        0.011        0.000                      0               501899        2.225        0.000                       0                376451  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :         5147  Failing Endpoints,  Worst Slack       -0.305ns,  Total Violation     -519.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[63].sa/mow/internal_operation/a_reg0_reg[24]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.338ns (26.006%)  route 3.807ns (73.994%))
  Logic Levels:           12  (CARRY8=8 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.771ns = ( 8.771 - 5.000 ) 
    Source Clock Delay      (SCD):    4.285ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.469ns (routing 1.101ns, distribution 2.368ns)
  Clock Net Delay (Destination): 3.198ns (routing 0.998ns, distribution 2.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.474     0.474 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.474    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.474 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.788    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.816 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=417374, routed)      3.469     4.285    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[63].sa/mow/internal_operation/clk_IBUF_BUFG
    SLICE_X220Y363       FDRE                                         r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[63].sa/mow/internal_operation/a_reg0_reg[24]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y363       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.066     4.351 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[63].sa/mow/internal_operation/a_reg0_reg[24]_rep__5/Q
                         net (fo=135, routed)         1.014     5.365    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_112_3[0]
    SLICE_X220Y265       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.211     5.576 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_120/O[5]
                         net (fo=3, routed)           0.521     6.097    denselayer1_n_1360348
    SLICE_X221Y259       LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     6.211 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_98/O
                         net (fo=1, routed)           0.442     6.653    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_98_n_1314933
    SLICE_X220Y260       CARRY8 (Prop_CARRY8_SLICEM_DI[6]_CO[7])
                                                      0.051     6.704 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_31/CO[7]
                         net (fo=1, routed)           0.023     6.727    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_31_n_1314933
    SLICE_X220Y261       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     6.794 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_23/O[1]
                         net (fo=3, routed)           0.189     6.983    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_23_n_1314947
    SLICE_X220Y255       LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.031     7.014 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_28/O
                         net (fo=3, routed)           0.407     7.421    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_28_n_1314933
    SLICE_X221Y254       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.114     7.535 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_8/O
                         net (fo=1, routed)           0.454     7.989    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[16]_i_8_n_1314933
    SLICE_X220Y252       CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[7])
                                                      0.093     8.082 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_2/CO[7]
                         net (fo=1, routed)           0.023     8.105    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[16]_i_2_n_1314933
    SLICE_X220Y253       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     8.172 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[15]__0_i_11/O[1]
                         net (fo=1, routed)           0.459     8.631    INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[15]__0_i_11_n_1314947
    SLICE_X220Y249       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.199     8.830 r  INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[15]__0_i_2/O[6]
                         net (fo=2, routed)           0.214     9.044    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/PCIN__1[6]
    SLICE_X219Y248       LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.088     9.132 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[15]__0_i_5/O
                         net (fo=1, routed)           0.014     9.146    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0[15]__0_i_5_n_1314933
    SLICE_X219Y248       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.134     9.280 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[15]__0_i_1/CO[7]
                         net (fo=1, routed)           0.023     9.303    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[15]__0_i_1_n_1314933
    SLICE_X219Y249       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.103     9.406 r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]_i_1/O[5]
                         net (fo=1, routed)           0.024     9.430    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]_i_1_n_1314943
    SLICE_X219Y249       FDRE                                         r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AU23                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.270     5.270 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.270    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.270 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.549    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.573 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=417374, routed)      3.198     8.771    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/clk_IBUF_BUFG
    SLICE_X219Y249       FDRE                                         r  denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]/C
                         clock pessimism              0.365     9.137    
                         clock uncertainty           -0.035     9.101    
    SLICE_X219Y249       FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.023     9.124    denselayer1/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[61].sa/mow/internal_operation/buff0_reg[21]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                 -0.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 denselayer1/sum_all/col_trees[28].column_tree/genblk2[0].genblk1[1].tree_reg[1][20]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer1/sum_all/col_trees[28].column_tree/output_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.500%)  route 0.065ns (62.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.626ns
    Source Clock Delay      (SCD):    2.198ns
    Clock Pessimism Removal (CPR):    0.381ns
  Clock Net Delay (Source):      1.863ns (routing 0.665ns, distribution 1.198ns)
  Clock Net Delay (Destination): 2.066ns (routing 0.742ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.174     0.174 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.174    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.174 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.318    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.335 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=417374, routed)      1.863     2.198    denselayer1/sum_all/col_trees[28].column_tree/clk_IBUF_BUFG
    SLICE_X82Y464        FDRE                                         r  denselayer1/sum_all/col_trees[28].column_tree/genblk2[0].genblk1[1].tree_reg[1][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y464        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.237 r  denselayer1/sum_all/col_trees[28].column_tree/genblk2[0].genblk1[1].tree_reg[1][20]/Q
                         net (fo=1, routed)           0.065     2.302    denselayer1/sum_all/col_trees[28].column_tree/genblk2[0].genblk1[1].tree_reg[1]_260[20]
    SLICE_X84Y464        FDRE                                         r  denselayer1/sum_all/col_trees[28].column_tree/output_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AU23                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU23                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.360     0.360 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.360    clk_IBUF_inst/OUT
    AU23                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.360 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.541    clk_IBUF
    BUFGCE_X0Y98         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.560 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=417374, routed)      2.066     2.626    denselayer1/sum_all/col_trees[28].column_tree/clk_IBUF_BUFG
    SLICE_X84Y464        FDRE                                         r  denselayer1/sum_all/col_trees[28].column_tree/output_data_reg[20]/C
                         clock pessimism             -0.381     2.245    
    SLICE_X84Y464        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.292    denselayer1/sum_all/col_trees[28].column_tree/output_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.292    
                         arrival time                           2.302    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y98    clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X194Y635  denselayer2/INPUT_SIZE_rows[59].OUTPUT_SIZE_cols[19].sa/mow/internal_operation/buff0_reg[10]__1/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X100Y254  denselayer1/INPUT_SIZE_rows[2].OUTPUT_SIZE_cols[27].sa/mow/internal_operation/buff0_reg[11]/C



