0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0007: jmp_imm:
	pc += 0x1, opcode= 0x09
0x000c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0012: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0015: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x09
0x001e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0021: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0024: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x09
0x002d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0031: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0036: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x003a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x003f: mov_imm:
	regs[5] = 0xe3271dbe, opcode= 0x05
0x0045: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0048: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x004c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0051: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0054: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0058: jmp_imm:
	pc += 0x1, opcode= 0x09
0x005d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0066: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0069: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x006d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0072: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x09
0x007b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x007f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0084: mov_imm:
	regs[5] = 0x22f9c749, opcode= 0x05
0x008a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x008d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0090: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0096: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x009c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00a5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x00ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00ae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00ba: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x00bd: mov_imm:
	regs[5] = 0xf12fbd11, opcode= 0x05
0x00c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00c6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x00c9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x00cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00d2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x00de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x00ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x00f0: mov_imm:
	regs[5] = 0x493adce9, opcode= 0x05
0x00f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x00fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x00ff: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0102: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0109: jmp_imm:
	pc += 0x1, opcode= 0x09
0x010e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x09
0x011a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x011e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0123: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0126: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0129: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x012c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x012f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0132: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0135: mov_imm:
	regs[5] = 0xd689c1c3, opcode= 0x05
0x013c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0141: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0145: jmp_imm:
	pc += 0x1, opcode= 0x09
0x014a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x014e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0153: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0157: jmp_imm:
	pc += 0x1, opcode= 0x09
0x015c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x015f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0165: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0168: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x016b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x016e: mov_imm:
	regs[5] = 0xca105876, opcode= 0x05
0x0174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0177: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x017a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0180: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0186: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0189: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x018c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x018f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0198: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x019c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01a4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x01a8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01ad: mov_imm:
	regs[5] = 0x84e0929e, opcode= 0x05
0x01b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01bc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x01c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x01d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x01d7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x01dd: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x01e0: mov_imm:
	regs[5] = 0x9fb74b00, opcode= 0x05
0x01e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x01e9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x01ec: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x01f2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x01fe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0207: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x020a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x020d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0210: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0214: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0219: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x021c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x021f: mov_imm:
	regs[5] = 0x823c3564, opcode= 0x05
0x0225: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0229: jmp_imm:
	pc += 0x1, opcode= 0x09
0x022e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0231: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0234: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0237: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x023a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x023e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0243: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0247: jmp_imm:
	pc += 0x1, opcode= 0x09
0x024c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0250: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0255: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0258: mov_imm:
	regs[5] = 0x99612e8e, opcode= 0x05
0x025e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0261: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0264: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x026b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0270: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0276: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0279: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x027d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0288: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x028b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x028e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0291: mov_imm:
	regs[5] = 0x3a3bcffa, opcode= 0x05
0x0297: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x029a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x029e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02a3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x02a7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x02af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x02b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x02b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x02bb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02c4: mov_imm:
	regs[5] = 0x8b7d9c78, opcode= 0x05
0x02cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x02d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02d9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x02dc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x02e2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x02e8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x02fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x02fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0300: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x09
0x030c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x030f: mov_imm:
	regs[5] = 0x349c67f9, opcode= 0x05
0x0316: jmp_imm:
	pc += 0x1, opcode= 0x09
0x031b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x031e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0321: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0324: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x032a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x032d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0333: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0337: jmp_imm:
	pc += 0x1, opcode= 0x09
0x033c: mov_imm:
	regs[5] = 0x4a478f4f, opcode= 0x05
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0348: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x034b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x034e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0354: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x035a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x035d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0366: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x036a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x036f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0372: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0375: mov_imm:
	regs[5] = 0xa69a6e2f, opcode= 0x05
0x037b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x037e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0382: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0387: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x038a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x038d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0390: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0393: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x039a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x039f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x03a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03a8: mov_imm:
	regs[5] = 0xc423d34e, opcode= 0x05
0x03ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03b1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x03b4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x03ba: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x03c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03cc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x03cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x03d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x03de: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x03e1: mov_imm:
	regs[5] = 0x918b8220, opcode= 0x05
0x03e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x03ea: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x03ee: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03f7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x03fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0402: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0406: jmp_imm:
	pc += 0x1, opcode= 0x09
0x040b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x040e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0412: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0417: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x041a: mov_imm:
	regs[5] = 0x9a588101, opcode= 0x05
0x0420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0424: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0429: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x042c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0432: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0438: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x043b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x043f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0448: jmp_imm:
	pc += 0x1, opcode= 0x09
0x044d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0450: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0454: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0459: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x045c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x045f: mov_imm:
	regs[5] = 0xee6e7f04, opcode= 0x05
0x0465: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0468: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x046b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x046f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0474: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0478: jmp_imm:
	pc += 0x1, opcode= 0x09
0x047d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0480: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0483: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0487: jmp_imm:
	pc += 0x1, opcode= 0x09
0x048c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x048f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0492: mov_imm:
	regs[5] = 0x57af2520, opcode= 0x05
0x0498: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x049b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x049e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x04a4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x04aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x04b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x04c5: mov_imm:
	regs[5] = 0x70c28f80, opcode= 0x05
0x04cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x04cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04d4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x04d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04dd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x04e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x04ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04ef: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x04f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x04fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0501: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0504: mov_imm:
	regs[5] = 0x3f003470, opcode= 0x05
0x050b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0510: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0513: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0517: jmp_imm:
	pc += 0x1, opcode= 0x09
0x051c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0522: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x09
0x052e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0531: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x09
0x053a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x053e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0543: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0547: jmp_imm:
	pc += 0x1, opcode= 0x09
0x054c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x054f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0552: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0555: mov_imm:
	regs[5] = 0x78700037, opcode= 0x05
0x055b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x055e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0562: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0567: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x056a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x056d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0571: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0576: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0579: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x057c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x057f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0582: mov_imm:
	regs[5] = 0xe5badb8e, opcode= 0x05
0x0588: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x058b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x058e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0594: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x059a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x059d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x05a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05bb: mov_imm:
	regs[5] = 0xe74b8228, opcode= 0x05
0x05c1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05c4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x05c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x05d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x05d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x05d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x05dc: mov_imm:
	regs[5] = 0x5841e446, opcode= 0x05
0x05e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x05e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x05e8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x05f4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x05fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0600: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0604: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0609: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x060c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x060f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0612: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0615: mov_imm:
	regs[5] = 0xc17f7d41, opcode= 0x05
0x061b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x061e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0621: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0624: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0627: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0630: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0634: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0639: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x063c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x063f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0642: mov_imm:
	regs[5] = 0x20b03e50, opcode= 0x05
0x0648: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0651: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0654: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x065b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0660: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0666: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0669: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x066c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x066f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0672: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0675: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0678: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0681: mov_imm:
	regs[5] = 0xd3cc6e38, opcode= 0x05
0x0687: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x068a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x068d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0690: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0693: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x09
0x069c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x069f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06ab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x06ae: mov_imm:
	regs[5] = 0x545081f9, opcode= 0x05
0x06b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x06ba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x06c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06c6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x06cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x06cf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x06d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x06d5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x06d8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x06de: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x06e1: mov_imm:
	regs[5] = 0x7604d8d8, opcode= 0x05
0x06e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x06eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x06f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x06f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0702: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0705: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0708: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x070c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0711: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0714: mov_imm:
	regs[5] = 0xf000cea2, opcode= 0x05
0x071b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0720: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0724: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0729: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x072c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0732: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0738: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x073b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x073e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0741: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0744: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0747: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x074a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x074d: mov_imm:
	regs[5] = 0xf0a091e0, opcode= 0x05
0x0754: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0759: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0762: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0765: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0768: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x076c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0771: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0774: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0777: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x077a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x077e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0783: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0787: jmp_imm:
	pc += 0x1, opcode= 0x09
0x078c: mov_imm:
	regs[5] = 0x1b03e4c1, opcode= 0x05
0x0792: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0795: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0798: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x079e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x07a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x07c2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x07c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07cb: mov_imm:
	regs[5] = 0x442dac82, opcode= 0x05
0x07d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x07db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07e0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x07f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x07f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x07fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0807: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x080b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0810: mov_imm:
	regs[5] = 0x8a8c8566, opcode= 0x05
0x0816: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0819: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x081c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0822: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0828: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x082b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x082e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0831: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0835: jmp_imm:
	pc += 0x1, opcode= 0x09
0x083a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x083d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0840: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0843: mov_imm:
	regs[5] = 0x4cdc6056, opcode= 0x05
0x084a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x084f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0852: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0855: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0858: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x085b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x085e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0861: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0864: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0868: jmp_imm:
	pc += 0x1, opcode= 0x09
0x086d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0870: mov_imm:
	regs[5] = 0x7c2a7e, opcode= 0x05
0x0877: jmp_imm:
	pc += 0x1, opcode= 0x09
0x087c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0885: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0888: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x088e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0894: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0897: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x089a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x089d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x08b5: mov_imm:
	regs[5] = 0xe71372a9, opcode= 0x05
0x08bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x08c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x08c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x08cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x08d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x08e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x08e5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x08e8: mov_imm:
	regs[5] = 0xc03153b1, opcode= 0x05
0x08ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x08f1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x08f4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0900: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0906: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0909: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x090c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x090f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0912: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0915: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0918: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x091b: mov_imm:
	regs[5] = 0xcfa531df, opcode= 0x05
0x0921: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0924: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0928: jmp_imm:
	pc += 0x1, opcode= 0x09
0x092d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0930: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0933: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0936: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0939: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x093c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x093f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0942: mov_imm:
	regs[5] = 0x7f06ad74, opcode= 0x05
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x094e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0955: jmp_imm:
	pc += 0x1, opcode= 0x09
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0960: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0963: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0966: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x096f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0972: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0975: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0978: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x097b: mov_imm:
	regs[5] = 0xa16bbc7b, opcode= 0x05
0x0981: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0984: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0988: jmp_imm:
	pc += 0x1, opcode= 0x09
0x098d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0990: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0994: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0999: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x099c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x099f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09b1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x09b4: mov_imm:
	regs[5] = 0x15b171f9, opcode= 0x05
0x09ba: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09bd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x09c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09c6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x09cc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x09d2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x09db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x09df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x09ea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x09ed: mov_imm:
	regs[5] = 0x1fbc987e, opcode= 0x05
0x09f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x09f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x09fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a02: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a0b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a0e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a11: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a1a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a1d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a26: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a29: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a2c: mov_imm:
	regs[5] = 0xbca875d7, opcode= 0x05
0x0a32: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a35: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0a39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a3e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0a44: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0a4a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a53: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a56: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0a59: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a62: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a65: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a68: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0a6b: mov_imm:
	regs[5] = 0xba72f680, opcode= 0x05
0x0a71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0a75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a7a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0a7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0a87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a8c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0a8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a92: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0a9b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0a9e: mov_imm:
	regs[5] = 0x664503b8, opcode= 0x05
0x0aa4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0aa7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0aaa: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ab0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ab6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0abf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ac2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0ac5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ac8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0acb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ace: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ad2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ad7: mov_imm:
	regs[5] = 0xcd58f8, opcode= 0x05
0x0ade: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ae3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ae6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ae9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0aec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0af0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0af5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0af9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0afe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b01: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b04: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b07: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b0a: mov_imm:
	regs[5] = 0xb12d07a1, opcode= 0x05
0x0b10: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b13: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b16: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0b1c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0b22: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b25: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b28: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b2b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b2e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b31: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b34: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0b37: mov_imm:
	regs[5] = 0xff192f36, opcode= 0x05
0x0b3e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b43: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b46: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0b49: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b58: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0b5b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0b62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b67: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0b6a: mov_imm:
	regs[5] = 0x11ccda4a, opcode= 0x05
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b76: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0b7a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b7f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0b82: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0b88: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0b8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0b94: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b97: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0b9e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ba3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ba6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ba9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0bac: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0baf: mov_imm:
	regs[5] = 0xadb5e956, opcode= 0x05
0x0bb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0bb8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0bbb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bc4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0bc7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0bca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0bce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bd3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0bda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0bdf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0be2: mov_imm:
	regs[5] = 0x884e569, opcode= 0x05
0x0be8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0beb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0bee: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0bf4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0bfa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bfd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c00: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c03: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c06: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c09: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c0c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c0f: mov_imm:
	regs[5] = 0xa96fd761, opcode= 0x05
0x0c15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c18: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c33: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0c37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c3c: mov_imm:
	regs[5] = 0xb731d8b9, opcode= 0x05
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c48: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c4b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0c4e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0c54: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0c5b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c60: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c69: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c6c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0c6f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0c72: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0c7e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0c81: mov_imm:
	regs[5] = 0x101d0bae, opcode= 0x05
0x0c87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0c8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0c8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0c9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0ca3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ca8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0cb2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cb7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cc0: mov_imm:
	regs[5] = 0xed2c4d98, opcode= 0x05
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ccc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ccf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0cd2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0cd8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0cde: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ce1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ce5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0ced: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0cf0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cf4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0cf9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0cfc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0cff: mov_imm:
	regs[5] = 0x43e33729, opcode= 0x05
0x0d05: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d08: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d0c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d11: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d1a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d1e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0d26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d29: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d2f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0d32: mov_imm:
	regs[5] = 0xd57a3461, opcode= 0x05
0x0d39: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d41: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0d45: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d4a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0d50: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0d56: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d59: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0d5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d63: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d68: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0d6e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0d72: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d77: mov_imm:
	regs[5] = 0xe947cdee, opcode= 0x05
0x0d7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0d80: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0d84: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d89: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d8c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0d95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0d98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0d9b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0da1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0da4: mov_imm:
	regs[5] = 0x48094d8b, opcode= 0x05
0x0dab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0db0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0db9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0dbc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0dc2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0dc8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0dcb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0dce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0dd2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0dd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0dda: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dde: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0de9: mov_imm:
	regs[5] = 0x5e5fd2b0, opcode= 0x05
0x0def: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0df2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0df5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0df8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0dfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e02: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e07: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e0b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e1c: mov_imm:
	regs[5] = 0xacf00bec, opcode= 0x05
0x0e22: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e25: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e28: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e2f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e34: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0e3a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e3d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e40: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0e44: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e49: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e4c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e4f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e52: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e5b: mov_imm:
	regs[5] = 0xbc484223, opcode= 0x05
0x0e62: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e6a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0e6d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0e76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0e79: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0e7f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0e82: mov_imm:
	regs[5] = 0xf1900dd9, opcode= 0x05
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0e8c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0e91: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0e94: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0e9a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ea0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ea4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ea9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0ead: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0eb5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0eb8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ebb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ebf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0ec4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0ec7: mov_imm:
	regs[5] = 0x5610bfb8, opcode= 0x05
0x0ecd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0ed0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0ed3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ed7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0edc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0edf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0ee2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0ee5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ee9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0eee: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0ef1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0efa: mov_imm:
	regs[5] = 0x24dc5633, opcode= 0x05
0x0f00: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f04: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f09: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f0c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f12: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f19: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f1e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f27: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f2a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f2d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f36: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f3c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f3f: mov_imm:
	regs[5] = 0x7b8a8bb0, opcode= 0x05
0x0f45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f48: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0f4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f4e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f57: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f5d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0f60: mov_imm:
	regs[5] = 0x6b3bfa84, opcode= 0x05
0x0f66: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0f6a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f6f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0f72: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0f78: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0f7e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f81: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f84: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0f87: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0f8a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f8e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f93: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0f97: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0f9c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x0f9f: mov_imm:
	regs[5] = 0x2754e3df, opcode= 0x05
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fae: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x0fb2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fb7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fbd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x0fc1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fc6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x0fca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fcf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x0fd5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fde: mov_imm:
	regs[5] = 0x246a9b24, opcode= 0x05
0x0fe5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x0fea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x0fed: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x0ff0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x0ff6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x0ffc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1000: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1005: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1008: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x100c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1011: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1014: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1017: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x101a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x101d: mov_imm:
	regs[5] = 0x8f9911ac, opcode= 0x05
0x1023: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1026: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x102a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x102f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1032: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1035: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1039: jmp_imm:
	pc += 0x1, opcode= 0x09
0x103e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1042: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1047: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x104a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x104d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1050: mov_imm:
	regs[5] = 0x22394a50, opcode= 0x05
0x1056: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x105f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1062: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1069: jmp_imm:
	pc += 0x1, opcode= 0x09
0x106e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1074: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1077: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x107a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x107e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1083: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1086: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1089: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x108c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1090: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1095: mov_imm:
	regs[5] = 0x3c06255c, opcode= 0x05
0x109b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x109e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x10a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x10aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10ad: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10b3: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x10b6: mov_imm:
	regs[5] = 0xd571d669, opcode= 0x05
0x10bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10bf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x10c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10c8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x10ce: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x10d4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10d7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x10dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x10e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x10f2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x10f5: mov_imm:
	regs[5] = 0x4510a243, opcode= 0x05
0x10fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x10ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1104: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1107: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1110: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1113: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1116: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1119: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x111c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1120: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1125: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1128: mov_imm:
	regs[5] = 0x3074dc08, opcode= 0x05
0x112e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1131: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1134: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x113a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1140: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1144: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1149: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x114c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x114f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1158: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x115b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x115f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1164: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1167: mov_imm:
	regs[5] = 0x215d782d, opcode= 0x05
0x116d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1170: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1173: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x09
0x117c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x117f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1182: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1186: jmp_imm:
	pc += 0x1, opcode= 0x09
0x118b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x118e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1191: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1194: mov_imm:
	regs[5] = 0x65222ff2, opcode= 0x05
0x119a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11a3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x11a6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x11ac: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x11b2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11bb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x11c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11c4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11ca: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x11cd: mov_imm:
	regs[5] = 0x6d6ec28b, opcode= 0x05
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x11dc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x11df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x11ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x11f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x11f7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1203: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1206: mov_imm:
	regs[5] = 0x70621c15, opcode= 0x05
0x120c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x120f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1218: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x121e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1224: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1227: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x122a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x122d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1230: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1234: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1239: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x123c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x123f: mov_imm:
	regs[5] = 0xe5e9678c, opcode= 0x05
0x1245: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1248: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x124b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x124e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1252: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1257: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x125a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1266: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x126f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1272: mov_imm:
	regs[5] = 0xf229c1a6, opcode= 0x05
0x1278: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x127b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x12a5: mov_imm:
	regs[5] = 0x3c91b36b, opcode= 0x05
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12ba: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x12be: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x12d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x12dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x12e7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x12f0: mov_imm:
	regs[5] = 0x217d5668, opcode= 0x05
0x12f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x12f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x12fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x130e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1311: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1315: jmp_imm:
	pc += 0x1, opcode= 0x09
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x131d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1329: mov_imm:
	regs[5] = 0xaff9a63f, opcode= 0x05
0x1330: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1335: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1338: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1341: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1344: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1348: jmp_imm:
	pc += 0x1, opcode= 0x09
0x134d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1350: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1353: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x135a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x135f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1363: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1368: mov_imm:
	regs[5] = 0x401d5402, opcode= 0x05
0x136e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1371: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1374: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x137a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1380: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1383: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1386: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1389: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1392: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1395: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1398: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x139b: mov_imm:
	regs[5] = 0x811bdf8a, opcode= 0x05
0x13a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13a4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x13a7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13aa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x13bc: mov_imm:
	regs[5] = 0x17e21eee, opcode= 0x05
0x13c3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x13ce: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x13d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x13da: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13dd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x13e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x13ec: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x13f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x13fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1401: mov_imm:
	regs[5] = 0x22acc00c, opcode= 0x05
0x1407: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x140a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x140d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1410: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1413: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1416: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1419: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x141c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x141f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1423: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1428: mov_imm:
	regs[5] = 0x1c44d4c8, opcode= 0x05
0x142e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1431: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1434: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x143a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1440: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1443: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1446: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1449: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x144c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x144f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1452: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1455: mov_imm:
	regs[5] = 0x79c7a323, opcode= 0x05
0x145c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1461: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1464: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1467: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x146a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x146d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1470: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1474: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1479: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x147d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1482: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x09
0x148b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x148e: mov_imm:
	regs[5] = 0xb6f0ca97, opcode= 0x05
0x1495: jmp_imm:
	pc += 0x1, opcode= 0x09
0x149a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x149d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x14a0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x14a6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x14ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x14b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14b8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14bc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14c4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x14c7: mov_imm:
	regs[5] = 0x6529928c, opcode= 0x05
0x14cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14d0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x14d3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14d6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14da: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14df: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x14e2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x14e5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x14ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x14f1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x14f4: mov_imm:
	regs[5] = 0x4288cf00, opcode= 0x05
0x14fa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1503: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1506: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x150c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1513: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1518: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x151b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x151f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1524: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1527: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x152a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x152e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1533: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1536: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1539: mov_imm:
	regs[5] = 0xfcb49cc8, opcode= 0x05
0x153f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1543: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1548: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x154b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x154e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1551: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1554: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1558: jmp_imm:
	pc += 0x1, opcode= 0x09
0x155d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1560: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1563: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1566: mov_imm:
	regs[5] = 0xa2589d04, opcode= 0x05
0x156c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1575: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1578: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1584: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x158a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x158d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1590: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1594: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1599: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x159c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x159f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15a2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x15a5: mov_imm:
	regs[5] = 0x39d722a8, opcode= 0x05
0x15ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15b4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x15b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15bb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15c3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x15c6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x15c9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x15cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x15d2: mov_imm:
	regs[5] = 0xc0792762, opcode= 0x05
0x15d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15e1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x15e4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x15ea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x15f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15f4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x15f9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x15ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1603: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1608: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x160b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x160f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1614: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1618: jmp_imm:
	pc += 0x1, opcode= 0x09
0x161d: mov_imm:
	regs[5] = 0xbefd72d8, opcode= 0x05
0x1623: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1626: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1629: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x162c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1630: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1635: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1638: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x163b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x163f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1644: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1647: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x164a: mov_imm:
	regs[5] = 0x86d98a4, opcode= 0x05
0x1650: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1654: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1659: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x165c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1662: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1668: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x166c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1671: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1675: jmp_imm:
	pc += 0x1, opcode= 0x09
0x167a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1690: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1695: mov_imm:
	regs[5] = 0xad1f0bda, opcode= 0x05
0x169b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x169e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x16a1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16a5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16aa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x16b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16bc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16bf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x16c2: mov_imm:
	regs[5] = 0xe5732ab7, opcode= 0x05
0x16c9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x16d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x16d4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x16da: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x16e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x16f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x16f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x16f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x16fe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1707: mov_imm:
	regs[5] = 0x6ad867f7, opcode= 0x05
0x170d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1716: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x171a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x171f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1728: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x172b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x172e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1731: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1734: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x09
0x173d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1740: mov_imm:
	regs[5] = 0x5d02a810, opcode= 0x05
0x1746: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1749: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x174c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1752: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1758: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x175b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x175e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1762: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1767: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x176a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x176d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1770: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1779: mov_imm:
	regs[5] = 0xee2bc335, opcode= 0x05
0x177f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1782: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1785: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1788: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x178c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1791: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1794: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1797: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x179a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x179d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x17a1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17a6: mov_imm:
	regs[5] = 0xbd7c3773, opcode= 0x05
0x17ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17af: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x17b2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x17b8: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x17be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x17ce: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x17dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x17df: mov_imm:
	regs[5] = 0xc6362adf, opcode= 0x05
0x17e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x17e8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x17eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17ee: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x17f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x17f8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x17fd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1801: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1806: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1809: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x180c: mov_imm:
	regs[5] = 0x30308f8e, opcode= 0x05
0x1812: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1816: jmp_imm:
	pc += 0x1, opcode= 0x09
0x181b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x181f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1824: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x182b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1830: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1836: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x183a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x183f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1843: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1848: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x184b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x184e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1851: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1855: jmp_imm:
	pc += 0x1, opcode= 0x09
0x185a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x185e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1863: mov_imm:
	regs[5] = 0x7c45ae3c, opcode= 0x05
0x1869: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x186d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1872: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1876: jmp_imm:
	pc += 0x1, opcode= 0x09
0x187b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x187e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1881: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1884: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1887: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x188a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x188d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1891: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1896: mov_imm:
	regs[5] = 0xa62a37e4, opcode= 0x05
0x189c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x189f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x18a2: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18ae: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x18b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x18b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x18c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x18c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x18cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x18df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18e4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x18e7: mov_imm:
	regs[5] = 0xe28194d6, opcode= 0x05
0x18ed: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x18f1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x18f6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x18f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18fc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1903: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1908: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x190b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x190f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1914: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1917: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x191a: mov_imm:
	regs[5] = 0x6cd5781, opcode= 0x05
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1927: jmp_imm:
	pc += 0x1, opcode= 0x09
0x192c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1932: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1939: jmp_imm:
	pc += 0x1, opcode= 0x09
0x193e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1941: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1944: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1947: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1950: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1953: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1956: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1959: mov_imm:
	regs[5] = 0x8c41a312, opcode= 0x05
0x1960: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1965: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1968: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1977: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x197a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x197e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1986: mov_imm:
	regs[5] = 0x7a23802c, opcode= 0x05
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x198f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x19a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x19b9: mov_imm:
	regs[5] = 0xd0d7f688, opcode= 0x05
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19c8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x19cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x19d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x19e4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19e9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x19ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x19f2: mov_imm:
	regs[5] = 0x279ab971, opcode= 0x05
0x19f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x19fb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x19fe: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1a05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a0a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1a10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a13: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a22: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a25: mov_imm:
	regs[5] = 0x8ec46ae4, opcode= 0x05
0x1a2b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a2e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1a31: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a34: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a3b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a43: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a49: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1a4c: mov_imm:
	regs[5] = 0xf2506ef5, opcode= 0x05
0x1a53: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1a5b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1a5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a64: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1a7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1a82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a8e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1a91: mov_imm:
	regs[5] = 0xfa806e5f, opcode= 0x05
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1a9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1aa0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1aa3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aa6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1aaa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1aaf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1ab2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ab5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ab8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1abc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ac1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ac4: mov_imm:
	regs[5] = 0x991c4920, opcode= 0x05
0x1aca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ad3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ad7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1adc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1ae2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ae8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1aeb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1aee: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1af1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1af5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1afa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b01: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b06: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b09: mov_imm:
	regs[5] = 0x3f0b3149, opcode= 0x05
0x1b0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b13: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b18: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b27: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b2b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1b36: mov_imm:
	regs[5] = 0x176a5c18, opcode= 0x05
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b3f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1b42: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1b49: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b5d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b66: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b69: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b6c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b75: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1b78: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1b7c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b81: mov_imm:
	regs[5] = 0xd102ba22, opcode= 0x05
0x1b87: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1b8a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1b8d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1b9a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1b9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ba6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1bae: mov_imm:
	regs[5] = 0x707fc30f, opcode= 0x05
0x1bb4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bb7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1bbb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bc0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1bc6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1bcc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1bcf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1bde: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1be7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1bea: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1bed: mov_imm:
	regs[5] = 0x6de81f16, opcode= 0x05
0x1bf4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1bf9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1bfc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1bff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c02: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c14: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c17: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c1a: mov_imm:
	regs[5] = 0x9c869904, opcode= 0x05
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c26: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c29: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c32: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1c38: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1c3e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c41: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c4e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c5c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1c5f: mov_imm:
	regs[5] = 0xd6986c87, opcode= 0x05
0x1c65: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c6e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1c71: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c7a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1c81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1c89: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1c90: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c95: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1c99: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1c9e: mov_imm:
	regs[5] = 0x10f2a8ef, opcode= 0x05
0x1ca4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ca7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cb0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1cb7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cbc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cc8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ccb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1cd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1cd5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cda: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cde: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ce3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1ce6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ce9: mov_imm:
	regs[5] = 0x16bb12dc, opcode= 0x05
0x1cef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1cf3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1cf8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1cfb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1cfe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d01: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d04: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d07: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d0d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d16: mov_imm:
	regs[5] = 0xabb58bfd, opcode= 0x05
0x1d1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d1f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d23: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d28: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1d2e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d34: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d37: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d3d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d40: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d46: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1d49: mov_imm:
	regs[5] = 0x75eea470, opcode= 0x05
0x1d4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d52: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1d55: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d58: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d5b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d64: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1d67: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1d73: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1d76: mov_imm:
	regs[5] = 0xe4053952, opcode= 0x05
0x1d7c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1d7f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1d83: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1d88: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1d8e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1d94: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d97: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d9a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1d9d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1da0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1da3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1da6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1da9: mov_imm:
	regs[5] = 0xe907c158, opcode= 0x05
0x1daf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1db2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1db6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dbb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1dbe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1dc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1dc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1dc8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dcd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dd1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dd6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1dda: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ddf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1de3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1de8: mov_imm:
	regs[5] = 0x7f768e81, opcode= 0x05
0x1def: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1df8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1dfd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e06: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e0c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e0f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e18: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e1e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e22: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e27: mov_imm:
	regs[5] = 0xee3c2737, opcode= 0x05
0x1e2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e30: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1e33: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e37: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e45: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1e54: mov_imm:
	regs[5] = 0xf4a4e236, opcode= 0x05
0x1e5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1e5d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1e60: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1e66: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1e6c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e70: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1e7c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e88: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e8d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1e91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1e96: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1e99: mov_imm:
	regs[5] = 0x47079194, opcode= 0x05
0x1ea0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ea5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ea8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1eac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1eb5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1eba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ebd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1ec0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1ec3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ec6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1eca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ecf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1ed3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ed8: mov_imm:
	regs[5] = 0x7d4190f2, opcode= 0x05
0x1ede: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1ee1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1ee4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ef3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ef6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1ef9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1efc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1eff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f05: mov_imm:
	regs[5] = 0x38a523a1, opcode= 0x05
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f14: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f17: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f1a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f1d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f20: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f24: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f29: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f2c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f2f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1f33: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f38: mov_imm:
	regs[5] = 0x5e9ff9a5, opcode= 0x05
0x1f3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f42: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f47: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1f4a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1f51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f56: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1f5c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f5f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1f71: mov_imm:
	regs[5] = 0xfb409c07, opcode= 0x05
0x1f77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f80: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f83: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1f86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f8f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f93: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1f98: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1f9c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x1fa5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1faa: mov_imm:
	regs[5] = 0x36bd3c63, opcode= 0x05
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fbf: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x1fc3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fc8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x1fce: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x1fd4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fd8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1fdd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fe0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x1fe3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x1fe6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fe9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x1fec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x1ff0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x1ff5: mov_imm:
	regs[5] = 0x4d843c73, opcode= 0x05
0x1ffb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x1fff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2004: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2007: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x200a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x200d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2010: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2014: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2019: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x201c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x201f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2022: mov_imm:
	regs[5] = 0xf7c547d, opcode= 0x05
0x2028: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x202f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2034: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x203a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2040: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2043: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2046: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2049: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x204d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2055: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2058: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x205b: mov_imm:
	regs[5] = 0x2ee454c2, opcode= 0x05
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2067: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x206b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2070: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2073: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2076: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2079: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x207c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x207f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2082: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2085: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x09
0x208e: mov_imm:
	regs[5] = 0x5a10663f, opcode= 0x05
0x2094: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2097: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x209a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x20a0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x20a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x20a9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x20b6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20c4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x20c7: mov_imm:
	regs[5] = 0xc4e309a, opcode= 0x05
0x20cd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x20d0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x20d4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20d9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20dc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x20e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x20ec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x20f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x20f7: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x20fa: mov_imm:
	regs[5] = 0xc3b64e2b, opcode= 0x05
0x2101: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2106: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2109: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x210c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2112: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2118: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x211b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x211f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2124: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2127: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x212a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x212d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2131: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2136: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2139: mov_imm:
	regs[5] = 0x37a96948, opcode= 0x05
0x213f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2143: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2148: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2154: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2157: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x215a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x215d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2169: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x216c: mov_imm:
	regs[5] = 0x5ead473e, opcode= 0x05
0x2172: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2175: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2178: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x217e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2184: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2187: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x218a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x218d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2196: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2199: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x219c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21a5: mov_imm:
	regs[5] = 0x8d7531a, opcode= 0x05
0x21ab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21b4: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x21b7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21ba: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x21c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21c3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x21c9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x21cc: mov_imm:
	regs[5] = 0xe101cb8, opcode= 0x05
0x21d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x21d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21db: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x21de: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x21e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x21ea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x21f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x21f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2202: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2205: mov_imm:
	regs[5] = 0xfbc3b7af, opcode= 0x05
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2215: jmp_imm:
	pc += 0x1, opcode= 0x09
0x221a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x221d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2223: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2226: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2229: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x222d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2232: mov_imm:
	regs[5] = 0x866d8219, opcode= 0x05
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x223b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x223e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2244: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x224b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2253: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2257: jmp_imm:
	pc += 0x1, opcode= 0x09
0x225c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x225f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2262: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2266: jmp_imm:
	pc += 0x1, opcode= 0x09
0x226b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x226e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2277: mov_imm:
	regs[5] = 0xeabe8be5, opcode= 0x05
0x227d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2280: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2283: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2286: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2289: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x228c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x228f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2292: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2295: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2298: mov_imm:
	regs[5] = 0xa3414fa8, opcode= 0x05
0x229e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22a1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x22a4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22b0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x22b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x22c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22d2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x22da: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x22dd: mov_imm:
	regs[5] = 0x3844696c, opcode= 0x05
0x22e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x22e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x22e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x22f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x22f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x22fb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22fe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2304: mov_imm:
	regs[5] = 0x5f918391, opcode= 0x05
0x230b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2310: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2323: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2328: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x232b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x232f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2334: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2337: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x233a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x233e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2343: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2347: jmp_imm:
	pc += 0x1, opcode= 0x09
0x234c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x234f: mov_imm:
	regs[5] = 0x565f792a, opcode= 0x05
0x2355: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2358: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x235b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x235e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2361: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2364: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2367: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x236a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x236d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2371: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2376: mov_imm:
	regs[5] = 0x30fe6d82, opcode= 0x05
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2382: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2385: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2388: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x238f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2394: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x239a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x239d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x23a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23ac: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x23af: mov_imm:
	regs[5] = 0xe692e0d0, opcode= 0x05
0x23b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x23c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x23c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x23cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x23d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x23d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x23d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x23dc: mov_imm:
	regs[5] = 0x5dfc8e28, opcode= 0x05
0x23e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x23e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x23eb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x23ee: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x23f4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x23fa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23fd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2401: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2406: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x240a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x240f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2412: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2415: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2418: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x241b: mov_imm:
	regs[5] = 0x83559b99, opcode= 0x05
0x2421: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2424: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2428: jmp_imm:
	pc += 0x1, opcode= 0x09
0x242d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2430: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2433: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2436: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2439: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x243c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x243f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2448: mov_imm:
	regs[5] = 0x810db0ef, opcode= 0x05
0x244e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2451: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2454: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x245a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2460: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x246f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2473: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x247b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x247e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2481: mov_imm:
	regs[5] = 0xfedcc971, opcode= 0x05
0x2487: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x248a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x248d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2490: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2493: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2496: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2499: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x249d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24a2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24a5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x24a9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ae: mov_imm:
	regs[5] = 0x13cbf49c, opcode= 0x05
0x24b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x24b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24bd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x24c0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x24c7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24cc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x24d3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24db: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x24e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x24e5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ea: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24ed: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x24f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x24f3: mov_imm:
	regs[5] = 0x6d0ac652, opcode= 0x05
0x24fa: jmp_imm:
	pc += 0x1, opcode= 0x09
0x24ff: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2503: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2508: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x250b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x250f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2514: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2517: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x251a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x251e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2523: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2526: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x252a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x252f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2532: mov_imm:
	regs[5] = 0xd1ca6106, opcode= 0x05
0x2538: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x253b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x253e: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2544: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x254b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2550: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2553: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2556: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2559: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x255c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x255f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2562: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x09
0x256b: mov_imm:
	regs[5] = 0x6b8e1e6d, opcode= 0x05
0x2571: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2574: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2577: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x257a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x257d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2580: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2589: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x258c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x258f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2592: mov_imm:
	regs[5] = 0x68ec5a8d, opcode= 0x05
0x2598: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x259b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x259f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25a4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25b0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x25b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25b9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25c2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x25c5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x25c8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25cb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x25cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25d4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x25d7: mov_imm:
	regs[5] = 0x3f4d09e4, opcode= 0x05
0x25dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25e6: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x25ea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25ef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x25f9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x25fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2601: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2604: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2607: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x260a: mov_imm:
	regs[5] = 0xf056f8a5, opcode= 0x05
0x2610: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2613: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2616: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x261d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2622: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2628: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x262b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x262e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2631: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2634: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2637: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x263a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x263d: mov_imm:
	regs[5] = 0x201cbb03, opcode= 0x05
0x2643: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2647: jmp_imm:
	pc += 0x1, opcode= 0x09
0x264c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x264f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2653: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2658: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2661: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x09
0x266a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x266d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2670: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2673: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2676: mov_imm:
	regs[5] = 0xd288eb37, opcode= 0x05
0x267c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2680: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2685: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2688: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x268e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2694: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2698: jmp_imm:
	pc += 0x1, opcode= 0x09
0x269d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x26a4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26ac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26b0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26b5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26be: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x26c1: mov_imm:
	regs[5] = 0xb8e34a5e, opcode= 0x05
0x26c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26ca: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x26cd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26d0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x26d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x26d9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x26df: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x26e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26e8: mov_imm:
	regs[5] = 0xa3db86d9, opcode= 0x05
0x26ee: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x26f2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x26f7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x26fb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2700: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2706: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x270d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2712: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2716: jmp_imm:
	pc += 0x1, opcode= 0x09
0x271b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x271e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2721: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2724: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2727: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x272a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x272d: mov_imm:
	regs[5] = 0xaac0d619, opcode= 0x05
0x2734: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2739: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x273c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2740: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2745: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2748: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x274b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x274e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2751: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2754: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2757: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x275a: mov_imm:
	regs[5] = 0x435fb2fa, opcode= 0x05
0x2760: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2763: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2766: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x276c: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2772: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2775: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x09
0x277e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2782: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2787: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x278a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x278e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2793: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2796: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2799: mov_imm:
	regs[5] = 0xf63181f9, opcode= 0x05
0x279f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27a8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x27ac: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27b1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27b4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x27ba: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27bd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27c1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27cf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x27d2: mov_imm:
	regs[5] = 0xc0d72bd5, opcode= 0x05
0x27d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x27db: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x27de: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x27e4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x27f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x27f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2802: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2806: jmp_imm:
	pc += 0x1, opcode= 0x09
0x280b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x280e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2811: mov_imm:
	regs[5] = 0x3e127e54, opcode= 0x05
0x2817: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x281a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x281e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2823: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2826: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x282a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2833: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2838: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x283b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2847: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x284a: mov_imm:
	regs[5] = 0x6040839d, opcode= 0x05
0x2850: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2854: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2859: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x285d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2862: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2868: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x286e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2871: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2874: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2877: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x287b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2880: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2883: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2886: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2889: mov_imm:
	regs[5] = 0xaf7dd9bb, opcode= 0x05
0x288f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2893: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x289e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x28aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x28bc: mov_imm:
	regs[5] = 0xe6ef0f6c, opcode= 0x05
0x28c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28c5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x28c8: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x28cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28d4: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x28da: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28dd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x28e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x28e6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x28ec: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x28f5: mov_imm:
	regs[5] = 0xa9564a36, opcode= 0x05
0x28fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x28fe: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2901: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2904: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2907: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x290a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x290d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2910: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2913: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2916: mov_imm:
	regs[5] = 0x4eeebd75, opcode= 0x05
0x291c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2925: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2928: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x292e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2934: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2937: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x293a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x293e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2943: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2946: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2949: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x294c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2955: mov_imm:
	regs[5] = 0x61256428, opcode= 0x05
0x295c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2967: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x296a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x296e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2973: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2976: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2979: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x297c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x297f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2982: mov_imm:
	regs[5] = 0x7972768a, opcode= 0x05
0x2988: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x298b: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2994: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x299a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x29a0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29a3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29a6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x29a9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29ac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29b2: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x29b5: mov_imm:
	regs[5] = 0xb5d94624, opcode= 0x05
0x29bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29be: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x29c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x29ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x29cd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x29d9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x29dc: mov_imm:
	regs[5] = 0x1d96b996, opcode= 0x05
0x29e2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x29e5: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x29e9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29ee: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x29f5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x29fa: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a00: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a03: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a07: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a0c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a0f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a12: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a1f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a24: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a27: mov_imm:
	regs[5] = 0x2727aa07, opcode= 0x05
0x2a2d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a36: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2a39: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a3c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a43: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a4b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a51: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2a54: mov_imm:
	regs[5] = 0x90fd0a1d, opcode= 0x05
0x2a5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2a5d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2a60: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2a66: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2a6c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a6f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2a7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2a7f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a84: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2a8b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a90: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2a94: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2a99: mov_imm:
	regs[5] = 0x1c51905d, opcode= 0x05
0x2aa0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aa5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2aa8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2aab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2aae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ab1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2ab4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ab8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2abd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ac0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ac9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2acc: mov_imm:
	regs[5] = 0x4c736acf, opcode= 0x05
0x2ad2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ad6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2adb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ade: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2ae5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2aea: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2af0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2af4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2af9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2afc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2aff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b02: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b09: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b17: mov_imm:
	regs[5] = 0xe8addaaa, opcode= 0x05
0x2b1e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b23: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b26: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2b2a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b2f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b32: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b35: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2b38: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b3b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b3e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b41: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2b44: mov_imm:
	regs[5] = 0xc0d40fd4, opcode= 0x05
0x2b4a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b4d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2b51: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b56: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b62: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2b68: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b6b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b6f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2b77: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2b7a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b7e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b83: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2b87: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b8c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2b8f: mov_imm:
	regs[5] = 0xce5f3b5e, opcode= 0x05
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2b9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2b9e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ba2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ba7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2baa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2bb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bb3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bbf: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2bc2: mov_imm:
	regs[5] = 0xbbca8007, opcode= 0x05
0x2bc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2bcc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bd1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2bd4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2bda: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2be6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2bef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bf2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2bf5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2bf8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2bfe: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c01: mov_imm:
	regs[5] = 0x4a06be59, opcode= 0x05
0x2c08: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c10: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c13: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c1c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2c22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c25: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c29: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c32: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c37: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c3a: mov_imm:
	regs[5] = 0x77bff857, opcode= 0x05
0x2c40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c43: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2c47: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c4c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2c52: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2c58: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2c61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c64: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c67: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c6a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2c6d: mov_imm:
	regs[5] = 0xde87e8ee, opcode= 0x05
0x2c73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2c76: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2c79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c7f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2c82: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2c86: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c8b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c8e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2c92: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2c97: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2c9a: mov_imm:
	regs[5] = 0x20f8af37, opcode= 0x05
0x2ca1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ca6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ca9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2cac: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2cb2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2cb8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cbb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2cc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2cc5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ccd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2cd0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2cd4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cd9: mov_imm:
	regs[5] = 0x31dba564, opcode= 0x05
0x2cdf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ce3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ce8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2cec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2cf1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cf4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2cf7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2cfa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2cfd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d00: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d03: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d06: mov_imm:
	regs[5] = 0x5b8f1e9, opcode= 0x05
0x2d0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d10: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d15: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d18: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2d1e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2d24: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d28: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d2d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d30: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2d33: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d36: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d39: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d3d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d42: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2d45: mov_imm:
	regs[5] = 0xa15f2dc2, opcode= 0x05
0x2d4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d4e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2d51: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d54: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d58: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2d60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2d63: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d67: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d6c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2d6f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2d73: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d78: mov_imm:
	regs[5] = 0xdc411d6f, opcode= 0x05
0x2d7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2d82: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d87: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2d8a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2d91: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2d96: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2d9c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2da0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2dab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2db1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2db4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2db7: mov_imm:
	regs[5] = 0x448423ab, opcode= 0x05
0x2dbd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2dc0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2dc3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2dc6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2dc9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2dcc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2dcf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2dd2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2dd5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2dde: mov_imm:
	regs[5] = 0xfcda9432, opcode= 0x05
0x2de4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2de7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2dea: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2df0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2df6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2df9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dfd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e14: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e18: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e1d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e23: mov_imm:
	regs[5] = 0x985e4299, opcode= 0x05
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e35: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e41: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e44: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e48: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2e50: mov_imm:
	regs[5] = 0x6971998, opcode= 0x05
0x2e56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e59: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2e5d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e62: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2e69: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e6e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2e74: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e77: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e7a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2e7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e86: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2e8d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2e92: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2e95: mov_imm:
	regs[5] = 0xc533ca5f, opcode= 0x05
0x2e9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2e9e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2ea1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ea5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eaa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ead: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2eb0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2eb3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2eb7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ebc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ec0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ec5: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2ec8: mov_imm:
	regs[5] = 0x713cf91d, opcode= 0x05
0x2ece: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2ed1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2ed5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eda: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2ee0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2ee7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2eec: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2eef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ef2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2ef5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2efe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f0a: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f0d: mov_imm:
	regs[5] = 0xd450f776, opcode= 0x05
0x2f13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f16: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f19: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f1c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f20: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f25: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2f28: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f2b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f32: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f37: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2f3a: mov_imm:
	regs[5] = 0x4fc5dc04, opcode= 0x05
0x2f40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f43: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2f46: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2f4d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f52: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f5e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f61: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f64: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2f67: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2f6b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f70: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f73: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f7c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2f80: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f85: mov_imm:
	regs[5] = 0x79cd587e, opcode= 0x05
0x2f8b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2f8f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2f94: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x2f97: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f9b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fa0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fa3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2fa7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2faf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fb3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fb8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2fbb: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2fc4: mov_imm:
	regs[5] = 0x419f7557, opcode= 0x05
0x2fca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x2fcd: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x2fd0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x2fd6: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x2fdc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2fdf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2fe2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x2fe5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x2fe8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fec: jmp_imm:
	pc += 0x1, opcode= 0x09
0x2ff1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x2ff4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x2ff7: mov_imm:
	regs[5] = 0xb5aa92cc, opcode= 0x05
0x2ffd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3000: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3004: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3009: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x300c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x300f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3012: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3015: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3018: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x301b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x301e: mov_imm:
	regs[5] = 0x29ae9d83, opcode= 0x05
0x3024: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3027: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x302a: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3030: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3036: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3039: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x303f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3042: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3045: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3048: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3051: mov_imm:
	regs[5] = 0x7c04060d, opcode= 0x05
0x3057: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x305a: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x305e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3078: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x307b: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3084: mov_imm:
	regs[5] = 0xa09fe757, opcode= 0x05
0x308a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x308d: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3091: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3096: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x309d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30a2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x30a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x30b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30b5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30ba: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x30c3: mov_imm:
	regs[5] = 0x796fa2fd, opcode= 0x05
0x30ca: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x30d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30d8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30dc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x30e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x30e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x30ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x30f0: mov_imm:
	regs[5] = 0x5ea05438, opcode= 0x05
0x30f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x30f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3102: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3108: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x310e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3111: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3114: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3117: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x311a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x311d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3120: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3123: mov_imm:
	regs[5] = 0x2d758522, opcode= 0x05
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x312f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3132: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3135: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3138: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x313c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3141: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3144: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3148: jmp_imm:
	pc += 0x1, opcode= 0x09
0x314d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3150: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3153: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3156: mov_imm:
	regs[5] = 0x1f0358e0, opcode= 0x05
0x315c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x315f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3162: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3168: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x316e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3171: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3175: jmp_imm:
	pc += 0x1, opcode= 0x09
0x317a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x317d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3180: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3183: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3186: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3189: mov_imm:
	regs[5] = 0x41d4733f, opcode= 0x05
0x318f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3192: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3196: jmp_imm:
	pc += 0x1, opcode= 0x09
0x319b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x319e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x31aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31ae: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31b3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x31b9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31c2: mov_imm:
	regs[5] = 0x4bba8b19, opcode= 0x05
0x31c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x31cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31d1: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x31d5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31da: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x31e0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x31e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x31e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x31ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x31f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x31f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x31f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31fc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3201: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3204: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3207: mov_imm:
	regs[5] = 0xb9bf93ac, opcode= 0x05
0x320d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3211: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3216: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3219: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x321d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3222: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3225: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x09
0x322e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3231: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x09
0x323d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3240: mov_imm:
	regs[5] = 0x8bdb59d9, opcode= 0x05
0x3247: jmp_imm:
	pc += 0x1, opcode= 0x09
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3259: jmp_imm:
	pc += 0x1, opcode= 0x09
0x325e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x09
0x326a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x326d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3270: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3273: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3276: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3279: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x327c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x327f: mov_imm:
	regs[5] = 0xd982d96d, opcode= 0x05
0x3286: jmp_imm:
	pc += 0x1, opcode= 0x09
0x328b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x328e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3291: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3294: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3298: jmp_imm:
	pc += 0x1, opcode= 0x09
0x329d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x32a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32a3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32a9: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x32ac: mov_imm:
	regs[5] = 0xf3ed6c7d, opcode= 0x05
0x32b3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x32bb: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32c4: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x32cb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32d0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x32d6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32da: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32df: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32e3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x32e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x32eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x32ee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x32f4: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x32f7: mov_imm:
	regs[5] = 0x9e2fa229, opcode= 0x05
0x32fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3301: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3306: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3309: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x330c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x330f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3312: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3315: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3319: jmp_imm:
	pc += 0x1, opcode= 0x09
0x331e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3327: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x332a: mov_imm:
	regs[5] = 0x992d4cf, opcode= 0x05
0x3331: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3336: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x333a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x333f: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3342: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3348: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x334f: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3354: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x09
0x335d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3360: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3363: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3366: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3369: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x336d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3372: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3376: jmp_imm:
	pc += 0x1, opcode= 0x09
0x337b: mov_imm:
	regs[5] = 0x7914f1e6, opcode= 0x05
0x3381: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3387: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3390: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3399: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x339c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x339f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33a3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33a8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33ab: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x33ae: mov_imm:
	regs[5] = 0xe2eeaa14, opcode= 0x05
0x33b4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33b7: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x33ba: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x33c0: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x33c6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33c9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33cd: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33d2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x33d6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x33df: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x33eb: jmp_imm:
	pc += 0x1, opcode= 0x09
0x33f0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x33f3: mov_imm:
	regs[5] = 0xaa822385, opcode= 0x05
0x33f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x33fc: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x33ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3402: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3405: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3409: jmp_imm:
	pc += 0x1, opcode= 0x09
0x340e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3411: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3414: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3418: jmp_imm:
	pc += 0x1, opcode= 0x09
0x341d: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3420: mov_imm:
	regs[5] = 0xfe3d6cb6, opcode= 0x05
0x3426: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3429: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x342c: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3432: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x09
0x343e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3441: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x344b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3450: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3453: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x09
0x345c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3460: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3465: mov_imm:
	regs[5] = 0xa59ce149, opcode= 0x05
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3471: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3474: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3477: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x347a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x347d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3481: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3486: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x348f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3498: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x349c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34a1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x34a4: mov_imm:
	regs[5] = 0x4cd93c71, opcode= 0x05
0x34aa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34ad: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x34b0: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x34b7: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34bc: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x34c2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34cf: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34d4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x34d7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x34db: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34e0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34e3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x34e6: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x34e9: mov_imm:
	regs[5] = 0x113645a3, opcode= 0x05
0x34ef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x09
0x34f8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x34fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3501: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3504: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3507: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x350a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x350e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3513: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3516: mov_imm:
	regs[5] = 0x55c4677a, opcode= 0x05
0x351c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3520: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3525: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3528: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x352e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x09
0x353a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3543: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3546: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3549: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x354d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3552: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3555: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x09
0x355e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3561: mov_imm:
	regs[5] = 0x88a47623, opcode= 0x05
0x3568: jmp_imm:
	pc += 0x1, opcode= 0x09
0x356d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3570: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3573: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x09
0x357c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3585: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3589: jmp_imm:
	pc += 0x1, opcode= 0x09
0x358e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3591: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3594: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3597: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x359a: mov_imm:
	regs[5] = 0x195252f, opcode= 0x05
0x35a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35a3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x35a6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x35ad: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35b2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x35b9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x35c1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x35c5: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x35cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35d1: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x35dc: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x35df: mov_imm:
	regs[5] = 0x6c99e882, opcode= 0x05
0x35e5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x35e8: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x35eb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x09
0x35f4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35f7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x35fa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x35fe: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3603: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3606: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3609: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x360c: mov_imm:
	regs[5] = 0x1b5d0791, opcode= 0x05
0x3612: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3615: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3618: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x361e: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3624: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3627: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x362a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x362d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3630: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3639: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x363c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3640: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3645: mov_imm:
	regs[5] = 0x191644f7, opcode= 0x05
0x364c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3651: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3654: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3657: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x365b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3660: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3664: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3669: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x366c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x366f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3672: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3675: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3678: mov_imm:
	regs[5] = 0xfad03373, opcode= 0x05
0x367e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3681: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3684: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x368a: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3691: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3696: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3699: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x36a6: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36b8: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36c0: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x36c4: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36c9: mov_imm:
	regs[5] = 0x9dec2162, opcode= 0x05
0x36cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36d2: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x36d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x36d9: jmp_imm:
	pc += 0x1, opcode= 0x09
0x36de: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36e1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x36e4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x36e7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x36ed: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x36f0: mov_imm:
	regs[5] = 0xbe1d2a60, opcode= 0x05
0x36f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x36f9: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x36fc: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x3702: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3708: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x370b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x370e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3712: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3717: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x371a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x371d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3720: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3724: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3729: mov_imm:
	regs[5] = 0xa9568f3, opcode= 0x05
0x372f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3732: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3735: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3738: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x373c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3741: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3745: jmp_imm:
	pc += 0x1, opcode= 0x09
0x374a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x374e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3753: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x375a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x375f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3762: mov_imm:
	regs[5] = 0xf043626, opcode= 0x05
0x3768: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x376c: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3771: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x3774: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x377b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3780: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x3786: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3789: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x378c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x378f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x3792: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x3799: jmp_imm:
	pc += 0x1, opcode= 0x09
0x379e: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x37a2: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37a7: mov_imm:
	regs[5] = 0x4415802, opcode= 0x05
0x37ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x37b0: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x37b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x37b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x37b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x37bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x37c0: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x37c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x37cc: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37d1: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x37d4: mov_imm:
	regs[5] = 0x7c9d8be5, opcode= 0x05
0x37da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x37de: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37e3: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x37e6: mov_imm:
	regs[20] = 0x4, opcode= 0x05
0x37ed: jmp_imm:
	pc += 0x1, opcode= 0x09
0x37f2: mov_imm:
	regs[21] = 0x5, opcode= 0x05
0x37f8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x37fb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x37ff: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3804: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x3807: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x380b: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3810: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3814: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3819: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x381c: add_regs:
	regs[4] += regs[1], opcode= 0x04
0x3820: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3825: mov_imm:
	regs[5] = 0x7049661f, opcode= 0x05
0x382b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x382e: add_regs:
	regs[0] += regs[4], opcode= 0x04
0x3831: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3834: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3837: shl_regs:
	regs[2] <<= regs[20], opcode= 0x08
0x383a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x02
0x383e: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3843: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3846: xor_regs:
	regs[4] ^= regs[3], opcode= 0x0a
0x384a: jmp_imm:
	pc += 0x1, opcode= 0x09
0x384f: add_regs:
	regs[4] += regs[0], opcode= 0x04
0x3853: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3858: mov_imm:
	regs[5] = 0xe96663c, opcode= 0x05
0x385e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x0a
0x3862: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3867: add_regs:
	regs[1] += regs[4], opcode= 0x04
0x386a: mov_imm:
	regs[30] = 0x39b26b12, opcode= 0x05
0x3871: jmp_imm:
	pc += 0x1, opcode= 0x09
0x3876: mov_imm:
	regs[31] = 0x48d30d48, opcode= 0x05
0x387c: xor_regs:
	regs[0] ^= regs[30], opcode= 0x0a
0x387f: xor_regs:
	regs[1] ^= regs[31], opcode= 0x0a
max register index:31
