#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Nov 28 03:11:38 2021
# Process ID: 16428
# Current directory: C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.runs/synth_1
# Command line: vivado.exe -log top_layer.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_layer.tcl
# Log file: C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.runs/synth_1/top_layer.vds
# Journal file: C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_layer.tcl -notrace
Command: synth_design -top top_layer -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19080
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1251.730 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_layer' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/top_layer.vhd:41]
INFO: [Synth 8-3491] module 'multiplier_68' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:34' bound to instance 'U0' of component 'multiplier_68' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/top_layer.vhd:70]
INFO: [Synth 8-638] synthesizing module 'multiplier_68' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:42]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:85]
INFO: [Synth 8-638] synthesizing module 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'multiplic_1' (1#1) [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:41]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:95]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:90]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:104]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:90]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:104]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:90]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:104]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:90]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:108]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:104]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:90]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:99]
INFO: [Synth 8-3491] module 'multiplic_1' declared at 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_1.vhd:34' bound to instance 'u1' of component 'multiplic_1' [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'multiplier_68' (2#1) [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/multiplier_68.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'top_layer' (3#1) [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/sources_1/new/top_layer.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1251.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.730 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1251.730 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1251.730 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc:67]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc:72]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc:77]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc:80]
Finished Parsing XDC File [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.srcs/constrs_1/new/port_map.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_layer_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_layer_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.996 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1258.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 96    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     5|
|3     |LUT6 |    12|
|4     |IBUF |     8|
|5     |OBUF |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1258.996 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1258.996 ; gain = 7.266
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1258.996 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1263.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7085c9f
INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 1263.211 ; gain = 11.480
INFO: [Common 17-1381] The checkpoint 'C:/Users/Mandefro/VHDL-Multiplier/multiplic_nm.runs/synth_1/top_layer.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_layer_utilization_synth.rpt -pb top_layer_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 28 03:12:10 2021...
