{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1481230983416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1481230983416 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 15:03:03 2016 " "Processing started: Thu Dec 08 15:03:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1481230983416 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1481230983416 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nes -c nes " "Command: quartus_map --read_settings_files=on --write_settings_files=off nes -c nes" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1481230983416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1481230983963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_counter_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file x_counter_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 x_counter_file " "Found entity 1: x_counter_file" {  } { { "x_counter_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/x_counter_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_Out data_out v_reg.sv(3) " "Verilog HDL Declaration information at v_reg.sv(3): object \"Data_Out\" differs only in case from object \"data_out\" in the same scope" {  } { { "v_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/v_reg.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file v_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 v_reg " "Found entity 1: v_reg" {  } { { "v_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/v_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/VRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vincmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vincmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VINCMux " "Found entity 1: VINCMux" {  } { { "VINCMux.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/VINCMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_Out data_out t_reg.sv(4) " "Verilog HDL Declaration information at t_reg.sv(4): object \"Data_Out\" differs only in case from object \"data_out\" in the same scope" {  } { { "t_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/t_reg.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file t_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 t_reg " "Found entity 1: t_reg" {  } { { "t_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/t_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BGselect bgselect tile_prioritizer.sv(8) " "Verilog HDL Declaration information at tile_prioritizer.sv(8): object \"BGselect\" differs only in case from object \"bgselect\" in the same scope" {  } { { "tile_prioritizer.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile_prioritizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile_prioritizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_prioritizer " "Found entity 1: tile_prioritizer" {  } { { "tile_prioritizer.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systempalette.sv 1 1 " "Found 1 design units, including 1 entities, in source file systempalette.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SystemPalette " "Found entity 1: SystemPalette" {  } { { "SystemPalette.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/SystemPalette.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file sp_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sp_reg " "Found entity 1: sp_reg" {  } { { "sp_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/sp_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soamptr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soamptr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SOAMPTR " "Found entity 1: SOAMPTR" {  } { { "SOAMPTR.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/SOAMPTR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg8 " "Found entity 1: shift_reg8" {  } { { "shift_reg8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/shift_reg8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftin_reg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftin_reg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftin_reg8 " "Found entity 1: shiftin_reg8" {  } { { "shiftin_reg8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/shiftin_reg8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondaryoam.sv 1 1 " "Found 1 design units, including 1 entities, in source file secondaryoam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SecondaryOAM " "Found entity 1: SecondaryOAM" {  } { { "SecondaryOAM.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/SecondaryOAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanline_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file scanline_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 scanline_reg " "Found entity 1: scanline_reg" {  } { { "scanline_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/scanline_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(114) " "Verilog HDL information at register_file.sv(114): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(153) " "Verilog HDL information at register_file.sv(153): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WT_clear wt_clear register_file.sv(6) " "Verilog HDL Declaration information at register_file.sv(6): object \"WT_clear\" differs only in case from object \"wt_clear\" in the same scope" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VINC vinc register_file.sv(6) " "Verilog HDL Declaration information at register_file.sv(6): object \"VINC\" differs only in case from object \"vinc\" in the same scope" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OAMAddr OAMADDR register_file.sv(5) " "Verilog HDL Declaration information at register_file.sv(5): object \"OAMAddr\" differs only in case from object \"OAMADDR\" in the same scope" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IO_register_file " "Found entity 1: IO_register_file" {  } { { "register_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg9.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg9 " "Found entity 1: reg9" {  } { { "reg9.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg5.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "reg5.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4016.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg4016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg4016 " "Found entity 1: reg4016" {  } { { "reg4016.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg4016.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2003.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg2003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2003 " "Found entity 1: reg2003" {  } { { "reg2003.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg2003.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2002.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg2002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2002 " "Found entity 1: reg2002" {  } { { "reg2002.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg2002.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg2 " "Found entity 1: reg2" {  } { { "reg2.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "reg1.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/reg1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file p_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 p_reg " "Found entity 1: p_reg" {  } { { "p_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/p_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file priority_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Mux " "Found entity 1: Priority_Mux" {  } { { "priority_mux.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/priority_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioritymux.sv 1 1 " "Found 1 design units, including 1 entities, in source file prioritymux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prioritymux " "Found entity 1: prioritymux" {  } { { "prioritymux.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/prioritymux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prg_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file prg_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prg_rom " "Found entity 1: prg_rom" {  } { { "prg_rom.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/prg_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "vram_true VRAM_True PPU_addr_decoder.sv(4) " "Verilog HDL Declaration information at PPU_addr_decoder.sv(4): object \"vram_true\" differs only in case from object \"VRAM_True\" in the same scope" {  } { { "PPU_addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU_addr_decoder.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu_addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu_addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU_addr_decoder " "Found entity 1: PPU_addr_decoder" {  } { { "PPU_addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU_addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPURender.sv(87) " "Verilog HDL information at PPURender.sv(87): always construct contains both blocking and non-blocking assignments" {  } { { "PPURender.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "YRegLoad Yregload PPURender.sv(7) " "Verilog HDL Declaration information at PPURender.sv(7): object \"YRegLoad\" differs only in case from object \"Yregload\" in the same scope" {  } { { "PPURender.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppurender.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppurender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPURender " "Found entity 1: PPURender" {  } { { "PPURender.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppuclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppuclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ppuclk " "Found entity 1: ppuclk" {  } { { "ppuclk.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/ppuclk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PPU.sv(169) " "Verilog HDL information at PPU.sv(169): always construct contains both blocking and non-blocking assignments" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 169 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HS hs PPU.sv(5) " "Verilog HDL Declaration information at PPU.sv(5): object \"HS\" differs only in case from object \"hs\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VS vs PPU.sv(5) " "Verilog HDL Declaration information at PPU.sv(5): object \"VS\" differs only in case from object \"vs\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Palette_RAM_data palette_ram_data PPU.sv(4) " "Verilog HDL Declaration information at PPU.sv(4): object \"Palette_RAM_data\" differs only in case from object \"palette_ram_data\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBLANK_set vblank_set PPU.sv(5) " "Verilog HDL Declaration information at PPU.sv(5): object \"VBLANK_set\" differs only in case from object \"vblank_set\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VBLANK_clear vblank_clear PPU.sv(5) " "Verilog HDL Declaration information at PPU.sv(5): object \"VBLANK_clear\" differs only in case from object \"vblank_clear\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we_cpu WE_CPU PPU.sv(10) " "Verilog HDL Declaration information at PPU.sv(10): object \"we_cpu\" differs only in case from object \"WE_CPU\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we_oam WE_OAM PPU.sv(10) " "Verilog HDL Declaration information at PPU.sv(10): object \"we_oam\" differs only in case from object \"WE_OAM\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_blank H_Blank PPU.sv(8) " "Verilog HDL Declaration information at PPU.sv(8): object \"h_blank\" differs only in case from object \"H_Blank\" in the same scope" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ppu.sv 1 1 " "Found 1 design units, including 1 entities, in source file ppu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PPU " "Found entity 1: PPU" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "PC_REG.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PC_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcoffset8.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcoffset8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCoffset8 " "Found entity 1: PCoffset8" {  } { { "PCoffset8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PCoffset8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Latches latches PaletteSelect.sv(3) " "Verilog HDL Declaration information at PaletteSelect.sv(3): object \"Latches\" differs only in case from object \"latches\" in the same scope" {  } { { "PaletteSelect.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PaletteSelect.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paletteselect.sv 1 1 " "Found 1 design units, including 1 entities, in source file paletteselect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PaletteSelect " "Found entity 1: PaletteSelect" {  } { { "PaletteSelect.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PaletteSelect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paletteram.sv 1 1 " "Found 1 design units, including 1 entities, in source file paletteram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PaletteRAM " "Found entity 1: PaletteRAM" {  } { { "PaletteRAM.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PaletteRAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oam.sv 1 1 " "Found 1 design units, including 1 entities, in source file oam.sv" { { "Info" "ISGN_ENTITY_NAME" "1 OAM " "Found entity 1: OAM" {  } { { "OAM.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/OAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q nmi_flipflop.sv(7) " "Verilog HDL Declaration information at nmi_flipflop.sv(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "nmi_flipflop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nmi_flipflop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmi_flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file nmi_flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nmi_flipflop " "Found entity 1: nmi_flipflop" {  } { { "nmi_flipflop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nmi_flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nes.sv 1 1 " "Found 1 design units, including 1 entities, in source file nes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nes " "Found entity 1: nes" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file neg_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 neg_ff " "Found entity 1: neg_ff" {  } { { "neg_ff.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/neg_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux9_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux9_16 " "Found entity 1: mux9_16" {  } { { "mux9_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux9_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_5 " "Found entity 1: mux8_5" {  } { { "mux8_5.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux8_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_1 " "Found entity 1: mux8_1" {  } { { "mux8_1.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux8_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux7_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux7_8 " "Found entity 1: mux7_8" {  } { { "mux7_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux7_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux7_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux7_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux7_16 " "Found entity 1: mux7_16" {  } { { "mux7_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux7_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux6_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6_8 " "Found entity 1: mux6_8" {  } { { "mux6_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux6_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux6_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6_16 " "Found entity 1: mux6_16" {  } { { "mux6_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux6_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux6.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux6.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_8 " "Found entity 1: mux5_8" {  } { { "mux5_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux5_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_16 " "Found entity 1: mux5_16" {  } { { "mux5_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux5_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "mux5.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_8 " "Found entity 1: mux4_8" {  } { { "mux4_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux4_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_16 " "Found entity 1: mux4_16" {  } { { "mux4_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux4_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_8 " "Found entity 1: mux3_8" {  } { { "mux3_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_16 " "Found entity 1: mux3_16" {  } { { "mux3_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux3_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_15.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_15.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_15 " "Found entity 1: mux3_15" {  } { { "mux3_15.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux3_15.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_13 " "Found entity 1: mux3_13" {  } { { "mux3_13.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux3_13.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_8 " "Found entity 1: mux2_8" {  } { { "mux2_8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux2_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_5.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_5 " "Found entity 1: mux2_5" {  } { { "mux2_5.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux2_5.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_16 " "Found entity 1: mux2_16" {  } { { "mux2_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux2_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux11_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux11_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux11_16 " "Found entity 1: mux11_16" {  } { { "mux11_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux11_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux10_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux10_16 " "Found entity 1: mux10_16" {  } { { "mux10_16.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux10_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q flip_flop.sv(2) " "Verilog HDL Declaration information at flip_flop.sv(2): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "flip_flop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/flip_flop.sv" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "flip_flop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Count count fine_x.sv(3) " "Verilog HDL Declaration information at fine_x.sv(3): object \"Count\" differs only in case from object \"count\" in the same scope" {  } { { "fine_x.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/fine_x.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fine_x.sv 1 1 " "Found 1 design units, including 1 entities, in source file fine_x.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fine_x " "Found entity 1: fine_x" {  } { { "fine_x.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/fine_x.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.sv 1 1 " "Found 1 design units, including 1 entities, in source file edge_detector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/edge_detector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotreg9.sv 1 1 " "Found 1 design units, including 1 entities, in source file dotreg9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dotreg9 " "Found entity 1: dotreg9" {  } { { "dotreg9.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/dotreg9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decrementor8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decrementor8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decrementor8 " "Found entity 1: decrementor8" {  } { { "decrementor8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/decrementor8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder8 " "Found entity 1: decoder8" {  } { { "decoder8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/decoder8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_ram " "Found entity 1: cpu_ram" {  } { { "cpu_ram.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/cpu_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_data_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu_data_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_data_mux " "Found entity 1: cpu_data_mux" {  } { { "cpu_data_mux.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/cpu_data_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpuclk.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpuclk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpuclk " "Found entity 1: cpuclk" {  } { { "cpuclk.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/cpuclk.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CPU.sv(318) " "Verilog HDL information at CPU.sv(318): always construct contains both blocking and non-blocking assignments" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 318 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WE we CPU.sv(7) " "Verilog HDL Declaration information at CPU.sv(7): object \"WE\" differs only in case from object \"we\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMA_select dma_select CPU.sv(8) " "Verilog HDL Declaration information at CPU.sv(8): object \"DMA_select\" differs only in case from object \"dma_select\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Data_out data_out CPU.sv(4) " "Verilog HDL Declaration information at CPU.sv(4): object \"Data_out\" differs only in case from object \"data_out\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IRQ irq CPU.sv(1) " "Verilog HDL Declaration information at CPU.sv(1): object \"IRQ\" differs only in case from object \"irq\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ubmux UBMUX CPU.sv(150) " "Verilog HDL Declaration information at CPU.sv(150): object \"ubmux\" differs only in case from object \"UBMUX\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SEI sei CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"SEI\" differs only in case from object \"sei\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SEC sec CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"SEC\" differs only in case from object \"sec\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLI cli CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"CLI\" differs only in case from object \"cli\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLC clc CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"CLC\" differs only in case from object \"clc\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLV clv CPU.sv(56) " "Verilog HDL Declaration information at CPU.sv(56): object \"CLV\" differs only in case from object \"clv\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "strobe Strobe CPU.sv(253) " "Verilog HDL Declaration information at CPU.sv(253): object \"strobe\" differs only in case from object \"Strobe\" in the same scope" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/counter4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter3 " "Found entity 1: counter3" {  } { { "counter3.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/counter3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_reg " "Found entity 1: controller_reg" {  } { { "controller_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/controller_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compute_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file compute_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compute_mux " "Found entity 1: compute_mux" {  } { { "compute_mux.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/compute_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C_flag c_flag Computation_Unit.sv(1) " "Verilog HDL Declaration information at Computation_Unit.sv(1): object \"C_flag\" differs only in case from object \"c_flag\" in the same scope" {  } { { "Computation_Unit.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computation_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computation_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computation_Unit " "Found entity 1: Computation_Unit" {  } { { "Computation_Unit.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockdiv " "Found entity 1: clockdiv" {  } { { "clockdiv.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/clockdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file chr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chr_rom " "Found entity 1: chr_rom" {  } { { "chr_rom.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/chr_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "attribute_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file attribute_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 attribute_reg_file " "Found entity 1: attribute_reg_file" {  } { { "attribute_reg_file.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/attribute_reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADDR_REG " "Found entity 1: ADDR_REG" {  } { { "ADDR_REG.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/ADDR_REG.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "we WE addr_decoder.sv(5) " "Verilog HDL Declaration information at addr_decoder.sv(5): object \"we\" differs only in case from object \"WE\" in the same scope" {  } { { "addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/addr_decoder.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Load4016 load4016 addr_decoder.sv(5) " "Verilog HDL Declaration information at addr_decoder.sv(5): object \"Load4016\" differs only in case from object \"load4016\" in the same scope" {  } { { "addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/addr_decoder.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Read4016 read4016 addr_decoder.sv(5) " "Verilog HDL Declaration information at addr_decoder.sv(5): object \"Read4016\" differs only in case from object \"read4016\" in the same scope" {  } { { "addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/addr_decoder.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux9.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux9 " "Found entity 1: mux9" {  } { { "mux9.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux9.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000749 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q flipflop.sv(7) " "Verilog HDL Declaration information at flipflop.sv(7): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "flipflop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/flipflop.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1481231000750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.sv 1 1 " "Found 1 design units, including 1 entities, in source file flipflop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/flipflop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_13.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2_13.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_13 " "Found entity 1: mux2_13" {  } { { "mux2_13.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/mux2_13.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tile_decrementor8.sv 1 1 " "Found 1 design units, including 1 entities, in source file tile_decrementor8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tile_decrementor8 " "Found entity 1: tile_decrementor8" {  } { { "tile_decrementor8.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_decrementor8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "palette_addr_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file palette_addr_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Palette_addr_decoder " "Found entity 1: Palette_addr_decoder" {  } { { "Palette_addr_decoder.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/Palette_addr_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231000757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231000757 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Load2004 nes.sv(65) " "Verilog HDL Implicit Net warning at nes.sv(65): created implicit net for \"Load2004\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231000757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nes " "Elaborating entity \"nes\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1481231001264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_8 mux4_8:BUSMUX " "Elaborating entity \"mux4_8\" for hierarchy \"mux4_8:BUSMUX\"" {  } { { "nes.sv" "BUSMUX" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prg_rom prg_rom:PRGROM " "Elaborating entity \"prg_rom\" for hierarchy \"prg_rom:PRGROM\"" {  } { { "nes.sv" "PRGROM" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16384 0 32767 prg_rom.sv(14) " "Verilog HDL warning at prg_rom.sv(14): number of words (16384) in memory file does not match the number of elements in the address range \[0:32767\]" {  } { { "prg_rom.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/prg_rom.sv" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1481231001295 "|nes|prg_rom:PRGROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_register_file IO_register_file:IOreg " "Elaborating entity \"IO_register_file\" for hierarchy \"IO_register_file:IOreg\"" {  } { { "nes.sv" "IOreg" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder8 IO_register_file:IOreg\|decoder8:PPUDecoder " "Elaborating entity \"decoder8\" for hierarchy \"IO_register_file:IOreg\|decoder8:PPUDecoder\"" {  } { { "register_file.sv" "PPUDecoder" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 IO_register_file:IOreg\|mux8:PPUMux " "Elaborating entity \"mux8\" for hierarchy \"IO_register_file:IOreg\|mux8:PPUMux\"" {  } { { "register_file.sv" "PPUMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_8 IO_register_file:IOreg\|mux2_8:PPUDATAMux " "Elaborating entity \"mux2_8\" for hierarchy \"IO_register_file:IOreg\|mux2_8:PPUDATAMux\"" {  } { { "register_file.sv" "PPUDATAMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_8 IO_register_file:IOreg\|mux3_8:OAMADDRMux " "Elaborating entity \"mux3_8\" for hierarchy \"IO_register_file:IOreg\|mux3_8:OAMADDRMux\"" {  } { { "register_file.sv" "OAMADDRMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 IO_register_file:IOreg\|reg8:PPUCTRL " "Elaborating entity \"reg8\" for hierarchy \"IO_register_file:IOreg\|reg8:PPUCTRL\"" {  } { { "register_file.sv" "PPUCTRL" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2002 IO_register_file:IOreg\|reg2002:PPUSTATUS " "Elaborating entity \"reg2002\" for hierarchy \"IO_register_file:IOreg\|reg2002:PPUSTATUS\"" {  } { { "register_file.sv" "PPUSTATUS" { Text "C:/Users/Daniel/Documents/finalproject/nes/register_file.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_ram cpu_ram:CPURAM " "Elaborating entity \"cpu_ram\" for hierarchy \"cpu_ram:CPURAM\"" {  } { { "nes.sv" "CPURAM" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001310 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "0 0 2047 cpu_ram.sv(12) " "Verilog HDL warning at cpu_ram.sv(12): number of words (0) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "cpu_ram.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/cpu_ram.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1481231001310 "|nes|cpu_ram:CPURAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:Ricoh_2A03 " "Elaborating entity \"CPU\" for hierarchy \"CPU:Ricoh_2A03\"" {  } { { "nes.sv" "Ricoh_2A03" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001310 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPU.sv(302) " "Verilog HDL assignment warning at CPU.sv(302): truncated value with size 8 to match size of target (1)" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481231001342 "|nes|CPU:Ricoh_2A03"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 CPU.sv(304) " "Verilog HDL assignment warning at CPU.sv(304): truncated value with size 8 to match size of target (1)" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1481231001342 "|nes|CPU:Ricoh_2A03"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CPU.sv(1822) " "Verilog HDL Case Statement warning at CPU.sv(1822): incomplete case statement has no default case item" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 1822 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1481231001342 "|nes|CPU:Ricoh_2A03"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg CPU:Ricoh_2A03\|pc_reg:PC " "Elaborating entity \"pc_reg\" for hierarchy \"CPU:Ricoh_2A03\|pc_reg:PC\"" {  } { { "CPU.sv" "PC" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sp_reg CPU:Ricoh_2A03\|sp_reg:StackPointer " "Elaborating entity \"sp_reg\" for hierarchy \"CPU:Ricoh_2A03\|sp_reg:StackPointer\"" {  } { { "CPU.sv" "StackPointer" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "p_reg CPU:Ricoh_2A03\|p_reg:P " "Elaborating entity \"p_reg\" for hierarchy \"CPU:Ricoh_2A03\|p_reg:P\"" {  } { { "CPU.sv" "P" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDR_REG CPU:Ricoh_2A03\|ADDR_REG:reg_addr " "Elaborating entity \"ADDR_REG\" for hierarchy \"CPU:Ricoh_2A03\|ADDR_REG:reg_addr\"" {  } { { "CPU.sv" "reg_addr" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_reg CPU:Ricoh_2A03\|controller_reg:ControllerReg " "Elaborating entity \"controller_reg\" for hierarchy \"CPU:Ricoh_2A03\|controller_reg:ControllerReg\"" {  } { { "CPU.sv" "ControllerReg" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4016 CPU:Ricoh_2A03\|reg4016:Reg4016 " "Elaborating entity \"reg4016\" for hierarchy \"CPU:Ricoh_2A03\|reg4016:Reg4016\"" {  } { { "CPU.sv" "Reg4016" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop CPU:Ricoh_2A03\|flip_flop:Strobe " "Elaborating entity \"flip_flop\" for hierarchy \"CPU:Ricoh_2A03\|flip_flop:Strobe\"" {  } { { "CPU.sv" "Strobe" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCoffset8 CPU:Ricoh_2A03\|PCoffset8:pc_offset " "Elaborating entity \"PCoffset8\" for hierarchy \"CPU:Ricoh_2A03\|PCoffset8:pc_offset\"" {  } { { "CPU.sv" "pc_offset" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 CPU:Ricoh_2A03\|PCoffset8:pc_offset\|mux2:m0 " "Elaborating entity \"mux2\" for hierarchy \"CPU:Ricoh_2A03\|PCoffset8:pc_offset\|mux2:m0\"" {  } { { "PCoffset8.sv" "m0" { Text "C:/Users/Daniel/Documents/finalproject/nes/PCoffset8.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector CPU:Ricoh_2A03\|edge_detector:NMI_detector " "Elaborating entity \"edge_detector\" for hierarchy \"CPU:Ricoh_2A03\|edge_detector:NMI_detector\"" {  } { { "CPU.sv" "NMI_detector" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nmi_flipflop CPU:Ricoh_2A03\|edge_detector:NMI_detector\|nmi_flipflop:FF1 " "Elaborating entity \"nmi_flipflop\" for hierarchy \"CPU:Ricoh_2A03\|edge_detector:NMI_detector\|nmi_flipflop:FF1\"" {  } { { "edge_detector.sv" "FF1" { Text "C:/Users/Daniel/Documents/finalproject/nes/edge_detector.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 CPU:Ricoh_2A03\|reg1:NMI_reg " "Elaborating entity \"reg1\" for hierarchy \"CPU:Ricoh_2A03\|reg1:NMI_reg\"" {  } { { "CPU.sv" "NMI_reg" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux7_8 CPU:Ricoh_2A03\|mux7_8:databus_mux " "Elaborating entity \"mux7_8\" for hierarchy \"CPU:Ricoh_2A03\|mux7_8:databus_mux\"" {  } { { "CPU.sv" "databus_mux" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_16 CPU:Ricoh_2A03\|mux4_16:MUX_PC " "Elaborating entity \"mux4_16\" for hierarchy \"CPU:Ricoh_2A03\|mux4_16:MUX_PC\"" {  } { { "CPU.sv" "MUX_PC" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux11_16 CPU:Ricoh_2A03\|mux11_16:MUX_ADDR " "Elaborating entity \"mux11_16\" for hierarchy \"CPU:Ricoh_2A03\|mux11_16:MUX_ADDR\"" {  } { { "CPU.sv" "MUX_ADDR" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5_16 CPU:Ricoh_2A03\|mux5_16:MUX_IND " "Elaborating entity \"mux5_16\" for hierarchy \"CPU:Ricoh_2A03\|mux5_16:MUX_IND\"" {  } { { "CPU.sv" "MUX_IND" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computation_Unit CPU:Ricoh_2A03\|Computation_Unit:ALU " "Elaborating entity \"Computation_Unit\" for hierarchy \"CPU:Ricoh_2A03\|Computation_Unit:ALU\"" {  } { { "CPU.sv" "ALU" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 CPU:Ricoh_2A03\|Computation_Unit:ALU\|mux4_1:v_mux " "Elaborating entity \"mux4_1\" for hierarchy \"CPU:Ricoh_2A03\|Computation_Unit:ALU\|mux4_1:v_mux\"" {  } { { "Computation_Unit.sv" "v_mux" { Text "C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9 CPU:Ricoh_2A03\|Computation_Unit:ALU\|mux9:carry_mux " "Elaborating entity \"mux9\" for hierarchy \"CPU:Ricoh_2A03\|Computation_Unit:ALU\|mux9:carry_mux\"" {  } { { "Computation_Unit.sv" "carry_mux" { Text "C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_mux CPU:Ricoh_2A03\|Computation_Unit:ALU\|compute_mux:function_gen " "Elaborating entity \"compute_mux\" for hierarchy \"CPU:Ricoh_2A03\|Computation_Unit:ALU\|compute_mux:function_gen\"" {  } { { "Computation_Unit.sv" "function_gen" { Text "C:/Users/Daniel/Documents/finalproject/nes/Computation_Unit.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder CPU:Ricoh_2A03\|addr_decoder:ADDRESS_DECODE " "Elaborating entity \"addr_decoder\" for hierarchy \"CPU:Ricoh_2A03\|addr_decoder:ADDRESS_DECODE\"" {  } { { "CPU.sv" "ADDRESS_DECODE" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_16 CPU:Ricoh_2A03\|mux2_16:MUXUB " "Elaborating entity \"mux2_16\" for hierarchy \"CPU:Ricoh_2A03\|mux2_16:MUXUB\"" {  } { { "CPU.sv" "MUXUB" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU PPU:Ricoh_2C02 " "Elaborating entity \"PPU\" for hierarchy \"PPU:Ricoh_2C02\"" {  } { { "nes.sv" "Ricoh_2C02" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scanline_increment PPU.sv(30) " "Verilog HDL or VHDL warning at PPU.sv(30): object \"scanline_increment\" assigned a value but never read" {  } { { "PPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1481231001380 "|nes|PPU:Ricoh_2C02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OAM PPU:Ricoh_2C02\|OAM:PrimaryOAM " "Elaborating entity \"OAM\" for hierarchy \"PPU:Ricoh_2C02\|OAM:PrimaryOAM\"" {  } { { "PPU.sv" "PrimaryOAM" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SecondaryOAM PPU:Ricoh_2C02\|SecondaryOAM:OAMBuffer " "Elaborating entity \"SecondaryOAM\" for hierarchy \"PPU:Ricoh_2C02\|SecondaryOAM:OAMBuffer\"" {  } { { "PPU.sv" "OAMBuffer" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPURender PPU:Ricoh_2C02\|PPURender:RenderingUnit " "Elaborating entity \"PPURender\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\"" {  } { { "PPU.sv" "RenderingUnit" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_prioritizer PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer " "Elaborating entity \"tile_prioritizer\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\"" {  } { { "PPURender.sv" "TilePrioritizer" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg8 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|shift_reg8:TileReg0UB " "Elaborating entity \"shift_reg8\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|shift_reg8:TileReg0UB\"" {  } { { "tile_prioritizer.sv" "TileReg0UB" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_5 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|mux8_5:PixelMux " "Elaborating entity \"mux8_5\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|mux8_5:PixelMux\"" {  } { { "tile_prioritizer.sv" "PixelMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prioritymux PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|prioritymux:PriorityMux " "Elaborating entity \"prioritymux\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|tile_prioritizer:TilePrioritizer\|prioritymux:PriorityMux\"" {  } { { "tile_prioritizer.sv" "PriorityMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/tile_prioritizer.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "x_counter_file PPU:Ricoh_2C02\|PPURender:RenderingUnit\|x_counter_file:CounterFile " "Elaborating entity \"x_counter_file\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|x_counter_file:CounterFile\"" {  } { { "PPURender.sv" "CounterFile" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tile_decrementor8 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|x_counter_file:CounterFile\|tile_decrementor8:Counter0 " "Elaborating entity \"tile_decrementor8\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|x_counter_file:CounterFile\|tile_decrementor8:Counter0\"" {  } { { "x_counter_file.sv" "Counter0" { Text "C:/Users/Daniel/Documents/finalproject/nes/x_counter_file.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "attribute_reg_file PPU:Ricoh_2C02\|PPURender:RenderingUnit\|attribute_reg_file:SpriteAttributes " "Elaborating entity \"attribute_reg_file\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|attribute_reg_file:SpriteAttributes\"" {  } { { "PPURender.sv" "SpriteAttributes" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_5 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|mux2_5:PriorityMux " "Elaborating entity \"mux2_5\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|mux2_5:PriorityMux\"" {  } { { "PPURender.sv" "PriorityMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftin_reg8 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|shiftin_reg8:PatternDataA0 " "Elaborating entity \"shiftin_reg8\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|shiftin_reg8:PatternDataA0\"" {  } { { "PPURender.sv" "PatternDataA0" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PaletteSelect PPU:Ricoh_2C02\|PPURender:RenderingUnit\|PaletteSelect:PaletteSelector " "Elaborating entity \"PaletteSelect\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|PaletteSelect:PaletteSelector\"" {  } { { "PPURender.sv" "PaletteSelector" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg2 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|reg2:PaletteLatch " "Elaborating entity \"reg2\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|reg2:PaletteLatch\"" {  } { { "PPURender.sv" "PaletteLatch" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter4 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|counter4:SpriteCounter " "Elaborating entity \"counter4\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|counter4:SpriteCounter\"" {  } { { "PPURender.sv" "SpriteCounter" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter3 PPU:Ricoh_2C02\|PPURender:RenderingUnit\|counter3:SpriteIncrementor " "Elaborating entity \"counter3\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|counter3:SpriteIncrementor\"" {  } { { "PPURender.sv" "SpriteIncrementor" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SOAMPTR PPU:Ricoh_2C02\|PPURender:RenderingUnit\|SOAMPTR:SOAMpointer " "Elaborating entity \"SOAMPTR\" for hierarchy \"PPU:Ricoh_2C02\|PPURender:RenderingUnit\|SOAMPTR:SOAMpointer\"" {  } { { "PPURender.sv" "SOAMpointer" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPURender.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chr_rom PPU:Ricoh_2C02\|chr_rom:CHRROM " "Elaborating entity \"chr_rom\" for hierarchy \"PPU:Ricoh_2C02\|chr_rom:CHRROM\"" {  } { { "PPU.sv" "CHRROM" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PPU_addr_decoder PPU:Ricoh_2C02\|PPU_addr_decoder:PPUAddrDecoder " "Elaborating entity \"PPU_addr_decoder\" for hierarchy \"PPU:Ricoh_2C02\|PPU_addr_decoder:PPUAddrDecoder\"" {  } { { "PPU.sv" "PPUAddrDecoder" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Palette_addr_decoder PPU:Ricoh_2C02\|Palette_addr_decoder:PaletteAddrDecoder " "Elaborating entity \"Palette_addr_decoder\" for hierarchy \"PPU:Ricoh_2C02\|Palette_addr_decoder:PaletteAddrDecoder\"" {  } { { "PPU.sv" "PaletteAddrDecoder" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PaletteRAM PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM " "Elaborating entity \"PaletteRAM\" for hierarchy \"PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\"" {  } { { "PPU.sv" "Palette_RAM" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fine_x PPU:Ricoh_2C02\|fine_x:FineXReg " "Elaborating entity \"fine_x\" for hierarchy \"PPU:Ricoh_2C02\|fine_x:FineXReg\"" {  } { { "PPU.sv" "FineXReg" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_reg PPU:Ricoh_2C02\|t_reg:Treg " "Elaborating entity \"t_reg\" for hierarchy \"PPU:Ricoh_2C02\|t_reg:Treg\"" {  } { { "PPU.sv" "Treg" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_reg PPU:Ricoh_2C02\|v_reg:Vreg " "Elaborating entity \"v_reg\" for hierarchy \"PPU:Ricoh_2C02\|v_reg:Vreg\"" {  } { { "PPU.sv" "Vreg" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VINCMux PPU:Ricoh_2C02\|VINCMux:VregMux " "Elaborating entity \"VINCMux\" for hierarchy \"PPU:Ricoh_2C02\|VINCMux:VregMux\"" {  } { { "PPU.sv" "VregMux" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM PPU:Ricoh_2C02\|VRAM:PPUVRAM " "Elaborating entity \"VRAM\" for hierarchy \"PPU:Ricoh_2C02\|VRAM:PPUVRAM\"" {  } { { "PPU.sv" "PPUVRAM" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_13 PPU:Ricoh_2C02\|mux3_13:CHRROMMUX " "Elaborating entity \"mux3_13\" for hierarchy \"PPU:Ricoh_2C02\|mux3_13:CHRROMMUX\"" {  } { { "PPU.sv" "CHRROMMUX" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_13 PPU:Ricoh_2C02\|mux2_13:SOAMCHRMUX " "Elaborating entity \"mux2_13\" for hierarchy \"PPU:Ricoh_2C02\|mux2_13:SOAMCHRMUX\"" {  } { { "PPU.sv" "SOAMCHRMUX" { Text "C:/Users/Daniel/Documents/finalproject/nes/PPU.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockdiv clockdiv:ClockDivider " "Elaborating entity \"clockdiv\" for hierarchy \"clockdiv:ClockDivider\"" {  } { { "nes.sv" "ClockDivider" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpuclk clockdiv:ClockDivider\|cpuclk:cpuclock " "Elaborating entity \"cpuclk\" for hierarchy \"clockdiv:ClockDivider\|cpuclk:cpuclock\"" {  } { { "clockdiv.sv" "cpuclock" { Text "C:/Users/Daniel/Documents/finalproject/nes/clockdiv.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop clockdiv:ClockDivider\|cpuclk:cpuclock\|flipflop:ppuff1 " "Elaborating entity \"flipflop\" for hierarchy \"clockdiv:ClockDivider\|cpuclk:cpuclock\|flipflop:ppuff1\"" {  } { { "cpuclk.sv" "ppuff1" { Text "C:/Users/Daniel/Documents/finalproject/nes/cpuclk.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SystemPalette SystemPalette:Systempalette " "Elaborating entity \"SystemPalette\" for hierarchy \"SystemPalette:Systempalette\"" {  } { { "nes.sv" "Systempalette" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231001458 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "SystemPalette:Systempalette\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"SystemPalette:Systempalette\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/nes.ram0_SystemPalette_2a8cc462.hdl.mif " "Parameter INIT_FILE set to db/nes.ram0_SystemPalette_2a8cc462.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:Ricoh_2C02\|OAM:PrimaryOAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:Ricoh_2C02\|OAM:PrimaryOAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "prg_rom:PRGROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"prg_rom:PRGROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 15 " "Parameter WIDTHAD_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32768 " "Parameter NUMWORDS_A set to 32768" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/nes.ram0_prg_rom_197ab57.hdl.mif " "Parameter INIT_FILE set to db/nes.ram0_prg_rom_197ab57.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu_ram:CPURAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu_ram:CPURAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/nes.ram0_cpu_ram_5864ccb7.hdl.mif " "Parameter INIT_FILE set to db/nes.ram0_cpu_ram_5864ccb7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:Ricoh_2C02\|VRAM:PPUVRAM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:Ricoh_2C02\|VRAM:PPUVRAM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:Ricoh_2C02\|chr_rom:CHRROM\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:Ricoh_2C02\|chr_rom:CHRROM\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif " "Parameter INIT_FILE set to db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "PPU:Ricoh_2C02\|SecondaryOAM:OAMBuffer\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"PPU:Ricoh_2C02\|SecondaryOAM:OAMBuffer\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1481231223130 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1481231223130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SystemPalette:Systempalette\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"SystemPalette:Systempalette\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SystemPalette:Systempalette\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"SystemPalette:Systempalette\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/nes.ram0_SystemPalette_2a8cc462.hdl.mif " "Parameter \"INIT_FILE\" = \"db/nes.ram0_SystemPalette_2a8cc462.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223177 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6671 " "Found entity 1: altsyncram_6671" {  } { { "db/altsyncram_6671.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_6671.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:Ricoh_2C02\|OAM:PrimaryOAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PPU:Ricoh_2C02\|OAM:PrimaryOAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:Ricoh_2C02\|OAM:PrimaryOAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PPU:Ricoh_2C02\|OAM:PrimaryOAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223255 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ec81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ec81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ec81 " "Found entity 1: altsyncram_ec81" {  } { { "db/altsyncram_ec81.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_ec81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223301 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "prg_rom:PRGROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"prg_rom:PRGROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "prg_rom:PRGROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"prg_rom:PRGROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32768 " "Parameter \"NUMWORDS_A\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/nes.ram0_prg_rom_197ab57.hdl.mif " "Parameter \"INIT_FILE\" = \"db/nes.ram0_prg_rom_197ab57.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223317 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dj61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dj61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dj61 " "Found entity 1: altsyncram_dj61" {  } { { "db/altsyncram_dj61.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_dj61.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_f8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_f8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_f8a " "Found entity 1: decode_f8a" {  } { { "db/decode_f8a.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/decode_f8a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/mux_6nb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu_ram:CPURAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu_ram:CPURAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu_ram:CPURAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu_ram:CPURAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/nes.ram0_cpu_ram_5864ccb7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/nes.ram0_cpu_ram_5864ccb7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223473 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1mc1 " "Found entity 1: altsyncram_1mc1" {  } { { "db/altsyncram_1mc1.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_1mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PPU:Ricoh_2C02\|PaletteRAM:Palette_RAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223535 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ja81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ja81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ja81 " "Found entity 1: altsyncram_ja81" {  } { { "db/altsyncram_ja81.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_ja81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:Ricoh_2C02\|VRAM:PPUVRAM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PPU:Ricoh_2C02\|VRAM:PPUVRAM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:Ricoh_2C02\|VRAM:PPUVRAM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PPU:Ricoh_2C02\|VRAM:PPUVRAM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223598 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9f81 " "Found entity 1: altsyncram_9f81" {  } { { "db/altsyncram_9f81.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_9f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PPU:Ricoh_2C02\|chr_rom:CHRROM\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"PPU:Ricoh_2C02\|chr_rom:CHRROM\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PPU:Ricoh_2C02\|chr_rom:CHRROM\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"PPU:Ricoh_2C02\|chr_rom:CHRROM\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif " "Parameter \"INIT_FILE\" = \"db/nes.ram0_chr_rom_f3ef6d8b.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1481231223676 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1481231223676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hn61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hn61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hn61 " "Found entity 1: altsyncram_hn61" {  } { { "db/altsyncram_hn61.tdf" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/db/altsyncram_hn61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1481231223724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1481231223724 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1481231224680 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "CPU.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/CPU.sv" 311 -1 0 } } { "ADDR_REG.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/ADDR_REG.sv" 9 -1 0 } } { "controller_reg.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/controller_reg.sv" 11 -1 0 } } { "nmi_flipflop.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nmi_flipflop.sv" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1481231224762 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1481231224762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1481231234237 "|nes|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1481231234237 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1481231234582 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1481231245458 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Documents/finalproject/nes/nes.map.smsg " "Generated suppressed messages file C:/Users/Daniel/Documents/finalproject/nes/nes.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1481231245708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1481231246193 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246193 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "nes.sv" "" { Text "C:/Users/Daniel/Documents/finalproject/nes/nes.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1481231246553 "|nes|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1481231246553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3722 " "Implemented 3722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1481231246553 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1481231246553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3566 " "Implemented 3566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1481231246553 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1481231246553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1481231246553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "694 " "Peak virtual memory: 694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481231246647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 15:07:26 2016 " "Processing ended: Thu Dec 08 15:07:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481231246647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:23 " "Elapsed time: 00:04:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481231246647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:43 " "Total CPU time (on all processors): 00:04:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481231246647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1481231246647 ""}
