<pb_type xmlns:xi="http://www.w3.org/2001/XInclude" name="BLK_TI-TILE">
 <input  name="DUMMYI" num_pins="1" />
 <output name="DUMMYO" num_pins="1" />
 <!-- Tile Inputs -->
 <input name="IN   " num_pins="12" />
 <clock name="CLK  " num_pins="4"  />
 <!-- Tile Outputs -->
 <output name="OUT " num_pins="4"  />
 <!-- Internal Slices -->
 <pb_type name="BLK_SI-LUTFF_A" num_pb="1">
  <input  name="I" num_pins="4" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/lutff/lutff.pb_type.xml"/>
  <interconnect>
   <direct name="BLK_IG-LUTFF.I"   input="BLK_SI-LUTFF_A.I" output="BLK_IG-LUTFF.I"   />
   <direct name="BLK_IG-LUTFF.C"   input="BLK_SI-LUTFF_A.C" output="BLK_IG-LUTFF.C"   />
   <direct name="BLK_SI-LUTFF_A.O" input="BLK_IG-LUTFF.O"   output="BLK_SI-LUTFF_A.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_SI-LUTFF_B" num_pb="1">
  <input  name="I" num_pins="4" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/lutff/lutff.pb_type.xml"/>
  <interconnect>
   <direct name="BLK_IG-LUTFF.I"   input="BLK_SI-LUTFF_B.I" output="BLK_IG-LUTFF.I"   />
   <direct name="BLK_IG-LUTFF.C"   input="BLK_SI-LUTFF_B.C" output="BLK_IG-LUTFF.C"   />
   <direct name="BLK_SI-LUTFF_B.O" input="BLK_IG-LUTFF.O"   output="BLK_SI-LUTFF_B.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BLK_SI-LUTFF_C" num_pb="1">
  <input  name="I" num_pins="4" equivalent="false"/>
  <clock  name="C" num_pins="1" equivalent="false"/>
  <output name="O" num_pins="1" equivalent="false"/>
  <xi:include href="../../primitives/lutff/lutff.pb_type.xml"/>
  <interconnect>
   <direct name="BLK_IG-LUTFF.I"   input="BLK_SI-LUTFF_C.I" output="BLK_IG-LUTFF.I"   />
   <direct name="BLK_IG-LUTFF.C"   input="BLK_SI-LUTFF_C.C" output="BLK_IG-LUTFF.C"   />
   <direct name="BLK_SI-LUTFF_C.O" input="BLK_IG-LUTFF.O"   output="BLK_SI-LUTFF_C.O" />
  </interconnect>
 </pb_type>
 <!-- Buffers -->
 <pb_type name="BEL_RX-IN0" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN0.I[0] BEL_RX-IN0.I[1] BEL_RX-IN0.I[2]" name="BEL_RX-IN0.O" output="BEL_RX-IN0.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN1" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN1.I[0] BEL_RX-IN1.I[1] BEL_RX-IN1.I[2]" name="BEL_RX-IN1.O" output="BEL_RX-IN1.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN2" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN2.I[0] BEL_RX-IN2.I[1] BEL_RX-IN2.I[2]" name="BEL_RX-IN2.O" output="BEL_RX-IN2.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN3" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN3.I[0] BEL_RX-IN3.I[1] BEL_RX-IN3.I[2]" name="BEL_RX-IN3.O" output="BEL_RX-IN3.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN4" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN4.I[0] BEL_RX-IN4.I[1] BEL_RX-IN4.I[2]" name="BEL_RX-IN4.O" output="BEL_RX-IN4.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN5" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN5.I[0] BEL_RX-IN5.I[1] BEL_RX-IN5.I[2]" name="BEL_RX-IN5.O" output="BEL_RX-IN5.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN6" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN6.I[0] BEL_RX-IN6.I[1] BEL_RX-IN6.I[2]" name="BEL_RX-IN6.O" output="BEL_RX-IN6.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN7" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN7.I[0] BEL_RX-IN7.I[1] BEL_RX-IN7.I[2]" name="BEL_RX-IN7.O" output="BEL_RX-IN7.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN8" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN8.I[0] BEL_RX-IN8.I[1] BEL_RX-IN8.I[2]" name="BEL_RX-IN8.O" output="BEL_RX-IN8.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-IN9" num_pb="1">
  <input  name="I" num_pins="3"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-IN9.I[0] BEL_RX-IN9.I[1] BEL_RX-IN9.I[2]" name="BEL_RX-IN9.O" output="BEL_RX-IN9.O" />
  </interconnect>
 </pb_type>

 <pb_type name="BEL_RX-CLK0" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-CLK0.I[0] BEL_RX-CLK0.I[1]" name="BEL_RX-CLK0.O" output="BEL_RX-CLK0.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-CLK1" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-CLK1.I[0] BEL_RX-CLK1.I[1]" name="BEL_RX-CLK1.O" output="BEL_RX-CLK1.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-CLK2" num_pb="1">
  <input  name="I" num_pins="2"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-CLK2.I[0] BEL_RX-CLK2.I[1]" name="BEL_RX-CLK2.O" output="BEL_RX-CLK2.O" />
  </interconnect>
 </pb_type>

 <pb_type name="BEL_RX-OUT0" num_pb="1">
  <input  name="I" num_pins="7"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-OUT0.I[0] BEL_RX-OUT0.I[1] BEL_RX-OUT0.I[2] BEL_RX-OUT0.I[3] BEL_RX-OUT0.I[4] BEL_RX-OUT0.I[5] BEL_RX-OUT0.I[6]" name="BEL_RX-OUT0.O" output="BEL_RX-OUT0.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-OUT1" num_pb="1">
  <input  name="I" num_pins="7"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-OUT1.I[0] BEL_RX-OUT1.I[1] BEL_RX-OUT1.I[2] BEL_RX-OUT1.I[3] BEL_RX-OUT1.I[4] BEL_RX-OUT1.I[5] BEL_RX-OUT1.I[6]" name="BEL_RX-OUT1.O" output="BEL_RX-OUT1.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-OUT2" num_pb="1">
  <input  name="I" num_pins="7"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-OUT2.I[0] BEL_RX-OUT2.I[1] BEL_RX-OUT2.I[2] BEL_RX-OUT2.I[3] BEL_RX-OUT2.I[4] BEL_RX-OUT2.I[5] BEL_RX-OUT2.I[6]" name="BEL_RX-OUT2.O" output="BEL_RX-OUT2.O" />
  </interconnect>
 </pb_type>
 <pb_type name="BEL_RX-OUT3" num_pb="1">
  <input  name="I" num_pins="12"/>
  <output name="O" num_pins="1"/>
  <interconnect>
   <mux input="BEL_RX-OUT3.I[0] BEL_RX-OUT3.I[1] BEL_RX-OUT3.I[2] BEL_RX-OUT3.I[3] BEL_RX-OUT3.I[4] BEL_RX-OUT3.I[5] BEL_RX-OUT3.I[6] BEL_RX-OUT3.I[7] BEL_RX-OUT3.I[8] BEL_RX-OUT3.I[9] BEL_RX-OUT3.I[10] BEL_RX-OUT3.I[11]" name="BEL_RX-OUT3.O" output="BEL_RX-OUT3.O" />
  </interconnect>
 </pb_type>

 <interconnect>
  <!-- Clock input muxes -->
  <direct input="BLK_TI-TILE.CLK[0]" name="BEL_RX-CLK0.I[0]"    output="BEL_RX-CLK0.I[0]" />
  <direct input="BLK_TI-TILE.CLK[1]" name="BEL_RX-CLK0.I[1]"    output="BEL_RX-CLK0.I[1]" />
  <direct input="BEL_RX-CLK0.O"      name="BLK_SI-LUTFF_A.C"    output="BLK_SI-LUTFF_A.C" />

  <direct input="BLK_TI-TILE.CLK[1]" name="BEL_RX-CLK1.I[0]"    output="BEL_RX-CLK1.I[0]" />
  <direct input="BLK_TI-TILE.CLK[2]" name="BEL_RX-CLK1.I[1]"    output="BEL_RX-CLK1.I[1]" />
  <direct input="BEL_RX-CLK1.O"      name="BLK_SI-LUTFF_B.C"    output="BLK_SI-LUTFF_B.C" />

  <direct input="BLK_TI-TILE.CLK[2]" name="BEL_RX-CLK2.I[0]"    output="BEL_RX-CLK2.I[0]" />
  <direct input="BLK_TI-TILE.CLK[3]" name="BEL_RX-CLK2.I[1]"    output="BEL_RX-CLK2.I[1]" />
  <direct input="BEL_RX-CLK2.O"      name="BLK_SI-LUTFF_C.C"    output="BLK_SI-LUTFF_C.C" />

  <!-- Logic input muxes -->
  <direct input="BLK_TI-TILE.IN[0]"  name="BEL_RX-IN0.I[0]"     output="BEL_RX-IN0.I[0]"     />
  <direct input="BLK_TI-TILE.IN[1]"  name="BEL_RX-IN0.I[1]"     output="BEL_RX-IN0.I[1]"     />
  <direct input="BLK_TI-TILE.IN[2]"  name="BEL_RX-IN0.I[2]"     output="BEL_RX-IN0.I[2]"     />
  <direct input="BEL_RX-IN0.O"       name="BLK_SI-LUTFF_A.I[0]" output="BLK_SI-LUTFF_A.I[0]" />

  <direct input="BLK_TI-TILE.IN[1]"  name="BEL_RX-IN1.I[0]"     output="BEL_RX-IN1.I[0]"     />
  <direct input="BLK_TI-TILE.IN[2]"  name="BEL_RX-IN1.I[1]"     output="BEL_RX-IN1.I[1]"     />
  <direct input="BLK_TI-TILE.IN[3]"  name="BEL_RX-IN1.I[2]"     output="BEL_RX-IN1.I[2]"     />
  <direct input="BEL_RX-IN1.O"       name="BLK_SI-LUTFF_A.I[1]" output="BLK_SI-LUTFF_A.I[1]" />

  <direct input="BLK_TI-TILE.IN[2]"  name="BEL_RX-IN2.I[0]"     output="BEL_RX-IN2.I[0]"     />
  <direct input="BLK_TI-TILE.IN[3]"  name="BEL_RX-IN2.I[1]"     output="BEL_RX-IN2.I[1]"     />
  <direct input="BLK_TI-TILE.IN[4]"  name="BEL_RX-IN2.I[2]"     output="BEL_RX-IN2.I[2]"     />
  <direct input="BEL_RX-IN2.O"       name="BLK_SI-LUTFF_A.I[2]" output="BLK_SI-LUTFF_A.I[2]" />

  <direct input="BLK_TI-TILE.IN[3]"  name="BEL_RX-IN3.I[0]"     output="BEL_RX-IN3.I[0]"     />
  <direct input="BLK_TI-TILE.IN[4]"  name="BEL_RX-IN3.I[1]"     output="BEL_RX-IN3.I[1]"     />
  <direct input="BLK_TI-TILE.IN[5]"  name="BEL_RX-IN3.I[2]"     output="BEL_RX-IN3.I[2]"     />
  <direct input="BEL_RX-IN3.O"       name="BLK_SI-LUTFF_A.I[3]" output="BLK_SI-LUTFF_A.I[3]" />
  <direct input="BEL_RX-IN3.O"       name="BLK_SI-LUTFF_B.I[0]" output="BLK_SI-LUTFF_B.I[0]" />

  <direct input="BLK_TI-TILE.IN[4]"  name="BEL_RX-IN4.I[0]"     output="BEL_RX-IN4.I[0]"     />
  <direct input="BLK_TI-TILE.IN[5]"  name="BEL_RX-IN4.I[1]"     output="BEL_RX-IN4.I[1]"     />
  <direct input="BLK_TI-TILE.IN[6]"  name="BEL_RX-IN4.I[2]"     output="BEL_RX-IN4.I[2]"     />
  <direct input="BEL_RX-IN4.O"       name="BLK_SI-LUTFF_B.I[1]" output="BLK_SI-LUTFF_B.I[1]" />

  <direct input="BLK_TI-TILE.IN[5]"  name="BEL_RX-IN5.I[0]"     output="BEL_RX-IN5.I[0]"     />
  <direct input="BLK_TI-TILE.IN[6]"  name="BEL_RX-IN5.I[1]"     output="BEL_RX-IN5.I[1]"     />
  <direct input="BLK_TI-TILE.IN[7]"  name="BEL_RX-IN5.I[2]"     output="BEL_RX-IN5.I[2]"     />
  <direct input="BEL_RX-IN5.O"       name="BLK_SI-LUTFF_B.I[2]" output="BLK_SI-LUTFF_B.I[2]" />

  <direct input="BLK_TI-TILE.IN[6]"  name="BEL_RX-IN6.I[0]"     output="BEL_RX-IN6.I[0]"     />
  <direct input="BLK_TI-TILE.IN[7]"  name="BEL_RX-IN6.I[1]"     output="BEL_RX-IN6.I[1]"     />
  <direct input="BLK_TI-TILE.IN[8]"  name="BEL_RX-IN6.I[2]"     output="BEL_RX-IN6.I[2]"     />
  <direct input="BEL_RX-IN6.O"       name="BLK_SI-LUTFF_B.I[3]" output="BLK_SI-LUTFF_B.I[3]" />
  <direct input="BEL_RX-IN6.O"       name="BLK_SI-LUTFF_C.I[0]" output="BLK_SI-LUTFF_C.I[0]" />

  <direct input="BLK_TI-TILE.IN[7]"  name="BEL_RX-IN7.I[0]"     output="BEL_RX-IN7.I[0]"     />
  <direct input="BLK_TI-TILE.IN[8]"  name="BEL_RX-IN7.I[1]"     output="BEL_RX-IN7.I[1]"     />
  <direct input="BLK_TI-TILE.IN[9]"  name="BEL_RX-IN7.I[2]"     output="BEL_RX-IN7.I[2]"     />
  <direct input="BEL_RX-IN7.O"       name="BLK_SI-LUTFF_C.I[1]" output="BLK_SI-LUTFF_C.I[1]" />

  <direct input="BLK_TI-TILE.IN[8]"  name="BEL_RX-IN8.I[0]"     output="BEL_RX-IN8.I[0]"     />
  <direct input="BLK_TI-TILE.IN[9]"  name="BEL_RX-IN8.I[1]"     output="BEL_RX-IN8.I[1]"     />
  <direct input="BLK_TI-TILE.IN[10]" name="BEL_RX-IN8.I[2]"     output="BEL_RX-IN8.I[2]"     />
  <direct input="BEL_RX-IN8.O"       name="BLK_SI-LUTFF_C.I[2]" output="BLK_SI-LUTFF_C.I[2]" />

  <direct input="BLK_TI-TILE.IN[9]"  name="BEL_RX-IN9.I[0]"     output="BEL_RX-IN9.I[0]"     />
  <direct input="BLK_TI-TILE.IN[10]" name="BEL_RX-IN9.I[1]"     output="BEL_RX-IN9.I[1]"     />
  <direct input="BLK_TI-TILE.IN[11]" name="BEL_RX-IN9.I[2]"     output="BEL_RX-IN9.I[2]"     />
  <direct input="BEL_RX-IN9.O"       name="BLK_SI-LUTFF_C.I[3]" output="BLK_SI-LUTFF_C.I[3]" />

  <!-- Output muxes -->
  <direct input="BLK_SI-LUTFF_A.O"   name="BEL_RX-OUT0.I[0]" output="BEL_RX-OUT0.I[0]"   />
  <direct input="BLK_SI-LUTFF_B.O"   name="BEL_RX-OUT0.I[1]" output="BEL_RX-OUT0.I[1]"   />
  <direct input="BLK_SI-LUTFF_C.O"   name="BEL_RX-OUT0.I[2]" output="BEL_RX-OUT0.I[2]"   />
  <direct input="BLK_TI-TILE.IN[0]"  name="BEL_RX-OUT0.I[3]" output="BEL_RX-OUT0.I[3]"   />
  <direct input="BLK_TI-TILE.IN[1]"  name="BEL_RX-OUT0.I[4]" output="BEL_RX-OUT0.I[4]"   />
  <direct input="BLK_TI-TILE.IN[2]"  name="BEL_RX-OUT0.I[5]" output="BEL_RX-OUT0.I[5]"   />
  <direct input="BLK_TI-TILE.IN[3]"  name="BEL_RX-OUT0.I[6]" output="BEL_RX-OUT0.I[6]"   />
  <direct input="BEL_RX-OUT0.O"      name="BLK_TI-TILE.OUT0" output="BLK_TI-TILE.OUT[0]" />

  <direct input="BLK_SI-LUTFF_A.O"   name="BEL_RX-OUT1.I[0]" output="BEL_RX-OUT1.I[0]"   />
  <direct input="BLK_SI-LUTFF_B.O"   name="BEL_RX-OUT1.I[1]" output="BEL_RX-OUT1.I[1]"   />
  <direct input="BLK_SI-LUTFF_C.O"   name="BEL_RX-OUT1.I[2]" output="BEL_RX-OUT1.I[2]"   />
  <direct input="BLK_TI-TILE.IN[4]"  name="BEL_RX-OUT1.I[3]" output="BEL_RX-OUT1.I[3]"   />
  <direct input="BLK_TI-TILE.IN[5]"  name="BEL_RX-OUT1.I[4]" output="BEL_RX-OUT1.I[4]"   />
  <direct input="BLK_TI-TILE.IN[6]"  name="BEL_RX-OUT1.I[5]" output="BEL_RX-OUT1.I[5]"   />
  <direct input="BLK_TI-TILE.IN[7]"  name="BEL_RX-OUT1.I[6]" output="BEL_RX-OUT1.I[6]"   />
  <direct input="BEL_RX-OUT1.O"      name="BLK_TI-TILE.OUT1" output="BLK_TI-TILE.OUT[1]" />

  <direct input="BLK_SI-LUTFF_A.O"   name="BEL_RX-OUT2.I[0]" output="BEL_RX-OUT2.I[0]"   />
  <direct input="BLK_SI-LUTFF_B.O"   name="BEL_RX-OUT2.I[1]" output="BEL_RX-OUT2.I[1]"   />
  <direct input="BLK_SI-LUTFF_C.O"   name="BEL_RX-OUT2.I[2]" output="BEL_RX-OUT2.I[2]"   />
  <direct input="BLK_TI-TILE.IN[8]"  name="BEL_RX-OUT2.I[3]" output="BEL_RX-OUT2.I[3]"   />
  <direct input="BLK_TI-TILE.IN[9]"  name="BEL_RX-OUT2.I[4]" output="BEL_RX-OUT2.I[4]"   />
  <direct input="BLK_TI-TILE.IN[10]" name="BEL_RX-OUT2.I[5]" output="BEL_RX-OUT2.I[5]"   />
  <direct input="BLK_TI-TILE.IN[11]" name="BEL_RX-OUT2.I[6]" output="BEL_RX-OUT2.I[6]"   />
  <direct input="BEL_RX-OUT2.O"      name="BLK_TI-TILE.OUT2" output="BLK_TI-TILE.OUT[2]" />

  <direct input="BLK_TI-TILE.IN[0]"  name="BEL_RX-OUT3.I[0]"  output="BEL_RX-OUT3.I[0]"  />
  <direct input="BLK_TI-TILE.IN[1]"  name="BEL_RX-OUT3.I[1]"  output="BEL_RX-OUT3.I[1]"  />
  <direct input="BLK_TI-TILE.IN[2]"  name="BEL_RX-OUT3.I[2]"  output="BEL_RX-OUT3.I[2]"  />
  <direct input="BLK_TI-TILE.IN[3]"  name="BEL_RX-OUT3.I[3]"  output="BEL_RX-OUT3.I[3]"  />
  <direct input="BLK_TI-TILE.IN[4]"  name="BEL_RX-OUT3.I[4]"  output="BEL_RX-OUT3.I[4]"  />
  <direct input="BLK_TI-TILE.IN[5]"  name="BEL_RX-OUT3.I[5]"  output="BEL_RX-OUT3.I[5]"  />
  <direct input="BLK_TI-TILE.IN[6]"  name="BEL_RX-OUT3.I[6]"  output="BEL_RX-OUT3.I[6]"  />
  <direct input="BLK_TI-TILE.IN[7]"  name="BEL_RX-OUT3.I[7]"  output="BEL_RX-OUT3.I[7]"  />
  <direct input="BLK_TI-TILE.IN[8]"  name="BEL_RX-OUT3.I[8]"  output="BEL_RX-OUT3.I[8]"  />
  <direct input="BLK_TI-TILE.IN[9]"  name="BEL_RX-OUT3.I[9]"  output="BEL_RX-OUT3.I[9]"  />
  <direct input="BLK_TI-TILE.IN[10]" name="BEL_RX-OUT3.I[10]" output="BEL_RX-OUT3.I[10]" />
  <direct input="BLK_TI-TILE.IN[11]" name="BEL_RX-OUT3.I[11]" output="BEL_RX-OUT3.I[11]" />
  <direct input="BEL_RX-OUT3.O"        name="BLK_TI-TILE.OUT3" output="BLK_TI-TILE.OUT[3]" />
 </interconnect>
 <pinlocations pattern="custom">
  <loc side="top">   BLK_TI-TILE.IN[0] BLK_TI-TILE.IN[1]  BLK_TI-TILE.IN[2]   BLK_TI-TILE.OUT[0] BLK_TI-TILE.CLK[0]</loc>
  <loc side="right"> BLK_TI-TILE.IN[3] BLK_TI-TILE.IN[4]  BLK_TI-TILE.IN[5]   BLK_TI-TILE.OUT[1] BLK_TI-TILE.CLK[1]</loc>
  <loc side="left">  BLK_TI-TILE.IN[6] BLK_TI-TILE.IN[7]  BLK_TI-TILE.IN[8]   BLK_TI-TILE.OUT[2] BLK_TI-TILE.CLK[2] BLK_TI-TILE.DUMMYI[0]</loc>
  <loc side="bottom">BLK_TI-TILE.IN[9] BLK_TI-TILE.IN[10] BLK_TI-TILE.IN[11]  BLK_TI-TILE.OUT[3] BLK_TI-TILE.CLK[3] BLK_TI-TILE.DUMMYO[0]</loc>
 </pinlocations>
 <fc in_type="frac" in_val="0.0" out_type="frac" out_val="0.0">
  <fc_override fc_type="frac" fc_val="1.0" port_name="DUMMYI" />
  <fc_override fc_type="frac" fc_val="1.0" port_name="DUMMYO" />
  <fc_override fc_type="frac" fc_val="1.0" port_name="CLK"   />
 </fc>
</pb_type>
