

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_update'
================================================================
* Date:           Mon May 22 17:32:38 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  10.486 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.400 us|  0.400 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- update  |        6|        6|         2|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    142|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      20|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      20|    178|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln253_fu_104_p2  |         +|   0|  0|  11|           3|           1|
    |add_ln254_fu_130_p2  |         +|   0|  0|  17|          14|          14|
    |add_ln859_fu_119_p2  |         +|   0|  0|  17|          14|          14|
    |yy_loc_V_d0          |         +|   0|  0|  87|          80|          80|
    |icmp_ln253_fu_98_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 142|         115|         114|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_1     |   9|          2|    3|          6|
    |n_fu_36                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln254_reg_167        |  14|   0|   14|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |n_fu_36                  |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  20|   0|   20|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+-------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_update|  return value|
|sub_ln85941        |   in|   14|     ap_none|                     sub_ln85941|        scalar|
|yy_loc_V_address0  |  out|   14|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_ce0       |  out|    1|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_we0       |  out|    1|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_d0        |  out|   80|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_address1  |  out|   14|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_ce1       |  out|    1|   ap_memory|                        yy_loc_V|         array|
|yy_loc_V_q1        |   in|   80|   ap_memory|                        yy_loc_V|         array|
|sub_ln254          |   in|   14|     ap_none|                       sub_ln254|        scalar|
|c_V_address0       |  out|    3|   ap_memory|                             c_V|         array|
|c_V_ce0            |  out|    1|   ap_memory|                             c_V|         array|
|c_V_q0             |   in|   80|   ap_memory|                             c_V|         array|
+-------------------+-----+-----+------------+--------------------------------+--------------+

