// Seed: 4246893424
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  tri id_2;
  assign id_2[1] = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5
);
  logic id_6;
  logic id_7 (
      1 - 1,
      id_1[1],
      id_0 ^ 1
  );
  logic id_8;
endmodule
