-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

library lib_dinges;
use lib_dinges.all;

architecture rtl of test is

  signal c : std_logic;
  component a
    port (
          clk : in std_logic
         );
  end component;

  component b
    port (
          clk : in boolean;
          klc : out std_logic
         );
  end component;


begin
  a_1 : a
    port map (
      clk => c);
  b_1 : b
    port map (
      clk => clk,
      klc => c);

end rtl;
