## RTL Designs

1. [Fundamental gates](1_fundamental_gates/README.md) [**Status:** Completed]
2. [gray2bin](2_gray2bin/gray2bin.sv) [**Status:** In progress]
3. [Half Adder](3_adder/README.md) [**Status:** Completed]
4. [Binary to Gray Converter](4_bin2gray/README.md) [**Status:** Completed]
5. [PWM Generator](5_pwm_generator/README.md) [**Status:** Completed]
6. [8-bit Numerically Controlled Oscillator](6_numerically_controlled_oscillator/README.md) [**Status:** Completed]
7. [Cilantro RISC-V ](7_cilantro_riscv_bassed_processor/README.md) [**Status:** In progress]
8. [mips_processor](8_mips_processor/mips_bard.v) [**Status:** In progress]
9. [16-bit Neuron Unit RTL Module with ReLU Activation Function](9_neuron_unit/README.md) [**Status:** Completed]
