
attach ./modelgen_0.so


verilog

`modelgen
module test_case0_0(p, n);
	electrical p, n;
	inout p, n;
	parameter real v=0;
	analog begin
		case(v)
			1.: V(p,n) <+ 1.;
			default: V(p, n) <+ v;
			2.: begin V(p,n) <+ 2.; end
		endcase
	end
endmodule

list

!make test_case0_0.so > /dev/null
attach ./test_case0_0.so

test_case0_0 #(.v(1)) dut(1,0);
test_case0_0 #(.v(2)) dut(2,0);
test_case0_0 #(.v(3)) dut(3,0);

list

print dc v(nodes) iter(0)
dc
end
