-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity userdma_paralleltostreamwithburst is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (6 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    in_memory : IN STD_LOGIC_VECTOR (63 downto 0);
    in_en_clrsts : IN STD_LOGIC_VECTOR (0 downto 0);
    in_m2s_len : IN STD_LOGIC_VECTOR (31 downto 0);
    outbuf_din : OUT STD_LOGIC_VECTOR (32 downto 0);
    outbuf_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    outbuf_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    outbuf_full_n : IN STD_LOGIC;
    outbuf_write : OUT STD_LOGIC;
    endianness : IN STD_LOGIC_VECTOR (0 downto 0);
    m2s_enb_clrsts_c_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    m2s_enb_clrsts_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2s_enb_clrsts_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m2s_enb_clrsts_c_full_n : IN STD_LOGIC;
    m2s_enb_clrsts_c_write : OUT STD_LOGIC );
end;


architecture behav of userdma_paralleltostreamwithburst is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (20 downto 0) := "000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (20 downto 0) := "000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (20 downto 0) := "000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (20 downto 0) := "000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (20 downto 0) := "000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (20 downto 0) := "000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (20 downto 0) := "000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (20 downto 0) := "000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (20 downto 0) := "000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (20 downto 0) := "001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (20 downto 0) := "010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (20 downto 0) := "100000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal gmem1_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal m2s_enb_clrsts_c_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal count_2_reg_336 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal count_3_fu_171_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal count_3_reg_341 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1_reg_348 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_fu_210_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_reg_354 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_fu_228_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_359 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln100_fu_247_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_53_fu_277_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_53_reg_374 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_fu_285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_379 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal icmp_ln118_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln118_reg_384 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_idle : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_ready : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WVALID : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WLAST : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_RREADY : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_BREADY : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_din : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_write : STD_LOGIC;
    signal grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal sext_ln100_fu_237_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal idx_fu_82 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln116_fu_251_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal count_fu_86 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal in_m2s_len_2_fu_294_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal in_m2s_len_1_fu_141_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln94_fu_165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln100_fu_189_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln100_fu_195_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln100_fu_183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln84_fu_179_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_218_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sext_ln116_fu_234_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln100_fu_261_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_52_fu_271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_51_fu_267_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln88_fu_291_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (20 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RFIFONUM : IN STD_LOGIC_VECTOR (6 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        outbuf_din : OUT STD_LOGIC_VECTOR (32 downto 0);
        outbuf_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        outbuf_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        outbuf_full_n : IN STD_LOGIC;
        outbuf_write : OUT STD_LOGIC;
        count : IN STD_LOGIC_VECTOR (31 downto 0);
        count_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        sext_ln100 : IN STD_LOGIC_VECTOR (61 downto 0);
        endianness : IN STD_LOGIC_VECTOR (0 downto 0);
        sub : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128 : component userdma_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start,
        ap_done => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done,
        ap_idle => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_idle,
        ap_ready => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_ready,
        m_axi_gmem1_AWVALID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST => m_axi_gmem1_RLAST,
        m_axi_gmem1_RID => m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM => m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER => m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP => m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        outbuf_din => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_din,
        outbuf_num_data_valid => ap_const_lv7_0,
        outbuf_fifo_cap => ap_const_lv7_0,
        outbuf_full_n => outbuf_full_n,
        outbuf_write => grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_write,
        count => count_2_reg_336,
        count_1 => count_3_reg_341,
        sext_ln100 => trunc_ln1_reg_348,
        endianness => endianness,
        sub => sub_reg_379);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_1) and (icmp_ln118_reg_384 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_ready = ap_const_logic_1)) then 
                    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    count_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                count_fu_86 <= in_m2s_len_1_fu_141_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                count_fu_86 <= in_m2s_len_2_fu_294_p2;
            end if; 
        end if;
    end process;

    idx_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
                idx_fu_82 <= ap_const_lv64_0;
            elsif (((m_axi_gmem1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                idx_fu_82 <= add_ln116_fu_251_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                count_2_reg_336 <= count_fu_86;
                count_3_reg_341 <= count_3_fu_171_p3;
                empty_reg_354 <= empty_fu_210_p3;
                icmp_reg_359 <= icmp_fu_228_p2;
                trunc_ln1_reg_348 <= add_ln100_fu_195_p2(63 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                empty_53_reg_374 <= empty_53_fu_277_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                icmp_ln118_reg_384 <= icmp_ln118_fu_299_p2;
                sub_reg_379 <= sub_fu_285_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, m_axi_gmem1_ARREADY, ap_CS_fsm_state3, ap_block_state1, icmp_ln118_reg_384, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done, ap_CS_fsm_state21)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((m_axi_gmem1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_1) and (icmp_ln118_reg_384 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_1) and (icmp_ln118_reg_384 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln100_fu_195_p2 <= std_logic_vector(unsigned(shl_ln100_fu_189_p2) + unsigned(in_memory));
    add_ln116_fu_251_p2 <= std_logic_vector(signed(sext_ln116_fu_234_p1) + signed(idx_fu_82));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done)
    begin
        if ((grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(m_axi_gmem1_ARREADY)
    begin
        if ((m_axi_gmem1_ARREADY = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, m2s_enb_clrsts_c_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (m2s_enb_clrsts_c_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln118_reg_384, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_1) and (icmp_ln118_reg_384 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    count_3_fu_171_p3 <= 
        ap_const_lv32_10 when (icmp_ln94_fu_165_p2(0) = '1') else 
        count_fu_86;
    empty_51_fu_267_p1 <= select_ln100_fu_261_p3(5 - 1 downto 0);
    empty_52_fu_271_p2 <= "1" when (signed(select_ln100_fu_261_p3) > signed(ap_const_lv32_0)) else "0";
    empty_53_fu_277_p3 <= 
        empty_51_fu_267_p1 when (empty_52_fu_271_p2(0) = '1') else 
        ap_const_lv5_0;
    empty_fu_210_p3 <= 
        trunc_ln84_fu_179_p1 when (icmp_ln100_fu_183_p2(0) = '1') else 
        ap_const_lv5_0;

    gmem1_blk_n_AR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gmem1_blk_n_AR <= m_axi_gmem1_ARREADY;
        else 
            gmem1_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;

    grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_start_reg;
    icmp_fu_228_p2 <= "1" when (signed(tmp_fu_218_p4) < signed(ap_const_lv28_1)) else "0";
    icmp_ln100_fu_183_p2 <= "1" when (signed(count_3_fu_171_p3) > signed(ap_const_lv32_0)) else "0";
    icmp_ln118_fu_299_p2 <= "1" when (count_fu_86 = zext_ln88_fu_291_p1) else "0";
    icmp_ln94_fu_165_p2 <= "1" when (signed(count_fu_86) > signed(ap_const_lv32_10)) else "0";
    in_m2s_len_1_fu_141_p3 <= 
        ap_const_lv32_0 when (in_en_clrsts(0) = '1') else 
        in_m2s_len;
    in_m2s_len_2_fu_294_p2 <= std_logic_vector(unsigned(count_fu_86) - unsigned(zext_ln88_fu_291_p1));

    internal_ap_ready_assign_proc : process(icmp_ln118_reg_384, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) and (grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_ap_done = ap_const_logic_1) and (icmp_ln118_reg_384 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    m2s_enb_clrsts_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, m2s_enb_clrsts_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            m2s_enb_clrsts_c_blk_n <= m2s_enb_clrsts_c_full_n;
        else 
            m2s_enb_clrsts_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m2s_enb_clrsts_c_din <= in_en_clrsts;

    m2s_enb_clrsts_c_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            m2s_enb_clrsts_c_write <= ap_const_logic_1;
        else 
            m2s_enb_clrsts_c_write <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem1_ARADDR_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARADDR, ap_CS_fsm_state21, sext_ln100_fu_237_p1)
    begin
        if (((m_axi_gmem1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem1_ARADDR <= sext_ln100_fu_237_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARADDR <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARADDR;
        else 
            m_axi_gmem1_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_ARBURST_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARBURST, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARBURST <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARBURST;
        else 
            m_axi_gmem1_ARBURST <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_ARCACHE_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARCACHE, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARCACHE <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARCACHE;
        else 
            m_axi_gmem1_ARCACHE <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARID_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARID, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARID <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARID;
        else 
            m_axi_gmem1_ARID <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_ARLEN_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state3, zext_ln100_fu_247_p1, ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLEN, ap_CS_fsm_state21)
    begin
        if (((m_axi_gmem1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem1_ARLEN <= zext_ln100_fu_247_p1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARLEN <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLEN;
        else 
            m_axi_gmem1_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_gmem1_ARLOCK_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLOCK, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARLOCK <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARLOCK;
        else 
            m_axi_gmem1_ARLOCK <= ap_const_lv2_0;
        end if; 
    end process;


    m_axi_gmem1_ARPROT_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARPROT, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARPROT <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARPROT;
        else 
            m_axi_gmem1_ARPROT <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_ARQOS_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARQOS, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARQOS <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARQOS;
        else 
            m_axi_gmem1_ARQOS <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARREGION_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARREGION, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARREGION <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARREGION;
        else 
            m_axi_gmem1_ARREGION <= ap_const_lv4_0;
        end if; 
    end process;


    m_axi_gmem1_ARSIZE_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARSIZE, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARSIZE <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARSIZE;
        else 
            m_axi_gmem1_ARSIZE <= ap_const_lv3_0;
        end if; 
    end process;


    m_axi_gmem1_ARUSER_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARUSER, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARUSER <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARUSER;
        else 
            m_axi_gmem1_ARUSER <= ap_const_lv1_0;
        end if; 
    end process;


    m_axi_gmem1_ARVALID_assign_proc : process(m_axi_gmem1_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARVALID, ap_CS_fsm_state21)
    begin
        if (((m_axi_gmem1_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_gmem1_ARVALID <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_ARVALID <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_ARVALID;
        else 
            m_axi_gmem1_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_AWADDR <= ap_const_lv64_0;
    m_axi_gmem1_AWBURST <= ap_const_lv2_0;
    m_axi_gmem1_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem1_AWID <= ap_const_lv1_0;
    m_axi_gmem1_AWLEN <= ap_const_lv32_0;
    m_axi_gmem1_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem1_AWPROT <= ap_const_lv3_0;
    m_axi_gmem1_AWQOS <= ap_const_lv4_0;
    m_axi_gmem1_AWREGION <= ap_const_lv4_0;
    m_axi_gmem1_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem1_AWUSER <= ap_const_lv1_0;
    m_axi_gmem1_AWVALID <= ap_const_logic_0;
    m_axi_gmem1_BREADY <= ap_const_logic_0;

    m_axi_gmem1_RREADY_assign_proc : process(ap_CS_fsm_state20, grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_RREADY, ap_CS_fsm_state21)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            m_axi_gmem1_RREADY <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_m_axi_gmem1_RREADY;
        else 
            m_axi_gmem1_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_gmem1_WDATA <= ap_const_lv32_0;
    m_axi_gmem1_WID <= ap_const_lv1_0;
    m_axi_gmem1_WLAST <= ap_const_logic_0;
    m_axi_gmem1_WSTRB <= ap_const_lv4_0;
    m_axi_gmem1_WUSER <= ap_const_lv1_0;
    m_axi_gmem1_WVALID <= ap_const_logic_0;
    outbuf_din <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_din;

    outbuf_write_assign_proc : process(grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_write, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            outbuf_write <= grp_paralleltostreamwithburst_Pipeline_VITIS_LOOP_100_2_fu_128_outbuf_write;
        else 
            outbuf_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    select_ln100_fu_261_p3 <= 
        count_fu_86 when (icmp_reg_359(0) = '1') else 
        ap_const_lv32_10;
        sext_ln100_fu_237_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln1_reg_348),64));

        sext_ln116_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(count_3_reg_341),64));

    shl_ln100_fu_189_p2 <= std_logic_vector(shift_left(unsigned(idx_fu_82),to_integer(unsigned('0' & ap_const_lv64_2(31-1 downto 0)))));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_fu_285_p2 <= std_logic_vector(unsigned(count_3_reg_341) + unsigned(ap_const_lv32_FFFFFFFF));
    tmp_fu_218_p4 <= count_fu_86(31 downto 4);
    trunc_ln84_fu_179_p1 <= count_3_fu_171_p3(5 - 1 downto 0);
    zext_ln100_fu_247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_354),32));
    zext_ln88_fu_291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_53_reg_374),32));
end behav;
