# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Lab4.srcs/sources_1/ip/clk_wiz_0" --include "../../../../Lab4.srcs/sources_1/ip/clk_wiz_1" \
"../../../../Lab4.srcs/sources_1/imports/ECE383_Dan/Lab2/code/Lab2_files/audio_init.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
