{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.03541,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.08797,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0645885,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0687844,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0147146,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0687844,
	"finish__design__instance__count__class:buffer": 43,
	"finish__design__instance__area__class:buffer": 71.82,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 86,
	"finish__design__instance__area__class:timing_repair_buffer": 95.76,
	"finish__design__instance__count__class:inverter": 86,
	"finish__design__instance__area__class:inverter": 48.146,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 57.988,
	"finish__design__instance__count__class:multi_input_combinational_cell": 651,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1348.09,
	"finish__design__instance__count": 880,
	"finish__design__instance__area": 1626.59,
	"finish__timing__setup__tns": -1.4207,
	"finish__timing__setup__ws": -1.4207,
	"finish__clock__skew__setup": 0.000938322,
	"finish__clock__skew__hold": 0.000938322,
	"finish__timing__drv__max_slew_limit": 0.543864,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.463178,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 1,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00669239,
	"finish__power__switching__total": 0.00698882,
	"finish__power__leakage__total": 4.18312e-05,
	"finish__power__total": 0.013723,
	"finish__design__io": 19,
	"finish__design__die__area": 216448,
	"finish__design__core__area": 213920,
	"finish__design__instance__count": 2038,
	"finish__design__instance__area": 1934.62,
	"finish__design__instance__count__stdcell": 2038,
	"finish__design__instance__area__stdcell": 1934.62,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.00904366,
	"finish__design__instance__utilization__stdcell": 0.00904366,
	"finish__design__rows": 330,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 330,
	"finish__design__sites": 804210,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 804210,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}